Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Dec 24 20:17:49 2023
| Host         : miikiyoshi running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
LUTAR-1    Warning           LUT drives async reset alert                                      16          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (7)
7. checking multiple_clock (1419)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1419)
---------------------------------
 There are 1419 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.689        0.000                      0                 3597        0.051        0.000                      0                 3597        2.000        0.000                       0                  1432  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk_125mhz              {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 5.000}        10.000          100.000         
    clk_1x_pre          {0.000 19.841}       39.683          25.200          
    clk_5x_pre          {0.000 3.968}        7.937           126.000         
    clk_fb              {0.000 25.000}       50.000          20.000          
  clkfbout_clk_wiz_0    {0.000 4.000}        8.000           125.000         
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
    clk_1x_pre_1        {0.000 19.841}       39.683          25.200          
    clk_5x_pre_1        {0.000 3.968}        7.937           126.000         
    clk_fb_1            {0.000 25.000}       50.000          20.000          
  clkfbout_clk_wiz_0_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_125mhz                                                                                                                                                                2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                                                                                                      3.000        0.000                       0                     3  
    clk_1x_pre               14.689        0.000                      0                 2826        0.283        0.000                      0                 2826       19.341        0.000                       0                  1413  
    clk_5x_pre                                                                                                                                                            5.781        0.000                       0                    10  
    clk_fb                                                                                                                                                               48.751        0.000                       0                     2  
  clkfbout_clk_wiz_0                                                                                                                                                      5.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1                                                                                                                                                    3.000        0.000                       0                     3  
    clk_1x_pre_1             14.705        0.000                      0                 2826        0.283        0.000                      0                 2826       19.341        0.000                       0                  1413  
    clk_5x_pre_1                                                                                                                                                          5.781        0.000                       0                    10  
    clk_fb_1                                                                                                                                                             48.751        0.000                       0                     2  
  clkfbout_clk_wiz_0_1                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_1x_pre_1  clk_1x_pre         14.914        0.000                      0                 2826        0.051        0.000                      0                 2826  
clk_1x_pre    clk_1x_pre_1       14.914        0.000                      0                 2826        0.051        0.000                      0                 2826  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_1x_pre         clk_1x_pre              31.244        0.000                      0                  771        0.640        0.000                      0                  771  
**async_default**  clk_1x_pre_1       clk_1x_pre              31.470        0.000                      0                  771        0.408        0.000                      0                  771  
**async_default**  clk_1x_pre         clk_1x_pre_1            31.470        0.000                      0                  771        0.408        0.000                      0                  771  
**async_default**  clk_1x_pre_1       clk_1x_pre_1            31.261        0.000                      0                  771        0.640        0.000                      0                  771  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_1x_pre                                  
(none)                clk_1x_pre_1                                
(none)                clk_5x_pre                                  
(none)                clk_5x_pre_1                                
(none)                clk_fb                                      
(none)                clk_fb_1                                    
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_1x_pre            
(none)                                      clk_1x_pre_1          


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz
  To Clock:  clk_125mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_125mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_1x_pre
  To Clock:  clk_1x_pre

Setup :            0  Failing Endpoints,  Worst Slack       14.689ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.283ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.341ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.689ns  (required time - arrival time)
  Source:                 mario/intro_display_inst/sel[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dvi/dvi_out/encode_ch1/o_tmds_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre rise@39.683ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        24.211ns  (logic 2.476ns (10.227%)  route 21.735ns (89.773%))
  Logic Levels:           14  (LUT3=2 LUT4=2 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.997ns = ( 41.680 - 39.683 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.839ns
  Clock Uncertainty:      0.457ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.912ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.656     2.926    mario/intro_display_inst/o_clk_1x
    SLICE_X18Y26         FDRE                                         r  mario/intro_display_inst/sel[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y26         FDRE (Prop_fdre_C_Q)         0.456     3.382 r  mario/intro_display_inst/sel[0]/Q
                         net (fo=5185, routed)        5.119     8.501    mario/intro_display_inst/intro_rom_inst/o_tmds_reg[4]_i_723_1
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.124     8.625 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_1292/O
                         net (fo=1, routed)           0.807     9.432    mario/intro_display_inst/intro_rom_inst/bias[1]_i_1292_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.556 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_970/O
                         net (fo=1, routed)           0.680    10.236    mario/intro_display_inst/intro_rom_inst/bias[1]_i_970_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I5_O)        0.124    10.360 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_595/O
                         net (fo=1, routed)           1.281    11.642    mario/intro_display_inst/intro_rom_inst/bias[1]_i_595_n_0
    SLICE_X19Y85         LUT5 (Prop_lut5_I0_O)        0.124    11.766 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_302/O
                         net (fo=2, routed)           0.702    12.468    mario/intro_display_inst/intro_rom_inst/bias[1]_i_302_n_0
    SLICE_X19Y80         LUT5 (Prop_lut5_I4_O)        0.124    12.592 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_134/O
                         net (fo=1, routed)           1.328    13.920    mario/intro_display_inst/intro_rom_inst/bias[1]_i_134_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124    14.044 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_58/O
                         net (fo=1, routed)           1.806    15.850    mario/intro_display_inst/intro_rom_inst/bias[1]_i_58_n_0
    SLICE_X30Y78         LUT5 (Prop_lut5_I2_O)        0.124    15.974 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_25/O
                         net (fo=1, routed)           0.000    15.974    mario/intro_display_inst/intro_rom_inst/bias[1]_i_25_n_0
    SLICE_X30Y78         MUXF7 (Prop_muxf7_I0_O)      0.209    16.183 f  mario/intro_display_inst/intro_rom_inst/bias_reg[1]_i_11/O
                         net (fo=2, routed)           0.800    16.983    mario/intro_display_inst/intro_rgb[10]
    SLICE_X33Y77         LUT4 (Prop_lut4_I1_O)        0.297    17.280 f  mario/intro_display_inst/o_tmds[7]_i_19/O
                         net (fo=2, routed)           0.582    17.862    mario/intro_display_inst/o_tmds[7]_i_19_n_0
    SLICE_X33Y77         LUT5 (Prop_lut5_I3_O)        0.124    17.986 f  mario/intro_display_inst/o_tmds[7]_i_9/O
                         net (fo=26, routed)          2.694    20.680    mario/intro_display_inst/FSM_sequential_game_st_reg[1]
    SLICE_X33Y26         LUT6 (Prop_lut6_I0_O)        0.124    20.804 f  mario/intro_display_inst/bias[1]_i_4__0/O
                         net (fo=9, routed)           2.093    22.898    mario/intro_display_inst/bias[1]_i_4__0_n_0
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124    23.022 f  mario/intro_display_inst/o_tmds[8]_i_2/O
                         net (fo=9, routed)           0.768    23.790    mario/intro_display_inst/bias[4]_i_11_1
    SLICE_X43Y49         LUT3 (Prop_lut3_I2_O)        0.124    23.914 r  mario/intro_display_inst/o_tmds[6]_i_2__0/O
                         net (fo=5, routed)           1.626    25.540    dvi/display_timings_inst/o_tmds_reg[9]_0
    SLICE_X42Y72         LUT4 (Prop_lut4_I3_O)        0.150    25.690 r  dvi/display_timings_inst/o_tmds[9]_i_1__0/O
                         net (fo=1, routed)           1.448    27.137    dvi/dvi_out/encode_ch1/o_tmds_reg[9]_0
    SLICE_X42Y95         FDRE                                         r  dvi/dvi_out/encode_ch1/o_tmds_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.566    41.680    dvi/dvi_out/encode_ch1/i_clk
    SLICE_X42Y95         FDRE                                         r  dvi/dvi_out/encode_ch1/o_tmds_reg[9]/C
                         clock pessimism              0.839    42.519    
                         clock uncertainty           -0.457    42.061    
    SLICE_X42Y95         FDRE (Setup_fdre_C_D)       -0.235    41.826    dvi/dvi_out/encode_ch1/o_tmds_reg[9]
  -------------------------------------------------------------------
                         required time                         41.826    
                         arrival time                         -27.137    
  -------------------------------------------------------------------
                         slack                                 14.689    

Slack (MET) :             15.681ns  (required time - arrival time)
  Source:                 mario/intro_display_inst/sel[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dvi/dvi_out/encode_ch1/o_tmds_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre rise@39.683ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        23.483ns  (logic 2.450ns (10.433%)  route 21.033ns (89.567%))
  Logic Levels:           14  (LUT3=3 LUT4=1 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 41.678 - 39.683 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.839ns
  Clock Uncertainty:      0.457ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.912ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.656     2.926    mario/intro_display_inst/o_clk_1x
    SLICE_X18Y26         FDRE                                         r  mario/intro_display_inst/sel[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y26         FDRE (Prop_fdre_C_Q)         0.456     3.382 r  mario/intro_display_inst/sel[0]/Q
                         net (fo=5185, routed)        5.119     8.501    mario/intro_display_inst/intro_rom_inst/o_tmds_reg[4]_i_723_1
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.124     8.625 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_1292/O
                         net (fo=1, routed)           0.807     9.432    mario/intro_display_inst/intro_rom_inst/bias[1]_i_1292_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.556 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_970/O
                         net (fo=1, routed)           0.680    10.236    mario/intro_display_inst/intro_rom_inst/bias[1]_i_970_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I5_O)        0.124    10.360 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_595/O
                         net (fo=1, routed)           1.281    11.642    mario/intro_display_inst/intro_rom_inst/bias[1]_i_595_n_0
    SLICE_X19Y85         LUT5 (Prop_lut5_I0_O)        0.124    11.766 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_302/O
                         net (fo=2, routed)           0.702    12.468    mario/intro_display_inst/intro_rom_inst/bias[1]_i_302_n_0
    SLICE_X19Y80         LUT5 (Prop_lut5_I4_O)        0.124    12.592 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_134/O
                         net (fo=1, routed)           1.328    13.920    mario/intro_display_inst/intro_rom_inst/bias[1]_i_134_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124    14.044 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_58/O
                         net (fo=1, routed)           1.806    15.850    mario/intro_display_inst/intro_rom_inst/bias[1]_i_58_n_0
    SLICE_X30Y78         LUT5 (Prop_lut5_I2_O)        0.124    15.974 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_25/O
                         net (fo=1, routed)           0.000    15.974    mario/intro_display_inst/intro_rom_inst/bias[1]_i_25_n_0
    SLICE_X30Y78         MUXF7 (Prop_muxf7_I0_O)      0.209    16.183 f  mario/intro_display_inst/intro_rom_inst/bias_reg[1]_i_11/O
                         net (fo=2, routed)           0.800    16.983    mario/intro_display_inst/intro_rgb[10]
    SLICE_X33Y77         LUT4 (Prop_lut4_I1_O)        0.297    17.280 f  mario/intro_display_inst/o_tmds[7]_i_19/O
                         net (fo=2, routed)           0.582    17.862    mario/intro_display_inst/o_tmds[7]_i_19_n_0
    SLICE_X33Y77         LUT5 (Prop_lut5_I3_O)        0.124    17.986 f  mario/intro_display_inst/o_tmds[7]_i_9/O
                         net (fo=26, routed)          2.694    20.680    mario/intro_display_inst/FSM_sequential_game_st_reg[1]
    SLICE_X33Y26         LUT6 (Prop_lut6_I0_O)        0.124    20.804 f  mario/intro_display_inst/bias[1]_i_4__0/O
                         net (fo=9, routed)           2.093    22.898    mario/intro_display_inst/bias[1]_i_4__0_n_0
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124    23.022 f  mario/intro_display_inst/o_tmds[8]_i_2/O
                         net (fo=9, routed)           0.768    23.790    mario/intro_display_inst/bias[4]_i_11_1
    SLICE_X43Y49         LUT3 (Prop_lut3_I2_O)        0.124    23.914 r  mario/intro_display_inst/o_tmds[6]_i_2__0/O
                         net (fo=5, routed)           2.371    26.285    dvi/display_timings_inst/o_tmds_reg[9]_0
    SLICE_X43Y89         LUT3 (Prop_lut3_I0_O)        0.124    26.409 r  dvi/display_timings_inst/o_tmds[0]_i_1__1/O
                         net (fo=1, routed)           0.000    26.409    dvi/dvi_out/encode_ch1/o_tmds_reg[0]_0
    SLICE_X43Y89         FDRE                                         r  dvi/dvi_out/encode_ch1/o_tmds_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.564    41.678    dvi/dvi_out/encode_ch1/i_clk
    SLICE_X43Y89         FDRE                                         r  dvi/dvi_out/encode_ch1/o_tmds_reg[0]/C
                         clock pessimism              0.839    42.517    
                         clock uncertainty           -0.457    42.059    
    SLICE_X43Y89         FDRE (Setup_fdre_C_D)        0.031    42.090    dvi/dvi_out/encode_ch1/o_tmds_reg[0]
  -------------------------------------------------------------------
                         required time                         42.090    
                         arrival time                         -26.409    
  -------------------------------------------------------------------
                         slack                                 15.681    

Slack (MET) :             15.699ns  (required time - arrival time)
  Source:                 mario/intro_display_inst/sel[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dvi/dvi_out/encode_ch1/o_tmds_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre rise@39.683ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        23.509ns  (logic 2.476ns (10.532%)  route 21.033ns (89.468%))
  Logic Levels:           14  (LUT3=3 LUT4=1 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 41.678 - 39.683 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.839ns
  Clock Uncertainty:      0.457ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.912ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.656     2.926    mario/intro_display_inst/o_clk_1x
    SLICE_X18Y26         FDRE                                         r  mario/intro_display_inst/sel[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y26         FDRE (Prop_fdre_C_Q)         0.456     3.382 r  mario/intro_display_inst/sel[0]/Q
                         net (fo=5185, routed)        5.119     8.501    mario/intro_display_inst/intro_rom_inst/o_tmds_reg[4]_i_723_1
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.124     8.625 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_1292/O
                         net (fo=1, routed)           0.807     9.432    mario/intro_display_inst/intro_rom_inst/bias[1]_i_1292_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.556 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_970/O
                         net (fo=1, routed)           0.680    10.236    mario/intro_display_inst/intro_rom_inst/bias[1]_i_970_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I5_O)        0.124    10.360 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_595/O
                         net (fo=1, routed)           1.281    11.642    mario/intro_display_inst/intro_rom_inst/bias[1]_i_595_n_0
    SLICE_X19Y85         LUT5 (Prop_lut5_I0_O)        0.124    11.766 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_302/O
                         net (fo=2, routed)           0.702    12.468    mario/intro_display_inst/intro_rom_inst/bias[1]_i_302_n_0
    SLICE_X19Y80         LUT5 (Prop_lut5_I4_O)        0.124    12.592 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_134/O
                         net (fo=1, routed)           1.328    13.920    mario/intro_display_inst/intro_rom_inst/bias[1]_i_134_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124    14.044 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_58/O
                         net (fo=1, routed)           1.806    15.850    mario/intro_display_inst/intro_rom_inst/bias[1]_i_58_n_0
    SLICE_X30Y78         LUT5 (Prop_lut5_I2_O)        0.124    15.974 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_25/O
                         net (fo=1, routed)           0.000    15.974    mario/intro_display_inst/intro_rom_inst/bias[1]_i_25_n_0
    SLICE_X30Y78         MUXF7 (Prop_muxf7_I0_O)      0.209    16.183 f  mario/intro_display_inst/intro_rom_inst/bias_reg[1]_i_11/O
                         net (fo=2, routed)           0.800    16.983    mario/intro_display_inst/intro_rgb[10]
    SLICE_X33Y77         LUT4 (Prop_lut4_I1_O)        0.297    17.280 f  mario/intro_display_inst/o_tmds[7]_i_19/O
                         net (fo=2, routed)           0.582    17.862    mario/intro_display_inst/o_tmds[7]_i_19_n_0
    SLICE_X33Y77         LUT5 (Prop_lut5_I3_O)        0.124    17.986 f  mario/intro_display_inst/o_tmds[7]_i_9/O
                         net (fo=26, routed)          2.694    20.680    mario/intro_display_inst/FSM_sequential_game_st_reg[1]
    SLICE_X33Y26         LUT6 (Prop_lut6_I0_O)        0.124    20.804 f  mario/intro_display_inst/bias[1]_i_4__0/O
                         net (fo=9, routed)           2.093    22.898    mario/intro_display_inst/bias[1]_i_4__0_n_0
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124    23.022 f  mario/intro_display_inst/o_tmds[8]_i_2/O
                         net (fo=9, routed)           0.768    23.790    mario/intro_display_inst/bias[4]_i_11_1
    SLICE_X43Y49         LUT3 (Prop_lut3_I2_O)        0.124    23.914 r  mario/intro_display_inst/o_tmds[6]_i_2__0/O
                         net (fo=5, routed)           2.371    26.285    dvi/display_timings_inst/o_tmds_reg[9]_0
    SLICE_X43Y89         LUT3 (Prop_lut3_I0_O)        0.150    26.435 r  dvi/display_timings_inst/o_tmds[2]_i_1__1/O
                         net (fo=1, routed)           0.000    26.435    dvi/dvi_out/encode_ch1/o_tmds_reg[2]_0
    SLICE_X43Y89         FDSE                                         r  dvi/dvi_out/encode_ch1/o_tmds_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.564    41.678    dvi/dvi_out/encode_ch1/i_clk
    SLICE_X43Y89         FDSE                                         r  dvi/dvi_out/encode_ch1/o_tmds_reg[2]/C
                         clock pessimism              0.839    42.517    
                         clock uncertainty           -0.457    42.059    
    SLICE_X43Y89         FDSE (Setup_fdse_C_D)        0.075    42.134    dvi/dvi_out/encode_ch1/o_tmds_reg[2]
  -------------------------------------------------------------------
                         required time                         42.134    
                         arrival time                         -26.435    
  -------------------------------------------------------------------
                         slack                                 15.699    

Slack (MET) :             16.489ns  (required time - arrival time)
  Source:                 mario/intro_display_inst/sel[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dvi/dvi_out/encode_ch0/bias_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre rise@39.683ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        22.723ns  (logic 2.450ns (10.782%)  route 20.273ns (89.218%))
  Logic Levels:           14  (LUT3=1 LUT4=1 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.997ns = ( 41.680 - 39.683 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.839ns
  Clock Uncertainty:      0.457ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.912ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.656     2.926    mario/intro_display_inst/o_clk_1x
    SLICE_X18Y26         FDRE                                         r  mario/intro_display_inst/sel[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y26         FDRE (Prop_fdre_C_Q)         0.456     3.382 f  mario/intro_display_inst/sel[0]/Q
                         net (fo=5185, routed)        5.119     8.501    mario/intro_display_inst/intro_rom_inst/o_tmds_reg[4]_i_723_1
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.124     8.625 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_1292/O
                         net (fo=1, routed)           0.807     9.432    mario/intro_display_inst/intro_rom_inst/bias[1]_i_1292_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.556 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_970/O
                         net (fo=1, routed)           0.680    10.236    mario/intro_display_inst/intro_rom_inst/bias[1]_i_970_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I5_O)        0.124    10.360 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_595/O
                         net (fo=1, routed)           1.281    11.642    mario/intro_display_inst/intro_rom_inst/bias[1]_i_595_n_0
    SLICE_X19Y85         LUT5 (Prop_lut5_I0_O)        0.124    11.766 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_302/O
                         net (fo=2, routed)           0.702    12.468    mario/intro_display_inst/intro_rom_inst/bias[1]_i_302_n_0
    SLICE_X19Y80         LUT5 (Prop_lut5_I4_O)        0.124    12.592 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_134/O
                         net (fo=1, routed)           1.328    13.920    mario/intro_display_inst/intro_rom_inst/bias[1]_i_134_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124    14.044 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_58/O
                         net (fo=1, routed)           1.806    15.850    mario/intro_display_inst/intro_rom_inst/bias[1]_i_58_n_0
    SLICE_X30Y78         LUT5 (Prop_lut5_I2_O)        0.124    15.974 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_25/O
                         net (fo=1, routed)           0.000    15.974    mario/intro_display_inst/intro_rom_inst/bias[1]_i_25_n_0
    SLICE_X30Y78         MUXF7 (Prop_muxf7_I0_O)      0.209    16.183 r  mario/intro_display_inst/intro_rom_inst/bias_reg[1]_i_11/O
                         net (fo=2, routed)           0.800    16.983    mario/intro_display_inst/intro_rgb[10]
    SLICE_X33Y77         LUT4 (Prop_lut4_I1_O)        0.297    17.280 r  mario/intro_display_inst/o_tmds[7]_i_19/O
                         net (fo=2, routed)           0.582    17.862    mario/intro_display_inst/o_tmds[7]_i_19_n_0
    SLICE_X33Y77         LUT5 (Prop_lut5_I3_O)        0.124    17.986 r  mario/intro_display_inst/o_tmds[7]_i_9/O
                         net (fo=26, routed)          2.691    20.677    mario/intro_display_inst/FSM_sequential_game_st_reg[1]
    SLICE_X33Y26         LUT6 (Prop_lut6_I0_O)        0.124    20.801 r  mario/intro_display_inst/bias[1]_i_4/O
                         net (fo=8, routed)           2.523    23.324    mario/intro_display_inst/bias[1]_i_4_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I2_O)        0.124    23.448 r  mario/intro_display_inst/bias[4]_i_9/O
                         net (fo=5, routed)           1.150    24.598    mario/intro_display_inst/bias[4]_i_15_1
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124    24.722 r  mario/intro_display_inst/bias[4]_i_4/O
                         net (fo=1, routed)           0.803    25.525    dvi/dvi_out/encode_ch0/bias_reg[4]_1
    SLICE_X38Y50         LUT6 (Prop_lut6_I1_O)        0.124    25.649 r  dvi/dvi_out/encode_ch0/bias[4]_i_2/O
                         net (fo=1, routed)           0.000    25.649    dvi/dvi_out/encode_ch0/bias[4]_i_2_n_0
    SLICE_X38Y50         FDRE                                         r  dvi/dvi_out/encode_ch0/bias_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.566    41.680    dvi/dvi_out/encode_ch0/i_clk
    SLICE_X38Y50         FDRE                                         r  dvi/dvi_out/encode_ch0/bias_reg[4]/C
                         clock pessimism              0.839    42.519    
                         clock uncertainty           -0.457    42.061    
    SLICE_X38Y50         FDRE (Setup_fdre_C_D)        0.077    42.138    dvi/dvi_out/encode_ch0/bias_reg[4]
  -------------------------------------------------------------------
                         required time                         42.138    
                         arrival time                         -25.649    
  -------------------------------------------------------------------
                         slack                                 16.489    

Slack (MET) :             16.576ns  (required time - arrival time)
  Source:                 mario/intro_display_inst/sel[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dvi/dvi_out/encode_ch0/o_tmds_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre rise@39.683ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        22.312ns  (logic 2.354ns (10.550%)  route 19.958ns (89.450%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=5 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.983ns = ( 41.666 - 39.683 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.839ns
  Clock Uncertainty:      0.457ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.912ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.656     2.926    mario/intro_display_inst/o_clk_1x
    SLICE_X18Y26         FDRE                                         r  mario/intro_display_inst/sel[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y26         FDRE (Prop_fdre_C_Q)         0.456     3.382 f  mario/intro_display_inst/sel[0]/Q
                         net (fo=5185, routed)        5.119     8.501    mario/intro_display_inst/intro_rom_inst/o_tmds_reg[4]_i_723_1
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.124     8.625 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_1292/O
                         net (fo=1, routed)           0.807     9.432    mario/intro_display_inst/intro_rom_inst/bias[1]_i_1292_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.556 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_970/O
                         net (fo=1, routed)           0.680    10.236    mario/intro_display_inst/intro_rom_inst/bias[1]_i_970_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I5_O)        0.124    10.360 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_595/O
                         net (fo=1, routed)           1.281    11.642    mario/intro_display_inst/intro_rom_inst/bias[1]_i_595_n_0
    SLICE_X19Y85         LUT5 (Prop_lut5_I0_O)        0.124    11.766 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_302/O
                         net (fo=2, routed)           0.702    12.468    mario/intro_display_inst/intro_rom_inst/bias[1]_i_302_n_0
    SLICE_X19Y80         LUT5 (Prop_lut5_I4_O)        0.124    12.592 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_134/O
                         net (fo=1, routed)           1.328    13.920    mario/intro_display_inst/intro_rom_inst/bias[1]_i_134_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124    14.044 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_58/O
                         net (fo=1, routed)           1.806    15.850    mario/intro_display_inst/intro_rom_inst/bias[1]_i_58_n_0
    SLICE_X30Y78         LUT5 (Prop_lut5_I2_O)        0.124    15.974 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_25/O
                         net (fo=1, routed)           0.000    15.974    mario/intro_display_inst/intro_rom_inst/bias[1]_i_25_n_0
    SLICE_X30Y78         MUXF7 (Prop_muxf7_I0_O)      0.209    16.183 r  mario/intro_display_inst/intro_rom_inst/bias_reg[1]_i_11/O
                         net (fo=2, routed)           0.800    16.983    mario/intro_display_inst/intro_rgb[10]
    SLICE_X33Y77         LUT4 (Prop_lut4_I1_O)        0.297    17.280 r  mario/intro_display_inst/o_tmds[7]_i_19/O
                         net (fo=2, routed)           0.582    17.862    mario/intro_display_inst/o_tmds[7]_i_19_n_0
    SLICE_X33Y77         LUT5 (Prop_lut5_I3_O)        0.124    17.986 r  mario/intro_display_inst/o_tmds[7]_i_9/O
                         net (fo=26, routed)          2.691    20.677    mario/intro_display_inst/FSM_sequential_game_st_reg[1]
    SLICE_X33Y26         LUT6 (Prop_lut6_I0_O)        0.124    20.801 r  mario/intro_display_inst/bias[1]_i_4/O
                         net (fo=8, routed)           2.211    23.012    mario/intro_display_inst/bias[1]_i_4_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I0_O)        0.124    23.136 f  mario/intro_display_inst/bias[1]_i_2/O
                         net (fo=11, routed)          0.819    23.955    dvi/display_timings_inst/o_tmds_reg[8]
    SLICE_X39Y49         LUT5 (Prop_lut5_I0_O)        0.152    24.107 r  dvi/display_timings_inst/o_tmds[8]_i_1/O
                         net (fo=1, routed)           1.131    25.239    dvi/dvi_out/encode_ch0/o_tmds0_in[4]
    SLICE_X42Y72         FDSE                                         r  dvi/dvi_out/encode_ch0/o_tmds_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.552    41.666    dvi/dvi_out/encode_ch0/i_clk
    SLICE_X42Y72         FDSE                                         r  dvi/dvi_out/encode_ch0/o_tmds_reg[8]/C
                         clock pessimism              0.839    42.505    
                         clock uncertainty           -0.457    42.047    
    SLICE_X42Y72         FDSE (Setup_fdse_C_D)       -0.233    41.814    dvi/dvi_out/encode_ch0/o_tmds_reg[8]
  -------------------------------------------------------------------
                         required time                         41.814    
                         arrival time                         -25.239    
  -------------------------------------------------------------------
                         slack                                 16.576    

Slack (MET) :             16.816ns  (required time - arrival time)
  Source:                 mario/intro_display_inst/sel[9]_rep__19/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dvi/dvi_out/encode_ch2/o_tmds_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre rise@39.683ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        22.300ns  (logic 3.117ns (13.978%)  route 19.183ns (86.022%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 41.678 - 39.683 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.853ns
  Clock Uncertainty:      0.457ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.912ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.718     2.988    mario/intro_display_inst/o_clk_1x
    SLICE_X3Y97          FDRE                                         r  mario/intro_display_inst/sel[9]_rep__19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.456     3.444 f  mario/intro_display_inst/sel[9]_rep__19/Q
                         net (fo=142, routed)         2.646     6.090    mario/intro_display_inst/sel[9]_rep__19_0
    SLICE_X10Y59         LUT2 (Prop_lut2_I0_O)        0.150     6.240 f  mario/intro_display_inst/bias[1]_i_314/O
                         net (fo=106, routed)         2.628     8.869    mario/ending_display_inst/ending_rom_inst/o_tmds_reg[6]_i_757_0
    SLICE_X37Y68         LUT2 (Prop_lut2_I0_O)        0.322     9.191 f  mario/ending_display_inst/ending_rom_inst/o_tmds[7]_i_377/O
                         net (fo=32, routed)          1.713    10.904    mario/ending_display_inst/ending_rom_inst/o_tmds[7]_i_377_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I1_O)        0.326    11.230 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_1319/O
                         net (fo=1, routed)           0.674    11.904    mario/ending_display_inst/ending_rom_inst/bias[1]_i_1319_n_0
    SLICE_X6Y56          LUT6 (Prop_lut6_I5_O)        0.124    12.028 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_727/O
                         net (fo=1, routed)           1.250    13.279    mario/ending_display_inst/ending_rom_inst/bias[1]_i_727_n_0
    SLICE_X4Y49          LUT6 (Prop_lut6_I5_O)        0.124    13.403 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_325/O
                         net (fo=1, routed)           1.812    15.214    mario/ending_display_inst/ending_rom_inst/bias[1]_i_325_n_0
    SLICE_X25Y69         LUT6 (Prop_lut6_I3_O)        0.124    15.338 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_143/O
                         net (fo=1, routed)           0.000    15.338    mario/ending_display_inst/ending_rom_inst/bias[1]_i_143_n_0
    SLICE_X25Y69         MUXF7 (Prop_muxf7_I0_O)      0.212    15.550 f  mario/ending_display_inst/ending_rom_inst/bias_reg[1]_i_63/O
                         net (fo=2, routed)           0.821    16.371    mario/ending_display_inst/ending_rom_inst/sel[15]_1
    SLICE_X35Y64         LUT6 (Prop_lut6_I2_O)        0.299    16.670 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_23/O
                         net (fo=3, routed)           1.016    17.686    mario/intro_display_inst/ending_rgb[1]
    SLICE_X35Y49         LUT4 (Prop_lut4_I3_O)        0.124    17.810 f  mario/intro_display_inst/o_tmds[4]_i_12/O
                         net (fo=13, routed)          0.908    18.718    dvi/display_timings_inst/o_tmds[4]_i_2__1_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I2_O)        0.124    18.842 r  dvi/display_timings_inst/o_tmds[4]_i_4__1/O
                         net (fo=24, routed)          1.813    20.655    mario/mario_display_inst/o_tmds[6]_i_3__0
    SLICE_X36Y48         LUT5 (Prop_lut5_I2_O)        0.152    20.807 f  mario/mario_display_inst/bias[1]_i_8__1/O
                         net (fo=2, routed)           0.797    21.605    mario/intro_display_inst/bias_reg[1]_1
    SLICE_X37Y51         LUT6 (Prop_lut6_I1_O)        0.332    21.937 r  mario/intro_display_inst/bias[4]_i_18__1/O
                         net (fo=4, routed)           0.470    22.407    dvi/dvi_out/encode_ch2/o_tmds_reg[9]_1
    SLICE_X41Y52         LUT6 (Prop_lut6_I1_O)        0.124    22.531 f  dvi/dvi_out/encode_ch2/bias[4]_i_6__1/O
                         net (fo=12, routed)          2.634    25.164    dvi/display_timings_inst/o_tmds_reg[9]_1
    SLICE_X43Y89         LUT5 (Prop_lut5_I3_O)        0.124    25.288 r  dvi/display_timings_inst/o_tmds[2]_i_1__0/O
                         net (fo=1, routed)           0.000    25.288    dvi/dvi_out/encode_ch2/o_tmds_reg[2]_0
    SLICE_X43Y89         FDSE                                         r  dvi/dvi_out/encode_ch2/o_tmds_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.564    41.678    dvi/dvi_out/encode_ch2/i_clk
    SLICE_X43Y89         FDSE                                         r  dvi/dvi_out/encode_ch2/o_tmds_reg[2]/C
                         clock pessimism              0.853    42.531    
                         clock uncertainty           -0.457    42.073    
    SLICE_X43Y89         FDSE (Setup_fdse_C_D)        0.031    42.104    dvi/dvi_out/encode_ch2/o_tmds_reg[2]
  -------------------------------------------------------------------
                         required time                         42.104    
                         arrival time                         -25.288    
  -------------------------------------------------------------------
                         slack                                 16.816    

Slack (MET) :             16.881ns  (required time - arrival time)
  Source:                 mario/intro_display_inst/sel[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dvi/dvi_out/encode_ch1/bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre rise@39.683ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        22.284ns  (logic 2.450ns (10.995%)  route 19.834ns (89.005%))
  Logic Levels:           14  (LUT3=1 LUT4=1 LUT5=5 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.998ns = ( 41.681 - 39.683 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.839ns
  Clock Uncertainty:      0.457ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.912ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.656     2.926    mario/intro_display_inst/o_clk_1x
    SLICE_X18Y26         FDRE                                         r  mario/intro_display_inst/sel[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y26         FDRE (Prop_fdre_C_Q)         0.456     3.382 f  mario/intro_display_inst/sel[0]/Q
                         net (fo=5185, routed)        5.119     8.501    mario/intro_display_inst/intro_rom_inst/o_tmds_reg[4]_i_723_1
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.124     8.625 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_1292/O
                         net (fo=1, routed)           0.807     9.432    mario/intro_display_inst/intro_rom_inst/bias[1]_i_1292_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.556 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_970/O
                         net (fo=1, routed)           0.680    10.236    mario/intro_display_inst/intro_rom_inst/bias[1]_i_970_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I5_O)        0.124    10.360 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_595/O
                         net (fo=1, routed)           1.281    11.642    mario/intro_display_inst/intro_rom_inst/bias[1]_i_595_n_0
    SLICE_X19Y85         LUT5 (Prop_lut5_I0_O)        0.124    11.766 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_302/O
                         net (fo=2, routed)           0.702    12.468    mario/intro_display_inst/intro_rom_inst/bias[1]_i_302_n_0
    SLICE_X19Y80         LUT5 (Prop_lut5_I4_O)        0.124    12.592 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_134/O
                         net (fo=1, routed)           1.328    13.920    mario/intro_display_inst/intro_rom_inst/bias[1]_i_134_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124    14.044 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_58/O
                         net (fo=1, routed)           1.806    15.850    mario/intro_display_inst/intro_rom_inst/bias[1]_i_58_n_0
    SLICE_X30Y78         LUT5 (Prop_lut5_I2_O)        0.124    15.974 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_25/O
                         net (fo=1, routed)           0.000    15.974    mario/intro_display_inst/intro_rom_inst/bias[1]_i_25_n_0
    SLICE_X30Y78         MUXF7 (Prop_muxf7_I0_O)      0.209    16.183 r  mario/intro_display_inst/intro_rom_inst/bias_reg[1]_i_11/O
                         net (fo=2, routed)           0.800    16.983    mario/intro_display_inst/intro_rgb[10]
    SLICE_X33Y77         LUT4 (Prop_lut4_I1_O)        0.297    17.280 r  mario/intro_display_inst/o_tmds[7]_i_19/O
                         net (fo=2, routed)           0.582    17.862    mario/intro_display_inst/o_tmds[7]_i_19_n_0
    SLICE_X33Y77         LUT5 (Prop_lut5_I3_O)        0.124    17.986 r  mario/intro_display_inst/o_tmds[7]_i_9/O
                         net (fo=26, routed)          2.694    20.680    mario/intro_display_inst/FSM_sequential_game_st_reg[1]
    SLICE_X33Y26         LUT6 (Prop_lut6_I0_O)        0.124    20.804 r  mario/intro_display_inst/bias[1]_i_4__0/O
                         net (fo=9, routed)           2.093    22.898    mario/intro_display_inst/bias[1]_i_4__0_n_0
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124    23.022 r  mario/intro_display_inst/o_tmds[8]_i_2/O
                         net (fo=9, routed)           1.059    24.080    mario/intro_display_inst/bias[4]_i_11_1
    SLICE_X40Y50         LUT5 (Prop_lut5_I3_O)        0.124    24.204 r  mario/intro_display_inst/bias[2]_i_2__1/O
                         net (fo=1, routed)           0.882    25.086    mario/intro_display_inst/bias[2]_i_2__1_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.124    25.210 r  mario/intro_display_inst/bias[2]_i_1__0/O
                         net (fo=1, routed)           0.000    25.210    dvi/dvi_out/encode_ch1/bias_reg[4]_2[1]
    SLICE_X40Y50         FDRE                                         r  dvi/dvi_out/encode_ch1/bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.567    41.681    dvi/dvi_out/encode_ch1/i_clk
    SLICE_X40Y50         FDRE                                         r  dvi/dvi_out/encode_ch1/bias_reg[2]/C
                         clock pessimism              0.839    42.520    
                         clock uncertainty           -0.457    42.062    
    SLICE_X40Y50         FDRE (Setup_fdre_C_D)        0.029    42.091    dvi/dvi_out/encode_ch1/bias_reg[2]
  -------------------------------------------------------------------
                         required time                         42.091    
                         arrival time                         -25.210    
  -------------------------------------------------------------------
                         slack                                 16.881    

Slack (MET) :             16.887ns  (required time - arrival time)
  Source:                 mario/intro_display_inst/sel[9]_rep__19/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dvi/dvi_out/encode_ch2/o_tmds_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre rise@39.683ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        22.227ns  (logic 3.117ns (14.023%)  route 19.110ns (85.977%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 41.678 - 39.683 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.853ns
  Clock Uncertainty:      0.457ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.912ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.718     2.988    mario/intro_display_inst/o_clk_1x
    SLICE_X3Y97          FDRE                                         r  mario/intro_display_inst/sel[9]_rep__19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.456     3.444 f  mario/intro_display_inst/sel[9]_rep__19/Q
                         net (fo=142, routed)         2.646     6.090    mario/intro_display_inst/sel[9]_rep__19_0
    SLICE_X10Y59         LUT2 (Prop_lut2_I0_O)        0.150     6.240 f  mario/intro_display_inst/bias[1]_i_314/O
                         net (fo=106, routed)         2.628     8.869    mario/ending_display_inst/ending_rom_inst/o_tmds_reg[6]_i_757_0
    SLICE_X37Y68         LUT2 (Prop_lut2_I0_O)        0.322     9.191 f  mario/ending_display_inst/ending_rom_inst/o_tmds[7]_i_377/O
                         net (fo=32, routed)          1.713    10.904    mario/ending_display_inst/ending_rom_inst/o_tmds[7]_i_377_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I1_O)        0.326    11.230 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_1319/O
                         net (fo=1, routed)           0.674    11.904    mario/ending_display_inst/ending_rom_inst/bias[1]_i_1319_n_0
    SLICE_X6Y56          LUT6 (Prop_lut6_I5_O)        0.124    12.028 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_727/O
                         net (fo=1, routed)           1.250    13.279    mario/ending_display_inst/ending_rom_inst/bias[1]_i_727_n_0
    SLICE_X4Y49          LUT6 (Prop_lut6_I5_O)        0.124    13.403 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_325/O
                         net (fo=1, routed)           1.812    15.214    mario/ending_display_inst/ending_rom_inst/bias[1]_i_325_n_0
    SLICE_X25Y69         LUT6 (Prop_lut6_I3_O)        0.124    15.338 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_143/O
                         net (fo=1, routed)           0.000    15.338    mario/ending_display_inst/ending_rom_inst/bias[1]_i_143_n_0
    SLICE_X25Y69         MUXF7 (Prop_muxf7_I0_O)      0.212    15.550 f  mario/ending_display_inst/ending_rom_inst/bias_reg[1]_i_63/O
                         net (fo=2, routed)           0.821    16.371    mario/ending_display_inst/ending_rom_inst/sel[15]_1
    SLICE_X35Y64         LUT6 (Prop_lut6_I2_O)        0.299    16.670 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_23/O
                         net (fo=3, routed)           1.016    17.686    mario/intro_display_inst/ending_rgb[1]
    SLICE_X35Y49         LUT4 (Prop_lut4_I3_O)        0.124    17.810 f  mario/intro_display_inst/o_tmds[4]_i_12/O
                         net (fo=13, routed)          0.908    18.718    dvi/display_timings_inst/o_tmds[4]_i_2__1_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I2_O)        0.124    18.842 r  dvi/display_timings_inst/o_tmds[4]_i_4__1/O
                         net (fo=24, routed)          1.813    20.655    mario/mario_display_inst/o_tmds[6]_i_3__0
    SLICE_X36Y48         LUT5 (Prop_lut5_I2_O)        0.152    20.807 f  mario/mario_display_inst/bias[1]_i_8__1/O
                         net (fo=2, routed)           0.797    21.605    mario/intro_display_inst/bias_reg[1]_1
    SLICE_X37Y51         LUT6 (Prop_lut6_I1_O)        0.332    21.937 r  mario/intro_display_inst/bias[4]_i_18__1/O
                         net (fo=4, routed)           0.470    22.407    dvi/dvi_out/encode_ch2/o_tmds_reg[9]_1
    SLICE_X41Y52         LUT6 (Prop_lut6_I1_O)        0.124    22.531 f  dvi/dvi_out/encode_ch2/bias[4]_i_6__1/O
                         net (fo=12, routed)          2.561    25.091    dvi/display_timings_inst/o_tmds_reg[9]_1
    SLICE_X43Y89         LUT5 (Prop_lut5_I3_O)        0.124    25.215 r  dvi/display_timings_inst/o_tmds[0]_i_1__0/O
                         net (fo=1, routed)           0.000    25.215    dvi/dvi_out/encode_ch2/o_tmds_reg[0]_1
    SLICE_X43Y89         FDRE                                         r  dvi/dvi_out/encode_ch2/o_tmds_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.564    41.678    dvi/dvi_out/encode_ch2/i_clk
    SLICE_X43Y89         FDRE                                         r  dvi/dvi_out/encode_ch2/o_tmds_reg[0]/C
                         clock pessimism              0.853    42.531    
                         clock uncertainty           -0.457    42.073    
    SLICE_X43Y89         FDRE (Setup_fdre_C_D)        0.029    42.102    dvi/dvi_out/encode_ch2/o_tmds_reg[0]
  -------------------------------------------------------------------
                         required time                         42.102    
                         arrival time                         -25.215    
  -------------------------------------------------------------------
                         slack                                 16.887    

Slack (MET) :             16.907ns  (required time - arrival time)
  Source:                 mario/intro_display_inst/sel[9]_rep__19/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dvi/dvi_out/encode_ch2/o_tmds_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre rise@39.683ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        22.253ns  (logic 3.143ns (14.124%)  route 19.110ns (85.876%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 41.678 - 39.683 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.853ns
  Clock Uncertainty:      0.457ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.912ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.718     2.988    mario/intro_display_inst/o_clk_1x
    SLICE_X3Y97          FDRE                                         r  mario/intro_display_inst/sel[9]_rep__19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.456     3.444 f  mario/intro_display_inst/sel[9]_rep__19/Q
                         net (fo=142, routed)         2.646     6.090    mario/intro_display_inst/sel[9]_rep__19_0
    SLICE_X10Y59         LUT2 (Prop_lut2_I0_O)        0.150     6.240 f  mario/intro_display_inst/bias[1]_i_314/O
                         net (fo=106, routed)         2.628     8.869    mario/ending_display_inst/ending_rom_inst/o_tmds_reg[6]_i_757_0
    SLICE_X37Y68         LUT2 (Prop_lut2_I0_O)        0.322     9.191 f  mario/ending_display_inst/ending_rom_inst/o_tmds[7]_i_377/O
                         net (fo=32, routed)          1.713    10.904    mario/ending_display_inst/ending_rom_inst/o_tmds[7]_i_377_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I1_O)        0.326    11.230 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_1319/O
                         net (fo=1, routed)           0.674    11.904    mario/ending_display_inst/ending_rom_inst/bias[1]_i_1319_n_0
    SLICE_X6Y56          LUT6 (Prop_lut6_I5_O)        0.124    12.028 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_727/O
                         net (fo=1, routed)           1.250    13.279    mario/ending_display_inst/ending_rom_inst/bias[1]_i_727_n_0
    SLICE_X4Y49          LUT6 (Prop_lut6_I5_O)        0.124    13.403 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_325/O
                         net (fo=1, routed)           1.812    15.214    mario/ending_display_inst/ending_rom_inst/bias[1]_i_325_n_0
    SLICE_X25Y69         LUT6 (Prop_lut6_I3_O)        0.124    15.338 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_143/O
                         net (fo=1, routed)           0.000    15.338    mario/ending_display_inst/ending_rom_inst/bias[1]_i_143_n_0
    SLICE_X25Y69         MUXF7 (Prop_muxf7_I0_O)      0.212    15.550 f  mario/ending_display_inst/ending_rom_inst/bias_reg[1]_i_63/O
                         net (fo=2, routed)           0.821    16.371    mario/ending_display_inst/ending_rom_inst/sel[15]_1
    SLICE_X35Y64         LUT6 (Prop_lut6_I2_O)        0.299    16.670 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_23/O
                         net (fo=3, routed)           1.016    17.686    mario/intro_display_inst/ending_rgb[1]
    SLICE_X35Y49         LUT4 (Prop_lut4_I3_O)        0.124    17.810 f  mario/intro_display_inst/o_tmds[4]_i_12/O
                         net (fo=13, routed)          0.908    18.718    dvi/display_timings_inst/o_tmds[4]_i_2__1_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I2_O)        0.124    18.842 r  dvi/display_timings_inst/o_tmds[4]_i_4__1/O
                         net (fo=24, routed)          1.813    20.655    mario/mario_display_inst/o_tmds[6]_i_3__0
    SLICE_X36Y48         LUT5 (Prop_lut5_I2_O)        0.152    20.807 r  mario/mario_display_inst/bias[1]_i_8__1/O
                         net (fo=2, routed)           0.797    21.605    mario/intro_display_inst/bias_reg[1]_1
    SLICE_X37Y51         LUT6 (Prop_lut6_I1_O)        0.332    21.937 f  mario/intro_display_inst/bias[4]_i_18__1/O
                         net (fo=4, routed)           0.470    22.407    dvi/dvi_out/encode_ch2/o_tmds_reg[9]_1
    SLICE_X41Y52         LUT6 (Prop_lut6_I1_O)        0.124    22.531 r  dvi/dvi_out/encode_ch2/bias[4]_i_6__1/O
                         net (fo=12, routed)          2.561    25.091    dvi/display_timings_inst/o_tmds_reg[9]_1
    SLICE_X43Y89         LUT5 (Prop_lut5_I0_O)        0.150    25.241 r  dvi/display_timings_inst/o_tmds[1]_i_1__1/O
                         net (fo=1, routed)           0.000    25.241    dvi/dvi_out/encode_ch2/o_tmds_reg[1]_0
    SLICE_X43Y89         FDRE                                         r  dvi/dvi_out/encode_ch2/o_tmds_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.564    41.678    dvi/dvi_out/encode_ch2/i_clk
    SLICE_X43Y89         FDRE                                         r  dvi/dvi_out/encode_ch2/o_tmds_reg[1]/C
                         clock pessimism              0.853    42.531    
                         clock uncertainty           -0.457    42.073    
    SLICE_X43Y89         FDRE (Setup_fdre_C_D)        0.075    42.148    dvi/dvi_out/encode_ch2/o_tmds_reg[1]
  -------------------------------------------------------------------
                         required time                         42.148    
                         arrival time                         -25.241    
  -------------------------------------------------------------------
                         slack                                 16.907    

Slack (MET) :             16.928ns  (required time - arrival time)
  Source:                 mario/intro_display_inst/sel[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dvi/dvi_out/encode_ch1/bias_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre rise@39.683ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        22.261ns  (logic 2.450ns (11.006%)  route 19.811ns (88.994%))
  Logic Levels:           14  (LUT3=1 LUT4=1 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.009ns = ( 41.691 - 39.683 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.853ns
  Clock Uncertainty:      0.457ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.912ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.656     2.926    mario/intro_display_inst/o_clk_1x
    SLICE_X18Y26         FDRE                                         r  mario/intro_display_inst/sel[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y26         FDRE (Prop_fdre_C_Q)         0.456     3.382 f  mario/intro_display_inst/sel[0]/Q
                         net (fo=5185, routed)        5.119     8.501    mario/intro_display_inst/intro_rom_inst/o_tmds_reg[4]_i_723_1
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.124     8.625 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_1292/O
                         net (fo=1, routed)           0.807     9.432    mario/intro_display_inst/intro_rom_inst/bias[1]_i_1292_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.556 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_970/O
                         net (fo=1, routed)           0.680    10.236    mario/intro_display_inst/intro_rom_inst/bias[1]_i_970_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I5_O)        0.124    10.360 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_595/O
                         net (fo=1, routed)           1.281    11.642    mario/intro_display_inst/intro_rom_inst/bias[1]_i_595_n_0
    SLICE_X19Y85         LUT5 (Prop_lut5_I0_O)        0.124    11.766 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_302/O
                         net (fo=2, routed)           0.702    12.468    mario/intro_display_inst/intro_rom_inst/bias[1]_i_302_n_0
    SLICE_X19Y80         LUT5 (Prop_lut5_I4_O)        0.124    12.592 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_134/O
                         net (fo=1, routed)           1.328    13.920    mario/intro_display_inst/intro_rom_inst/bias[1]_i_134_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124    14.044 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_58/O
                         net (fo=1, routed)           1.806    15.850    mario/intro_display_inst/intro_rom_inst/bias[1]_i_58_n_0
    SLICE_X30Y78         LUT5 (Prop_lut5_I2_O)        0.124    15.974 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_25/O
                         net (fo=1, routed)           0.000    15.974    mario/intro_display_inst/intro_rom_inst/bias[1]_i_25_n_0
    SLICE_X30Y78         MUXF7 (Prop_muxf7_I0_O)      0.209    16.183 r  mario/intro_display_inst/intro_rom_inst/bias_reg[1]_i_11/O
                         net (fo=2, routed)           0.800    16.983    mario/intro_display_inst/intro_rgb[10]
    SLICE_X33Y77         LUT4 (Prop_lut4_I1_O)        0.297    17.280 r  mario/intro_display_inst/o_tmds[7]_i_19/O
                         net (fo=2, routed)           0.582    17.862    mario/intro_display_inst/o_tmds[7]_i_19_n_0
    SLICE_X33Y77         LUT5 (Prop_lut5_I3_O)        0.124    17.986 r  mario/intro_display_inst/o_tmds[7]_i_9/O
                         net (fo=26, routed)          2.694    20.680    mario/intro_display_inst/FSM_sequential_game_st_reg[1]
    SLICE_X33Y26         LUT6 (Prop_lut6_I0_O)        0.124    20.804 r  mario/intro_display_inst/bias[1]_i_4__0/O
                         net (fo=9, routed)           2.391    23.195    mario/intro_display_inst/bias[1]_i_4__0_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I2_O)        0.124    23.319 r  mario/intro_display_inst/bias[4]_i_8__0/O
                         net (fo=4, routed)           0.833    24.153    mario/intro_display_inst/bias[4]_i_11_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I2_O)        0.124    24.277 r  mario/intro_display_inst/bias[4]_i_3__0/O
                         net (fo=1, routed)           0.787    25.064    mario/intro_display_inst/bias[4]_i_3__0_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I1_O)        0.124    25.188 r  mario/intro_display_inst/bias[4]_i_1/O
                         net (fo=1, routed)           0.000    25.188    dvi/dvi_out/encode_ch1/bias_reg[4]_2[3]
    SLICE_X41Y49         FDRE                                         r  dvi/dvi_out/encode_ch1/bias_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.577    41.691    dvi/dvi_out/encode_ch1/i_clk
    SLICE_X41Y49         FDRE                                         r  dvi/dvi_out/encode_ch1/bias_reg[4]/C
                         clock pessimism              0.853    42.544    
                         clock uncertainty           -0.457    42.087    
    SLICE_X41Y49         FDRE (Setup_fdre_C_D)        0.029    42.116    dvi/dvi_out/encode_ch1/bias_reg[4]
  -------------------------------------------------------------------
                         required time                         42.116    
                         arrival time                         -25.188    
  -------------------------------------------------------------------
                         slack                                 16.928    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 debounce_btn0_inst_0/btn_in_d_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/mario_display_inst/mario_y_move_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.209ns (53.704%)  route 0.180ns (46.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.687ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.068ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.559     0.604    debounce_btn0_inst_0/o_clk_1x
    SLICE_X30Y35         FDCE                                         r  debounce_btn0_inst_0/btn_in_d_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y35         FDCE (Prop_fdce_C_Q)         0.164     0.768 r  debounce_btn0_inst_0/btn_in_d_reg[3][3]/Q
                         net (fo=1, routed)           0.180     0.948    mario/mario_display_inst/mario_y_move_state_reg[0]_0[2]
    SLICE_X29Y35         LUT6 (Prop_lut6_I3_O)        0.045     0.993 r  mario/mario_display_inst/mario_y_move_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.993    mario/mario_display_inst/n_mario_y_move_state[0]
    SLICE_X29Y35         FDCE                                         r  mario/mario_display_inst/mario_y_move_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.826     0.687    mario/mario_display_inst/o_clk_1x
    SLICE_X29Y35         FDCE                                         r  mario/mario_display_inst/mario_y_move_state_reg[0]/C
                         clock pessimism             -0.068     0.619    
    SLICE_X29Y35         FDCE (Hold_fdce_C_D)         0.091     0.710    mario/mario_display_inst/mario_y_move_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 mario/mario_display_inst/mario_y_move_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/mario_display_inst/jump_size_index_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.710%)  route 0.221ns (54.290%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.687ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.068ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.559     0.604    mario/mario_display_inst/o_clk_1x
    SLICE_X29Y35         FDCE                                         r  mario/mario_display_inst/mario_y_move_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDCE (Prop_fdce_C_Q)         0.141     0.745 r  mario/mario_display_inst/mario_y_move_state_reg[0]/Q
                         net (fo=73, routed)          0.221     0.966    mario/mario_display_inst/mario_y_move_state[0]
    SLICE_X31Y35         LUT3 (Prop_lut3_I1_O)        0.045     1.011 r  mario/mario_display_inst/jump_size_index[8]_i_1/O
                         net (fo=1, routed)           0.000     1.011    mario/mario_display_inst/jump_size_index[8]
    SLICE_X31Y35         FDCE                                         r  mario/mario_display_inst/jump_size_index_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.826     0.687    mario/mario_display_inst/o_clk_1x
    SLICE_X31Y35         FDCE                                         r  mario/mario_display_inst/jump_size_index_reg[8]/C
                         clock pessimism             -0.068     0.619    
    SLICE_X31Y35         FDCE (Hold_fdce_C_D)         0.107     0.726    mario/mario_display_inst/jump_size_index_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           1.011    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 mario/coin_display_inst/random_inst/sreg0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/coin_display_inst/random_inst/sreg0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.517%)  route 0.196ns (54.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.547     0.592    mario/coin_display_inst/random_inst/o_clk_1x
    SLICE_X20Y25         FDRE                                         r  mario/coin_display_inst/random_inst/sreg0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y25         FDRE (Prop_fdre_C_Q)         0.164     0.756 r  mario/coin_display_inst/random_inst/sreg0_reg[10]/Q
                         net (fo=1, routed)           0.196     0.952    mario/coin_display_inst/random_inst/sreg0[10]
    SLICE_X21Y27         FDRE                                         r  mario/coin_display_inst/random_inst/sreg0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.817     0.678    mario/coin_display_inst/random_inst/o_clk_1x
    SLICE_X21Y27         FDRE                                         r  mario/coin_display_inst/random_inst/sreg0_reg[8]/C
                         clock pessimism             -0.070     0.608    
    SLICE_X21Y27         FDRE (Hold_fdre_C_D)         0.055     0.663    mario/coin_display_inst/random_inst/sreg0_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 mario/goombas_display/goomba2_display/c_top_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba2_display/c_top_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.183ns (46.005%)  route 0.215ns (53.995%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.685ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.082ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.558     0.603    mario/goombas_display/goomba2_display/o_clk_1x
    SLICE_X9Y19          FDPE                                         r  mario/goombas_display/goomba2_display/c_top_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDPE (Prop_fdpe_C_Q)         0.141     0.744 r  mario/goombas_display/goomba2_display/c_top_reg[0]/Q
                         net (fo=30, routed)          0.215     0.958    mario/goombas_display/goomba2_display/Q[0]
    SLICE_X9Y19          LUT2 (Prop_lut2_I0_O)        0.042     1.000 r  mario/goombas_display/goomba2_display/c_top[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.000    mario/goombas_display/goomba2_display/c_top[1]_i_1__0_n_0
    SLICE_X9Y19          FDPE                                         r  mario/goombas_display/goomba2_display/c_top_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.824     0.685    mario/goombas_display/goomba2_display/o_clk_1x
    SLICE_X9Y19          FDPE                                         r  mario/goombas_display/goomba2_display/c_top_reg[1]/C
                         clock pessimism             -0.082     0.603    
    SLICE_X9Y19          FDPE (Hold_fdpe_C_D)         0.107     0.710    mario/goombas_display/goomba2_display/c_top_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 mario/coin_display_inst/random_inst/sreg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/coin_display_inst/rand_ff_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.496%)  route 0.242ns (56.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.677ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.068ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.550     0.595    mario/coin_display_inst/random_inst/o_clk_1x
    SLICE_X22Y28         FDRE                                         r  mario/coin_display_inst/random_inst/sreg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y28         FDRE (Prop_fdre_C_Q)         0.141     0.736 r  mario/coin_display_inst/random_inst/sreg0_reg[0]/Q
                         net (fo=2, routed)           0.242     0.977    mario/coin_display_inst/random_inst/sreg0[0]
    SLICE_X24Y28         LUT3 (Prop_lut3_I0_O)        0.045     1.022 r  mario/coin_display_inst/random_inst/rand_ff[0]_i_1/O
                         net (fo=1, routed)           0.000     1.022    mario/coin_display_inst/random_inst_n_2
    SLICE_X24Y28         FDCE                                         r  mario/coin_display_inst/rand_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.816     0.677    mario/coin_display_inst/o_clk_1x
    SLICE_X24Y28         FDCE                                         r  mario/coin_display_inst/rand_ff_reg[0]/C
                         clock pessimism             -0.068     0.609    
    SLICE_X24Y28         FDCE (Hold_fdce_C_D)         0.121     0.730    mario/coin_display_inst/rand_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 mario/goombas_display/goomba5_display/c_top_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/goomba_y_move_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.231ns (53.973%)  route 0.197ns (46.027%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.679ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.068ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.552     0.597    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y19         FDCE                                         r  mario/goombas_display/goomba5_display/c_top_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y19         FDCE (Prop_fdce_C_Q)         0.141     0.738 r  mario/goombas_display/goomba5_display/c_top_reg[4]/Q
                         net (fo=15, routed)          0.141     0.879    mario/goombas_display/goomba5_display/goomba_bar_ground_inst/Q[3]
    SLICE_X24Y19         LUT6 (Prop_lut6_I0_O)        0.045     0.924 f  mario/goombas_display/goomba5_display/goomba_bar_ground_inst/i_/goomba_y_move_state[0]_i_3/O
                         net (fo=1, routed)           0.056     0.980    mario/goombas_display/goomba5_display/goomba_bar_ground_inst_n_2
    SLICE_X24Y19         LUT6 (Prop_lut6_I3_O)        0.045     1.025 r  mario/goombas_display/goomba5_display/goomba_y_move_state[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.025    mario/goombas_display/goomba5_display/goomba5_display/
    SLICE_X24Y19         FDPE                                         r  mario/goombas_display/goomba5_display/goomba_y_move_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.818     0.679    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X24Y19         FDPE                                         r  mario/goombas_display/goomba5_display/goomba_y_move_state_reg[0]/C
                         clock pessimism             -0.068     0.611    
    SLICE_X24Y19         FDPE (Hold_fdpe_C_D)         0.120     0.731    mario/goombas_display/goomba5_display/goomba_y_move_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 mario/mario_display_inst/size_varible_gen_counter_en_inst_1/o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/mario_display_inst/size_varible_gen_counter_en_inst_1/o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.227%)  route 0.200ns (51.773%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.679ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.553     0.598    mario/mario_display_inst/size_varible_gen_counter_en_inst_1/o_clk_1x
    SLICE_X26Y27         FDCE                                         r  mario/mario_display_inst/size_varible_gen_counter_en_inst_1/o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         FDCE (Prop_fdce_C_Q)         0.141     0.739 f  mario/mario_display_inst/size_varible_gen_counter_en_inst_1/o_reg[0]/Q
                         net (fo=4, routed)           0.200     0.938    mario/mario_display_inst/size_varible_gen_counter_en_inst_1/o_reg_n_0_[0]
    SLICE_X26Y27         LUT2 (Prop_lut2_I0_O)        0.045     0.983 r  mario/mario_display_inst/size_varible_gen_counter_en_inst_1/o[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.983    mario/mario_display_inst/size_varible_gen_counter_en_inst_1/o[0]_i_1__1_n_0
    SLICE_X26Y27         FDCE                                         r  mario/mario_display_inst/size_varible_gen_counter_en_inst_1/o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.818     0.679    mario/mario_display_inst/size_varible_gen_counter_en_inst_1/o_clk_1x
    SLICE_X26Y27         FDCE                                         r  mario/mario_display_inst/size_varible_gen_counter_en_inst_1/o_reg[0]/C
                         clock pessimism             -0.081     0.598    
    SLICE_X26Y27         FDCE (Hold_fdce_C_D)         0.091     0.689    mario/mario_display_inst/size_varible_gen_counter_en_inst_1/o_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 mario/goombas_display/goomba3_display/gravity_size_index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba3_display/gravity_size_index_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.859%)  route 0.203ns (52.141%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.716ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.587     0.632    mario/goombas_display/goomba3_display/o_clk_1x
    SLICE_X37Y12         FDCE                                         r  mario/goombas_display/goomba3_display/gravity_size_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDCE (Prop_fdce_C_Q)         0.141     0.773 f  mario/goombas_display/goomba3_display/gravity_size_index_reg[0]/Q
                         net (fo=5, routed)           0.203     0.975    mario/goombas_display/goomba3_display/gravity_size_index_reg_n_0_[0]
    SLICE_X37Y12         LUT2 (Prop_lut2_I1_O)        0.045     1.020 r  mario/goombas_display/goomba3_display/gravity_size_index[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.020    mario/goombas_display/goomba3_display/gravity_size_index[0]_i_1__1_n_0
    SLICE_X37Y12         FDCE                                         r  mario/goombas_display/goomba3_display/gravity_size_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.855     0.716    mario/goombas_display/goomba3_display/o_clk_1x
    SLICE_X37Y12         FDCE                                         r  mario/goombas_display/goomba3_display/gravity_size_index_reg[0]/C
                         clock pessimism             -0.084     0.632    
    SLICE_X37Y12         FDCE (Hold_fdce_C_D)         0.091     0.723    mario/goombas_display/goomba3_display/gravity_size_index_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.723    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 mario/coin_display_inst/random_inst/sreg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/coin_display_inst/random_inst/sreg0_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.234%)  route 0.218ns (60.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.550     0.595    mario/coin_display_inst/random_inst/o_clk_1x
    SLICE_X21Y27         FDRE                                         r  mario/coin_display_inst/random_inst/sreg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y27         FDRE (Prop_fdre_C_Q)         0.141     0.736 r  mario/coin_display_inst/random_inst/sreg0_reg[6]/Q
                         net (fo=1, routed)           0.218     0.954    mario/coin_display_inst/random_inst/sreg0[6]
    SLICE_X21Y27         FDSE                                         r  mario/coin_display_inst/random_inst/sreg0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.817     0.678    mario/coin_display_inst/random_inst/o_clk_1x
    SLICE_X21Y27         FDSE                                         r  mario/coin_display_inst/random_inst/sreg0_reg[4]/C
                         clock pessimism             -0.083     0.595    
    SLICE_X21Y27         FDSE (Hold_fdse_C_D)         0.061     0.656    mario/coin_display_inst/random_inst/sreg0_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 goomba2_display/size_varible_gen_counter_en_inst_0/o_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            goomba2_display/size_varible_gen_counter_en_inst_0/o_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.273ns (62.999%)  route 0.160ns (37.001%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.693ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.564     0.609    pix_clk
    SLICE_X10Y10         FDCE                                         r  goomba2_display/size_varible_gen_counter_en_inst_0/o_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDCE (Prop_fdce_C_Q)         0.164     0.773 r  goomba2_display/size_varible_gen_counter_en_inst_0/o_reg[23]/Q
                         net (fo=4, routed)           0.160     0.933    mario/goombas_display/goomba2_display/size_varible_gen_counter_en_inst_0/o_reg_0[23]
    SLICE_X10Y10         LUT2 (Prop_lut2_I0_O)        0.045     0.978 r  mario/goombas_display/goomba2_display/size_varible_gen_counter_en_inst_0/o[20]_i_2__0/O
                         net (fo=1, routed)           0.000     0.978    mario/goombas_display/goomba2_display/size_varible_gen_counter_en_inst_0/o[20]_i_2__0_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.042 r  mario/goombas_display/goomba2_display/size_varible_gen_counter_en_inst_0/o_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.042    mario_n_55
    SLICE_X10Y10         FDCE                                         r  goomba2_display/size_varible_gen_counter_en_inst_0/o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.832     0.693    pix_clk
    SLICE_X10Y10         FDCE                                         r  goomba2_display/size_varible_gen_counter_en_inst_0/o_reg[23]/C
                         clock pessimism             -0.084     0.609    
    SLICE_X10Y10         FDCE (Hold_fdce_C_D)         0.134     0.743    goomba2_display/size_varible_gen_counter_en_inst_0/o_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.743    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.299    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_1x_pre
Waveform(ns):       { 0.000 19.841 }
Period(ns):         39.683
Sources:            { dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.683      36.791     RAMB36_X0Y6      bias_reg[1]_i_103/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.683      36.791     RAMB36_X1Y12     bias_reg[1]_i_104/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.683      36.791     RAMB36_X0Y7      bias_reg[1]_i_43/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.683      36.791     RAMB36_X1Y13     bias_reg[1]_i_44/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.683      36.791     RAMB36_X2Y8      bias_reg[4]_i_108/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.683      36.791     RAMB36_X0Y14     bias_reg[4]_i_109/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.683      36.791     RAMB36_X1Y9      bias_reg[4]_i_46/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.683      36.791     RAMB36_X1Y15     bias_reg[4]_i_47/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.683      36.791     RAMB36_X0Y9      bias_reg[4]_i_55/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.683      36.791     RAMB36_X2Y13     bias_reg[4]_i_56/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.683      173.677    MMCME2_ADV_X0Y0  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X34Y31     bias_reg[1]_i_103_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X34Y31     bias_reg[1]_i_103_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X23Y43     bias_reg[4]_i_108_cooolgate_en_gate_10_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X23Y43     bias_reg[4]_i_108_cooolgate_en_gate_10_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X22Y52     bias_reg[4]_i_73_cooolgate_en_gate_19_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X22Y52     bias_reg[4]_i_73_cooolgate_en_gate_19_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X26Y3      bias_reg[4]_i_90_cooolgate_en_gate_26_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X26Y3      bias_reg[4]_i_90_cooolgate_en_gate_26_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X6Y15      bias_reg[4]_i_91_cooolgate_en_gate_41_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X6Y15      bias_reg[4]_i_91_cooolgate_en_gate_41_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X34Y31     bias_reg[1]_i_103_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X34Y31     bias_reg[1]_i_103_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X23Y43     bias_reg[4]_i_108_cooolgate_en_gate_10_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X23Y43     bias_reg[4]_i_108_cooolgate_en_gate_10_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X22Y52     bias_reg[4]_i_73_cooolgate_en_gate_19_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X22Y52     bias_reg[4]_i_73_cooolgate_en_gate_19_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X26Y3      bias_reg[4]_i_90_cooolgate_en_gate_26_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X26Y3      bias_reg[4]_i_90_cooolgate_en_gate_26_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X6Y15      bias_reg[4]_i_91_cooolgate_en_gate_41_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X6Y15      bias_reg[4]_i_91_cooolgate_en_gate_41_cooolDelFlop/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_5x_pre
  To Clock:  clk_5x_pre

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.781ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_5x_pre
Waveform(ns):       { 0.000 3.968 }
Period(ns):         7.937
Sources:            { dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         7.937       5.781      BUFGCTRL_X0Y1    dvi/display_clocks_inst/bufg_clk_pix_5x/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         7.937       6.270      OLOGIC_X0Y92     dvi/dvi_out/serialize_ch0/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         7.937       6.270      OLOGIC_X0Y91     dvi/dvi_out/serialize_ch0/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         7.937       6.270      OLOGIC_X0Y98     dvi/dvi_out/serialize_ch1/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         7.937       6.270      OLOGIC_X0Y97     dvi/dvi_out/serialize_ch1/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         7.937       6.270      OLOGIC_X0Y96     dvi/dvi_out/serialize_ch2/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         7.937       6.270      OLOGIC_X0Y95     dvi/dvi_out/serialize_ch2/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         7.937       6.270      OLOGIC_X0Y74     dvi/dvi_out/serialize_chc/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         7.937       6.270      OLOGIC_X0Y73     dvi/dvi_out/serialize_chc/slave10/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         7.937       6.688      MMCME2_ADV_X0Y0  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       7.937       205.423    MMCME2_ADV_X0Y0  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dvi/display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16   clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  clk_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_125mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_1x_pre_1
  To Clock:  clk_1x_pre_1

Setup :            0  Failing Endpoints,  Worst Slack       14.705ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.283ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.341ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.705ns  (required time - arrival time)
  Source:                 mario/intro_display_inst/sel[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dvi/dvi_out/encode_ch1/o_tmds_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre_1 rise@39.683ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        24.211ns  (logic 2.476ns (10.227%)  route 21.735ns (89.773%))
  Logic Levels:           14  (LUT3=2 LUT4=2 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.997ns = ( 41.680 - 39.683 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.839ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.656     2.926    mario/intro_display_inst/o_clk_1x
    SLICE_X18Y26         FDRE                                         r  mario/intro_display_inst/sel[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y26         FDRE (Prop_fdre_C_Q)         0.456     3.382 r  mario/intro_display_inst/sel[0]/Q
                         net (fo=5185, routed)        5.119     8.501    mario/intro_display_inst/intro_rom_inst/o_tmds_reg[4]_i_723_1
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.124     8.625 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_1292/O
                         net (fo=1, routed)           0.807     9.432    mario/intro_display_inst/intro_rom_inst/bias[1]_i_1292_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.556 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_970/O
                         net (fo=1, routed)           0.680    10.236    mario/intro_display_inst/intro_rom_inst/bias[1]_i_970_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I5_O)        0.124    10.360 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_595/O
                         net (fo=1, routed)           1.281    11.642    mario/intro_display_inst/intro_rom_inst/bias[1]_i_595_n_0
    SLICE_X19Y85         LUT5 (Prop_lut5_I0_O)        0.124    11.766 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_302/O
                         net (fo=2, routed)           0.702    12.468    mario/intro_display_inst/intro_rom_inst/bias[1]_i_302_n_0
    SLICE_X19Y80         LUT5 (Prop_lut5_I4_O)        0.124    12.592 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_134/O
                         net (fo=1, routed)           1.328    13.920    mario/intro_display_inst/intro_rom_inst/bias[1]_i_134_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124    14.044 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_58/O
                         net (fo=1, routed)           1.806    15.850    mario/intro_display_inst/intro_rom_inst/bias[1]_i_58_n_0
    SLICE_X30Y78         LUT5 (Prop_lut5_I2_O)        0.124    15.974 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_25/O
                         net (fo=1, routed)           0.000    15.974    mario/intro_display_inst/intro_rom_inst/bias[1]_i_25_n_0
    SLICE_X30Y78         MUXF7 (Prop_muxf7_I0_O)      0.209    16.183 f  mario/intro_display_inst/intro_rom_inst/bias_reg[1]_i_11/O
                         net (fo=2, routed)           0.800    16.983    mario/intro_display_inst/intro_rgb[10]
    SLICE_X33Y77         LUT4 (Prop_lut4_I1_O)        0.297    17.280 f  mario/intro_display_inst/o_tmds[7]_i_19/O
                         net (fo=2, routed)           0.582    17.862    mario/intro_display_inst/o_tmds[7]_i_19_n_0
    SLICE_X33Y77         LUT5 (Prop_lut5_I3_O)        0.124    17.986 f  mario/intro_display_inst/o_tmds[7]_i_9/O
                         net (fo=26, routed)          2.694    20.680    mario/intro_display_inst/FSM_sequential_game_st_reg[1]
    SLICE_X33Y26         LUT6 (Prop_lut6_I0_O)        0.124    20.804 f  mario/intro_display_inst/bias[1]_i_4__0/O
                         net (fo=9, routed)           2.093    22.898    mario/intro_display_inst/bias[1]_i_4__0_n_0
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124    23.022 f  mario/intro_display_inst/o_tmds[8]_i_2/O
                         net (fo=9, routed)           0.768    23.790    mario/intro_display_inst/bias[4]_i_11_1
    SLICE_X43Y49         LUT3 (Prop_lut3_I2_O)        0.124    23.914 r  mario/intro_display_inst/o_tmds[6]_i_2__0/O
                         net (fo=5, routed)           1.626    25.540    dvi/display_timings_inst/o_tmds_reg[9]_0
    SLICE_X42Y72         LUT4 (Prop_lut4_I3_O)        0.150    25.690 r  dvi/display_timings_inst/o_tmds[9]_i_1__0/O
                         net (fo=1, routed)           1.448    27.137    dvi/dvi_out/encode_ch1/o_tmds_reg[9]_0
    SLICE_X42Y95         FDRE                                         r  dvi/dvi_out/encode_ch1/o_tmds_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.566    41.680    dvi/dvi_out/encode_ch1/i_clk
    SLICE_X42Y95         FDRE                                         r  dvi/dvi_out/encode_ch1/o_tmds_reg[9]/C
                         clock pessimism              0.839    42.519    
                         clock uncertainty           -0.441    42.078    
    SLICE_X42Y95         FDRE (Setup_fdre_C_D)       -0.235    41.843    dvi/dvi_out/encode_ch1/o_tmds_reg[9]
  -------------------------------------------------------------------
                         required time                         41.843    
                         arrival time                         -27.137    
  -------------------------------------------------------------------
                         slack                                 14.705    

Slack (MET) :             15.698ns  (required time - arrival time)
  Source:                 mario/intro_display_inst/sel[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dvi/dvi_out/encode_ch1/o_tmds_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre_1 rise@39.683ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        23.483ns  (logic 2.450ns (10.433%)  route 21.033ns (89.567%))
  Logic Levels:           14  (LUT3=3 LUT4=1 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 41.678 - 39.683 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.839ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.656     2.926    mario/intro_display_inst/o_clk_1x
    SLICE_X18Y26         FDRE                                         r  mario/intro_display_inst/sel[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y26         FDRE (Prop_fdre_C_Q)         0.456     3.382 r  mario/intro_display_inst/sel[0]/Q
                         net (fo=5185, routed)        5.119     8.501    mario/intro_display_inst/intro_rom_inst/o_tmds_reg[4]_i_723_1
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.124     8.625 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_1292/O
                         net (fo=1, routed)           0.807     9.432    mario/intro_display_inst/intro_rom_inst/bias[1]_i_1292_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.556 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_970/O
                         net (fo=1, routed)           0.680    10.236    mario/intro_display_inst/intro_rom_inst/bias[1]_i_970_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I5_O)        0.124    10.360 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_595/O
                         net (fo=1, routed)           1.281    11.642    mario/intro_display_inst/intro_rom_inst/bias[1]_i_595_n_0
    SLICE_X19Y85         LUT5 (Prop_lut5_I0_O)        0.124    11.766 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_302/O
                         net (fo=2, routed)           0.702    12.468    mario/intro_display_inst/intro_rom_inst/bias[1]_i_302_n_0
    SLICE_X19Y80         LUT5 (Prop_lut5_I4_O)        0.124    12.592 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_134/O
                         net (fo=1, routed)           1.328    13.920    mario/intro_display_inst/intro_rom_inst/bias[1]_i_134_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124    14.044 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_58/O
                         net (fo=1, routed)           1.806    15.850    mario/intro_display_inst/intro_rom_inst/bias[1]_i_58_n_0
    SLICE_X30Y78         LUT5 (Prop_lut5_I2_O)        0.124    15.974 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_25/O
                         net (fo=1, routed)           0.000    15.974    mario/intro_display_inst/intro_rom_inst/bias[1]_i_25_n_0
    SLICE_X30Y78         MUXF7 (Prop_muxf7_I0_O)      0.209    16.183 f  mario/intro_display_inst/intro_rom_inst/bias_reg[1]_i_11/O
                         net (fo=2, routed)           0.800    16.983    mario/intro_display_inst/intro_rgb[10]
    SLICE_X33Y77         LUT4 (Prop_lut4_I1_O)        0.297    17.280 f  mario/intro_display_inst/o_tmds[7]_i_19/O
                         net (fo=2, routed)           0.582    17.862    mario/intro_display_inst/o_tmds[7]_i_19_n_0
    SLICE_X33Y77         LUT5 (Prop_lut5_I3_O)        0.124    17.986 f  mario/intro_display_inst/o_tmds[7]_i_9/O
                         net (fo=26, routed)          2.694    20.680    mario/intro_display_inst/FSM_sequential_game_st_reg[1]
    SLICE_X33Y26         LUT6 (Prop_lut6_I0_O)        0.124    20.804 f  mario/intro_display_inst/bias[1]_i_4__0/O
                         net (fo=9, routed)           2.093    22.898    mario/intro_display_inst/bias[1]_i_4__0_n_0
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124    23.022 f  mario/intro_display_inst/o_tmds[8]_i_2/O
                         net (fo=9, routed)           0.768    23.790    mario/intro_display_inst/bias[4]_i_11_1
    SLICE_X43Y49         LUT3 (Prop_lut3_I2_O)        0.124    23.914 r  mario/intro_display_inst/o_tmds[6]_i_2__0/O
                         net (fo=5, routed)           2.371    26.285    dvi/display_timings_inst/o_tmds_reg[9]_0
    SLICE_X43Y89         LUT3 (Prop_lut3_I0_O)        0.124    26.409 r  dvi/display_timings_inst/o_tmds[0]_i_1__1/O
                         net (fo=1, routed)           0.000    26.409    dvi/dvi_out/encode_ch1/o_tmds_reg[0]_0
    SLICE_X43Y89         FDRE                                         r  dvi/dvi_out/encode_ch1/o_tmds_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.564    41.678    dvi/dvi_out/encode_ch1/i_clk
    SLICE_X43Y89         FDRE                                         r  dvi/dvi_out/encode_ch1/o_tmds_reg[0]/C
                         clock pessimism              0.839    42.517    
                         clock uncertainty           -0.441    42.076    
    SLICE_X43Y89         FDRE (Setup_fdre_C_D)        0.031    42.107    dvi/dvi_out/encode_ch1/o_tmds_reg[0]
  -------------------------------------------------------------------
                         required time                         42.107    
                         arrival time                         -26.409    
  -------------------------------------------------------------------
                         slack                                 15.698    

Slack (MET) :             15.716ns  (required time - arrival time)
  Source:                 mario/intro_display_inst/sel[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dvi/dvi_out/encode_ch1/o_tmds_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre_1 rise@39.683ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        23.509ns  (logic 2.476ns (10.532%)  route 21.033ns (89.468%))
  Logic Levels:           14  (LUT3=3 LUT4=1 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 41.678 - 39.683 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.839ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.656     2.926    mario/intro_display_inst/o_clk_1x
    SLICE_X18Y26         FDRE                                         r  mario/intro_display_inst/sel[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y26         FDRE (Prop_fdre_C_Q)         0.456     3.382 r  mario/intro_display_inst/sel[0]/Q
                         net (fo=5185, routed)        5.119     8.501    mario/intro_display_inst/intro_rom_inst/o_tmds_reg[4]_i_723_1
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.124     8.625 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_1292/O
                         net (fo=1, routed)           0.807     9.432    mario/intro_display_inst/intro_rom_inst/bias[1]_i_1292_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.556 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_970/O
                         net (fo=1, routed)           0.680    10.236    mario/intro_display_inst/intro_rom_inst/bias[1]_i_970_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I5_O)        0.124    10.360 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_595/O
                         net (fo=1, routed)           1.281    11.642    mario/intro_display_inst/intro_rom_inst/bias[1]_i_595_n_0
    SLICE_X19Y85         LUT5 (Prop_lut5_I0_O)        0.124    11.766 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_302/O
                         net (fo=2, routed)           0.702    12.468    mario/intro_display_inst/intro_rom_inst/bias[1]_i_302_n_0
    SLICE_X19Y80         LUT5 (Prop_lut5_I4_O)        0.124    12.592 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_134/O
                         net (fo=1, routed)           1.328    13.920    mario/intro_display_inst/intro_rom_inst/bias[1]_i_134_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124    14.044 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_58/O
                         net (fo=1, routed)           1.806    15.850    mario/intro_display_inst/intro_rom_inst/bias[1]_i_58_n_0
    SLICE_X30Y78         LUT5 (Prop_lut5_I2_O)        0.124    15.974 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_25/O
                         net (fo=1, routed)           0.000    15.974    mario/intro_display_inst/intro_rom_inst/bias[1]_i_25_n_0
    SLICE_X30Y78         MUXF7 (Prop_muxf7_I0_O)      0.209    16.183 f  mario/intro_display_inst/intro_rom_inst/bias_reg[1]_i_11/O
                         net (fo=2, routed)           0.800    16.983    mario/intro_display_inst/intro_rgb[10]
    SLICE_X33Y77         LUT4 (Prop_lut4_I1_O)        0.297    17.280 f  mario/intro_display_inst/o_tmds[7]_i_19/O
                         net (fo=2, routed)           0.582    17.862    mario/intro_display_inst/o_tmds[7]_i_19_n_0
    SLICE_X33Y77         LUT5 (Prop_lut5_I3_O)        0.124    17.986 f  mario/intro_display_inst/o_tmds[7]_i_9/O
                         net (fo=26, routed)          2.694    20.680    mario/intro_display_inst/FSM_sequential_game_st_reg[1]
    SLICE_X33Y26         LUT6 (Prop_lut6_I0_O)        0.124    20.804 f  mario/intro_display_inst/bias[1]_i_4__0/O
                         net (fo=9, routed)           2.093    22.898    mario/intro_display_inst/bias[1]_i_4__0_n_0
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124    23.022 f  mario/intro_display_inst/o_tmds[8]_i_2/O
                         net (fo=9, routed)           0.768    23.790    mario/intro_display_inst/bias[4]_i_11_1
    SLICE_X43Y49         LUT3 (Prop_lut3_I2_O)        0.124    23.914 r  mario/intro_display_inst/o_tmds[6]_i_2__0/O
                         net (fo=5, routed)           2.371    26.285    dvi/display_timings_inst/o_tmds_reg[9]_0
    SLICE_X43Y89         LUT3 (Prop_lut3_I0_O)        0.150    26.435 r  dvi/display_timings_inst/o_tmds[2]_i_1__1/O
                         net (fo=1, routed)           0.000    26.435    dvi/dvi_out/encode_ch1/o_tmds_reg[2]_0
    SLICE_X43Y89         FDSE                                         r  dvi/dvi_out/encode_ch1/o_tmds_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.564    41.678    dvi/dvi_out/encode_ch1/i_clk
    SLICE_X43Y89         FDSE                                         r  dvi/dvi_out/encode_ch1/o_tmds_reg[2]/C
                         clock pessimism              0.839    42.517    
                         clock uncertainty           -0.441    42.076    
    SLICE_X43Y89         FDSE (Setup_fdse_C_D)        0.075    42.151    dvi/dvi_out/encode_ch1/o_tmds_reg[2]
  -------------------------------------------------------------------
                         required time                         42.151    
                         arrival time                         -26.435    
  -------------------------------------------------------------------
                         slack                                 15.716    

Slack (MET) :             16.505ns  (required time - arrival time)
  Source:                 mario/intro_display_inst/sel[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dvi/dvi_out/encode_ch0/bias_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre_1 rise@39.683ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        22.723ns  (logic 2.450ns (10.782%)  route 20.273ns (89.218%))
  Logic Levels:           14  (LUT3=1 LUT4=1 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.997ns = ( 41.680 - 39.683 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.839ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.656     2.926    mario/intro_display_inst/o_clk_1x
    SLICE_X18Y26         FDRE                                         r  mario/intro_display_inst/sel[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y26         FDRE (Prop_fdre_C_Q)         0.456     3.382 f  mario/intro_display_inst/sel[0]/Q
                         net (fo=5185, routed)        5.119     8.501    mario/intro_display_inst/intro_rom_inst/o_tmds_reg[4]_i_723_1
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.124     8.625 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_1292/O
                         net (fo=1, routed)           0.807     9.432    mario/intro_display_inst/intro_rom_inst/bias[1]_i_1292_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.556 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_970/O
                         net (fo=1, routed)           0.680    10.236    mario/intro_display_inst/intro_rom_inst/bias[1]_i_970_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I5_O)        0.124    10.360 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_595/O
                         net (fo=1, routed)           1.281    11.642    mario/intro_display_inst/intro_rom_inst/bias[1]_i_595_n_0
    SLICE_X19Y85         LUT5 (Prop_lut5_I0_O)        0.124    11.766 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_302/O
                         net (fo=2, routed)           0.702    12.468    mario/intro_display_inst/intro_rom_inst/bias[1]_i_302_n_0
    SLICE_X19Y80         LUT5 (Prop_lut5_I4_O)        0.124    12.592 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_134/O
                         net (fo=1, routed)           1.328    13.920    mario/intro_display_inst/intro_rom_inst/bias[1]_i_134_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124    14.044 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_58/O
                         net (fo=1, routed)           1.806    15.850    mario/intro_display_inst/intro_rom_inst/bias[1]_i_58_n_0
    SLICE_X30Y78         LUT5 (Prop_lut5_I2_O)        0.124    15.974 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_25/O
                         net (fo=1, routed)           0.000    15.974    mario/intro_display_inst/intro_rom_inst/bias[1]_i_25_n_0
    SLICE_X30Y78         MUXF7 (Prop_muxf7_I0_O)      0.209    16.183 r  mario/intro_display_inst/intro_rom_inst/bias_reg[1]_i_11/O
                         net (fo=2, routed)           0.800    16.983    mario/intro_display_inst/intro_rgb[10]
    SLICE_X33Y77         LUT4 (Prop_lut4_I1_O)        0.297    17.280 r  mario/intro_display_inst/o_tmds[7]_i_19/O
                         net (fo=2, routed)           0.582    17.862    mario/intro_display_inst/o_tmds[7]_i_19_n_0
    SLICE_X33Y77         LUT5 (Prop_lut5_I3_O)        0.124    17.986 r  mario/intro_display_inst/o_tmds[7]_i_9/O
                         net (fo=26, routed)          2.691    20.677    mario/intro_display_inst/FSM_sequential_game_st_reg[1]
    SLICE_X33Y26         LUT6 (Prop_lut6_I0_O)        0.124    20.801 r  mario/intro_display_inst/bias[1]_i_4/O
                         net (fo=8, routed)           2.523    23.324    mario/intro_display_inst/bias[1]_i_4_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I2_O)        0.124    23.448 r  mario/intro_display_inst/bias[4]_i_9/O
                         net (fo=5, routed)           1.150    24.598    mario/intro_display_inst/bias[4]_i_15_1
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124    24.722 r  mario/intro_display_inst/bias[4]_i_4/O
                         net (fo=1, routed)           0.803    25.525    dvi/dvi_out/encode_ch0/bias_reg[4]_1
    SLICE_X38Y50         LUT6 (Prop_lut6_I1_O)        0.124    25.649 r  dvi/dvi_out/encode_ch0/bias[4]_i_2/O
                         net (fo=1, routed)           0.000    25.649    dvi/dvi_out/encode_ch0/bias[4]_i_2_n_0
    SLICE_X38Y50         FDRE                                         r  dvi/dvi_out/encode_ch0/bias_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.566    41.680    dvi/dvi_out/encode_ch0/i_clk
    SLICE_X38Y50         FDRE                                         r  dvi/dvi_out/encode_ch0/bias_reg[4]/C
                         clock pessimism              0.839    42.519    
                         clock uncertainty           -0.441    42.078    
    SLICE_X38Y50         FDRE (Setup_fdre_C_D)        0.077    42.155    dvi/dvi_out/encode_ch0/bias_reg[4]
  -------------------------------------------------------------------
                         required time                         42.155    
                         arrival time                         -25.649    
  -------------------------------------------------------------------
                         slack                                 16.505    

Slack (MET) :             16.592ns  (required time - arrival time)
  Source:                 mario/intro_display_inst/sel[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dvi/dvi_out/encode_ch0/o_tmds_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre_1 rise@39.683ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        22.312ns  (logic 2.354ns (10.550%)  route 19.958ns (89.450%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=5 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.983ns = ( 41.666 - 39.683 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.839ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.656     2.926    mario/intro_display_inst/o_clk_1x
    SLICE_X18Y26         FDRE                                         r  mario/intro_display_inst/sel[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y26         FDRE (Prop_fdre_C_Q)         0.456     3.382 f  mario/intro_display_inst/sel[0]/Q
                         net (fo=5185, routed)        5.119     8.501    mario/intro_display_inst/intro_rom_inst/o_tmds_reg[4]_i_723_1
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.124     8.625 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_1292/O
                         net (fo=1, routed)           0.807     9.432    mario/intro_display_inst/intro_rom_inst/bias[1]_i_1292_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.556 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_970/O
                         net (fo=1, routed)           0.680    10.236    mario/intro_display_inst/intro_rom_inst/bias[1]_i_970_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I5_O)        0.124    10.360 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_595/O
                         net (fo=1, routed)           1.281    11.642    mario/intro_display_inst/intro_rom_inst/bias[1]_i_595_n_0
    SLICE_X19Y85         LUT5 (Prop_lut5_I0_O)        0.124    11.766 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_302/O
                         net (fo=2, routed)           0.702    12.468    mario/intro_display_inst/intro_rom_inst/bias[1]_i_302_n_0
    SLICE_X19Y80         LUT5 (Prop_lut5_I4_O)        0.124    12.592 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_134/O
                         net (fo=1, routed)           1.328    13.920    mario/intro_display_inst/intro_rom_inst/bias[1]_i_134_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124    14.044 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_58/O
                         net (fo=1, routed)           1.806    15.850    mario/intro_display_inst/intro_rom_inst/bias[1]_i_58_n_0
    SLICE_X30Y78         LUT5 (Prop_lut5_I2_O)        0.124    15.974 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_25/O
                         net (fo=1, routed)           0.000    15.974    mario/intro_display_inst/intro_rom_inst/bias[1]_i_25_n_0
    SLICE_X30Y78         MUXF7 (Prop_muxf7_I0_O)      0.209    16.183 r  mario/intro_display_inst/intro_rom_inst/bias_reg[1]_i_11/O
                         net (fo=2, routed)           0.800    16.983    mario/intro_display_inst/intro_rgb[10]
    SLICE_X33Y77         LUT4 (Prop_lut4_I1_O)        0.297    17.280 r  mario/intro_display_inst/o_tmds[7]_i_19/O
                         net (fo=2, routed)           0.582    17.862    mario/intro_display_inst/o_tmds[7]_i_19_n_0
    SLICE_X33Y77         LUT5 (Prop_lut5_I3_O)        0.124    17.986 r  mario/intro_display_inst/o_tmds[7]_i_9/O
                         net (fo=26, routed)          2.691    20.677    mario/intro_display_inst/FSM_sequential_game_st_reg[1]
    SLICE_X33Y26         LUT6 (Prop_lut6_I0_O)        0.124    20.801 r  mario/intro_display_inst/bias[1]_i_4/O
                         net (fo=8, routed)           2.211    23.012    mario/intro_display_inst/bias[1]_i_4_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I0_O)        0.124    23.136 f  mario/intro_display_inst/bias[1]_i_2/O
                         net (fo=11, routed)          0.819    23.955    dvi/display_timings_inst/o_tmds_reg[8]
    SLICE_X39Y49         LUT5 (Prop_lut5_I0_O)        0.152    24.107 r  dvi/display_timings_inst/o_tmds[8]_i_1/O
                         net (fo=1, routed)           1.131    25.239    dvi/dvi_out/encode_ch0/o_tmds0_in[4]
    SLICE_X42Y72         FDSE                                         r  dvi/dvi_out/encode_ch0/o_tmds_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.552    41.666    dvi/dvi_out/encode_ch0/i_clk
    SLICE_X42Y72         FDSE                                         r  dvi/dvi_out/encode_ch0/o_tmds_reg[8]/C
                         clock pessimism              0.839    42.505    
                         clock uncertainty           -0.441    42.064    
    SLICE_X42Y72         FDSE (Setup_fdse_C_D)       -0.233    41.831    dvi/dvi_out/encode_ch0/o_tmds_reg[8]
  -------------------------------------------------------------------
                         required time                         41.831    
                         arrival time                         -25.239    
  -------------------------------------------------------------------
                         slack                                 16.592    

Slack (MET) :             16.832ns  (required time - arrival time)
  Source:                 mario/intro_display_inst/sel[9]_rep__19/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dvi/dvi_out/encode_ch2/o_tmds_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre_1 rise@39.683ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        22.300ns  (logic 3.117ns (13.978%)  route 19.183ns (86.022%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 41.678 - 39.683 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.853ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.718     2.988    mario/intro_display_inst/o_clk_1x
    SLICE_X3Y97          FDRE                                         r  mario/intro_display_inst/sel[9]_rep__19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.456     3.444 f  mario/intro_display_inst/sel[9]_rep__19/Q
                         net (fo=142, routed)         2.646     6.090    mario/intro_display_inst/sel[9]_rep__19_0
    SLICE_X10Y59         LUT2 (Prop_lut2_I0_O)        0.150     6.240 f  mario/intro_display_inst/bias[1]_i_314/O
                         net (fo=106, routed)         2.628     8.869    mario/ending_display_inst/ending_rom_inst/o_tmds_reg[6]_i_757_0
    SLICE_X37Y68         LUT2 (Prop_lut2_I0_O)        0.322     9.191 f  mario/ending_display_inst/ending_rom_inst/o_tmds[7]_i_377/O
                         net (fo=32, routed)          1.713    10.904    mario/ending_display_inst/ending_rom_inst/o_tmds[7]_i_377_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I1_O)        0.326    11.230 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_1319/O
                         net (fo=1, routed)           0.674    11.904    mario/ending_display_inst/ending_rom_inst/bias[1]_i_1319_n_0
    SLICE_X6Y56          LUT6 (Prop_lut6_I5_O)        0.124    12.028 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_727/O
                         net (fo=1, routed)           1.250    13.279    mario/ending_display_inst/ending_rom_inst/bias[1]_i_727_n_0
    SLICE_X4Y49          LUT6 (Prop_lut6_I5_O)        0.124    13.403 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_325/O
                         net (fo=1, routed)           1.812    15.214    mario/ending_display_inst/ending_rom_inst/bias[1]_i_325_n_0
    SLICE_X25Y69         LUT6 (Prop_lut6_I3_O)        0.124    15.338 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_143/O
                         net (fo=1, routed)           0.000    15.338    mario/ending_display_inst/ending_rom_inst/bias[1]_i_143_n_0
    SLICE_X25Y69         MUXF7 (Prop_muxf7_I0_O)      0.212    15.550 f  mario/ending_display_inst/ending_rom_inst/bias_reg[1]_i_63/O
                         net (fo=2, routed)           0.821    16.371    mario/ending_display_inst/ending_rom_inst/sel[15]_1
    SLICE_X35Y64         LUT6 (Prop_lut6_I2_O)        0.299    16.670 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_23/O
                         net (fo=3, routed)           1.016    17.686    mario/intro_display_inst/ending_rgb[1]
    SLICE_X35Y49         LUT4 (Prop_lut4_I3_O)        0.124    17.810 f  mario/intro_display_inst/o_tmds[4]_i_12/O
                         net (fo=13, routed)          0.908    18.718    dvi/display_timings_inst/o_tmds[4]_i_2__1_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I2_O)        0.124    18.842 r  dvi/display_timings_inst/o_tmds[4]_i_4__1/O
                         net (fo=24, routed)          1.813    20.655    mario/mario_display_inst/o_tmds[6]_i_3__0
    SLICE_X36Y48         LUT5 (Prop_lut5_I2_O)        0.152    20.807 f  mario/mario_display_inst/bias[1]_i_8__1/O
                         net (fo=2, routed)           0.797    21.605    mario/intro_display_inst/bias_reg[1]_1
    SLICE_X37Y51         LUT6 (Prop_lut6_I1_O)        0.332    21.937 r  mario/intro_display_inst/bias[4]_i_18__1/O
                         net (fo=4, routed)           0.470    22.407    dvi/dvi_out/encode_ch2/o_tmds_reg[9]_1
    SLICE_X41Y52         LUT6 (Prop_lut6_I1_O)        0.124    22.531 f  dvi/dvi_out/encode_ch2/bias[4]_i_6__1/O
                         net (fo=12, routed)          2.634    25.164    dvi/display_timings_inst/o_tmds_reg[9]_1
    SLICE_X43Y89         LUT5 (Prop_lut5_I3_O)        0.124    25.288 r  dvi/display_timings_inst/o_tmds[2]_i_1__0/O
                         net (fo=1, routed)           0.000    25.288    dvi/dvi_out/encode_ch2/o_tmds_reg[2]_0
    SLICE_X43Y89         FDSE                                         r  dvi/dvi_out/encode_ch2/o_tmds_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.564    41.678    dvi/dvi_out/encode_ch2/i_clk
    SLICE_X43Y89         FDSE                                         r  dvi/dvi_out/encode_ch2/o_tmds_reg[2]/C
                         clock pessimism              0.853    42.531    
                         clock uncertainty           -0.441    42.090    
    SLICE_X43Y89         FDSE (Setup_fdse_C_D)        0.031    42.121    dvi/dvi_out/encode_ch2/o_tmds_reg[2]
  -------------------------------------------------------------------
                         required time                         42.121    
                         arrival time                         -25.288    
  -------------------------------------------------------------------
                         slack                                 16.832    

Slack (MET) :             16.898ns  (required time - arrival time)
  Source:                 mario/intro_display_inst/sel[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dvi/dvi_out/encode_ch1/bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre_1 rise@39.683ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        22.284ns  (logic 2.450ns (10.995%)  route 19.834ns (89.005%))
  Logic Levels:           14  (LUT3=1 LUT4=1 LUT5=5 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.998ns = ( 41.681 - 39.683 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.839ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.656     2.926    mario/intro_display_inst/o_clk_1x
    SLICE_X18Y26         FDRE                                         r  mario/intro_display_inst/sel[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y26         FDRE (Prop_fdre_C_Q)         0.456     3.382 f  mario/intro_display_inst/sel[0]/Q
                         net (fo=5185, routed)        5.119     8.501    mario/intro_display_inst/intro_rom_inst/o_tmds_reg[4]_i_723_1
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.124     8.625 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_1292/O
                         net (fo=1, routed)           0.807     9.432    mario/intro_display_inst/intro_rom_inst/bias[1]_i_1292_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.556 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_970/O
                         net (fo=1, routed)           0.680    10.236    mario/intro_display_inst/intro_rom_inst/bias[1]_i_970_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I5_O)        0.124    10.360 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_595/O
                         net (fo=1, routed)           1.281    11.642    mario/intro_display_inst/intro_rom_inst/bias[1]_i_595_n_0
    SLICE_X19Y85         LUT5 (Prop_lut5_I0_O)        0.124    11.766 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_302/O
                         net (fo=2, routed)           0.702    12.468    mario/intro_display_inst/intro_rom_inst/bias[1]_i_302_n_0
    SLICE_X19Y80         LUT5 (Prop_lut5_I4_O)        0.124    12.592 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_134/O
                         net (fo=1, routed)           1.328    13.920    mario/intro_display_inst/intro_rom_inst/bias[1]_i_134_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124    14.044 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_58/O
                         net (fo=1, routed)           1.806    15.850    mario/intro_display_inst/intro_rom_inst/bias[1]_i_58_n_0
    SLICE_X30Y78         LUT5 (Prop_lut5_I2_O)        0.124    15.974 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_25/O
                         net (fo=1, routed)           0.000    15.974    mario/intro_display_inst/intro_rom_inst/bias[1]_i_25_n_0
    SLICE_X30Y78         MUXF7 (Prop_muxf7_I0_O)      0.209    16.183 r  mario/intro_display_inst/intro_rom_inst/bias_reg[1]_i_11/O
                         net (fo=2, routed)           0.800    16.983    mario/intro_display_inst/intro_rgb[10]
    SLICE_X33Y77         LUT4 (Prop_lut4_I1_O)        0.297    17.280 r  mario/intro_display_inst/o_tmds[7]_i_19/O
                         net (fo=2, routed)           0.582    17.862    mario/intro_display_inst/o_tmds[7]_i_19_n_0
    SLICE_X33Y77         LUT5 (Prop_lut5_I3_O)        0.124    17.986 r  mario/intro_display_inst/o_tmds[7]_i_9/O
                         net (fo=26, routed)          2.694    20.680    mario/intro_display_inst/FSM_sequential_game_st_reg[1]
    SLICE_X33Y26         LUT6 (Prop_lut6_I0_O)        0.124    20.804 r  mario/intro_display_inst/bias[1]_i_4__0/O
                         net (fo=9, routed)           2.093    22.898    mario/intro_display_inst/bias[1]_i_4__0_n_0
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124    23.022 r  mario/intro_display_inst/o_tmds[8]_i_2/O
                         net (fo=9, routed)           1.059    24.080    mario/intro_display_inst/bias[4]_i_11_1
    SLICE_X40Y50         LUT5 (Prop_lut5_I3_O)        0.124    24.204 r  mario/intro_display_inst/bias[2]_i_2__1/O
                         net (fo=1, routed)           0.882    25.086    mario/intro_display_inst/bias[2]_i_2__1_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.124    25.210 r  mario/intro_display_inst/bias[2]_i_1__0/O
                         net (fo=1, routed)           0.000    25.210    dvi/dvi_out/encode_ch1/bias_reg[4]_2[1]
    SLICE_X40Y50         FDRE                                         r  dvi/dvi_out/encode_ch1/bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.567    41.681    dvi/dvi_out/encode_ch1/i_clk
    SLICE_X40Y50         FDRE                                         r  dvi/dvi_out/encode_ch1/bias_reg[2]/C
                         clock pessimism              0.839    42.520    
                         clock uncertainty           -0.441    42.079    
    SLICE_X40Y50         FDRE (Setup_fdre_C_D)        0.029    42.108    dvi/dvi_out/encode_ch1/bias_reg[2]
  -------------------------------------------------------------------
                         required time                         42.108    
                         arrival time                         -25.210    
  -------------------------------------------------------------------
                         slack                                 16.898    

Slack (MET) :             16.903ns  (required time - arrival time)
  Source:                 mario/intro_display_inst/sel[9]_rep__19/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dvi/dvi_out/encode_ch2/o_tmds_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre_1 rise@39.683ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        22.227ns  (logic 3.117ns (14.023%)  route 19.110ns (85.977%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 41.678 - 39.683 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.853ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.718     2.988    mario/intro_display_inst/o_clk_1x
    SLICE_X3Y97          FDRE                                         r  mario/intro_display_inst/sel[9]_rep__19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.456     3.444 f  mario/intro_display_inst/sel[9]_rep__19/Q
                         net (fo=142, routed)         2.646     6.090    mario/intro_display_inst/sel[9]_rep__19_0
    SLICE_X10Y59         LUT2 (Prop_lut2_I0_O)        0.150     6.240 f  mario/intro_display_inst/bias[1]_i_314/O
                         net (fo=106, routed)         2.628     8.869    mario/ending_display_inst/ending_rom_inst/o_tmds_reg[6]_i_757_0
    SLICE_X37Y68         LUT2 (Prop_lut2_I0_O)        0.322     9.191 f  mario/ending_display_inst/ending_rom_inst/o_tmds[7]_i_377/O
                         net (fo=32, routed)          1.713    10.904    mario/ending_display_inst/ending_rom_inst/o_tmds[7]_i_377_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I1_O)        0.326    11.230 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_1319/O
                         net (fo=1, routed)           0.674    11.904    mario/ending_display_inst/ending_rom_inst/bias[1]_i_1319_n_0
    SLICE_X6Y56          LUT6 (Prop_lut6_I5_O)        0.124    12.028 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_727/O
                         net (fo=1, routed)           1.250    13.279    mario/ending_display_inst/ending_rom_inst/bias[1]_i_727_n_0
    SLICE_X4Y49          LUT6 (Prop_lut6_I5_O)        0.124    13.403 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_325/O
                         net (fo=1, routed)           1.812    15.214    mario/ending_display_inst/ending_rom_inst/bias[1]_i_325_n_0
    SLICE_X25Y69         LUT6 (Prop_lut6_I3_O)        0.124    15.338 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_143/O
                         net (fo=1, routed)           0.000    15.338    mario/ending_display_inst/ending_rom_inst/bias[1]_i_143_n_0
    SLICE_X25Y69         MUXF7 (Prop_muxf7_I0_O)      0.212    15.550 f  mario/ending_display_inst/ending_rom_inst/bias_reg[1]_i_63/O
                         net (fo=2, routed)           0.821    16.371    mario/ending_display_inst/ending_rom_inst/sel[15]_1
    SLICE_X35Y64         LUT6 (Prop_lut6_I2_O)        0.299    16.670 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_23/O
                         net (fo=3, routed)           1.016    17.686    mario/intro_display_inst/ending_rgb[1]
    SLICE_X35Y49         LUT4 (Prop_lut4_I3_O)        0.124    17.810 f  mario/intro_display_inst/o_tmds[4]_i_12/O
                         net (fo=13, routed)          0.908    18.718    dvi/display_timings_inst/o_tmds[4]_i_2__1_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I2_O)        0.124    18.842 r  dvi/display_timings_inst/o_tmds[4]_i_4__1/O
                         net (fo=24, routed)          1.813    20.655    mario/mario_display_inst/o_tmds[6]_i_3__0
    SLICE_X36Y48         LUT5 (Prop_lut5_I2_O)        0.152    20.807 f  mario/mario_display_inst/bias[1]_i_8__1/O
                         net (fo=2, routed)           0.797    21.605    mario/intro_display_inst/bias_reg[1]_1
    SLICE_X37Y51         LUT6 (Prop_lut6_I1_O)        0.332    21.937 r  mario/intro_display_inst/bias[4]_i_18__1/O
                         net (fo=4, routed)           0.470    22.407    dvi/dvi_out/encode_ch2/o_tmds_reg[9]_1
    SLICE_X41Y52         LUT6 (Prop_lut6_I1_O)        0.124    22.531 f  dvi/dvi_out/encode_ch2/bias[4]_i_6__1/O
                         net (fo=12, routed)          2.561    25.091    dvi/display_timings_inst/o_tmds_reg[9]_1
    SLICE_X43Y89         LUT5 (Prop_lut5_I3_O)        0.124    25.215 r  dvi/display_timings_inst/o_tmds[0]_i_1__0/O
                         net (fo=1, routed)           0.000    25.215    dvi/dvi_out/encode_ch2/o_tmds_reg[0]_1
    SLICE_X43Y89         FDRE                                         r  dvi/dvi_out/encode_ch2/o_tmds_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.564    41.678    dvi/dvi_out/encode_ch2/i_clk
    SLICE_X43Y89         FDRE                                         r  dvi/dvi_out/encode_ch2/o_tmds_reg[0]/C
                         clock pessimism              0.853    42.531    
                         clock uncertainty           -0.441    42.090    
    SLICE_X43Y89         FDRE (Setup_fdre_C_D)        0.029    42.119    dvi/dvi_out/encode_ch2/o_tmds_reg[0]
  -------------------------------------------------------------------
                         required time                         42.119    
                         arrival time                         -25.215    
  -------------------------------------------------------------------
                         slack                                 16.903    

Slack (MET) :             16.923ns  (required time - arrival time)
  Source:                 mario/intro_display_inst/sel[9]_rep__19/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dvi/dvi_out/encode_ch2/o_tmds_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre_1 rise@39.683ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        22.253ns  (logic 3.143ns (14.124%)  route 19.110ns (85.876%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 41.678 - 39.683 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.853ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.718     2.988    mario/intro_display_inst/o_clk_1x
    SLICE_X3Y97          FDRE                                         r  mario/intro_display_inst/sel[9]_rep__19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.456     3.444 f  mario/intro_display_inst/sel[9]_rep__19/Q
                         net (fo=142, routed)         2.646     6.090    mario/intro_display_inst/sel[9]_rep__19_0
    SLICE_X10Y59         LUT2 (Prop_lut2_I0_O)        0.150     6.240 f  mario/intro_display_inst/bias[1]_i_314/O
                         net (fo=106, routed)         2.628     8.869    mario/ending_display_inst/ending_rom_inst/o_tmds_reg[6]_i_757_0
    SLICE_X37Y68         LUT2 (Prop_lut2_I0_O)        0.322     9.191 f  mario/ending_display_inst/ending_rom_inst/o_tmds[7]_i_377/O
                         net (fo=32, routed)          1.713    10.904    mario/ending_display_inst/ending_rom_inst/o_tmds[7]_i_377_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I1_O)        0.326    11.230 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_1319/O
                         net (fo=1, routed)           0.674    11.904    mario/ending_display_inst/ending_rom_inst/bias[1]_i_1319_n_0
    SLICE_X6Y56          LUT6 (Prop_lut6_I5_O)        0.124    12.028 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_727/O
                         net (fo=1, routed)           1.250    13.279    mario/ending_display_inst/ending_rom_inst/bias[1]_i_727_n_0
    SLICE_X4Y49          LUT6 (Prop_lut6_I5_O)        0.124    13.403 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_325/O
                         net (fo=1, routed)           1.812    15.214    mario/ending_display_inst/ending_rom_inst/bias[1]_i_325_n_0
    SLICE_X25Y69         LUT6 (Prop_lut6_I3_O)        0.124    15.338 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_143/O
                         net (fo=1, routed)           0.000    15.338    mario/ending_display_inst/ending_rom_inst/bias[1]_i_143_n_0
    SLICE_X25Y69         MUXF7 (Prop_muxf7_I0_O)      0.212    15.550 f  mario/ending_display_inst/ending_rom_inst/bias_reg[1]_i_63/O
                         net (fo=2, routed)           0.821    16.371    mario/ending_display_inst/ending_rom_inst/sel[15]_1
    SLICE_X35Y64         LUT6 (Prop_lut6_I2_O)        0.299    16.670 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_23/O
                         net (fo=3, routed)           1.016    17.686    mario/intro_display_inst/ending_rgb[1]
    SLICE_X35Y49         LUT4 (Prop_lut4_I3_O)        0.124    17.810 f  mario/intro_display_inst/o_tmds[4]_i_12/O
                         net (fo=13, routed)          0.908    18.718    dvi/display_timings_inst/o_tmds[4]_i_2__1_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I2_O)        0.124    18.842 r  dvi/display_timings_inst/o_tmds[4]_i_4__1/O
                         net (fo=24, routed)          1.813    20.655    mario/mario_display_inst/o_tmds[6]_i_3__0
    SLICE_X36Y48         LUT5 (Prop_lut5_I2_O)        0.152    20.807 r  mario/mario_display_inst/bias[1]_i_8__1/O
                         net (fo=2, routed)           0.797    21.605    mario/intro_display_inst/bias_reg[1]_1
    SLICE_X37Y51         LUT6 (Prop_lut6_I1_O)        0.332    21.937 f  mario/intro_display_inst/bias[4]_i_18__1/O
                         net (fo=4, routed)           0.470    22.407    dvi/dvi_out/encode_ch2/o_tmds_reg[9]_1
    SLICE_X41Y52         LUT6 (Prop_lut6_I1_O)        0.124    22.531 r  dvi/dvi_out/encode_ch2/bias[4]_i_6__1/O
                         net (fo=12, routed)          2.561    25.091    dvi/display_timings_inst/o_tmds_reg[9]_1
    SLICE_X43Y89         LUT5 (Prop_lut5_I0_O)        0.150    25.241 r  dvi/display_timings_inst/o_tmds[1]_i_1__1/O
                         net (fo=1, routed)           0.000    25.241    dvi/dvi_out/encode_ch2/o_tmds_reg[1]_0
    SLICE_X43Y89         FDRE                                         r  dvi/dvi_out/encode_ch2/o_tmds_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.564    41.678    dvi/dvi_out/encode_ch2/i_clk
    SLICE_X43Y89         FDRE                                         r  dvi/dvi_out/encode_ch2/o_tmds_reg[1]/C
                         clock pessimism              0.853    42.531    
                         clock uncertainty           -0.441    42.090    
    SLICE_X43Y89         FDRE (Setup_fdre_C_D)        0.075    42.165    dvi/dvi_out/encode_ch2/o_tmds_reg[1]
  -------------------------------------------------------------------
                         required time                         42.165    
                         arrival time                         -25.241    
  -------------------------------------------------------------------
                         slack                                 16.923    

Slack (MET) :             16.945ns  (required time - arrival time)
  Source:                 mario/intro_display_inst/sel[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dvi/dvi_out/encode_ch1/bias_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre_1 rise@39.683ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        22.261ns  (logic 2.450ns (11.006%)  route 19.811ns (88.994%))
  Logic Levels:           14  (LUT3=1 LUT4=1 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.009ns = ( 41.691 - 39.683 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.853ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.656     2.926    mario/intro_display_inst/o_clk_1x
    SLICE_X18Y26         FDRE                                         r  mario/intro_display_inst/sel[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y26         FDRE (Prop_fdre_C_Q)         0.456     3.382 f  mario/intro_display_inst/sel[0]/Q
                         net (fo=5185, routed)        5.119     8.501    mario/intro_display_inst/intro_rom_inst/o_tmds_reg[4]_i_723_1
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.124     8.625 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_1292/O
                         net (fo=1, routed)           0.807     9.432    mario/intro_display_inst/intro_rom_inst/bias[1]_i_1292_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.556 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_970/O
                         net (fo=1, routed)           0.680    10.236    mario/intro_display_inst/intro_rom_inst/bias[1]_i_970_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I5_O)        0.124    10.360 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_595/O
                         net (fo=1, routed)           1.281    11.642    mario/intro_display_inst/intro_rom_inst/bias[1]_i_595_n_0
    SLICE_X19Y85         LUT5 (Prop_lut5_I0_O)        0.124    11.766 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_302/O
                         net (fo=2, routed)           0.702    12.468    mario/intro_display_inst/intro_rom_inst/bias[1]_i_302_n_0
    SLICE_X19Y80         LUT5 (Prop_lut5_I4_O)        0.124    12.592 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_134/O
                         net (fo=1, routed)           1.328    13.920    mario/intro_display_inst/intro_rom_inst/bias[1]_i_134_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124    14.044 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_58/O
                         net (fo=1, routed)           1.806    15.850    mario/intro_display_inst/intro_rom_inst/bias[1]_i_58_n_0
    SLICE_X30Y78         LUT5 (Prop_lut5_I2_O)        0.124    15.974 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_25/O
                         net (fo=1, routed)           0.000    15.974    mario/intro_display_inst/intro_rom_inst/bias[1]_i_25_n_0
    SLICE_X30Y78         MUXF7 (Prop_muxf7_I0_O)      0.209    16.183 r  mario/intro_display_inst/intro_rom_inst/bias_reg[1]_i_11/O
                         net (fo=2, routed)           0.800    16.983    mario/intro_display_inst/intro_rgb[10]
    SLICE_X33Y77         LUT4 (Prop_lut4_I1_O)        0.297    17.280 r  mario/intro_display_inst/o_tmds[7]_i_19/O
                         net (fo=2, routed)           0.582    17.862    mario/intro_display_inst/o_tmds[7]_i_19_n_0
    SLICE_X33Y77         LUT5 (Prop_lut5_I3_O)        0.124    17.986 r  mario/intro_display_inst/o_tmds[7]_i_9/O
                         net (fo=26, routed)          2.694    20.680    mario/intro_display_inst/FSM_sequential_game_st_reg[1]
    SLICE_X33Y26         LUT6 (Prop_lut6_I0_O)        0.124    20.804 r  mario/intro_display_inst/bias[1]_i_4__0/O
                         net (fo=9, routed)           2.391    23.195    mario/intro_display_inst/bias[1]_i_4__0_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I2_O)        0.124    23.319 r  mario/intro_display_inst/bias[4]_i_8__0/O
                         net (fo=4, routed)           0.833    24.153    mario/intro_display_inst/bias[4]_i_11_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I2_O)        0.124    24.277 r  mario/intro_display_inst/bias[4]_i_3__0/O
                         net (fo=1, routed)           0.787    25.064    mario/intro_display_inst/bias[4]_i_3__0_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I1_O)        0.124    25.188 r  mario/intro_display_inst/bias[4]_i_1/O
                         net (fo=1, routed)           0.000    25.188    dvi/dvi_out/encode_ch1/bias_reg[4]_2[3]
    SLICE_X41Y49         FDRE                                         r  dvi/dvi_out/encode_ch1/bias_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.577    41.691    dvi/dvi_out/encode_ch1/i_clk
    SLICE_X41Y49         FDRE                                         r  dvi/dvi_out/encode_ch1/bias_reg[4]/C
                         clock pessimism              0.853    42.544    
                         clock uncertainty           -0.441    42.103    
    SLICE_X41Y49         FDRE (Setup_fdre_C_D)        0.029    42.132    dvi/dvi_out/encode_ch1/bias_reg[4]
  -------------------------------------------------------------------
                         required time                         42.132    
                         arrival time                         -25.188    
  -------------------------------------------------------------------
                         slack                                 16.945    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 debounce_btn0_inst_0/btn_in_d_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/mario_display_inst/mario_y_move_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre_1 rise@0.000ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.209ns (53.704%)  route 0.180ns (46.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.687ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.068ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.559     0.604    debounce_btn0_inst_0/o_clk_1x
    SLICE_X30Y35         FDCE                                         r  debounce_btn0_inst_0/btn_in_d_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y35         FDCE (Prop_fdce_C_Q)         0.164     0.768 r  debounce_btn0_inst_0/btn_in_d_reg[3][3]/Q
                         net (fo=1, routed)           0.180     0.948    mario/mario_display_inst/mario_y_move_state_reg[0]_0[2]
    SLICE_X29Y35         LUT6 (Prop_lut6_I3_O)        0.045     0.993 r  mario/mario_display_inst/mario_y_move_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.993    mario/mario_display_inst/n_mario_y_move_state[0]
    SLICE_X29Y35         FDCE                                         r  mario/mario_display_inst/mario_y_move_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.826     0.687    mario/mario_display_inst/o_clk_1x
    SLICE_X29Y35         FDCE                                         r  mario/mario_display_inst/mario_y_move_state_reg[0]/C
                         clock pessimism             -0.068     0.619    
    SLICE_X29Y35         FDCE (Hold_fdce_C_D)         0.091     0.710    mario/mario_display_inst/mario_y_move_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 mario/mario_display_inst/mario_y_move_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/mario_display_inst/jump_size_index_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre_1 rise@0.000ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.710%)  route 0.221ns (54.290%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.687ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.068ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.559     0.604    mario/mario_display_inst/o_clk_1x
    SLICE_X29Y35         FDCE                                         r  mario/mario_display_inst/mario_y_move_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDCE (Prop_fdce_C_Q)         0.141     0.745 r  mario/mario_display_inst/mario_y_move_state_reg[0]/Q
                         net (fo=73, routed)          0.221     0.966    mario/mario_display_inst/mario_y_move_state[0]
    SLICE_X31Y35         LUT3 (Prop_lut3_I1_O)        0.045     1.011 r  mario/mario_display_inst/jump_size_index[8]_i_1/O
                         net (fo=1, routed)           0.000     1.011    mario/mario_display_inst/jump_size_index[8]
    SLICE_X31Y35         FDCE                                         r  mario/mario_display_inst/jump_size_index_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.826     0.687    mario/mario_display_inst/o_clk_1x
    SLICE_X31Y35         FDCE                                         r  mario/mario_display_inst/jump_size_index_reg[8]/C
                         clock pessimism             -0.068     0.619    
    SLICE_X31Y35         FDCE (Hold_fdce_C_D)         0.107     0.726    mario/mario_display_inst/jump_size_index_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           1.011    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 mario/coin_display_inst/random_inst/sreg0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/coin_display_inst/random_inst/sreg0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre_1 rise@0.000ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.517%)  route 0.196ns (54.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.547     0.592    mario/coin_display_inst/random_inst/o_clk_1x
    SLICE_X20Y25         FDRE                                         r  mario/coin_display_inst/random_inst/sreg0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y25         FDRE (Prop_fdre_C_Q)         0.164     0.756 r  mario/coin_display_inst/random_inst/sreg0_reg[10]/Q
                         net (fo=1, routed)           0.196     0.952    mario/coin_display_inst/random_inst/sreg0[10]
    SLICE_X21Y27         FDRE                                         r  mario/coin_display_inst/random_inst/sreg0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.817     0.678    mario/coin_display_inst/random_inst/o_clk_1x
    SLICE_X21Y27         FDRE                                         r  mario/coin_display_inst/random_inst/sreg0_reg[8]/C
                         clock pessimism             -0.070     0.608    
    SLICE_X21Y27         FDRE (Hold_fdre_C_D)         0.055     0.663    mario/coin_display_inst/random_inst/sreg0_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 mario/goombas_display/goomba2_display/c_top_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba2_display/c_top_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre_1 rise@0.000ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.183ns (46.005%)  route 0.215ns (53.995%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.685ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.082ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.558     0.603    mario/goombas_display/goomba2_display/o_clk_1x
    SLICE_X9Y19          FDPE                                         r  mario/goombas_display/goomba2_display/c_top_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDPE (Prop_fdpe_C_Q)         0.141     0.744 r  mario/goombas_display/goomba2_display/c_top_reg[0]/Q
                         net (fo=30, routed)          0.215     0.958    mario/goombas_display/goomba2_display/Q[0]
    SLICE_X9Y19          LUT2 (Prop_lut2_I0_O)        0.042     1.000 r  mario/goombas_display/goomba2_display/c_top[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.000    mario/goombas_display/goomba2_display/c_top[1]_i_1__0_n_0
    SLICE_X9Y19          FDPE                                         r  mario/goombas_display/goomba2_display/c_top_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.824     0.685    mario/goombas_display/goomba2_display/o_clk_1x
    SLICE_X9Y19          FDPE                                         r  mario/goombas_display/goomba2_display/c_top_reg[1]/C
                         clock pessimism             -0.082     0.603    
    SLICE_X9Y19          FDPE (Hold_fdpe_C_D)         0.107     0.710    mario/goombas_display/goomba2_display/c_top_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 mario/coin_display_inst/random_inst/sreg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/coin_display_inst/rand_ff_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre_1 rise@0.000ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.496%)  route 0.242ns (56.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.677ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.068ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.550     0.595    mario/coin_display_inst/random_inst/o_clk_1x
    SLICE_X22Y28         FDRE                                         r  mario/coin_display_inst/random_inst/sreg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y28         FDRE (Prop_fdre_C_Q)         0.141     0.736 r  mario/coin_display_inst/random_inst/sreg0_reg[0]/Q
                         net (fo=2, routed)           0.242     0.977    mario/coin_display_inst/random_inst/sreg0[0]
    SLICE_X24Y28         LUT3 (Prop_lut3_I0_O)        0.045     1.022 r  mario/coin_display_inst/random_inst/rand_ff[0]_i_1/O
                         net (fo=1, routed)           0.000     1.022    mario/coin_display_inst/random_inst_n_2
    SLICE_X24Y28         FDCE                                         r  mario/coin_display_inst/rand_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.816     0.677    mario/coin_display_inst/o_clk_1x
    SLICE_X24Y28         FDCE                                         r  mario/coin_display_inst/rand_ff_reg[0]/C
                         clock pessimism             -0.068     0.609    
    SLICE_X24Y28         FDCE (Hold_fdce_C_D)         0.121     0.730    mario/coin_display_inst/rand_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 mario/goombas_display/goomba5_display/c_top_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/goomba_y_move_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre_1 rise@0.000ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.231ns (53.973%)  route 0.197ns (46.027%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.679ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.068ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.552     0.597    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y19         FDCE                                         r  mario/goombas_display/goomba5_display/c_top_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y19         FDCE (Prop_fdce_C_Q)         0.141     0.738 r  mario/goombas_display/goomba5_display/c_top_reg[4]/Q
                         net (fo=15, routed)          0.141     0.879    mario/goombas_display/goomba5_display/goomba_bar_ground_inst/Q[3]
    SLICE_X24Y19         LUT6 (Prop_lut6_I0_O)        0.045     0.924 f  mario/goombas_display/goomba5_display/goomba_bar_ground_inst/i_/goomba_y_move_state[0]_i_3/O
                         net (fo=1, routed)           0.056     0.980    mario/goombas_display/goomba5_display/goomba_bar_ground_inst_n_2
    SLICE_X24Y19         LUT6 (Prop_lut6_I3_O)        0.045     1.025 r  mario/goombas_display/goomba5_display/goomba_y_move_state[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.025    mario/goombas_display/goomba5_display/goomba5_display/
    SLICE_X24Y19         FDPE                                         r  mario/goombas_display/goomba5_display/goomba_y_move_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.818     0.679    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X24Y19         FDPE                                         r  mario/goombas_display/goomba5_display/goomba_y_move_state_reg[0]/C
                         clock pessimism             -0.068     0.611    
    SLICE_X24Y19         FDPE (Hold_fdpe_C_D)         0.120     0.731    mario/goombas_display/goomba5_display/goomba_y_move_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 mario/mario_display_inst/size_varible_gen_counter_en_inst_1/o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/mario_display_inst/size_varible_gen_counter_en_inst_1/o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre_1 rise@0.000ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.227%)  route 0.200ns (51.773%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.679ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.553     0.598    mario/mario_display_inst/size_varible_gen_counter_en_inst_1/o_clk_1x
    SLICE_X26Y27         FDCE                                         r  mario/mario_display_inst/size_varible_gen_counter_en_inst_1/o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         FDCE (Prop_fdce_C_Q)         0.141     0.739 f  mario/mario_display_inst/size_varible_gen_counter_en_inst_1/o_reg[0]/Q
                         net (fo=4, routed)           0.200     0.938    mario/mario_display_inst/size_varible_gen_counter_en_inst_1/o_reg_n_0_[0]
    SLICE_X26Y27         LUT2 (Prop_lut2_I0_O)        0.045     0.983 r  mario/mario_display_inst/size_varible_gen_counter_en_inst_1/o[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.983    mario/mario_display_inst/size_varible_gen_counter_en_inst_1/o[0]_i_1__1_n_0
    SLICE_X26Y27         FDCE                                         r  mario/mario_display_inst/size_varible_gen_counter_en_inst_1/o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.818     0.679    mario/mario_display_inst/size_varible_gen_counter_en_inst_1/o_clk_1x
    SLICE_X26Y27         FDCE                                         r  mario/mario_display_inst/size_varible_gen_counter_en_inst_1/o_reg[0]/C
                         clock pessimism             -0.081     0.598    
    SLICE_X26Y27         FDCE (Hold_fdce_C_D)         0.091     0.689    mario/mario_display_inst/size_varible_gen_counter_en_inst_1/o_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 mario/goombas_display/goomba3_display/gravity_size_index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba3_display/gravity_size_index_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre_1 rise@0.000ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.859%)  route 0.203ns (52.141%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.716ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.587     0.632    mario/goombas_display/goomba3_display/o_clk_1x
    SLICE_X37Y12         FDCE                                         r  mario/goombas_display/goomba3_display/gravity_size_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDCE (Prop_fdce_C_Q)         0.141     0.773 f  mario/goombas_display/goomba3_display/gravity_size_index_reg[0]/Q
                         net (fo=5, routed)           0.203     0.975    mario/goombas_display/goomba3_display/gravity_size_index_reg_n_0_[0]
    SLICE_X37Y12         LUT2 (Prop_lut2_I1_O)        0.045     1.020 r  mario/goombas_display/goomba3_display/gravity_size_index[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.020    mario/goombas_display/goomba3_display/gravity_size_index[0]_i_1__1_n_0
    SLICE_X37Y12         FDCE                                         r  mario/goombas_display/goomba3_display/gravity_size_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.855     0.716    mario/goombas_display/goomba3_display/o_clk_1x
    SLICE_X37Y12         FDCE                                         r  mario/goombas_display/goomba3_display/gravity_size_index_reg[0]/C
                         clock pessimism             -0.084     0.632    
    SLICE_X37Y12         FDCE (Hold_fdce_C_D)         0.091     0.723    mario/goombas_display/goomba3_display/gravity_size_index_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.723    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 mario/coin_display_inst/random_inst/sreg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/coin_display_inst/random_inst/sreg0_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre_1 rise@0.000ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.234%)  route 0.218ns (60.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.550     0.595    mario/coin_display_inst/random_inst/o_clk_1x
    SLICE_X21Y27         FDRE                                         r  mario/coin_display_inst/random_inst/sreg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y27         FDRE (Prop_fdre_C_Q)         0.141     0.736 r  mario/coin_display_inst/random_inst/sreg0_reg[6]/Q
                         net (fo=1, routed)           0.218     0.954    mario/coin_display_inst/random_inst/sreg0[6]
    SLICE_X21Y27         FDSE                                         r  mario/coin_display_inst/random_inst/sreg0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.817     0.678    mario/coin_display_inst/random_inst/o_clk_1x
    SLICE_X21Y27         FDSE                                         r  mario/coin_display_inst/random_inst/sreg0_reg[4]/C
                         clock pessimism             -0.083     0.595    
    SLICE_X21Y27         FDSE (Hold_fdse_C_D)         0.061     0.656    mario/coin_display_inst/random_inst/sreg0_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 goomba2_display/size_varible_gen_counter_en_inst_0/o_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            goomba2_display/size_varible_gen_counter_en_inst_0/o_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre_1 rise@0.000ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.273ns (62.999%)  route 0.160ns (37.001%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.693ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.564     0.609    pix_clk
    SLICE_X10Y10         FDCE                                         r  goomba2_display/size_varible_gen_counter_en_inst_0/o_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDCE (Prop_fdce_C_Q)         0.164     0.773 r  goomba2_display/size_varible_gen_counter_en_inst_0/o_reg[23]/Q
                         net (fo=4, routed)           0.160     0.933    mario/goombas_display/goomba2_display/size_varible_gen_counter_en_inst_0/o_reg_0[23]
    SLICE_X10Y10         LUT2 (Prop_lut2_I0_O)        0.045     0.978 r  mario/goombas_display/goomba2_display/size_varible_gen_counter_en_inst_0/o[20]_i_2__0/O
                         net (fo=1, routed)           0.000     0.978    mario/goombas_display/goomba2_display/size_varible_gen_counter_en_inst_0/o[20]_i_2__0_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.042 r  mario/goombas_display/goomba2_display/size_varible_gen_counter_en_inst_0/o_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.042    mario_n_55
    SLICE_X10Y10         FDCE                                         r  goomba2_display/size_varible_gen_counter_en_inst_0/o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.832     0.693    pix_clk
    SLICE_X10Y10         FDCE                                         r  goomba2_display/size_varible_gen_counter_en_inst_0/o_reg[23]/C
                         clock pessimism             -0.084     0.609    
    SLICE_X10Y10         FDCE (Hold_fdce_C_D)         0.134     0.743    goomba2_display/size_varible_gen_counter_en_inst_0/o_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.743    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.299    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_1x_pre_1
Waveform(ns):       { 0.000 19.841 }
Period(ns):         39.683
Sources:            { dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.683      36.791     RAMB36_X0Y6      bias_reg[1]_i_103/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.683      36.791     RAMB36_X1Y12     bias_reg[1]_i_104/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.683      36.791     RAMB36_X0Y7      bias_reg[1]_i_43/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.683      36.791     RAMB36_X1Y13     bias_reg[1]_i_44/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.683      36.791     RAMB36_X2Y8      bias_reg[4]_i_108/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.683      36.791     RAMB36_X0Y14     bias_reg[4]_i_109/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.683      36.791     RAMB36_X1Y9      bias_reg[4]_i_46/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.683      36.791     RAMB36_X1Y15     bias_reg[4]_i_47/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.683      36.791     RAMB36_X0Y9      bias_reg[4]_i_55/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.683      36.791     RAMB36_X2Y13     bias_reg[4]_i_56/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.683      173.677    MMCME2_ADV_X0Y0  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X34Y31     bias_reg[1]_i_103_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X34Y31     bias_reg[1]_i_103_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X23Y43     bias_reg[4]_i_108_cooolgate_en_gate_10_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X23Y43     bias_reg[4]_i_108_cooolgate_en_gate_10_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X22Y52     bias_reg[4]_i_73_cooolgate_en_gate_19_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X22Y52     bias_reg[4]_i_73_cooolgate_en_gate_19_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X26Y3      bias_reg[4]_i_90_cooolgate_en_gate_26_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X26Y3      bias_reg[4]_i_90_cooolgate_en_gate_26_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X6Y15      bias_reg[4]_i_91_cooolgate_en_gate_41_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X6Y15      bias_reg[4]_i_91_cooolgate_en_gate_41_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X34Y31     bias_reg[1]_i_103_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X34Y31     bias_reg[1]_i_103_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X23Y43     bias_reg[4]_i_108_cooolgate_en_gate_10_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X23Y43     bias_reg[4]_i_108_cooolgate_en_gate_10_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X22Y52     bias_reg[4]_i_73_cooolgate_en_gate_19_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X22Y52     bias_reg[4]_i_73_cooolgate_en_gate_19_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X26Y3      bias_reg[4]_i_90_cooolgate_en_gate_26_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X26Y3      bias_reg[4]_i_90_cooolgate_en_gate_26_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X6Y15      bias_reg[4]_i_91_cooolgate_en_gate_41_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X6Y15      bias_reg[4]_i_91_cooolgate_en_gate_41_cooolDelFlop/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_5x_pre_1
  To Clock:  clk_5x_pre_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.781ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_5x_pre_1
Waveform(ns):       { 0.000 3.968 }
Period(ns):         7.937
Sources:            { dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         7.937       5.781      BUFGCTRL_X0Y1    dvi/display_clocks_inst/bufg_clk_pix_5x/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         7.937       6.270      OLOGIC_X0Y92     dvi/dvi_out/serialize_ch0/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         7.937       6.270      OLOGIC_X0Y91     dvi/dvi_out/serialize_ch0/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         7.937       6.270      OLOGIC_X0Y98     dvi/dvi_out/serialize_ch1/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         7.937       6.270      OLOGIC_X0Y97     dvi/dvi_out/serialize_ch1/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         7.937       6.270      OLOGIC_X0Y96     dvi/dvi_out/serialize_ch2/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         7.937       6.270      OLOGIC_X0Y95     dvi/dvi_out/serialize_ch2/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         7.937       6.270      OLOGIC_X0Y74     dvi/dvi_out/serialize_chc/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         7.937       6.270      OLOGIC_X0Y73     dvi/dvi_out/serialize_chc/slave10/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         7.937       6.688      MMCME2_ADV_X0Y0  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       7.937       205.423    MMCME2_ADV_X0Y0  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb_1
  To Clock:  clk_fb_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dvi/display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16   clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  clk_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_1x_pre_1
  To Clock:  clk_1x_pre

Setup :            0  Failing Endpoints,  Worst Slack       14.914ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.914ns  (required time - arrival time)
  Source:                 mario/intro_display_inst/sel[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dvi/dvi_out/encode_ch1/o_tmds_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre rise@39.683ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        24.211ns  (logic 2.476ns (10.227%)  route 21.735ns (89.773%))
  Logic Levels:           14  (LUT3=2 LUT4=2 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.997ns = ( 41.680 - 39.683 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.839ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.656     2.926    mario/intro_display_inst/o_clk_1x
    SLICE_X18Y26         FDRE                                         r  mario/intro_display_inst/sel[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y26         FDRE (Prop_fdre_C_Q)         0.456     3.382 r  mario/intro_display_inst/sel[0]/Q
                         net (fo=5185, routed)        5.119     8.501    mario/intro_display_inst/intro_rom_inst/o_tmds_reg[4]_i_723_1
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.124     8.625 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_1292/O
                         net (fo=1, routed)           0.807     9.432    mario/intro_display_inst/intro_rom_inst/bias[1]_i_1292_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.556 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_970/O
                         net (fo=1, routed)           0.680    10.236    mario/intro_display_inst/intro_rom_inst/bias[1]_i_970_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I5_O)        0.124    10.360 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_595/O
                         net (fo=1, routed)           1.281    11.642    mario/intro_display_inst/intro_rom_inst/bias[1]_i_595_n_0
    SLICE_X19Y85         LUT5 (Prop_lut5_I0_O)        0.124    11.766 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_302/O
                         net (fo=2, routed)           0.702    12.468    mario/intro_display_inst/intro_rom_inst/bias[1]_i_302_n_0
    SLICE_X19Y80         LUT5 (Prop_lut5_I4_O)        0.124    12.592 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_134/O
                         net (fo=1, routed)           1.328    13.920    mario/intro_display_inst/intro_rom_inst/bias[1]_i_134_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124    14.044 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_58/O
                         net (fo=1, routed)           1.806    15.850    mario/intro_display_inst/intro_rom_inst/bias[1]_i_58_n_0
    SLICE_X30Y78         LUT5 (Prop_lut5_I2_O)        0.124    15.974 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_25/O
                         net (fo=1, routed)           0.000    15.974    mario/intro_display_inst/intro_rom_inst/bias[1]_i_25_n_0
    SLICE_X30Y78         MUXF7 (Prop_muxf7_I0_O)      0.209    16.183 f  mario/intro_display_inst/intro_rom_inst/bias_reg[1]_i_11/O
                         net (fo=2, routed)           0.800    16.983    mario/intro_display_inst/intro_rgb[10]
    SLICE_X33Y77         LUT4 (Prop_lut4_I1_O)        0.297    17.280 f  mario/intro_display_inst/o_tmds[7]_i_19/O
                         net (fo=2, routed)           0.582    17.862    mario/intro_display_inst/o_tmds[7]_i_19_n_0
    SLICE_X33Y77         LUT5 (Prop_lut5_I3_O)        0.124    17.986 f  mario/intro_display_inst/o_tmds[7]_i_9/O
                         net (fo=26, routed)          2.694    20.680    mario/intro_display_inst/FSM_sequential_game_st_reg[1]
    SLICE_X33Y26         LUT6 (Prop_lut6_I0_O)        0.124    20.804 f  mario/intro_display_inst/bias[1]_i_4__0/O
                         net (fo=9, routed)           2.093    22.898    mario/intro_display_inst/bias[1]_i_4__0_n_0
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124    23.022 f  mario/intro_display_inst/o_tmds[8]_i_2/O
                         net (fo=9, routed)           0.768    23.790    mario/intro_display_inst/bias[4]_i_11_1
    SLICE_X43Y49         LUT3 (Prop_lut3_I2_O)        0.124    23.914 r  mario/intro_display_inst/o_tmds[6]_i_2__0/O
                         net (fo=5, routed)           1.626    25.540    dvi/display_timings_inst/o_tmds_reg[9]_0
    SLICE_X42Y72         LUT4 (Prop_lut4_I3_O)        0.150    25.690 r  dvi/display_timings_inst/o_tmds[9]_i_1__0/O
                         net (fo=1, routed)           1.448    27.137    dvi/dvi_out/encode_ch1/o_tmds_reg[9]_0
    SLICE_X42Y95         FDRE                                         r  dvi/dvi_out/encode_ch1/o_tmds_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.566    41.680    dvi/dvi_out/encode_ch1/i_clk
    SLICE_X42Y95         FDRE                                         r  dvi/dvi_out/encode_ch1/o_tmds_reg[9]/C
                         clock pessimism              0.839    42.519    
                         clock uncertainty           -0.232    42.286    
    SLICE_X42Y95         FDRE (Setup_fdre_C_D)       -0.235    42.051    dvi/dvi_out/encode_ch1/o_tmds_reg[9]
  -------------------------------------------------------------------
                         required time                         42.051    
                         arrival time                         -27.137    
  -------------------------------------------------------------------
                         slack                                 14.914    

Slack (MET) :             15.907ns  (required time - arrival time)
  Source:                 mario/intro_display_inst/sel[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dvi/dvi_out/encode_ch1/o_tmds_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre rise@39.683ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        23.483ns  (logic 2.450ns (10.433%)  route 21.033ns (89.567%))
  Logic Levels:           14  (LUT3=3 LUT4=1 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 41.678 - 39.683 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.839ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.656     2.926    mario/intro_display_inst/o_clk_1x
    SLICE_X18Y26         FDRE                                         r  mario/intro_display_inst/sel[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y26         FDRE (Prop_fdre_C_Q)         0.456     3.382 r  mario/intro_display_inst/sel[0]/Q
                         net (fo=5185, routed)        5.119     8.501    mario/intro_display_inst/intro_rom_inst/o_tmds_reg[4]_i_723_1
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.124     8.625 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_1292/O
                         net (fo=1, routed)           0.807     9.432    mario/intro_display_inst/intro_rom_inst/bias[1]_i_1292_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.556 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_970/O
                         net (fo=1, routed)           0.680    10.236    mario/intro_display_inst/intro_rom_inst/bias[1]_i_970_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I5_O)        0.124    10.360 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_595/O
                         net (fo=1, routed)           1.281    11.642    mario/intro_display_inst/intro_rom_inst/bias[1]_i_595_n_0
    SLICE_X19Y85         LUT5 (Prop_lut5_I0_O)        0.124    11.766 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_302/O
                         net (fo=2, routed)           0.702    12.468    mario/intro_display_inst/intro_rom_inst/bias[1]_i_302_n_0
    SLICE_X19Y80         LUT5 (Prop_lut5_I4_O)        0.124    12.592 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_134/O
                         net (fo=1, routed)           1.328    13.920    mario/intro_display_inst/intro_rom_inst/bias[1]_i_134_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124    14.044 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_58/O
                         net (fo=1, routed)           1.806    15.850    mario/intro_display_inst/intro_rom_inst/bias[1]_i_58_n_0
    SLICE_X30Y78         LUT5 (Prop_lut5_I2_O)        0.124    15.974 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_25/O
                         net (fo=1, routed)           0.000    15.974    mario/intro_display_inst/intro_rom_inst/bias[1]_i_25_n_0
    SLICE_X30Y78         MUXF7 (Prop_muxf7_I0_O)      0.209    16.183 f  mario/intro_display_inst/intro_rom_inst/bias_reg[1]_i_11/O
                         net (fo=2, routed)           0.800    16.983    mario/intro_display_inst/intro_rgb[10]
    SLICE_X33Y77         LUT4 (Prop_lut4_I1_O)        0.297    17.280 f  mario/intro_display_inst/o_tmds[7]_i_19/O
                         net (fo=2, routed)           0.582    17.862    mario/intro_display_inst/o_tmds[7]_i_19_n_0
    SLICE_X33Y77         LUT5 (Prop_lut5_I3_O)        0.124    17.986 f  mario/intro_display_inst/o_tmds[7]_i_9/O
                         net (fo=26, routed)          2.694    20.680    mario/intro_display_inst/FSM_sequential_game_st_reg[1]
    SLICE_X33Y26         LUT6 (Prop_lut6_I0_O)        0.124    20.804 f  mario/intro_display_inst/bias[1]_i_4__0/O
                         net (fo=9, routed)           2.093    22.898    mario/intro_display_inst/bias[1]_i_4__0_n_0
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124    23.022 f  mario/intro_display_inst/o_tmds[8]_i_2/O
                         net (fo=9, routed)           0.768    23.790    mario/intro_display_inst/bias[4]_i_11_1
    SLICE_X43Y49         LUT3 (Prop_lut3_I2_O)        0.124    23.914 r  mario/intro_display_inst/o_tmds[6]_i_2__0/O
                         net (fo=5, routed)           2.371    26.285    dvi/display_timings_inst/o_tmds_reg[9]_0
    SLICE_X43Y89         LUT3 (Prop_lut3_I0_O)        0.124    26.409 r  dvi/display_timings_inst/o_tmds[0]_i_1__1/O
                         net (fo=1, routed)           0.000    26.409    dvi/dvi_out/encode_ch1/o_tmds_reg[0]_0
    SLICE_X43Y89         FDRE                                         r  dvi/dvi_out/encode_ch1/o_tmds_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.564    41.678    dvi/dvi_out/encode_ch1/i_clk
    SLICE_X43Y89         FDRE                                         r  dvi/dvi_out/encode_ch1/o_tmds_reg[0]/C
                         clock pessimism              0.839    42.517    
                         clock uncertainty           -0.232    42.285    
    SLICE_X43Y89         FDRE (Setup_fdre_C_D)        0.031    42.315    dvi/dvi_out/encode_ch1/o_tmds_reg[0]
  -------------------------------------------------------------------
                         required time                         42.316    
                         arrival time                         -26.409    
  -------------------------------------------------------------------
                         slack                                 15.907    

Slack (MET) :             15.925ns  (required time - arrival time)
  Source:                 mario/intro_display_inst/sel[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dvi/dvi_out/encode_ch1/o_tmds_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre rise@39.683ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        23.509ns  (logic 2.476ns (10.532%)  route 21.033ns (89.468%))
  Logic Levels:           14  (LUT3=3 LUT4=1 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 41.678 - 39.683 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.839ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.656     2.926    mario/intro_display_inst/o_clk_1x
    SLICE_X18Y26         FDRE                                         r  mario/intro_display_inst/sel[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y26         FDRE (Prop_fdre_C_Q)         0.456     3.382 r  mario/intro_display_inst/sel[0]/Q
                         net (fo=5185, routed)        5.119     8.501    mario/intro_display_inst/intro_rom_inst/o_tmds_reg[4]_i_723_1
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.124     8.625 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_1292/O
                         net (fo=1, routed)           0.807     9.432    mario/intro_display_inst/intro_rom_inst/bias[1]_i_1292_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.556 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_970/O
                         net (fo=1, routed)           0.680    10.236    mario/intro_display_inst/intro_rom_inst/bias[1]_i_970_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I5_O)        0.124    10.360 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_595/O
                         net (fo=1, routed)           1.281    11.642    mario/intro_display_inst/intro_rom_inst/bias[1]_i_595_n_0
    SLICE_X19Y85         LUT5 (Prop_lut5_I0_O)        0.124    11.766 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_302/O
                         net (fo=2, routed)           0.702    12.468    mario/intro_display_inst/intro_rom_inst/bias[1]_i_302_n_0
    SLICE_X19Y80         LUT5 (Prop_lut5_I4_O)        0.124    12.592 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_134/O
                         net (fo=1, routed)           1.328    13.920    mario/intro_display_inst/intro_rom_inst/bias[1]_i_134_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124    14.044 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_58/O
                         net (fo=1, routed)           1.806    15.850    mario/intro_display_inst/intro_rom_inst/bias[1]_i_58_n_0
    SLICE_X30Y78         LUT5 (Prop_lut5_I2_O)        0.124    15.974 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_25/O
                         net (fo=1, routed)           0.000    15.974    mario/intro_display_inst/intro_rom_inst/bias[1]_i_25_n_0
    SLICE_X30Y78         MUXF7 (Prop_muxf7_I0_O)      0.209    16.183 f  mario/intro_display_inst/intro_rom_inst/bias_reg[1]_i_11/O
                         net (fo=2, routed)           0.800    16.983    mario/intro_display_inst/intro_rgb[10]
    SLICE_X33Y77         LUT4 (Prop_lut4_I1_O)        0.297    17.280 f  mario/intro_display_inst/o_tmds[7]_i_19/O
                         net (fo=2, routed)           0.582    17.862    mario/intro_display_inst/o_tmds[7]_i_19_n_0
    SLICE_X33Y77         LUT5 (Prop_lut5_I3_O)        0.124    17.986 f  mario/intro_display_inst/o_tmds[7]_i_9/O
                         net (fo=26, routed)          2.694    20.680    mario/intro_display_inst/FSM_sequential_game_st_reg[1]
    SLICE_X33Y26         LUT6 (Prop_lut6_I0_O)        0.124    20.804 f  mario/intro_display_inst/bias[1]_i_4__0/O
                         net (fo=9, routed)           2.093    22.898    mario/intro_display_inst/bias[1]_i_4__0_n_0
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124    23.022 f  mario/intro_display_inst/o_tmds[8]_i_2/O
                         net (fo=9, routed)           0.768    23.790    mario/intro_display_inst/bias[4]_i_11_1
    SLICE_X43Y49         LUT3 (Prop_lut3_I2_O)        0.124    23.914 r  mario/intro_display_inst/o_tmds[6]_i_2__0/O
                         net (fo=5, routed)           2.371    26.285    dvi/display_timings_inst/o_tmds_reg[9]_0
    SLICE_X43Y89         LUT3 (Prop_lut3_I0_O)        0.150    26.435 r  dvi/display_timings_inst/o_tmds[2]_i_1__1/O
                         net (fo=1, routed)           0.000    26.435    dvi/dvi_out/encode_ch1/o_tmds_reg[2]_0
    SLICE_X43Y89         FDSE                                         r  dvi/dvi_out/encode_ch1/o_tmds_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.564    41.678    dvi/dvi_out/encode_ch1/i_clk
    SLICE_X43Y89         FDSE                                         r  dvi/dvi_out/encode_ch1/o_tmds_reg[2]/C
                         clock pessimism              0.839    42.517    
                         clock uncertainty           -0.232    42.285    
    SLICE_X43Y89         FDSE (Setup_fdse_C_D)        0.075    42.360    dvi/dvi_out/encode_ch1/o_tmds_reg[2]
  -------------------------------------------------------------------
                         required time                         42.360    
                         arrival time                         -26.435    
  -------------------------------------------------------------------
                         slack                                 15.925    

Slack (MET) :             16.714ns  (required time - arrival time)
  Source:                 mario/intro_display_inst/sel[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dvi/dvi_out/encode_ch0/bias_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre rise@39.683ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        22.723ns  (logic 2.450ns (10.782%)  route 20.273ns (89.218%))
  Logic Levels:           14  (LUT3=1 LUT4=1 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.997ns = ( 41.680 - 39.683 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.839ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.656     2.926    mario/intro_display_inst/o_clk_1x
    SLICE_X18Y26         FDRE                                         r  mario/intro_display_inst/sel[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y26         FDRE (Prop_fdre_C_Q)         0.456     3.382 f  mario/intro_display_inst/sel[0]/Q
                         net (fo=5185, routed)        5.119     8.501    mario/intro_display_inst/intro_rom_inst/o_tmds_reg[4]_i_723_1
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.124     8.625 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_1292/O
                         net (fo=1, routed)           0.807     9.432    mario/intro_display_inst/intro_rom_inst/bias[1]_i_1292_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.556 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_970/O
                         net (fo=1, routed)           0.680    10.236    mario/intro_display_inst/intro_rom_inst/bias[1]_i_970_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I5_O)        0.124    10.360 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_595/O
                         net (fo=1, routed)           1.281    11.642    mario/intro_display_inst/intro_rom_inst/bias[1]_i_595_n_0
    SLICE_X19Y85         LUT5 (Prop_lut5_I0_O)        0.124    11.766 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_302/O
                         net (fo=2, routed)           0.702    12.468    mario/intro_display_inst/intro_rom_inst/bias[1]_i_302_n_0
    SLICE_X19Y80         LUT5 (Prop_lut5_I4_O)        0.124    12.592 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_134/O
                         net (fo=1, routed)           1.328    13.920    mario/intro_display_inst/intro_rom_inst/bias[1]_i_134_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124    14.044 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_58/O
                         net (fo=1, routed)           1.806    15.850    mario/intro_display_inst/intro_rom_inst/bias[1]_i_58_n_0
    SLICE_X30Y78         LUT5 (Prop_lut5_I2_O)        0.124    15.974 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_25/O
                         net (fo=1, routed)           0.000    15.974    mario/intro_display_inst/intro_rom_inst/bias[1]_i_25_n_0
    SLICE_X30Y78         MUXF7 (Prop_muxf7_I0_O)      0.209    16.183 r  mario/intro_display_inst/intro_rom_inst/bias_reg[1]_i_11/O
                         net (fo=2, routed)           0.800    16.983    mario/intro_display_inst/intro_rgb[10]
    SLICE_X33Y77         LUT4 (Prop_lut4_I1_O)        0.297    17.280 r  mario/intro_display_inst/o_tmds[7]_i_19/O
                         net (fo=2, routed)           0.582    17.862    mario/intro_display_inst/o_tmds[7]_i_19_n_0
    SLICE_X33Y77         LUT5 (Prop_lut5_I3_O)        0.124    17.986 r  mario/intro_display_inst/o_tmds[7]_i_9/O
                         net (fo=26, routed)          2.691    20.677    mario/intro_display_inst/FSM_sequential_game_st_reg[1]
    SLICE_X33Y26         LUT6 (Prop_lut6_I0_O)        0.124    20.801 r  mario/intro_display_inst/bias[1]_i_4/O
                         net (fo=8, routed)           2.523    23.324    mario/intro_display_inst/bias[1]_i_4_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I2_O)        0.124    23.448 r  mario/intro_display_inst/bias[4]_i_9/O
                         net (fo=5, routed)           1.150    24.598    mario/intro_display_inst/bias[4]_i_15_1
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124    24.722 r  mario/intro_display_inst/bias[4]_i_4/O
                         net (fo=1, routed)           0.803    25.525    dvi/dvi_out/encode_ch0/bias_reg[4]_1
    SLICE_X38Y50         LUT6 (Prop_lut6_I1_O)        0.124    25.649 r  dvi/dvi_out/encode_ch0/bias[4]_i_2/O
                         net (fo=1, routed)           0.000    25.649    dvi/dvi_out/encode_ch0/bias[4]_i_2_n_0
    SLICE_X38Y50         FDRE                                         r  dvi/dvi_out/encode_ch0/bias_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.566    41.680    dvi/dvi_out/encode_ch0/i_clk
    SLICE_X38Y50         FDRE                                         r  dvi/dvi_out/encode_ch0/bias_reg[4]/C
                         clock pessimism              0.839    42.519    
                         clock uncertainty           -0.232    42.286    
    SLICE_X38Y50         FDRE (Setup_fdre_C_D)        0.077    42.363    dvi/dvi_out/encode_ch0/bias_reg[4]
  -------------------------------------------------------------------
                         required time                         42.364    
                         arrival time                         -25.649    
  -------------------------------------------------------------------
                         slack                                 16.714    

Slack (MET) :             16.801ns  (required time - arrival time)
  Source:                 mario/intro_display_inst/sel[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dvi/dvi_out/encode_ch0/o_tmds_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre rise@39.683ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        22.312ns  (logic 2.354ns (10.550%)  route 19.958ns (89.450%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=5 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.983ns = ( 41.666 - 39.683 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.839ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.656     2.926    mario/intro_display_inst/o_clk_1x
    SLICE_X18Y26         FDRE                                         r  mario/intro_display_inst/sel[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y26         FDRE (Prop_fdre_C_Q)         0.456     3.382 f  mario/intro_display_inst/sel[0]/Q
                         net (fo=5185, routed)        5.119     8.501    mario/intro_display_inst/intro_rom_inst/o_tmds_reg[4]_i_723_1
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.124     8.625 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_1292/O
                         net (fo=1, routed)           0.807     9.432    mario/intro_display_inst/intro_rom_inst/bias[1]_i_1292_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.556 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_970/O
                         net (fo=1, routed)           0.680    10.236    mario/intro_display_inst/intro_rom_inst/bias[1]_i_970_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I5_O)        0.124    10.360 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_595/O
                         net (fo=1, routed)           1.281    11.642    mario/intro_display_inst/intro_rom_inst/bias[1]_i_595_n_0
    SLICE_X19Y85         LUT5 (Prop_lut5_I0_O)        0.124    11.766 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_302/O
                         net (fo=2, routed)           0.702    12.468    mario/intro_display_inst/intro_rom_inst/bias[1]_i_302_n_0
    SLICE_X19Y80         LUT5 (Prop_lut5_I4_O)        0.124    12.592 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_134/O
                         net (fo=1, routed)           1.328    13.920    mario/intro_display_inst/intro_rom_inst/bias[1]_i_134_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124    14.044 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_58/O
                         net (fo=1, routed)           1.806    15.850    mario/intro_display_inst/intro_rom_inst/bias[1]_i_58_n_0
    SLICE_X30Y78         LUT5 (Prop_lut5_I2_O)        0.124    15.974 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_25/O
                         net (fo=1, routed)           0.000    15.974    mario/intro_display_inst/intro_rom_inst/bias[1]_i_25_n_0
    SLICE_X30Y78         MUXF7 (Prop_muxf7_I0_O)      0.209    16.183 r  mario/intro_display_inst/intro_rom_inst/bias_reg[1]_i_11/O
                         net (fo=2, routed)           0.800    16.983    mario/intro_display_inst/intro_rgb[10]
    SLICE_X33Y77         LUT4 (Prop_lut4_I1_O)        0.297    17.280 r  mario/intro_display_inst/o_tmds[7]_i_19/O
                         net (fo=2, routed)           0.582    17.862    mario/intro_display_inst/o_tmds[7]_i_19_n_0
    SLICE_X33Y77         LUT5 (Prop_lut5_I3_O)        0.124    17.986 r  mario/intro_display_inst/o_tmds[7]_i_9/O
                         net (fo=26, routed)          2.691    20.677    mario/intro_display_inst/FSM_sequential_game_st_reg[1]
    SLICE_X33Y26         LUT6 (Prop_lut6_I0_O)        0.124    20.801 r  mario/intro_display_inst/bias[1]_i_4/O
                         net (fo=8, routed)           2.211    23.012    mario/intro_display_inst/bias[1]_i_4_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I0_O)        0.124    23.136 f  mario/intro_display_inst/bias[1]_i_2/O
                         net (fo=11, routed)          0.819    23.955    dvi/display_timings_inst/o_tmds_reg[8]
    SLICE_X39Y49         LUT5 (Prop_lut5_I0_O)        0.152    24.107 r  dvi/display_timings_inst/o_tmds[8]_i_1/O
                         net (fo=1, routed)           1.131    25.239    dvi/dvi_out/encode_ch0/o_tmds0_in[4]
    SLICE_X42Y72         FDSE                                         r  dvi/dvi_out/encode_ch0/o_tmds_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.552    41.666    dvi/dvi_out/encode_ch0/i_clk
    SLICE_X42Y72         FDSE                                         r  dvi/dvi_out/encode_ch0/o_tmds_reg[8]/C
                         clock pessimism              0.839    42.505    
                         clock uncertainty           -0.232    42.272    
    SLICE_X42Y72         FDSE (Setup_fdse_C_D)       -0.233    42.039    dvi/dvi_out/encode_ch0/o_tmds_reg[8]
  -------------------------------------------------------------------
                         required time                         42.040    
                         arrival time                         -25.239    
  -------------------------------------------------------------------
                         slack                                 16.801    

Slack (MET) :             17.041ns  (required time - arrival time)
  Source:                 mario/intro_display_inst/sel[9]_rep__19/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dvi/dvi_out/encode_ch2/o_tmds_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre rise@39.683ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        22.300ns  (logic 3.117ns (13.978%)  route 19.183ns (86.022%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 41.678 - 39.683 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.853ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.718     2.988    mario/intro_display_inst/o_clk_1x
    SLICE_X3Y97          FDRE                                         r  mario/intro_display_inst/sel[9]_rep__19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.456     3.444 f  mario/intro_display_inst/sel[9]_rep__19/Q
                         net (fo=142, routed)         2.646     6.090    mario/intro_display_inst/sel[9]_rep__19_0
    SLICE_X10Y59         LUT2 (Prop_lut2_I0_O)        0.150     6.240 f  mario/intro_display_inst/bias[1]_i_314/O
                         net (fo=106, routed)         2.628     8.869    mario/ending_display_inst/ending_rom_inst/o_tmds_reg[6]_i_757_0
    SLICE_X37Y68         LUT2 (Prop_lut2_I0_O)        0.322     9.191 f  mario/ending_display_inst/ending_rom_inst/o_tmds[7]_i_377/O
                         net (fo=32, routed)          1.713    10.904    mario/ending_display_inst/ending_rom_inst/o_tmds[7]_i_377_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I1_O)        0.326    11.230 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_1319/O
                         net (fo=1, routed)           0.674    11.904    mario/ending_display_inst/ending_rom_inst/bias[1]_i_1319_n_0
    SLICE_X6Y56          LUT6 (Prop_lut6_I5_O)        0.124    12.028 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_727/O
                         net (fo=1, routed)           1.250    13.279    mario/ending_display_inst/ending_rom_inst/bias[1]_i_727_n_0
    SLICE_X4Y49          LUT6 (Prop_lut6_I5_O)        0.124    13.403 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_325/O
                         net (fo=1, routed)           1.812    15.214    mario/ending_display_inst/ending_rom_inst/bias[1]_i_325_n_0
    SLICE_X25Y69         LUT6 (Prop_lut6_I3_O)        0.124    15.338 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_143/O
                         net (fo=1, routed)           0.000    15.338    mario/ending_display_inst/ending_rom_inst/bias[1]_i_143_n_0
    SLICE_X25Y69         MUXF7 (Prop_muxf7_I0_O)      0.212    15.550 f  mario/ending_display_inst/ending_rom_inst/bias_reg[1]_i_63/O
                         net (fo=2, routed)           0.821    16.371    mario/ending_display_inst/ending_rom_inst/sel[15]_1
    SLICE_X35Y64         LUT6 (Prop_lut6_I2_O)        0.299    16.670 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_23/O
                         net (fo=3, routed)           1.016    17.686    mario/intro_display_inst/ending_rgb[1]
    SLICE_X35Y49         LUT4 (Prop_lut4_I3_O)        0.124    17.810 f  mario/intro_display_inst/o_tmds[4]_i_12/O
                         net (fo=13, routed)          0.908    18.718    dvi/display_timings_inst/o_tmds[4]_i_2__1_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I2_O)        0.124    18.842 r  dvi/display_timings_inst/o_tmds[4]_i_4__1/O
                         net (fo=24, routed)          1.813    20.655    mario/mario_display_inst/o_tmds[6]_i_3__0
    SLICE_X36Y48         LUT5 (Prop_lut5_I2_O)        0.152    20.807 f  mario/mario_display_inst/bias[1]_i_8__1/O
                         net (fo=2, routed)           0.797    21.605    mario/intro_display_inst/bias_reg[1]_1
    SLICE_X37Y51         LUT6 (Prop_lut6_I1_O)        0.332    21.937 r  mario/intro_display_inst/bias[4]_i_18__1/O
                         net (fo=4, routed)           0.470    22.407    dvi/dvi_out/encode_ch2/o_tmds_reg[9]_1
    SLICE_X41Y52         LUT6 (Prop_lut6_I1_O)        0.124    22.531 f  dvi/dvi_out/encode_ch2/bias[4]_i_6__1/O
                         net (fo=12, routed)          2.634    25.164    dvi/display_timings_inst/o_tmds_reg[9]_1
    SLICE_X43Y89         LUT5 (Prop_lut5_I3_O)        0.124    25.288 r  dvi/display_timings_inst/o_tmds[2]_i_1__0/O
                         net (fo=1, routed)           0.000    25.288    dvi/dvi_out/encode_ch2/o_tmds_reg[2]_0
    SLICE_X43Y89         FDSE                                         r  dvi/dvi_out/encode_ch2/o_tmds_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.564    41.678    dvi/dvi_out/encode_ch2/i_clk
    SLICE_X43Y89         FDSE                                         r  dvi/dvi_out/encode_ch2/o_tmds_reg[2]/C
                         clock pessimism              0.853    42.531    
                         clock uncertainty           -0.232    42.299    
    SLICE_X43Y89         FDSE (Setup_fdse_C_D)        0.031    42.329    dvi/dvi_out/encode_ch2/o_tmds_reg[2]
  -------------------------------------------------------------------
                         required time                         42.330    
                         arrival time                         -25.288    
  -------------------------------------------------------------------
                         slack                                 17.041    

Slack (MET) :             17.106ns  (required time - arrival time)
  Source:                 mario/intro_display_inst/sel[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dvi/dvi_out/encode_ch1/bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre rise@39.683ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        22.284ns  (logic 2.450ns (10.995%)  route 19.834ns (89.005%))
  Logic Levels:           14  (LUT3=1 LUT4=1 LUT5=5 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.998ns = ( 41.681 - 39.683 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.839ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.656     2.926    mario/intro_display_inst/o_clk_1x
    SLICE_X18Y26         FDRE                                         r  mario/intro_display_inst/sel[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y26         FDRE (Prop_fdre_C_Q)         0.456     3.382 f  mario/intro_display_inst/sel[0]/Q
                         net (fo=5185, routed)        5.119     8.501    mario/intro_display_inst/intro_rom_inst/o_tmds_reg[4]_i_723_1
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.124     8.625 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_1292/O
                         net (fo=1, routed)           0.807     9.432    mario/intro_display_inst/intro_rom_inst/bias[1]_i_1292_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.556 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_970/O
                         net (fo=1, routed)           0.680    10.236    mario/intro_display_inst/intro_rom_inst/bias[1]_i_970_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I5_O)        0.124    10.360 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_595/O
                         net (fo=1, routed)           1.281    11.642    mario/intro_display_inst/intro_rom_inst/bias[1]_i_595_n_0
    SLICE_X19Y85         LUT5 (Prop_lut5_I0_O)        0.124    11.766 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_302/O
                         net (fo=2, routed)           0.702    12.468    mario/intro_display_inst/intro_rom_inst/bias[1]_i_302_n_0
    SLICE_X19Y80         LUT5 (Prop_lut5_I4_O)        0.124    12.592 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_134/O
                         net (fo=1, routed)           1.328    13.920    mario/intro_display_inst/intro_rom_inst/bias[1]_i_134_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124    14.044 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_58/O
                         net (fo=1, routed)           1.806    15.850    mario/intro_display_inst/intro_rom_inst/bias[1]_i_58_n_0
    SLICE_X30Y78         LUT5 (Prop_lut5_I2_O)        0.124    15.974 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_25/O
                         net (fo=1, routed)           0.000    15.974    mario/intro_display_inst/intro_rom_inst/bias[1]_i_25_n_0
    SLICE_X30Y78         MUXF7 (Prop_muxf7_I0_O)      0.209    16.183 r  mario/intro_display_inst/intro_rom_inst/bias_reg[1]_i_11/O
                         net (fo=2, routed)           0.800    16.983    mario/intro_display_inst/intro_rgb[10]
    SLICE_X33Y77         LUT4 (Prop_lut4_I1_O)        0.297    17.280 r  mario/intro_display_inst/o_tmds[7]_i_19/O
                         net (fo=2, routed)           0.582    17.862    mario/intro_display_inst/o_tmds[7]_i_19_n_0
    SLICE_X33Y77         LUT5 (Prop_lut5_I3_O)        0.124    17.986 r  mario/intro_display_inst/o_tmds[7]_i_9/O
                         net (fo=26, routed)          2.694    20.680    mario/intro_display_inst/FSM_sequential_game_st_reg[1]
    SLICE_X33Y26         LUT6 (Prop_lut6_I0_O)        0.124    20.804 r  mario/intro_display_inst/bias[1]_i_4__0/O
                         net (fo=9, routed)           2.093    22.898    mario/intro_display_inst/bias[1]_i_4__0_n_0
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124    23.022 r  mario/intro_display_inst/o_tmds[8]_i_2/O
                         net (fo=9, routed)           1.059    24.080    mario/intro_display_inst/bias[4]_i_11_1
    SLICE_X40Y50         LUT5 (Prop_lut5_I3_O)        0.124    24.204 r  mario/intro_display_inst/bias[2]_i_2__1/O
                         net (fo=1, routed)           0.882    25.086    mario/intro_display_inst/bias[2]_i_2__1_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.124    25.210 r  mario/intro_display_inst/bias[2]_i_1__0/O
                         net (fo=1, routed)           0.000    25.210    dvi/dvi_out/encode_ch1/bias_reg[4]_2[1]
    SLICE_X40Y50         FDRE                                         r  dvi/dvi_out/encode_ch1/bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.567    41.681    dvi/dvi_out/encode_ch1/i_clk
    SLICE_X40Y50         FDRE                                         r  dvi/dvi_out/encode_ch1/bias_reg[2]/C
                         clock pessimism              0.839    42.520    
                         clock uncertainty           -0.232    42.287    
    SLICE_X40Y50         FDRE (Setup_fdre_C_D)        0.029    42.316    dvi/dvi_out/encode_ch1/bias_reg[2]
  -------------------------------------------------------------------
                         required time                         42.317    
                         arrival time                         -25.210    
  -------------------------------------------------------------------
                         slack                                 17.106    

Slack (MET) :             17.112ns  (required time - arrival time)
  Source:                 mario/intro_display_inst/sel[9]_rep__19/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dvi/dvi_out/encode_ch2/o_tmds_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre rise@39.683ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        22.227ns  (logic 3.117ns (14.023%)  route 19.110ns (85.977%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 41.678 - 39.683 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.853ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.718     2.988    mario/intro_display_inst/o_clk_1x
    SLICE_X3Y97          FDRE                                         r  mario/intro_display_inst/sel[9]_rep__19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.456     3.444 f  mario/intro_display_inst/sel[9]_rep__19/Q
                         net (fo=142, routed)         2.646     6.090    mario/intro_display_inst/sel[9]_rep__19_0
    SLICE_X10Y59         LUT2 (Prop_lut2_I0_O)        0.150     6.240 f  mario/intro_display_inst/bias[1]_i_314/O
                         net (fo=106, routed)         2.628     8.869    mario/ending_display_inst/ending_rom_inst/o_tmds_reg[6]_i_757_0
    SLICE_X37Y68         LUT2 (Prop_lut2_I0_O)        0.322     9.191 f  mario/ending_display_inst/ending_rom_inst/o_tmds[7]_i_377/O
                         net (fo=32, routed)          1.713    10.904    mario/ending_display_inst/ending_rom_inst/o_tmds[7]_i_377_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I1_O)        0.326    11.230 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_1319/O
                         net (fo=1, routed)           0.674    11.904    mario/ending_display_inst/ending_rom_inst/bias[1]_i_1319_n_0
    SLICE_X6Y56          LUT6 (Prop_lut6_I5_O)        0.124    12.028 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_727/O
                         net (fo=1, routed)           1.250    13.279    mario/ending_display_inst/ending_rom_inst/bias[1]_i_727_n_0
    SLICE_X4Y49          LUT6 (Prop_lut6_I5_O)        0.124    13.403 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_325/O
                         net (fo=1, routed)           1.812    15.214    mario/ending_display_inst/ending_rom_inst/bias[1]_i_325_n_0
    SLICE_X25Y69         LUT6 (Prop_lut6_I3_O)        0.124    15.338 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_143/O
                         net (fo=1, routed)           0.000    15.338    mario/ending_display_inst/ending_rom_inst/bias[1]_i_143_n_0
    SLICE_X25Y69         MUXF7 (Prop_muxf7_I0_O)      0.212    15.550 f  mario/ending_display_inst/ending_rom_inst/bias_reg[1]_i_63/O
                         net (fo=2, routed)           0.821    16.371    mario/ending_display_inst/ending_rom_inst/sel[15]_1
    SLICE_X35Y64         LUT6 (Prop_lut6_I2_O)        0.299    16.670 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_23/O
                         net (fo=3, routed)           1.016    17.686    mario/intro_display_inst/ending_rgb[1]
    SLICE_X35Y49         LUT4 (Prop_lut4_I3_O)        0.124    17.810 f  mario/intro_display_inst/o_tmds[4]_i_12/O
                         net (fo=13, routed)          0.908    18.718    dvi/display_timings_inst/o_tmds[4]_i_2__1_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I2_O)        0.124    18.842 r  dvi/display_timings_inst/o_tmds[4]_i_4__1/O
                         net (fo=24, routed)          1.813    20.655    mario/mario_display_inst/o_tmds[6]_i_3__0
    SLICE_X36Y48         LUT5 (Prop_lut5_I2_O)        0.152    20.807 f  mario/mario_display_inst/bias[1]_i_8__1/O
                         net (fo=2, routed)           0.797    21.605    mario/intro_display_inst/bias_reg[1]_1
    SLICE_X37Y51         LUT6 (Prop_lut6_I1_O)        0.332    21.937 r  mario/intro_display_inst/bias[4]_i_18__1/O
                         net (fo=4, routed)           0.470    22.407    dvi/dvi_out/encode_ch2/o_tmds_reg[9]_1
    SLICE_X41Y52         LUT6 (Prop_lut6_I1_O)        0.124    22.531 f  dvi/dvi_out/encode_ch2/bias[4]_i_6__1/O
                         net (fo=12, routed)          2.561    25.091    dvi/display_timings_inst/o_tmds_reg[9]_1
    SLICE_X43Y89         LUT5 (Prop_lut5_I3_O)        0.124    25.215 r  dvi/display_timings_inst/o_tmds[0]_i_1__0/O
                         net (fo=1, routed)           0.000    25.215    dvi/dvi_out/encode_ch2/o_tmds_reg[0]_1
    SLICE_X43Y89         FDRE                                         r  dvi/dvi_out/encode_ch2/o_tmds_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.564    41.678    dvi/dvi_out/encode_ch2/i_clk
    SLICE_X43Y89         FDRE                                         r  dvi/dvi_out/encode_ch2/o_tmds_reg[0]/C
                         clock pessimism              0.853    42.531    
                         clock uncertainty           -0.232    42.299    
    SLICE_X43Y89         FDRE (Setup_fdre_C_D)        0.029    42.327    dvi/dvi_out/encode_ch2/o_tmds_reg[0]
  -------------------------------------------------------------------
                         required time                         42.328    
                         arrival time                         -25.215    
  -------------------------------------------------------------------
                         slack                                 17.112    

Slack (MET) :             17.132ns  (required time - arrival time)
  Source:                 mario/intro_display_inst/sel[9]_rep__19/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dvi/dvi_out/encode_ch2/o_tmds_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre rise@39.683ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        22.253ns  (logic 3.143ns (14.124%)  route 19.110ns (85.876%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 41.678 - 39.683 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.853ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.718     2.988    mario/intro_display_inst/o_clk_1x
    SLICE_X3Y97          FDRE                                         r  mario/intro_display_inst/sel[9]_rep__19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.456     3.444 f  mario/intro_display_inst/sel[9]_rep__19/Q
                         net (fo=142, routed)         2.646     6.090    mario/intro_display_inst/sel[9]_rep__19_0
    SLICE_X10Y59         LUT2 (Prop_lut2_I0_O)        0.150     6.240 f  mario/intro_display_inst/bias[1]_i_314/O
                         net (fo=106, routed)         2.628     8.869    mario/ending_display_inst/ending_rom_inst/o_tmds_reg[6]_i_757_0
    SLICE_X37Y68         LUT2 (Prop_lut2_I0_O)        0.322     9.191 f  mario/ending_display_inst/ending_rom_inst/o_tmds[7]_i_377/O
                         net (fo=32, routed)          1.713    10.904    mario/ending_display_inst/ending_rom_inst/o_tmds[7]_i_377_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I1_O)        0.326    11.230 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_1319/O
                         net (fo=1, routed)           0.674    11.904    mario/ending_display_inst/ending_rom_inst/bias[1]_i_1319_n_0
    SLICE_X6Y56          LUT6 (Prop_lut6_I5_O)        0.124    12.028 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_727/O
                         net (fo=1, routed)           1.250    13.279    mario/ending_display_inst/ending_rom_inst/bias[1]_i_727_n_0
    SLICE_X4Y49          LUT6 (Prop_lut6_I5_O)        0.124    13.403 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_325/O
                         net (fo=1, routed)           1.812    15.214    mario/ending_display_inst/ending_rom_inst/bias[1]_i_325_n_0
    SLICE_X25Y69         LUT6 (Prop_lut6_I3_O)        0.124    15.338 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_143/O
                         net (fo=1, routed)           0.000    15.338    mario/ending_display_inst/ending_rom_inst/bias[1]_i_143_n_0
    SLICE_X25Y69         MUXF7 (Prop_muxf7_I0_O)      0.212    15.550 f  mario/ending_display_inst/ending_rom_inst/bias_reg[1]_i_63/O
                         net (fo=2, routed)           0.821    16.371    mario/ending_display_inst/ending_rom_inst/sel[15]_1
    SLICE_X35Y64         LUT6 (Prop_lut6_I2_O)        0.299    16.670 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_23/O
                         net (fo=3, routed)           1.016    17.686    mario/intro_display_inst/ending_rgb[1]
    SLICE_X35Y49         LUT4 (Prop_lut4_I3_O)        0.124    17.810 f  mario/intro_display_inst/o_tmds[4]_i_12/O
                         net (fo=13, routed)          0.908    18.718    dvi/display_timings_inst/o_tmds[4]_i_2__1_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I2_O)        0.124    18.842 r  dvi/display_timings_inst/o_tmds[4]_i_4__1/O
                         net (fo=24, routed)          1.813    20.655    mario/mario_display_inst/o_tmds[6]_i_3__0
    SLICE_X36Y48         LUT5 (Prop_lut5_I2_O)        0.152    20.807 r  mario/mario_display_inst/bias[1]_i_8__1/O
                         net (fo=2, routed)           0.797    21.605    mario/intro_display_inst/bias_reg[1]_1
    SLICE_X37Y51         LUT6 (Prop_lut6_I1_O)        0.332    21.937 f  mario/intro_display_inst/bias[4]_i_18__1/O
                         net (fo=4, routed)           0.470    22.407    dvi/dvi_out/encode_ch2/o_tmds_reg[9]_1
    SLICE_X41Y52         LUT6 (Prop_lut6_I1_O)        0.124    22.531 r  dvi/dvi_out/encode_ch2/bias[4]_i_6__1/O
                         net (fo=12, routed)          2.561    25.091    dvi/display_timings_inst/o_tmds_reg[9]_1
    SLICE_X43Y89         LUT5 (Prop_lut5_I0_O)        0.150    25.241 r  dvi/display_timings_inst/o_tmds[1]_i_1__1/O
                         net (fo=1, routed)           0.000    25.241    dvi/dvi_out/encode_ch2/o_tmds_reg[1]_0
    SLICE_X43Y89         FDRE                                         r  dvi/dvi_out/encode_ch2/o_tmds_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.564    41.678    dvi/dvi_out/encode_ch2/i_clk
    SLICE_X43Y89         FDRE                                         r  dvi/dvi_out/encode_ch2/o_tmds_reg[1]/C
                         clock pessimism              0.853    42.531    
                         clock uncertainty           -0.232    42.299    
    SLICE_X43Y89         FDRE (Setup_fdre_C_D)        0.075    42.374    dvi/dvi_out/encode_ch2/o_tmds_reg[1]
  -------------------------------------------------------------------
                         required time                         42.374    
                         arrival time                         -25.241    
  -------------------------------------------------------------------
                         slack                                 17.132    

Slack (MET) :             17.154ns  (required time - arrival time)
  Source:                 mario/intro_display_inst/sel[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dvi/dvi_out/encode_ch1/bias_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre rise@39.683ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        22.261ns  (logic 2.450ns (11.006%)  route 19.811ns (88.994%))
  Logic Levels:           14  (LUT3=1 LUT4=1 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.009ns = ( 41.691 - 39.683 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.853ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.656     2.926    mario/intro_display_inst/o_clk_1x
    SLICE_X18Y26         FDRE                                         r  mario/intro_display_inst/sel[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y26         FDRE (Prop_fdre_C_Q)         0.456     3.382 f  mario/intro_display_inst/sel[0]/Q
                         net (fo=5185, routed)        5.119     8.501    mario/intro_display_inst/intro_rom_inst/o_tmds_reg[4]_i_723_1
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.124     8.625 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_1292/O
                         net (fo=1, routed)           0.807     9.432    mario/intro_display_inst/intro_rom_inst/bias[1]_i_1292_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.556 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_970/O
                         net (fo=1, routed)           0.680    10.236    mario/intro_display_inst/intro_rom_inst/bias[1]_i_970_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I5_O)        0.124    10.360 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_595/O
                         net (fo=1, routed)           1.281    11.642    mario/intro_display_inst/intro_rom_inst/bias[1]_i_595_n_0
    SLICE_X19Y85         LUT5 (Prop_lut5_I0_O)        0.124    11.766 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_302/O
                         net (fo=2, routed)           0.702    12.468    mario/intro_display_inst/intro_rom_inst/bias[1]_i_302_n_0
    SLICE_X19Y80         LUT5 (Prop_lut5_I4_O)        0.124    12.592 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_134/O
                         net (fo=1, routed)           1.328    13.920    mario/intro_display_inst/intro_rom_inst/bias[1]_i_134_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124    14.044 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_58/O
                         net (fo=1, routed)           1.806    15.850    mario/intro_display_inst/intro_rom_inst/bias[1]_i_58_n_0
    SLICE_X30Y78         LUT5 (Prop_lut5_I2_O)        0.124    15.974 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_25/O
                         net (fo=1, routed)           0.000    15.974    mario/intro_display_inst/intro_rom_inst/bias[1]_i_25_n_0
    SLICE_X30Y78         MUXF7 (Prop_muxf7_I0_O)      0.209    16.183 r  mario/intro_display_inst/intro_rom_inst/bias_reg[1]_i_11/O
                         net (fo=2, routed)           0.800    16.983    mario/intro_display_inst/intro_rgb[10]
    SLICE_X33Y77         LUT4 (Prop_lut4_I1_O)        0.297    17.280 r  mario/intro_display_inst/o_tmds[7]_i_19/O
                         net (fo=2, routed)           0.582    17.862    mario/intro_display_inst/o_tmds[7]_i_19_n_0
    SLICE_X33Y77         LUT5 (Prop_lut5_I3_O)        0.124    17.986 r  mario/intro_display_inst/o_tmds[7]_i_9/O
                         net (fo=26, routed)          2.694    20.680    mario/intro_display_inst/FSM_sequential_game_st_reg[1]
    SLICE_X33Y26         LUT6 (Prop_lut6_I0_O)        0.124    20.804 r  mario/intro_display_inst/bias[1]_i_4__0/O
                         net (fo=9, routed)           2.391    23.195    mario/intro_display_inst/bias[1]_i_4__0_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I2_O)        0.124    23.319 r  mario/intro_display_inst/bias[4]_i_8__0/O
                         net (fo=4, routed)           0.833    24.153    mario/intro_display_inst/bias[4]_i_11_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I2_O)        0.124    24.277 r  mario/intro_display_inst/bias[4]_i_3__0/O
                         net (fo=1, routed)           0.787    25.064    mario/intro_display_inst/bias[4]_i_3__0_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I1_O)        0.124    25.188 r  mario/intro_display_inst/bias[4]_i_1/O
                         net (fo=1, routed)           0.000    25.188    dvi/dvi_out/encode_ch1/bias_reg[4]_2[3]
    SLICE_X41Y49         FDRE                                         r  dvi/dvi_out/encode_ch1/bias_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.577    41.691    dvi/dvi_out/encode_ch1/i_clk
    SLICE_X41Y49         FDRE                                         r  dvi/dvi_out/encode_ch1/bias_reg[4]/C
                         clock pessimism              0.853    42.544    
                         clock uncertainty           -0.232    42.312    
    SLICE_X41Y49         FDRE (Setup_fdre_C_D)        0.029    42.341    dvi/dvi_out/encode_ch1/bias_reg[4]
  -------------------------------------------------------------------
                         required time                         42.341    
                         arrival time                         -25.188    
  -------------------------------------------------------------------
                         slack                                 17.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 debounce_btn0_inst_0/btn_in_d_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/mario_display_inst/mario_y_move_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.209ns (53.704%)  route 0.180ns (46.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.687ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.559     0.604    debounce_btn0_inst_0/o_clk_1x
    SLICE_X30Y35         FDCE                                         r  debounce_btn0_inst_0/btn_in_d_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y35         FDCE (Prop_fdce_C_Q)         0.164     0.768 r  debounce_btn0_inst_0/btn_in_d_reg[3][3]/Q
                         net (fo=1, routed)           0.180     0.948    mario/mario_display_inst/mario_y_move_state_reg[0]_0[2]
    SLICE_X29Y35         LUT6 (Prop_lut6_I3_O)        0.045     0.993 r  mario/mario_display_inst/mario_y_move_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.993    mario/mario_display_inst/n_mario_y_move_state[0]
    SLICE_X29Y35         FDCE                                         r  mario/mario_display_inst/mario_y_move_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.826     0.687    mario/mario_display_inst/o_clk_1x
    SLICE_X29Y35         FDCE                                         r  mario/mario_display_inst/mario_y_move_state_reg[0]/C
                         clock pessimism             -0.068     0.619    
                         clock uncertainty            0.232     0.851    
    SLICE_X29Y35         FDCE (Hold_fdce_C_D)         0.091     0.942    mario/mario_display_inst/mario_y_move_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mario/mario_display_inst/mario_y_move_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/mario_display_inst/jump_size_index_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.710%)  route 0.221ns (54.290%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.687ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.559     0.604    mario/mario_display_inst/o_clk_1x
    SLICE_X29Y35         FDCE                                         r  mario/mario_display_inst/mario_y_move_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDCE (Prop_fdce_C_Q)         0.141     0.745 r  mario/mario_display_inst/mario_y_move_state_reg[0]/Q
                         net (fo=73, routed)          0.221     0.966    mario/mario_display_inst/mario_y_move_state[0]
    SLICE_X31Y35         LUT3 (Prop_lut3_I1_O)        0.045     1.011 r  mario/mario_display_inst/jump_size_index[8]_i_1/O
                         net (fo=1, routed)           0.000     1.011    mario/mario_display_inst/jump_size_index[8]
    SLICE_X31Y35         FDCE                                         r  mario/mario_display_inst/jump_size_index_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.826     0.687    mario/mario_display_inst/o_clk_1x
    SLICE_X31Y35         FDCE                                         r  mario/mario_display_inst/jump_size_index_reg[8]/C
                         clock pessimism             -0.068     0.619    
                         clock uncertainty            0.232     0.851    
    SLICE_X31Y35         FDCE (Hold_fdce_C_D)         0.107     0.958    mario/mario_display_inst/jump_size_index_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.011    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mario/coin_display_inst/random_inst/sreg0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/coin_display_inst/random_inst/sreg0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.517%)  route 0.196ns (54.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.547     0.592    mario/coin_display_inst/random_inst/o_clk_1x
    SLICE_X20Y25         FDRE                                         r  mario/coin_display_inst/random_inst/sreg0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y25         FDRE (Prop_fdre_C_Q)         0.164     0.756 r  mario/coin_display_inst/random_inst/sreg0_reg[10]/Q
                         net (fo=1, routed)           0.196     0.952    mario/coin_display_inst/random_inst/sreg0[10]
    SLICE_X21Y27         FDRE                                         r  mario/coin_display_inst/random_inst/sreg0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.817     0.678    mario/coin_display_inst/random_inst/o_clk_1x
    SLICE_X21Y27         FDRE                                         r  mario/coin_display_inst/random_inst/sreg0_reg[8]/C
                         clock pessimism             -0.070     0.608    
                         clock uncertainty            0.232     0.840    
    SLICE_X21Y27         FDRE (Hold_fdre_C_D)         0.055     0.895    mario/coin_display_inst/random_inst/sreg0_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 mario/goombas_display/goomba2_display/c_top_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba2_display/c_top_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.183ns (46.005%)  route 0.215ns (53.995%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.685ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.558     0.603    mario/goombas_display/goomba2_display/o_clk_1x
    SLICE_X9Y19          FDPE                                         r  mario/goombas_display/goomba2_display/c_top_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDPE (Prop_fdpe_C_Q)         0.141     0.744 r  mario/goombas_display/goomba2_display/c_top_reg[0]/Q
                         net (fo=30, routed)          0.215     0.958    mario/goombas_display/goomba2_display/Q[0]
    SLICE_X9Y19          LUT2 (Prop_lut2_I0_O)        0.042     1.000 r  mario/goombas_display/goomba2_display/c_top[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.000    mario/goombas_display/goomba2_display/c_top[1]_i_1__0_n_0
    SLICE_X9Y19          FDPE                                         r  mario/goombas_display/goomba2_display/c_top_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.824     0.685    mario/goombas_display/goomba2_display/o_clk_1x
    SLICE_X9Y19          FDPE                                         r  mario/goombas_display/goomba2_display/c_top_reg[1]/C
                         clock pessimism             -0.082     0.603    
                         clock uncertainty            0.232     0.835    
    SLICE_X9Y19          FDPE (Hold_fdpe_C_D)         0.107     0.942    mario/goombas_display/goomba2_display/c_top_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 mario/coin_display_inst/random_inst/sreg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/coin_display_inst/rand_ff_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.496%)  route 0.242ns (56.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.677ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.550     0.595    mario/coin_display_inst/random_inst/o_clk_1x
    SLICE_X22Y28         FDRE                                         r  mario/coin_display_inst/random_inst/sreg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y28         FDRE (Prop_fdre_C_Q)         0.141     0.736 r  mario/coin_display_inst/random_inst/sreg0_reg[0]/Q
                         net (fo=2, routed)           0.242     0.977    mario/coin_display_inst/random_inst/sreg0[0]
    SLICE_X24Y28         LUT3 (Prop_lut3_I0_O)        0.045     1.022 r  mario/coin_display_inst/random_inst/rand_ff[0]_i_1/O
                         net (fo=1, routed)           0.000     1.022    mario/coin_display_inst/random_inst_n_2
    SLICE_X24Y28         FDCE                                         r  mario/coin_display_inst/rand_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.816     0.677    mario/coin_display_inst/o_clk_1x
    SLICE_X24Y28         FDCE                                         r  mario/coin_display_inst/rand_ff_reg[0]/C
                         clock pessimism             -0.068     0.609    
                         clock uncertainty            0.232     0.841    
    SLICE_X24Y28         FDCE (Hold_fdce_C_D)         0.121     0.962    mario/coin_display_inst/rand_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 mario/goombas_display/goomba5_display/c_top_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/goomba_y_move_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.231ns (53.973%)  route 0.197ns (46.027%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.679ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.552     0.597    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y19         FDCE                                         r  mario/goombas_display/goomba5_display/c_top_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y19         FDCE (Prop_fdce_C_Q)         0.141     0.738 r  mario/goombas_display/goomba5_display/c_top_reg[4]/Q
                         net (fo=15, routed)          0.141     0.879    mario/goombas_display/goomba5_display/goomba_bar_ground_inst/Q[3]
    SLICE_X24Y19         LUT6 (Prop_lut6_I0_O)        0.045     0.924 f  mario/goombas_display/goomba5_display/goomba_bar_ground_inst/i_/goomba_y_move_state[0]_i_3/O
                         net (fo=1, routed)           0.056     0.980    mario/goombas_display/goomba5_display/goomba_bar_ground_inst_n_2
    SLICE_X24Y19         LUT6 (Prop_lut6_I3_O)        0.045     1.025 r  mario/goombas_display/goomba5_display/goomba_y_move_state[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.025    mario/goombas_display/goomba5_display/goomba5_display/
    SLICE_X24Y19         FDPE                                         r  mario/goombas_display/goomba5_display/goomba_y_move_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.818     0.679    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X24Y19         FDPE                                         r  mario/goombas_display/goomba5_display/goomba_y_move_state_reg[0]/C
                         clock pessimism             -0.068     0.611    
                         clock uncertainty            0.232     0.843    
    SLICE_X24Y19         FDPE (Hold_fdpe_C_D)         0.120     0.963    mario/goombas_display/goomba5_display/goomba_y_move_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 mario/mario_display_inst/size_varible_gen_counter_en_inst_1/o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/mario_display_inst/size_varible_gen_counter_en_inst_1/o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.227%)  route 0.200ns (51.773%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.679ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.553     0.598    mario/mario_display_inst/size_varible_gen_counter_en_inst_1/o_clk_1x
    SLICE_X26Y27         FDCE                                         r  mario/mario_display_inst/size_varible_gen_counter_en_inst_1/o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         FDCE (Prop_fdce_C_Q)         0.141     0.739 f  mario/mario_display_inst/size_varible_gen_counter_en_inst_1/o_reg[0]/Q
                         net (fo=4, routed)           0.200     0.938    mario/mario_display_inst/size_varible_gen_counter_en_inst_1/o_reg_n_0_[0]
    SLICE_X26Y27         LUT2 (Prop_lut2_I0_O)        0.045     0.983 r  mario/mario_display_inst/size_varible_gen_counter_en_inst_1/o[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.983    mario/mario_display_inst/size_varible_gen_counter_en_inst_1/o[0]_i_1__1_n_0
    SLICE_X26Y27         FDCE                                         r  mario/mario_display_inst/size_varible_gen_counter_en_inst_1/o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.818     0.679    mario/mario_display_inst/size_varible_gen_counter_en_inst_1/o_clk_1x
    SLICE_X26Y27         FDCE                                         r  mario/mario_display_inst/size_varible_gen_counter_en_inst_1/o_reg[0]/C
                         clock pessimism             -0.081     0.598    
                         clock uncertainty            0.232     0.830    
    SLICE_X26Y27         FDCE (Hold_fdce_C_D)         0.091     0.921    mario/mario_display_inst/size_varible_gen_counter_en_inst_1/o_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 mario/goombas_display/goomba3_display/gravity_size_index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba3_display/gravity_size_index_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.859%)  route 0.203ns (52.141%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.716ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.587     0.632    mario/goombas_display/goomba3_display/o_clk_1x
    SLICE_X37Y12         FDCE                                         r  mario/goombas_display/goomba3_display/gravity_size_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDCE (Prop_fdce_C_Q)         0.141     0.773 f  mario/goombas_display/goomba3_display/gravity_size_index_reg[0]/Q
                         net (fo=5, routed)           0.203     0.975    mario/goombas_display/goomba3_display/gravity_size_index_reg_n_0_[0]
    SLICE_X37Y12         LUT2 (Prop_lut2_I1_O)        0.045     1.020 r  mario/goombas_display/goomba3_display/gravity_size_index[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.020    mario/goombas_display/goomba3_display/gravity_size_index[0]_i_1__1_n_0
    SLICE_X37Y12         FDCE                                         r  mario/goombas_display/goomba3_display/gravity_size_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.855     0.716    mario/goombas_display/goomba3_display/o_clk_1x
    SLICE_X37Y12         FDCE                                         r  mario/goombas_display/goomba3_display/gravity_size_index_reg[0]/C
                         clock pessimism             -0.084     0.632    
                         clock uncertainty            0.232     0.864    
    SLICE_X37Y12         FDCE (Hold_fdce_C_D)         0.091     0.955    mario/goombas_display/goomba3_display/gravity_size_index_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 mario/coin_display_inst/random_inst/sreg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/coin_display_inst/random_inst/sreg0_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.234%)  route 0.218ns (60.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.550     0.595    mario/coin_display_inst/random_inst/o_clk_1x
    SLICE_X21Y27         FDRE                                         r  mario/coin_display_inst/random_inst/sreg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y27         FDRE (Prop_fdre_C_Q)         0.141     0.736 r  mario/coin_display_inst/random_inst/sreg0_reg[6]/Q
                         net (fo=1, routed)           0.218     0.954    mario/coin_display_inst/random_inst/sreg0[6]
    SLICE_X21Y27         FDSE                                         r  mario/coin_display_inst/random_inst/sreg0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.817     0.678    mario/coin_display_inst/random_inst/o_clk_1x
    SLICE_X21Y27         FDSE                                         r  mario/coin_display_inst/random_inst/sreg0_reg[4]/C
                         clock pessimism             -0.083     0.595    
                         clock uncertainty            0.232     0.827    
    SLICE_X21Y27         FDSE (Hold_fdse_C_D)         0.061     0.888    mario/coin_display_inst/random_inst/sreg0_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 goomba2_display/size_varible_gen_counter_en_inst_0/o_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            goomba2_display/size_varible_gen_counter_en_inst_0/o_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.273ns (62.999%)  route 0.160ns (37.001%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.693ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.564     0.609    pix_clk
    SLICE_X10Y10         FDCE                                         r  goomba2_display/size_varible_gen_counter_en_inst_0/o_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDCE (Prop_fdce_C_Q)         0.164     0.773 r  goomba2_display/size_varible_gen_counter_en_inst_0/o_reg[23]/Q
                         net (fo=4, routed)           0.160     0.933    mario/goombas_display/goomba2_display/size_varible_gen_counter_en_inst_0/o_reg_0[23]
    SLICE_X10Y10         LUT2 (Prop_lut2_I0_O)        0.045     0.978 r  mario/goombas_display/goomba2_display/size_varible_gen_counter_en_inst_0/o[20]_i_2__0/O
                         net (fo=1, routed)           0.000     0.978    mario/goombas_display/goomba2_display/size_varible_gen_counter_en_inst_0/o[20]_i_2__0_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.042 r  mario/goombas_display/goomba2_display/size_varible_gen_counter_en_inst_0/o_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.042    mario_n_55
    SLICE_X10Y10         FDCE                                         r  goomba2_display/size_varible_gen_counter_en_inst_0/o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.832     0.693    pix_clk
    SLICE_X10Y10         FDCE                                         r  goomba2_display/size_varible_gen_counter_en_inst_0/o_reg[23]/C
                         clock pessimism             -0.084     0.609    
                         clock uncertainty            0.232     0.841    
    SLICE_X10Y10         FDCE (Hold_fdce_C_D)         0.134     0.975    goomba2_display/size_varible_gen_counter_en_inst_0/o_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.067    





---------------------------------------------------------------------------------------------------
From Clock:  clk_1x_pre
  To Clock:  clk_1x_pre_1

Setup :            0  Failing Endpoints,  Worst Slack       14.914ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.914ns  (required time - arrival time)
  Source:                 mario/intro_display_inst/sel[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dvi/dvi_out/encode_ch1/o_tmds_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre_1 rise@39.683ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        24.211ns  (logic 2.476ns (10.227%)  route 21.735ns (89.773%))
  Logic Levels:           14  (LUT3=2 LUT4=2 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.997ns = ( 41.680 - 39.683 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.839ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.656     2.926    mario/intro_display_inst/o_clk_1x
    SLICE_X18Y26         FDRE                                         r  mario/intro_display_inst/sel[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y26         FDRE (Prop_fdre_C_Q)         0.456     3.382 r  mario/intro_display_inst/sel[0]/Q
                         net (fo=5185, routed)        5.119     8.501    mario/intro_display_inst/intro_rom_inst/o_tmds_reg[4]_i_723_1
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.124     8.625 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_1292/O
                         net (fo=1, routed)           0.807     9.432    mario/intro_display_inst/intro_rom_inst/bias[1]_i_1292_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.556 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_970/O
                         net (fo=1, routed)           0.680    10.236    mario/intro_display_inst/intro_rom_inst/bias[1]_i_970_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I5_O)        0.124    10.360 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_595/O
                         net (fo=1, routed)           1.281    11.642    mario/intro_display_inst/intro_rom_inst/bias[1]_i_595_n_0
    SLICE_X19Y85         LUT5 (Prop_lut5_I0_O)        0.124    11.766 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_302/O
                         net (fo=2, routed)           0.702    12.468    mario/intro_display_inst/intro_rom_inst/bias[1]_i_302_n_0
    SLICE_X19Y80         LUT5 (Prop_lut5_I4_O)        0.124    12.592 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_134/O
                         net (fo=1, routed)           1.328    13.920    mario/intro_display_inst/intro_rom_inst/bias[1]_i_134_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124    14.044 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_58/O
                         net (fo=1, routed)           1.806    15.850    mario/intro_display_inst/intro_rom_inst/bias[1]_i_58_n_0
    SLICE_X30Y78         LUT5 (Prop_lut5_I2_O)        0.124    15.974 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_25/O
                         net (fo=1, routed)           0.000    15.974    mario/intro_display_inst/intro_rom_inst/bias[1]_i_25_n_0
    SLICE_X30Y78         MUXF7 (Prop_muxf7_I0_O)      0.209    16.183 f  mario/intro_display_inst/intro_rom_inst/bias_reg[1]_i_11/O
                         net (fo=2, routed)           0.800    16.983    mario/intro_display_inst/intro_rgb[10]
    SLICE_X33Y77         LUT4 (Prop_lut4_I1_O)        0.297    17.280 f  mario/intro_display_inst/o_tmds[7]_i_19/O
                         net (fo=2, routed)           0.582    17.862    mario/intro_display_inst/o_tmds[7]_i_19_n_0
    SLICE_X33Y77         LUT5 (Prop_lut5_I3_O)        0.124    17.986 f  mario/intro_display_inst/o_tmds[7]_i_9/O
                         net (fo=26, routed)          2.694    20.680    mario/intro_display_inst/FSM_sequential_game_st_reg[1]
    SLICE_X33Y26         LUT6 (Prop_lut6_I0_O)        0.124    20.804 f  mario/intro_display_inst/bias[1]_i_4__0/O
                         net (fo=9, routed)           2.093    22.898    mario/intro_display_inst/bias[1]_i_4__0_n_0
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124    23.022 f  mario/intro_display_inst/o_tmds[8]_i_2/O
                         net (fo=9, routed)           0.768    23.790    mario/intro_display_inst/bias[4]_i_11_1
    SLICE_X43Y49         LUT3 (Prop_lut3_I2_O)        0.124    23.914 r  mario/intro_display_inst/o_tmds[6]_i_2__0/O
                         net (fo=5, routed)           1.626    25.540    dvi/display_timings_inst/o_tmds_reg[9]_0
    SLICE_X42Y72         LUT4 (Prop_lut4_I3_O)        0.150    25.690 r  dvi/display_timings_inst/o_tmds[9]_i_1__0/O
                         net (fo=1, routed)           1.448    27.137    dvi/dvi_out/encode_ch1/o_tmds_reg[9]_0
    SLICE_X42Y95         FDRE                                         r  dvi/dvi_out/encode_ch1/o_tmds_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.566    41.680    dvi/dvi_out/encode_ch1/i_clk
    SLICE_X42Y95         FDRE                                         r  dvi/dvi_out/encode_ch1/o_tmds_reg[9]/C
                         clock pessimism              0.839    42.519    
                         clock uncertainty           -0.232    42.286    
    SLICE_X42Y95         FDRE (Setup_fdre_C_D)       -0.235    42.051    dvi/dvi_out/encode_ch1/o_tmds_reg[9]
  -------------------------------------------------------------------
                         required time                         42.051    
                         arrival time                         -27.137    
  -------------------------------------------------------------------
                         slack                                 14.914    

Slack (MET) :             15.907ns  (required time - arrival time)
  Source:                 mario/intro_display_inst/sel[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dvi/dvi_out/encode_ch1/o_tmds_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre_1 rise@39.683ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        23.483ns  (logic 2.450ns (10.433%)  route 21.033ns (89.567%))
  Logic Levels:           14  (LUT3=3 LUT4=1 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 41.678 - 39.683 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.839ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.656     2.926    mario/intro_display_inst/o_clk_1x
    SLICE_X18Y26         FDRE                                         r  mario/intro_display_inst/sel[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y26         FDRE (Prop_fdre_C_Q)         0.456     3.382 r  mario/intro_display_inst/sel[0]/Q
                         net (fo=5185, routed)        5.119     8.501    mario/intro_display_inst/intro_rom_inst/o_tmds_reg[4]_i_723_1
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.124     8.625 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_1292/O
                         net (fo=1, routed)           0.807     9.432    mario/intro_display_inst/intro_rom_inst/bias[1]_i_1292_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.556 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_970/O
                         net (fo=1, routed)           0.680    10.236    mario/intro_display_inst/intro_rom_inst/bias[1]_i_970_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I5_O)        0.124    10.360 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_595/O
                         net (fo=1, routed)           1.281    11.642    mario/intro_display_inst/intro_rom_inst/bias[1]_i_595_n_0
    SLICE_X19Y85         LUT5 (Prop_lut5_I0_O)        0.124    11.766 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_302/O
                         net (fo=2, routed)           0.702    12.468    mario/intro_display_inst/intro_rom_inst/bias[1]_i_302_n_0
    SLICE_X19Y80         LUT5 (Prop_lut5_I4_O)        0.124    12.592 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_134/O
                         net (fo=1, routed)           1.328    13.920    mario/intro_display_inst/intro_rom_inst/bias[1]_i_134_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124    14.044 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_58/O
                         net (fo=1, routed)           1.806    15.850    mario/intro_display_inst/intro_rom_inst/bias[1]_i_58_n_0
    SLICE_X30Y78         LUT5 (Prop_lut5_I2_O)        0.124    15.974 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_25/O
                         net (fo=1, routed)           0.000    15.974    mario/intro_display_inst/intro_rom_inst/bias[1]_i_25_n_0
    SLICE_X30Y78         MUXF7 (Prop_muxf7_I0_O)      0.209    16.183 f  mario/intro_display_inst/intro_rom_inst/bias_reg[1]_i_11/O
                         net (fo=2, routed)           0.800    16.983    mario/intro_display_inst/intro_rgb[10]
    SLICE_X33Y77         LUT4 (Prop_lut4_I1_O)        0.297    17.280 f  mario/intro_display_inst/o_tmds[7]_i_19/O
                         net (fo=2, routed)           0.582    17.862    mario/intro_display_inst/o_tmds[7]_i_19_n_0
    SLICE_X33Y77         LUT5 (Prop_lut5_I3_O)        0.124    17.986 f  mario/intro_display_inst/o_tmds[7]_i_9/O
                         net (fo=26, routed)          2.694    20.680    mario/intro_display_inst/FSM_sequential_game_st_reg[1]
    SLICE_X33Y26         LUT6 (Prop_lut6_I0_O)        0.124    20.804 f  mario/intro_display_inst/bias[1]_i_4__0/O
                         net (fo=9, routed)           2.093    22.898    mario/intro_display_inst/bias[1]_i_4__0_n_0
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124    23.022 f  mario/intro_display_inst/o_tmds[8]_i_2/O
                         net (fo=9, routed)           0.768    23.790    mario/intro_display_inst/bias[4]_i_11_1
    SLICE_X43Y49         LUT3 (Prop_lut3_I2_O)        0.124    23.914 r  mario/intro_display_inst/o_tmds[6]_i_2__0/O
                         net (fo=5, routed)           2.371    26.285    dvi/display_timings_inst/o_tmds_reg[9]_0
    SLICE_X43Y89         LUT3 (Prop_lut3_I0_O)        0.124    26.409 r  dvi/display_timings_inst/o_tmds[0]_i_1__1/O
                         net (fo=1, routed)           0.000    26.409    dvi/dvi_out/encode_ch1/o_tmds_reg[0]_0
    SLICE_X43Y89         FDRE                                         r  dvi/dvi_out/encode_ch1/o_tmds_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.564    41.678    dvi/dvi_out/encode_ch1/i_clk
    SLICE_X43Y89         FDRE                                         r  dvi/dvi_out/encode_ch1/o_tmds_reg[0]/C
                         clock pessimism              0.839    42.517    
                         clock uncertainty           -0.232    42.285    
    SLICE_X43Y89         FDRE (Setup_fdre_C_D)        0.031    42.315    dvi/dvi_out/encode_ch1/o_tmds_reg[0]
  -------------------------------------------------------------------
                         required time                         42.316    
                         arrival time                         -26.409    
  -------------------------------------------------------------------
                         slack                                 15.907    

Slack (MET) :             15.925ns  (required time - arrival time)
  Source:                 mario/intro_display_inst/sel[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dvi/dvi_out/encode_ch1/o_tmds_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre_1 rise@39.683ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        23.509ns  (logic 2.476ns (10.532%)  route 21.033ns (89.468%))
  Logic Levels:           14  (LUT3=3 LUT4=1 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 41.678 - 39.683 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.839ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.656     2.926    mario/intro_display_inst/o_clk_1x
    SLICE_X18Y26         FDRE                                         r  mario/intro_display_inst/sel[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y26         FDRE (Prop_fdre_C_Q)         0.456     3.382 r  mario/intro_display_inst/sel[0]/Q
                         net (fo=5185, routed)        5.119     8.501    mario/intro_display_inst/intro_rom_inst/o_tmds_reg[4]_i_723_1
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.124     8.625 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_1292/O
                         net (fo=1, routed)           0.807     9.432    mario/intro_display_inst/intro_rom_inst/bias[1]_i_1292_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.556 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_970/O
                         net (fo=1, routed)           0.680    10.236    mario/intro_display_inst/intro_rom_inst/bias[1]_i_970_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I5_O)        0.124    10.360 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_595/O
                         net (fo=1, routed)           1.281    11.642    mario/intro_display_inst/intro_rom_inst/bias[1]_i_595_n_0
    SLICE_X19Y85         LUT5 (Prop_lut5_I0_O)        0.124    11.766 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_302/O
                         net (fo=2, routed)           0.702    12.468    mario/intro_display_inst/intro_rom_inst/bias[1]_i_302_n_0
    SLICE_X19Y80         LUT5 (Prop_lut5_I4_O)        0.124    12.592 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_134/O
                         net (fo=1, routed)           1.328    13.920    mario/intro_display_inst/intro_rom_inst/bias[1]_i_134_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124    14.044 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_58/O
                         net (fo=1, routed)           1.806    15.850    mario/intro_display_inst/intro_rom_inst/bias[1]_i_58_n_0
    SLICE_X30Y78         LUT5 (Prop_lut5_I2_O)        0.124    15.974 f  mario/intro_display_inst/intro_rom_inst/bias[1]_i_25/O
                         net (fo=1, routed)           0.000    15.974    mario/intro_display_inst/intro_rom_inst/bias[1]_i_25_n_0
    SLICE_X30Y78         MUXF7 (Prop_muxf7_I0_O)      0.209    16.183 f  mario/intro_display_inst/intro_rom_inst/bias_reg[1]_i_11/O
                         net (fo=2, routed)           0.800    16.983    mario/intro_display_inst/intro_rgb[10]
    SLICE_X33Y77         LUT4 (Prop_lut4_I1_O)        0.297    17.280 f  mario/intro_display_inst/o_tmds[7]_i_19/O
                         net (fo=2, routed)           0.582    17.862    mario/intro_display_inst/o_tmds[7]_i_19_n_0
    SLICE_X33Y77         LUT5 (Prop_lut5_I3_O)        0.124    17.986 f  mario/intro_display_inst/o_tmds[7]_i_9/O
                         net (fo=26, routed)          2.694    20.680    mario/intro_display_inst/FSM_sequential_game_st_reg[1]
    SLICE_X33Y26         LUT6 (Prop_lut6_I0_O)        0.124    20.804 f  mario/intro_display_inst/bias[1]_i_4__0/O
                         net (fo=9, routed)           2.093    22.898    mario/intro_display_inst/bias[1]_i_4__0_n_0
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124    23.022 f  mario/intro_display_inst/o_tmds[8]_i_2/O
                         net (fo=9, routed)           0.768    23.790    mario/intro_display_inst/bias[4]_i_11_1
    SLICE_X43Y49         LUT3 (Prop_lut3_I2_O)        0.124    23.914 r  mario/intro_display_inst/o_tmds[6]_i_2__0/O
                         net (fo=5, routed)           2.371    26.285    dvi/display_timings_inst/o_tmds_reg[9]_0
    SLICE_X43Y89         LUT3 (Prop_lut3_I0_O)        0.150    26.435 r  dvi/display_timings_inst/o_tmds[2]_i_1__1/O
                         net (fo=1, routed)           0.000    26.435    dvi/dvi_out/encode_ch1/o_tmds_reg[2]_0
    SLICE_X43Y89         FDSE                                         r  dvi/dvi_out/encode_ch1/o_tmds_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.564    41.678    dvi/dvi_out/encode_ch1/i_clk
    SLICE_X43Y89         FDSE                                         r  dvi/dvi_out/encode_ch1/o_tmds_reg[2]/C
                         clock pessimism              0.839    42.517    
                         clock uncertainty           -0.232    42.285    
    SLICE_X43Y89         FDSE (Setup_fdse_C_D)        0.075    42.360    dvi/dvi_out/encode_ch1/o_tmds_reg[2]
  -------------------------------------------------------------------
                         required time                         42.360    
                         arrival time                         -26.435    
  -------------------------------------------------------------------
                         slack                                 15.925    

Slack (MET) :             16.714ns  (required time - arrival time)
  Source:                 mario/intro_display_inst/sel[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dvi/dvi_out/encode_ch0/bias_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre_1 rise@39.683ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        22.723ns  (logic 2.450ns (10.782%)  route 20.273ns (89.218%))
  Logic Levels:           14  (LUT3=1 LUT4=1 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.997ns = ( 41.680 - 39.683 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.839ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.656     2.926    mario/intro_display_inst/o_clk_1x
    SLICE_X18Y26         FDRE                                         r  mario/intro_display_inst/sel[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y26         FDRE (Prop_fdre_C_Q)         0.456     3.382 f  mario/intro_display_inst/sel[0]/Q
                         net (fo=5185, routed)        5.119     8.501    mario/intro_display_inst/intro_rom_inst/o_tmds_reg[4]_i_723_1
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.124     8.625 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_1292/O
                         net (fo=1, routed)           0.807     9.432    mario/intro_display_inst/intro_rom_inst/bias[1]_i_1292_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.556 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_970/O
                         net (fo=1, routed)           0.680    10.236    mario/intro_display_inst/intro_rom_inst/bias[1]_i_970_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I5_O)        0.124    10.360 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_595/O
                         net (fo=1, routed)           1.281    11.642    mario/intro_display_inst/intro_rom_inst/bias[1]_i_595_n_0
    SLICE_X19Y85         LUT5 (Prop_lut5_I0_O)        0.124    11.766 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_302/O
                         net (fo=2, routed)           0.702    12.468    mario/intro_display_inst/intro_rom_inst/bias[1]_i_302_n_0
    SLICE_X19Y80         LUT5 (Prop_lut5_I4_O)        0.124    12.592 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_134/O
                         net (fo=1, routed)           1.328    13.920    mario/intro_display_inst/intro_rom_inst/bias[1]_i_134_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124    14.044 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_58/O
                         net (fo=1, routed)           1.806    15.850    mario/intro_display_inst/intro_rom_inst/bias[1]_i_58_n_0
    SLICE_X30Y78         LUT5 (Prop_lut5_I2_O)        0.124    15.974 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_25/O
                         net (fo=1, routed)           0.000    15.974    mario/intro_display_inst/intro_rom_inst/bias[1]_i_25_n_0
    SLICE_X30Y78         MUXF7 (Prop_muxf7_I0_O)      0.209    16.183 r  mario/intro_display_inst/intro_rom_inst/bias_reg[1]_i_11/O
                         net (fo=2, routed)           0.800    16.983    mario/intro_display_inst/intro_rgb[10]
    SLICE_X33Y77         LUT4 (Prop_lut4_I1_O)        0.297    17.280 r  mario/intro_display_inst/o_tmds[7]_i_19/O
                         net (fo=2, routed)           0.582    17.862    mario/intro_display_inst/o_tmds[7]_i_19_n_0
    SLICE_X33Y77         LUT5 (Prop_lut5_I3_O)        0.124    17.986 r  mario/intro_display_inst/o_tmds[7]_i_9/O
                         net (fo=26, routed)          2.691    20.677    mario/intro_display_inst/FSM_sequential_game_st_reg[1]
    SLICE_X33Y26         LUT6 (Prop_lut6_I0_O)        0.124    20.801 r  mario/intro_display_inst/bias[1]_i_4/O
                         net (fo=8, routed)           2.523    23.324    mario/intro_display_inst/bias[1]_i_4_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I2_O)        0.124    23.448 r  mario/intro_display_inst/bias[4]_i_9/O
                         net (fo=5, routed)           1.150    24.598    mario/intro_display_inst/bias[4]_i_15_1
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124    24.722 r  mario/intro_display_inst/bias[4]_i_4/O
                         net (fo=1, routed)           0.803    25.525    dvi/dvi_out/encode_ch0/bias_reg[4]_1
    SLICE_X38Y50         LUT6 (Prop_lut6_I1_O)        0.124    25.649 r  dvi/dvi_out/encode_ch0/bias[4]_i_2/O
                         net (fo=1, routed)           0.000    25.649    dvi/dvi_out/encode_ch0/bias[4]_i_2_n_0
    SLICE_X38Y50         FDRE                                         r  dvi/dvi_out/encode_ch0/bias_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.566    41.680    dvi/dvi_out/encode_ch0/i_clk
    SLICE_X38Y50         FDRE                                         r  dvi/dvi_out/encode_ch0/bias_reg[4]/C
                         clock pessimism              0.839    42.519    
                         clock uncertainty           -0.232    42.286    
    SLICE_X38Y50         FDRE (Setup_fdre_C_D)        0.077    42.363    dvi/dvi_out/encode_ch0/bias_reg[4]
  -------------------------------------------------------------------
                         required time                         42.364    
                         arrival time                         -25.649    
  -------------------------------------------------------------------
                         slack                                 16.714    

Slack (MET) :             16.801ns  (required time - arrival time)
  Source:                 mario/intro_display_inst/sel[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dvi/dvi_out/encode_ch0/o_tmds_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre_1 rise@39.683ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        22.312ns  (logic 2.354ns (10.550%)  route 19.958ns (89.450%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=5 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.983ns = ( 41.666 - 39.683 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.839ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.656     2.926    mario/intro_display_inst/o_clk_1x
    SLICE_X18Y26         FDRE                                         r  mario/intro_display_inst/sel[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y26         FDRE (Prop_fdre_C_Q)         0.456     3.382 f  mario/intro_display_inst/sel[0]/Q
                         net (fo=5185, routed)        5.119     8.501    mario/intro_display_inst/intro_rom_inst/o_tmds_reg[4]_i_723_1
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.124     8.625 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_1292/O
                         net (fo=1, routed)           0.807     9.432    mario/intro_display_inst/intro_rom_inst/bias[1]_i_1292_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.556 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_970/O
                         net (fo=1, routed)           0.680    10.236    mario/intro_display_inst/intro_rom_inst/bias[1]_i_970_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I5_O)        0.124    10.360 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_595/O
                         net (fo=1, routed)           1.281    11.642    mario/intro_display_inst/intro_rom_inst/bias[1]_i_595_n_0
    SLICE_X19Y85         LUT5 (Prop_lut5_I0_O)        0.124    11.766 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_302/O
                         net (fo=2, routed)           0.702    12.468    mario/intro_display_inst/intro_rom_inst/bias[1]_i_302_n_0
    SLICE_X19Y80         LUT5 (Prop_lut5_I4_O)        0.124    12.592 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_134/O
                         net (fo=1, routed)           1.328    13.920    mario/intro_display_inst/intro_rom_inst/bias[1]_i_134_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124    14.044 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_58/O
                         net (fo=1, routed)           1.806    15.850    mario/intro_display_inst/intro_rom_inst/bias[1]_i_58_n_0
    SLICE_X30Y78         LUT5 (Prop_lut5_I2_O)        0.124    15.974 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_25/O
                         net (fo=1, routed)           0.000    15.974    mario/intro_display_inst/intro_rom_inst/bias[1]_i_25_n_0
    SLICE_X30Y78         MUXF7 (Prop_muxf7_I0_O)      0.209    16.183 r  mario/intro_display_inst/intro_rom_inst/bias_reg[1]_i_11/O
                         net (fo=2, routed)           0.800    16.983    mario/intro_display_inst/intro_rgb[10]
    SLICE_X33Y77         LUT4 (Prop_lut4_I1_O)        0.297    17.280 r  mario/intro_display_inst/o_tmds[7]_i_19/O
                         net (fo=2, routed)           0.582    17.862    mario/intro_display_inst/o_tmds[7]_i_19_n_0
    SLICE_X33Y77         LUT5 (Prop_lut5_I3_O)        0.124    17.986 r  mario/intro_display_inst/o_tmds[7]_i_9/O
                         net (fo=26, routed)          2.691    20.677    mario/intro_display_inst/FSM_sequential_game_st_reg[1]
    SLICE_X33Y26         LUT6 (Prop_lut6_I0_O)        0.124    20.801 r  mario/intro_display_inst/bias[1]_i_4/O
                         net (fo=8, routed)           2.211    23.012    mario/intro_display_inst/bias[1]_i_4_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I0_O)        0.124    23.136 f  mario/intro_display_inst/bias[1]_i_2/O
                         net (fo=11, routed)          0.819    23.955    dvi/display_timings_inst/o_tmds_reg[8]
    SLICE_X39Y49         LUT5 (Prop_lut5_I0_O)        0.152    24.107 r  dvi/display_timings_inst/o_tmds[8]_i_1/O
                         net (fo=1, routed)           1.131    25.239    dvi/dvi_out/encode_ch0/o_tmds0_in[4]
    SLICE_X42Y72         FDSE                                         r  dvi/dvi_out/encode_ch0/o_tmds_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.552    41.666    dvi/dvi_out/encode_ch0/i_clk
    SLICE_X42Y72         FDSE                                         r  dvi/dvi_out/encode_ch0/o_tmds_reg[8]/C
                         clock pessimism              0.839    42.505    
                         clock uncertainty           -0.232    42.272    
    SLICE_X42Y72         FDSE (Setup_fdse_C_D)       -0.233    42.039    dvi/dvi_out/encode_ch0/o_tmds_reg[8]
  -------------------------------------------------------------------
                         required time                         42.040    
                         arrival time                         -25.239    
  -------------------------------------------------------------------
                         slack                                 16.801    

Slack (MET) :             17.041ns  (required time - arrival time)
  Source:                 mario/intro_display_inst/sel[9]_rep__19/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dvi/dvi_out/encode_ch2/o_tmds_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre_1 rise@39.683ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        22.300ns  (logic 3.117ns (13.978%)  route 19.183ns (86.022%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 41.678 - 39.683 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.853ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.718     2.988    mario/intro_display_inst/o_clk_1x
    SLICE_X3Y97          FDRE                                         r  mario/intro_display_inst/sel[9]_rep__19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.456     3.444 f  mario/intro_display_inst/sel[9]_rep__19/Q
                         net (fo=142, routed)         2.646     6.090    mario/intro_display_inst/sel[9]_rep__19_0
    SLICE_X10Y59         LUT2 (Prop_lut2_I0_O)        0.150     6.240 f  mario/intro_display_inst/bias[1]_i_314/O
                         net (fo=106, routed)         2.628     8.869    mario/ending_display_inst/ending_rom_inst/o_tmds_reg[6]_i_757_0
    SLICE_X37Y68         LUT2 (Prop_lut2_I0_O)        0.322     9.191 f  mario/ending_display_inst/ending_rom_inst/o_tmds[7]_i_377/O
                         net (fo=32, routed)          1.713    10.904    mario/ending_display_inst/ending_rom_inst/o_tmds[7]_i_377_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I1_O)        0.326    11.230 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_1319/O
                         net (fo=1, routed)           0.674    11.904    mario/ending_display_inst/ending_rom_inst/bias[1]_i_1319_n_0
    SLICE_X6Y56          LUT6 (Prop_lut6_I5_O)        0.124    12.028 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_727/O
                         net (fo=1, routed)           1.250    13.279    mario/ending_display_inst/ending_rom_inst/bias[1]_i_727_n_0
    SLICE_X4Y49          LUT6 (Prop_lut6_I5_O)        0.124    13.403 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_325/O
                         net (fo=1, routed)           1.812    15.214    mario/ending_display_inst/ending_rom_inst/bias[1]_i_325_n_0
    SLICE_X25Y69         LUT6 (Prop_lut6_I3_O)        0.124    15.338 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_143/O
                         net (fo=1, routed)           0.000    15.338    mario/ending_display_inst/ending_rom_inst/bias[1]_i_143_n_0
    SLICE_X25Y69         MUXF7 (Prop_muxf7_I0_O)      0.212    15.550 f  mario/ending_display_inst/ending_rom_inst/bias_reg[1]_i_63/O
                         net (fo=2, routed)           0.821    16.371    mario/ending_display_inst/ending_rom_inst/sel[15]_1
    SLICE_X35Y64         LUT6 (Prop_lut6_I2_O)        0.299    16.670 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_23/O
                         net (fo=3, routed)           1.016    17.686    mario/intro_display_inst/ending_rgb[1]
    SLICE_X35Y49         LUT4 (Prop_lut4_I3_O)        0.124    17.810 f  mario/intro_display_inst/o_tmds[4]_i_12/O
                         net (fo=13, routed)          0.908    18.718    dvi/display_timings_inst/o_tmds[4]_i_2__1_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I2_O)        0.124    18.842 r  dvi/display_timings_inst/o_tmds[4]_i_4__1/O
                         net (fo=24, routed)          1.813    20.655    mario/mario_display_inst/o_tmds[6]_i_3__0
    SLICE_X36Y48         LUT5 (Prop_lut5_I2_O)        0.152    20.807 f  mario/mario_display_inst/bias[1]_i_8__1/O
                         net (fo=2, routed)           0.797    21.605    mario/intro_display_inst/bias_reg[1]_1
    SLICE_X37Y51         LUT6 (Prop_lut6_I1_O)        0.332    21.937 r  mario/intro_display_inst/bias[4]_i_18__1/O
                         net (fo=4, routed)           0.470    22.407    dvi/dvi_out/encode_ch2/o_tmds_reg[9]_1
    SLICE_X41Y52         LUT6 (Prop_lut6_I1_O)        0.124    22.531 f  dvi/dvi_out/encode_ch2/bias[4]_i_6__1/O
                         net (fo=12, routed)          2.634    25.164    dvi/display_timings_inst/o_tmds_reg[9]_1
    SLICE_X43Y89         LUT5 (Prop_lut5_I3_O)        0.124    25.288 r  dvi/display_timings_inst/o_tmds[2]_i_1__0/O
                         net (fo=1, routed)           0.000    25.288    dvi/dvi_out/encode_ch2/o_tmds_reg[2]_0
    SLICE_X43Y89         FDSE                                         r  dvi/dvi_out/encode_ch2/o_tmds_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.564    41.678    dvi/dvi_out/encode_ch2/i_clk
    SLICE_X43Y89         FDSE                                         r  dvi/dvi_out/encode_ch2/o_tmds_reg[2]/C
                         clock pessimism              0.853    42.531    
                         clock uncertainty           -0.232    42.299    
    SLICE_X43Y89         FDSE (Setup_fdse_C_D)        0.031    42.329    dvi/dvi_out/encode_ch2/o_tmds_reg[2]
  -------------------------------------------------------------------
                         required time                         42.330    
                         arrival time                         -25.288    
  -------------------------------------------------------------------
                         slack                                 17.041    

Slack (MET) :             17.106ns  (required time - arrival time)
  Source:                 mario/intro_display_inst/sel[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dvi/dvi_out/encode_ch1/bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre_1 rise@39.683ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        22.284ns  (logic 2.450ns (10.995%)  route 19.834ns (89.005%))
  Logic Levels:           14  (LUT3=1 LUT4=1 LUT5=5 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.998ns = ( 41.681 - 39.683 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.839ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.656     2.926    mario/intro_display_inst/o_clk_1x
    SLICE_X18Y26         FDRE                                         r  mario/intro_display_inst/sel[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y26         FDRE (Prop_fdre_C_Q)         0.456     3.382 f  mario/intro_display_inst/sel[0]/Q
                         net (fo=5185, routed)        5.119     8.501    mario/intro_display_inst/intro_rom_inst/o_tmds_reg[4]_i_723_1
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.124     8.625 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_1292/O
                         net (fo=1, routed)           0.807     9.432    mario/intro_display_inst/intro_rom_inst/bias[1]_i_1292_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.556 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_970/O
                         net (fo=1, routed)           0.680    10.236    mario/intro_display_inst/intro_rom_inst/bias[1]_i_970_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I5_O)        0.124    10.360 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_595/O
                         net (fo=1, routed)           1.281    11.642    mario/intro_display_inst/intro_rom_inst/bias[1]_i_595_n_0
    SLICE_X19Y85         LUT5 (Prop_lut5_I0_O)        0.124    11.766 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_302/O
                         net (fo=2, routed)           0.702    12.468    mario/intro_display_inst/intro_rom_inst/bias[1]_i_302_n_0
    SLICE_X19Y80         LUT5 (Prop_lut5_I4_O)        0.124    12.592 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_134/O
                         net (fo=1, routed)           1.328    13.920    mario/intro_display_inst/intro_rom_inst/bias[1]_i_134_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124    14.044 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_58/O
                         net (fo=1, routed)           1.806    15.850    mario/intro_display_inst/intro_rom_inst/bias[1]_i_58_n_0
    SLICE_X30Y78         LUT5 (Prop_lut5_I2_O)        0.124    15.974 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_25/O
                         net (fo=1, routed)           0.000    15.974    mario/intro_display_inst/intro_rom_inst/bias[1]_i_25_n_0
    SLICE_X30Y78         MUXF7 (Prop_muxf7_I0_O)      0.209    16.183 r  mario/intro_display_inst/intro_rom_inst/bias_reg[1]_i_11/O
                         net (fo=2, routed)           0.800    16.983    mario/intro_display_inst/intro_rgb[10]
    SLICE_X33Y77         LUT4 (Prop_lut4_I1_O)        0.297    17.280 r  mario/intro_display_inst/o_tmds[7]_i_19/O
                         net (fo=2, routed)           0.582    17.862    mario/intro_display_inst/o_tmds[7]_i_19_n_0
    SLICE_X33Y77         LUT5 (Prop_lut5_I3_O)        0.124    17.986 r  mario/intro_display_inst/o_tmds[7]_i_9/O
                         net (fo=26, routed)          2.694    20.680    mario/intro_display_inst/FSM_sequential_game_st_reg[1]
    SLICE_X33Y26         LUT6 (Prop_lut6_I0_O)        0.124    20.804 r  mario/intro_display_inst/bias[1]_i_4__0/O
                         net (fo=9, routed)           2.093    22.898    mario/intro_display_inst/bias[1]_i_4__0_n_0
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124    23.022 r  mario/intro_display_inst/o_tmds[8]_i_2/O
                         net (fo=9, routed)           1.059    24.080    mario/intro_display_inst/bias[4]_i_11_1
    SLICE_X40Y50         LUT5 (Prop_lut5_I3_O)        0.124    24.204 r  mario/intro_display_inst/bias[2]_i_2__1/O
                         net (fo=1, routed)           0.882    25.086    mario/intro_display_inst/bias[2]_i_2__1_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.124    25.210 r  mario/intro_display_inst/bias[2]_i_1__0/O
                         net (fo=1, routed)           0.000    25.210    dvi/dvi_out/encode_ch1/bias_reg[4]_2[1]
    SLICE_X40Y50         FDRE                                         r  dvi/dvi_out/encode_ch1/bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.567    41.681    dvi/dvi_out/encode_ch1/i_clk
    SLICE_X40Y50         FDRE                                         r  dvi/dvi_out/encode_ch1/bias_reg[2]/C
                         clock pessimism              0.839    42.520    
                         clock uncertainty           -0.232    42.287    
    SLICE_X40Y50         FDRE (Setup_fdre_C_D)        0.029    42.316    dvi/dvi_out/encode_ch1/bias_reg[2]
  -------------------------------------------------------------------
                         required time                         42.317    
                         arrival time                         -25.210    
  -------------------------------------------------------------------
                         slack                                 17.106    

Slack (MET) :             17.112ns  (required time - arrival time)
  Source:                 mario/intro_display_inst/sel[9]_rep__19/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dvi/dvi_out/encode_ch2/o_tmds_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre_1 rise@39.683ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        22.227ns  (logic 3.117ns (14.023%)  route 19.110ns (85.977%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 41.678 - 39.683 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.853ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.718     2.988    mario/intro_display_inst/o_clk_1x
    SLICE_X3Y97          FDRE                                         r  mario/intro_display_inst/sel[9]_rep__19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.456     3.444 f  mario/intro_display_inst/sel[9]_rep__19/Q
                         net (fo=142, routed)         2.646     6.090    mario/intro_display_inst/sel[9]_rep__19_0
    SLICE_X10Y59         LUT2 (Prop_lut2_I0_O)        0.150     6.240 f  mario/intro_display_inst/bias[1]_i_314/O
                         net (fo=106, routed)         2.628     8.869    mario/ending_display_inst/ending_rom_inst/o_tmds_reg[6]_i_757_0
    SLICE_X37Y68         LUT2 (Prop_lut2_I0_O)        0.322     9.191 f  mario/ending_display_inst/ending_rom_inst/o_tmds[7]_i_377/O
                         net (fo=32, routed)          1.713    10.904    mario/ending_display_inst/ending_rom_inst/o_tmds[7]_i_377_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I1_O)        0.326    11.230 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_1319/O
                         net (fo=1, routed)           0.674    11.904    mario/ending_display_inst/ending_rom_inst/bias[1]_i_1319_n_0
    SLICE_X6Y56          LUT6 (Prop_lut6_I5_O)        0.124    12.028 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_727/O
                         net (fo=1, routed)           1.250    13.279    mario/ending_display_inst/ending_rom_inst/bias[1]_i_727_n_0
    SLICE_X4Y49          LUT6 (Prop_lut6_I5_O)        0.124    13.403 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_325/O
                         net (fo=1, routed)           1.812    15.214    mario/ending_display_inst/ending_rom_inst/bias[1]_i_325_n_0
    SLICE_X25Y69         LUT6 (Prop_lut6_I3_O)        0.124    15.338 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_143/O
                         net (fo=1, routed)           0.000    15.338    mario/ending_display_inst/ending_rom_inst/bias[1]_i_143_n_0
    SLICE_X25Y69         MUXF7 (Prop_muxf7_I0_O)      0.212    15.550 f  mario/ending_display_inst/ending_rom_inst/bias_reg[1]_i_63/O
                         net (fo=2, routed)           0.821    16.371    mario/ending_display_inst/ending_rom_inst/sel[15]_1
    SLICE_X35Y64         LUT6 (Prop_lut6_I2_O)        0.299    16.670 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_23/O
                         net (fo=3, routed)           1.016    17.686    mario/intro_display_inst/ending_rgb[1]
    SLICE_X35Y49         LUT4 (Prop_lut4_I3_O)        0.124    17.810 f  mario/intro_display_inst/o_tmds[4]_i_12/O
                         net (fo=13, routed)          0.908    18.718    dvi/display_timings_inst/o_tmds[4]_i_2__1_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I2_O)        0.124    18.842 r  dvi/display_timings_inst/o_tmds[4]_i_4__1/O
                         net (fo=24, routed)          1.813    20.655    mario/mario_display_inst/o_tmds[6]_i_3__0
    SLICE_X36Y48         LUT5 (Prop_lut5_I2_O)        0.152    20.807 f  mario/mario_display_inst/bias[1]_i_8__1/O
                         net (fo=2, routed)           0.797    21.605    mario/intro_display_inst/bias_reg[1]_1
    SLICE_X37Y51         LUT6 (Prop_lut6_I1_O)        0.332    21.937 r  mario/intro_display_inst/bias[4]_i_18__1/O
                         net (fo=4, routed)           0.470    22.407    dvi/dvi_out/encode_ch2/o_tmds_reg[9]_1
    SLICE_X41Y52         LUT6 (Prop_lut6_I1_O)        0.124    22.531 f  dvi/dvi_out/encode_ch2/bias[4]_i_6__1/O
                         net (fo=12, routed)          2.561    25.091    dvi/display_timings_inst/o_tmds_reg[9]_1
    SLICE_X43Y89         LUT5 (Prop_lut5_I3_O)        0.124    25.215 r  dvi/display_timings_inst/o_tmds[0]_i_1__0/O
                         net (fo=1, routed)           0.000    25.215    dvi/dvi_out/encode_ch2/o_tmds_reg[0]_1
    SLICE_X43Y89         FDRE                                         r  dvi/dvi_out/encode_ch2/o_tmds_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.564    41.678    dvi/dvi_out/encode_ch2/i_clk
    SLICE_X43Y89         FDRE                                         r  dvi/dvi_out/encode_ch2/o_tmds_reg[0]/C
                         clock pessimism              0.853    42.531    
                         clock uncertainty           -0.232    42.299    
    SLICE_X43Y89         FDRE (Setup_fdre_C_D)        0.029    42.327    dvi/dvi_out/encode_ch2/o_tmds_reg[0]
  -------------------------------------------------------------------
                         required time                         42.328    
                         arrival time                         -25.215    
  -------------------------------------------------------------------
                         slack                                 17.112    

Slack (MET) :             17.132ns  (required time - arrival time)
  Source:                 mario/intro_display_inst/sel[9]_rep__19/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dvi/dvi_out/encode_ch2/o_tmds_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre_1 rise@39.683ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        22.253ns  (logic 3.143ns (14.124%)  route 19.110ns (85.876%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 41.678 - 39.683 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.853ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.718     2.988    mario/intro_display_inst/o_clk_1x
    SLICE_X3Y97          FDRE                                         r  mario/intro_display_inst/sel[9]_rep__19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.456     3.444 f  mario/intro_display_inst/sel[9]_rep__19/Q
                         net (fo=142, routed)         2.646     6.090    mario/intro_display_inst/sel[9]_rep__19_0
    SLICE_X10Y59         LUT2 (Prop_lut2_I0_O)        0.150     6.240 f  mario/intro_display_inst/bias[1]_i_314/O
                         net (fo=106, routed)         2.628     8.869    mario/ending_display_inst/ending_rom_inst/o_tmds_reg[6]_i_757_0
    SLICE_X37Y68         LUT2 (Prop_lut2_I0_O)        0.322     9.191 f  mario/ending_display_inst/ending_rom_inst/o_tmds[7]_i_377/O
                         net (fo=32, routed)          1.713    10.904    mario/ending_display_inst/ending_rom_inst/o_tmds[7]_i_377_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I1_O)        0.326    11.230 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_1319/O
                         net (fo=1, routed)           0.674    11.904    mario/ending_display_inst/ending_rom_inst/bias[1]_i_1319_n_0
    SLICE_X6Y56          LUT6 (Prop_lut6_I5_O)        0.124    12.028 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_727/O
                         net (fo=1, routed)           1.250    13.279    mario/ending_display_inst/ending_rom_inst/bias[1]_i_727_n_0
    SLICE_X4Y49          LUT6 (Prop_lut6_I5_O)        0.124    13.403 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_325/O
                         net (fo=1, routed)           1.812    15.214    mario/ending_display_inst/ending_rom_inst/bias[1]_i_325_n_0
    SLICE_X25Y69         LUT6 (Prop_lut6_I3_O)        0.124    15.338 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_143/O
                         net (fo=1, routed)           0.000    15.338    mario/ending_display_inst/ending_rom_inst/bias[1]_i_143_n_0
    SLICE_X25Y69         MUXF7 (Prop_muxf7_I0_O)      0.212    15.550 f  mario/ending_display_inst/ending_rom_inst/bias_reg[1]_i_63/O
                         net (fo=2, routed)           0.821    16.371    mario/ending_display_inst/ending_rom_inst/sel[15]_1
    SLICE_X35Y64         LUT6 (Prop_lut6_I2_O)        0.299    16.670 f  mario/ending_display_inst/ending_rom_inst/bias[1]_i_23/O
                         net (fo=3, routed)           1.016    17.686    mario/intro_display_inst/ending_rgb[1]
    SLICE_X35Y49         LUT4 (Prop_lut4_I3_O)        0.124    17.810 f  mario/intro_display_inst/o_tmds[4]_i_12/O
                         net (fo=13, routed)          0.908    18.718    dvi/display_timings_inst/o_tmds[4]_i_2__1_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I2_O)        0.124    18.842 r  dvi/display_timings_inst/o_tmds[4]_i_4__1/O
                         net (fo=24, routed)          1.813    20.655    mario/mario_display_inst/o_tmds[6]_i_3__0
    SLICE_X36Y48         LUT5 (Prop_lut5_I2_O)        0.152    20.807 r  mario/mario_display_inst/bias[1]_i_8__1/O
                         net (fo=2, routed)           0.797    21.605    mario/intro_display_inst/bias_reg[1]_1
    SLICE_X37Y51         LUT6 (Prop_lut6_I1_O)        0.332    21.937 f  mario/intro_display_inst/bias[4]_i_18__1/O
                         net (fo=4, routed)           0.470    22.407    dvi/dvi_out/encode_ch2/o_tmds_reg[9]_1
    SLICE_X41Y52         LUT6 (Prop_lut6_I1_O)        0.124    22.531 r  dvi/dvi_out/encode_ch2/bias[4]_i_6__1/O
                         net (fo=12, routed)          2.561    25.091    dvi/display_timings_inst/o_tmds_reg[9]_1
    SLICE_X43Y89         LUT5 (Prop_lut5_I0_O)        0.150    25.241 r  dvi/display_timings_inst/o_tmds[1]_i_1__1/O
                         net (fo=1, routed)           0.000    25.241    dvi/dvi_out/encode_ch2/o_tmds_reg[1]_0
    SLICE_X43Y89         FDRE                                         r  dvi/dvi_out/encode_ch2/o_tmds_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.564    41.678    dvi/dvi_out/encode_ch2/i_clk
    SLICE_X43Y89         FDRE                                         r  dvi/dvi_out/encode_ch2/o_tmds_reg[1]/C
                         clock pessimism              0.853    42.531    
                         clock uncertainty           -0.232    42.299    
    SLICE_X43Y89         FDRE (Setup_fdre_C_D)        0.075    42.374    dvi/dvi_out/encode_ch2/o_tmds_reg[1]
  -------------------------------------------------------------------
                         required time                         42.374    
                         arrival time                         -25.241    
  -------------------------------------------------------------------
                         slack                                 17.132    

Slack (MET) :             17.154ns  (required time - arrival time)
  Source:                 mario/intro_display_inst/sel[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dvi/dvi_out/encode_ch1/bias_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre_1 rise@39.683ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        22.261ns  (logic 2.450ns (11.006%)  route 19.811ns (88.994%))
  Logic Levels:           14  (LUT3=1 LUT4=1 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.009ns = ( 41.691 - 39.683 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.853ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.656     2.926    mario/intro_display_inst/o_clk_1x
    SLICE_X18Y26         FDRE                                         r  mario/intro_display_inst/sel[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y26         FDRE (Prop_fdre_C_Q)         0.456     3.382 f  mario/intro_display_inst/sel[0]/Q
                         net (fo=5185, routed)        5.119     8.501    mario/intro_display_inst/intro_rom_inst/o_tmds_reg[4]_i_723_1
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.124     8.625 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_1292/O
                         net (fo=1, routed)           0.807     9.432    mario/intro_display_inst/intro_rom_inst/bias[1]_i_1292_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.556 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_970/O
                         net (fo=1, routed)           0.680    10.236    mario/intro_display_inst/intro_rom_inst/bias[1]_i_970_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I5_O)        0.124    10.360 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_595/O
                         net (fo=1, routed)           1.281    11.642    mario/intro_display_inst/intro_rom_inst/bias[1]_i_595_n_0
    SLICE_X19Y85         LUT5 (Prop_lut5_I0_O)        0.124    11.766 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_302/O
                         net (fo=2, routed)           0.702    12.468    mario/intro_display_inst/intro_rom_inst/bias[1]_i_302_n_0
    SLICE_X19Y80         LUT5 (Prop_lut5_I4_O)        0.124    12.592 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_134/O
                         net (fo=1, routed)           1.328    13.920    mario/intro_display_inst/intro_rom_inst/bias[1]_i_134_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124    14.044 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_58/O
                         net (fo=1, routed)           1.806    15.850    mario/intro_display_inst/intro_rom_inst/bias[1]_i_58_n_0
    SLICE_X30Y78         LUT5 (Prop_lut5_I2_O)        0.124    15.974 r  mario/intro_display_inst/intro_rom_inst/bias[1]_i_25/O
                         net (fo=1, routed)           0.000    15.974    mario/intro_display_inst/intro_rom_inst/bias[1]_i_25_n_0
    SLICE_X30Y78         MUXF7 (Prop_muxf7_I0_O)      0.209    16.183 r  mario/intro_display_inst/intro_rom_inst/bias_reg[1]_i_11/O
                         net (fo=2, routed)           0.800    16.983    mario/intro_display_inst/intro_rgb[10]
    SLICE_X33Y77         LUT4 (Prop_lut4_I1_O)        0.297    17.280 r  mario/intro_display_inst/o_tmds[7]_i_19/O
                         net (fo=2, routed)           0.582    17.862    mario/intro_display_inst/o_tmds[7]_i_19_n_0
    SLICE_X33Y77         LUT5 (Prop_lut5_I3_O)        0.124    17.986 r  mario/intro_display_inst/o_tmds[7]_i_9/O
                         net (fo=26, routed)          2.694    20.680    mario/intro_display_inst/FSM_sequential_game_st_reg[1]
    SLICE_X33Y26         LUT6 (Prop_lut6_I0_O)        0.124    20.804 r  mario/intro_display_inst/bias[1]_i_4__0/O
                         net (fo=9, routed)           2.391    23.195    mario/intro_display_inst/bias[1]_i_4__0_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I2_O)        0.124    23.319 r  mario/intro_display_inst/bias[4]_i_8__0/O
                         net (fo=4, routed)           0.833    24.153    mario/intro_display_inst/bias[4]_i_11_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I2_O)        0.124    24.277 r  mario/intro_display_inst/bias[4]_i_3__0/O
                         net (fo=1, routed)           0.787    25.064    mario/intro_display_inst/bias[4]_i_3__0_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I1_O)        0.124    25.188 r  mario/intro_display_inst/bias[4]_i_1/O
                         net (fo=1, routed)           0.000    25.188    dvi/dvi_out/encode_ch1/bias_reg[4]_2[3]
    SLICE_X41Y49         FDRE                                         r  dvi/dvi_out/encode_ch1/bias_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.577    41.691    dvi/dvi_out/encode_ch1/i_clk
    SLICE_X41Y49         FDRE                                         r  dvi/dvi_out/encode_ch1/bias_reg[4]/C
                         clock pessimism              0.853    42.544    
                         clock uncertainty           -0.232    42.312    
    SLICE_X41Y49         FDRE (Setup_fdre_C_D)        0.029    42.341    dvi/dvi_out/encode_ch1/bias_reg[4]
  -------------------------------------------------------------------
                         required time                         42.341    
                         arrival time                         -25.188    
  -------------------------------------------------------------------
                         slack                                 17.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 debounce_btn0_inst_0/btn_in_d_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/mario_display_inst/mario_y_move_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre_1 rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.209ns (53.704%)  route 0.180ns (46.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.687ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.559     0.604    debounce_btn0_inst_0/o_clk_1x
    SLICE_X30Y35         FDCE                                         r  debounce_btn0_inst_0/btn_in_d_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y35         FDCE (Prop_fdce_C_Q)         0.164     0.768 r  debounce_btn0_inst_0/btn_in_d_reg[3][3]/Q
                         net (fo=1, routed)           0.180     0.948    mario/mario_display_inst/mario_y_move_state_reg[0]_0[2]
    SLICE_X29Y35         LUT6 (Prop_lut6_I3_O)        0.045     0.993 r  mario/mario_display_inst/mario_y_move_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.993    mario/mario_display_inst/n_mario_y_move_state[0]
    SLICE_X29Y35         FDCE                                         r  mario/mario_display_inst/mario_y_move_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.826     0.687    mario/mario_display_inst/o_clk_1x
    SLICE_X29Y35         FDCE                                         r  mario/mario_display_inst/mario_y_move_state_reg[0]/C
                         clock pessimism             -0.068     0.619    
                         clock uncertainty            0.232     0.851    
    SLICE_X29Y35         FDCE (Hold_fdce_C_D)         0.091     0.942    mario/mario_display_inst/mario_y_move_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mario/mario_display_inst/mario_y_move_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/mario_display_inst/jump_size_index_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre_1 rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.710%)  route 0.221ns (54.290%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.687ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.559     0.604    mario/mario_display_inst/o_clk_1x
    SLICE_X29Y35         FDCE                                         r  mario/mario_display_inst/mario_y_move_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDCE (Prop_fdce_C_Q)         0.141     0.745 r  mario/mario_display_inst/mario_y_move_state_reg[0]/Q
                         net (fo=73, routed)          0.221     0.966    mario/mario_display_inst/mario_y_move_state[0]
    SLICE_X31Y35         LUT3 (Prop_lut3_I1_O)        0.045     1.011 r  mario/mario_display_inst/jump_size_index[8]_i_1/O
                         net (fo=1, routed)           0.000     1.011    mario/mario_display_inst/jump_size_index[8]
    SLICE_X31Y35         FDCE                                         r  mario/mario_display_inst/jump_size_index_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.826     0.687    mario/mario_display_inst/o_clk_1x
    SLICE_X31Y35         FDCE                                         r  mario/mario_display_inst/jump_size_index_reg[8]/C
                         clock pessimism             -0.068     0.619    
                         clock uncertainty            0.232     0.851    
    SLICE_X31Y35         FDCE (Hold_fdce_C_D)         0.107     0.958    mario/mario_display_inst/jump_size_index_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.011    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mario/coin_display_inst/random_inst/sreg0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/coin_display_inst/random_inst/sreg0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre_1 rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.517%)  route 0.196ns (54.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.547     0.592    mario/coin_display_inst/random_inst/o_clk_1x
    SLICE_X20Y25         FDRE                                         r  mario/coin_display_inst/random_inst/sreg0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y25         FDRE (Prop_fdre_C_Q)         0.164     0.756 r  mario/coin_display_inst/random_inst/sreg0_reg[10]/Q
                         net (fo=1, routed)           0.196     0.952    mario/coin_display_inst/random_inst/sreg0[10]
    SLICE_X21Y27         FDRE                                         r  mario/coin_display_inst/random_inst/sreg0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.817     0.678    mario/coin_display_inst/random_inst/o_clk_1x
    SLICE_X21Y27         FDRE                                         r  mario/coin_display_inst/random_inst/sreg0_reg[8]/C
                         clock pessimism             -0.070     0.608    
                         clock uncertainty            0.232     0.840    
    SLICE_X21Y27         FDRE (Hold_fdre_C_D)         0.055     0.895    mario/coin_display_inst/random_inst/sreg0_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 mario/goombas_display/goomba2_display/c_top_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba2_display/c_top_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre_1 rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.183ns (46.005%)  route 0.215ns (53.995%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.685ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.558     0.603    mario/goombas_display/goomba2_display/o_clk_1x
    SLICE_X9Y19          FDPE                                         r  mario/goombas_display/goomba2_display/c_top_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDPE (Prop_fdpe_C_Q)         0.141     0.744 r  mario/goombas_display/goomba2_display/c_top_reg[0]/Q
                         net (fo=30, routed)          0.215     0.958    mario/goombas_display/goomba2_display/Q[0]
    SLICE_X9Y19          LUT2 (Prop_lut2_I0_O)        0.042     1.000 r  mario/goombas_display/goomba2_display/c_top[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.000    mario/goombas_display/goomba2_display/c_top[1]_i_1__0_n_0
    SLICE_X9Y19          FDPE                                         r  mario/goombas_display/goomba2_display/c_top_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.824     0.685    mario/goombas_display/goomba2_display/o_clk_1x
    SLICE_X9Y19          FDPE                                         r  mario/goombas_display/goomba2_display/c_top_reg[1]/C
                         clock pessimism             -0.082     0.603    
                         clock uncertainty            0.232     0.835    
    SLICE_X9Y19          FDPE (Hold_fdpe_C_D)         0.107     0.942    mario/goombas_display/goomba2_display/c_top_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 mario/coin_display_inst/random_inst/sreg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/coin_display_inst/rand_ff_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre_1 rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.496%)  route 0.242ns (56.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.677ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.550     0.595    mario/coin_display_inst/random_inst/o_clk_1x
    SLICE_X22Y28         FDRE                                         r  mario/coin_display_inst/random_inst/sreg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y28         FDRE (Prop_fdre_C_Q)         0.141     0.736 r  mario/coin_display_inst/random_inst/sreg0_reg[0]/Q
                         net (fo=2, routed)           0.242     0.977    mario/coin_display_inst/random_inst/sreg0[0]
    SLICE_X24Y28         LUT3 (Prop_lut3_I0_O)        0.045     1.022 r  mario/coin_display_inst/random_inst/rand_ff[0]_i_1/O
                         net (fo=1, routed)           0.000     1.022    mario/coin_display_inst/random_inst_n_2
    SLICE_X24Y28         FDCE                                         r  mario/coin_display_inst/rand_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.816     0.677    mario/coin_display_inst/o_clk_1x
    SLICE_X24Y28         FDCE                                         r  mario/coin_display_inst/rand_ff_reg[0]/C
                         clock pessimism             -0.068     0.609    
                         clock uncertainty            0.232     0.841    
    SLICE_X24Y28         FDCE (Hold_fdce_C_D)         0.121     0.962    mario/coin_display_inst/rand_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 mario/goombas_display/goomba5_display/c_top_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/goomba_y_move_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre_1 rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.231ns (53.973%)  route 0.197ns (46.027%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.679ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.552     0.597    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y19         FDCE                                         r  mario/goombas_display/goomba5_display/c_top_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y19         FDCE (Prop_fdce_C_Q)         0.141     0.738 r  mario/goombas_display/goomba5_display/c_top_reg[4]/Q
                         net (fo=15, routed)          0.141     0.879    mario/goombas_display/goomba5_display/goomba_bar_ground_inst/Q[3]
    SLICE_X24Y19         LUT6 (Prop_lut6_I0_O)        0.045     0.924 f  mario/goombas_display/goomba5_display/goomba_bar_ground_inst/i_/goomba_y_move_state[0]_i_3/O
                         net (fo=1, routed)           0.056     0.980    mario/goombas_display/goomba5_display/goomba_bar_ground_inst_n_2
    SLICE_X24Y19         LUT6 (Prop_lut6_I3_O)        0.045     1.025 r  mario/goombas_display/goomba5_display/goomba_y_move_state[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.025    mario/goombas_display/goomba5_display/goomba5_display/
    SLICE_X24Y19         FDPE                                         r  mario/goombas_display/goomba5_display/goomba_y_move_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.818     0.679    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X24Y19         FDPE                                         r  mario/goombas_display/goomba5_display/goomba_y_move_state_reg[0]/C
                         clock pessimism             -0.068     0.611    
                         clock uncertainty            0.232     0.843    
    SLICE_X24Y19         FDPE (Hold_fdpe_C_D)         0.120     0.963    mario/goombas_display/goomba5_display/goomba_y_move_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 mario/mario_display_inst/size_varible_gen_counter_en_inst_1/o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/mario_display_inst/size_varible_gen_counter_en_inst_1/o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre_1 rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.227%)  route 0.200ns (51.773%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.679ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.553     0.598    mario/mario_display_inst/size_varible_gen_counter_en_inst_1/o_clk_1x
    SLICE_X26Y27         FDCE                                         r  mario/mario_display_inst/size_varible_gen_counter_en_inst_1/o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         FDCE (Prop_fdce_C_Q)         0.141     0.739 f  mario/mario_display_inst/size_varible_gen_counter_en_inst_1/o_reg[0]/Q
                         net (fo=4, routed)           0.200     0.938    mario/mario_display_inst/size_varible_gen_counter_en_inst_1/o_reg_n_0_[0]
    SLICE_X26Y27         LUT2 (Prop_lut2_I0_O)        0.045     0.983 r  mario/mario_display_inst/size_varible_gen_counter_en_inst_1/o[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.983    mario/mario_display_inst/size_varible_gen_counter_en_inst_1/o[0]_i_1__1_n_0
    SLICE_X26Y27         FDCE                                         r  mario/mario_display_inst/size_varible_gen_counter_en_inst_1/o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.818     0.679    mario/mario_display_inst/size_varible_gen_counter_en_inst_1/o_clk_1x
    SLICE_X26Y27         FDCE                                         r  mario/mario_display_inst/size_varible_gen_counter_en_inst_1/o_reg[0]/C
                         clock pessimism             -0.081     0.598    
                         clock uncertainty            0.232     0.830    
    SLICE_X26Y27         FDCE (Hold_fdce_C_D)         0.091     0.921    mario/mario_display_inst/size_varible_gen_counter_en_inst_1/o_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 mario/goombas_display/goomba3_display/gravity_size_index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba3_display/gravity_size_index_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre_1 rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.859%)  route 0.203ns (52.141%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.716ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.587     0.632    mario/goombas_display/goomba3_display/o_clk_1x
    SLICE_X37Y12         FDCE                                         r  mario/goombas_display/goomba3_display/gravity_size_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDCE (Prop_fdce_C_Q)         0.141     0.773 f  mario/goombas_display/goomba3_display/gravity_size_index_reg[0]/Q
                         net (fo=5, routed)           0.203     0.975    mario/goombas_display/goomba3_display/gravity_size_index_reg_n_0_[0]
    SLICE_X37Y12         LUT2 (Prop_lut2_I1_O)        0.045     1.020 r  mario/goombas_display/goomba3_display/gravity_size_index[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.020    mario/goombas_display/goomba3_display/gravity_size_index[0]_i_1__1_n_0
    SLICE_X37Y12         FDCE                                         r  mario/goombas_display/goomba3_display/gravity_size_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.855     0.716    mario/goombas_display/goomba3_display/o_clk_1x
    SLICE_X37Y12         FDCE                                         r  mario/goombas_display/goomba3_display/gravity_size_index_reg[0]/C
                         clock pessimism             -0.084     0.632    
                         clock uncertainty            0.232     0.864    
    SLICE_X37Y12         FDCE (Hold_fdce_C_D)         0.091     0.955    mario/goombas_display/goomba3_display/gravity_size_index_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 mario/coin_display_inst/random_inst/sreg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/coin_display_inst/random_inst/sreg0_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre_1 rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.234%)  route 0.218ns (60.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.550     0.595    mario/coin_display_inst/random_inst/o_clk_1x
    SLICE_X21Y27         FDRE                                         r  mario/coin_display_inst/random_inst/sreg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y27         FDRE (Prop_fdre_C_Q)         0.141     0.736 r  mario/coin_display_inst/random_inst/sreg0_reg[6]/Q
                         net (fo=1, routed)           0.218     0.954    mario/coin_display_inst/random_inst/sreg0[6]
    SLICE_X21Y27         FDSE                                         r  mario/coin_display_inst/random_inst/sreg0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.817     0.678    mario/coin_display_inst/random_inst/o_clk_1x
    SLICE_X21Y27         FDSE                                         r  mario/coin_display_inst/random_inst/sreg0_reg[4]/C
                         clock pessimism             -0.083     0.595    
                         clock uncertainty            0.232     0.827    
    SLICE_X21Y27         FDSE (Hold_fdse_C_D)         0.061     0.888    mario/coin_display_inst/random_inst/sreg0_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 goomba2_display/size_varible_gen_counter_en_inst_0/o_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            goomba2_display/size_varible_gen_counter_en_inst_0/o_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_1x_pre_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre_1 rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.273ns (62.999%)  route 0.160ns (37.001%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.693ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.564     0.609    pix_clk
    SLICE_X10Y10         FDCE                                         r  goomba2_display/size_varible_gen_counter_en_inst_0/o_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDCE (Prop_fdce_C_Q)         0.164     0.773 r  goomba2_display/size_varible_gen_counter_en_inst_0/o_reg[23]/Q
                         net (fo=4, routed)           0.160     0.933    mario/goombas_display/goomba2_display/size_varible_gen_counter_en_inst_0/o_reg_0[23]
    SLICE_X10Y10         LUT2 (Prop_lut2_I0_O)        0.045     0.978 r  mario/goombas_display/goomba2_display/size_varible_gen_counter_en_inst_0/o[20]_i_2__0/O
                         net (fo=1, routed)           0.000     0.978    mario/goombas_display/goomba2_display/size_varible_gen_counter_en_inst_0/o[20]_i_2__0_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.042 r  mario/goombas_display/goomba2_display/size_varible_gen_counter_en_inst_0/o_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.042    mario_n_55
    SLICE_X10Y10         FDCE                                         r  goomba2_display/size_varible_gen_counter_en_inst_0/o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.832     0.693    pix_clk
    SLICE_X10Y10         FDCE                                         r  goomba2_display/size_varible_gen_counter_en_inst_0/o_reg[23]/C
                         clock pessimism             -0.084     0.609    
                         clock uncertainty            0.232     0.841    
    SLICE_X10Y10         FDCE (Hold_fdce_C_D)         0.134     0.975    goomba2_display/size_varible_gen_counter_en_inst_0/o_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.067    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_1x_pre
  To Clock:  clk_1x_pre

Setup :            0  Failing Endpoints,  Worst Slack       31.244ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.640ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.244ns  (required time - arrival time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/gravity_size_index_reg[0]/CLR
                            (recovery check against rising-edge clock clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre rise@39.683ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        7.560ns  (logic 0.952ns (12.593%)  route 6.608ns (87.407%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 41.607 - 39.683 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Uncertainty:      0.457ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.912ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.658     2.928    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y18         FDPE                                         r  mario/goombas_display/goomba5_display/c_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDPE (Prop_fdpe_C_Q)         0.456     3.384 r  mario/goombas_display/goomba5_display/c_left_reg[0]/Q
                         net (fo=20, routed)          2.077     5.461    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[0]
    SLICE_X20Y18         LUT6 (Prop_lut6_I2_O)        0.124     5.585 r  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3/O
                         net (fo=1, routed)           0.499     6.084    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3_n_0
    SLICE_X20Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.208 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_7__3/O
                         net (fo=2, routed)           1.172     7.380    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/c_left_reg[6]
    SLICE_X20Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.504 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.588     8.093    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.217 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          2.271    10.488    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X25Y9          FDCE                                         f  mario/goombas_display/goomba5_display/gravity_size_index_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.493    41.607    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X25Y9          FDCE                                         r  mario/goombas_display/goomba5_display/gravity_size_index_reg[0]/C
                         clock pessimism              0.988    42.595    
                         clock uncertainty           -0.457    42.137    
    SLICE_X25Y9          FDCE (Recov_fdce_C_CLR)     -0.405    41.732    mario/goombas_display/goomba5_display/gravity_size_index_reg[0]
  -------------------------------------------------------------------
                         required time                         41.732    
                         arrival time                         -10.488    
  -------------------------------------------------------------------
                         slack                                 31.244    

Slack (MET) :             31.244ns  (required time - arrival time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/gravity_size_index_reg[1]/CLR
                            (recovery check against rising-edge clock clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre rise@39.683ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        7.560ns  (logic 0.952ns (12.593%)  route 6.608ns (87.407%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 41.607 - 39.683 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Uncertainty:      0.457ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.912ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.658     2.928    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y18         FDPE                                         r  mario/goombas_display/goomba5_display/c_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDPE (Prop_fdpe_C_Q)         0.456     3.384 r  mario/goombas_display/goomba5_display/c_left_reg[0]/Q
                         net (fo=20, routed)          2.077     5.461    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[0]
    SLICE_X20Y18         LUT6 (Prop_lut6_I2_O)        0.124     5.585 r  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3/O
                         net (fo=1, routed)           0.499     6.084    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3_n_0
    SLICE_X20Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.208 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_7__3/O
                         net (fo=2, routed)           1.172     7.380    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/c_left_reg[6]
    SLICE_X20Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.504 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.588     8.093    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.217 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          2.271    10.488    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X25Y9          FDCE                                         f  mario/goombas_display/goomba5_display/gravity_size_index_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.493    41.607    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X25Y9          FDCE                                         r  mario/goombas_display/goomba5_display/gravity_size_index_reg[1]/C
                         clock pessimism              0.988    42.595    
                         clock uncertainty           -0.457    42.137    
    SLICE_X25Y9          FDCE (Recov_fdce_C_CLR)     -0.405    41.732    mario/goombas_display/goomba5_display/gravity_size_index_reg[1]
  -------------------------------------------------------------------
                         required time                         41.732    
                         arrival time                         -10.488    
  -------------------------------------------------------------------
                         slack                                 31.244    

Slack (MET) :             31.392ns  (required time - arrival time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/gravity_size_index_reg[2]/CLR
                            (recovery check against rising-edge clock clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre rise@39.683ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        7.412ns  (logic 0.952ns (12.844%)  route 6.460ns (87.156%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 41.607 - 39.683 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Uncertainty:      0.457ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.912ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.658     2.928    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y18         FDPE                                         r  mario/goombas_display/goomba5_display/c_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDPE (Prop_fdpe_C_Q)         0.456     3.384 r  mario/goombas_display/goomba5_display/c_left_reg[0]/Q
                         net (fo=20, routed)          2.077     5.461    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[0]
    SLICE_X20Y18         LUT6 (Prop_lut6_I2_O)        0.124     5.585 r  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3/O
                         net (fo=1, routed)           0.499     6.084    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3_n_0
    SLICE_X20Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.208 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_7__3/O
                         net (fo=2, routed)           1.172     7.380    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/c_left_reg[6]
    SLICE_X20Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.504 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.588     8.093    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.217 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          2.123    10.340    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X23Y10         FDCE                                         f  mario/goombas_display/goomba5_display/gravity_size_index_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.493    41.607    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y10         FDCE                                         r  mario/goombas_display/goomba5_display/gravity_size_index_reg[2]/C
                         clock pessimism              0.988    42.595    
                         clock uncertainty           -0.457    42.137    
    SLICE_X23Y10         FDCE (Recov_fdce_C_CLR)     -0.405    41.732    mario/goombas_display/goomba5_display/gravity_size_index_reg[2]
  -------------------------------------------------------------------
                         required time                         41.732    
                         arrival time                         -10.340    
  -------------------------------------------------------------------
                         slack                                 31.392    

Slack (MET) :             31.392ns  (required time - arrival time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/gravity_size_index_reg[4]/CLR
                            (recovery check against rising-edge clock clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre rise@39.683ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        7.412ns  (logic 0.952ns (12.844%)  route 6.460ns (87.156%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 41.607 - 39.683 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Uncertainty:      0.457ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.912ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.658     2.928    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y18         FDPE                                         r  mario/goombas_display/goomba5_display/c_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDPE (Prop_fdpe_C_Q)         0.456     3.384 r  mario/goombas_display/goomba5_display/c_left_reg[0]/Q
                         net (fo=20, routed)          2.077     5.461    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[0]
    SLICE_X20Y18         LUT6 (Prop_lut6_I2_O)        0.124     5.585 r  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3/O
                         net (fo=1, routed)           0.499     6.084    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3_n_0
    SLICE_X20Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.208 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_7__3/O
                         net (fo=2, routed)           1.172     7.380    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/c_left_reg[6]
    SLICE_X20Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.504 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.588     8.093    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.217 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          2.123    10.340    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X23Y10         FDCE                                         f  mario/goombas_display/goomba5_display/gravity_size_index_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.493    41.607    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y10         FDCE                                         r  mario/goombas_display/goomba5_display/gravity_size_index_reg[4]/C
                         clock pessimism              0.988    42.595    
                         clock uncertainty           -0.457    42.137    
    SLICE_X23Y10         FDCE (Recov_fdce_C_CLR)     -0.405    41.732    mario/goombas_display/goomba5_display/gravity_size_index_reg[4]
  -------------------------------------------------------------------
                         required time                         41.732    
                         arrival time                         -10.340    
  -------------------------------------------------------------------
                         slack                                 31.392    

Slack (MET) :             31.392ns  (required time - arrival time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/gravity_size_index_reg[6]/CLR
                            (recovery check against rising-edge clock clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre rise@39.683ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        7.412ns  (logic 0.952ns (12.844%)  route 6.460ns (87.156%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 41.607 - 39.683 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Uncertainty:      0.457ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.912ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.658     2.928    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y18         FDPE                                         r  mario/goombas_display/goomba5_display/c_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDPE (Prop_fdpe_C_Q)         0.456     3.384 r  mario/goombas_display/goomba5_display/c_left_reg[0]/Q
                         net (fo=20, routed)          2.077     5.461    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[0]
    SLICE_X20Y18         LUT6 (Prop_lut6_I2_O)        0.124     5.585 r  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3/O
                         net (fo=1, routed)           0.499     6.084    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3_n_0
    SLICE_X20Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.208 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_7__3/O
                         net (fo=2, routed)           1.172     7.380    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/c_left_reg[6]
    SLICE_X20Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.504 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.588     8.093    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.217 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          2.123    10.340    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X23Y10         FDCE                                         f  mario/goombas_display/goomba5_display/gravity_size_index_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.493    41.607    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y10         FDCE                                         r  mario/goombas_display/goomba5_display/gravity_size_index_reg[6]/C
                         clock pessimism              0.988    42.595    
                         clock uncertainty           -0.457    42.137    
    SLICE_X23Y10         FDCE (Recov_fdce_C_CLR)     -0.405    41.732    mario/goombas_display/goomba5_display/gravity_size_index_reg[6]
  -------------------------------------------------------------------
                         required time                         41.732    
                         arrival time                         -10.340    
  -------------------------------------------------------------------
                         slack                                 31.392    

Slack (MET) :             31.392ns  (required time - arrival time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/gravity_size_index_reg[7]/CLR
                            (recovery check against rising-edge clock clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre rise@39.683ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        7.412ns  (logic 0.952ns (12.844%)  route 6.460ns (87.156%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 41.607 - 39.683 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Uncertainty:      0.457ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.912ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.658     2.928    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y18         FDPE                                         r  mario/goombas_display/goomba5_display/c_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDPE (Prop_fdpe_C_Q)         0.456     3.384 r  mario/goombas_display/goomba5_display/c_left_reg[0]/Q
                         net (fo=20, routed)          2.077     5.461    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[0]
    SLICE_X20Y18         LUT6 (Prop_lut6_I2_O)        0.124     5.585 r  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3/O
                         net (fo=1, routed)           0.499     6.084    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3_n_0
    SLICE_X20Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.208 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_7__3/O
                         net (fo=2, routed)           1.172     7.380    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/c_left_reg[6]
    SLICE_X20Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.504 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.588     8.093    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.217 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          2.123    10.340    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X23Y10         FDCE                                         f  mario/goombas_display/goomba5_display/gravity_size_index_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.493    41.607    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y10         FDCE                                         r  mario/goombas_display/goomba5_display/gravity_size_index_reg[7]/C
                         clock pessimism              0.988    42.595    
                         clock uncertainty           -0.457    42.137    
    SLICE_X23Y10         FDCE (Recov_fdce_C_CLR)     -0.405    41.732    mario/goombas_display/goomba5_display/gravity_size_index_reg[7]
  -------------------------------------------------------------------
                         required time                         41.732    
                         arrival time                         -10.340    
  -------------------------------------------------------------------
                         slack                                 31.392    

Slack (MET) :             31.392ns  (required time - arrival time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/gravity_size_index_reg[8]/CLR
                            (recovery check against rising-edge clock clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre rise@39.683ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        7.412ns  (logic 0.952ns (12.844%)  route 6.460ns (87.156%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 41.607 - 39.683 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Uncertainty:      0.457ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.912ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.658     2.928    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y18         FDPE                                         r  mario/goombas_display/goomba5_display/c_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDPE (Prop_fdpe_C_Q)         0.456     3.384 r  mario/goombas_display/goomba5_display/c_left_reg[0]/Q
                         net (fo=20, routed)          2.077     5.461    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[0]
    SLICE_X20Y18         LUT6 (Prop_lut6_I2_O)        0.124     5.585 r  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3/O
                         net (fo=1, routed)           0.499     6.084    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3_n_0
    SLICE_X20Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.208 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_7__3/O
                         net (fo=2, routed)           1.172     7.380    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/c_left_reg[6]
    SLICE_X20Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.504 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.588     8.093    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.217 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          2.123    10.340    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X23Y10         FDCE                                         f  mario/goombas_display/goomba5_display/gravity_size_index_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.493    41.607    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y10         FDCE                                         r  mario/goombas_display/goomba5_display/gravity_size_index_reg[8]/C
                         clock pessimism              0.988    42.595    
                         clock uncertainty           -0.457    42.137    
    SLICE_X23Y10         FDCE (Recov_fdce_C_CLR)     -0.405    41.732    mario/goombas_display/goomba5_display/gravity_size_index_reg[8]
  -------------------------------------------------------------------
                         required time                         41.732    
                         arrival time                         -10.340    
  -------------------------------------------------------------------
                         slack                                 31.392    

Slack (MET) :             31.392ns  (required time - arrival time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/gravity_size_index_reg[9]/CLR
                            (recovery check against rising-edge clock clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre rise@39.683ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        7.412ns  (logic 0.952ns (12.844%)  route 6.460ns (87.156%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 41.607 - 39.683 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Uncertainty:      0.457ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.912ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.658     2.928    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y18         FDPE                                         r  mario/goombas_display/goomba5_display/c_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDPE (Prop_fdpe_C_Q)         0.456     3.384 r  mario/goombas_display/goomba5_display/c_left_reg[0]/Q
                         net (fo=20, routed)          2.077     5.461    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[0]
    SLICE_X20Y18         LUT6 (Prop_lut6_I2_O)        0.124     5.585 r  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3/O
                         net (fo=1, routed)           0.499     6.084    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3_n_0
    SLICE_X20Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.208 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_7__3/O
                         net (fo=2, routed)           1.172     7.380    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/c_left_reg[6]
    SLICE_X20Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.504 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.588     8.093    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.217 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          2.123    10.340    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X23Y10         FDCE                                         f  mario/goombas_display/goomba5_display/gravity_size_index_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.493    41.607    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y10         FDCE                                         r  mario/goombas_display/goomba5_display/gravity_size_index_reg[9]/C
                         clock pessimism              0.988    42.595    
                         clock uncertainty           -0.457    42.137    
    SLICE_X23Y10         FDCE (Recov_fdce_C_CLR)     -0.405    41.732    mario/goombas_display/goomba5_display/gravity_size_index_reg[9]
  -------------------------------------------------------------------
                         required time                         41.732    
                         arrival time                         -10.340    
  -------------------------------------------------------------------
                         slack                                 31.392    

Slack (MET) :             31.438ns  (required time - arrival time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/gravity_size_index_reg[3]/PRE
                            (recovery check against rising-edge clock clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre rise@39.683ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        7.412ns  (logic 0.952ns (12.844%)  route 6.460ns (87.156%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 41.607 - 39.683 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Uncertainty:      0.457ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.912ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.658     2.928    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y18         FDPE                                         r  mario/goombas_display/goomba5_display/c_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDPE (Prop_fdpe_C_Q)         0.456     3.384 r  mario/goombas_display/goomba5_display/c_left_reg[0]/Q
                         net (fo=20, routed)          2.077     5.461    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[0]
    SLICE_X20Y18         LUT6 (Prop_lut6_I2_O)        0.124     5.585 r  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3/O
                         net (fo=1, routed)           0.499     6.084    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3_n_0
    SLICE_X20Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.208 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_7__3/O
                         net (fo=2, routed)           1.172     7.380    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/c_left_reg[6]
    SLICE_X20Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.504 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.588     8.093    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.217 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          2.123    10.340    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X23Y10         FDPE                                         f  mario/goombas_display/goomba5_display/gravity_size_index_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.493    41.607    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y10         FDPE                                         r  mario/goombas_display/goomba5_display/gravity_size_index_reg[3]/C
                         clock pessimism              0.988    42.595    
                         clock uncertainty           -0.457    42.137    
    SLICE_X23Y10         FDPE (Recov_fdpe_C_PRE)     -0.359    41.778    mario/goombas_display/goomba5_display/gravity_size_index_reg[3]
  -------------------------------------------------------------------
                         required time                         41.778    
                         arrival time                         -10.340    
  -------------------------------------------------------------------
                         slack                                 31.438    

Slack (MET) :             31.438ns  (required time - arrival time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/gravity_size_index_reg[5]/PRE
                            (recovery check against rising-edge clock clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre rise@39.683ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        7.412ns  (logic 0.952ns (12.844%)  route 6.460ns (87.156%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 41.607 - 39.683 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Uncertainty:      0.457ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.912ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.658     2.928    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y18         FDPE                                         r  mario/goombas_display/goomba5_display/c_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDPE (Prop_fdpe_C_Q)         0.456     3.384 r  mario/goombas_display/goomba5_display/c_left_reg[0]/Q
                         net (fo=20, routed)          2.077     5.461    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[0]
    SLICE_X20Y18         LUT6 (Prop_lut6_I2_O)        0.124     5.585 r  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3/O
                         net (fo=1, routed)           0.499     6.084    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3_n_0
    SLICE_X20Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.208 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_7__3/O
                         net (fo=2, routed)           1.172     7.380    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/c_left_reg[6]
    SLICE_X20Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.504 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.588     8.093    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.217 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          2.123    10.340    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X23Y10         FDPE                                         f  mario/goombas_display/goomba5_display/gravity_size_index_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.493    41.607    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y10         FDPE                                         r  mario/goombas_display/goomba5_display/gravity_size_index_reg[5]/C
                         clock pessimism              0.988    42.595    
                         clock uncertainty           -0.457    42.137    
    SLICE_X23Y10         FDPE (Recov_fdpe_C_PRE)     -0.359    41.778    mario/goombas_display/goomba5_display/gravity_size_index_reg[5]
  -------------------------------------------------------------------
                         required time                         41.778    
                         arrival time                         -10.340    
  -------------------------------------------------------------------
                         slack                                 31.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/c_top_reg[0]/PRE
                            (removal check against rising-edge clock clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.231ns (28.718%)  route 0.573ns (71.282%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    -0.179ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.553     0.598    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X18Y21         FDCE                                         r  mario/goombas_display/goomba5_display/c_left_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.141     0.739 r  mario/goombas_display/goomba5_display/c_left_reg[8]/Q
                         net (fo=19, routed)          0.175     0.914    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[8]
    SLICE_X20Y20         LUT6 (Prop_lut6_I3_O)        0.045     0.959 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.208     1.167    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.045     1.212 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          0.190     1.402    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X22Y20         FDPE                                         f  mario/goombas_display/goomba5_display/c_top_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.817     0.678    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X22Y20         FDPE                                         r  mario/goombas_display/goomba5_display/c_top_reg[0]/C
                         clock pessimism              0.179     0.857    
    SLICE_X22Y20         FDPE (Remov_fdpe_C_PRE)     -0.095     0.762    mario/goombas_display/goomba5_display/c_top_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/c_top_reg[1]/PRE
                            (removal check against rising-edge clock clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.231ns (28.718%)  route 0.573ns (71.282%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    -0.179ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.553     0.598    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X18Y21         FDCE                                         r  mario/goombas_display/goomba5_display/c_left_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.141     0.739 r  mario/goombas_display/goomba5_display/c_left_reg[8]/Q
                         net (fo=19, routed)          0.175     0.914    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[8]
    SLICE_X20Y20         LUT6 (Prop_lut6_I3_O)        0.045     0.959 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.208     1.167    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.045     1.212 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          0.190     1.402    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X22Y20         FDPE                                         f  mario/goombas_display/goomba5_display/c_top_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.817     0.678    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X22Y20         FDPE                                         r  mario/goombas_display/goomba5_display/c_top_reg[1]/C
                         clock pessimism              0.179     0.857    
    SLICE_X22Y20         FDPE (Remov_fdpe_C_PRE)     -0.095     0.762    mario/goombas_display/goomba5_display/c_top_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/c_top_reg[5]/PRE
                            (removal check against rising-edge clock clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.231ns (28.718%)  route 0.573ns (71.282%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    -0.179ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.553     0.598    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X18Y21         FDCE                                         r  mario/goombas_display/goomba5_display/c_left_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.141     0.739 r  mario/goombas_display/goomba5_display/c_left_reg[8]/Q
                         net (fo=19, routed)          0.175     0.914    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[8]
    SLICE_X20Y20         LUT6 (Prop_lut6_I3_O)        0.045     0.959 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.208     1.167    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.045     1.212 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          0.190     1.402    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X22Y20         FDPE                                         f  mario/goombas_display/goomba5_display/c_top_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.817     0.678    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X22Y20         FDPE                                         r  mario/goombas_display/goomba5_display/c_top_reg[5]/C
                         clock pessimism              0.179     0.857    
    SLICE_X22Y20         FDPE (Remov_fdpe_C_PRE)     -0.095     0.762    mario/goombas_display/goomba5_display/c_top_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 mario/goombas_display/goomba3_display/goomba_y_move_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[24]/CLR
                            (removal check against rising-edge clock clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.186ns (22.695%)  route 0.634ns (77.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.682ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.179ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.551     0.596    mario/goombas_display/goomba3_display/o_clk_1x
    SLICE_X19Y23         FDPE                                         r  mario/goombas_display/goomba3_display/goomba_y_move_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDPE (Prop_fdpe_C_Q)         0.141     0.737 r  mario/goombas_display/goomba3_display/goomba_y_move_state_reg[0]/Q
                         net (fo=35, routed)          0.210     0.947    mario/goombas_display/goomba3_display/size_varible_gen_counter_en_inst_0/c_top_reg[0]
    SLICE_X19Y23         LUT6 (Prop_lut6_I5_O)        0.045     0.992 f  mario/goombas_display/goomba3_display/size_varible_gen_counter_en_inst_0/o[0]_i_2__2/O
                         net (fo=32, routed)          0.424     1.415    mario_n_451
    SLICE_X33Y19         FDCE                                         f  goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.821     0.682    pix_clk
    SLICE_X33Y19         FDCE                                         r  goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[24]/C
                         clock pessimism              0.179     0.861    
    SLICE_X33Y19         FDCE (Remov_fdce_C_CLR)     -0.092     0.769    goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 mario/goombas_display/goomba3_display/goomba_y_move_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[25]/CLR
                            (removal check against rising-edge clock clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.186ns (22.695%)  route 0.634ns (77.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.682ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.179ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.551     0.596    mario/goombas_display/goomba3_display/o_clk_1x
    SLICE_X19Y23         FDPE                                         r  mario/goombas_display/goomba3_display/goomba_y_move_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDPE (Prop_fdpe_C_Q)         0.141     0.737 r  mario/goombas_display/goomba3_display/goomba_y_move_state_reg[0]/Q
                         net (fo=35, routed)          0.210     0.947    mario/goombas_display/goomba3_display/size_varible_gen_counter_en_inst_0/c_top_reg[0]
    SLICE_X19Y23         LUT6 (Prop_lut6_I5_O)        0.045     0.992 f  mario/goombas_display/goomba3_display/size_varible_gen_counter_en_inst_0/o[0]_i_2__2/O
                         net (fo=32, routed)          0.424     1.415    mario_n_451
    SLICE_X33Y19         FDCE                                         f  goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.821     0.682    pix_clk
    SLICE_X33Y19         FDCE                                         r  goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[25]/C
                         clock pessimism              0.179     0.861    
    SLICE_X33Y19         FDCE (Remov_fdce_C_CLR)     -0.092     0.769    goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 mario/goombas_display/goomba3_display/goomba_y_move_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[26]/CLR
                            (removal check against rising-edge clock clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.186ns (22.695%)  route 0.634ns (77.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.682ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.179ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.551     0.596    mario/goombas_display/goomba3_display/o_clk_1x
    SLICE_X19Y23         FDPE                                         r  mario/goombas_display/goomba3_display/goomba_y_move_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDPE (Prop_fdpe_C_Q)         0.141     0.737 r  mario/goombas_display/goomba3_display/goomba_y_move_state_reg[0]/Q
                         net (fo=35, routed)          0.210     0.947    mario/goombas_display/goomba3_display/size_varible_gen_counter_en_inst_0/c_top_reg[0]
    SLICE_X19Y23         LUT6 (Prop_lut6_I5_O)        0.045     0.992 f  mario/goombas_display/goomba3_display/size_varible_gen_counter_en_inst_0/o[0]_i_2__2/O
                         net (fo=32, routed)          0.424     1.415    mario_n_451
    SLICE_X33Y19         FDCE                                         f  goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.821     0.682    pix_clk
    SLICE_X33Y19         FDCE                                         r  goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[26]/C
                         clock pessimism              0.179     0.861    
    SLICE_X33Y19         FDCE (Remov_fdce_C_CLR)     -0.092     0.769    goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 mario/goombas_display/goomba3_display/goomba_y_move_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[27]/CLR
                            (removal check against rising-edge clock clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.186ns (22.695%)  route 0.634ns (77.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.682ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.179ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.551     0.596    mario/goombas_display/goomba3_display/o_clk_1x
    SLICE_X19Y23         FDPE                                         r  mario/goombas_display/goomba3_display/goomba_y_move_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDPE (Prop_fdpe_C_Q)         0.141     0.737 r  mario/goombas_display/goomba3_display/goomba_y_move_state_reg[0]/Q
                         net (fo=35, routed)          0.210     0.947    mario/goombas_display/goomba3_display/size_varible_gen_counter_en_inst_0/c_top_reg[0]
    SLICE_X19Y23         LUT6 (Prop_lut6_I5_O)        0.045     0.992 f  mario/goombas_display/goomba3_display/size_varible_gen_counter_en_inst_0/o[0]_i_2__2/O
                         net (fo=32, routed)          0.424     1.415    mario_n_451
    SLICE_X33Y19         FDCE                                         f  goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.821     0.682    pix_clk
    SLICE_X33Y19         FDCE                                         r  goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[27]/C
                         clock pessimism              0.179     0.861    
    SLICE_X33Y19         FDCE (Remov_fdce_C_CLR)     -0.092     0.769    goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/c_top_reg[6]/CLR
                            (removal check against rising-edge clock clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.231ns (26.864%)  route 0.629ns (73.136%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    -0.179ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.553     0.598    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X18Y21         FDCE                                         r  mario/goombas_display/goomba5_display/c_left_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.141     0.739 r  mario/goombas_display/goomba5_display/c_left_reg[8]/Q
                         net (fo=19, routed)          0.175     0.914    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[8]
    SLICE_X20Y20         LUT6 (Prop_lut6_I3_O)        0.045     0.959 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.208     1.167    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.045     1.212 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          0.245     1.458    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X25Y20         FDCE                                         f  mario/goombas_display/goomba5_display/c_top_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.817     0.678    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X25Y20         FDCE                                         r  mario/goombas_display/goomba5_display/c_top_reg[6]/C
                         clock pessimism              0.179     0.857    
    SLICE_X25Y20         FDCE (Remov_fdce_C_CLR)     -0.092     0.765    mario/goombas_display/goomba5_display/c_top_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/c_top_reg[7]/CLR
                            (removal check against rising-edge clock clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.231ns (26.864%)  route 0.629ns (73.136%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    -0.179ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.553     0.598    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X18Y21         FDCE                                         r  mario/goombas_display/goomba5_display/c_left_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.141     0.739 r  mario/goombas_display/goomba5_display/c_left_reg[8]/Q
                         net (fo=19, routed)          0.175     0.914    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[8]
    SLICE_X20Y20         LUT6 (Prop_lut6_I3_O)        0.045     0.959 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.208     1.167    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.045     1.212 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          0.245     1.458    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X25Y20         FDCE                                         f  mario/goombas_display/goomba5_display/c_top_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.817     0.678    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X25Y20         FDCE                                         r  mario/goombas_display/goomba5_display/c_top_reg[7]/C
                         clock pessimism              0.179     0.857    
    SLICE_X25Y20         FDCE (Remov_fdce_C_CLR)     -0.092     0.765    mario/goombas_display/goomba5_display/c_top_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/c_top_reg[8]/CLR
                            (removal check against rising-edge clock clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.231ns (26.864%)  route 0.629ns (73.136%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    -0.179ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.553     0.598    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X18Y21         FDCE                                         r  mario/goombas_display/goomba5_display/c_left_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.141     0.739 r  mario/goombas_display/goomba5_display/c_left_reg[8]/Q
                         net (fo=19, routed)          0.175     0.914    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[8]
    SLICE_X20Y20         LUT6 (Prop_lut6_I3_O)        0.045     0.959 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.208     1.167    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.045     1.212 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          0.245     1.458    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X25Y20         FDCE                                         f  mario/goombas_display/goomba5_display/c_top_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.817     0.678    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X25Y20         FDCE                                         r  mario/goombas_display/goomba5_display/c_top_reg[8]/C
                         clock pessimism              0.179     0.857    
    SLICE_X25Y20         FDCE (Remov_fdce_C_CLR)     -0.092     0.765    mario/goombas_display/goomba5_display/c_top_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.692    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_1x_pre_1
  To Clock:  clk_1x_pre

Setup :            0  Failing Endpoints,  Worst Slack       31.470ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.470ns  (required time - arrival time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/gravity_size_index_reg[0]/CLR
                            (recovery check against rising-edge clock clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre rise@39.683ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        7.560ns  (logic 0.952ns (12.593%)  route 6.608ns (87.407%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 41.607 - 39.683 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.658     2.928    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y18         FDPE                                         r  mario/goombas_display/goomba5_display/c_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDPE (Prop_fdpe_C_Q)         0.456     3.384 r  mario/goombas_display/goomba5_display/c_left_reg[0]/Q
                         net (fo=20, routed)          2.077     5.461    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[0]
    SLICE_X20Y18         LUT6 (Prop_lut6_I2_O)        0.124     5.585 r  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3/O
                         net (fo=1, routed)           0.499     6.084    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3_n_0
    SLICE_X20Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.208 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_7__3/O
                         net (fo=2, routed)           1.172     7.380    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/c_left_reg[6]
    SLICE_X20Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.504 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.588     8.093    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.217 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          2.271    10.488    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X25Y9          FDCE                                         f  mario/goombas_display/goomba5_display/gravity_size_index_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.493    41.607    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X25Y9          FDCE                                         r  mario/goombas_display/goomba5_display/gravity_size_index_reg[0]/C
                         clock pessimism              0.988    42.595    
                         clock uncertainty           -0.232    42.363    
    SLICE_X25Y9          FDCE (Recov_fdce_C_CLR)     -0.405    41.958    mario/goombas_display/goomba5_display/gravity_size_index_reg[0]
  -------------------------------------------------------------------
                         required time                         41.958    
                         arrival time                         -10.488    
  -------------------------------------------------------------------
                         slack                                 31.470    

Slack (MET) :             31.470ns  (required time - arrival time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/gravity_size_index_reg[1]/CLR
                            (recovery check against rising-edge clock clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre rise@39.683ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        7.560ns  (logic 0.952ns (12.593%)  route 6.608ns (87.407%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 41.607 - 39.683 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.658     2.928    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y18         FDPE                                         r  mario/goombas_display/goomba5_display/c_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDPE (Prop_fdpe_C_Q)         0.456     3.384 r  mario/goombas_display/goomba5_display/c_left_reg[0]/Q
                         net (fo=20, routed)          2.077     5.461    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[0]
    SLICE_X20Y18         LUT6 (Prop_lut6_I2_O)        0.124     5.585 r  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3/O
                         net (fo=1, routed)           0.499     6.084    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3_n_0
    SLICE_X20Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.208 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_7__3/O
                         net (fo=2, routed)           1.172     7.380    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/c_left_reg[6]
    SLICE_X20Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.504 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.588     8.093    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.217 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          2.271    10.488    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X25Y9          FDCE                                         f  mario/goombas_display/goomba5_display/gravity_size_index_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.493    41.607    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X25Y9          FDCE                                         r  mario/goombas_display/goomba5_display/gravity_size_index_reg[1]/C
                         clock pessimism              0.988    42.595    
                         clock uncertainty           -0.232    42.363    
    SLICE_X25Y9          FDCE (Recov_fdce_C_CLR)     -0.405    41.958    mario/goombas_display/goomba5_display/gravity_size_index_reg[1]
  -------------------------------------------------------------------
                         required time                         41.958    
                         arrival time                         -10.488    
  -------------------------------------------------------------------
                         slack                                 31.470    

Slack (MET) :             31.617ns  (required time - arrival time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/gravity_size_index_reg[2]/CLR
                            (recovery check against rising-edge clock clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre rise@39.683ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        7.412ns  (logic 0.952ns (12.844%)  route 6.460ns (87.156%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 41.607 - 39.683 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.658     2.928    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y18         FDPE                                         r  mario/goombas_display/goomba5_display/c_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDPE (Prop_fdpe_C_Q)         0.456     3.384 r  mario/goombas_display/goomba5_display/c_left_reg[0]/Q
                         net (fo=20, routed)          2.077     5.461    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[0]
    SLICE_X20Y18         LUT6 (Prop_lut6_I2_O)        0.124     5.585 r  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3/O
                         net (fo=1, routed)           0.499     6.084    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3_n_0
    SLICE_X20Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.208 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_7__3/O
                         net (fo=2, routed)           1.172     7.380    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/c_left_reg[6]
    SLICE_X20Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.504 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.588     8.093    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.217 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          2.123    10.340    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X23Y10         FDCE                                         f  mario/goombas_display/goomba5_display/gravity_size_index_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.493    41.607    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y10         FDCE                                         r  mario/goombas_display/goomba5_display/gravity_size_index_reg[2]/C
                         clock pessimism              0.988    42.595    
                         clock uncertainty           -0.232    42.363    
    SLICE_X23Y10         FDCE (Recov_fdce_C_CLR)     -0.405    41.958    mario/goombas_display/goomba5_display/gravity_size_index_reg[2]
  -------------------------------------------------------------------
                         required time                         41.958    
                         arrival time                         -10.340    
  -------------------------------------------------------------------
                         slack                                 31.617    

Slack (MET) :             31.617ns  (required time - arrival time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/gravity_size_index_reg[4]/CLR
                            (recovery check against rising-edge clock clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre rise@39.683ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        7.412ns  (logic 0.952ns (12.844%)  route 6.460ns (87.156%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 41.607 - 39.683 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.658     2.928    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y18         FDPE                                         r  mario/goombas_display/goomba5_display/c_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDPE (Prop_fdpe_C_Q)         0.456     3.384 r  mario/goombas_display/goomba5_display/c_left_reg[0]/Q
                         net (fo=20, routed)          2.077     5.461    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[0]
    SLICE_X20Y18         LUT6 (Prop_lut6_I2_O)        0.124     5.585 r  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3/O
                         net (fo=1, routed)           0.499     6.084    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3_n_0
    SLICE_X20Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.208 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_7__3/O
                         net (fo=2, routed)           1.172     7.380    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/c_left_reg[6]
    SLICE_X20Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.504 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.588     8.093    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.217 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          2.123    10.340    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X23Y10         FDCE                                         f  mario/goombas_display/goomba5_display/gravity_size_index_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.493    41.607    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y10         FDCE                                         r  mario/goombas_display/goomba5_display/gravity_size_index_reg[4]/C
                         clock pessimism              0.988    42.595    
                         clock uncertainty           -0.232    42.363    
    SLICE_X23Y10         FDCE (Recov_fdce_C_CLR)     -0.405    41.958    mario/goombas_display/goomba5_display/gravity_size_index_reg[4]
  -------------------------------------------------------------------
                         required time                         41.958    
                         arrival time                         -10.340    
  -------------------------------------------------------------------
                         slack                                 31.617    

Slack (MET) :             31.617ns  (required time - arrival time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/gravity_size_index_reg[6]/CLR
                            (recovery check against rising-edge clock clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre rise@39.683ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        7.412ns  (logic 0.952ns (12.844%)  route 6.460ns (87.156%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 41.607 - 39.683 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.658     2.928    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y18         FDPE                                         r  mario/goombas_display/goomba5_display/c_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDPE (Prop_fdpe_C_Q)         0.456     3.384 r  mario/goombas_display/goomba5_display/c_left_reg[0]/Q
                         net (fo=20, routed)          2.077     5.461    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[0]
    SLICE_X20Y18         LUT6 (Prop_lut6_I2_O)        0.124     5.585 r  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3/O
                         net (fo=1, routed)           0.499     6.084    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3_n_0
    SLICE_X20Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.208 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_7__3/O
                         net (fo=2, routed)           1.172     7.380    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/c_left_reg[6]
    SLICE_X20Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.504 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.588     8.093    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.217 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          2.123    10.340    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X23Y10         FDCE                                         f  mario/goombas_display/goomba5_display/gravity_size_index_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.493    41.607    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y10         FDCE                                         r  mario/goombas_display/goomba5_display/gravity_size_index_reg[6]/C
                         clock pessimism              0.988    42.595    
                         clock uncertainty           -0.232    42.363    
    SLICE_X23Y10         FDCE (Recov_fdce_C_CLR)     -0.405    41.958    mario/goombas_display/goomba5_display/gravity_size_index_reg[6]
  -------------------------------------------------------------------
                         required time                         41.958    
                         arrival time                         -10.340    
  -------------------------------------------------------------------
                         slack                                 31.617    

Slack (MET) :             31.617ns  (required time - arrival time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/gravity_size_index_reg[7]/CLR
                            (recovery check against rising-edge clock clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre rise@39.683ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        7.412ns  (logic 0.952ns (12.844%)  route 6.460ns (87.156%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 41.607 - 39.683 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.658     2.928    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y18         FDPE                                         r  mario/goombas_display/goomba5_display/c_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDPE (Prop_fdpe_C_Q)         0.456     3.384 r  mario/goombas_display/goomba5_display/c_left_reg[0]/Q
                         net (fo=20, routed)          2.077     5.461    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[0]
    SLICE_X20Y18         LUT6 (Prop_lut6_I2_O)        0.124     5.585 r  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3/O
                         net (fo=1, routed)           0.499     6.084    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3_n_0
    SLICE_X20Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.208 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_7__3/O
                         net (fo=2, routed)           1.172     7.380    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/c_left_reg[6]
    SLICE_X20Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.504 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.588     8.093    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.217 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          2.123    10.340    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X23Y10         FDCE                                         f  mario/goombas_display/goomba5_display/gravity_size_index_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.493    41.607    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y10         FDCE                                         r  mario/goombas_display/goomba5_display/gravity_size_index_reg[7]/C
                         clock pessimism              0.988    42.595    
                         clock uncertainty           -0.232    42.363    
    SLICE_X23Y10         FDCE (Recov_fdce_C_CLR)     -0.405    41.958    mario/goombas_display/goomba5_display/gravity_size_index_reg[7]
  -------------------------------------------------------------------
                         required time                         41.958    
                         arrival time                         -10.340    
  -------------------------------------------------------------------
                         slack                                 31.617    

Slack (MET) :             31.617ns  (required time - arrival time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/gravity_size_index_reg[8]/CLR
                            (recovery check against rising-edge clock clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre rise@39.683ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        7.412ns  (logic 0.952ns (12.844%)  route 6.460ns (87.156%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 41.607 - 39.683 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.658     2.928    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y18         FDPE                                         r  mario/goombas_display/goomba5_display/c_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDPE (Prop_fdpe_C_Q)         0.456     3.384 r  mario/goombas_display/goomba5_display/c_left_reg[0]/Q
                         net (fo=20, routed)          2.077     5.461    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[0]
    SLICE_X20Y18         LUT6 (Prop_lut6_I2_O)        0.124     5.585 r  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3/O
                         net (fo=1, routed)           0.499     6.084    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3_n_0
    SLICE_X20Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.208 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_7__3/O
                         net (fo=2, routed)           1.172     7.380    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/c_left_reg[6]
    SLICE_X20Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.504 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.588     8.093    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.217 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          2.123    10.340    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X23Y10         FDCE                                         f  mario/goombas_display/goomba5_display/gravity_size_index_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.493    41.607    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y10         FDCE                                         r  mario/goombas_display/goomba5_display/gravity_size_index_reg[8]/C
                         clock pessimism              0.988    42.595    
                         clock uncertainty           -0.232    42.363    
    SLICE_X23Y10         FDCE (Recov_fdce_C_CLR)     -0.405    41.958    mario/goombas_display/goomba5_display/gravity_size_index_reg[8]
  -------------------------------------------------------------------
                         required time                         41.958    
                         arrival time                         -10.340    
  -------------------------------------------------------------------
                         slack                                 31.617    

Slack (MET) :             31.617ns  (required time - arrival time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/gravity_size_index_reg[9]/CLR
                            (recovery check against rising-edge clock clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre rise@39.683ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        7.412ns  (logic 0.952ns (12.844%)  route 6.460ns (87.156%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 41.607 - 39.683 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.658     2.928    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y18         FDPE                                         r  mario/goombas_display/goomba5_display/c_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDPE (Prop_fdpe_C_Q)         0.456     3.384 r  mario/goombas_display/goomba5_display/c_left_reg[0]/Q
                         net (fo=20, routed)          2.077     5.461    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[0]
    SLICE_X20Y18         LUT6 (Prop_lut6_I2_O)        0.124     5.585 r  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3/O
                         net (fo=1, routed)           0.499     6.084    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3_n_0
    SLICE_X20Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.208 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_7__3/O
                         net (fo=2, routed)           1.172     7.380    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/c_left_reg[6]
    SLICE_X20Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.504 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.588     8.093    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.217 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          2.123    10.340    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X23Y10         FDCE                                         f  mario/goombas_display/goomba5_display/gravity_size_index_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.493    41.607    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y10         FDCE                                         r  mario/goombas_display/goomba5_display/gravity_size_index_reg[9]/C
                         clock pessimism              0.988    42.595    
                         clock uncertainty           -0.232    42.363    
    SLICE_X23Y10         FDCE (Recov_fdce_C_CLR)     -0.405    41.958    mario/goombas_display/goomba5_display/gravity_size_index_reg[9]
  -------------------------------------------------------------------
                         required time                         41.958    
                         arrival time                         -10.340    
  -------------------------------------------------------------------
                         slack                                 31.617    

Slack (MET) :             31.663ns  (required time - arrival time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/gravity_size_index_reg[3]/PRE
                            (recovery check against rising-edge clock clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre rise@39.683ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        7.412ns  (logic 0.952ns (12.844%)  route 6.460ns (87.156%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 41.607 - 39.683 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.658     2.928    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y18         FDPE                                         r  mario/goombas_display/goomba5_display/c_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDPE (Prop_fdpe_C_Q)         0.456     3.384 r  mario/goombas_display/goomba5_display/c_left_reg[0]/Q
                         net (fo=20, routed)          2.077     5.461    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[0]
    SLICE_X20Y18         LUT6 (Prop_lut6_I2_O)        0.124     5.585 r  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3/O
                         net (fo=1, routed)           0.499     6.084    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3_n_0
    SLICE_X20Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.208 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_7__3/O
                         net (fo=2, routed)           1.172     7.380    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/c_left_reg[6]
    SLICE_X20Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.504 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.588     8.093    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.217 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          2.123    10.340    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X23Y10         FDPE                                         f  mario/goombas_display/goomba5_display/gravity_size_index_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.493    41.607    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y10         FDPE                                         r  mario/goombas_display/goomba5_display/gravity_size_index_reg[3]/C
                         clock pessimism              0.988    42.595    
                         clock uncertainty           -0.232    42.363    
    SLICE_X23Y10         FDPE (Recov_fdpe_C_PRE)     -0.359    42.004    mario/goombas_display/goomba5_display/gravity_size_index_reg[3]
  -------------------------------------------------------------------
                         required time                         42.004    
                         arrival time                         -10.340    
  -------------------------------------------------------------------
                         slack                                 31.663    

Slack (MET) :             31.663ns  (required time - arrival time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/gravity_size_index_reg[5]/PRE
                            (recovery check against rising-edge clock clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre rise@39.683ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        7.412ns  (logic 0.952ns (12.844%)  route 6.460ns (87.156%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 41.607 - 39.683 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.658     2.928    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y18         FDPE                                         r  mario/goombas_display/goomba5_display/c_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDPE (Prop_fdpe_C_Q)         0.456     3.384 r  mario/goombas_display/goomba5_display/c_left_reg[0]/Q
                         net (fo=20, routed)          2.077     5.461    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[0]
    SLICE_X20Y18         LUT6 (Prop_lut6_I2_O)        0.124     5.585 r  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3/O
                         net (fo=1, routed)           0.499     6.084    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3_n_0
    SLICE_X20Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.208 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_7__3/O
                         net (fo=2, routed)           1.172     7.380    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/c_left_reg[6]
    SLICE_X20Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.504 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.588     8.093    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.217 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          2.123    10.340    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X23Y10         FDPE                                         f  mario/goombas_display/goomba5_display/gravity_size_index_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.493    41.607    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y10         FDPE                                         r  mario/goombas_display/goomba5_display/gravity_size_index_reg[5]/C
                         clock pessimism              0.988    42.595    
                         clock uncertainty           -0.232    42.363    
    SLICE_X23Y10         FDPE (Recov_fdpe_C_PRE)     -0.359    42.004    mario/goombas_display/goomba5_display/gravity_size_index_reg[5]
  -------------------------------------------------------------------
                         required time                         42.004    
                         arrival time                         -10.340    
  -------------------------------------------------------------------
                         slack                                 31.663    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/c_top_reg[0]/PRE
                            (removal check against rising-edge clock clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.231ns (28.718%)  route 0.573ns (71.282%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.553     0.598    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X18Y21         FDCE                                         r  mario/goombas_display/goomba5_display/c_left_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.141     0.739 r  mario/goombas_display/goomba5_display/c_left_reg[8]/Q
                         net (fo=19, routed)          0.175     0.914    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[8]
    SLICE_X20Y20         LUT6 (Prop_lut6_I3_O)        0.045     0.959 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.208     1.167    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.045     1.212 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          0.190     1.402    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X22Y20         FDPE                                         f  mario/goombas_display/goomba5_display/c_top_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.817     0.678    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X22Y20         FDPE                                         r  mario/goombas_display/goomba5_display/c_top_reg[0]/C
                         clock pessimism              0.179     0.857    
                         clock uncertainty            0.232     1.089    
    SLICE_X22Y20         FDPE (Remov_fdpe_C_PRE)     -0.095     0.994    mario/goombas_display/goomba5_display/c_top_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/c_top_reg[1]/PRE
                            (removal check against rising-edge clock clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.231ns (28.718%)  route 0.573ns (71.282%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.553     0.598    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X18Y21         FDCE                                         r  mario/goombas_display/goomba5_display/c_left_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.141     0.739 r  mario/goombas_display/goomba5_display/c_left_reg[8]/Q
                         net (fo=19, routed)          0.175     0.914    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[8]
    SLICE_X20Y20         LUT6 (Prop_lut6_I3_O)        0.045     0.959 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.208     1.167    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.045     1.212 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          0.190     1.402    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X22Y20         FDPE                                         f  mario/goombas_display/goomba5_display/c_top_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.817     0.678    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X22Y20         FDPE                                         r  mario/goombas_display/goomba5_display/c_top_reg[1]/C
                         clock pessimism              0.179     0.857    
                         clock uncertainty            0.232     1.089    
    SLICE_X22Y20         FDPE (Remov_fdpe_C_PRE)     -0.095     0.994    mario/goombas_display/goomba5_display/c_top_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/c_top_reg[5]/PRE
                            (removal check against rising-edge clock clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.231ns (28.718%)  route 0.573ns (71.282%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.553     0.598    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X18Y21         FDCE                                         r  mario/goombas_display/goomba5_display/c_left_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.141     0.739 r  mario/goombas_display/goomba5_display/c_left_reg[8]/Q
                         net (fo=19, routed)          0.175     0.914    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[8]
    SLICE_X20Y20         LUT6 (Prop_lut6_I3_O)        0.045     0.959 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.208     1.167    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.045     1.212 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          0.190     1.402    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X22Y20         FDPE                                         f  mario/goombas_display/goomba5_display/c_top_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.817     0.678    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X22Y20         FDPE                                         r  mario/goombas_display/goomba5_display/c_top_reg[5]/C
                         clock pessimism              0.179     0.857    
                         clock uncertainty            0.232     1.089    
    SLICE_X22Y20         FDPE (Remov_fdpe_C_PRE)     -0.095     0.994    mario/goombas_display/goomba5_display/c_top_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 mario/goombas_display/goomba3_display/goomba_y_move_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[24]/CLR
                            (removal check against rising-edge clock clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.186ns (22.695%)  route 0.634ns (77.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.682ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.551     0.596    mario/goombas_display/goomba3_display/o_clk_1x
    SLICE_X19Y23         FDPE                                         r  mario/goombas_display/goomba3_display/goomba_y_move_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDPE (Prop_fdpe_C_Q)         0.141     0.737 r  mario/goombas_display/goomba3_display/goomba_y_move_state_reg[0]/Q
                         net (fo=35, routed)          0.210     0.947    mario/goombas_display/goomba3_display/size_varible_gen_counter_en_inst_0/c_top_reg[0]
    SLICE_X19Y23         LUT6 (Prop_lut6_I5_O)        0.045     0.992 f  mario/goombas_display/goomba3_display/size_varible_gen_counter_en_inst_0/o[0]_i_2__2/O
                         net (fo=32, routed)          0.424     1.415    mario_n_451
    SLICE_X33Y19         FDCE                                         f  goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.821     0.682    pix_clk
    SLICE_X33Y19         FDCE                                         r  goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[24]/C
                         clock pessimism              0.179     0.861    
                         clock uncertainty            0.232     1.093    
    SLICE_X33Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.001    goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 mario/goombas_display/goomba3_display/goomba_y_move_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[25]/CLR
                            (removal check against rising-edge clock clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.186ns (22.695%)  route 0.634ns (77.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.682ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.551     0.596    mario/goombas_display/goomba3_display/o_clk_1x
    SLICE_X19Y23         FDPE                                         r  mario/goombas_display/goomba3_display/goomba_y_move_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDPE (Prop_fdpe_C_Q)         0.141     0.737 r  mario/goombas_display/goomba3_display/goomba_y_move_state_reg[0]/Q
                         net (fo=35, routed)          0.210     0.947    mario/goombas_display/goomba3_display/size_varible_gen_counter_en_inst_0/c_top_reg[0]
    SLICE_X19Y23         LUT6 (Prop_lut6_I5_O)        0.045     0.992 f  mario/goombas_display/goomba3_display/size_varible_gen_counter_en_inst_0/o[0]_i_2__2/O
                         net (fo=32, routed)          0.424     1.415    mario_n_451
    SLICE_X33Y19         FDCE                                         f  goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.821     0.682    pix_clk
    SLICE_X33Y19         FDCE                                         r  goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[25]/C
                         clock pessimism              0.179     0.861    
                         clock uncertainty            0.232     1.093    
    SLICE_X33Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.001    goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 mario/goombas_display/goomba3_display/goomba_y_move_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[26]/CLR
                            (removal check against rising-edge clock clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.186ns (22.695%)  route 0.634ns (77.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.682ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.551     0.596    mario/goombas_display/goomba3_display/o_clk_1x
    SLICE_X19Y23         FDPE                                         r  mario/goombas_display/goomba3_display/goomba_y_move_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDPE (Prop_fdpe_C_Q)         0.141     0.737 r  mario/goombas_display/goomba3_display/goomba_y_move_state_reg[0]/Q
                         net (fo=35, routed)          0.210     0.947    mario/goombas_display/goomba3_display/size_varible_gen_counter_en_inst_0/c_top_reg[0]
    SLICE_X19Y23         LUT6 (Prop_lut6_I5_O)        0.045     0.992 f  mario/goombas_display/goomba3_display/size_varible_gen_counter_en_inst_0/o[0]_i_2__2/O
                         net (fo=32, routed)          0.424     1.415    mario_n_451
    SLICE_X33Y19         FDCE                                         f  goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.821     0.682    pix_clk
    SLICE_X33Y19         FDCE                                         r  goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[26]/C
                         clock pessimism              0.179     0.861    
                         clock uncertainty            0.232     1.093    
    SLICE_X33Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.001    goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 mario/goombas_display/goomba3_display/goomba_y_move_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[27]/CLR
                            (removal check against rising-edge clock clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.186ns (22.695%)  route 0.634ns (77.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.682ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.551     0.596    mario/goombas_display/goomba3_display/o_clk_1x
    SLICE_X19Y23         FDPE                                         r  mario/goombas_display/goomba3_display/goomba_y_move_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDPE (Prop_fdpe_C_Q)         0.141     0.737 r  mario/goombas_display/goomba3_display/goomba_y_move_state_reg[0]/Q
                         net (fo=35, routed)          0.210     0.947    mario/goombas_display/goomba3_display/size_varible_gen_counter_en_inst_0/c_top_reg[0]
    SLICE_X19Y23         LUT6 (Prop_lut6_I5_O)        0.045     0.992 f  mario/goombas_display/goomba3_display/size_varible_gen_counter_en_inst_0/o[0]_i_2__2/O
                         net (fo=32, routed)          0.424     1.415    mario_n_451
    SLICE_X33Y19         FDCE                                         f  goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.821     0.682    pix_clk
    SLICE_X33Y19         FDCE                                         r  goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[27]/C
                         clock pessimism              0.179     0.861    
                         clock uncertainty            0.232     1.093    
    SLICE_X33Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.001    goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/c_top_reg[6]/CLR
                            (removal check against rising-edge clock clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.231ns (26.864%)  route 0.629ns (73.136%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.553     0.598    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X18Y21         FDCE                                         r  mario/goombas_display/goomba5_display/c_left_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.141     0.739 r  mario/goombas_display/goomba5_display/c_left_reg[8]/Q
                         net (fo=19, routed)          0.175     0.914    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[8]
    SLICE_X20Y20         LUT6 (Prop_lut6_I3_O)        0.045     0.959 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.208     1.167    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.045     1.212 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          0.245     1.458    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X25Y20         FDCE                                         f  mario/goombas_display/goomba5_display/c_top_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.817     0.678    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X25Y20         FDCE                                         r  mario/goombas_display/goomba5_display/c_top_reg[6]/C
                         clock pessimism              0.179     0.857    
                         clock uncertainty            0.232     1.089    
    SLICE_X25Y20         FDCE (Remov_fdce_C_CLR)     -0.092     0.997    mario/goombas_display/goomba5_display/c_top_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/c_top_reg[7]/CLR
                            (removal check against rising-edge clock clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.231ns (26.864%)  route 0.629ns (73.136%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.553     0.598    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X18Y21         FDCE                                         r  mario/goombas_display/goomba5_display/c_left_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.141     0.739 r  mario/goombas_display/goomba5_display/c_left_reg[8]/Q
                         net (fo=19, routed)          0.175     0.914    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[8]
    SLICE_X20Y20         LUT6 (Prop_lut6_I3_O)        0.045     0.959 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.208     1.167    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.045     1.212 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          0.245     1.458    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X25Y20         FDCE                                         f  mario/goombas_display/goomba5_display/c_top_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.817     0.678    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X25Y20         FDCE                                         r  mario/goombas_display/goomba5_display/c_top_reg[7]/C
                         clock pessimism              0.179     0.857    
                         clock uncertainty            0.232     1.089    
    SLICE_X25Y20         FDCE (Remov_fdce_C_CLR)     -0.092     0.997    mario/goombas_display/goomba5_display/c_top_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/c_top_reg[8]/CLR
                            (removal check against rising-edge clock clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.231ns (26.864%)  route 0.629ns (73.136%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.553     0.598    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X18Y21         FDCE                                         r  mario/goombas_display/goomba5_display/c_left_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.141     0.739 r  mario/goombas_display/goomba5_display/c_left_reg[8]/Q
                         net (fo=19, routed)          0.175     0.914    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[8]
    SLICE_X20Y20         LUT6 (Prop_lut6_I3_O)        0.045     0.959 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.208     1.167    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.045     1.212 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          0.245     1.458    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X25Y20         FDCE                                         f  mario/goombas_display/goomba5_display/c_top_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.817     0.678    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X25Y20         FDCE                                         r  mario/goombas_display/goomba5_display/c_top_reg[8]/C
                         clock pessimism              0.179     0.857    
                         clock uncertainty            0.232     1.089    
    SLICE_X25Y20         FDCE (Remov_fdce_C_CLR)     -0.092     0.997    mario/goombas_display/goomba5_display/c_top_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.460    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_1x_pre
  To Clock:  clk_1x_pre_1

Setup :            0  Failing Endpoints,  Worst Slack       31.470ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.470ns  (required time - arrival time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/gravity_size_index_reg[0]/CLR
                            (recovery check against rising-edge clock clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre_1 rise@39.683ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        7.560ns  (logic 0.952ns (12.593%)  route 6.608ns (87.407%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 41.607 - 39.683 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.658     2.928    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y18         FDPE                                         r  mario/goombas_display/goomba5_display/c_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDPE (Prop_fdpe_C_Q)         0.456     3.384 r  mario/goombas_display/goomba5_display/c_left_reg[0]/Q
                         net (fo=20, routed)          2.077     5.461    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[0]
    SLICE_X20Y18         LUT6 (Prop_lut6_I2_O)        0.124     5.585 r  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3/O
                         net (fo=1, routed)           0.499     6.084    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3_n_0
    SLICE_X20Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.208 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_7__3/O
                         net (fo=2, routed)           1.172     7.380    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/c_left_reg[6]
    SLICE_X20Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.504 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.588     8.093    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.217 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          2.271    10.488    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X25Y9          FDCE                                         f  mario/goombas_display/goomba5_display/gravity_size_index_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.493    41.607    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X25Y9          FDCE                                         r  mario/goombas_display/goomba5_display/gravity_size_index_reg[0]/C
                         clock pessimism              0.988    42.595    
                         clock uncertainty           -0.232    42.363    
    SLICE_X25Y9          FDCE (Recov_fdce_C_CLR)     -0.405    41.958    mario/goombas_display/goomba5_display/gravity_size_index_reg[0]
  -------------------------------------------------------------------
                         required time                         41.958    
                         arrival time                         -10.488    
  -------------------------------------------------------------------
                         slack                                 31.470    

Slack (MET) :             31.470ns  (required time - arrival time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/gravity_size_index_reg[1]/CLR
                            (recovery check against rising-edge clock clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre_1 rise@39.683ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        7.560ns  (logic 0.952ns (12.593%)  route 6.608ns (87.407%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 41.607 - 39.683 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.658     2.928    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y18         FDPE                                         r  mario/goombas_display/goomba5_display/c_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDPE (Prop_fdpe_C_Q)         0.456     3.384 r  mario/goombas_display/goomba5_display/c_left_reg[0]/Q
                         net (fo=20, routed)          2.077     5.461    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[0]
    SLICE_X20Y18         LUT6 (Prop_lut6_I2_O)        0.124     5.585 r  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3/O
                         net (fo=1, routed)           0.499     6.084    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3_n_0
    SLICE_X20Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.208 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_7__3/O
                         net (fo=2, routed)           1.172     7.380    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/c_left_reg[6]
    SLICE_X20Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.504 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.588     8.093    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.217 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          2.271    10.488    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X25Y9          FDCE                                         f  mario/goombas_display/goomba5_display/gravity_size_index_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.493    41.607    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X25Y9          FDCE                                         r  mario/goombas_display/goomba5_display/gravity_size_index_reg[1]/C
                         clock pessimism              0.988    42.595    
                         clock uncertainty           -0.232    42.363    
    SLICE_X25Y9          FDCE (Recov_fdce_C_CLR)     -0.405    41.958    mario/goombas_display/goomba5_display/gravity_size_index_reg[1]
  -------------------------------------------------------------------
                         required time                         41.958    
                         arrival time                         -10.488    
  -------------------------------------------------------------------
                         slack                                 31.470    

Slack (MET) :             31.617ns  (required time - arrival time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/gravity_size_index_reg[2]/CLR
                            (recovery check against rising-edge clock clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre_1 rise@39.683ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        7.412ns  (logic 0.952ns (12.844%)  route 6.460ns (87.156%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 41.607 - 39.683 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.658     2.928    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y18         FDPE                                         r  mario/goombas_display/goomba5_display/c_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDPE (Prop_fdpe_C_Q)         0.456     3.384 r  mario/goombas_display/goomba5_display/c_left_reg[0]/Q
                         net (fo=20, routed)          2.077     5.461    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[0]
    SLICE_X20Y18         LUT6 (Prop_lut6_I2_O)        0.124     5.585 r  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3/O
                         net (fo=1, routed)           0.499     6.084    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3_n_0
    SLICE_X20Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.208 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_7__3/O
                         net (fo=2, routed)           1.172     7.380    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/c_left_reg[6]
    SLICE_X20Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.504 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.588     8.093    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.217 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          2.123    10.340    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X23Y10         FDCE                                         f  mario/goombas_display/goomba5_display/gravity_size_index_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.493    41.607    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y10         FDCE                                         r  mario/goombas_display/goomba5_display/gravity_size_index_reg[2]/C
                         clock pessimism              0.988    42.595    
                         clock uncertainty           -0.232    42.363    
    SLICE_X23Y10         FDCE (Recov_fdce_C_CLR)     -0.405    41.958    mario/goombas_display/goomba5_display/gravity_size_index_reg[2]
  -------------------------------------------------------------------
                         required time                         41.958    
                         arrival time                         -10.340    
  -------------------------------------------------------------------
                         slack                                 31.617    

Slack (MET) :             31.617ns  (required time - arrival time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/gravity_size_index_reg[4]/CLR
                            (recovery check against rising-edge clock clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre_1 rise@39.683ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        7.412ns  (logic 0.952ns (12.844%)  route 6.460ns (87.156%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 41.607 - 39.683 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.658     2.928    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y18         FDPE                                         r  mario/goombas_display/goomba5_display/c_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDPE (Prop_fdpe_C_Q)         0.456     3.384 r  mario/goombas_display/goomba5_display/c_left_reg[0]/Q
                         net (fo=20, routed)          2.077     5.461    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[0]
    SLICE_X20Y18         LUT6 (Prop_lut6_I2_O)        0.124     5.585 r  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3/O
                         net (fo=1, routed)           0.499     6.084    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3_n_0
    SLICE_X20Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.208 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_7__3/O
                         net (fo=2, routed)           1.172     7.380    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/c_left_reg[6]
    SLICE_X20Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.504 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.588     8.093    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.217 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          2.123    10.340    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X23Y10         FDCE                                         f  mario/goombas_display/goomba5_display/gravity_size_index_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.493    41.607    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y10         FDCE                                         r  mario/goombas_display/goomba5_display/gravity_size_index_reg[4]/C
                         clock pessimism              0.988    42.595    
                         clock uncertainty           -0.232    42.363    
    SLICE_X23Y10         FDCE (Recov_fdce_C_CLR)     -0.405    41.958    mario/goombas_display/goomba5_display/gravity_size_index_reg[4]
  -------------------------------------------------------------------
                         required time                         41.958    
                         arrival time                         -10.340    
  -------------------------------------------------------------------
                         slack                                 31.617    

Slack (MET) :             31.617ns  (required time - arrival time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/gravity_size_index_reg[6]/CLR
                            (recovery check against rising-edge clock clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre_1 rise@39.683ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        7.412ns  (logic 0.952ns (12.844%)  route 6.460ns (87.156%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 41.607 - 39.683 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.658     2.928    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y18         FDPE                                         r  mario/goombas_display/goomba5_display/c_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDPE (Prop_fdpe_C_Q)         0.456     3.384 r  mario/goombas_display/goomba5_display/c_left_reg[0]/Q
                         net (fo=20, routed)          2.077     5.461    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[0]
    SLICE_X20Y18         LUT6 (Prop_lut6_I2_O)        0.124     5.585 r  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3/O
                         net (fo=1, routed)           0.499     6.084    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3_n_0
    SLICE_X20Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.208 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_7__3/O
                         net (fo=2, routed)           1.172     7.380    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/c_left_reg[6]
    SLICE_X20Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.504 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.588     8.093    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.217 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          2.123    10.340    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X23Y10         FDCE                                         f  mario/goombas_display/goomba5_display/gravity_size_index_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.493    41.607    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y10         FDCE                                         r  mario/goombas_display/goomba5_display/gravity_size_index_reg[6]/C
                         clock pessimism              0.988    42.595    
                         clock uncertainty           -0.232    42.363    
    SLICE_X23Y10         FDCE (Recov_fdce_C_CLR)     -0.405    41.958    mario/goombas_display/goomba5_display/gravity_size_index_reg[6]
  -------------------------------------------------------------------
                         required time                         41.958    
                         arrival time                         -10.340    
  -------------------------------------------------------------------
                         slack                                 31.617    

Slack (MET) :             31.617ns  (required time - arrival time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/gravity_size_index_reg[7]/CLR
                            (recovery check against rising-edge clock clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre_1 rise@39.683ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        7.412ns  (logic 0.952ns (12.844%)  route 6.460ns (87.156%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 41.607 - 39.683 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.658     2.928    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y18         FDPE                                         r  mario/goombas_display/goomba5_display/c_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDPE (Prop_fdpe_C_Q)         0.456     3.384 r  mario/goombas_display/goomba5_display/c_left_reg[0]/Q
                         net (fo=20, routed)          2.077     5.461    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[0]
    SLICE_X20Y18         LUT6 (Prop_lut6_I2_O)        0.124     5.585 r  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3/O
                         net (fo=1, routed)           0.499     6.084    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3_n_0
    SLICE_X20Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.208 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_7__3/O
                         net (fo=2, routed)           1.172     7.380    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/c_left_reg[6]
    SLICE_X20Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.504 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.588     8.093    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.217 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          2.123    10.340    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X23Y10         FDCE                                         f  mario/goombas_display/goomba5_display/gravity_size_index_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.493    41.607    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y10         FDCE                                         r  mario/goombas_display/goomba5_display/gravity_size_index_reg[7]/C
                         clock pessimism              0.988    42.595    
                         clock uncertainty           -0.232    42.363    
    SLICE_X23Y10         FDCE (Recov_fdce_C_CLR)     -0.405    41.958    mario/goombas_display/goomba5_display/gravity_size_index_reg[7]
  -------------------------------------------------------------------
                         required time                         41.958    
                         arrival time                         -10.340    
  -------------------------------------------------------------------
                         slack                                 31.617    

Slack (MET) :             31.617ns  (required time - arrival time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/gravity_size_index_reg[8]/CLR
                            (recovery check against rising-edge clock clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre_1 rise@39.683ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        7.412ns  (logic 0.952ns (12.844%)  route 6.460ns (87.156%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 41.607 - 39.683 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.658     2.928    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y18         FDPE                                         r  mario/goombas_display/goomba5_display/c_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDPE (Prop_fdpe_C_Q)         0.456     3.384 r  mario/goombas_display/goomba5_display/c_left_reg[0]/Q
                         net (fo=20, routed)          2.077     5.461    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[0]
    SLICE_X20Y18         LUT6 (Prop_lut6_I2_O)        0.124     5.585 r  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3/O
                         net (fo=1, routed)           0.499     6.084    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3_n_0
    SLICE_X20Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.208 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_7__3/O
                         net (fo=2, routed)           1.172     7.380    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/c_left_reg[6]
    SLICE_X20Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.504 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.588     8.093    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.217 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          2.123    10.340    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X23Y10         FDCE                                         f  mario/goombas_display/goomba5_display/gravity_size_index_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.493    41.607    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y10         FDCE                                         r  mario/goombas_display/goomba5_display/gravity_size_index_reg[8]/C
                         clock pessimism              0.988    42.595    
                         clock uncertainty           -0.232    42.363    
    SLICE_X23Y10         FDCE (Recov_fdce_C_CLR)     -0.405    41.958    mario/goombas_display/goomba5_display/gravity_size_index_reg[8]
  -------------------------------------------------------------------
                         required time                         41.958    
                         arrival time                         -10.340    
  -------------------------------------------------------------------
                         slack                                 31.617    

Slack (MET) :             31.617ns  (required time - arrival time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/gravity_size_index_reg[9]/CLR
                            (recovery check against rising-edge clock clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre_1 rise@39.683ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        7.412ns  (logic 0.952ns (12.844%)  route 6.460ns (87.156%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 41.607 - 39.683 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.658     2.928    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y18         FDPE                                         r  mario/goombas_display/goomba5_display/c_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDPE (Prop_fdpe_C_Q)         0.456     3.384 r  mario/goombas_display/goomba5_display/c_left_reg[0]/Q
                         net (fo=20, routed)          2.077     5.461    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[0]
    SLICE_X20Y18         LUT6 (Prop_lut6_I2_O)        0.124     5.585 r  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3/O
                         net (fo=1, routed)           0.499     6.084    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3_n_0
    SLICE_X20Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.208 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_7__3/O
                         net (fo=2, routed)           1.172     7.380    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/c_left_reg[6]
    SLICE_X20Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.504 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.588     8.093    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.217 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          2.123    10.340    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X23Y10         FDCE                                         f  mario/goombas_display/goomba5_display/gravity_size_index_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.493    41.607    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y10         FDCE                                         r  mario/goombas_display/goomba5_display/gravity_size_index_reg[9]/C
                         clock pessimism              0.988    42.595    
                         clock uncertainty           -0.232    42.363    
    SLICE_X23Y10         FDCE (Recov_fdce_C_CLR)     -0.405    41.958    mario/goombas_display/goomba5_display/gravity_size_index_reg[9]
  -------------------------------------------------------------------
                         required time                         41.958    
                         arrival time                         -10.340    
  -------------------------------------------------------------------
                         slack                                 31.617    

Slack (MET) :             31.663ns  (required time - arrival time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/gravity_size_index_reg[3]/PRE
                            (recovery check against rising-edge clock clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre_1 rise@39.683ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        7.412ns  (logic 0.952ns (12.844%)  route 6.460ns (87.156%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 41.607 - 39.683 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.658     2.928    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y18         FDPE                                         r  mario/goombas_display/goomba5_display/c_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDPE (Prop_fdpe_C_Q)         0.456     3.384 r  mario/goombas_display/goomba5_display/c_left_reg[0]/Q
                         net (fo=20, routed)          2.077     5.461    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[0]
    SLICE_X20Y18         LUT6 (Prop_lut6_I2_O)        0.124     5.585 r  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3/O
                         net (fo=1, routed)           0.499     6.084    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3_n_0
    SLICE_X20Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.208 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_7__3/O
                         net (fo=2, routed)           1.172     7.380    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/c_left_reg[6]
    SLICE_X20Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.504 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.588     8.093    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.217 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          2.123    10.340    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X23Y10         FDPE                                         f  mario/goombas_display/goomba5_display/gravity_size_index_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.493    41.607    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y10         FDPE                                         r  mario/goombas_display/goomba5_display/gravity_size_index_reg[3]/C
                         clock pessimism              0.988    42.595    
                         clock uncertainty           -0.232    42.363    
    SLICE_X23Y10         FDPE (Recov_fdpe_C_PRE)     -0.359    42.004    mario/goombas_display/goomba5_display/gravity_size_index_reg[3]
  -------------------------------------------------------------------
                         required time                         42.004    
                         arrival time                         -10.340    
  -------------------------------------------------------------------
                         slack                                 31.663    

Slack (MET) :             31.663ns  (required time - arrival time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/gravity_size_index_reg[5]/PRE
                            (recovery check against rising-edge clock clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre_1 rise@39.683ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        7.412ns  (logic 0.952ns (12.844%)  route 6.460ns (87.156%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 41.607 - 39.683 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.658     2.928    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y18         FDPE                                         r  mario/goombas_display/goomba5_display/c_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDPE (Prop_fdpe_C_Q)         0.456     3.384 r  mario/goombas_display/goomba5_display/c_left_reg[0]/Q
                         net (fo=20, routed)          2.077     5.461    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[0]
    SLICE_X20Y18         LUT6 (Prop_lut6_I2_O)        0.124     5.585 r  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3/O
                         net (fo=1, routed)           0.499     6.084    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3_n_0
    SLICE_X20Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.208 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_7__3/O
                         net (fo=2, routed)           1.172     7.380    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/c_left_reg[6]
    SLICE_X20Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.504 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.588     8.093    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.217 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          2.123    10.340    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X23Y10         FDPE                                         f  mario/goombas_display/goomba5_display/gravity_size_index_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.493    41.607    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y10         FDPE                                         r  mario/goombas_display/goomba5_display/gravity_size_index_reg[5]/C
                         clock pessimism              0.988    42.595    
                         clock uncertainty           -0.232    42.363    
    SLICE_X23Y10         FDPE (Recov_fdpe_C_PRE)     -0.359    42.004    mario/goombas_display/goomba5_display/gravity_size_index_reg[5]
  -------------------------------------------------------------------
                         required time                         42.004    
                         arrival time                         -10.340    
  -------------------------------------------------------------------
                         slack                                 31.663    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/c_top_reg[0]/PRE
                            (removal check against rising-edge clock clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre_1 rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.231ns (28.718%)  route 0.573ns (71.282%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.553     0.598    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X18Y21         FDCE                                         r  mario/goombas_display/goomba5_display/c_left_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.141     0.739 r  mario/goombas_display/goomba5_display/c_left_reg[8]/Q
                         net (fo=19, routed)          0.175     0.914    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[8]
    SLICE_X20Y20         LUT6 (Prop_lut6_I3_O)        0.045     0.959 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.208     1.167    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.045     1.212 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          0.190     1.402    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X22Y20         FDPE                                         f  mario/goombas_display/goomba5_display/c_top_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.817     0.678    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X22Y20         FDPE                                         r  mario/goombas_display/goomba5_display/c_top_reg[0]/C
                         clock pessimism              0.179     0.857    
                         clock uncertainty            0.232     1.089    
    SLICE_X22Y20         FDPE (Remov_fdpe_C_PRE)     -0.095     0.994    mario/goombas_display/goomba5_display/c_top_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/c_top_reg[1]/PRE
                            (removal check against rising-edge clock clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre_1 rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.231ns (28.718%)  route 0.573ns (71.282%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.553     0.598    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X18Y21         FDCE                                         r  mario/goombas_display/goomba5_display/c_left_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.141     0.739 r  mario/goombas_display/goomba5_display/c_left_reg[8]/Q
                         net (fo=19, routed)          0.175     0.914    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[8]
    SLICE_X20Y20         LUT6 (Prop_lut6_I3_O)        0.045     0.959 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.208     1.167    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.045     1.212 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          0.190     1.402    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X22Y20         FDPE                                         f  mario/goombas_display/goomba5_display/c_top_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.817     0.678    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X22Y20         FDPE                                         r  mario/goombas_display/goomba5_display/c_top_reg[1]/C
                         clock pessimism              0.179     0.857    
                         clock uncertainty            0.232     1.089    
    SLICE_X22Y20         FDPE (Remov_fdpe_C_PRE)     -0.095     0.994    mario/goombas_display/goomba5_display/c_top_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/c_top_reg[5]/PRE
                            (removal check against rising-edge clock clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre_1 rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.231ns (28.718%)  route 0.573ns (71.282%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.553     0.598    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X18Y21         FDCE                                         r  mario/goombas_display/goomba5_display/c_left_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.141     0.739 r  mario/goombas_display/goomba5_display/c_left_reg[8]/Q
                         net (fo=19, routed)          0.175     0.914    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[8]
    SLICE_X20Y20         LUT6 (Prop_lut6_I3_O)        0.045     0.959 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.208     1.167    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.045     1.212 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          0.190     1.402    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X22Y20         FDPE                                         f  mario/goombas_display/goomba5_display/c_top_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.817     0.678    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X22Y20         FDPE                                         r  mario/goombas_display/goomba5_display/c_top_reg[5]/C
                         clock pessimism              0.179     0.857    
                         clock uncertainty            0.232     1.089    
    SLICE_X22Y20         FDPE (Remov_fdpe_C_PRE)     -0.095     0.994    mario/goombas_display/goomba5_display/c_top_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 mario/goombas_display/goomba3_display/goomba_y_move_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[24]/CLR
                            (removal check against rising-edge clock clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre_1 rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.186ns (22.695%)  route 0.634ns (77.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.682ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.551     0.596    mario/goombas_display/goomba3_display/o_clk_1x
    SLICE_X19Y23         FDPE                                         r  mario/goombas_display/goomba3_display/goomba_y_move_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDPE (Prop_fdpe_C_Q)         0.141     0.737 r  mario/goombas_display/goomba3_display/goomba_y_move_state_reg[0]/Q
                         net (fo=35, routed)          0.210     0.947    mario/goombas_display/goomba3_display/size_varible_gen_counter_en_inst_0/c_top_reg[0]
    SLICE_X19Y23         LUT6 (Prop_lut6_I5_O)        0.045     0.992 f  mario/goombas_display/goomba3_display/size_varible_gen_counter_en_inst_0/o[0]_i_2__2/O
                         net (fo=32, routed)          0.424     1.415    mario_n_451
    SLICE_X33Y19         FDCE                                         f  goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.821     0.682    pix_clk
    SLICE_X33Y19         FDCE                                         r  goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[24]/C
                         clock pessimism              0.179     0.861    
                         clock uncertainty            0.232     1.093    
    SLICE_X33Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.001    goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 mario/goombas_display/goomba3_display/goomba_y_move_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[25]/CLR
                            (removal check against rising-edge clock clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre_1 rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.186ns (22.695%)  route 0.634ns (77.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.682ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.551     0.596    mario/goombas_display/goomba3_display/o_clk_1x
    SLICE_X19Y23         FDPE                                         r  mario/goombas_display/goomba3_display/goomba_y_move_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDPE (Prop_fdpe_C_Q)         0.141     0.737 r  mario/goombas_display/goomba3_display/goomba_y_move_state_reg[0]/Q
                         net (fo=35, routed)          0.210     0.947    mario/goombas_display/goomba3_display/size_varible_gen_counter_en_inst_0/c_top_reg[0]
    SLICE_X19Y23         LUT6 (Prop_lut6_I5_O)        0.045     0.992 f  mario/goombas_display/goomba3_display/size_varible_gen_counter_en_inst_0/o[0]_i_2__2/O
                         net (fo=32, routed)          0.424     1.415    mario_n_451
    SLICE_X33Y19         FDCE                                         f  goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.821     0.682    pix_clk
    SLICE_X33Y19         FDCE                                         r  goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[25]/C
                         clock pessimism              0.179     0.861    
                         clock uncertainty            0.232     1.093    
    SLICE_X33Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.001    goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 mario/goombas_display/goomba3_display/goomba_y_move_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[26]/CLR
                            (removal check against rising-edge clock clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre_1 rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.186ns (22.695%)  route 0.634ns (77.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.682ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.551     0.596    mario/goombas_display/goomba3_display/o_clk_1x
    SLICE_X19Y23         FDPE                                         r  mario/goombas_display/goomba3_display/goomba_y_move_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDPE (Prop_fdpe_C_Q)         0.141     0.737 r  mario/goombas_display/goomba3_display/goomba_y_move_state_reg[0]/Q
                         net (fo=35, routed)          0.210     0.947    mario/goombas_display/goomba3_display/size_varible_gen_counter_en_inst_0/c_top_reg[0]
    SLICE_X19Y23         LUT6 (Prop_lut6_I5_O)        0.045     0.992 f  mario/goombas_display/goomba3_display/size_varible_gen_counter_en_inst_0/o[0]_i_2__2/O
                         net (fo=32, routed)          0.424     1.415    mario_n_451
    SLICE_X33Y19         FDCE                                         f  goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.821     0.682    pix_clk
    SLICE_X33Y19         FDCE                                         r  goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[26]/C
                         clock pessimism              0.179     0.861    
                         clock uncertainty            0.232     1.093    
    SLICE_X33Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.001    goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 mario/goombas_display/goomba3_display/goomba_y_move_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[27]/CLR
                            (removal check against rising-edge clock clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre_1 rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.186ns (22.695%)  route 0.634ns (77.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.682ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.551     0.596    mario/goombas_display/goomba3_display/o_clk_1x
    SLICE_X19Y23         FDPE                                         r  mario/goombas_display/goomba3_display/goomba_y_move_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDPE (Prop_fdpe_C_Q)         0.141     0.737 r  mario/goombas_display/goomba3_display/goomba_y_move_state_reg[0]/Q
                         net (fo=35, routed)          0.210     0.947    mario/goombas_display/goomba3_display/size_varible_gen_counter_en_inst_0/c_top_reg[0]
    SLICE_X19Y23         LUT6 (Prop_lut6_I5_O)        0.045     0.992 f  mario/goombas_display/goomba3_display/size_varible_gen_counter_en_inst_0/o[0]_i_2__2/O
                         net (fo=32, routed)          0.424     1.415    mario_n_451
    SLICE_X33Y19         FDCE                                         f  goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.821     0.682    pix_clk
    SLICE_X33Y19         FDCE                                         r  goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[27]/C
                         clock pessimism              0.179     0.861    
                         clock uncertainty            0.232     1.093    
    SLICE_X33Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.001    goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/c_top_reg[6]/CLR
                            (removal check against rising-edge clock clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre_1 rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.231ns (26.864%)  route 0.629ns (73.136%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.553     0.598    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X18Y21         FDCE                                         r  mario/goombas_display/goomba5_display/c_left_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.141     0.739 r  mario/goombas_display/goomba5_display/c_left_reg[8]/Q
                         net (fo=19, routed)          0.175     0.914    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[8]
    SLICE_X20Y20         LUT6 (Prop_lut6_I3_O)        0.045     0.959 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.208     1.167    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.045     1.212 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          0.245     1.458    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X25Y20         FDCE                                         f  mario/goombas_display/goomba5_display/c_top_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.817     0.678    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X25Y20         FDCE                                         r  mario/goombas_display/goomba5_display/c_top_reg[6]/C
                         clock pessimism              0.179     0.857    
                         clock uncertainty            0.232     1.089    
    SLICE_X25Y20         FDCE (Remov_fdce_C_CLR)     -0.092     0.997    mario/goombas_display/goomba5_display/c_top_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/c_top_reg[7]/CLR
                            (removal check against rising-edge clock clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre_1 rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.231ns (26.864%)  route 0.629ns (73.136%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.553     0.598    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X18Y21         FDCE                                         r  mario/goombas_display/goomba5_display/c_left_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.141     0.739 r  mario/goombas_display/goomba5_display/c_left_reg[8]/Q
                         net (fo=19, routed)          0.175     0.914    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[8]
    SLICE_X20Y20         LUT6 (Prop_lut6_I3_O)        0.045     0.959 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.208     1.167    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.045     1.212 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          0.245     1.458    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X25Y20         FDCE                                         f  mario/goombas_display/goomba5_display/c_top_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.817     0.678    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X25Y20         FDCE                                         r  mario/goombas_display/goomba5_display/c_top_reg[7]/C
                         clock pessimism              0.179     0.857    
                         clock uncertainty            0.232     1.089    
    SLICE_X25Y20         FDCE (Remov_fdce_C_CLR)     -0.092     0.997    mario/goombas_display/goomba5_display/c_top_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/c_top_reg[8]/CLR
                            (removal check against rising-edge clock clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre_1 rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.231ns (26.864%)  route 0.629ns (73.136%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.553     0.598    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X18Y21         FDCE                                         r  mario/goombas_display/goomba5_display/c_left_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.141     0.739 r  mario/goombas_display/goomba5_display/c_left_reg[8]/Q
                         net (fo=19, routed)          0.175     0.914    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[8]
    SLICE_X20Y20         LUT6 (Prop_lut6_I3_O)        0.045     0.959 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.208     1.167    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.045     1.212 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          0.245     1.458    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X25Y20         FDCE                                         f  mario/goombas_display/goomba5_display/c_top_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.817     0.678    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X25Y20         FDCE                                         r  mario/goombas_display/goomba5_display/c_top_reg[8]/C
                         clock pessimism              0.179     0.857    
                         clock uncertainty            0.232     1.089    
    SLICE_X25Y20         FDCE (Remov_fdce_C_CLR)     -0.092     0.997    mario/goombas_display/goomba5_display/c_top_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.460    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_1x_pre_1
  To Clock:  clk_1x_pre_1

Setup :            0  Failing Endpoints,  Worst Slack       31.261ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.640ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.261ns  (required time - arrival time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/gravity_size_index_reg[0]/CLR
                            (recovery check against rising-edge clock clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre_1 rise@39.683ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        7.560ns  (logic 0.952ns (12.593%)  route 6.608ns (87.407%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 41.607 - 39.683 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.658     2.928    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y18         FDPE                                         r  mario/goombas_display/goomba5_display/c_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDPE (Prop_fdpe_C_Q)         0.456     3.384 r  mario/goombas_display/goomba5_display/c_left_reg[0]/Q
                         net (fo=20, routed)          2.077     5.461    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[0]
    SLICE_X20Y18         LUT6 (Prop_lut6_I2_O)        0.124     5.585 r  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3/O
                         net (fo=1, routed)           0.499     6.084    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3_n_0
    SLICE_X20Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.208 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_7__3/O
                         net (fo=2, routed)           1.172     7.380    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/c_left_reg[6]
    SLICE_X20Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.504 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.588     8.093    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.217 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          2.271    10.488    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X25Y9          FDCE                                         f  mario/goombas_display/goomba5_display/gravity_size_index_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.493    41.607    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X25Y9          FDCE                                         r  mario/goombas_display/goomba5_display/gravity_size_index_reg[0]/C
                         clock pessimism              0.988    42.595    
                         clock uncertainty           -0.441    42.154    
    SLICE_X25Y9          FDCE (Recov_fdce_C_CLR)     -0.405    41.749    mario/goombas_display/goomba5_display/gravity_size_index_reg[0]
  -------------------------------------------------------------------
                         required time                         41.749    
                         arrival time                         -10.488    
  -------------------------------------------------------------------
                         slack                                 31.261    

Slack (MET) :             31.261ns  (required time - arrival time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/gravity_size_index_reg[1]/CLR
                            (recovery check against rising-edge clock clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre_1 rise@39.683ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        7.560ns  (logic 0.952ns (12.593%)  route 6.608ns (87.407%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 41.607 - 39.683 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.658     2.928    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y18         FDPE                                         r  mario/goombas_display/goomba5_display/c_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDPE (Prop_fdpe_C_Q)         0.456     3.384 r  mario/goombas_display/goomba5_display/c_left_reg[0]/Q
                         net (fo=20, routed)          2.077     5.461    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[0]
    SLICE_X20Y18         LUT6 (Prop_lut6_I2_O)        0.124     5.585 r  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3/O
                         net (fo=1, routed)           0.499     6.084    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3_n_0
    SLICE_X20Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.208 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_7__3/O
                         net (fo=2, routed)           1.172     7.380    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/c_left_reg[6]
    SLICE_X20Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.504 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.588     8.093    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.217 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          2.271    10.488    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X25Y9          FDCE                                         f  mario/goombas_display/goomba5_display/gravity_size_index_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.493    41.607    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X25Y9          FDCE                                         r  mario/goombas_display/goomba5_display/gravity_size_index_reg[1]/C
                         clock pessimism              0.988    42.595    
                         clock uncertainty           -0.441    42.154    
    SLICE_X25Y9          FDCE (Recov_fdce_C_CLR)     -0.405    41.749    mario/goombas_display/goomba5_display/gravity_size_index_reg[1]
  -------------------------------------------------------------------
                         required time                         41.749    
                         arrival time                         -10.488    
  -------------------------------------------------------------------
                         slack                                 31.261    

Slack (MET) :             31.409ns  (required time - arrival time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/gravity_size_index_reg[2]/CLR
                            (recovery check against rising-edge clock clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre_1 rise@39.683ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        7.412ns  (logic 0.952ns (12.844%)  route 6.460ns (87.156%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 41.607 - 39.683 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.658     2.928    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y18         FDPE                                         r  mario/goombas_display/goomba5_display/c_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDPE (Prop_fdpe_C_Q)         0.456     3.384 r  mario/goombas_display/goomba5_display/c_left_reg[0]/Q
                         net (fo=20, routed)          2.077     5.461    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[0]
    SLICE_X20Y18         LUT6 (Prop_lut6_I2_O)        0.124     5.585 r  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3/O
                         net (fo=1, routed)           0.499     6.084    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3_n_0
    SLICE_X20Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.208 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_7__3/O
                         net (fo=2, routed)           1.172     7.380    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/c_left_reg[6]
    SLICE_X20Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.504 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.588     8.093    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.217 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          2.123    10.340    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X23Y10         FDCE                                         f  mario/goombas_display/goomba5_display/gravity_size_index_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.493    41.607    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y10         FDCE                                         r  mario/goombas_display/goomba5_display/gravity_size_index_reg[2]/C
                         clock pessimism              0.988    42.595    
                         clock uncertainty           -0.441    42.154    
    SLICE_X23Y10         FDCE (Recov_fdce_C_CLR)     -0.405    41.749    mario/goombas_display/goomba5_display/gravity_size_index_reg[2]
  -------------------------------------------------------------------
                         required time                         41.749    
                         arrival time                         -10.340    
  -------------------------------------------------------------------
                         slack                                 31.409    

Slack (MET) :             31.409ns  (required time - arrival time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/gravity_size_index_reg[4]/CLR
                            (recovery check against rising-edge clock clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre_1 rise@39.683ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        7.412ns  (logic 0.952ns (12.844%)  route 6.460ns (87.156%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 41.607 - 39.683 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.658     2.928    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y18         FDPE                                         r  mario/goombas_display/goomba5_display/c_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDPE (Prop_fdpe_C_Q)         0.456     3.384 r  mario/goombas_display/goomba5_display/c_left_reg[0]/Q
                         net (fo=20, routed)          2.077     5.461    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[0]
    SLICE_X20Y18         LUT6 (Prop_lut6_I2_O)        0.124     5.585 r  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3/O
                         net (fo=1, routed)           0.499     6.084    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3_n_0
    SLICE_X20Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.208 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_7__3/O
                         net (fo=2, routed)           1.172     7.380    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/c_left_reg[6]
    SLICE_X20Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.504 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.588     8.093    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.217 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          2.123    10.340    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X23Y10         FDCE                                         f  mario/goombas_display/goomba5_display/gravity_size_index_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.493    41.607    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y10         FDCE                                         r  mario/goombas_display/goomba5_display/gravity_size_index_reg[4]/C
                         clock pessimism              0.988    42.595    
                         clock uncertainty           -0.441    42.154    
    SLICE_X23Y10         FDCE (Recov_fdce_C_CLR)     -0.405    41.749    mario/goombas_display/goomba5_display/gravity_size_index_reg[4]
  -------------------------------------------------------------------
                         required time                         41.749    
                         arrival time                         -10.340    
  -------------------------------------------------------------------
                         slack                                 31.409    

Slack (MET) :             31.409ns  (required time - arrival time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/gravity_size_index_reg[6]/CLR
                            (recovery check against rising-edge clock clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre_1 rise@39.683ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        7.412ns  (logic 0.952ns (12.844%)  route 6.460ns (87.156%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 41.607 - 39.683 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.658     2.928    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y18         FDPE                                         r  mario/goombas_display/goomba5_display/c_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDPE (Prop_fdpe_C_Q)         0.456     3.384 r  mario/goombas_display/goomba5_display/c_left_reg[0]/Q
                         net (fo=20, routed)          2.077     5.461    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[0]
    SLICE_X20Y18         LUT6 (Prop_lut6_I2_O)        0.124     5.585 r  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3/O
                         net (fo=1, routed)           0.499     6.084    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3_n_0
    SLICE_X20Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.208 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_7__3/O
                         net (fo=2, routed)           1.172     7.380    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/c_left_reg[6]
    SLICE_X20Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.504 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.588     8.093    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.217 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          2.123    10.340    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X23Y10         FDCE                                         f  mario/goombas_display/goomba5_display/gravity_size_index_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.493    41.607    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y10         FDCE                                         r  mario/goombas_display/goomba5_display/gravity_size_index_reg[6]/C
                         clock pessimism              0.988    42.595    
                         clock uncertainty           -0.441    42.154    
    SLICE_X23Y10         FDCE (Recov_fdce_C_CLR)     -0.405    41.749    mario/goombas_display/goomba5_display/gravity_size_index_reg[6]
  -------------------------------------------------------------------
                         required time                         41.749    
                         arrival time                         -10.340    
  -------------------------------------------------------------------
                         slack                                 31.409    

Slack (MET) :             31.409ns  (required time - arrival time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/gravity_size_index_reg[7]/CLR
                            (recovery check against rising-edge clock clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre_1 rise@39.683ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        7.412ns  (logic 0.952ns (12.844%)  route 6.460ns (87.156%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 41.607 - 39.683 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.658     2.928    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y18         FDPE                                         r  mario/goombas_display/goomba5_display/c_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDPE (Prop_fdpe_C_Q)         0.456     3.384 r  mario/goombas_display/goomba5_display/c_left_reg[0]/Q
                         net (fo=20, routed)          2.077     5.461    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[0]
    SLICE_X20Y18         LUT6 (Prop_lut6_I2_O)        0.124     5.585 r  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3/O
                         net (fo=1, routed)           0.499     6.084    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3_n_0
    SLICE_X20Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.208 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_7__3/O
                         net (fo=2, routed)           1.172     7.380    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/c_left_reg[6]
    SLICE_X20Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.504 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.588     8.093    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.217 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          2.123    10.340    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X23Y10         FDCE                                         f  mario/goombas_display/goomba5_display/gravity_size_index_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.493    41.607    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y10         FDCE                                         r  mario/goombas_display/goomba5_display/gravity_size_index_reg[7]/C
                         clock pessimism              0.988    42.595    
                         clock uncertainty           -0.441    42.154    
    SLICE_X23Y10         FDCE (Recov_fdce_C_CLR)     -0.405    41.749    mario/goombas_display/goomba5_display/gravity_size_index_reg[7]
  -------------------------------------------------------------------
                         required time                         41.749    
                         arrival time                         -10.340    
  -------------------------------------------------------------------
                         slack                                 31.409    

Slack (MET) :             31.409ns  (required time - arrival time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/gravity_size_index_reg[8]/CLR
                            (recovery check against rising-edge clock clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre_1 rise@39.683ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        7.412ns  (logic 0.952ns (12.844%)  route 6.460ns (87.156%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 41.607 - 39.683 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.658     2.928    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y18         FDPE                                         r  mario/goombas_display/goomba5_display/c_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDPE (Prop_fdpe_C_Q)         0.456     3.384 r  mario/goombas_display/goomba5_display/c_left_reg[0]/Q
                         net (fo=20, routed)          2.077     5.461    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[0]
    SLICE_X20Y18         LUT6 (Prop_lut6_I2_O)        0.124     5.585 r  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3/O
                         net (fo=1, routed)           0.499     6.084    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3_n_0
    SLICE_X20Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.208 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_7__3/O
                         net (fo=2, routed)           1.172     7.380    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/c_left_reg[6]
    SLICE_X20Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.504 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.588     8.093    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.217 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          2.123    10.340    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X23Y10         FDCE                                         f  mario/goombas_display/goomba5_display/gravity_size_index_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.493    41.607    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y10         FDCE                                         r  mario/goombas_display/goomba5_display/gravity_size_index_reg[8]/C
                         clock pessimism              0.988    42.595    
                         clock uncertainty           -0.441    42.154    
    SLICE_X23Y10         FDCE (Recov_fdce_C_CLR)     -0.405    41.749    mario/goombas_display/goomba5_display/gravity_size_index_reg[8]
  -------------------------------------------------------------------
                         required time                         41.749    
                         arrival time                         -10.340    
  -------------------------------------------------------------------
                         slack                                 31.409    

Slack (MET) :             31.409ns  (required time - arrival time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/gravity_size_index_reg[9]/CLR
                            (recovery check against rising-edge clock clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre_1 rise@39.683ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        7.412ns  (logic 0.952ns (12.844%)  route 6.460ns (87.156%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 41.607 - 39.683 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.658     2.928    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y18         FDPE                                         r  mario/goombas_display/goomba5_display/c_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDPE (Prop_fdpe_C_Q)         0.456     3.384 r  mario/goombas_display/goomba5_display/c_left_reg[0]/Q
                         net (fo=20, routed)          2.077     5.461    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[0]
    SLICE_X20Y18         LUT6 (Prop_lut6_I2_O)        0.124     5.585 r  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3/O
                         net (fo=1, routed)           0.499     6.084    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3_n_0
    SLICE_X20Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.208 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_7__3/O
                         net (fo=2, routed)           1.172     7.380    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/c_left_reg[6]
    SLICE_X20Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.504 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.588     8.093    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.217 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          2.123    10.340    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X23Y10         FDCE                                         f  mario/goombas_display/goomba5_display/gravity_size_index_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.493    41.607    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y10         FDCE                                         r  mario/goombas_display/goomba5_display/gravity_size_index_reg[9]/C
                         clock pessimism              0.988    42.595    
                         clock uncertainty           -0.441    42.154    
    SLICE_X23Y10         FDCE (Recov_fdce_C_CLR)     -0.405    41.749    mario/goombas_display/goomba5_display/gravity_size_index_reg[9]
  -------------------------------------------------------------------
                         required time                         41.749    
                         arrival time                         -10.340    
  -------------------------------------------------------------------
                         slack                                 31.409    

Slack (MET) :             31.455ns  (required time - arrival time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/gravity_size_index_reg[3]/PRE
                            (recovery check against rising-edge clock clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre_1 rise@39.683ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        7.412ns  (logic 0.952ns (12.844%)  route 6.460ns (87.156%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 41.607 - 39.683 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.658     2.928    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y18         FDPE                                         r  mario/goombas_display/goomba5_display/c_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDPE (Prop_fdpe_C_Q)         0.456     3.384 r  mario/goombas_display/goomba5_display/c_left_reg[0]/Q
                         net (fo=20, routed)          2.077     5.461    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[0]
    SLICE_X20Y18         LUT6 (Prop_lut6_I2_O)        0.124     5.585 r  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3/O
                         net (fo=1, routed)           0.499     6.084    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3_n_0
    SLICE_X20Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.208 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_7__3/O
                         net (fo=2, routed)           1.172     7.380    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/c_left_reg[6]
    SLICE_X20Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.504 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.588     8.093    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.217 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          2.123    10.340    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X23Y10         FDPE                                         f  mario/goombas_display/goomba5_display/gravity_size_index_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.493    41.607    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y10         FDPE                                         r  mario/goombas_display/goomba5_display/gravity_size_index_reg[3]/C
                         clock pessimism              0.988    42.595    
                         clock uncertainty           -0.441    42.154    
    SLICE_X23Y10         FDPE (Recov_fdpe_C_PRE)     -0.359    41.795    mario/goombas_display/goomba5_display/gravity_size_index_reg[3]
  -------------------------------------------------------------------
                         required time                         41.795    
                         arrival time                         -10.340    
  -------------------------------------------------------------------
                         slack                                 31.455    

Slack (MET) :             31.455ns  (required time - arrival time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/gravity_size_index_reg[5]/PRE
                            (recovery check against rising-edge clock clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_1x_pre_1 rise@39.683ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        7.412ns  (logic 0.952ns (12.844%)  route 6.460ns (87.156%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 41.607 - 39.683 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.658     2.928    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y18         FDPE                                         r  mario/goombas_display/goomba5_display/c_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDPE (Prop_fdpe_C_Q)         0.456     3.384 r  mario/goombas_display/goomba5_display/c_left_reg[0]/Q
                         net (fo=20, routed)          2.077     5.461    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[0]
    SLICE_X20Y18         LUT6 (Prop_lut6_I2_O)        0.124     5.585 r  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3/O
                         net (fo=1, routed)           0.499     6.084    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_9__3_n_0
    SLICE_X20Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.208 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba_x_move_st_i_7__3/O
                         net (fo=2, routed)           1.172     7.380    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/c_left_reg[6]
    SLICE_X20Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.504 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.588     8.093    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.217 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          2.123    10.340    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X23Y10         FDPE                                         f  mario/goombas_display/goomba5_display/gravity_size_index_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                     39.683    39.683 r  
    L16                                               0.000    39.683 r  clk_125mhz (IN)
                         net (fo=0)                   0.000    39.683    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.103 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.160 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.759    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.850 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    38.341    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    38.424 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    40.023    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.114 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.493    41.607    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X23Y10         FDPE                                         r  mario/goombas_display/goomba5_display/gravity_size_index_reg[5]/C
                         clock pessimism              0.988    42.595    
                         clock uncertainty           -0.441    42.154    
    SLICE_X23Y10         FDPE (Recov_fdpe_C_PRE)     -0.359    41.795    mario/goombas_display/goomba5_display/gravity_size_index_reg[5]
  -------------------------------------------------------------------
                         required time                         41.795    
                         arrival time                         -10.340    
  -------------------------------------------------------------------
                         slack                                 31.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/c_top_reg[0]/PRE
                            (removal check against rising-edge clock clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre_1 rise@0.000ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.231ns (28.718%)  route 0.573ns (71.282%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    -0.179ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.553     0.598    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X18Y21         FDCE                                         r  mario/goombas_display/goomba5_display/c_left_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.141     0.739 r  mario/goombas_display/goomba5_display/c_left_reg[8]/Q
                         net (fo=19, routed)          0.175     0.914    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[8]
    SLICE_X20Y20         LUT6 (Prop_lut6_I3_O)        0.045     0.959 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.208     1.167    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.045     1.212 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          0.190     1.402    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X22Y20         FDPE                                         f  mario/goombas_display/goomba5_display/c_top_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.817     0.678    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X22Y20         FDPE                                         r  mario/goombas_display/goomba5_display/c_top_reg[0]/C
                         clock pessimism              0.179     0.857    
    SLICE_X22Y20         FDPE (Remov_fdpe_C_PRE)     -0.095     0.762    mario/goombas_display/goomba5_display/c_top_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/c_top_reg[1]/PRE
                            (removal check against rising-edge clock clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre_1 rise@0.000ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.231ns (28.718%)  route 0.573ns (71.282%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    -0.179ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.553     0.598    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X18Y21         FDCE                                         r  mario/goombas_display/goomba5_display/c_left_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.141     0.739 r  mario/goombas_display/goomba5_display/c_left_reg[8]/Q
                         net (fo=19, routed)          0.175     0.914    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[8]
    SLICE_X20Y20         LUT6 (Prop_lut6_I3_O)        0.045     0.959 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.208     1.167    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.045     1.212 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          0.190     1.402    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X22Y20         FDPE                                         f  mario/goombas_display/goomba5_display/c_top_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.817     0.678    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X22Y20         FDPE                                         r  mario/goombas_display/goomba5_display/c_top_reg[1]/C
                         clock pessimism              0.179     0.857    
    SLICE_X22Y20         FDPE (Remov_fdpe_C_PRE)     -0.095     0.762    mario/goombas_display/goomba5_display/c_top_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/c_top_reg[5]/PRE
                            (removal check against rising-edge clock clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre_1 rise@0.000ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.231ns (28.718%)  route 0.573ns (71.282%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    -0.179ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.553     0.598    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X18Y21         FDCE                                         r  mario/goombas_display/goomba5_display/c_left_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.141     0.739 r  mario/goombas_display/goomba5_display/c_left_reg[8]/Q
                         net (fo=19, routed)          0.175     0.914    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[8]
    SLICE_X20Y20         LUT6 (Prop_lut6_I3_O)        0.045     0.959 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.208     1.167    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.045     1.212 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          0.190     1.402    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X22Y20         FDPE                                         f  mario/goombas_display/goomba5_display/c_top_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.817     0.678    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X22Y20         FDPE                                         r  mario/goombas_display/goomba5_display/c_top_reg[5]/C
                         clock pessimism              0.179     0.857    
    SLICE_X22Y20         FDPE (Remov_fdpe_C_PRE)     -0.095     0.762    mario/goombas_display/goomba5_display/c_top_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 mario/goombas_display/goomba3_display/goomba_y_move_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[24]/CLR
                            (removal check against rising-edge clock clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre_1 rise@0.000ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.186ns (22.695%)  route 0.634ns (77.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.682ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.179ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.551     0.596    mario/goombas_display/goomba3_display/o_clk_1x
    SLICE_X19Y23         FDPE                                         r  mario/goombas_display/goomba3_display/goomba_y_move_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDPE (Prop_fdpe_C_Q)         0.141     0.737 r  mario/goombas_display/goomba3_display/goomba_y_move_state_reg[0]/Q
                         net (fo=35, routed)          0.210     0.947    mario/goombas_display/goomba3_display/size_varible_gen_counter_en_inst_0/c_top_reg[0]
    SLICE_X19Y23         LUT6 (Prop_lut6_I5_O)        0.045     0.992 f  mario/goombas_display/goomba3_display/size_varible_gen_counter_en_inst_0/o[0]_i_2__2/O
                         net (fo=32, routed)          0.424     1.415    mario_n_451
    SLICE_X33Y19         FDCE                                         f  goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.821     0.682    pix_clk
    SLICE_X33Y19         FDCE                                         r  goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[24]/C
                         clock pessimism              0.179     0.861    
    SLICE_X33Y19         FDCE (Remov_fdce_C_CLR)     -0.092     0.769    goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 mario/goombas_display/goomba3_display/goomba_y_move_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[25]/CLR
                            (removal check against rising-edge clock clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre_1 rise@0.000ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.186ns (22.695%)  route 0.634ns (77.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.682ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.179ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.551     0.596    mario/goombas_display/goomba3_display/o_clk_1x
    SLICE_X19Y23         FDPE                                         r  mario/goombas_display/goomba3_display/goomba_y_move_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDPE (Prop_fdpe_C_Q)         0.141     0.737 r  mario/goombas_display/goomba3_display/goomba_y_move_state_reg[0]/Q
                         net (fo=35, routed)          0.210     0.947    mario/goombas_display/goomba3_display/size_varible_gen_counter_en_inst_0/c_top_reg[0]
    SLICE_X19Y23         LUT6 (Prop_lut6_I5_O)        0.045     0.992 f  mario/goombas_display/goomba3_display/size_varible_gen_counter_en_inst_0/o[0]_i_2__2/O
                         net (fo=32, routed)          0.424     1.415    mario_n_451
    SLICE_X33Y19         FDCE                                         f  goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.821     0.682    pix_clk
    SLICE_X33Y19         FDCE                                         r  goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[25]/C
                         clock pessimism              0.179     0.861    
    SLICE_X33Y19         FDCE (Remov_fdce_C_CLR)     -0.092     0.769    goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 mario/goombas_display/goomba3_display/goomba_y_move_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[26]/CLR
                            (removal check against rising-edge clock clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre_1 rise@0.000ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.186ns (22.695%)  route 0.634ns (77.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.682ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.179ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.551     0.596    mario/goombas_display/goomba3_display/o_clk_1x
    SLICE_X19Y23         FDPE                                         r  mario/goombas_display/goomba3_display/goomba_y_move_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDPE (Prop_fdpe_C_Q)         0.141     0.737 r  mario/goombas_display/goomba3_display/goomba_y_move_state_reg[0]/Q
                         net (fo=35, routed)          0.210     0.947    mario/goombas_display/goomba3_display/size_varible_gen_counter_en_inst_0/c_top_reg[0]
    SLICE_X19Y23         LUT6 (Prop_lut6_I5_O)        0.045     0.992 f  mario/goombas_display/goomba3_display/size_varible_gen_counter_en_inst_0/o[0]_i_2__2/O
                         net (fo=32, routed)          0.424     1.415    mario_n_451
    SLICE_X33Y19         FDCE                                         f  goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.821     0.682    pix_clk
    SLICE_X33Y19         FDCE                                         r  goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[26]/C
                         clock pessimism              0.179     0.861    
    SLICE_X33Y19         FDCE (Remov_fdce_C_CLR)     -0.092     0.769    goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 mario/goombas_display/goomba3_display/goomba_y_move_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[27]/CLR
                            (removal check against rising-edge clock clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre_1 rise@0.000ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.186ns (22.695%)  route 0.634ns (77.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.682ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.179ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.551     0.596    mario/goombas_display/goomba3_display/o_clk_1x
    SLICE_X19Y23         FDPE                                         r  mario/goombas_display/goomba3_display/goomba_y_move_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDPE (Prop_fdpe_C_Q)         0.141     0.737 r  mario/goombas_display/goomba3_display/goomba_y_move_state_reg[0]/Q
                         net (fo=35, routed)          0.210     0.947    mario/goombas_display/goomba3_display/size_varible_gen_counter_en_inst_0/c_top_reg[0]
    SLICE_X19Y23         LUT6 (Prop_lut6_I5_O)        0.045     0.992 f  mario/goombas_display/goomba3_display/size_varible_gen_counter_en_inst_0/o[0]_i_2__2/O
                         net (fo=32, routed)          0.424     1.415    mario_n_451
    SLICE_X33Y19         FDCE                                         f  goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.821     0.682    pix_clk
    SLICE_X33Y19         FDCE                                         r  goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[27]/C
                         clock pessimism              0.179     0.861    
    SLICE_X33Y19         FDCE (Remov_fdce_C_CLR)     -0.092     0.769    goomba3_display/size_varible_gen_counter_en_inst_0/o_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/c_top_reg[6]/CLR
                            (removal check against rising-edge clock clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre_1 rise@0.000ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.231ns (26.864%)  route 0.629ns (73.136%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    -0.179ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.553     0.598    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X18Y21         FDCE                                         r  mario/goombas_display/goomba5_display/c_left_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.141     0.739 r  mario/goombas_display/goomba5_display/c_left_reg[8]/Q
                         net (fo=19, routed)          0.175     0.914    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[8]
    SLICE_X20Y20         LUT6 (Prop_lut6_I3_O)        0.045     0.959 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.208     1.167    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.045     1.212 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          0.245     1.458    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X25Y20         FDCE                                         f  mario/goombas_display/goomba5_display/c_top_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.817     0.678    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X25Y20         FDCE                                         r  mario/goombas_display/goomba5_display/c_top_reg[6]/C
                         clock pessimism              0.179     0.857    
    SLICE_X25Y20         FDCE (Remov_fdce_C_CLR)     -0.092     0.765    mario/goombas_display/goomba5_display/c_top_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/c_top_reg[7]/CLR
                            (removal check against rising-edge clock clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre_1 rise@0.000ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.231ns (26.864%)  route 0.629ns (73.136%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    -0.179ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.553     0.598    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X18Y21         FDCE                                         r  mario/goombas_display/goomba5_display/c_left_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.141     0.739 r  mario/goombas_display/goomba5_display/c_left_reg[8]/Q
                         net (fo=19, routed)          0.175     0.914    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[8]
    SLICE_X20Y20         LUT6 (Prop_lut6_I3_O)        0.045     0.959 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.208     1.167    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.045     1.212 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          0.245     1.458    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X25Y20         FDCE                                         f  mario/goombas_display/goomba5_display/c_top_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.817     0.678    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X25Y20         FDCE                                         r  mario/goombas_display/goomba5_display/c_top_reg[7]/C
                         clock pessimism              0.179     0.857    
    SLICE_X25Y20         FDCE (Remov_fdce_C_CLR)     -0.092     0.765    mario/goombas_display/goomba5_display/c_top_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 mario/goombas_display/goomba5_display/c_left_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            mario/goombas_display/goomba5_display/c_top_reg[8]/CLR
                            (removal check against rising-edge clock clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre_1 rise@0.000ns - clk_1x_pre_1 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.231ns (26.864%)  route 0.629ns (73.136%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    -0.179ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.553     0.598    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X18Y21         FDCE                                         r  mario/goombas_display/goomba5_display/c_left_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.141     0.739 r  mario/goombas_display/goomba5_display/c_left_reg[8]/Q
                         net (fo=19, routed)          0.175     0.914    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/goomba5_display/size_varible_gen_counter_en_inst_0/o_reg[31]_4[8]
    SLICE_X20Y20         LUT6 (Prop_lut6_I3_O)        0.045     0.959 f  mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0/o[0]_i_10__0/O
                         net (fo=2, routed)           0.208     1.167    mario/goombas_display/goomba5_display/size_varible_gen_counter_en_inst_0_n_35
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.045     1.212 f  mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0/O
                         net (fo=54, routed)          0.245     1.458    mario/goombas_display/goomba5_display/goomba_x_move_st_i_2__0_n_0
    SLICE_X25Y20         FDCE                                         f  mario/goombas_display/goomba5_display/c_top_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.817     0.678    mario/goombas_display/goomba5_display/o_clk_1x
    SLICE_X25Y20         FDCE                                         r  mario/goombas_display/goomba5_display/c_top_reg[8]/C
                         clock pessimism              0.179     0.857    
    SLICE_X25Y20         FDCE (Remov_fdce_C_CLR)     -0.092     0.765    mario/goombas_display/goomba5_display/c_top_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.692    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_in[3]
                            (input port)
  Destination:            led_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.854ns  (logic 5.038ns (56.902%)  route 3.816ns (43.098%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  sw_in[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_in[3]
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  sw_in_IBUF[3]_inst/O
                         net (fo=7, routed)           3.816     5.344    led_out_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         3.510     8.854 r  led_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.854    led_out[3]
    D18                                                               r  led_out[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_in[3]
                            (input port)
  Destination:            led_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.728ns  (logic 1.506ns (55.217%)  route 1.222ns (44.783%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  sw_in[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_in[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  sw_in_IBUF[3]_inst/O
                         net (fo=7, routed)           1.222     1.517    led_out_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         1.211     2.728 r  led_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.728    led_out[3]
    D18                                                               r  led_out[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_1x_pre
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debounce_btn0_inst_1/btn_in_d_reg[3][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            led_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.336ns  (logic 4.003ns (54.570%)  route 3.333ns (45.430%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.751     3.021    debounce_btn0_inst_1/o_clk_1x
    SLICE_X42Y38         FDCE                                         r  debounce_btn0_inst_1/btn_in_d_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDCE (Prop_fdce_C_Q)         0.518     3.539 r  debounce_btn0_inst_1/btn_in_d_reg[3][2]/Q
                         net (fo=1, routed)           3.333     6.872    led_out_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.485    10.358 r  led_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.358    led_out[2]
    G14                                                               r  led_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_btn0_inst_1/btn_in_d_reg[3][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            led_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.367ns  (logic 4.049ns (63.592%)  route 2.318ns (36.408%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.752     3.022    debounce_btn0_inst_1/o_clk_1x
    SLICE_X42Y39         FDCE                                         r  debounce_btn0_inst_1/btn_in_d_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDCE (Prop_fdce_C_Q)         0.518     3.540 r  debounce_btn0_inst_1/btn_in_d_reg[3][0]/Q
                         net (fo=4, routed)           2.318     5.858    led_out_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.531     9.390 r  led_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.390    led_out[0]
    M14                                                               r  led_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_btn0_inst_1/btn_in_d_reg[3][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            led_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.262ns  (logic 4.057ns (64.791%)  route 2.205ns (35.209%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.752     3.022    debounce_btn0_inst_1/o_clk_1x
    SLICE_X42Y40         FDCE                                         r  debounce_btn0_inst_1/btn_in_d_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDCE (Prop_fdce_C_Q)         0.518     3.540 r  debounce_btn0_inst_1/btn_in_d_reg[3][1]/Q
                         net (fo=1, routed)           2.205     5.745    led_out_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.539     9.284 r  led_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.284    led_out[1]
    M15                                                               r  led_out[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debounce_btn0_inst_1/btn_in_d_reg[3][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            led_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.961ns  (logic 1.404ns (71.604%)  route 0.557ns (28.396%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.591     0.636    debounce_btn0_inst_1/o_clk_1x
    SLICE_X42Y40         FDCE                                         r  debounce_btn0_inst_1/btn_in_d_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDCE (Prop_fdce_C_Q)         0.164     0.800 r  debounce_btn0_inst_1/btn_in_d_reg[3][1]/Q
                         net (fo=1, routed)           0.557     1.356    led_out_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         1.240     2.596 r  led_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.596    led_out[1]
    M15                                                               r  led_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_btn0_inst_1/btn_in_d_reg[3][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            led_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.024ns  (logic 1.396ns (68.966%)  route 0.628ns (31.034%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.590     0.635    debounce_btn0_inst_1/o_clk_1x
    SLICE_X42Y39         FDCE                                         r  debounce_btn0_inst_1/btn_in_d_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDCE (Prop_fdce_C_Q)         0.164     0.799 r  debounce_btn0_inst_1/btn_in_d_reg[3][0]/Q
                         net (fo=4, routed)           0.628     1.427    led_out_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         1.232     2.659 r  led_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.659    led_out[0]
    M14                                                               r  led_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_btn0_inst_1/btn_in_d_reg[3][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            led_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.343ns  (logic 1.351ns (57.658%)  route 0.992ns (42.342%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.590     0.635    debounce_btn0_inst_1/o_clk_1x
    SLICE_X42Y38         FDCE                                         r  debounce_btn0_inst_1/btn_in_d_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDCE (Prop_fdce_C_Q)         0.164     0.799 r  debounce_btn0_inst_1/btn_in_d_reg[3][2]/Q
                         net (fo=1, routed)           0.992     1.791    led_out_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         1.187     2.977 r  led_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.977    led_out[2]
    G14                                                               r  led_out[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_1x_pre_1
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debounce_btn0_inst_1/btn_in_d_reg[3][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            led_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.336ns  (logic 4.003ns (54.570%)  route 3.333ns (45.430%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.751     3.021    debounce_btn0_inst_1/o_clk_1x
    SLICE_X42Y38         FDCE                                         r  debounce_btn0_inst_1/btn_in_d_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDCE (Prop_fdce_C_Q)         0.518     3.539 r  debounce_btn0_inst_1/btn_in_d_reg[3][2]/Q
                         net (fo=1, routed)           3.333     6.872    led_out_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.485    10.358 r  led_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.358    led_out[2]
    G14                                                               r  led_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_btn0_inst_1/btn_in_d_reg[3][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            led_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.367ns  (logic 4.049ns (63.592%)  route 2.318ns (36.408%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.752     3.022    debounce_btn0_inst_1/o_clk_1x
    SLICE_X42Y39         FDCE                                         r  debounce_btn0_inst_1/btn_in_d_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDCE (Prop_fdce_C_Q)         0.518     3.540 r  debounce_btn0_inst_1/btn_in_d_reg[3][0]/Q
                         net (fo=4, routed)           2.318     5.858    led_out_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.531     9.390 r  led_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.390    led_out[0]
    M14                                                               r  led_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_btn0_inst_1/btn_in_d_reg[3][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            led_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.262ns  (logic 4.057ns (64.791%)  route 2.205ns (35.209%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.752     3.022    debounce_btn0_inst_1/o_clk_1x
    SLICE_X42Y40         FDCE                                         r  debounce_btn0_inst_1/btn_in_d_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDCE (Prop_fdce_C_Q)         0.518     3.540 r  debounce_btn0_inst_1/btn_in_d_reg[3][1]/Q
                         net (fo=1, routed)           2.205     5.745    led_out_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.539     9.284 r  led_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.284    led_out[1]
    M15                                                               r  led_out[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debounce_btn0_inst_1/btn_in_d_reg[3][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            led_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.961ns  (logic 1.404ns (71.604%)  route 0.557ns (28.396%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.591     0.636    debounce_btn0_inst_1/o_clk_1x
    SLICE_X42Y40         FDCE                                         r  debounce_btn0_inst_1/btn_in_d_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDCE (Prop_fdce_C_Q)         0.164     0.800 r  debounce_btn0_inst_1/btn_in_d_reg[3][1]/Q
                         net (fo=1, routed)           0.557     1.356    led_out_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         1.240     2.596 r  led_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.596    led_out[1]
    M15                                                               r  led_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_btn0_inst_1/btn_in_d_reg[3][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            led_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.024ns  (logic 1.396ns (68.966%)  route 0.628ns (31.034%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.590     0.635    debounce_btn0_inst_1/o_clk_1x
    SLICE_X42Y39         FDCE                                         r  debounce_btn0_inst_1/btn_in_d_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDCE (Prop_fdce_C_Q)         0.164     0.799 r  debounce_btn0_inst_1/btn_in_d_reg[3][0]/Q
                         net (fo=4, routed)           0.628     1.427    led_out_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         1.232     2.659 r  led_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.659    led_out[0]
    M14                                                               r  led_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_btn0_inst_1/btn_in_d_reg[3][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            led_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.343ns  (logic 1.351ns (57.658%)  route 0.992ns (42.342%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.590     0.635    debounce_btn0_inst_1/o_clk_1x
    SLICE_X42Y38         FDCE                                         r  debounce_btn0_inst_1/btn_in_d_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDCE (Prop_fdce_C_Q)         0.164     0.799 r  debounce_btn0_inst_1/btn_in_d_reg[3][2]/Q
                         net (fo=1, routed)           0.992     1.791    led_out_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         1.187     2.977 r  led_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.977    led_out[2]
    G14                                                               r  led_out[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_5x_pre
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dvi/dvi_out/serialize_ch2/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            hdmi_tx_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.337ns  (logic 2.336ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.519ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           1.765     3.036    dvi/dvi_out/serialize_ch2/i_clk_hs
    OLOGIC_X0Y96         OSERDESE2                                    r  dvi/dvi_out/serialize_ch2/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y96         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     3.508 r  dvi/dvi_out/serialize_ch2/master10/OQ
                         net (fo=1, routed)           0.001     3.509    dvi/tmds_ch2_serial
    B19                  OBUFDS (Prop_obufds_I_OB)    1.864     5.373 r  dvi/tmds_buf_ch2/OB
                         net (fo=0)                   0.000     5.373    hdmi_tx_n[2]
    A20                                                               r  hdmi_tx_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi/dvi_out/serialize_ch2/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            hdmi_tx_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.336ns  (logic 2.335ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.519ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           1.765     3.036    dvi/dvi_out/serialize_ch2/i_clk_hs
    OLOGIC_X0Y96         OSERDESE2                                    r  dvi/dvi_out/serialize_ch2/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y96         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     3.508 r  dvi/dvi_out/serialize_ch2/master10/OQ
                         net (fo=1, routed)           0.001     3.509    dvi/tmds_ch2_serial
    B19                  OBUFDS (Prop_obufds_I_O)     1.863     5.372 r  dvi/tmds_buf_ch2/O
                         net (fo=0)                   0.000     5.372    hdmi_tx_p[2]
    B19                                                               r  hdmi_tx_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi/dvi_out/serialize_ch1/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            hdmi_tx_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.332ns  (logic 2.331ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.519ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           1.766     3.037    dvi/dvi_out/serialize_ch1/i_clk_hs
    OLOGIC_X0Y98         OSERDESE2                                    r  dvi/dvi_out/serialize_ch1/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y98         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     3.509 r  dvi/dvi_out/serialize_ch1/master10/OQ
                         net (fo=1, routed)           0.001     3.510    dvi/tmds_ch1_serial
    C20                  OBUFDS (Prop_obufds_I_OB)    1.859     5.369 r  dvi/tmds_buf_ch1/OB
                         net (fo=0)                   0.000     5.369    hdmi_tx_n[1]
    B20                                                               r  hdmi_tx_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi/dvi_out/serialize_ch1/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            hdmi_tx_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.331ns  (logic 2.330ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.519ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           1.766     3.037    dvi/dvi_out/serialize_ch1/i_clk_hs
    OLOGIC_X0Y98         OSERDESE2                                    r  dvi/dvi_out/serialize_ch1/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y98         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     3.509 r  dvi/dvi_out/serialize_ch1/master10/OQ
                         net (fo=1, routed)           0.001     3.510    dvi/tmds_ch1_serial
    C20                  OBUFDS (Prop_obufds_I_O)     1.858     5.368 r  dvi/tmds_buf_ch1/O
                         net (fo=0)                   0.000     5.368    hdmi_tx_p[1]
    C20                                                               r  hdmi_tx_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi/dvi_out/serialize_ch0/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            hdmi_tx_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.334ns  (logic 2.333ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.519ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           1.763     3.034    dvi/dvi_out/serialize_ch0/i_clk_hs
    OLOGIC_X0Y92         OSERDESE2                                    r  dvi/dvi_out/serialize_ch0/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     3.506 r  dvi/dvi_out/serialize_ch0/master10/OQ
                         net (fo=1, routed)           0.001     3.507    dvi/tmds_ch0_serial
    D19                  OBUFDS (Prop_obufds_I_OB)    1.861     5.368 r  dvi/tmds_buf_ch0/OB
                         net (fo=0)                   0.000     5.368    hdmi_tx_n[0]
    D20                                                               r  hdmi_tx_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi/dvi_out/serialize_ch0/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            hdmi_tx_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.333ns  (logic 2.332ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.519ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           1.763     3.034    dvi/dvi_out/serialize_ch0/i_clk_hs
    OLOGIC_X0Y92         OSERDESE2                                    r  dvi/dvi_out/serialize_ch0/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     3.506 r  dvi/dvi_out/serialize_ch0/master10/OQ
                         net (fo=1, routed)           0.001     3.507    dvi/tmds_ch0_serial
    D19                  OBUFDS (Prop_obufds_I_O)     1.860     5.367 r  dvi/tmds_buf_ch0/O
                         net (fo=0)                   0.000     5.367    hdmi_tx_p[0]
    D19                                                               r  hdmi_tx_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi/dvi_out/serialize_chc/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            hdmi_tx_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.314ns  (logic 2.313ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.519ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           1.747     3.018    dvi/dvi_out/serialize_chc/i_clk_hs
    OLOGIC_X0Y74         OSERDESE2                                    r  dvi/dvi_out/serialize_chc/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y74         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     3.490 r  dvi/dvi_out/serialize_chc/master10/OQ
                         net (fo=1, routed)           0.001     3.491    dvi/tmds_chc_serial
    H16                  OBUFDS (Prop_obufds_I_OB)    1.841     5.332 r  dvi/tmds_buf_chc/OB
                         net (fo=0)                   0.000     5.332    hdmi_tx_clk_n
    H17                                                               r  hdmi_tx_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi/dvi_out/serialize_chc/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            hdmi_tx_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.313ns  (logic 2.312ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.519ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           1.747     3.018    dvi/dvi_out/serialize_chc/i_clk_hs
    OLOGIC_X0Y74         OSERDESE2                                    r  dvi/dvi_out/serialize_chc/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y74         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     3.490 r  dvi/dvi_out/serialize_chc/master10/OQ
                         net (fo=1, routed)           0.001     3.491    dvi/tmds_chc_serial
    H16                  OBUFDS (Prop_obufds_I_O)     1.840     5.331 r  dvi/tmds_buf_chc/O
                         net (fo=0)                   0.000     5.331    hdmi_tx_clk_p
    H16                                                               r  hdmi_tx_clk_p (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dvi/dvi_out/serialize_chc/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            hdmi_tx_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.967ns  (logic 0.966ns (99.897%)  route 0.001ns (0.103%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.519ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           0.573     0.618    dvi/dvi_out/serialize_chc/i_clk_hs
    OLOGIC_X0Y74         OSERDESE2                                    r  dvi/dvi_out/serialize_chc/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y74         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.795 r  dvi/dvi_out/serialize_chc/master10/OQ
                         net (fo=1, routed)           0.001     0.796    dvi/tmds_chc_serial
    H16                  OBUFDS (Prop_obufds_I_O)     0.789     1.585 r  dvi/tmds_buf_chc/O
                         net (fo=0)                   0.000     1.585    hdmi_tx_clk_p
    H16                                                               r  hdmi_tx_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi/dvi_out/serialize_chc/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            hdmi_tx_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.968ns  (logic 0.967ns (99.897%)  route 0.001ns (0.103%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.519ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           0.573     0.618    dvi/dvi_out/serialize_chc/i_clk_hs
    OLOGIC_X0Y74         OSERDESE2                                    r  dvi/dvi_out/serialize_chc/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y74         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.795 r  dvi/dvi_out/serialize_chc/master10/OQ
                         net (fo=1, routed)           0.001     0.796    dvi/tmds_chc_serial
    H16                  OBUFDS (Prop_obufds_I_OB)    0.790     1.586 r  dvi/tmds_buf_chc/OB
                         net (fo=0)                   0.000     1.586    hdmi_tx_clk_n
    H17                                                               r  hdmi_tx_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi/dvi_out/serialize_ch0/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            hdmi_tx_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.987ns  (logic 0.986ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.519ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           0.580     0.625    dvi/dvi_out/serialize_ch0/i_clk_hs
    OLOGIC_X0Y92         OSERDESE2                                    r  dvi/dvi_out/serialize_ch0/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.802 r  dvi/dvi_out/serialize_ch0/master10/OQ
                         net (fo=1, routed)           0.001     0.803    dvi/tmds_ch0_serial
    D19                  OBUFDS (Prop_obufds_I_O)     0.809     1.612 r  dvi/tmds_buf_ch0/O
                         net (fo=0)                   0.000     1.612    hdmi_tx_p[0]
    D19                                                               r  hdmi_tx_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi/dvi_out/serialize_ch1/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            hdmi_tx_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.985ns  (logic 0.984ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.519ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           0.582     0.627    dvi/dvi_out/serialize_ch1/i_clk_hs
    OLOGIC_X0Y98         OSERDESE2                                    r  dvi/dvi_out/serialize_ch1/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y98         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.804 r  dvi/dvi_out/serialize_ch1/master10/OQ
                         net (fo=1, routed)           0.001     0.805    dvi/tmds_ch1_serial
    C20                  OBUFDS (Prop_obufds_I_O)     0.807     1.612 r  dvi/tmds_buf_ch1/O
                         net (fo=0)                   0.000     1.612    hdmi_tx_p[1]
    C20                                                               r  hdmi_tx_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi/dvi_out/serialize_ch0/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            hdmi_tx_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.988ns  (logic 0.987ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.519ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           0.580     0.625    dvi/dvi_out/serialize_ch0/i_clk_hs
    OLOGIC_X0Y92         OSERDESE2                                    r  dvi/dvi_out/serialize_ch0/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.802 r  dvi/dvi_out/serialize_ch0/master10/OQ
                         net (fo=1, routed)           0.001     0.803    dvi/tmds_ch0_serial
    D19                  OBUFDS (Prop_obufds_I_OB)    0.810     1.613 r  dvi/tmds_buf_ch0/OB
                         net (fo=0)                   0.000     1.613    hdmi_tx_n[0]
    D20                                                               r  hdmi_tx_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi/dvi_out/serialize_ch1/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            hdmi_tx_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.986ns  (logic 0.985ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.519ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           0.582     0.627    dvi/dvi_out/serialize_ch1/i_clk_hs
    OLOGIC_X0Y98         OSERDESE2                                    r  dvi/dvi_out/serialize_ch1/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y98         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.804 r  dvi/dvi_out/serialize_ch1/master10/OQ
                         net (fo=1, routed)           0.001     0.805    dvi/tmds_ch1_serial
    C20                  OBUFDS (Prop_obufds_I_OB)    0.808     1.613 r  dvi/tmds_buf_ch1/OB
                         net (fo=0)                   0.000     1.613    hdmi_tx_n[1]
    B20                                                               r  hdmi_tx_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi/dvi_out/serialize_ch2/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            hdmi_tx_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.990ns  (logic 0.989ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.519ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           0.581     0.626    dvi/dvi_out/serialize_ch2/i_clk_hs
    OLOGIC_X0Y96         OSERDESE2                                    r  dvi/dvi_out/serialize_ch2/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y96         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.803 r  dvi/dvi_out/serialize_ch2/master10/OQ
                         net (fo=1, routed)           0.001     0.804    dvi/tmds_ch2_serial
    B19                  OBUFDS (Prop_obufds_I_O)     0.812     1.616 r  dvi/tmds_buf_ch2/O
                         net (fo=0)                   0.000     1.616    hdmi_tx_p[2]
    B19                                                               r  hdmi_tx_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi/dvi_out/serialize_ch2/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            hdmi_tx_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.991ns  (logic 0.990ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.519ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           0.581     0.626    dvi/dvi_out/serialize_ch2/i_clk_hs
    OLOGIC_X0Y96         OSERDESE2                                    r  dvi/dvi_out/serialize_ch2/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y96         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.803 r  dvi/dvi_out/serialize_ch2/master10/OQ
                         net (fo=1, routed)           0.001     0.804    dvi/tmds_ch2_serial
    B19                  OBUFDS (Prop_obufds_I_OB)    0.813     1.617 r  dvi/tmds_buf_ch2/OB
                         net (fo=0)                   0.000     1.617    hdmi_tx_n[2]
    A20                                                               r  hdmi_tx_n[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_5x_pre_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dvi/dvi_out/serialize_ch2/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre_1  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            hdmi_tx_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.337ns  (logic 2.336ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.516ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           1.765     3.036    dvi/dvi_out/serialize_ch2/i_clk_hs
    OLOGIC_X0Y96         OSERDESE2                                    r  dvi/dvi_out/serialize_ch2/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y96         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     3.508 r  dvi/dvi_out/serialize_ch2/master10/OQ
                         net (fo=1, routed)           0.001     3.509    dvi/tmds_ch2_serial
    B19                  OBUFDS (Prop_obufds_I_OB)    1.864     5.373 r  dvi/tmds_buf_ch2/OB
                         net (fo=0)                   0.000     5.373    hdmi_tx_n[2]
    A20                                                               r  hdmi_tx_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi/dvi_out/serialize_ch2/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre_1  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            hdmi_tx_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.336ns  (logic 2.335ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.516ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           1.765     3.036    dvi/dvi_out/serialize_ch2/i_clk_hs
    OLOGIC_X0Y96         OSERDESE2                                    r  dvi/dvi_out/serialize_ch2/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y96         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     3.508 r  dvi/dvi_out/serialize_ch2/master10/OQ
                         net (fo=1, routed)           0.001     3.509    dvi/tmds_ch2_serial
    B19                  OBUFDS (Prop_obufds_I_O)     1.863     5.372 r  dvi/tmds_buf_ch2/O
                         net (fo=0)                   0.000     5.372    hdmi_tx_p[2]
    B19                                                               r  hdmi_tx_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi/dvi_out/serialize_ch1/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre_1  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            hdmi_tx_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.332ns  (logic 2.331ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.516ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           1.766     3.037    dvi/dvi_out/serialize_ch1/i_clk_hs
    OLOGIC_X0Y98         OSERDESE2                                    r  dvi/dvi_out/serialize_ch1/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y98         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     3.509 r  dvi/dvi_out/serialize_ch1/master10/OQ
                         net (fo=1, routed)           0.001     3.510    dvi/tmds_ch1_serial
    C20                  OBUFDS (Prop_obufds_I_OB)    1.859     5.369 r  dvi/tmds_buf_ch1/OB
                         net (fo=0)                   0.000     5.369    hdmi_tx_n[1]
    B20                                                               r  hdmi_tx_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi/dvi_out/serialize_ch1/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre_1  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            hdmi_tx_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.331ns  (logic 2.330ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.516ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           1.766     3.037    dvi/dvi_out/serialize_ch1/i_clk_hs
    OLOGIC_X0Y98         OSERDESE2                                    r  dvi/dvi_out/serialize_ch1/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y98         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     3.509 r  dvi/dvi_out/serialize_ch1/master10/OQ
                         net (fo=1, routed)           0.001     3.510    dvi/tmds_ch1_serial
    C20                  OBUFDS (Prop_obufds_I_O)     1.858     5.368 r  dvi/tmds_buf_ch1/O
                         net (fo=0)                   0.000     5.368    hdmi_tx_p[1]
    C20                                                               r  hdmi_tx_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi/dvi_out/serialize_ch0/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre_1  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            hdmi_tx_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.334ns  (logic 2.333ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.516ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           1.763     3.034    dvi/dvi_out/serialize_ch0/i_clk_hs
    OLOGIC_X0Y92         OSERDESE2                                    r  dvi/dvi_out/serialize_ch0/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     3.506 r  dvi/dvi_out/serialize_ch0/master10/OQ
                         net (fo=1, routed)           0.001     3.507    dvi/tmds_ch0_serial
    D19                  OBUFDS (Prop_obufds_I_OB)    1.861     5.368 r  dvi/tmds_buf_ch0/OB
                         net (fo=0)                   0.000     5.368    hdmi_tx_n[0]
    D20                                                               r  hdmi_tx_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi/dvi_out/serialize_ch0/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre_1  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            hdmi_tx_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.333ns  (logic 2.332ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.516ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           1.763     3.034    dvi/dvi_out/serialize_ch0/i_clk_hs
    OLOGIC_X0Y92         OSERDESE2                                    r  dvi/dvi_out/serialize_ch0/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     3.506 r  dvi/dvi_out/serialize_ch0/master10/OQ
                         net (fo=1, routed)           0.001     3.507    dvi/tmds_ch0_serial
    D19                  OBUFDS (Prop_obufds_I_O)     1.860     5.367 r  dvi/tmds_buf_ch0/O
                         net (fo=0)                   0.000     5.367    hdmi_tx_p[0]
    D19                                                               r  hdmi_tx_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi/dvi_out/serialize_chc/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre_1  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            hdmi_tx_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.314ns  (logic 2.313ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.516ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           1.747     3.018    dvi/dvi_out/serialize_chc/i_clk_hs
    OLOGIC_X0Y74         OSERDESE2                                    r  dvi/dvi_out/serialize_chc/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y74         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     3.490 r  dvi/dvi_out/serialize_chc/master10/OQ
                         net (fo=1, routed)           0.001     3.491    dvi/tmds_chc_serial
    H16                  OBUFDS (Prop_obufds_I_OB)    1.841     5.332 r  dvi/tmds_buf_chc/OB
                         net (fo=0)                   0.000     5.332    hdmi_tx_clk_n
    H17                                                               r  hdmi_tx_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi/dvi_out/serialize_chc/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre_1  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            hdmi_tx_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.313ns  (logic 2.312ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.516ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    -0.679    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.591 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.169    dvi/display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.270 r  dvi/display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           1.747     3.018    dvi/dvi_out/serialize_chc/i_clk_hs
    OLOGIC_X0Y74         OSERDESE2                                    r  dvi/dvi_out/serialize_chc/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y74         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     3.490 r  dvi/dvi_out/serialize_chc/master10/OQ
                         net (fo=1, routed)           0.001     3.491    dvi/tmds_chc_serial
    H16                  OBUFDS (Prop_obufds_I_O)     1.840     5.331 r  dvi/tmds_buf_chc/O
                         net (fo=0)                   0.000     5.331    hdmi_tx_clk_p
    H16                                                               r  hdmi_tx_clk_p (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dvi/dvi_out/serialize_chc/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre_1  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            hdmi_tx_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.967ns  (logic 0.966ns (99.897%)  route 0.001ns (0.103%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.516ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           0.573     0.618    dvi/dvi_out/serialize_chc/i_clk_hs
    OLOGIC_X0Y74         OSERDESE2                                    r  dvi/dvi_out/serialize_chc/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y74         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.795 r  dvi/dvi_out/serialize_chc/master10/OQ
                         net (fo=1, routed)           0.001     0.796    dvi/tmds_chc_serial
    H16                  OBUFDS (Prop_obufds_I_O)     0.789     1.585 r  dvi/tmds_buf_chc/O
                         net (fo=0)                   0.000     1.585    hdmi_tx_clk_p
    H16                                                               r  hdmi_tx_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi/dvi_out/serialize_chc/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre_1  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            hdmi_tx_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.968ns  (logic 0.967ns (99.897%)  route 0.001ns (0.103%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.516ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           0.573     0.618    dvi/dvi_out/serialize_chc/i_clk_hs
    OLOGIC_X0Y74         OSERDESE2                                    r  dvi/dvi_out/serialize_chc/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y74         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.795 r  dvi/dvi_out/serialize_chc/master10/OQ
                         net (fo=1, routed)           0.001     0.796    dvi/tmds_chc_serial
    H16                  OBUFDS (Prop_obufds_I_OB)    0.790     1.586 r  dvi/tmds_buf_chc/OB
                         net (fo=0)                   0.000     1.586    hdmi_tx_clk_n
    H17                                                               r  hdmi_tx_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi/dvi_out/serialize_ch0/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre_1  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            hdmi_tx_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.987ns  (logic 0.986ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.516ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           0.580     0.625    dvi/dvi_out/serialize_ch0/i_clk_hs
    OLOGIC_X0Y92         OSERDESE2                                    r  dvi/dvi_out/serialize_ch0/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.802 r  dvi/dvi_out/serialize_ch0/master10/OQ
                         net (fo=1, routed)           0.001     0.803    dvi/tmds_ch0_serial
    D19                  OBUFDS (Prop_obufds_I_O)     0.809     1.612 r  dvi/tmds_buf_ch0/O
                         net (fo=0)                   0.000     1.612    hdmi_tx_p[0]
    D19                                                               r  hdmi_tx_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi/dvi_out/serialize_ch1/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre_1  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            hdmi_tx_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.985ns  (logic 0.984ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.516ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           0.582     0.627    dvi/dvi_out/serialize_ch1/i_clk_hs
    OLOGIC_X0Y98         OSERDESE2                                    r  dvi/dvi_out/serialize_ch1/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y98         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.804 r  dvi/dvi_out/serialize_ch1/master10/OQ
                         net (fo=1, routed)           0.001     0.805    dvi/tmds_ch1_serial
    C20                  OBUFDS (Prop_obufds_I_O)     0.807     1.612 r  dvi/tmds_buf_ch1/O
                         net (fo=0)                   0.000     1.612    hdmi_tx_p[1]
    C20                                                               r  hdmi_tx_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi/dvi_out/serialize_ch0/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre_1  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            hdmi_tx_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.988ns  (logic 0.987ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.516ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           0.580     0.625    dvi/dvi_out/serialize_ch0/i_clk_hs
    OLOGIC_X0Y92         OSERDESE2                                    r  dvi/dvi_out/serialize_ch0/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.802 r  dvi/dvi_out/serialize_ch0/master10/OQ
                         net (fo=1, routed)           0.001     0.803    dvi/tmds_ch0_serial
    D19                  OBUFDS (Prop_obufds_I_OB)    0.810     1.613 r  dvi/tmds_buf_ch0/OB
                         net (fo=0)                   0.000     1.613    hdmi_tx_n[0]
    D20                                                               r  hdmi_tx_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi/dvi_out/serialize_ch1/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre_1  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            hdmi_tx_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.986ns  (logic 0.985ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.516ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           0.582     0.627    dvi/dvi_out/serialize_ch1/i_clk_hs
    OLOGIC_X0Y98         OSERDESE2                                    r  dvi/dvi_out/serialize_ch1/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y98         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.804 r  dvi/dvi_out/serialize_ch1/master10/OQ
                         net (fo=1, routed)           0.001     0.805    dvi/tmds_ch1_serial
    C20                  OBUFDS (Prop_obufds_I_OB)    0.808     1.613 r  dvi/tmds_buf_ch1/OB
                         net (fo=0)                   0.000     1.613    hdmi_tx_n[1]
    B20                                                               r  hdmi_tx_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi/dvi_out/serialize_ch2/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre_1  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            hdmi_tx_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.990ns  (logic 0.989ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.516ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           0.581     0.626    dvi/dvi_out/serialize_ch2/i_clk_hs
    OLOGIC_X0Y96         OSERDESE2                                    r  dvi/dvi_out/serialize_ch2/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y96         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.803 r  dvi/dvi_out/serialize_ch2/master10/OQ
                         net (fo=1, routed)           0.001     0.804    dvi/tmds_ch2_serial
    B19                  OBUFDS (Prop_obufds_I_O)     0.812     1.616 r  dvi/tmds_buf_ch2/O
                         net (fo=0)                   0.000     1.616    hdmi_tx_p[2]
    B19                                                               r  hdmi_tx_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi/dvi_out/serialize_ch2/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre_1  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            hdmi_tx_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.991ns  (logic 0.990ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.516ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.548    -0.513    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.463 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.019    dvi/display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.045 r  dvi/display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           0.581     0.626    dvi/dvi_out/serialize_ch2/i_clk_hs
    OLOGIC_X0Y96         OSERDESE2                                    r  dvi/dvi_out/serialize_ch2/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y96         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.803 r  dvi/dvi_out/serialize_ch2/master10/OQ
                         net (fo=1, routed)           0.001     0.804    dvi/tmds_ch2_serial
    B19                  OBUFDS (Prop_obufds_I_OB)    0.813     1.617 r  dvi/tmds_buf_ch2/OB
                         net (fo=0)                   0.000     1.617    hdmi_tx_n[2]
    A20                                                               r  hdmi_tx_n[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dvi/display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT
                            (clock source 'clk_fb'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dvi/display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (100.004%))
  Logic Levels:           0  
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fb fall edge)    25.000    25.000 f  
    L16                                               0.000    25.000 f  clk_125mhz (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    26.491 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    27.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    20.780 f  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    22.540    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    22.641 f  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    24.321    dvi/display_clocks_inst/i_clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    24.409 f  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.014    24.423    dvi/display_clocks_inst/clk_fb
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dvi/display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT
                            (clock source 'clk_fb'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dvi/display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.013ns  (logic 0.000ns (0.000%)  route 0.013ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fb rise edge)     0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    -1.342    dvi/display_clocks_inst/i_clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.083    -1.259 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.013    -1.246    dvi/display_clocks_inst/clk_fb
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fb_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dvi/display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT
                            (clock source 'clk_fb_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dvi/display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (100.004%))
  Logic Levels:           0  
  Clock Uncertainty:      0.477ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fb_1 fall edge)
                                                     25.000    25.000 f  
    L16                                               0.000    25.000 f  clk_125mhz (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    26.491 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    27.776    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    20.780 f  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    22.540    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    22.641 f  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.680    24.321    dvi/display_clocks_inst/i_clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    24.409 f  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.014    24.423    dvi/display_clocks_inst/clk_fb
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dvi/display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT
                            (clock source 'clk_fb_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dvi/display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.013ns  (logic 0.000ns (0.000%)  route 0.013ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.477ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fb_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    -1.342    dvi/display_clocks_inst/i_clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.083    -1.259 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.013    -1.246    dvi/display_clocks_inst/clk_fb
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.524ns  (logic 0.101ns (2.866%)  route 3.423ns (97.134%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  clk_125mhz (IN)
                         net (fo=0)                   0.000     4.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     5.491 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.776    clk_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.996    -0.220 f  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     1.540    clk_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.641 f  clk_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.663     3.304    clk_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  clk_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.164ns  (logic 0.091ns (2.876%)  route 3.073ns (97.124%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.105    -4.522 r  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.599    -2.923    clk_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.474    -1.358    clk_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  clk_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.524ns  (logic 0.101ns (2.866%)  route 3.423ns (97.134%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  clk_125mhz (IN)
                         net (fo=0)                   0.000     4.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     5.491 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.776    clk_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.996    -0.220 f  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     1.540    clk_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.641 f  clk_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.663     3.304    clk_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  clk_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.164ns  (logic 0.091ns (2.876%)  route 3.073ns (97.124%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.105    -4.522 r  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.599    -2.923    clk_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.474    -1.358    clk_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  clk_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_1x_pre

Max Delay          1032 Endpoints
Min Delay          1032 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dvi/display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi/display_timings_inst/o_sy_reg[4]_rep__5/S
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.403ns  (logic 0.124ns (1.087%)  route 11.279ns (98.913%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  dvi/display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           4.957     4.957    dvi/display_clocks_inst/o_locked
    SLICE_X42Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.081 r  dvi/display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=86, routed)          6.322    11.403    dvi/display_timings_inst/o_sy_reg[2]_6
    SLICE_X21Y25         FDSE                                         r  dvi/display_timings_inst/o_sy_reg[4]_rep__5/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    -1.342    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    -1.259 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599     0.340    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.431 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.482     1.914    dvi/display_timings_inst/i_clk
    SLICE_X21Y25         FDSE                                         r  dvi/display_timings_inst/o_sy_reg[4]_rep__5/C

Slack:                    inf
  Source:                 dvi/display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi/display_timings_inst/o_sy_reg[4]_rep__6/S
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.403ns  (logic 0.124ns (1.087%)  route 11.279ns (98.913%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  dvi/display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           4.957     4.957    dvi/display_clocks_inst/o_locked
    SLICE_X42Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.081 r  dvi/display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=86, routed)          6.322    11.403    dvi/display_timings_inst/o_sy_reg[2]_6
    SLICE_X21Y25         FDSE                                         r  dvi/display_timings_inst/o_sy_reg[4]_rep__6/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    -1.342    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    -1.259 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599     0.340    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.431 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.482     1.914    dvi/display_timings_inst/i_clk
    SLICE_X21Y25         FDSE                                         r  dvi/display_timings_inst/o_sy_reg[4]_rep__6/C

Slack:                    inf
  Source:                 dvi/display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi/display_timings_inst/o_sy_reg[1]_rep__2/S
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.276ns  (logic 0.124ns (1.100%)  route 11.152ns (98.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  dvi/display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           4.957     4.957    dvi/display_clocks_inst/o_locked
    SLICE_X42Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.081 r  dvi/display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=86, routed)          6.195    11.276    dvi/display_timings_inst/o_sy_reg[2]_6
    SLICE_X24Y20         FDSE                                         r  dvi/display_timings_inst/o_sy_reg[1]_rep__2/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    -1.342    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    -1.259 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599     0.340    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.431 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.484     1.916    dvi/display_timings_inst/i_clk
    SLICE_X24Y20         FDSE                                         r  dvi/display_timings_inst/o_sy_reg[1]_rep__2/C

Slack:                    inf
  Source:                 dvi/display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi/display_timings_inst/o_sy_reg[1]_rep__8/S
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.276ns  (logic 0.124ns (1.100%)  route 11.152ns (98.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  dvi/display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           4.957     4.957    dvi/display_clocks_inst/o_locked
    SLICE_X42Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.081 r  dvi/display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=86, routed)          6.195    11.276    dvi/display_timings_inst/o_sy_reg[2]_6
    SLICE_X24Y20         FDSE                                         r  dvi/display_timings_inst/o_sy_reg[1]_rep__8/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    -1.342    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    -1.259 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599     0.340    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.431 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.484     1.916    dvi/display_timings_inst/i_clk
    SLICE_X24Y20         FDSE                                         r  dvi/display_timings_inst/o_sy_reg[1]_rep__8/C

Slack:                    inf
  Source:                 dvi/display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi/display_timings_inst/o_sy_reg[8]_rep__6/S
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.276ns  (logic 0.124ns (1.100%)  route 11.152ns (98.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  dvi/display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           4.957     4.957    dvi/display_clocks_inst/o_locked
    SLICE_X42Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.081 r  dvi/display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=86, routed)          6.195    11.276    dvi/display_timings_inst/o_sy_reg[2]_6
    SLICE_X24Y20         FDSE                                         r  dvi/display_timings_inst/o_sy_reg[8]_rep__6/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    -1.342    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    -1.259 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599     0.340    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.431 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.484     1.916    dvi/display_timings_inst/i_clk
    SLICE_X24Y20         FDSE                                         r  dvi/display_timings_inst/o_sy_reg[8]_rep__6/C

Slack:                    inf
  Source:                 dvi/display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi/display_timings_inst/o_sy_reg[4]_rep__2/S
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.237ns  (logic 0.124ns (1.103%)  route 11.113ns (98.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  dvi/display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           4.957     4.957    dvi/display_clocks_inst/o_locked
    SLICE_X42Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.081 r  dvi/display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=86, routed)          6.156    11.237    dvi/display_timings_inst/o_sy_reg[2]_6
    SLICE_X20Y24         FDSE                                         r  dvi/display_timings_inst/o_sy_reg[4]_rep__2/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    -1.342    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    -1.259 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599     0.340    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.431 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.482     1.914    dvi/display_timings_inst/i_clk
    SLICE_X20Y24         FDSE                                         r  dvi/display_timings_inst/o_sy_reg[4]_rep__2/C

Slack:                    inf
  Source:                 dvi/display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi/display_timings_inst/o_sy_reg[8]_rep__0/S
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.237ns  (logic 0.124ns (1.103%)  route 11.113ns (98.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  dvi/display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           4.957     4.957    dvi/display_clocks_inst/o_locked
    SLICE_X42Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.081 r  dvi/display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=86, routed)          6.156    11.237    dvi/display_timings_inst/o_sy_reg[2]_6
    SLICE_X20Y24         FDSE                                         r  dvi/display_timings_inst/o_sy_reg[8]_rep__0/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    -1.342    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    -1.259 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599     0.340    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.431 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.482     1.914    dvi/display_timings_inst/i_clk
    SLICE_X20Y24         FDSE                                         r  dvi/display_timings_inst/o_sy_reg[8]_rep__0/C

Slack:                    inf
  Source:                 dvi/display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi/display_timings_inst/o_sy_reg[8]_rep__1/S
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.237ns  (logic 0.124ns (1.103%)  route 11.113ns (98.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  dvi/display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           4.957     4.957    dvi/display_clocks_inst/o_locked
    SLICE_X42Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.081 r  dvi/display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=86, routed)          6.156    11.237    dvi/display_timings_inst/o_sy_reg[2]_6
    SLICE_X20Y24         FDSE                                         r  dvi/display_timings_inst/o_sy_reg[8]_rep__1/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    -1.342    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    -1.259 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599     0.340    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.431 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.482     1.914    dvi/display_timings_inst/i_clk
    SLICE_X20Y24         FDSE                                         r  dvi/display_timings_inst/o_sy_reg[8]_rep__1/C

Slack:                    inf
  Source:                 dvi/display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi/display_timings_inst/o_sy_reg[1]_rep__4/S
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.152ns  (logic 0.124ns (1.112%)  route 11.028ns (98.888%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  dvi/display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           4.957     4.957    dvi/display_clocks_inst/o_locked
    SLICE_X42Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.081 r  dvi/display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=86, routed)          6.071    11.152    dvi/display_timings_inst/o_sy_reg[2]_6
    SLICE_X25Y19         FDSE                                         r  dvi/display_timings_inst/o_sy_reg[1]_rep__4/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    -1.342    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    -1.259 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599     0.340    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.431 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.484     1.916    dvi/display_timings_inst/i_clk
    SLICE_X25Y19         FDSE                                         r  dvi/display_timings_inst/o_sy_reg[1]_rep__4/C

Slack:                    inf
  Source:                 dvi/display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi/display_timings_inst/o_sy_reg[8]_rep__2/S
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.152ns  (logic 0.124ns (1.112%)  route 11.028ns (98.888%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  dvi/display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           4.957     4.957    dvi/display_clocks_inst/o_locked
    SLICE_X42Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.081 r  dvi/display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=86, routed)          6.071    11.152    dvi/display_timings_inst/o_sy_reg[2]_6
    SLICE_X25Y19         FDSE                                         r  dvi/display_timings_inst/o_sy_reg[8]_rep__2/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    -1.342    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    -1.259 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599     0.340    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.431 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.484     1.916    dvi/display_timings_inst/i_clk
    SLICE_X25Y19         FDSE                                         r  dvi/display_timings_inst/o_sy_reg[8]_rep__2/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_in[2]
                            (input port)
  Destination:            debounce_btn0_inst_1/btn_in_d_reg[1][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.662ns  (logic 0.306ns (46.267%)  route 0.356ns (53.733%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.720ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw_in[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_in[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  sw_in_IBUF[2]_inst/O
                         net (fo=1, routed)           0.356     0.662    debounce_btn0_inst_1/D[2]
    SLICE_X42Y39         FDCE                                         r  debounce_btn0_inst_1/btn_in_d_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.859     0.720    debounce_btn0_inst_1/o_clk_1x
    SLICE_X42Y39         FDCE                                         r  debounce_btn0_inst_1/btn_in_d_reg[1][2]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            debounce_btn0_inst_1/btn_in_d_reg[3][2]/CLR
                            (removal check against rising-edge clock clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.841ns  (logic 0.045ns (5.354%)  route 0.796ns (94.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           0.612     0.612    debounce_btn0_inst_0/locked
    SLICE_X42Y38         LUT2 (Prop_lut2_I1_O)        0.045     0.657 f  debounce_btn0_inst_0/MMCME2_BASE_inst_i_1/O
                         net (fo=57, routed)          0.183     0.841    debounce_btn0_inst_1/rst
    SLICE_X42Y38         FDCE                                         f  debounce_btn0_inst_1/btn_in_d_reg[3][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.859     0.720    debounce_btn0_inst_1/o_clk_1x
    SLICE_X42Y38         FDCE                                         r  debounce_btn0_inst_1/btn_in_d_reg[3][2]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            debounce_btn0_inst_1/o_reg[10]/CLR
                            (removal check against rising-edge clock clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.841ns  (logic 0.045ns (5.354%)  route 0.796ns (94.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           0.612     0.612    debounce_btn0_inst_0/locked
    SLICE_X42Y38         LUT2 (Prop_lut2_I1_O)        0.045     0.657 f  debounce_btn0_inst_0/MMCME2_BASE_inst_i_1/O
                         net (fo=57, routed)          0.183     0.841    debounce_btn0_inst_1/rst
    SLICE_X43Y38         FDCE                                         f  debounce_btn0_inst_1/o_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.859     0.720    debounce_btn0_inst_1/o_clk_1x
    SLICE_X43Y38         FDCE                                         r  debounce_btn0_inst_1/o_reg[10]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            debounce_btn0_inst_1/o_reg[11]/CLR
                            (removal check against rising-edge clock clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.841ns  (logic 0.045ns (5.354%)  route 0.796ns (94.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           0.612     0.612    debounce_btn0_inst_0/locked
    SLICE_X42Y38         LUT2 (Prop_lut2_I1_O)        0.045     0.657 f  debounce_btn0_inst_0/MMCME2_BASE_inst_i_1/O
                         net (fo=57, routed)          0.183     0.841    debounce_btn0_inst_1/rst
    SLICE_X43Y38         FDCE                                         f  debounce_btn0_inst_1/o_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.859     0.720    debounce_btn0_inst_1/o_clk_1x
    SLICE_X43Y38         FDCE                                         r  debounce_btn0_inst_1/o_reg[11]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            debounce_btn0_inst_1/o_reg[8]/CLR
                            (removal check against rising-edge clock clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.841ns  (logic 0.045ns (5.354%)  route 0.796ns (94.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           0.612     0.612    debounce_btn0_inst_0/locked
    SLICE_X42Y38         LUT2 (Prop_lut2_I1_O)        0.045     0.657 f  debounce_btn0_inst_0/MMCME2_BASE_inst_i_1/O
                         net (fo=57, routed)          0.183     0.841    debounce_btn0_inst_1/rst
    SLICE_X43Y38         FDCE                                         f  debounce_btn0_inst_1/o_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.859     0.720    debounce_btn0_inst_1/o_clk_1x
    SLICE_X43Y38         FDCE                                         r  debounce_btn0_inst_1/o_reg[8]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            debounce_btn0_inst_1/o_reg[9]/CLR
                            (removal check against rising-edge clock clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.841ns  (logic 0.045ns (5.354%)  route 0.796ns (94.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           0.612     0.612    debounce_btn0_inst_0/locked
    SLICE_X42Y38         LUT2 (Prop_lut2_I1_O)        0.045     0.657 f  debounce_btn0_inst_0/MMCME2_BASE_inst_i_1/O
                         net (fo=57, routed)          0.183     0.841    debounce_btn0_inst_1/rst
    SLICE_X43Y38         FDCE                                         f  debounce_btn0_inst_1/o_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.859     0.720    debounce_btn0_inst_1/o_clk_1x
    SLICE_X43Y38         FDCE                                         r  debounce_btn0_inst_1/o_reg[9]/C

Slack:                    inf
  Source:                 sw_in[0]
                            (input port)
  Destination:            debounce_btn0_inst_1/btn_in_d_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.870ns  (logic 0.220ns (25.333%)  route 0.650ns (74.667%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.720ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw_in[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_in[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_in_IBUF[0]_inst/O
                         net (fo=1, routed)           0.650     0.870    debounce_btn0_inst_1/D[0]
    SLICE_X42Y39         FDCE                                         r  debounce_btn0_inst_1/btn_in_d_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.859     0.720    debounce_btn0_inst_1/o_clk_1x
    SLICE_X42Y39         FDCE                                         r  debounce_btn0_inst_1/btn_in_d_reg[1][0]/C

Slack:                    inf
  Source:                 btn_in[3]
                            (input port)
  Destination:            debounce_btn0_inst_0/btn_in_d_reg[1][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.877ns  (logic 0.334ns (38.056%)  route 0.544ns (61.944%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.687ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.687ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  btn_in[3] (IN)
                         net (fo=0)                   0.000     0.000    btn_in[3]
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  btn_in_IBUF[3]_inst/O
                         net (fo=1, routed)           0.544     0.877    debounce_btn0_inst_0/D[3]
    SLICE_X33Y35         FDCE                                         r  debounce_btn0_inst_0/btn_in_d_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.826     0.687    debounce_btn0_inst_0/o_clk_1x
    SLICE_X33Y35         FDCE                                         r  debounce_btn0_inst_0/btn_in_d_reg[1][3]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            debounce_btn0_inst_1/btn_in_d_reg[1][0]/CLR
                            (removal check against rising-edge clock clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.045ns (5.040%)  route 0.848ns (94.960%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           0.612     0.612    debounce_btn0_inst_0/locked
    SLICE_X42Y38         LUT2 (Prop_lut2_I1_O)        0.045     0.657 f  debounce_btn0_inst_0/MMCME2_BASE_inst_i_1/O
                         net (fo=57, routed)          0.235     0.893    debounce_btn0_inst_1/rst
    SLICE_X42Y39         FDCE                                         f  debounce_btn0_inst_1/btn_in_d_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.859     0.720    debounce_btn0_inst_1/o_clk_1x
    SLICE_X42Y39         FDCE                                         r  debounce_btn0_inst_1/btn_in_d_reg[1][0]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            debounce_btn0_inst_1/btn_in_d_reg[1][2]/CLR
                            (removal check against rising-edge clock clk_1x_pre  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.045ns (5.040%)  route 0.848ns (94.960%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           0.612     0.612    debounce_btn0_inst_0/locked
    SLICE_X42Y38         LUT2 (Prop_lut2_I1_O)        0.045     0.657 f  debounce_btn0_inst_0/MMCME2_BASE_inst_i_1/O
                         net (fo=57, routed)          0.235     0.893    debounce_btn0_inst_1/rst
    SLICE_X42Y39         FDCE                                         f  debounce_btn0_inst_1/btn_in_d_reg[1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.859     0.720    debounce_btn0_inst_1/o_clk_1x
    SLICE_X42Y39         FDCE                                         r  debounce_btn0_inst_1/btn_in_d_reg[1][2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_1x_pre_1

Max Delay          1032 Endpoints
Min Delay          1032 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dvi/display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi/display_timings_inst/o_sy_reg[4]_rep__5/S
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.403ns  (logic 0.124ns (1.087%)  route 11.279ns (98.913%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  dvi/display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           4.957     4.957    dvi/display_clocks_inst/o_locked
    SLICE_X42Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.081 r  dvi/display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=86, routed)          6.322    11.403    dvi/display_timings_inst/o_sy_reg[2]_6
    SLICE_X21Y25         FDSE                                         r  dvi/display_timings_inst/o_sy_reg[4]_rep__5/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    -1.342    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    -1.259 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599     0.340    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.431 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.482     1.914    dvi/display_timings_inst/i_clk
    SLICE_X21Y25         FDSE                                         r  dvi/display_timings_inst/o_sy_reg[4]_rep__5/C

Slack:                    inf
  Source:                 dvi/display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi/display_timings_inst/o_sy_reg[4]_rep__6/S
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.403ns  (logic 0.124ns (1.087%)  route 11.279ns (98.913%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  dvi/display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           4.957     4.957    dvi/display_clocks_inst/o_locked
    SLICE_X42Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.081 r  dvi/display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=86, routed)          6.322    11.403    dvi/display_timings_inst/o_sy_reg[2]_6
    SLICE_X21Y25         FDSE                                         r  dvi/display_timings_inst/o_sy_reg[4]_rep__6/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    -1.342    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    -1.259 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599     0.340    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.431 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.482     1.914    dvi/display_timings_inst/i_clk
    SLICE_X21Y25         FDSE                                         r  dvi/display_timings_inst/o_sy_reg[4]_rep__6/C

Slack:                    inf
  Source:                 dvi/display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi/display_timings_inst/o_sy_reg[1]_rep__2/S
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.276ns  (logic 0.124ns (1.100%)  route 11.152ns (98.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  dvi/display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           4.957     4.957    dvi/display_clocks_inst/o_locked
    SLICE_X42Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.081 r  dvi/display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=86, routed)          6.195    11.276    dvi/display_timings_inst/o_sy_reg[2]_6
    SLICE_X24Y20         FDSE                                         r  dvi/display_timings_inst/o_sy_reg[1]_rep__2/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    -1.342    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    -1.259 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599     0.340    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.431 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.484     1.916    dvi/display_timings_inst/i_clk
    SLICE_X24Y20         FDSE                                         r  dvi/display_timings_inst/o_sy_reg[1]_rep__2/C

Slack:                    inf
  Source:                 dvi/display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi/display_timings_inst/o_sy_reg[1]_rep__8/S
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.276ns  (logic 0.124ns (1.100%)  route 11.152ns (98.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  dvi/display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           4.957     4.957    dvi/display_clocks_inst/o_locked
    SLICE_X42Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.081 r  dvi/display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=86, routed)          6.195    11.276    dvi/display_timings_inst/o_sy_reg[2]_6
    SLICE_X24Y20         FDSE                                         r  dvi/display_timings_inst/o_sy_reg[1]_rep__8/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    -1.342    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    -1.259 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599     0.340    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.431 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.484     1.916    dvi/display_timings_inst/i_clk
    SLICE_X24Y20         FDSE                                         r  dvi/display_timings_inst/o_sy_reg[1]_rep__8/C

Slack:                    inf
  Source:                 dvi/display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi/display_timings_inst/o_sy_reg[8]_rep__6/S
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.276ns  (logic 0.124ns (1.100%)  route 11.152ns (98.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  dvi/display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           4.957     4.957    dvi/display_clocks_inst/o_locked
    SLICE_X42Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.081 r  dvi/display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=86, routed)          6.195    11.276    dvi/display_timings_inst/o_sy_reg[2]_6
    SLICE_X24Y20         FDSE                                         r  dvi/display_timings_inst/o_sy_reg[8]_rep__6/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    -1.342    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    -1.259 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599     0.340    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.431 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.484     1.916    dvi/display_timings_inst/i_clk
    SLICE_X24Y20         FDSE                                         r  dvi/display_timings_inst/o_sy_reg[8]_rep__6/C

Slack:                    inf
  Source:                 dvi/display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi/display_timings_inst/o_sy_reg[4]_rep__2/S
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.237ns  (logic 0.124ns (1.103%)  route 11.113ns (98.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  dvi/display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           4.957     4.957    dvi/display_clocks_inst/o_locked
    SLICE_X42Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.081 r  dvi/display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=86, routed)          6.156    11.237    dvi/display_timings_inst/o_sy_reg[2]_6
    SLICE_X20Y24         FDSE                                         r  dvi/display_timings_inst/o_sy_reg[4]_rep__2/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    -1.342    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    -1.259 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599     0.340    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.431 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.482     1.914    dvi/display_timings_inst/i_clk
    SLICE_X20Y24         FDSE                                         r  dvi/display_timings_inst/o_sy_reg[4]_rep__2/C

Slack:                    inf
  Source:                 dvi/display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi/display_timings_inst/o_sy_reg[8]_rep__0/S
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.237ns  (logic 0.124ns (1.103%)  route 11.113ns (98.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  dvi/display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           4.957     4.957    dvi/display_clocks_inst/o_locked
    SLICE_X42Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.081 r  dvi/display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=86, routed)          6.156    11.237    dvi/display_timings_inst/o_sy_reg[2]_6
    SLICE_X20Y24         FDSE                                         r  dvi/display_timings_inst/o_sy_reg[8]_rep__0/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    -1.342    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    -1.259 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599     0.340    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.431 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.482     1.914    dvi/display_timings_inst/i_clk
    SLICE_X20Y24         FDSE                                         r  dvi/display_timings_inst/o_sy_reg[8]_rep__0/C

Slack:                    inf
  Source:                 dvi/display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi/display_timings_inst/o_sy_reg[8]_rep__1/S
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.237ns  (logic 0.124ns (1.103%)  route 11.113ns (98.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  dvi/display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           4.957     4.957    dvi/display_clocks_inst/o_locked
    SLICE_X42Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.081 r  dvi/display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=86, routed)          6.156    11.237    dvi/display_timings_inst/o_sy_reg[2]_6
    SLICE_X20Y24         FDSE                                         r  dvi/display_timings_inst/o_sy_reg[8]_rep__1/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    -1.342    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    -1.259 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599     0.340    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.431 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.482     1.914    dvi/display_timings_inst/i_clk
    SLICE_X20Y24         FDSE                                         r  dvi/display_timings_inst/o_sy_reg[8]_rep__1/C

Slack:                    inf
  Source:                 dvi/display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi/display_timings_inst/o_sy_reg[1]_rep__4/S
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.152ns  (logic 0.124ns (1.112%)  route 11.028ns (98.888%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  dvi/display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           4.957     4.957    dvi/display_clocks_inst/o_locked
    SLICE_X42Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.081 r  dvi/display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=86, routed)          6.071    11.152    dvi/display_timings_inst/o_sy_reg[2]_6
    SLICE_X25Y19         FDSE                                         r  dvi/display_timings_inst/o_sy_reg[1]_rep__4/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    -1.342    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    -1.259 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599     0.340    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.431 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.484     1.916    dvi/display_timings_inst/i_clk
    SLICE_X25Y19         FDSE                                         r  dvi/display_timings_inst/o_sy_reg[1]_rep__4/C

Slack:                    inf
  Source:                 dvi/display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi/display_timings_inst/o_sy_reg[8]_rep__2/S
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.152ns  (logic 0.124ns (1.112%)  route 11.028ns (98.888%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  dvi/display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           4.957     4.957    dvi/display_clocks_inst/o_locked
    SLICE_X42Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.081 r  dvi/display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=86, routed)          6.071    11.152    dvi/display_timings_inst/o_sy_reg[2]_6
    SLICE_X25Y19         FDSE                                         r  dvi/display_timings_inst/o_sy_reg[8]_rep__2/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.490    -1.342    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    -1.259 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599     0.340    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.431 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        1.484     1.916    dvi/display_timings_inst/i_clk
    SLICE_X25Y19         FDSE                                         r  dvi/display_timings_inst/o_sy_reg[8]_rep__2/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_in[2]
                            (input port)
  Destination:            debounce_btn0_inst_1/btn_in_d_reg[1][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.662ns  (logic 0.306ns (46.267%)  route 0.356ns (53.733%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.720ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw_in[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_in[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  sw_in_IBUF[2]_inst/O
                         net (fo=1, routed)           0.356     0.662    debounce_btn0_inst_1/D[2]
    SLICE_X42Y39         FDCE                                         r  debounce_btn0_inst_1/btn_in_d_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.859     0.720    debounce_btn0_inst_1/o_clk_1x
    SLICE_X42Y39         FDCE                                         r  debounce_btn0_inst_1/btn_in_d_reg[1][2]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            debounce_btn0_inst_1/btn_in_d_reg[3][2]/CLR
                            (removal check against rising-edge clock clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.841ns  (logic 0.045ns (5.354%)  route 0.796ns (94.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           0.612     0.612    debounce_btn0_inst_0/locked
    SLICE_X42Y38         LUT2 (Prop_lut2_I1_O)        0.045     0.657 f  debounce_btn0_inst_0/MMCME2_BASE_inst_i_1/O
                         net (fo=57, routed)          0.183     0.841    debounce_btn0_inst_1/rst
    SLICE_X42Y38         FDCE                                         f  debounce_btn0_inst_1/btn_in_d_reg[3][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.859     0.720    debounce_btn0_inst_1/o_clk_1x
    SLICE_X42Y38         FDCE                                         r  debounce_btn0_inst_1/btn_in_d_reg[3][2]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            debounce_btn0_inst_1/o_reg[10]/CLR
                            (removal check against rising-edge clock clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.841ns  (logic 0.045ns (5.354%)  route 0.796ns (94.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           0.612     0.612    debounce_btn0_inst_0/locked
    SLICE_X42Y38         LUT2 (Prop_lut2_I1_O)        0.045     0.657 f  debounce_btn0_inst_0/MMCME2_BASE_inst_i_1/O
                         net (fo=57, routed)          0.183     0.841    debounce_btn0_inst_1/rst
    SLICE_X43Y38         FDCE                                         f  debounce_btn0_inst_1/o_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.859     0.720    debounce_btn0_inst_1/o_clk_1x
    SLICE_X43Y38         FDCE                                         r  debounce_btn0_inst_1/o_reg[10]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            debounce_btn0_inst_1/o_reg[11]/CLR
                            (removal check against rising-edge clock clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.841ns  (logic 0.045ns (5.354%)  route 0.796ns (94.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           0.612     0.612    debounce_btn0_inst_0/locked
    SLICE_X42Y38         LUT2 (Prop_lut2_I1_O)        0.045     0.657 f  debounce_btn0_inst_0/MMCME2_BASE_inst_i_1/O
                         net (fo=57, routed)          0.183     0.841    debounce_btn0_inst_1/rst
    SLICE_X43Y38         FDCE                                         f  debounce_btn0_inst_1/o_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.859     0.720    debounce_btn0_inst_1/o_clk_1x
    SLICE_X43Y38         FDCE                                         r  debounce_btn0_inst_1/o_reg[11]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            debounce_btn0_inst_1/o_reg[8]/CLR
                            (removal check against rising-edge clock clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.841ns  (logic 0.045ns (5.354%)  route 0.796ns (94.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           0.612     0.612    debounce_btn0_inst_0/locked
    SLICE_X42Y38         LUT2 (Prop_lut2_I1_O)        0.045     0.657 f  debounce_btn0_inst_0/MMCME2_BASE_inst_i_1/O
                         net (fo=57, routed)          0.183     0.841    debounce_btn0_inst_1/rst
    SLICE_X43Y38         FDCE                                         f  debounce_btn0_inst_1/o_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.859     0.720    debounce_btn0_inst_1/o_clk_1x
    SLICE_X43Y38         FDCE                                         r  debounce_btn0_inst_1/o_reg[8]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            debounce_btn0_inst_1/o_reg[9]/CLR
                            (removal check against rising-edge clock clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.841ns  (logic 0.045ns (5.354%)  route 0.796ns (94.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           0.612     0.612    debounce_btn0_inst_0/locked
    SLICE_X42Y38         LUT2 (Prop_lut2_I1_O)        0.045     0.657 f  debounce_btn0_inst_0/MMCME2_BASE_inst_i_1/O
                         net (fo=57, routed)          0.183     0.841    debounce_btn0_inst_1/rst
    SLICE_X43Y38         FDCE                                         f  debounce_btn0_inst_1/o_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.859     0.720    debounce_btn0_inst_1/o_clk_1x
    SLICE_X43Y38         FDCE                                         r  debounce_btn0_inst_1/o_reg[9]/C

Slack:                    inf
  Source:                 sw_in[0]
                            (input port)
  Destination:            debounce_btn0_inst_1/btn_in_d_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.870ns  (logic 0.220ns (25.333%)  route 0.650ns (74.667%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.720ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw_in[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_in[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_in_IBUF[0]_inst/O
                         net (fo=1, routed)           0.650     0.870    debounce_btn0_inst_1/D[0]
    SLICE_X42Y39         FDCE                                         r  debounce_btn0_inst_1/btn_in_d_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.859     0.720    debounce_btn0_inst_1/o_clk_1x
    SLICE_X42Y39         FDCE                                         r  debounce_btn0_inst_1/btn_in_d_reg[1][0]/C

Slack:                    inf
  Source:                 btn_in[3]
                            (input port)
  Destination:            debounce_btn0_inst_0/btn_in_d_reg[1][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.877ns  (logic 0.334ns (38.056%)  route 0.544ns (61.944%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.687ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.687ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  btn_in[3] (IN)
                         net (fo=0)                   0.000     0.000    btn_in[3]
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  btn_in_IBUF[3]_inst/O
                         net (fo=1, routed)           0.544     0.877    debounce_btn0_inst_0/D[3]
    SLICE_X33Y35         FDCE                                         r  debounce_btn0_inst_0/btn_in_d_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.826     0.687    debounce_btn0_inst_0/o_clk_1x
    SLICE_X33Y35         FDCE                                         r  debounce_btn0_inst_0/btn_in_d_reg[1][3]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            debounce_btn0_inst_1/btn_in_d_reg[1][0]/CLR
                            (removal check against rising-edge clock clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.045ns (5.040%)  route 0.848ns (94.960%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           0.612     0.612    debounce_btn0_inst_0/locked
    SLICE_X42Y38         LUT2 (Prop_lut2_I1_O)        0.045     0.657 f  debounce_btn0_inst_0/MMCME2_BASE_inst_i_1/O
                         net (fo=57, routed)          0.235     0.893    debounce_btn0_inst_1/rst
    SLICE_X42Y39         FDCE                                         f  debounce_btn0_inst_1/btn_in_d_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.859     0.720    debounce_btn0_inst_1/o_clk_1x
    SLICE_X42Y39         FDCE                                         r  debounce_btn0_inst_1/btn_in_d_reg[1][0]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            debounce_btn0_inst_1/btn_in_d_reg[1][2]/CLR
                            (removal check against rising-edge clock clk_1x_pre_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.045ns (5.040%)  route 0.848ns (94.960%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           0.612     0.612    debounce_btn0_inst_0/locked
    SLICE_X42Y38         LUT2 (Prop_lut2_I1_O)        0.045     0.657 f  debounce_btn0_inst_0/MMCME2_BASE_inst_i_1/O
                         net (fo=57, routed)          0.235     0.893    debounce_btn0_inst_1/rst
    SLICE_X42Y39         FDCE                                         f  debounce_btn0_inst_1/btn_in_d_reg[1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.814    -0.749    dvi/display_clocks_inst/i_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.696 r  dvi/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.168    dvi/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.139 r  dvi/display_clocks_inst/bufg_clk_pix/O
                         net (fo=1411, routed)        0.859     0.720    debounce_btn0_inst_1/o_clk_1x
    SLICE_X42Y39         FDCE                                         r  debounce_btn0_inst_1/btn_in_d_reg[1][2]/C





