Release 14.6 - par P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Wed Nov 08 10:47:30 2017

All signals are completely routed.

WARNING:ParHelpers:362 - There are 1 sourceless signals in this design. This design will not pass the DRC check run by
   Bitgen.

   clk_OBUF
WARNING:ParHelpers:361 - There are 1 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   clkin_IBUF


