

================================================================
== Vitis HLS Report for 'conv2_Pipeline_VITIS_LOOP_173_7'
================================================================
* Date:           Sat Jan 25 16:56:05 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       Conv2 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.617 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      731|      731|  7.310 us|  7.310 us|  730|  730|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_173_7  |      729|      729|         1|          1|          1|   729|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%phi_urem311 = alloca i32 1"   --->   Operation 4 'alloca' 'phi_urem311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%phi_mul309 = alloca i32 1"   --->   Operation 5 'alloca' 'phi_mul309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173]   --->   Operation 6 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.42ns)   --->   "%store_ln173 = store i10 0, i10 %i_1" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173]   --->   Operation 7 'store' 'store_ln173' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%store_ln0 = store i20 0, i20 %phi_mul309"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %phi_urem311"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc272"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.61>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%phi_urem311_load = load i10 %phi_urem311" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173]   --->   Operation 11 'load' 'phi_urem311_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i = load i10 %i_1" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173]   --->   Operation 12 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.78ns)   --->   "%icmp_ln173 = icmp_eq  i10 %i, i10 729" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173]   --->   Operation 13 'icmp' 'icmp_ln173' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.78ns)   --->   "%add_ln173 = add i10 %i, i10 1" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173]   --->   Operation 14 'add' 'add_ln173' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln173 = br i1 %icmp_ln173, void %for.inc272.split, void %S21.preheader.exitStub" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173]   --->   Operation 15 'br' 'br_ln173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%phi_mul309_load = load i20 %phi_mul309" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173]   --->   Operation 16 'load' 'phi_mul309_load' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln174 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_19" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:174]   --->   Operation 17 'specpipeline' 'specpipeline_ln174' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%speclooptripcount_ln173 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 729, i64 729, i64 729" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173]   --->   Operation 18 'speclooptripcount' 'speclooptripcount_ln173' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln173 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173]   --->   Operation 19 'specloopname' 'specloopname_ln173' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.89ns)   --->   "%add_ln173_1 = add i20 %phi_mul309_load, i20 1214" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173]   --->   Operation 20 'add' 'add_ln173_1' <Predicate = (!icmp_ln173)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = partselect i5 @_ssdm_op_PartSelect.i5.i20.i32.i32, i20 %phi_mul309_load, i32 15, i32 19" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173]   --->   Operation 21 'partselect' 'tmp' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i5 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173]   --->   Operation 22 'zext' 'zext_ln173' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln173 = trunc i10 %phi_urem311_load" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173]   --->   Operation 23 'trunc' 'trunc_ln173' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr i32 %conv_out, i64 0, i64 %zext_ln173" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 24 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%conv_out_1_addr = getelementptr i32 %conv_out_1, i64 0, i64 %zext_ln173" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 25 'getelementptr' 'conv_out_1_addr' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%conv_out_2_addr = getelementptr i32 %conv_out_2, i64 0, i64 %zext_ln173" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 26 'getelementptr' 'conv_out_2_addr' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%conv_out_3_addr = getelementptr i32 %conv_out_3, i64 0, i64 %zext_ln173" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 27 'getelementptr' 'conv_out_3_addr' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%conv_out_4_addr = getelementptr i32 %conv_out_4, i64 0, i64 %zext_ln173" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 28 'getelementptr' 'conv_out_4_addr' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%conv_out_5_addr = getelementptr i32 %conv_out_5, i64 0, i64 %zext_ln173" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 29 'getelementptr' 'conv_out_5_addr' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%conv_out_6_addr = getelementptr i32 %conv_out_6, i64 0, i64 %zext_ln173" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 30 'getelementptr' 'conv_out_6_addr' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%conv_out_7_addr = getelementptr i32 %conv_out_7, i64 0, i64 %zext_ln173" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 31 'getelementptr' 'conv_out_7_addr' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%conv_out_8_addr = getelementptr i32 %conv_out_8, i64 0, i64 %zext_ln173" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 32 'getelementptr' 'conv_out_8_addr' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%conv_out_9_addr = getelementptr i32 %conv_out_9, i64 0, i64 %zext_ln173" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 33 'getelementptr' 'conv_out_9_addr' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%conv_out_10_addr = getelementptr i32 %conv_out_10, i64 0, i64 %zext_ln173" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 34 'getelementptr' 'conv_out_10_addr' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%conv_out_11_addr = getelementptr i32 %conv_out_11, i64 0, i64 %zext_ln173" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 35 'getelementptr' 'conv_out_11_addr' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%conv_out_12_addr = getelementptr i32 %conv_out_12, i64 0, i64 %zext_ln173" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 36 'getelementptr' 'conv_out_12_addr' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%conv_out_13_addr = getelementptr i32 %conv_out_13, i64 0, i64 %zext_ln173" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 37 'getelementptr' 'conv_out_13_addr' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%conv_out_14_addr = getelementptr i32 %conv_out_14, i64 0, i64 %zext_ln173" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 38 'getelementptr' 'conv_out_14_addr' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%conv_out_15_addr = getelementptr i32 %conv_out_15, i64 0, i64 %zext_ln173" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 39 'getelementptr' 'conv_out_15_addr' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%conv_out_16_addr = getelementptr i32 %conv_out_16, i64 0, i64 %zext_ln173" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 40 'getelementptr' 'conv_out_16_addr' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%conv_out_17_addr = getelementptr i32 %conv_out_17, i64 0, i64 %zext_ln173" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 41 'getelementptr' 'conv_out_17_addr' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%conv_out_18_addr = getelementptr i32 %conv_out_18, i64 0, i64 %zext_ln173" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 42 'getelementptr' 'conv_out_18_addr' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%conv_out_19_addr = getelementptr i32 %conv_out_19, i64 0, i64 %zext_ln173" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 43 'getelementptr' 'conv_out_19_addr' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%conv_out_20_addr = getelementptr i32 %conv_out_20, i64 0, i64 %zext_ln173" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 44 'getelementptr' 'conv_out_20_addr' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%conv_out_21_addr = getelementptr i32 %conv_out_21, i64 0, i64 %zext_ln173" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 45 'getelementptr' 'conv_out_21_addr' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%conv_out_22_addr = getelementptr i32 %conv_out_22, i64 0, i64 %zext_ln173" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 46 'getelementptr' 'conv_out_22_addr' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%conv_out_23_addr = getelementptr i32 %conv_out_23, i64 0, i64 %zext_ln173" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 47 'getelementptr' 'conv_out_23_addr' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%conv_out_24_addr = getelementptr i32 %conv_out_24, i64 0, i64 %zext_ln173" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 48 'getelementptr' 'conv_out_24_addr' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%conv_out_25_addr = getelementptr i32 %conv_out_25, i64 0, i64 %zext_ln173" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 49 'getelementptr' 'conv_out_25_addr' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%conv_out_26_addr = getelementptr i32 %conv_out_26, i64 0, i64 %zext_ln173" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 50 'getelementptr' 'conv_out_26_addr' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.78ns)   --->   "%switch_ln175 = switch i5 %trunc_ln173, void %arrayidx271.case.26, i5 0, void %arrayidx271.case.0, i5 1, void %arrayidx271.case.1, i5 2, void %arrayidx271.case.2, i5 3, void %arrayidx271.case.3, i5 4, void %arrayidx271.case.4, i5 5, void %arrayidx271.case.5, i5 6, void %arrayidx271.case.6, i5 7, void %arrayidx271.case.7, i5 8, void %arrayidx271.case.8, i5 9, void %arrayidx271.case.9, i5 10, void %arrayidx271.case.10, i5 11, void %arrayidx271.case.11, i5 12, void %arrayidx271.case.12, i5 13, void %arrayidx271.case.13, i5 14, void %arrayidx271.case.14, i5 15, void %arrayidx271.case.15, i5 16, void %arrayidx271.case.16, i5 17, void %arrayidx271.case.17, i5 18, void %arrayidx271.case.18, i5 19, void %arrayidx271.case.19, i5 20, void %arrayidx271.case.20, i5 21, void %arrayidx271.case.21, i5 22, void %arrayidx271.case.22, i5 23, void %arrayidx271.case.23, i5 24, void %arrayidx271.case.24, i5 25, void %arrayidx271.case.25" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 51 'switch' 'switch_ln175' <Predicate = (!icmp_ln173)> <Delay = 0.78>
ST_2 : Operation 52 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln175 = store i32 0, i5 %conv_out_25_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 52 'store' 'store_ln175' <Predicate = (!icmp_ln173 & trunc_ln173 == 25)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln175 = br void %arrayidx271.exit" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 53 'br' 'br_ln175' <Predicate = (!icmp_ln173 & trunc_ln173 == 25)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln175 = store i32 0, i5 %conv_out_24_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 54 'store' 'store_ln175' <Predicate = (!icmp_ln173 & trunc_ln173 == 24)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln175 = br void %arrayidx271.exit" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 55 'br' 'br_ln175' <Predicate = (!icmp_ln173 & trunc_ln173 == 24)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln175 = store i32 0, i5 %conv_out_23_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 56 'store' 'store_ln175' <Predicate = (!icmp_ln173 & trunc_ln173 == 23)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln175 = br void %arrayidx271.exit" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 57 'br' 'br_ln175' <Predicate = (!icmp_ln173 & trunc_ln173 == 23)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln175 = store i32 0, i5 %conv_out_22_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 58 'store' 'store_ln175' <Predicate = (!icmp_ln173 & trunc_ln173 == 22)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln175 = br void %arrayidx271.exit" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 59 'br' 'br_ln175' <Predicate = (!icmp_ln173 & trunc_ln173 == 22)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln175 = store i32 0, i5 %conv_out_21_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 60 'store' 'store_ln175' <Predicate = (!icmp_ln173 & trunc_ln173 == 21)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln175 = br void %arrayidx271.exit" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 61 'br' 'br_ln175' <Predicate = (!icmp_ln173 & trunc_ln173 == 21)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln175 = store i32 0, i5 %conv_out_20_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 62 'store' 'store_ln175' <Predicate = (!icmp_ln173 & trunc_ln173 == 20)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln175 = br void %arrayidx271.exit" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 63 'br' 'br_ln175' <Predicate = (!icmp_ln173 & trunc_ln173 == 20)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln175 = store i32 0, i5 %conv_out_19_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 64 'store' 'store_ln175' <Predicate = (!icmp_ln173 & trunc_ln173 == 19)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln175 = br void %arrayidx271.exit" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 65 'br' 'br_ln175' <Predicate = (!icmp_ln173 & trunc_ln173 == 19)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln175 = store i32 0, i5 %conv_out_18_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 66 'store' 'store_ln175' <Predicate = (!icmp_ln173 & trunc_ln173 == 18)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln175 = br void %arrayidx271.exit" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 67 'br' 'br_ln175' <Predicate = (!icmp_ln173 & trunc_ln173 == 18)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln175 = store i32 0, i5 %conv_out_17_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 68 'store' 'store_ln175' <Predicate = (!icmp_ln173 & trunc_ln173 == 17)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln175 = br void %arrayidx271.exit" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 69 'br' 'br_ln175' <Predicate = (!icmp_ln173 & trunc_ln173 == 17)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln175 = store i32 0, i5 %conv_out_16_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 70 'store' 'store_ln175' <Predicate = (!icmp_ln173 & trunc_ln173 == 16)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln175 = br void %arrayidx271.exit" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 71 'br' 'br_ln175' <Predicate = (!icmp_ln173 & trunc_ln173 == 16)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln175 = store i32 0, i5 %conv_out_15_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 72 'store' 'store_ln175' <Predicate = (!icmp_ln173 & trunc_ln173 == 15)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln175 = br void %arrayidx271.exit" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 73 'br' 'br_ln175' <Predicate = (!icmp_ln173 & trunc_ln173 == 15)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln175 = store i32 0, i5 %conv_out_14_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 74 'store' 'store_ln175' <Predicate = (!icmp_ln173 & trunc_ln173 == 14)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln175 = br void %arrayidx271.exit" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 75 'br' 'br_ln175' <Predicate = (!icmp_ln173 & trunc_ln173 == 14)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln175 = store i32 0, i5 %conv_out_13_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 76 'store' 'store_ln175' <Predicate = (!icmp_ln173 & trunc_ln173 == 13)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln175 = br void %arrayidx271.exit" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 77 'br' 'br_ln175' <Predicate = (!icmp_ln173 & trunc_ln173 == 13)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln175 = store i32 0, i5 %conv_out_12_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 78 'store' 'store_ln175' <Predicate = (!icmp_ln173 & trunc_ln173 == 12)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln175 = br void %arrayidx271.exit" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 79 'br' 'br_ln175' <Predicate = (!icmp_ln173 & trunc_ln173 == 12)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln175 = store i32 0, i5 %conv_out_11_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 80 'store' 'store_ln175' <Predicate = (!icmp_ln173 & trunc_ln173 == 11)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln175 = br void %arrayidx271.exit" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 81 'br' 'br_ln175' <Predicate = (!icmp_ln173 & trunc_ln173 == 11)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln175 = store i32 0, i5 %conv_out_10_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 82 'store' 'store_ln175' <Predicate = (!icmp_ln173 & trunc_ln173 == 10)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln175 = br void %arrayidx271.exit" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 83 'br' 'br_ln175' <Predicate = (!icmp_ln173 & trunc_ln173 == 10)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln175 = store i32 0, i5 %conv_out_9_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 84 'store' 'store_ln175' <Predicate = (!icmp_ln173 & trunc_ln173 == 9)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln175 = br void %arrayidx271.exit" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 85 'br' 'br_ln175' <Predicate = (!icmp_ln173 & trunc_ln173 == 9)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln175 = store i32 0, i5 %conv_out_8_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 86 'store' 'store_ln175' <Predicate = (!icmp_ln173 & trunc_ln173 == 8)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln175 = br void %arrayidx271.exit" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 87 'br' 'br_ln175' <Predicate = (!icmp_ln173 & trunc_ln173 == 8)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln175 = store i32 0, i5 %conv_out_7_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 88 'store' 'store_ln175' <Predicate = (!icmp_ln173 & trunc_ln173 == 7)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln175 = br void %arrayidx271.exit" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 89 'br' 'br_ln175' <Predicate = (!icmp_ln173 & trunc_ln173 == 7)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln175 = store i32 0, i5 %conv_out_6_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 90 'store' 'store_ln175' <Predicate = (!icmp_ln173 & trunc_ln173 == 6)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln175 = br void %arrayidx271.exit" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 91 'br' 'br_ln175' <Predicate = (!icmp_ln173 & trunc_ln173 == 6)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln175 = store i32 0, i5 %conv_out_5_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 92 'store' 'store_ln175' <Predicate = (!icmp_ln173 & trunc_ln173 == 5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln175 = br void %arrayidx271.exit" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 93 'br' 'br_ln175' <Predicate = (!icmp_ln173 & trunc_ln173 == 5)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln175 = store i32 0, i5 %conv_out_4_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 94 'store' 'store_ln175' <Predicate = (!icmp_ln173 & trunc_ln173 == 4)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln175 = br void %arrayidx271.exit" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 95 'br' 'br_ln175' <Predicate = (!icmp_ln173 & trunc_ln173 == 4)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln175 = store i32 0, i5 %conv_out_3_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 96 'store' 'store_ln175' <Predicate = (!icmp_ln173 & trunc_ln173 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln175 = br void %arrayidx271.exit" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 97 'br' 'br_ln175' <Predicate = (!icmp_ln173 & trunc_ln173 == 3)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln175 = store i32 0, i5 %conv_out_2_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 98 'store' 'store_ln175' <Predicate = (!icmp_ln173 & trunc_ln173 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln175 = br void %arrayidx271.exit" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 99 'br' 'br_ln175' <Predicate = (!icmp_ln173 & trunc_ln173 == 2)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln175 = store i32 0, i5 %conv_out_1_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 100 'store' 'store_ln175' <Predicate = (!icmp_ln173 & trunc_ln173 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln175 = br void %arrayidx271.exit" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 101 'br' 'br_ln175' <Predicate = (!icmp_ln173 & trunc_ln173 == 1)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln175 = store i32 0, i5 %conv_out_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 102 'store' 'store_ln175' <Predicate = (!icmp_ln173 & trunc_ln173 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln175 = br void %arrayidx271.exit" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 103 'br' 'br_ln175' <Predicate = (!icmp_ln173 & trunc_ln173 == 0)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln175 = store i32 0, i5 %conv_out_26_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 104 'store' 'store_ln175' <Predicate = (!icmp_ln173 & trunc_ln173 == 31) | (!icmp_ln173 & trunc_ln173 == 30) | (!icmp_ln173 & trunc_ln173 == 29) | (!icmp_ln173 & trunc_ln173 == 28) | (!icmp_ln173 & trunc_ln173 == 27) | (!icmp_ln173 & trunc_ln173 == 26)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln175 = br void %arrayidx271.exit" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:175]   --->   Operation 105 'br' 'br_ln175' <Predicate = (!icmp_ln173 & trunc_ln173 == 31) | (!icmp_ln173 & trunc_ln173 == 30) | (!icmp_ln173 & trunc_ln173 == 29) | (!icmp_ln173 & trunc_ln173 == 28) | (!icmp_ln173 & trunc_ln173 == 27) | (!icmp_ln173 & trunc_ln173 == 26)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.78ns)   --->   "%add_ln173_2 = add i10 %phi_urem311_load, i10 1" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173]   --->   Operation 106 'add' 'add_ln173_2' <Predicate = (!icmp_ln173)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.78ns)   --->   "%icmp_ln173_1 = icmp_eq  i10 %phi_urem311_load, i10 26" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173]   --->   Operation 107 'icmp' 'icmp_ln173_1' <Predicate = (!icmp_ln173)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.40ns)   --->   "%select_ln173 = select i1 %icmp_ln173_1, i10 0, i10 %add_ln173_2" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173]   --->   Operation 108 'select' 'select_ln173' <Predicate = (!icmp_ln173)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.42ns)   --->   "%store_ln173 = store i10 %add_ln173, i10 %i_1" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173]   --->   Operation 109 'store' 'store_ln173' <Predicate = (!icmp_ln173)> <Delay = 0.42>
ST_2 : Operation 110 [1/1] (0.42ns)   --->   "%store_ln173 = store i20 %add_ln173_1, i20 %phi_mul309" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173]   --->   Operation 110 'store' 'store_ln173' <Predicate = (!icmp_ln173)> <Delay = 0.42>
ST_2 : Operation 111 [1/1] (0.42ns)   --->   "%store_ln173 = store i10 %select_ln173, i10 %phi_urem311" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173]   --->   Operation 111 'store' 'store_ln173' <Predicate = (!icmp_ln173)> <Delay = 0.42>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln173 = br void %for.inc272" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173]   --->   Operation 112 'br' 'br_ln173' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 113 'ret' 'ret_ln0' <Predicate = (icmp_ln173)> <Delay = 0.42>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation 10 bit ('i', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173) [30]  (0.000 ns)
	'store' operation 0 bit ('store_ln173', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173) of constant 0 on local variable 'i', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173 [31]  (0.427 ns)

 <State 2>: 1.617ns
The critical path consists of the following:
	'load' operation 10 bit ('phi_urem311_load', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173) on local variable 'phi_urem311' [36]  (0.000 ns)
	'add' operation 10 bit ('add_ln173_2', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173) [160]  (0.787 ns)
	'select' operation 10 bit ('select_ln173', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173) [162]  (0.403 ns)
	'store' operation 0 bit ('store_ln173', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173) of variable 'select_ln173', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:173 on local variable 'phi_urem311' [165]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
