#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7ff3bf920490 .scope module, "TB" "TB" 2 1;
 .timescale 0 0;
v0x7ff3bf94fb00_0 .var "clk", 0 0;
v0x7ff3bf94fb90_0 .var/i "i", 31 0;
S_0x7ff3bf9196e0 .scope module, "sc1" "Mypip" 2 7, 3 1 0, S_0x7ff3bf920490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
L_0x7ff3bf950fe0 .functor AND 1, v0x7ff3bf940140_0, v0x7ff3bf93f890_0, C4<1>, C4<1>;
v0x7ff3bf94bf30_0 .net "ALUCtrl", 3 0, v0x7ff3bf945730_0;  1 drivers
v0x7ff3bf94c020_0 .net "ALUCtrlEX", 3 0, v0x7ff3bf93d560_0;  1 drivers
v0x7ff3bf94c0b0_0 .net "ALUCtrlMEM", 3 0, v0x7ff3bf93f650_0;  1 drivers
v0x7ff3bf94c180_0 .net "ALUCtrlWB", 3 0, v0x7ff3bf9413c0_0;  1 drivers
v0x7ff3bf94c210_0 .net "ALUOp", 2 0, v0x7ff3bf942f60_0;  1 drivers
v0x7ff3bf94c320_0 .net "ALUResult", 31 0, v0x7ff3bf946040_0;  1 drivers
v0x7ff3bf94c3f0_0 .net "ALUResultMEM", 31 0, v0x7ff3bf9400b0_0;  1 drivers
v0x7ff3bf94c480_0 .net "ALUResultWB", 31 0, v0x7ff3bf941c10_0;  1 drivers
v0x7ff3bf94c550_0 .net "ALUSrc", 0 0, v0x7ff3bf943020_0;  1 drivers
v0x7ff3bf94c660_0 .net "ALUSrc1", 31 0, v0x7ff3bf945300_0;  1 drivers
v0x7ff3bf94c730_0 .net "ALUSrcEX", 0 0, v0x7ff3bf93d610_0;  1 drivers
v0x7ff3bf94c7c0_0 .net "ALUSrcMEM", 0 0, v0x7ff3bf93f6e0_0;  1 drivers
v0x7ff3bf94c890_0 .net "ALUSrcWB", 0 0, v0x7ff3bf941450_0;  1 drivers
v0x7ff3bf94c920_0 .net "Branch", 0 0, v0x7ff3bf9430e0_0;  1 drivers
v0x7ff3bf94c9b0_0 .net "BranchEX", 0 0, v0x7ff3bf93d810_0;  1 drivers
v0x7ff3bf94ca80_0 .net "BranchMEM", 0 0, v0x7ff3bf93f890_0;  1 drivers
v0x7ff3bf94cb50_0 .net "BranchWB", 0 0, v0x7ff3bf941670_0;  1 drivers
v0x7ff3bf94cce0_0 .net "Jump", 0 0, v0x7ff3bf943240_0;  1 drivers
v0x7ff3bf94cd70_0 .net "JumpEX", 0 0, v0x7ff3bf93da10_0;  1 drivers
v0x7ff3bf94ce00_0 .net "JumpMEM", 0 0, v0x7ff3bf93fa40_0;  1 drivers
v0x7ff3bf94ce90_0 .net "JumpWB", 0 0, v0x7ff3bf9417a0_0;  1 drivers
v0x7ff3bf94cf20_0 .net "MemRead", 0 0, v0x7ff3bf943310_0;  1 drivers
v0x7ff3bf94cfb0_0 .net "MemReadEX", 0 0, v0x7ff3bf93dab0_0;  1 drivers
v0x7ff3bf94d080_0 .net "MemReadMEM", 0 0, v0x7ff3bf93fae0_0;  1 drivers
v0x7ff3bf94d110_0 .net "MemReadWB", 0 0, v0x7ff3bf941840_0;  1 drivers
v0x7ff3bf94d1a0_0 .net "MemToReg", 0 0, v0x7ff3bf9433c0_0;  1 drivers
v0x7ff3bf94d270_0 .net "MemToRegEX", 0 0, v0x7ff3bf93db50_0;  1 drivers
v0x7ff3bf94d340_0 .net "MemToRegMEM", 0 0, v0x7ff3bf93fb80_0;  1 drivers
v0x7ff3bf94d410_0 .net "MemToRegWB", 0 0, v0x7ff3bf9418e0_0;  1 drivers
v0x7ff3bf94d4e0_0 .net "MemWrite", 0 0, v0x7ff3bf943470_0;  1 drivers
v0x7ff3bf94d5b0_0 .net "MemWriteEX", 0 0, v0x7ff3bf93dbf0_0;  1 drivers
v0x7ff3bf94d680_0 .net "MemWriteMEM", 0 0, v0x7ff3bf93fc20_0;  1 drivers
v0x7ff3bf94d710_0 .net "MemWriteWB", 0 0, v0x7ff3bf941980_0;  1 drivers
v0x7ff3bf94cbe0_0 .net "NPC0", 31 0, v0x7ff3bf948e70_0;  1 drivers
v0x7ff3bf94d9a0_0 .net "NPC1", 31 0, v0x7ff3bf947a30_0;  1 drivers
v0x7ff3bf94da70_0 .net "NPC1EX", 31 0, v0x7ff3bf93d960_0;  1 drivers
v0x7ff3bf94db40_0 .net "NPC1MEM", 31 0, v0x7ff3bf93f9b0_0;  1 drivers
v0x7ff3bf94dc10_0 .net "NPCValue", 31 0, v0x7ff3bf949860_0;  1 drivers
v0x7ff3bf94dce0_0 .net "PC", 31 0, v0x7ff3bf949de0_0;  1 drivers
v0x7ff3bf94dd70_0 .net "RegDest", 0 0, v0x7ff3bf943500_0;  1 drivers
v0x7ff3bf94de00_0 .net "RegDestEX", 0 0, v0x7ff3bf93ddf0_0;  1 drivers
v0x7ff3bf94ded0_0 .net "RegDestMEM", 0 0, v0x7ff3bf93fe20_0;  1 drivers
v0x7ff3bf94dfa0_0 .net "RegDestWB", 0 0, v0x7ff3bf941ad0_0;  1 drivers
v0x7ff3bf94e030_0 .net "RegWrite", 0 0, v0x7ff3bf943610_0;  1 drivers
v0x7ff3bf94e100_0 .net "RegWriteEX", 0 0, v0x7ff3bf93d310_0;  1 drivers
v0x7ff3bf94e1d0_0 .net "RegWriteMEM", 0 0, v0x7ff3bf93f420_0;  1 drivers
v0x7ff3bf94e2a0_0 .net "RegWriteWB", 0 0, v0x7ff3bf941b70_0;  1 drivers
v0x7ff3bf94e330_0 .net "WBData", 31 0, v0x7ff3bf947190_0;  1 drivers
v0x7ff3bf94e400_0 .net "ZeroOut", 0 0, v0x7ff3bf9460e0_0;  1 drivers
v0x7ff3bf94e4d0_0 .net "ZeroOutMEM", 0 0, v0x7ff3bf940140_0;  1 drivers
v0x7ff3bf94e560_0 .net "branchEnable", 0 0, L_0x7ff3bf950fe0;  1 drivers
v0x7ff3bf94e5f0_0 .net "clk", 0 0, v0x7ff3bf94fb00_0;  1 drivers
v0x7ff3bf94e680_0 .net "controlStall", 0 0, v0x7ff3bf94bdf0_0;  1 drivers
v0x7ff3bf94e750_0 .net "dataStall", 0 0, v0x7ff3bf94ab60_0;  1 drivers
v0x7ff3bf94e860_0 .net "instrWire", 31 0, v0x7ff3bf942470_0;  1 drivers
v0x7ff3bf94e8f0_0 .net "instrWireEX", 31 0, v0x7ff3bf93d8b0_0;  1 drivers
v0x7ff3bf94e980_0 .net "instrWireHazard", 31 0, v0x7ff3bf94b550_0;  1 drivers
v0x7ff3bf94ea50_0 .net "instrWireID", 31 0, v0x7ff3bf93bf90_0;  1 drivers
v0x7ff3bf94eb60_0 .net "instrWireIDhazard", 31 0, v0x7ff3bf94b4c0_0;  1 drivers
v0x7ff3bf94ebf0_0 .net "instrWireMEM", 31 0, v0x7ff3bf93f920_0;  1 drivers
v0x7ff3bf94ec80_0 .net "instrWireWB", 31 0, v0x7ff3bf941700_0;  1 drivers
v0x7ff3bf94ed10_0 .net "nextPC", 31 0, v0x7ff3bf948410_0;  1 drivers
v0x7ff3bf94ede0_0 .net "nextPCBranch", 31 0, v0x7ff3bf9488b0_0;  1 drivers
v0x7ff3bf94eeb0_0 .net "nextPCBranchMEM", 31 0, v0x7ff3bf93f800_0;  1 drivers
v0x7ff3bf94ef80_0 .net "nextPCEX", 31 0, v0x7ff3bf93dc90_0;  1 drivers
v0x7ff3bf94d7a0_0 .net "nextPCID", 31 0, v0x7ff3bf93c080_0;  1 drivers
v0x7ff3bf94d870_0 .net "nextPCJump", 27 0, v0x7ff3bf949290_0;  1 drivers
v0x7ff3bf94f010_0 .net "nextPCMEM", 31 0, v0x7ff3bf93fcc0_0;  1 drivers
v0x7ff3bf94f0a0_0 .net "outSignEXT", 31 0, v0x7ff3bf947580_0;  1 drivers
v0x7ff3bf94f170_0 .net "outSignEXTEX", 31 0, v0x7ff3bf93d760_0;  1 drivers
v0x7ff3bf94f200_0 .net "outputData", 31 0, v0x7ff3bf946af0_0;  1 drivers
v0x7ff3bf94f2d0_0 .net "outputDataWB", 31 0, v0x7ff3bf9415e0_0;  1 drivers
v0x7ff3bf94f3a0_0 .net "outputSLL", 31 0, v0x7ff3bf947e90_0;  1 drivers
v0x7ff3bf94f470_0 .net "readData1", 31 0, L_0x7ff3bf950710;  1 drivers
v0x7ff3bf94f540_0 .net "readData1EX", 31 0, v0x7ff3bf93d4b0_0;  1 drivers
v0x7ff3bf94f610_0 .net "readData2", 31 0, L_0x7ff3bf950900;  1 drivers
v0x7ff3bf94f6e0_0 .net "readData2EX", 31 0, v0x7ff3bf93d6b0_0;  1 drivers
v0x7ff3bf94f770_0 .net "readData2MEM", 31 0, v0x7ff3bf93f770_0;  1 drivers
v0x7ff3bf94f840_0 .net "writeRegWire", 4 0, v0x7ff3bf943e50_0;  1 drivers
v0x7ff3bf94f910_0 .net "writeRegWireEX", 4 0, v0x7ff3bf93dd40_0;  1 drivers
v0x7ff3bf94f9e0_0 .net "writeRegWireMEM", 4 0, v0x7ff3bf93fd70_0;  1 drivers
v0x7ff3bf94fa70_0 .net "writeRegWireWB", 4 0, v0x7ff3bf941a20_0;  1 drivers
L_0x7ff3bf94fd40 .part v0x7ff3bf93bf90_0, 21, 5;
L_0x7ff3bf94fde0 .part v0x7ff3bf93bf90_0, 16, 5;
L_0x7ff3bf94fe80 .part v0x7ff3bf93bf90_0, 26, 6;
L_0x7ff3bf94ff20 .part v0x7ff3bf93bf90_0, 26, 6;
L_0x7ff3bf9500c0 .part v0x7ff3bf93d8b0_0, 26, 6;
L_0x7ff3bf950160 .part v0x7ff3bf93f920_0, 26, 6;
L_0x7ff3bf950280 .part v0x7ff3bf94b4c0_0, 26, 6;
L_0x7ff3bf950320 .part v0x7ff3bf94b4c0_0, 0, 6;
L_0x7ff3bf950440 .part v0x7ff3bf93bf90_0, 16, 5;
L_0x7ff3bf950530 .part v0x7ff3bf93bf90_0, 11, 5;
L_0x7ff3bf9509b0 .part v0x7ff3bf93bf90_0, 21, 5;
L_0x7ff3bf950af0 .part v0x7ff3bf93bf90_0, 16, 5;
L_0x7ff3bf950bd0 .part v0x7ff3bf93bf90_0, 0, 16;
L_0x7ff3bf950ce0 .part v0x7ff3bf93bf90_0, 0, 6;
L_0x7ff3bf951090 .part v0x7ff3bf93bf90_0, 0, 26;
L_0x7ff3bf9511b0 .part v0x7ff3bf948410_0, 28, 4;
S_0x7ff3bf91a320 .scope module, "p1" "IFID" 3 95, 4 1 0, S_0x7ff3bf9196e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 32 "iIR";
    .port_info 2 /INPUT 32 "iPC";
    .port_info 3 /OUTPUT 32 "oIR";
    .port_info 4 /OUTPUT 32 "oPC";
    .port_info 5 /INPUT 1 "enable";
v0x7ff3bf91b400_0 .net "clock", 0 0, v0x7ff3bf94fb00_0;  alias, 1 drivers
v0x7ff3bf93bd80_0 .net "enable", 0 0, v0x7ff3bf94ab60_0;  alias, 1 drivers
v0x7ff3bf93be20_0 .net "iIR", 31 0, v0x7ff3bf94b550_0;  alias, 1 drivers
v0x7ff3bf93bee0_0 .net "iPC", 31 0, v0x7ff3bf948410_0;  alias, 1 drivers
v0x7ff3bf93bf90_0 .var "oIR", 31 0;
v0x7ff3bf93c080_0 .var "oPC", 31 0;
E_0x7ff3bf90d940 .event posedge, v0x7ff3bf91b400_0;
S_0x7ff3bf93c1c0 .scope module, "p2" "IDEX" 3 96, 5 2 0, S_0x7ff3bf9196e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "iRegDests";
    .port_info 2 /INPUT 1 "iRegWrite";
    .port_info 3 /INPUT 1 "iALUSrc";
    .port_info 4 /INPUT 1 "iMemRead";
    .port_info 5 /INPUT 1 "iMemWrite";
    .port_info 6 /INPUT 1 "iMemToReg";
    .port_info 7 /INPUT 1 "iBranchs";
    .port_info 8 /INPUT 1 "iJumps";
    .port_info 9 /INPUT 4 "iALUCtrl";
    .port_info 10 /INPUT 32 "iIR";
    .port_info 11 /INPUT 32 "iPC";
    .port_info 12 /INPUT 32 "iA";
    .port_info 13 /INPUT 32 "iB";
    .port_info 14 /INPUT 5 "iRegDest";
    .port_info 15 /INPUT 32 "iBranch";
    .port_info 16 /INPUT 32 "iJump";
    .port_info 17 /OUTPUT 1 "oRegDests";
    .port_info 18 /OUTPUT 1 "oRegWrite";
    .port_info 19 /OUTPUT 1 "oALUSrc";
    .port_info 20 /OUTPUT 1 "oMemRead";
    .port_info 21 /OUTPUT 1 "oMemWrite";
    .port_info 22 /OUTPUT 1 "oMemToReg";
    .port_info 23 /OUTPUT 1 "oBranchs";
    .port_info 24 /OUTPUT 1 "oJumps";
    .port_info 25 /OUTPUT 4 "oALUCtrl";
    .port_info 26 /OUTPUT 32 "oIR";
    .port_info 27 /OUTPUT 32 "oPC";
    .port_info 28 /OUTPUT 32 "oA";
    .port_info 29 /OUTPUT 32 "oB";
    .port_info 30 /OUTPUT 5 "oRegDest";
    .port_info 31 /OUTPUT 32 "oBranch";
    .port_info 32 /OUTPUT 32 "oJump";
    .port_info 33 /INPUT 1 "enable";
v0x7ff3bf93c7c0_0 .net "clock", 0 0, v0x7ff3bf94fb00_0;  alias, 1 drivers
L_0x7ff3bfc73128 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7ff3bf93c850_0 .net "enable", 0 0, L_0x7ff3bfc73128;  1 drivers
v0x7ff3bf93c8e0_0 .net "iA", 31 0, L_0x7ff3bf950710;  alias, 1 drivers
v0x7ff3bf93c990_0 .net "iALUCtrl", 3 0, v0x7ff3bf945730_0;  alias, 1 drivers
v0x7ff3bf93ca30_0 .net "iALUSrc", 0 0, v0x7ff3bf943020_0;  alias, 1 drivers
v0x7ff3bf93cb10_0 .net "iB", 31 0, L_0x7ff3bf950900;  alias, 1 drivers
v0x7ff3bf93cbc0_0 .net "iBranch", 31 0, v0x7ff3bf947580_0;  alias, 1 drivers
v0x7ff3bf93cc70_0 .net "iBranchs", 0 0, v0x7ff3bf9430e0_0;  alias, 1 drivers
v0x7ff3bf93cd10_0 .net "iIR", 31 0, v0x7ff3bf93bf90_0;  alias, 1 drivers
v0x7ff3bf93ce40_0 .net "iJump", 31 0, v0x7ff3bf947a30_0;  alias, 1 drivers
v0x7ff3bf93ced0_0 .net "iJumps", 0 0, v0x7ff3bf943240_0;  alias, 1 drivers
v0x7ff3bf93cf60_0 .net "iMemRead", 0 0, v0x7ff3bf943310_0;  alias, 1 drivers
v0x7ff3bf93cff0_0 .net "iMemToReg", 0 0, v0x7ff3bf9433c0_0;  alias, 1 drivers
v0x7ff3bf93d080_0 .net "iMemWrite", 0 0, v0x7ff3bf943470_0;  alias, 1 drivers
v0x7ff3bf93d110_0 .net "iPC", 31 0, v0x7ff3bf93c080_0;  alias, 1 drivers
v0x7ff3bf93d1d0_0 .net "iRegDest", 4 0, v0x7ff3bf943e50_0;  alias, 1 drivers
v0x7ff3bf93d270_0 .net "iRegDests", 0 0, v0x7ff3bf943500_0;  alias, 1 drivers
v0x7ff3bf93d410_0 .net "iRegWrite", 0 0, v0x7ff3bf943610_0;  alias, 1 drivers
v0x7ff3bf93d4b0_0 .var "oA", 31 0;
v0x7ff3bf93d560_0 .var "oALUCtrl", 3 0;
v0x7ff3bf93d610_0 .var "oALUSrc", 0 0;
v0x7ff3bf93d6b0_0 .var "oB", 31 0;
v0x7ff3bf93d760_0 .var "oBranch", 31 0;
v0x7ff3bf93d810_0 .var "oBranchs", 0 0;
v0x7ff3bf93d8b0_0 .var "oIR", 31 0;
v0x7ff3bf93d960_0 .var "oJump", 31 0;
v0x7ff3bf93da10_0 .var "oJumps", 0 0;
v0x7ff3bf93dab0_0 .var "oMemRead", 0 0;
v0x7ff3bf93db50_0 .var "oMemToReg", 0 0;
v0x7ff3bf93dbf0_0 .var "oMemWrite", 0 0;
v0x7ff3bf93dc90_0 .var "oPC", 31 0;
v0x7ff3bf93dd40_0 .var "oRegDest", 4 0;
v0x7ff3bf93ddf0_0 .var "oRegDests", 0 0;
v0x7ff3bf93d310_0 .var "oRegWrite", 0 0;
S_0x7ff3bf93e360 .scope module, "p3" "EXMEM" 3 101, 6 1 0, S_0x7ff3bf9196e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "iRegDests";
    .port_info 2 /INPUT 1 "iRegWrite";
    .port_info 3 /INPUT 1 "iALUSrc";
    .port_info 4 /INPUT 1 "iMemRead";
    .port_info 5 /INPUT 1 "iMemWrite";
    .port_info 6 /INPUT 1 "iMemToReg";
    .port_info 7 /INPUT 1 "iBranchs";
    .port_info 8 /INPUT 1 "iJumps";
    .port_info 9 /INPUT 4 "iALUCtrl";
    .port_info 10 /INPUT 32 "iIR";
    .port_info 11 /INPUT 32 "iPC";
    .port_info 12 /INPUT 32 "iB";
    .port_info 13 /INPUT 32 "iResult";
    .port_info 14 /INPUT 5 "iRegDest";
    .port_info 15 /INPUT 32 "iBranch";
    .port_info 16 /INPUT 32 "iJump";
    .port_info 17 /INPUT 1 "iZero";
    .port_info 18 /OUTPUT 1 "oRegDests";
    .port_info 19 /OUTPUT 1 "oRegWrite";
    .port_info 20 /OUTPUT 1 "oALUSrc";
    .port_info 21 /OUTPUT 1 "oMemRead";
    .port_info 22 /OUTPUT 1 "oMemWrite";
    .port_info 23 /OUTPUT 1 "oMemToReg";
    .port_info 24 /OUTPUT 1 "oBranchs";
    .port_info 25 /OUTPUT 1 "oJumps";
    .port_info 26 /OUTPUT 4 "oALUCtrl";
    .port_info 27 /OUTPUT 32 "oIR";
    .port_info 28 /OUTPUT 32 "oPC";
    .port_info 29 /OUTPUT 32 "oB";
    .port_info 30 /OUTPUT 32 "oResult";
    .port_info 31 /OUTPUT 5 "oRegDest";
    .port_info 32 /OUTPUT 32 "oBranch";
    .port_info 33 /OUTPUT 32 "oJump";
    .port_info 34 /OUTPUT 1 "oZero";
    .port_info 35 /INPUT 1 "enable";
v0x7ff3bf93c3f0_0 .net "clock", 0 0, v0x7ff3bf94fb00_0;  alias, 1 drivers
L_0x7ff3bfc73170 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7ff3bf93e950_0 .net "enable", 0 0, L_0x7ff3bfc73170;  1 drivers
v0x7ff3bf93e9e0_0 .net "iALUCtrl", 3 0, v0x7ff3bf93d560_0;  alias, 1 drivers
v0x7ff3bf93ea70_0 .net "iALUSrc", 0 0, v0x7ff3bf93d610_0;  alias, 1 drivers
v0x7ff3bf93eb00_0 .net "iB", 31 0, v0x7ff3bf93d6b0_0;  alias, 1 drivers
v0x7ff3bf93ebd0_0 .net "iBranch", 31 0, v0x7ff3bf9488b0_0;  alias, 1 drivers
v0x7ff3bf93ec60_0 .net "iBranchs", 0 0, v0x7ff3bf93d810_0;  alias, 1 drivers
v0x7ff3bf93ed10_0 .net "iIR", 31 0, v0x7ff3bf93d8b0_0;  alias, 1 drivers
v0x7ff3bf93edc0_0 .net "iJump", 31 0, v0x7ff3bf93d960_0;  alias, 1 drivers
v0x7ff3bf93eef0_0 .net "iJumps", 0 0, v0x7ff3bf93da10_0;  alias, 1 drivers
v0x7ff3bf93ef80_0 .net "iMemRead", 0 0, v0x7ff3bf93dab0_0;  alias, 1 drivers
v0x7ff3bf93f010_0 .net "iMemToReg", 0 0, v0x7ff3bf93db50_0;  alias, 1 drivers
v0x7ff3bf93f0c0_0 .net "iMemWrite", 0 0, v0x7ff3bf93dbf0_0;  alias, 1 drivers
v0x7ff3bf93f170_0 .net "iPC", 31 0, v0x7ff3bf93dc90_0;  alias, 1 drivers
v0x7ff3bf93f220_0 .net "iRegDest", 4 0, v0x7ff3bf93dd40_0;  alias, 1 drivers
v0x7ff3bf93f2d0_0 .net "iRegDests", 0 0, v0x7ff3bf93ddf0_0;  alias, 1 drivers
v0x7ff3bf93f380_0 .net "iRegWrite", 0 0, v0x7ff3bf93d310_0;  alias, 1 drivers
v0x7ff3bf93f530_0 .net "iResult", 31 0, v0x7ff3bf946040_0;  alias, 1 drivers
v0x7ff3bf93f5c0_0 .net "iZero", 0 0, v0x7ff3bf9460e0_0;  alias, 1 drivers
v0x7ff3bf93f650_0 .var "oALUCtrl", 3 0;
v0x7ff3bf93f6e0_0 .var "oALUSrc", 0 0;
v0x7ff3bf93f770_0 .var "oB", 31 0;
v0x7ff3bf93f800_0 .var "oBranch", 31 0;
v0x7ff3bf93f890_0 .var "oBranchs", 0 0;
v0x7ff3bf93f920_0 .var "oIR", 31 0;
v0x7ff3bf93f9b0_0 .var "oJump", 31 0;
v0x7ff3bf93fa40_0 .var "oJumps", 0 0;
v0x7ff3bf93fae0_0 .var "oMemRead", 0 0;
v0x7ff3bf93fb80_0 .var "oMemToReg", 0 0;
v0x7ff3bf93fc20_0 .var "oMemWrite", 0 0;
v0x7ff3bf93fcc0_0 .var "oPC", 31 0;
v0x7ff3bf93fd70_0 .var "oRegDest", 4 0;
v0x7ff3bf93fe20_0 .var "oRegDests", 0 0;
v0x7ff3bf93f420_0 .var "oRegWrite", 0 0;
v0x7ff3bf9400b0_0 .var "oResult", 31 0;
v0x7ff3bf940140_0 .var "oZero", 0 0;
S_0x7ff3bf940510 .scope module, "p4" "MEMWB" 3 106, 7 1 0, S_0x7ff3bf9196e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "iRegDests";
    .port_info 2 /INPUT 1 "iRegWrite";
    .port_info 3 /INPUT 1 "iALUSrc";
    .port_info 4 /INPUT 1 "iMemRead";
    .port_info 5 /INPUT 1 "iMemWrite";
    .port_info 6 /INPUT 1 "iMemToReg";
    .port_info 7 /INPUT 1 "iBranchs";
    .port_info 8 /INPUT 1 "iJumps";
    .port_info 9 /INPUT 4 "iALUCtrl";
    .port_info 10 /INPUT 32 "iIR";
    .port_info 11 /INPUT 32 "iB";
    .port_info 12 /INPUT 32 "iResult";
    .port_info 13 /INPUT 5 "iRegDest";
    .port_info 14 /OUTPUT 1 "oRegDests";
    .port_info 15 /OUTPUT 1 "oRegWrite";
    .port_info 16 /OUTPUT 1 "oALUSrc";
    .port_info 17 /OUTPUT 1 "oMemRead";
    .port_info 18 /OUTPUT 1 "oMemWrite";
    .port_info 19 /OUTPUT 1 "oMemToReg";
    .port_info 20 /OUTPUT 1 "oBranchs";
    .port_info 21 /OUTPUT 1 "oJumps";
    .port_info 22 /OUTPUT 4 "oALUCtrl";
    .port_info 23 /OUTPUT 32 "oIR";
    .port_info 24 /OUTPUT 32 "oB";
    .port_info 25 /OUTPUT 32 "oResult";
    .port_info 26 /OUTPUT 5 "oRegDest";
    .port_info 27 /INPUT 1 "enable";
v0x7ff3bf93e520_0 .net "clock", 0 0, v0x7ff3bf94fb00_0;  alias, 1 drivers
L_0x7ff3bfc731b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7ff3bf940a00_0 .net "enable", 0 0, L_0x7ff3bfc731b8;  1 drivers
v0x7ff3bf940a90_0 .net "iALUCtrl", 3 0, v0x7ff3bf93f650_0;  alias, 1 drivers
v0x7ff3bf940b40_0 .net "iALUSrc", 0 0, v0x7ff3bf93f6e0_0;  alias, 1 drivers
v0x7ff3bf940bf0_0 .net "iB", 31 0, v0x7ff3bf946af0_0;  alias, 1 drivers
v0x7ff3bf940cc0_0 .net "iBranchs", 0 0, v0x7ff3bf93f890_0;  alias, 1 drivers
v0x7ff3bf940d50_0 .net "iIR", 31 0, v0x7ff3bf93f920_0;  alias, 1 drivers
v0x7ff3bf940e00_0 .net "iJumps", 0 0, v0x7ff3bf93fa40_0;  alias, 1 drivers
v0x7ff3bf940eb0_0 .net "iMemRead", 0 0, v0x7ff3bf93fae0_0;  alias, 1 drivers
v0x7ff3bf940fe0_0 .net "iMemToReg", 0 0, v0x7ff3bf93fb80_0;  alias, 1 drivers
v0x7ff3bf941070_0 .net "iMemWrite", 0 0, v0x7ff3bf93fc20_0;  alias, 1 drivers
v0x7ff3bf941100_0 .net "iRegDest", 4 0, v0x7ff3bf93fd70_0;  alias, 1 drivers
v0x7ff3bf9411b0_0 .net "iRegDests", 0 0, v0x7ff3bf93fe20_0;  alias, 1 drivers
v0x7ff3bf941260_0 .net "iRegWrite", 0 0, v0x7ff3bf93f420_0;  alias, 1 drivers
v0x7ff3bf941310_0 .net "iResult", 31 0, v0x7ff3bf9400b0_0;  alias, 1 drivers
v0x7ff3bf9413c0_0 .var "oALUCtrl", 3 0;
v0x7ff3bf941450_0 .var "oALUSrc", 0 0;
v0x7ff3bf9415e0_0 .var "oB", 31 0;
v0x7ff3bf941670_0 .var "oBranchs", 0 0;
v0x7ff3bf941700_0 .var "oIR", 31 0;
v0x7ff3bf9417a0_0 .var "oJumps", 0 0;
v0x7ff3bf941840_0 .var "oMemRead", 0 0;
v0x7ff3bf9418e0_0 .var "oMemToReg", 0 0;
v0x7ff3bf941980_0 .var "oMemWrite", 0 0;
v0x7ff3bf941a20_0 .var "oRegDest", 4 0;
v0x7ff3bf941ad0_0 .var "oRegDests", 0 0;
v0x7ff3bf941b70_0 .var "oRegWrite", 0 0;
v0x7ff3bf941c10_0 .var "oResult", 31 0;
S_0x7ff3bf941f60 .scope module, "u0" "IMemBank" 3 28, 8 1 0, S_0x7ff3bf9196e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "memread";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /OUTPUT 32 "readdata";
v0x7ff3bf942110_0 .net *"_ivl_3", 31 0, L_0x7ff3bf94fc20;  1 drivers
v0x7ff3bf9421a0_0 .net "address", 31 0, v0x7ff3bf949de0_0;  alias, 1 drivers
v0x7ff3bf942230_0 .var/i "i", 31 0;
v0x7ff3bf9422f0 .array "mem_array", 0 255, 31 0;
L_0x7ff3bfc73008 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7ff3bf942390_0 .net "memread", 0 0, L_0x7ff3bfc73008;  1 drivers
v0x7ff3bf942470_0 .var "readdata", 31 0;
v0x7ff3bf942520_0 .var "temp", 31 0;
E_0x7ff3bf9406d0 .event anyedge, L_0x7ff3bf94fc20, v0x7ff3bf9421a0_0, v0x7ff3bf942390_0;
L_0x7ff3bf94fc20 .array/port v0x7ff3bf9422f0, v0x7ff3bf949de0_0;
S_0x7ff3bf942600 .scope module, "u1" "controlUnit" 3 41, 9 1 0, S_0x7ff3bf9196e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "opcode";
    .port_info 2 /INPUT 6 "funct";
    .port_info 3 /OUTPUT 3 "ALUOp";
    .port_info 4 /OUTPUT 1 "RegDest";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 1 "ALUSrc";
    .port_info 7 /OUTPUT 1 "MemRead";
    .port_info 8 /OUTPUT 1 "MemWrite";
    .port_info 9 /OUTPUT 1 "MemToReg";
    .port_info 10 /OUTPUT 1 "Branch";
    .port_info 11 /OUTPUT 1 "Jump";
    .port_info 12 /INPUT 32 "IR";
P_0x7ff3bf9427c0 .param/l "Rtype" 0 9 9, C4<000000>;
P_0x7ff3bf942800 .param/l "addi" 0 9 14, C4<001000>;
P_0x7ff3bf942840 .param/l "andi" 0 9 15, C4<001100>;
P_0x7ff3bf942880 .param/l "beq" 0 9 10, C4<000100>;
P_0x7ff3bf9428c0 .param/l "bne" 0 9 11, C4<000101>;
P_0x7ff3bf942900 .param/l "j" 0 9 18, C4<000010>;
P_0x7ff3bf942940 .param/l "lw" 0 9 13, C4<100011>;
P_0x7ff3bf942980 .param/l "ori" 0 9 16, C4<001101>;
P_0x7ff3bf9429c0 .param/l "slti" 0 9 17, C4<001010>;
P_0x7ff3bf942a00 .param/l "sw" 0 9 12, C4<101011>;
v0x7ff3bf942f60_0 .var "ALUOp", 2 0;
v0x7ff3bf943020_0 .var "ALUSrc", 0 0;
v0x7ff3bf9430e0_0 .var "Branch", 0 0;
v0x7ff3bf9431b0_0 .net "IR", 31 0, v0x7ff3bf94b4c0_0;  alias, 1 drivers
v0x7ff3bf943240_0 .var "Jump", 0 0;
v0x7ff3bf943310_0 .var "MemRead", 0 0;
v0x7ff3bf9433c0_0 .var "MemToReg", 0 0;
v0x7ff3bf943470_0 .var "MemWrite", 0 0;
v0x7ff3bf943500_0 .var "RegDest", 0 0;
v0x7ff3bf943610_0 .var "RegWrite", 0 0;
v0x7ff3bf9436a0_0 .net "clk", 0 0, v0x7ff3bf94fb00_0;  alias, 1 drivers
v0x7ff3bf9437b0_0 .net "funct", 5 0, L_0x7ff3bf950320;  1 drivers
v0x7ff3bf943840_0 .net "opcode", 5 0, L_0x7ff3bf950280;  1 drivers
E_0x7ff3bf942f10/0 .event anyedge, v0x7ff3bf9437b0_0, v0x7ff3bf943840_0;
E_0x7ff3bf942f10/1 .event posedge, v0x7ff3bf91b400_0;
E_0x7ff3bf942f10 .event/or E_0x7ff3bf942f10/0, E_0x7ff3bf942f10/1;
S_0x7ff3bf9439f0 .scope module, "u10" "mux2A" 3 46, 10 14 0, S_0x7ff3bf9196e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select";
    .port_info 1 /INPUT 5 "a";
    .port_info 2 /INPUT 5 "b";
    .port_info 3 /OUTPUT 5 "y";
v0x7ff3bf943c70_0 .net "a", 4 0, L_0x7ff3bf950440;  1 drivers
v0x7ff3bf943d20_0 .net "b", 4 0, L_0x7ff3bf950530;  1 drivers
v0x7ff3bf943dc0_0 .net "select", 0 0, v0x7ff3bf943500_0;  alias, 1 drivers
v0x7ff3bf943e50_0 .var "y", 4 0;
E_0x7ff3bf943c10 .event anyedge, v0x7ff3bf943d20_0, v0x7ff3bf943c70_0, v0x7ff3bf93d270_0;
S_0x7ff3bf943f30 .scope module, "u11" "RegFile" 3 50, 11 7 0, S_0x7ff3bf9196e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "readreg1";
    .port_info 2 /INPUT 5 "readreg2";
    .port_info 3 /INPUT 5 "writereg";
    .port_info 4 /INPUT 32 "writedata";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 32 "readdata1";
    .port_info 7 /OUTPUT 32 "readdata2";
L_0x7ff3bf950710 .functor BUFZ 32, L_0x7ff3bf9505d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7ff3bf950900 .functor BUFZ 32, L_0x7ff3bf950780, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff3bf9441f0_0 .net "RegWrite", 0 0, v0x7ff3bf941b70_0;  alias, 1 drivers
v0x7ff3bf944290_0 .net *"_ivl_0", 31 0, L_0x7ff3bf9505d0;  1 drivers
v0x7ff3bf944330_0 .net *"_ivl_10", 6 0, L_0x7ff3bf950820;  1 drivers
L_0x7ff3bfc730e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff3bf9443f0_0 .net *"_ivl_13", 1 0, L_0x7ff3bfc730e0;  1 drivers
v0x7ff3bf9444a0_0 .net *"_ivl_2", 6 0, L_0x7ff3bf950670;  1 drivers
L_0x7ff3bfc73098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff3bf944590_0 .net *"_ivl_5", 1 0, L_0x7ff3bfc73098;  1 drivers
v0x7ff3bf944640_0 .net *"_ivl_8", 31 0, L_0x7ff3bf950780;  1 drivers
v0x7ff3bf9446f0_0 .net "clk", 0 0, v0x7ff3bf94fb00_0;  alias, 1 drivers
v0x7ff3bf944780_0 .var/i "i", 31 0;
v0x7ff3bf944890_0 .net "readdata1", 31 0, L_0x7ff3bf950710;  alias, 1 drivers
v0x7ff3bf944950_0 .net "readdata2", 31 0, L_0x7ff3bf950900;  alias, 1 drivers
v0x7ff3bf9449e0_0 .net "readreg1", 4 0, L_0x7ff3bf9509b0;  1 drivers
v0x7ff3bf944a70_0 .net "readreg2", 4 0, L_0x7ff3bf950af0;  1 drivers
v0x7ff3bf944b10 .array "regfile", 0 31, 31 0;
v0x7ff3bf944bb0_0 .net "writedata", 31 0, v0x7ff3bf947190_0;  alias, 1 drivers
v0x7ff3bf944c60_0 .net "writereg", 4 0, v0x7ff3bf941a20_0;  alias, 1 drivers
L_0x7ff3bf9505d0 .array/port v0x7ff3bf944b10, L_0x7ff3bf950670;
L_0x7ff3bf950670 .concat [ 5 2 0 0], L_0x7ff3bf9509b0, L_0x7ff3bfc73098;
L_0x7ff3bf950780 .array/port v0x7ff3bf944b10, L_0x7ff3bf950820;
L_0x7ff3bf950820 .concat [ 5 2 0 0], L_0x7ff3bf950af0, L_0x7ff3bfc730e0;
S_0x7ff3bf944dd0 .scope module, "u12" "mux2" 3 57, 10 1 0, S_0x7ff3bf9196e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "y";
v0x7ff3bf945090_0 .net "a", 31 0, v0x7ff3bf93d6b0_0;  alias, 1 drivers
v0x7ff3bf945170_0 .net "b", 31 0, v0x7ff3bf93d760_0;  alias, 1 drivers
v0x7ff3bf945210_0 .net "select", 0 0, v0x7ff3bf93d610_0;  alias, 1 drivers
v0x7ff3bf945300_0 .var "y", 31 0;
E_0x7ff3bf9420d0 .event anyedge, v0x7ff3bf93d760_0, v0x7ff3bf93d6b0_0, v0x7ff3bf93d610_0;
S_0x7ff3bf9453d0 .scope module, "u13" "ALUcontrol" 3 60, 12 1 0, S_0x7ff3bf9196e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 3 "ALUOp";
    .port_info 3 /OUTPUT 4 "ALUsignal";
v0x7ff3bf945660_0 .net "ALUOp", 2 0, v0x7ff3bf942f60_0;  alias, 1 drivers
v0x7ff3bf945730_0 .var "ALUsignal", 3 0;
v0x7ff3bf9457e0_0 .net "clk", 0 0, v0x7ff3bf94fb00_0;  alias, 1 drivers
v0x7ff3bf945890_0 .net "funct", 5 0, L_0x7ff3bf950ce0;  1 drivers
E_0x7ff3bf9455f0/0 .event anyedge, v0x7ff3bf942f60_0, v0x7ff3bf945890_0;
E_0x7ff3bf9455f0/1 .event posedge, v0x7ff3bf91b400_0;
E_0x7ff3bf9455f0 .event/or E_0x7ff3bf9455f0/0, E_0x7ff3bf9455f0/1;
S_0x7ff3bf945980 .scope module, "u14" "ALU" 3 64, 13 1 0, S_0x7ff3bf9196e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /INPUT 4 "aluoperation";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "lt";
    .port_info 6 /OUTPUT 1 "gt";
v0x7ff3bf945c80_0 .net "aluoperation", 3 0, v0x7ff3bf93d560_0;  alias, 1 drivers
v0x7ff3bf945d70_0 .net "data1", 31 0, v0x7ff3bf93d4b0_0;  alias, 1 drivers
v0x7ff3bf945e10_0 .net "data2", 31 0, v0x7ff3bf945300_0;  alias, 1 drivers
v0x7ff3bf945ee0_0 .var "gt", 0 0;
v0x7ff3bf945f70_0 .var "lt", 0 0;
v0x7ff3bf946040_0 .var "result", 31 0;
v0x7ff3bf9460e0_0 .var "zero", 0 0;
E_0x7ff3bf945c30 .event anyedge, v0x7ff3bf945300_0, v0x7ff3bf93d4b0_0, v0x7ff3bf93d560_0;
S_0x7ff3bf946220 .scope module, "u15" "DMemBank" 3 67, 14 1 0, S_0x7ff3bf9196e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "memread";
    .port_info 1 /INPUT 1 "memwrite";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 32 "writedata";
    .port_info 4 /OUTPUT 32 "readdata";
v0x7ff3bf9464d0_0 .net *"_ivl_1", 8 0, L_0x7ff3bf950d80;  1 drivers
v0x7ff3bf946590_0 .net *"_ivl_8", 31 0, L_0x7ff3bf950f40;  1 drivers
v0x7ff3bf946640_0 .net "address", 31 0, v0x7ff3bf9400b0_0;  alias, 1 drivers
v0x7ff3bf946730_0 .net "finalAddress", 6 0, L_0x7ff3bf950ea0;  1 drivers
v0x7ff3bf9467e0_0 .var/i "i", 31 0;
v0x7ff3bf9468b0 .array "mem_array", 0 127, 31 0;
v0x7ff3bf946950_0 .net "memread", 0 0, v0x7ff3bf93fae0_0;  alias, 1 drivers
v0x7ff3bf946a20_0 .net "memwrite", 0 0, v0x7ff3bf93fc20_0;  alias, 1 drivers
v0x7ff3bf946af0_0 .var "readdata", 31 0;
v0x7ff3bf946c00_0 .net "writedata", 31 0, v0x7ff3bf93f770_0;  alias, 1 drivers
E_0x7ff3bf945b40/0 .event anyedge, v0x7ff3bf93f770_0, L_0x7ff3bf950f40, v0x7ff3bf9400b0_0, v0x7ff3bf93fc20_0;
E_0x7ff3bf945b40/1 .event anyedge, v0x7ff3bf93fae0_0;
E_0x7ff3bf945b40 .event/or E_0x7ff3bf945b40/0, E_0x7ff3bf945b40/1;
L_0x7ff3bf950d80 .part v0x7ff3bf9400b0_0, 0, 9;
L_0x7ff3bf950ea0 .part L_0x7ff3bf950d80, 0, 7;
L_0x7ff3bf950f40 .array/port v0x7ff3bf9468b0, v0x7ff3bf9400b0_0;
S_0x7ff3bf946cb0 .scope module, "u16" "mux2" 3 69, 10 1 0, S_0x7ff3bf9196e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "y";
v0x7ff3bf946f60_0 .net "a", 31 0, v0x7ff3bf941c10_0;  alias, 1 drivers
v0x7ff3bf947030_0 .net "b", 31 0, v0x7ff3bf9415e0_0;  alias, 1 drivers
v0x7ff3bf9470c0_0 .net "select", 0 0, v0x7ff3bf9418e0_0;  alias, 1 drivers
v0x7ff3bf947190_0 .var "y", 31 0;
E_0x7ff3bf946ef0 .event anyedge, v0x7ff3bf9415e0_0, v0x7ff3bf941c10_0, v0x7ff3bf9418e0_0;
S_0x7ff3bf947260 .scope module, "u2" "signExt" 3 56, 15 6 0, S_0x7ff3bf9196e0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "inData";
    .port_info 1 /OUTPUT 32 "outData";
v0x7ff3bf9474c0_0 .net "inData", 15 0, L_0x7ff3bf950bd0;  1 drivers
v0x7ff3bf947580_0 .var "outData", 31 0;
E_0x7ff3bf947460 .event anyedge, v0x7ff3bf9474c0_0;
S_0x7ff3bf947640 .scope module, "u20" "concatForJump" 3 87, 16 1 0, S_0x7ff3bf9196e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "part1";
    .port_info 1 /INPUT 28 "part2";
    .port_info 2 /OUTPUT 32 "result";
v0x7ff3bf9478c0_0 .net "part1", 3 0, L_0x7ff3bf9511b0;  1 drivers
v0x7ff3bf947980_0 .net "part2", 27 0, v0x7ff3bf949290_0;  alias, 1 drivers
v0x7ff3bf947a30_0 .var "result", 31 0;
E_0x7ff3bf947870 .event anyedge, v0x7ff3bf947980_0, v0x7ff3bf9478c0_0;
S_0x7ff3bf947b40 .scope module, "u3" "shiftLeft32bitLeft" 3 72, 17 1 0, S_0x7ff3bf9196e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inData";
    .port_info 1 /OUTPUT 32 "outData";
v0x7ff3bf947da0_0 .net "inData", 31 0, v0x7ff3bf93d760_0;  alias, 1 drivers
v0x7ff3bf947e90_0 .var "outData", 31 0;
E_0x7ff3bf947d40 .event anyedge, v0x7ff3bf93d760_0;
S_0x7ff3bf947f30 .scope module, "u4" "adder32bit" 3 30, 18 1 0, S_0x7ff3bf9196e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /OUTPUT 32 "out";
L_0x7ff3bfc73050 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7ff3bf9482b0_0 .net "in1", 31 0, L_0x7ff3bfc73050;  1 drivers
v0x7ff3bf948370_0 .net "in2", 31 0, v0x7ff3bf949de0_0;  alias, 1 drivers
v0x7ff3bf948410_0 .var "out", 31 0;
E_0x7ff3bf948260 .event anyedge, v0x7ff3bf9421a0_0, v0x7ff3bf9482b0_0;
S_0x7ff3bf9484b0 .scope module, "u5" "adder32bit" 3 75, 18 1 0, S_0x7ff3bf9196e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /OUTPUT 32 "out";
v0x7ff3bf948720_0 .net "in1", 31 0, v0x7ff3bf93dc90_0;  alias, 1 drivers
v0x7ff3bf948810_0 .net "in2", 31 0, v0x7ff3bf947e90_0;  alias, 1 drivers
v0x7ff3bf9488b0_0 .var "out", 31 0;
E_0x7ff3bf9486c0 .event anyedge, v0x7ff3bf947e90_0, v0x7ff3bf93dc90_0;
S_0x7ff3bf9489b0 .scope module, "u6" "mux2" 3 81, 10 1 0, S_0x7ff3bf9196e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "y";
v0x7ff3bf948c40_0 .net "a", 31 0, v0x7ff3bf93fcc0_0;  alias, 1 drivers
v0x7ff3bf948d10_0 .net "b", 31 0, v0x7ff3bf93f800_0;  alias, 1 drivers
v0x7ff3bf948dc0_0 .net "select", 0 0, L_0x7ff3bf950fe0;  alias, 1 drivers
v0x7ff3bf948e70_0 .var "y", 31 0;
E_0x7ff3bf948bd0 .event anyedge, v0x7ff3bf93f800_0, v0x7ff3bf93fcc0_0, v0x7ff3bf948dc0_0;
S_0x7ff3bf948f70 .scope module, "u7" "shiftLeftForJump" 3 84, 17 12 0, S_0x7ff3bf9196e0;
 .timescale 0 0;
    .port_info 0 /INPUT 26 "inData";
    .port_info 1 /OUTPUT 28 "outData";
v0x7ff3bf9491d0_0 .net "inData", 25 0, L_0x7ff3bf951090;  1 drivers
v0x7ff3bf949290_0 .var "outData", 27 0;
E_0x7ff3bf949170 .event anyedge, v0x7ff3bf9491d0_0;
S_0x7ff3bf949350 .scope module, "u8" "mux2" 3 90, 10 1 0, S_0x7ff3bf9196e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "y";
v0x7ff3bf9495f0_0 .net "a", 31 0, v0x7ff3bf948e70_0;  alias, 1 drivers
v0x7ff3bf9496c0_0 .net "b", 31 0, v0x7ff3bf93f9b0_0;  alias, 1 drivers
v0x7ff3bf949770_0 .net "select", 0 0, v0x7ff3bf93fa40_0;  alias, 1 drivers
v0x7ff3bf949860_0 .var "y", 31 0;
E_0x7ff3bf949590 .event anyedge, v0x7ff3bf93f9b0_0, v0x7ff3bf948e70_0, v0x7ff3bf93fa40_0;
S_0x7ff3bf949930 .scope module, "u9" "PCRegWrite" 3 92, 19 1 0, S_0x7ff3bf9196e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /OUTPUT 32 "out";
    .port_info 3 /INPUT 1 "enable";
v0x7ff3bf949bb0_0 .net "clock", 0 0, v0x7ff3bf94fb00_0;  alias, 1 drivers
v0x7ff3bf949c50_0 .net "enable", 0 0, v0x7ff3bf94ab60_0;  alias, 1 drivers
v0x7ff3bf949d10_0 .net "in", 31 0, v0x7ff3bf949860_0;  alias, 1 drivers
v0x7ff3bf949de0_0 .var "out", 31 0;
E_0x7ff3bf949b50 .event anyedge, v0x7ff3bf949860_0;
S_0x7ff3bf949ed0 .scope module, "u90" "stallUnit" 3 32, 20 6 0, S_0x7ff3bf9196e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "rs";
    .port_info 2 /INPUT 5 "rt";
    .port_info 3 /INPUT 6 "opcode";
    .port_info 4 /INPUT 32 "IRD";
    .port_info 5 /INPUT 32 "IREX";
    .port_info 6 /INPUT 32 "IRMEM";
    .port_info 7 /INPUT 5 "regWB";
    .port_info 8 /INPUT 1 "WWBs";
    .port_info 9 /INPUT 32 "IRWB";
    .port_info 10 /OUTPUT 1 "stall";
v0x7ff3bf94a200_0 .net "IRD", 31 0, v0x7ff3bf93bf90_0;  alias, 1 drivers
v0x7ff3bf94a2f0_0 .net "IREX", 31 0, v0x7ff3bf93d8b0_0;  alias, 1 drivers
v0x7ff3bf94a3c0_0 .net "IRMEM", 31 0, v0x7ff3bf93f920_0;  alias, 1 drivers
v0x7ff3bf94a490_0 .net "IRWB", 31 0, v0x7ff3bf941700_0;  alias, 1 drivers
v0x7ff3bf94a520_0 .net "WWBs", 0 0, v0x7ff3bf941b70_0;  alias, 1 drivers
v0x7ff3bf94a630_0 .net "clk", 0 0, v0x7ff3bf94fb00_0;  alias, 1 drivers
v0x7ff3bf94a7c0_0 .net "opcode", 5 0, L_0x7ff3bf94fe80;  1 drivers
v0x7ff3bf94a850_0 .net "regWB", 4 0, v0x7ff3bf941a20_0;  alias, 1 drivers
v0x7ff3bf94a920_0 .var "res", 0 0;
v0x7ff3bf94a9b0_0 .var "ret", 0 0;
v0x7ff3bf94aa40_0 .net "rs", 4 0, L_0x7ff3bf94fd40;  1 drivers
v0x7ff3bf94aad0_0 .net "rt", 4 0, L_0x7ff3bf94fde0;  1 drivers
v0x7ff3bf94ab60_0 .var "stall", 0 0;
v0x7ff3bf94abf0_0 .var "we1", 0 0;
v0x7ff3bf94ac90_0 .var "we2", 0 0;
v0x7ff3bf94ad30_0 .var "we3", 0 0;
v0x7ff3bf94add0_0 .var "ws1", 4 0;
v0x7ff3bf94af60_0 .var "ws2", 4 0;
v0x7ff3bf94b010_0 .var "ws3", 4 0;
S_0x7ff3bf94b1d0 .scope module, "u91" "nopSet" 3 38, 21 29 0, S_0x7ff3bf9196e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "s1";
    .port_info 2 /INPUT 1 "s2";
    .port_info 3 /INPUT 32 "oldF";
    .port_info 4 /INPUT 32 "oldD";
    .port_info 5 /OUTPUT 32 "newF";
    .port_info 6 /OUTPUT 32 "newD";
v0x7ff3bf94b430_0 .net "clk", 0 0, v0x7ff3bf94fb00_0;  alias, 1 drivers
v0x7ff3bf94b4c0_0 .var "newD", 31 0;
v0x7ff3bf94b550_0 .var "newF", 31 0;
v0x7ff3bf94b5e0_0 .net "oldD", 31 0, v0x7ff3bf93bf90_0;  alias, 1 drivers
v0x7ff3bf94b670_0 .net "oldF", 31 0, v0x7ff3bf942470_0;  alias, 1 drivers
v0x7ff3bf94b740_0 .net "s1", 0 0, v0x7ff3bf94ab60_0;  alias, 1 drivers
v0x7ff3bf94b7d0_0 .net "s2", 0 0, v0x7ff3bf94bdf0_0;  alias, 1 drivers
S_0x7ff3bf94b900 .scope module, "u92" "Controlstall" 3 35, 21 1 0, S_0x7ff3bf9196e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "op1";
    .port_info 2 /INPUT 6 "op2";
    .port_info 3 /INPUT 6 "op3";
    .port_info 4 /OUTPUT 1 "stall";
v0x7ff3bf94bb70_0 .net "clk", 0 0, v0x7ff3bf94fb00_0;  alias, 1 drivers
v0x7ff3bf94bc10_0 .net "op1", 5 0, L_0x7ff3bf94ff20;  1 drivers
v0x7ff3bf94bcb0_0 .net "op2", 5 0, L_0x7ff3bf9500c0;  1 drivers
v0x7ff3bf94bd40_0 .net "op3", 5 0, L_0x7ff3bf950160;  1 drivers
v0x7ff3bf94bdf0_0 .var "stall", 0 0;
    .scope S_0x7ff3bf941f60;
T_0 ;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v0x7ff3bf942230_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x7ff3bf942230_0;
    %cmpi/s 255, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7ff3bf942230_0;
    %store/vec4a v0x7ff3bf9422f0, 4, 0;
    %load/vec4 v0x7ff3bf942230_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff3bf942230_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x7ff3bf941f60;
T_1 ;
    %wait E_0x7ff3bf9406d0;
    %load/vec4 v0x7ff3bf942390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7ff3bf9421a0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7ff3bf942520_0, 0, 32;
    %ix/getv 4, v0x7ff3bf942520_0;
    %load/vec4a v0x7ff3bf9422f0, 4;
    %store/vec4 v0x7ff3bf942470_0, 0, 32;
T_1.0 ;
    %pushi/vec4 541589514, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff3bf9422f0, 4, 0;
    %pushi/vec4 675872778, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff3bf9422f0, 4, 0;
    %pushi/vec4 877264906, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff3bf9422f0, 4, 0;
    %pushi/vec4 810221578, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff3bf9422f0, 4, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7ff3bf947f30;
T_2 ;
    %wait E_0x7ff3bf948260;
    %load/vec4 v0x7ff3bf9482b0_0;
    %load/vec4 v0x7ff3bf948370_0;
    %add;
    %store/vec4 v0x7ff3bf948410_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7ff3bf949ed0;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3bf94ab60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3bf94abf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3bf94ac90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3bf94ad30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3bf94a920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3bf94a9b0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x7ff3bf949ed0;
T_4 ;
    %wait E_0x7ff3bf90d940;
    %load/vec4 v0x7ff3bf94a200_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x7ff3bf94a7c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3bf94a920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3bf94a9b0_0, 0, 1;
    %jmp T_4.9;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3bf94a920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3bf94a9b0_0, 0, 1;
    %jmp T_4.9;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3bf94a920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3bf94a9b0_0, 0, 1;
    %jmp T_4.9;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3bf94a920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3bf94a9b0_0, 0, 1;
    %jmp T_4.9;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3bf94a920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3bf94a9b0_0, 0, 1;
    %jmp T_4.9;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3bf94a920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3bf94a9b0_0, 0, 1;
    %jmp T_4.9;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3bf94a920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3bf94a9b0_0, 0, 1;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3bf94a920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3bf94a9b0_0, 0, 1;
T_4.1 ;
    %load/vec4 v0x7ff3bf94a2f0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_4.10, 4;
    %load/vec4 v0x7ff3bf94a2f0_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3bf94abf0_0, 0, 1;
    %load/vec4 v0x7ff3bf94a2f0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x7ff3bf94add0_0, 0, 5;
    %jmp T_4.19;
T_4.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3bf94abf0_0, 0, 1;
    %load/vec4 v0x7ff3bf94a2f0_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0x7ff3bf94add0_0, 0, 5;
    %jmp T_4.19;
T_4.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3bf94abf0_0, 0, 1;
    %load/vec4 v0x7ff3bf94a2f0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x7ff3bf94add0_0, 0, 5;
    %jmp T_4.19;
T_4.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3bf94abf0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7ff3bf94add0_0, 0, 5;
    %jmp T_4.19;
T_4.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3bf94abf0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7ff3bf94add0_0, 0, 5;
    %jmp T_4.19;
T_4.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3bf94abf0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7ff3bf94add0_0, 0, 5;
    %jmp T_4.19;
T_4.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3bf94abf0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7ff3bf94add0_0, 0, 5;
    %jmp T_4.19;
T_4.19 ;
    %pop/vec4 1;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3bf94abf0_0, 0, 1;
T_4.11 ;
    %load/vec4 v0x7ff3bf94a3c0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_4.20, 4;
    %load/vec4 v0x7ff3bf94a3c0_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3bf94ac90_0, 0, 1;
    %load/vec4 v0x7ff3bf94a2f0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x7ff3bf94af60_0, 0, 5;
    %jmp T_4.29;
T_4.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3bf94ac90_0, 0, 1;
    %load/vec4 v0x7ff3bf94a2f0_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0x7ff3bf94af60_0, 0, 5;
    %jmp T_4.29;
T_4.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3bf94ac90_0, 0, 1;
    %load/vec4 v0x7ff3bf94a2f0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x7ff3bf94af60_0, 0, 5;
    %jmp T_4.29;
T_4.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3bf94ac90_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7ff3bf94af60_0, 0, 5;
    %jmp T_4.29;
T_4.25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3bf94ac90_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7ff3bf94af60_0, 0, 5;
    %jmp T_4.29;
T_4.26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3bf94ac90_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7ff3bf94af60_0, 0, 5;
    %jmp T_4.29;
T_4.27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3bf94ac90_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7ff3bf94af60_0, 0, 5;
    %jmp T_4.29;
T_4.29 ;
    %pop/vec4 1;
    %jmp T_4.21;
T_4.20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3bf94ac90_0, 0, 1;
T_4.21 ;
    %load/vec4 v0x7ff3bf94a490_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_4.30, 4;
    %load/vec4 v0x7ff3bf94a520_0;
    %store/vec4 v0x7ff3bf94ad30_0, 0, 1;
    %load/vec4 v0x7ff3bf94a850_0;
    %store/vec4 v0x7ff3bf94b010_0, 0, 5;
    %jmp T_4.31;
T_4.30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3bf94ad30_0, 0, 1;
T_4.31 ;
    %load/vec4 v0x7ff3bf94aa40_0;
    %load/vec4 v0x7ff3bf94add0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff3bf94abf0_0;
    %and;
    %load/vec4 v0x7ff3bf94aa40_0;
    %load/vec4 v0x7ff3bf94af60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff3bf94ac90_0;
    %and;
    %add;
    %load/vec4 v0x7ff3bf94aa40_0;
    %load/vec4 v0x7ff3bf94b010_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff3bf94ad30_0;
    %and;
    %add;
    %load/vec4 v0x7ff3bf94a920_0;
    %load/vec4 v0x7ff3bf94aad0_0;
    %load/vec4 v0x7ff3bf94add0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff3bf94abf0_0;
    %and;
    %load/vec4 v0x7ff3bf94aad0_0;
    %load/vec4 v0x7ff3bf94af60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff3bf94ac90_0;
    %and;
    %add;
    %load/vec4 v0x7ff3bf94aad0_0;
    %load/vec4 v0x7ff3bf94b010_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff3bf94ad30_0;
    %and;
    %add;
    %add;
    %and;
    %load/vec4 v0x7ff3bf94a9b0_0;
    %and;
    %inv;
    %store/vec4 v0x7ff3bf94ab60_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7ff3bf94b900;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3bf94bdf0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x7ff3bf94b900;
T_6 ;
    %wait E_0x7ff3bf90d940;
    %load/vec4 v0x7ff3bf94bc10_0;
    %pushi/vec4 4, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff3bf94bc10_0;
    %pushi/vec4 5, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7ff3bf94bc10_0;
    %pushi/vec4 2, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3bf94bdf0_0, 0, 1;
T_6.0 ;
    %load/vec4 v0x7ff3bf94bcb0_0;
    %pushi/vec4 4, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff3bf94bcb0_0;
    %pushi/vec4 5, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7ff3bf94bcb0_0;
    %pushi/vec4 2, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3bf94bdf0_0, 0, 1;
T_6.2 ;
    %load/vec4 v0x7ff3bf94bd40_0;
    %pushi/vec4 4, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff3bf94bd40_0;
    %pushi/vec4 5, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7ff3bf94bd40_0;
    %pushi/vec4 2, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3bf94bdf0_0, 0, 1;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3bf94bdf0_0, 0, 1;
T_6.5 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7ff3bf94b1d0;
T_7 ;
    %end;
    .thread T_7;
    .scope S_0x7ff3bf94b1d0;
T_8 ;
    %wait E_0x7ff3bf90d940;
    %load/vec4 v0x7ff3bf94b740_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_8.2, 4;
    %load/vec4 v0x7ff3bf94b7d0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff3bf94b550_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff3bf94b4c0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7ff3bf94b740_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_8.5, 4;
    %load/vec4 v0x7ff3bf94b7d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.3, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff3bf94b4c0_0, 0, 32;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v0x7ff3bf94b740_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_8.8, 4;
    %load/vec4 v0x7ff3bf94b7d0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff3bf94b550_0, 0, 32;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x7ff3bf94b5e0_0;
    %store/vec4 v0x7ff3bf94b4c0_0, 0, 32;
    %load/vec4 v0x7ff3bf94b670_0;
    %store/vec4 v0x7ff3bf94b550_0, 0, 32;
T_8.7 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7ff3bf942600;
T_9 ;
    %wait E_0x7ff3bf942f10;
    %load/vec4 v0x7ff3bf9431b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7ff3bf942f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3bf943500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3bf943610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3bf943020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3bf943310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3bf943470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3bf9433c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3bf9430e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3bf943240_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7ff3bf943840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %jmp T_9.12;
T_9.2 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7ff3bf942f60_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3bf943500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3bf943610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3bf943020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3bf943310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3bf943470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3bf9433c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3bf9430e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3bf943240_0, 0, 1;
    %jmp T_9.12;
T_9.3 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7ff3bf942f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3bf943500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff3bf943610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff3bf943020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff3bf943310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3bf943470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff3bf9433c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3bf9430e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3bf943240_0, 0;
    %jmp T_9.12;
T_9.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7ff3bf942f60_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7ff3bf943500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3bf943610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff3bf943020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3bf943310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff3bf943470_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7ff3bf9433c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3bf9430e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3bf943240_0, 0;
    %jmp T_9.12;
T_9.5 ;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x7ff3bf942f60_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7ff3bf943500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3bf943610_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7ff3bf943020_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7ff3bf943310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3bf943470_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7ff3bf9433c0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7ff3bf9430e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff3bf943240_0, 0;
    %jmp T_9.12;
T_9.6 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7ff3bf942f60_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7ff3bf943500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3bf943610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3bf943020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3bf943310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3bf943470_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7ff3bf9433c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff3bf9430e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3bf943240_0, 0;
    %jmp T_9.12;
T_9.7 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7ff3bf942f60_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7ff3bf943500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3bf943610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3bf943020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3bf943310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3bf943470_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7ff3bf9433c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff3bf9430e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3bf943240_0, 0;
    %jmp T_9.12;
T_9.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7ff3bf942f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3bf943500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff3bf943610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff3bf943020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3bf943310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3bf943470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3bf9433c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3bf9430e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3bf943240_0, 0;
    %jmp T_9.12;
T_9.9 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x7ff3bf942f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3bf943500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff3bf943610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff3bf943020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3bf943310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3bf943470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3bf9433c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3bf9430e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3bf943240_0, 0;
    %jmp T_9.12;
T_9.10 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7ff3bf942f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3bf943500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff3bf943610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff3bf943020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3bf943310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3bf943470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3bf9433c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3bf9430e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3bf943240_0, 0;
    %jmp T_9.12;
T_9.11 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7ff3bf942f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3bf943500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff3bf943610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff3bf943020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3bf943310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3bf943470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3bf9433c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3bf9430e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff3bf943240_0, 0;
    %jmp T_9.12;
T_9.12 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7ff3bf9439f0;
T_10 ;
    %wait E_0x7ff3bf943c10;
    %load/vec4 v0x7ff3bf943dc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %jmp T_10.2;
T_10.0 ;
    %load/vec4 v0x7ff3bf943c70_0;
    %store/vec4 v0x7ff3bf943e50_0, 0, 5;
    %jmp T_10.2;
T_10.1 ;
    %load/vec4 v0x7ff3bf943d20_0;
    %store/vec4 v0x7ff3bf943e50_0, 0, 5;
    %jmp T_10.2;
T_10.2 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7ff3bf943f30;
T_11 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7ff3bf944780_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x7ff3bf944780_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_11.1, 5;
    %load/vec4 v0x7ff3bf944780_0;
    %muli 10, 0, 32;
    %ix/getv/s 4, v0x7ff3bf944780_0;
    %store/vec4a v0x7ff3bf944b10, 4, 0;
    %load/vec4 v0x7ff3bf944780_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff3bf944780_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_0x7ff3bf943f30;
T_12 ;
    %wait E_0x7ff3bf90d940;
    %load/vec4 v0x7ff3bf9441f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x7ff3bf944bb0_0;
    %load/vec4 v0x7ff3bf944c60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff3bf944b10, 0, 4;
T_12.0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff3bf944b10, 4, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7ff3bf947260;
T_13 ;
    %wait E_0x7ff3bf947460;
    %load/vec4 v0x7ff3bf9474c0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff3bf947580_0, 4, 16;
    %load/vec4 v0x7ff3bf9474c0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff3bf947580_0, 4, 16;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7ff3bf944dd0;
T_14 ;
    %wait E_0x7ff3bf9420d0;
    %load/vec4 v0x7ff3bf945210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %jmp T_14.2;
T_14.0 ;
    %load/vec4 v0x7ff3bf945090_0;
    %store/vec4 v0x7ff3bf945300_0, 0, 32;
    %jmp T_14.2;
T_14.1 ;
    %load/vec4 v0x7ff3bf945170_0;
    %store/vec4 v0x7ff3bf945300_0, 0, 32;
    %jmp T_14.2;
T_14.2 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7ff3bf9453d0;
T_15 ;
    %wait E_0x7ff3bf9455f0;
    %load/vec4 v0x7ff3bf945660_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %jmp T_15.6;
T_15.0 ;
    %load/vec4 v0x7ff3bf945890_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %jmp T_15.12;
T_15.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7ff3bf945730_0, 0, 4;
    %jmp T_15.12;
T_15.8 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7ff3bf945730_0, 0, 4;
    %jmp T_15.12;
T_15.9 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7ff3bf945730_0, 0, 4;
    %jmp T_15.12;
T_15.10 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7ff3bf945730_0, 0, 4;
    %jmp T_15.12;
T_15.11 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7ff3bf945730_0, 0, 4;
    %jmp T_15.12;
T_15.12 ;
    %pop/vec4 1;
    %jmp T_15.6;
T_15.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7ff3bf945730_0, 0, 4;
    %jmp T_15.6;
T_15.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7ff3bf945730_0, 0, 4;
    %jmp T_15.6;
T_15.3 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7ff3bf945730_0, 0, 4;
    %jmp T_15.6;
T_15.4 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7ff3bf945730_0, 0, 4;
    %jmp T_15.6;
T_15.5 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7ff3bf945730_0, 0, 4;
    %jmp T_15.6;
T_15.6 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7ff3bf945980;
T_16 ;
    %wait E_0x7ff3bf945c30;
    %load/vec4 v0x7ff3bf945c80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %load/vec4 v0x7ff3bf945d70_0;
    %load/vec4 v0x7ff3bf945e10_0;
    %add;
    %store/vec4 v0x7ff3bf946040_0, 0, 32;
    %jmp T_16.7;
T_16.0 ;
    %load/vec4 v0x7ff3bf945d70_0;
    %load/vec4 v0x7ff3bf945e10_0;
    %add;
    %store/vec4 v0x7ff3bf946040_0, 0, 32;
    %jmp T_16.7;
T_16.1 ;
    %load/vec4 v0x7ff3bf945d70_0;
    %load/vec4 v0x7ff3bf945e10_0;
    %sub;
    %store/vec4 v0x7ff3bf946040_0, 0, 32;
    %jmp T_16.7;
T_16.2 ;
    %load/vec4 v0x7ff3bf945d70_0;
    %load/vec4 v0x7ff3bf945e10_0;
    %and;
    %store/vec4 v0x7ff3bf946040_0, 0, 32;
    %jmp T_16.7;
T_16.3 ;
    %load/vec4 v0x7ff3bf945d70_0;
    %load/vec4 v0x7ff3bf945e10_0;
    %or;
    %store/vec4 v0x7ff3bf946040_0, 0, 32;
    %jmp T_16.7;
T_16.4 ;
    %load/vec4 v0x7ff3bf945d70_0;
    %load/vec4 v0x7ff3bf945e10_0;
    %xor;
    %store/vec4 v0x7ff3bf946040_0, 0, 32;
    %jmp T_16.7;
T_16.5 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x7ff3bf945f70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff3bf946040_0, 0, 32;
    %jmp T_16.7;
T_16.7 ;
    %pop/vec4 1;
    %load/vec4 v0x7ff3bf945e10_0;
    %load/vec4 v0x7ff3bf945d70_0;
    %cmp/u;
    %jmp/0xz  T_16.8, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3bf945ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3bf945f70_0, 0, 1;
    %jmp T_16.9;
T_16.8 ;
    %load/vec4 v0x7ff3bf945d70_0;
    %load/vec4 v0x7ff3bf945e10_0;
    %cmp/u;
    %jmp/0xz  T_16.10, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3bf945ee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3bf945f70_0, 0, 1;
T_16.10 ;
T_16.9 ;
    %load/vec4 v0x7ff3bf946040_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3bf9460e0_0, 0, 1;
    %jmp T_16.13;
T_16.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3bf9460e0_0, 0, 1;
T_16.13 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7ff3bf946220;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff3bf9467e0_0, 0, 32;
T_17.0 ;
    %load/vec4 v0x7ff3bf9467e0_0;
    %cmpi/s 127, 0, 32;
    %jmp/0xz T_17.1, 5;
    %load/vec4 v0x7ff3bf9467e0_0;
    %muli 10, 0, 32;
    %ix/getv/s 4, v0x7ff3bf9467e0_0;
    %store/vec4a v0x7ff3bf9468b0, 4, 0;
    %load/vec4 v0x7ff3bf9467e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff3bf9467e0_0, 0, 32;
    %jmp T_17.0;
T_17.1 ;
    %end;
    .thread T_17;
    .scope S_0x7ff3bf946220;
T_18 ;
    %wait E_0x7ff3bf945b40;
    %load/vec4 v0x7ff3bf946950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x7ff3bf946730_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x7ff3bf9468b0, 4;
    %store/vec4 v0x7ff3bf946af0_0, 0, 32;
T_18.0 ;
    %load/vec4 v0x7ff3bf946a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x7ff3bf946c00_0;
    %load/vec4 v0x7ff3bf946730_0;
    %pad/u 9;
    %ix/vec4 4;
    %store/vec4a v0x7ff3bf9468b0, 4, 0;
T_18.2 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7ff3bf946cb0;
T_19 ;
    %wait E_0x7ff3bf946ef0;
    %load/vec4 v0x7ff3bf9470c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %jmp T_19.2;
T_19.0 ;
    %load/vec4 v0x7ff3bf946f60_0;
    %store/vec4 v0x7ff3bf947190_0, 0, 32;
    %jmp T_19.2;
T_19.1 ;
    %load/vec4 v0x7ff3bf947030_0;
    %store/vec4 v0x7ff3bf947190_0, 0, 32;
    %jmp T_19.2;
T_19.2 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7ff3bf947b40;
T_20 ;
    %wait E_0x7ff3bf947d40;
    %load/vec4 v0x7ff3bf947da0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7ff3bf947e90_0, 0, 32;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x7ff3bf9484b0;
T_21 ;
    %wait E_0x7ff3bf9486c0;
    %load/vec4 v0x7ff3bf948720_0;
    %load/vec4 v0x7ff3bf948810_0;
    %add;
    %store/vec4 v0x7ff3bf9488b0_0, 0, 32;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x7ff3bf9489b0;
T_22 ;
    %wait E_0x7ff3bf948bd0;
    %load/vec4 v0x7ff3bf948dc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %jmp T_22.2;
T_22.0 ;
    %load/vec4 v0x7ff3bf948c40_0;
    %store/vec4 v0x7ff3bf948e70_0, 0, 32;
    %jmp T_22.2;
T_22.1 ;
    %load/vec4 v0x7ff3bf948d10_0;
    %store/vec4 v0x7ff3bf948e70_0, 0, 32;
    %jmp T_22.2;
T_22.2 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x7ff3bf948f70;
T_23 ;
    %wait E_0x7ff3bf949170;
    %load/vec4 v0x7ff3bf9491d0_0;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x7ff3bf949290_0, 0, 28;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x7ff3bf947640;
T_24 ;
    %wait E_0x7ff3bf947870;
    %load/vec4 v0x7ff3bf9478c0_0;
    %load/vec4 v0x7ff3bf947980_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff3bf947a30_0, 0, 32;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x7ff3bf949350;
T_25 ;
    %wait E_0x7ff3bf949590;
    %load/vec4 v0x7ff3bf949770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %jmp T_25.2;
T_25.0 ;
    %load/vec4 v0x7ff3bf9495f0_0;
    %store/vec4 v0x7ff3bf949860_0, 0, 32;
    %jmp T_25.2;
T_25.1 ;
    %load/vec4 v0x7ff3bf9496c0_0;
    %store/vec4 v0x7ff3bf949860_0, 0, 32;
    %jmp T_25.2;
T_25.2 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x7ff3bf949930;
T_26 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff3bf949de0_0, 0, 32;
    %end;
    .thread T_26;
    .scope S_0x7ff3bf949930;
T_27 ;
    %wait E_0x7ff3bf949b50;
    %load/vec4 v0x7ff3bf949c50_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.0, 4;
    %load/vec4 v0x7ff3bf949d10_0;
    %store/vec4 v0x7ff3bf949de0_0, 0, 32;
T_27.0 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x7ff3bf91a320;
T_28 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff3bf93c080_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff3bf93bf90_0, 0, 32;
    %end;
    .thread T_28;
    .scope S_0x7ff3bf91a320;
T_29 ;
    %wait E_0x7ff3bf90d940;
    %load/vec4 v0x7ff3bf93bd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x7ff3bf93be20_0;
    %assign/vec4 v0x7ff3bf93bf90_0, 0;
    %load/vec4 v0x7ff3bf93bee0_0;
    %assign/vec4 v0x7ff3bf93c080_0, 0;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x7ff3bf93c1c0;
T_30 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff3bf93dc90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff3bf93d8b0_0, 0, 32;
    %end;
    .thread T_30;
    .scope S_0x7ff3bf93c1c0;
T_31 ;
    %wait E_0x7ff3bf90d940;
    %load/vec4 v0x7ff3bf93c850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x7ff3bf93d270_0;
    %assign/vec4 v0x7ff3bf93ddf0_0, 0;
    %load/vec4 v0x7ff3bf93d410_0;
    %assign/vec4 v0x7ff3bf93d310_0, 0;
    %load/vec4 v0x7ff3bf93ca30_0;
    %assign/vec4 v0x7ff3bf93d610_0, 0;
    %load/vec4 v0x7ff3bf93cf60_0;
    %assign/vec4 v0x7ff3bf93dab0_0, 0;
    %load/vec4 v0x7ff3bf93d080_0;
    %assign/vec4 v0x7ff3bf93dbf0_0, 0;
    %load/vec4 v0x7ff3bf93cff0_0;
    %assign/vec4 v0x7ff3bf93db50_0, 0;
    %load/vec4 v0x7ff3bf93cc70_0;
    %assign/vec4 v0x7ff3bf93d810_0, 0;
    %load/vec4 v0x7ff3bf93ced0_0;
    %assign/vec4 v0x7ff3bf93da10_0, 0;
    %load/vec4 v0x7ff3bf93c990_0;
    %assign/vec4 v0x7ff3bf93d560_0, 0;
    %load/vec4 v0x7ff3bf93cd10_0;
    %assign/vec4 v0x7ff3bf93d8b0_0, 0;
    %load/vec4 v0x7ff3bf93d110_0;
    %assign/vec4 v0x7ff3bf93dc90_0, 0;
    %load/vec4 v0x7ff3bf93c8e0_0;
    %assign/vec4 v0x7ff3bf93d4b0_0, 0;
    %load/vec4 v0x7ff3bf93cb10_0;
    %assign/vec4 v0x7ff3bf93d6b0_0, 0;
    %load/vec4 v0x7ff3bf93d1d0_0;
    %assign/vec4 v0x7ff3bf93dd40_0, 0;
    %load/vec4 v0x7ff3bf93cbc0_0;
    %assign/vec4 v0x7ff3bf93d760_0, 0;
    %load/vec4 v0x7ff3bf93ce40_0;
    %assign/vec4 v0x7ff3bf93d960_0, 0;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x7ff3bf93e360;
T_32 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff3bf93fcc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff3bf93f920_0, 0, 32;
    %end;
    .thread T_32;
    .scope S_0x7ff3bf93e360;
T_33 ;
    %wait E_0x7ff3bf90d940;
    %load/vec4 v0x7ff3bf93e950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x7ff3bf93f2d0_0;
    %assign/vec4 v0x7ff3bf93fe20_0, 0;
    %load/vec4 v0x7ff3bf93f380_0;
    %assign/vec4 v0x7ff3bf93f420_0, 0;
    %load/vec4 v0x7ff3bf93ea70_0;
    %assign/vec4 v0x7ff3bf93f6e0_0, 0;
    %load/vec4 v0x7ff3bf93ef80_0;
    %assign/vec4 v0x7ff3bf93fae0_0, 0;
    %load/vec4 v0x7ff3bf93f0c0_0;
    %assign/vec4 v0x7ff3bf93fc20_0, 0;
    %load/vec4 v0x7ff3bf93f010_0;
    %assign/vec4 v0x7ff3bf93fb80_0, 0;
    %load/vec4 v0x7ff3bf93ec60_0;
    %assign/vec4 v0x7ff3bf93f890_0, 0;
    %load/vec4 v0x7ff3bf93eef0_0;
    %assign/vec4 v0x7ff3bf93fa40_0, 0;
    %load/vec4 v0x7ff3bf93e9e0_0;
    %assign/vec4 v0x7ff3bf93f650_0, 0;
    %load/vec4 v0x7ff3bf93ed10_0;
    %assign/vec4 v0x7ff3bf93f920_0, 0;
    %load/vec4 v0x7ff3bf93f170_0;
    %assign/vec4 v0x7ff3bf93fcc0_0, 0;
    %load/vec4 v0x7ff3bf93eb00_0;
    %assign/vec4 v0x7ff3bf93f770_0, 0;
    %load/vec4 v0x7ff3bf93f530_0;
    %assign/vec4 v0x7ff3bf9400b0_0, 0;
    %load/vec4 v0x7ff3bf93f220_0;
    %assign/vec4 v0x7ff3bf93fd70_0, 0;
    %load/vec4 v0x7ff3bf93ebd0_0;
    %assign/vec4 v0x7ff3bf93f800_0, 0;
    %load/vec4 v0x7ff3bf93edc0_0;
    %assign/vec4 v0x7ff3bf93f9b0_0, 0;
    %load/vec4 v0x7ff3bf93f5c0_0;
    %assign/vec4 v0x7ff3bf940140_0, 0;
T_33.0 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x7ff3bf940510;
T_34 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff3bf941700_0, 0, 32;
    %end;
    .thread T_34;
    .scope S_0x7ff3bf940510;
T_35 ;
    %wait E_0x7ff3bf90d940;
    %load/vec4 v0x7ff3bf940a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x7ff3bf9411b0_0;
    %assign/vec4 v0x7ff3bf941ad0_0, 0;
    %load/vec4 v0x7ff3bf941260_0;
    %assign/vec4 v0x7ff3bf941b70_0, 0;
    %load/vec4 v0x7ff3bf940b40_0;
    %assign/vec4 v0x7ff3bf941450_0, 0;
    %load/vec4 v0x7ff3bf940eb0_0;
    %assign/vec4 v0x7ff3bf941840_0, 0;
    %load/vec4 v0x7ff3bf941070_0;
    %assign/vec4 v0x7ff3bf941980_0, 0;
    %load/vec4 v0x7ff3bf940fe0_0;
    %assign/vec4 v0x7ff3bf9418e0_0, 0;
    %load/vec4 v0x7ff3bf940cc0_0;
    %assign/vec4 v0x7ff3bf941670_0, 0;
    %load/vec4 v0x7ff3bf940e00_0;
    %assign/vec4 v0x7ff3bf9417a0_0, 0;
    %load/vec4 v0x7ff3bf940a90_0;
    %assign/vec4 v0x7ff3bf9413c0_0, 0;
    %load/vec4 v0x7ff3bf940d50_0;
    %assign/vec4 v0x7ff3bf941700_0, 0;
    %load/vec4 v0x7ff3bf940bf0_0;
    %assign/vec4 v0x7ff3bf9415e0_0, 0;
    %load/vec4 v0x7ff3bf941310_0;
    %assign/vec4 v0x7ff3bf941c10_0, 0;
    %load/vec4 v0x7ff3bf941100_0;
    %assign/vec4 v0x7ff3bf941a20_0, 0;
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x7ff3bf920490;
T_36 ;
    %delay 3, 0;
    %load/vec4 v0x7ff3bf94fb00_0;
    %inv;
    %store/vec4 v0x7ff3bf94fb00_0, 0, 1;
    %jmp T_36;
    .thread T_36;
    .scope S_0x7ff3bf920490;
T_37 ;
    %vpi_call 2 14 "$dumpfile", "mypip_tb.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7ff3bf920490 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3bf94fb00_0, 0, 1;
    %vpi_call 2 21 "$monitor", "Time=%5d | PC=%8h | Instr=%8h | ALU=%8h | WB=%8h", $time, v0x7ff3bf94dce0_0, v0x7ff3bf94e860_0, v0x7ff3bf94c320_0, v0x7ff3bf94e330_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff3bf94fb90_0, 0, 32;
T_37.0 ;
    %load/vec4 v0x7ff3bf94fb90_0;
    %cmpi/s 200, 0, 32;
    %jmp/0xz T_37.1, 5;
    %load/vec4 v0x7ff3bf94fb90_0;
    %cmpi/s 190, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_37.2, 5;
    %vpi_call 2 33 "$display", "\012=== Simulation Summary ===" {0 0 0};
    %vpi_call 2 34 "$display", "Total cycles executed: %d", v0x7ff3bf94fb90_0 {0 0 0};
    %vpi_call 2 35 "$display", "Final time: %t", $time {0 0 0};
    %vpi_call 2 36 "$display", "=====================" {0 0 0};
    %vpi_call 2 37 "$finish" {0 0 0};
T_37.2 ;
    %delay 6, 0;
    %load/vec4 v0x7ff3bf94fb90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff3bf94fb90_0, 0, 32;
    %jmp T_37.0;
T_37.1 ;
    %end;
    .thread T_37;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "tb.v";
    "mypip.v";
    "IFID.v";
    "IDEX.v";
    "EXMEM.v";
    "MEMWB.v";
    "InstMem.v";
    "controlunit.v";
    "MUX.v";
    "RegFile.v";
    "ALUcontrol.v";
    "ALU.v";
    "DM.v";
    "signExt.v";
    "concatforJump.v";
    "shiftleft.v";
    "adder32bit.v";
    "PC.v";
    "stall.v";
    "Controlstall.v";
