

================================================================
== Vivado HLS Report for 'conv_1_16_18_s'
================================================================
* Date:           Sun Oct 29 21:11:00 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        bnn_reshape.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.679 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    40961|    40961| 0.410 ms | 0.410 ms |  40961|  40961|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |    40960|    40960|        10|          -|          -|  4096|    no    |
        | + Loop 1.1  |        6|        6|         3|          2|          1|     3|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   1586|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|       3|      3|    -|
|Multiplexer      |        -|      -|       -|    134|    -|
|Register         |        -|      -|     163|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     166|   1723|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |w_conv1_0_U  |conv_1_16_18_s_w_conv1_0  |        0|  1|   1|    0|    48|    1|     1|           48|
    |w_conv1_1_U  |conv_1_16_18_s_w_conv1_1  |        0|  1|   1|    0|    48|    1|     1|           48|
    |w_conv1_2_U  |conv_1_16_18_s_w_conv1_2  |        0|  1|   1|    0|    48|    1|     1|           48|
    +-------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                          |        0|  3|   3|    0|   144|    3|     3|          144|
    +-------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+-----+------------+------------+
    |accum_V_fu_643_p2         |     +    |      0|  0|   15|           5|           5|
    |add_ln66_fu_261_p2        |     +    |      0|  0|   17|          13|           1|
    |add_ln67_2_fu_747_p2      |     +    |      0|  0|   14|           1|          10|
    |add_ln700_2_fu_629_p2     |     +    |      0|  0|   13|           4|           4|
    |add_ln700_48_fu_619_p2    |     +    |      0|  0|   10|           2|           2|
    |add_ln700_fu_613_p2       |     +    |      0|  0|   10|           2|           2|
    |add_ln76_10_fu_409_p2     |     +    |      0|  0|   14|          10|          10|
    |add_ln76_12_fu_456_p2     |     +    |      0|  0|   14|          10|          10|
    |add_ln76_13_fu_492_p2     |     +    |      0|  0|   14|          10|          10|
    |add_ln76_14_fu_523_p2     |     +    |      0|  0|   14|          10|          10|
    |add_ln76_15_fu_533_p2     |     +    |      0|  0|   14|          10|          10|
    |add_ln76_16_fu_543_p2     |     +    |      0|  0|   14|          10|          10|
    |add_ln76_17_fu_552_p2     |     +    |      0|  0|   15|           7|           7|
    |add_ln76_4_fu_462_p2      |     +    |      0|  0|   15|           2|           5|
    |add_ln76_fu_514_p2        |     +    |      0|  0|   15|           5|           5|
    |add_ln81_fu_415_p2        |     +    |      0|  0|   14|          10|          10|
    |c_fu_504_p2               |     +    |      0|  0|   10|           2|           1|
    |n_fu_267_p2               |     +    |      0|  0|   15|           1|           5|
    |x_fu_353_p2               |     +    |      0|  0|   15|           1|           5|
    |y_fu_426_p2               |     +    |      0|  0|   15|           1|           5|
    |sub_ln76_fu_307_p2        |     -    |      0|  0|   15|           7|           7|
    |sub_ln895_3_fu_675_p2     |     -    |      0|  0|   15|           8|           8|
    |sub_ln895_4_fu_705_p2     |     -    |      0|  0|   15|           7|           8|
    |sub_ln895_fu_663_p2       |     -    |      0|  0|   15|           8|           8|
    |and_ln76_fu_347_p2        |    and   |      0|  0|    2|           1|           1|
    |and_ln895_fu_731_p2       |    and   |      0|  0|  128|         128|         128|
    |icmp_ln66_fu_255_p2       |   icmp   |      0|  0|   13|          13|          14|
    |icmp_ln67_fu_273_p2       |   icmp   |      0|  0|   13|          10|           9|
    |icmp_ln68_fu_341_p2       |   icmp   |      0|  0|   11|           5|           6|
    |icmp_ln70_fu_498_p2       |   icmp   |      0|  0|    8|           2|           2|
    |icmp_ln895_257_fu_653_p2  |   icmp   |      0|  0|   11|           7|           7|
    |icmp_ln895_fu_741_p2      |   icmp   |      0|  0|   11|           8|           8|
    |lshr_ln895_2_fu_725_p2    |   lshr   |      0|  0|  423|           2|         128|
    |lshr_ln895_fu_719_p2      |   lshr   |      0|  0|  423|         128|         128|
    |or_ln76_fu_329_p2         |    or    |      0|  0|    7|           7|           3|
    |or_ln81_fu_359_p2         |    or    |      0|  0|    2|           1|           1|
    |select_ln67_fu_753_p3     |  select  |      0|  0|   10|           1|           1|
    |select_ln76_2_fu_287_p3   |  select  |      0|  0|    5|           1|           5|
    |select_ln76_fu_279_p3     |  select  |      0|  0|    5|           1|           1|
    |select_ln81_2_fu_373_p3   |  select  |      0|  0|    5|           1|           5|
    |select_ln81_fu_365_p3     |  select  |      0|  0|    5|           1|           1|
    |select_ln895_3_fu_689_p3  |  select  |      0|  0|  127|           1|         127|
    |select_ln895_4_fu_697_p3  |  select  |      0|  0|    8|           1|           8|
    |select_ln895_fu_681_p3    |  select  |      0|  0|    8|           1|           8|
    |ap_enable_pp0             |    xor   |      0|  0|    2|           1|           2|
    |xor_ln76_100_fu_598_p2    |    xor   |      0|  0|    2|           1|           2|
    |xor_ln76_101_fu_335_p2    |    xor   |      0|  0|    2|           1|           2|
    |xor_ln76_96_fu_574_p2     |    xor   |      0|  0|    2|           1|           1|
    |xor_ln76_97_fu_586_p2     |    xor   |      0|  0|    2|           1|           1|
    |xor_ln76_98_fu_603_p2     |    xor   |      0|  0|    2|           1|           1|
    |xor_ln76_99_fu_580_p2     |    xor   |      0|  0|    2|           1|           2|
    |xor_ln76_fu_568_p2        |    xor   |      0|  0|    2|           1|           2|
    |xor_ln895_fu_669_p2       |    xor   |      0|  0|    8|           8|           7|
    +--------------------------+----------+-------+---+-----+------------+------------+
    |Total                     |          |      0|  0| 1586|         482|         769|
    +--------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_248_p4  |   9|          2|    2|          4|
    |c_0_reg_244                   |   9|          2|    2|          4|
    |indvar_flatten16_reg_176      |   9|          2|   13|         26|
    |indvar_flatten_reg_198        |   9|          2|   10|         20|
    |input_r_address0              |  15|          3|    9|         27|
    |n_0_reg_187                   |   9|          2|    5|         10|
    |p_014_0_reg_232               |   9|          2|    4|          8|
    |x_0_reg_210                   |   9|          2|    5|         10|
    |y_0_reg_221                   |   9|          2|    5|         10|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 134|         28|   57|        128|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln66_reg_773          |  13|   0|   13|          0|
    |add_ln76_10_reg_816       |   9|   0|   10|          1|
    |add_ln76_12_reg_831       |   9|   0|   10|          1|
    |add_ln76_13_reg_836       |   9|   0|   10|          1|
    |add_ln76_16_reg_860       |  10|   0|   10|          0|
    |ap_CS_fsm                 |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |c_0_reg_244               |   2|   0|    2|          0|
    |c_reg_845                 |   2|   0|    2|          0|
    |icmp_ln67_reg_778         |   1|   0|    1|          0|
    |icmp_ln70_reg_841         |   1|   0|    1|          0|
    |icmp_ln895_reg_905        |   1|   0|    1|          0|
    |indvar_flatten16_reg_176  |  13|   0|   13|          0|
    |indvar_flatten_reg_198    |  10|   0|   10|          0|
    |n_0_reg_187               |   5|   0|    5|          0|
    |or_ln76_reg_804           |   4|   0|    7|          3|
    |output_addr_reg_821       |   8|   0|    8|          0|
    |p_014_0_reg_232           |   4|   0|    4|          0|
    |p_cast7_mid2_v_reg_798    |   4|   0|    7|          3|
    |select_ln67_reg_910       |  10|   0|   10|          0|
    |select_ln76_2_reg_783     |   5|   0|    5|          0|
    |select_ln81_2_reg_810     |   5|   0|    5|          0|
    |sub_ln76_reg_788          |   7|   0|    7|          0|
    |w_conv1_2_load_reg_895    |   1|   0|    1|          0|
    |x_0_reg_210               |   5|   0|    5|          0|
    |xor_ln76_96_reg_885       |   1|   0|    1|          0|
    |xor_ln76_97_reg_890       |   1|   0|    1|          0|
    |y_0_reg_221               |   5|   0|    5|          0|
    |y_reg_826                 |   5|   0|    5|          0|
    |zext_ln76_60_reg_793      |   5|   0|    6|          1|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 163|   0|  173|         10|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | conv<1, 16, 18> | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | conv<1, 16, 18> | return value |
|ap_start           |  in |    1| ap_ctrl_hs | conv<1, 16, 18> | return value |
|ap_done            | out |    1| ap_ctrl_hs | conv<1, 16, 18> | return value |
|ap_idle            | out |    1| ap_ctrl_hs | conv<1, 16, 18> | return value |
|ap_ready           | out |    1| ap_ctrl_hs | conv<1, 16, 18> | return value |
|input_r_address0   | out |    9|  ap_memory |     input_r     |     array    |
|input_r_ce0        | out |    1|  ap_memory |     input_r     |     array    |
|input_r_q0         |  in |    1|  ap_memory |     input_r     |     array    |
|input_r_address1   | out |    9|  ap_memory |     input_r     |     array    |
|input_r_ce1        | out |    1|  ap_memory |     input_r     |     array    |
|input_r_q1         |  in |    1|  ap_memory |     input_r     |     array    |
|output_r_address0  | out |    8|  ap_memory |     output_r    |     array    |
|output_r_ce0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_we0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_d0        | out |   16|  ap_memory |     output_r    |     array    |
|output_r_q0        |  in |   16|  ap_memory |     output_r    |     array    |
+-------------------+-----+-----+------------+-----------------+--------------+

