-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
-- Date        : Fri Jun 25 01:07:01 2021
-- Host        : avanpc running 64-bit Ubuntu 18.04.5 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.gen/sources_1/bd/design_1/ip/design_1_dfx_axi_shutdown_man_0_0/design_1_dfx_axi_shutdown_man_0_0_sim_netlist.vhdl
-- Design      : design_1_dfx_axi_shutdown_man_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu7ev-ffvc1156-2-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    enb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    full : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\ : label is "soft_lutpair178";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  enb <= \^enb\;
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => E(0),
      I1 => going_full1,
      I2 => \^leaving_empty0\,
      I3 => \^enb\,
      I4 => full,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_0\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    enb : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_0\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_0\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair180";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => enb,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_11\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    enb : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_11\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_11\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_11\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair156";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => enb,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_14\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    enb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    full : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_14\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_14\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_14\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\ : label is "soft_lutpair141";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  enb <= \^enb\;
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => E(0),
      I1 => going_full1,
      I2 => \^leaving_empty0\,
      I3 => \^enb\,
      I4 => full,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_17\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    enb : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_17\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_17\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_17\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair143";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => enb,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_2\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    enb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    full : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_2\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_2\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\ : label is "soft_lutpair164";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  enb <= \^enb\;
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => E(0),
      I1 => going_full1,
      I2 => \^leaving_empty0\,
      I3 => \^enb\,
      I4 => full,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_20\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    enb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_20\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_20\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_20\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\ : label is "soft_lutpair131";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  enb <= \^enb\;
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => E(0),
      I1 => going_full1,
      I2 => \^leaving_empty0\,
      I3 => \^enb\,
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_23\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    enb : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_23\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_23\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_23\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair133";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => enb,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_26\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    enb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    full : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_26\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_26\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_26\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\ : label is "soft_lutpair119";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  enb <= \^enb\;
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => E(0),
      I1 => going_full1,
      I2 => \^leaving_empty0\,
      I3 => \^enb\,
      I4 => full,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_29\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    enb : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_29\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_29\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_29\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair121";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => enb,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_32\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    enb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    full : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_32\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_32\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_32\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\ : label is "soft_lutpair106";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  enb <= \^enb\;
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => E(0),
      I1 => going_full1,
      I2 => \^leaving_empty0\,
      I3 => \^enb\,
      I4 => full,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_35\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    enb : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_35\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_35\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_35\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair108";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => enb,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_38\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    enb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    full : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_38\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_38\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_38\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\ : label is "soft_lutpair25";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  enb <= \^enb\;
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => E(0),
      I1 => going_full1,
      I2 => \^leaving_empty0\,
      I3 => \^enb\,
      I4 => full,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_41\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    enb : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_41\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_41\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_41\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair27";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => enb,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_44\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    enb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_44\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_44\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_44\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\ : label is "soft_lutpair15";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  enb <= \^enb\;
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => E(0),
      I1 => going_full1,
      I2 => \^leaving_empty0\,
      I3 => \^enb\,
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_47\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    enb : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_47\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_47\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_47\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair17";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => enb,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_5\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    enb : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_5\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_5\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_5\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair166";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => enb,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_50\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    enb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    full : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_50\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_50\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_50\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\ : label is "soft_lutpair2";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  enb <= \^enb\;
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => E(0),
      I1 => going_full1,
      I2 => \^leaving_empty0\,
      I3 => \^enb\,
      I4 => full,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_53\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    enb : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_53\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_53\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_53\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair4";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => enb,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_8\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    enb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    full : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_8\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_8\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_8\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\ : label is "soft_lutpair154";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  enb <= \^enb\;
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => E(0),
      I1 => going_full1,
      I2 => \^leaving_empty0\,
      I3 => \^enb\,
      I4 => full,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair179";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_1\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_1\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair182";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_12\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_12\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_12\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_12\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair158";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_15\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_15\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_15\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_15\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair142";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_18\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_18\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_18\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_18\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair145";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_21\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_21\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_21\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_21\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair132";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_24\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_24\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_24\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_24\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair135";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_27\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_27\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_27\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_27\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair120";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_3\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_3\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_3\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_3\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair165";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_30\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_30\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_30\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_30\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair123";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_33\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_33\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_33\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_33\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair107";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_36\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_36\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_36\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_36\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair110";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_39\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_39\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_39\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_39\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair26";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_42\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_42\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_42\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_42\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair29";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_45\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_45\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_45\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_45\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair16";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_48\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_48\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_48\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_48\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair19";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_51\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_51\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_51\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_51\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair3";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_54\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_54\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_54\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_54\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair6";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_6\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_6\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_6\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_6\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair168";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_9\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_9\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_9\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_9\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair155";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit is
  port (
    rst_d1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit : entity is "xpm_fifo_reg_bit";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_10 is
  port (
    rst_d1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_10 : entity is "xpm_fifo_reg_bit";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_10;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_10 is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_16 is
  port (
    rst_d1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_16 : entity is "xpm_fifo_reg_bit";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_16;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_16 is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_22 is
  port (
    rst_d1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_22 : entity is "xpm_fifo_reg_bit";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_22;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_22 is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_28 is
  port (
    rst_d1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_28 : entity is "xpm_fifo_reg_bit";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_28;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_28 is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_34 is
  port (
    rst_d1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_34 : entity is "xpm_fifo_reg_bit";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_34;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_34 is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_4 is
  port (
    rst_d1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_4 : entity is "xpm_fifo_reg_bit";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_4;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_4 is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_40 is
  port (
    rst_d1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_40 : entity is "xpm_fifo_reg_bit";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_40;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_40 is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_46 is
  port (
    rst_d1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_46 : entity is "xpm_fifo_reg_bit";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_46;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_46 is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_52 is
  port (
    rst_d1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_52 : entity is "xpm_fifo_reg_bit";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_52;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_52 is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    full : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst : entity is "xpm_fifo_rst";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => full,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_13 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    full : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_13 : entity is "xpm_fifo_rst";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_13;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_13 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => full,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_19 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    wr_en : in STD_LOGIC;
    full : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_19 : entity is "xpm_fifo_rst";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_19;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_19 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of wr_rst_busy_INST_0 : label is "soft_lutpair146";
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => full,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_25 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    \count_value_i_reg[3]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_25 : entity is "xpm_fifo_rst";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_25;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_25 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[3]\,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_31 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    wr_en : in STD_LOGIC;
    full : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_31 : entity is "xpm_fifo_rst";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_31;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_31 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of wr_rst_busy_INST_0 : label is "soft_lutpair124";
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => full,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_37 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    full : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_37 : entity is "xpm_fifo_rst";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_37;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_37 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => full,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_43 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    wr_en : in STD_LOGIC;
    full : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_43 : entity is "xpm_fifo_rst";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_43;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_43 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of wr_rst_busy_INST_0 : label is "soft_lutpair30";
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => full,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_49 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    \count_value_i_reg[3]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_49 : entity is "xpm_fifo_rst";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_49;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_49 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[3]\,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_55 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    wr_en : in STD_LOGIC;
    full : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_55 : entity is "xpm_fifo_rst";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_55;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_55 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of wr_rst_busy_INST_0 : label is "soft_lutpair7";
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => full,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_7 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    wr_en : in STD_LOGIC;
    full : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_7 : entity is "xpm_fifo_rst";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_7;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_7 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of wr_rst_busy_INST_0 : label is "soft_lutpair169";
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => full,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 67 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 67 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 67 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 67 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 68;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 68;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 1088;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 68;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 68;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 68;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 68;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 68;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 68;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 68;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 68;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 68;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 68;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 68;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 68;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 68;
end design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base is
  signal \<const0>\ : STD_LOGIC;
  signal \^doutb\ : STD_LOGIC_VECTOR ( 67 downto 1 );
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 67 downto 1 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 67 downto 1 );
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_n_1\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[13]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[14]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[15]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[16]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[17]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[18]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[19]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[20]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[21]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[22]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[23]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[24]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[25]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[26]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[27]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[28]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[29]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[30]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[31]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[32]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[33]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[34]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[35]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[36]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[37]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[38]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[39]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[40]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[41]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[42]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[43]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[44]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[45]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[46]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[47]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[48]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[49]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[50]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[51]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[52]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[53]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[54]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[55]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[56]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[57]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[58]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[59]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[60]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[61]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[62]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[63]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[64]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[65]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[66]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[67]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 1088;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 1088;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 14;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 27;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 1088;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 28;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 41;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 1088;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 42;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 55;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is 1088;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is 56;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is 67;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  doutb(67 downto 1) <= \^doutb\(67 downto 1);
  doutb(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => \gen_rd_b.doutb_reg\(10),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => \gen_rd_b.doutb_reg\(11),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(12),
      Q => \gen_rd_b.doutb_reg\(12),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(13),
      Q => \gen_rd_b.doutb_reg\(13),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(14),
      Q => \gen_rd_b.doutb_reg\(14),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(15),
      Q => \gen_rd_b.doutb_reg\(15),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(16),
      Q => \gen_rd_b.doutb_reg\(16),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(17),
      Q => \gen_rd_b.doutb_reg\(17),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(18),
      Q => \gen_rd_b.doutb_reg\(18),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(19),
      Q => \gen_rd_b.doutb_reg\(19),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(20),
      Q => \gen_rd_b.doutb_reg\(20),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(21),
      Q => \gen_rd_b.doutb_reg\(21),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(22),
      Q => \gen_rd_b.doutb_reg\(22),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(23),
      Q => \gen_rd_b.doutb_reg\(23),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(24),
      Q => \gen_rd_b.doutb_reg\(24),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(25),
      Q => \gen_rd_b.doutb_reg\(25),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(26),
      Q => \gen_rd_b.doutb_reg\(26),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(27),
      Q => \gen_rd_b.doutb_reg\(27),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(28),
      Q => \gen_rd_b.doutb_reg\(28),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(29),
      Q => \gen_rd_b.doutb_reg\(29),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(30),
      Q => \gen_rd_b.doutb_reg\(30),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(31),
      Q => \gen_rd_b.doutb_reg\(31),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(32),
      Q => \gen_rd_b.doutb_reg\(32),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(33),
      Q => \gen_rd_b.doutb_reg\(33),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(34),
      Q => \gen_rd_b.doutb_reg\(34),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(35),
      Q => \gen_rd_b.doutb_reg\(35),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(36),
      Q => \gen_rd_b.doutb_reg\(36),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(37),
      Q => \gen_rd_b.doutb_reg\(37),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(38),
      Q => \gen_rd_b.doutb_reg\(38),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(39),
      Q => \gen_rd_b.doutb_reg\(39),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(40),
      Q => \gen_rd_b.doutb_reg\(40),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(41),
      Q => \gen_rd_b.doutb_reg\(41),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(42),
      Q => \gen_rd_b.doutb_reg\(42),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(43),
      Q => \gen_rd_b.doutb_reg\(43),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(44),
      Q => \gen_rd_b.doutb_reg\(44),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(45),
      Q => \gen_rd_b.doutb_reg\(45),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(46),
      Q => \gen_rd_b.doutb_reg\(46),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(47),
      Q => \gen_rd_b.doutb_reg\(47),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(48),
      Q => \gen_rd_b.doutb_reg\(48),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(49),
      Q => \gen_rd_b.doutb_reg\(49),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg\(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(50),
      Q => \gen_rd_b.doutb_reg\(50),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(51),
      Q => \gen_rd_b.doutb_reg\(51),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(52),
      Q => \gen_rd_b.doutb_reg\(52),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(53),
      Q => \gen_rd_b.doutb_reg\(53),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(54),
      Q => \gen_rd_b.doutb_reg\(54),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(55),
      Q => \gen_rd_b.doutb_reg\(55),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(56),
      Q => \gen_rd_b.doutb_reg\(56),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(57),
      Q => \gen_rd_b.doutb_reg\(57),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(58),
      Q => \gen_rd_b.doutb_reg\(58),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(59),
      Q => \gen_rd_b.doutb_reg\(59),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg\(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(60),
      Q => \gen_rd_b.doutb_reg\(60),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(61),
      Q => \gen_rd_b.doutb_reg\(61),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(62),
      Q => \gen_rd_b.doutb_reg\(62),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(63),
      Q => \gen_rd_b.doutb_reg\(63),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(64),
      Q => \gen_rd_b.doutb_reg\(64),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(65),
      Q => \gen_rd_b.doutb_reg\(65),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(66),
      Q => \gen_rd_b.doutb_reg\(66),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(67),
      Q => \gen_rd_b.doutb_reg\(67),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg\(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg\(7),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => \gen_rd_b.doutb_reg\(8),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => \gen_rd_b.doutb_reg\(9),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(10),
      Q => \^doutb\(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(11),
      Q => \^doutb\(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(12),
      Q => \^doutb\(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(13),
      Q => \^doutb\(13),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(14),
      Q => \^doutb\(14),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(15),
      Q => \^doutb\(15),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(16),
      Q => \^doutb\(16),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(17),
      Q => \^doutb\(17),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(18),
      Q => \^doutb\(18),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(19),
      Q => \^doutb\(19),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => \^doutb\(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(20),
      Q => \^doutb\(20),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(21),
      Q => \^doutb\(21),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(22),
      Q => \^doutb\(22),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(23),
      Q => \^doutb\(23),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(24),
      Q => \^doutb\(24),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(25),
      Q => \^doutb\(25),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(26),
      Q => \^doutb\(26),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(27),
      Q => \^doutb\(27),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(28),
      Q => \^doutb\(28),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(29),
      Q => \^doutb\(29),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => \^doutb\(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(30),
      Q => \^doutb\(30),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(31),
      Q => \^doutb\(31),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(32),
      Q => \^doutb\(32),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(33),
      Q => \^doutb\(33),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(34),
      Q => \^doutb\(34),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(35),
      Q => \^doutb\(35),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(36),
      Q => \^doutb\(36),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(37),
      Q => \^doutb\(37),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(38),
      Q => \^doutb\(38),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(39),
      Q => \^doutb\(39),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => \^doutb\(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(40),
      Q => \^doutb\(40),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(41),
      Q => \^doutb\(41),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(42),
      Q => \^doutb\(42),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(43),
      Q => \^doutb\(43),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(44),
      Q => \^doutb\(44),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(45),
      Q => \^doutb\(45),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(46),
      Q => \^doutb\(46),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(47),
      Q => \^doutb\(47),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(48),
      Q => \^doutb\(48),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(49),
      Q => \^doutb\(49),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(4),
      Q => \^doutb\(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(50),
      Q => \^doutb\(50),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(51),
      Q => \^doutb\(51),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(52),
      Q => \^doutb\(52),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(53),
      Q => \^doutb\(53),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(54),
      Q => \^doutb\(54),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(55),
      Q => \^doutb\(55),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(56),
      Q => \^doutb\(56),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(57),
      Q => \^doutb\(57),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(58),
      Q => \^doutb\(58),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(59),
      Q => \^doutb\(59),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(5),
      Q => \^doutb\(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(60),
      Q => \^doutb\(60),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(61),
      Q => \^doutb\(61),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(62),
      Q => \^doutb\(62),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(63),
      Q => \^doutb\(63),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(64),
      Q => \^doutb\(64),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(65),
      Q => \^doutb\(65),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(66),
      Q => \^doutb\(66),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(67),
      Q => \^doutb\(67),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(6),
      Q => \^doutb\(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(7),
      Q => \^doutb\(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(8),
      Q => \^doutb\(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(9),
      Q => \^doutb\(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => dina(9 downto 8),
      DIF(1 downto 0) => dina(11 downto 10),
      DIG(1 downto 0) => dina(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1) => \gen_rd_b.doutb_reg0\(1),
      DOA(0) => \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_n_1\,
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(9 downto 8),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(11 downto 10),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(13 downto 12),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(15 downto 14),
      DIB(1 downto 0) => dina(17 downto 16),
      DIC(1 downto 0) => dina(19 downto 18),
      DID(1 downto 0) => dina(21 downto 20),
      DIE(1 downto 0) => dina(23 downto 22),
      DIF(1 downto 0) => dina(25 downto 24),
      DIG(1 downto 0) => dina(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(15 downto 14),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(17 downto 16),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(19 downto 18),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(21 downto 20),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(23 downto 22),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(25 downto 24),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(27 downto 26),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(29 downto 28),
      DIB(1 downto 0) => dina(31 downto 30),
      DIC(1 downto 0) => dina(33 downto 32),
      DID(1 downto 0) => dina(35 downto 34),
      DIE(1 downto 0) => dina(37 downto 36),
      DIF(1 downto 0) => dina(39 downto 38),
      DIG(1 downto 0) => dina(41 downto 40),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(29 downto 28),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(31 downto 30),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(33 downto 32),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(35 downto 34),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(37 downto 36),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(39 downto 38),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(41 downto 40),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(43 downto 42),
      DIB(1 downto 0) => dina(45 downto 44),
      DIC(1 downto 0) => dina(47 downto 46),
      DID(1 downto 0) => dina(49 downto 48),
      DIE(1 downto 0) => dina(51 downto 50),
      DIF(1 downto 0) => dina(53 downto 52),
      DIG(1 downto 0) => dina(55 downto 54),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(43 downto 42),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(45 downto 44),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(47 downto 46),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(49 downto 48),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(51 downto 50),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(53 downto 52),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(55 downto 54),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(57 downto 56),
      DIB(1 downto 0) => dina(59 downto 58),
      DIC(1 downto 0) => dina(61 downto 60),
      DID(1 downto 0) => dina(63 downto 62),
      DIE(1 downto 0) => dina(65 downto 64),
      DIF(1 downto 0) => dina(67 downto 66),
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(57 downto 56),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(59 downto 58),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(61 downto 60),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(63 downto 62),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(65 downto 64),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(67 downto 66),
      DOG(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 67 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 67 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 67 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 67 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 68;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 68;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 1088;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 68;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 68;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 68;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 68;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 68;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 68;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 68;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 68;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 68;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 68;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 68;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 68;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 68;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 67 downto 0 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 67 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[13]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[14]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[15]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[16]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[17]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[18]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[19]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[20]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[21]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[22]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[23]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[24]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[25]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[26]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[27]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[28]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[29]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[30]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[31]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[32]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[33]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[34]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[35]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[36]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[37]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[38]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[39]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[40]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[41]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[42]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[43]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[44]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[45]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[46]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[47]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[48]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[49]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[50]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[51]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[52]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[53]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[54]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[55]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[56]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[57]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[58]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[59]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[60]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[61]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[62]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[63]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[64]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[65]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[66]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[67]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 1088;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 1088;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 14;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 27;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 1088;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 28;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 41;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 1088;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 42;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 55;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is 1088;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is 56;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is 67;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => \gen_rd_b.doutb_reg\(0),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => \gen_rd_b.doutb_reg\(10),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => \gen_rd_b.doutb_reg\(11),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(12),
      Q => \gen_rd_b.doutb_reg\(12),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(13),
      Q => \gen_rd_b.doutb_reg\(13),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(14),
      Q => \gen_rd_b.doutb_reg\(14),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(15),
      Q => \gen_rd_b.doutb_reg\(15),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(16),
      Q => \gen_rd_b.doutb_reg\(16),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(17),
      Q => \gen_rd_b.doutb_reg\(17),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(18),
      Q => \gen_rd_b.doutb_reg\(18),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(19),
      Q => \gen_rd_b.doutb_reg\(19),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(20),
      Q => \gen_rd_b.doutb_reg\(20),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(21),
      Q => \gen_rd_b.doutb_reg\(21),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(22),
      Q => \gen_rd_b.doutb_reg\(22),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(23),
      Q => \gen_rd_b.doutb_reg\(23),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(24),
      Q => \gen_rd_b.doutb_reg\(24),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(25),
      Q => \gen_rd_b.doutb_reg\(25),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(26),
      Q => \gen_rd_b.doutb_reg\(26),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(27),
      Q => \gen_rd_b.doutb_reg\(27),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(28),
      Q => \gen_rd_b.doutb_reg\(28),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(29),
      Q => \gen_rd_b.doutb_reg\(29),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(30),
      Q => \gen_rd_b.doutb_reg\(30),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(31),
      Q => \gen_rd_b.doutb_reg\(31),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(32),
      Q => \gen_rd_b.doutb_reg\(32),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(33),
      Q => \gen_rd_b.doutb_reg\(33),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(34),
      Q => \gen_rd_b.doutb_reg\(34),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(35),
      Q => \gen_rd_b.doutb_reg\(35),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(36),
      Q => \gen_rd_b.doutb_reg\(36),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(37),
      Q => \gen_rd_b.doutb_reg\(37),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(38),
      Q => \gen_rd_b.doutb_reg\(38),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(39),
      Q => \gen_rd_b.doutb_reg\(39),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(40),
      Q => \gen_rd_b.doutb_reg\(40),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(41),
      Q => \gen_rd_b.doutb_reg\(41),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(42),
      Q => \gen_rd_b.doutb_reg\(42),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(43),
      Q => \gen_rd_b.doutb_reg\(43),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(44),
      Q => \gen_rd_b.doutb_reg\(44),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(45),
      Q => \gen_rd_b.doutb_reg\(45),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(46),
      Q => \gen_rd_b.doutb_reg\(46),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(47),
      Q => \gen_rd_b.doutb_reg\(47),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(48),
      Q => \gen_rd_b.doutb_reg\(48),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(49),
      Q => \gen_rd_b.doutb_reg\(49),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg\(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(50),
      Q => \gen_rd_b.doutb_reg\(50),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(51),
      Q => \gen_rd_b.doutb_reg\(51),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(52),
      Q => \gen_rd_b.doutb_reg\(52),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(53),
      Q => \gen_rd_b.doutb_reg\(53),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(54),
      Q => \gen_rd_b.doutb_reg\(54),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(55),
      Q => \gen_rd_b.doutb_reg\(55),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(56),
      Q => \gen_rd_b.doutb_reg\(56),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(57),
      Q => \gen_rd_b.doutb_reg\(57),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(58),
      Q => \gen_rd_b.doutb_reg\(58),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(59),
      Q => \gen_rd_b.doutb_reg\(59),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg\(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(60),
      Q => \gen_rd_b.doutb_reg\(60),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(61),
      Q => \gen_rd_b.doutb_reg\(61),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(62),
      Q => \gen_rd_b.doutb_reg\(62),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(63),
      Q => \gen_rd_b.doutb_reg\(63),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(64),
      Q => \gen_rd_b.doutb_reg\(64),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(65),
      Q => \gen_rd_b.doutb_reg\(65),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(66),
      Q => \gen_rd_b.doutb_reg\(66),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(67),
      Q => \gen_rd_b.doutb_reg\(67),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg\(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg\(7),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => \gen_rd_b.doutb_reg\(8),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => \gen_rd_b.doutb_reg\(9),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(0),
      Q => doutb(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(10),
      Q => doutb(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(11),
      Q => doutb(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(12),
      Q => doutb(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(13),
      Q => doutb(13),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(14),
      Q => doutb(14),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(15),
      Q => doutb(15),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(16),
      Q => doutb(16),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(17),
      Q => doutb(17),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(18),
      Q => doutb(18),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(19),
      Q => doutb(19),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => doutb(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(20),
      Q => doutb(20),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(21),
      Q => doutb(21),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(22),
      Q => doutb(22),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(23),
      Q => doutb(23),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(24),
      Q => doutb(24),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(25),
      Q => doutb(25),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(26),
      Q => doutb(26),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(27),
      Q => doutb(27),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(28),
      Q => doutb(28),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(29),
      Q => doutb(29),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => doutb(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(30),
      Q => doutb(30),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(31),
      Q => doutb(31),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(32),
      Q => doutb(32),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(33),
      Q => doutb(33),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(34),
      Q => doutb(34),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(35),
      Q => doutb(35),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(36),
      Q => doutb(36),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(37),
      Q => doutb(37),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(38),
      Q => doutb(38),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(39),
      Q => doutb(39),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => doutb(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(40),
      Q => doutb(40),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(41),
      Q => doutb(41),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(42),
      Q => doutb(42),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(43),
      Q => doutb(43),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(44),
      Q => doutb(44),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(45),
      Q => doutb(45),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(46),
      Q => doutb(46),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(47),
      Q => doutb(47),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(48),
      Q => doutb(48),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(49),
      Q => doutb(49),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(4),
      Q => doutb(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(50),
      Q => doutb(50),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(51),
      Q => doutb(51),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(52),
      Q => doutb(52),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(53),
      Q => doutb(53),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(54),
      Q => doutb(54),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(55),
      Q => doutb(55),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(56),
      Q => doutb(56),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(57),
      Q => doutb(57),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(58),
      Q => doutb(58),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(59),
      Q => doutb(59),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(5),
      Q => doutb(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(60),
      Q => doutb(60),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(61),
      Q => doutb(61),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(62),
      Q => doutb(62),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(63),
      Q => doutb(63),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(64),
      Q => doutb(64),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(65),
      Q => doutb(65),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(66),
      Q => doutb(66),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(67),
      Q => doutb(67),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(6),
      Q => doutb(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(7),
      Q => doutb(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(8),
      Q => doutb(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(9),
      Q => doutb(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => dina(9 downto 8),
      DIF(1 downto 0) => dina(11 downto 10),
      DIG(1 downto 0) => dina(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(9 downto 8),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(11 downto 10),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(13 downto 12),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(15 downto 14),
      DIB(1 downto 0) => dina(17 downto 16),
      DIC(1 downto 0) => dina(19 downto 18),
      DID(1 downto 0) => dina(21 downto 20),
      DIE(1 downto 0) => dina(23 downto 22),
      DIF(1 downto 0) => dina(25 downto 24),
      DIG(1 downto 0) => dina(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(15 downto 14),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(17 downto 16),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(19 downto 18),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(21 downto 20),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(23 downto 22),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(25 downto 24),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(27 downto 26),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(29 downto 28),
      DIB(1 downto 0) => dina(31 downto 30),
      DIC(1 downto 0) => dina(33 downto 32),
      DID(1 downto 0) => dina(35 downto 34),
      DIE(1 downto 0) => dina(37 downto 36),
      DIF(1 downto 0) => dina(39 downto 38),
      DIG(1 downto 0) => dina(41 downto 40),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(29 downto 28),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(31 downto 30),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(33 downto 32),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(35 downto 34),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(37 downto 36),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(39 downto 38),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(41 downto 40),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(43 downto 42),
      DIB(1 downto 0) => dina(45 downto 44),
      DIC(1 downto 0) => dina(47 downto 46),
      DID(1 downto 0) => dina(49 downto 48),
      DIE(1 downto 0) => dina(51 downto 50),
      DIF(1 downto 0) => dina(53 downto 52),
      DIG(1 downto 0) => dina(55 downto 54),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(43 downto 42),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(45 downto 44),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(47 downto 46),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(49 downto 48),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(51 downto 50),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(53 downto 52),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(55 downto 54),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(57 downto 56),
      DIB(1 downto 0) => dina(59 downto 58),
      DIC(1 downto 0) => dina(61 downto 60),
      DID(1 downto 0) => dina(63 downto 62),
      DIE(1 downto 0) => dina(65 downto 64),
      DIF(1 downto 0) => dina(67 downto 66),
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(57 downto 56),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(59 downto 58),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(61 downto 60),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(63 downto 62),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(65 downto 64),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(67 downto 66),
      DOG(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 67 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 67 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 67 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 67 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 68;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 68;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 1088;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 68;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 68;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 68;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 68;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 68;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 68;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 68;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 68;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 68;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 68;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 68;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 68;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 68;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^doutb\ : STD_LOGIC_VECTOR ( 67 downto 1 );
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 67 downto 1 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 67 downto 1 );
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_n_1\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[13]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[14]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[15]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[16]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[17]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[18]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[19]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[20]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[21]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[22]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[23]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[24]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[25]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[26]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[27]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[28]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[29]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[30]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[31]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[32]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[33]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[34]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[35]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[36]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[37]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[38]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[39]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[40]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[41]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[42]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[43]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[44]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[45]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[46]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[47]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[48]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[49]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[50]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[51]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[52]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[53]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[54]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[55]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[56]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[57]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[58]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[59]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[60]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[61]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[62]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[63]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[64]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[65]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[66]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[67]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 1088;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 1088;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 14;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 27;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 1088;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 28;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 41;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 1088;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 42;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 55;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is 1088;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is 56;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is 67;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  doutb(67 downto 1) <= \^doutb\(67 downto 1);
  doutb(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => \gen_rd_b.doutb_reg\(10),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => \gen_rd_b.doutb_reg\(11),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(12),
      Q => \gen_rd_b.doutb_reg\(12),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(13),
      Q => \gen_rd_b.doutb_reg\(13),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(14),
      Q => \gen_rd_b.doutb_reg\(14),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(15),
      Q => \gen_rd_b.doutb_reg\(15),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(16),
      Q => \gen_rd_b.doutb_reg\(16),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(17),
      Q => \gen_rd_b.doutb_reg\(17),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(18),
      Q => \gen_rd_b.doutb_reg\(18),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(19),
      Q => \gen_rd_b.doutb_reg\(19),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(20),
      Q => \gen_rd_b.doutb_reg\(20),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(21),
      Q => \gen_rd_b.doutb_reg\(21),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(22),
      Q => \gen_rd_b.doutb_reg\(22),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(23),
      Q => \gen_rd_b.doutb_reg\(23),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(24),
      Q => \gen_rd_b.doutb_reg\(24),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(25),
      Q => \gen_rd_b.doutb_reg\(25),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(26),
      Q => \gen_rd_b.doutb_reg\(26),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(27),
      Q => \gen_rd_b.doutb_reg\(27),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(28),
      Q => \gen_rd_b.doutb_reg\(28),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(29),
      Q => \gen_rd_b.doutb_reg\(29),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(30),
      Q => \gen_rd_b.doutb_reg\(30),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(31),
      Q => \gen_rd_b.doutb_reg\(31),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(32),
      Q => \gen_rd_b.doutb_reg\(32),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(33),
      Q => \gen_rd_b.doutb_reg\(33),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(34),
      Q => \gen_rd_b.doutb_reg\(34),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(35),
      Q => \gen_rd_b.doutb_reg\(35),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(36),
      Q => \gen_rd_b.doutb_reg\(36),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(37),
      Q => \gen_rd_b.doutb_reg\(37),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(38),
      Q => \gen_rd_b.doutb_reg\(38),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(39),
      Q => \gen_rd_b.doutb_reg\(39),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(40),
      Q => \gen_rd_b.doutb_reg\(40),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(41),
      Q => \gen_rd_b.doutb_reg\(41),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(42),
      Q => \gen_rd_b.doutb_reg\(42),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(43),
      Q => \gen_rd_b.doutb_reg\(43),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(44),
      Q => \gen_rd_b.doutb_reg\(44),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(45),
      Q => \gen_rd_b.doutb_reg\(45),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(46),
      Q => \gen_rd_b.doutb_reg\(46),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(47),
      Q => \gen_rd_b.doutb_reg\(47),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(48),
      Q => \gen_rd_b.doutb_reg\(48),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(49),
      Q => \gen_rd_b.doutb_reg\(49),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg\(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(50),
      Q => \gen_rd_b.doutb_reg\(50),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(51),
      Q => \gen_rd_b.doutb_reg\(51),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(52),
      Q => \gen_rd_b.doutb_reg\(52),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(53),
      Q => \gen_rd_b.doutb_reg\(53),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(54),
      Q => \gen_rd_b.doutb_reg\(54),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(55),
      Q => \gen_rd_b.doutb_reg\(55),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(56),
      Q => \gen_rd_b.doutb_reg\(56),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(57),
      Q => \gen_rd_b.doutb_reg\(57),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(58),
      Q => \gen_rd_b.doutb_reg\(58),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(59),
      Q => \gen_rd_b.doutb_reg\(59),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg\(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(60),
      Q => \gen_rd_b.doutb_reg\(60),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(61),
      Q => \gen_rd_b.doutb_reg\(61),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(62),
      Q => \gen_rd_b.doutb_reg\(62),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(63),
      Q => \gen_rd_b.doutb_reg\(63),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(64),
      Q => \gen_rd_b.doutb_reg\(64),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(65),
      Q => \gen_rd_b.doutb_reg\(65),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(66),
      Q => \gen_rd_b.doutb_reg\(66),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(67),
      Q => \gen_rd_b.doutb_reg\(67),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg\(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg\(7),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => \gen_rd_b.doutb_reg\(8),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => \gen_rd_b.doutb_reg\(9),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(10),
      Q => \^doutb\(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(11),
      Q => \^doutb\(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(12),
      Q => \^doutb\(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(13),
      Q => \^doutb\(13),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(14),
      Q => \^doutb\(14),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(15),
      Q => \^doutb\(15),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(16),
      Q => \^doutb\(16),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(17),
      Q => \^doutb\(17),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(18),
      Q => \^doutb\(18),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(19),
      Q => \^doutb\(19),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => \^doutb\(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(20),
      Q => \^doutb\(20),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(21),
      Q => \^doutb\(21),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(22),
      Q => \^doutb\(22),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(23),
      Q => \^doutb\(23),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(24),
      Q => \^doutb\(24),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(25),
      Q => \^doutb\(25),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(26),
      Q => \^doutb\(26),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(27),
      Q => \^doutb\(27),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(28),
      Q => \^doutb\(28),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(29),
      Q => \^doutb\(29),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => \^doutb\(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(30),
      Q => \^doutb\(30),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(31),
      Q => \^doutb\(31),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(32),
      Q => \^doutb\(32),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(33),
      Q => \^doutb\(33),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(34),
      Q => \^doutb\(34),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(35),
      Q => \^doutb\(35),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(36),
      Q => \^doutb\(36),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(37),
      Q => \^doutb\(37),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(38),
      Q => \^doutb\(38),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(39),
      Q => \^doutb\(39),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => \^doutb\(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(40),
      Q => \^doutb\(40),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(41),
      Q => \^doutb\(41),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(42),
      Q => \^doutb\(42),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(43),
      Q => \^doutb\(43),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(44),
      Q => \^doutb\(44),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(45),
      Q => \^doutb\(45),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(46),
      Q => \^doutb\(46),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(47),
      Q => \^doutb\(47),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(48),
      Q => \^doutb\(48),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(49),
      Q => \^doutb\(49),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(4),
      Q => \^doutb\(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(50),
      Q => \^doutb\(50),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(51),
      Q => \^doutb\(51),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(52),
      Q => \^doutb\(52),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(53),
      Q => \^doutb\(53),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(54),
      Q => \^doutb\(54),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(55),
      Q => \^doutb\(55),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(56),
      Q => \^doutb\(56),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(57),
      Q => \^doutb\(57),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(58),
      Q => \^doutb\(58),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(59),
      Q => \^doutb\(59),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(5),
      Q => \^doutb\(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(60),
      Q => \^doutb\(60),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(61),
      Q => \^doutb\(61),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(62),
      Q => \^doutb\(62),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(63),
      Q => \^doutb\(63),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(64),
      Q => \^doutb\(64),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(65),
      Q => \^doutb\(65),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(66),
      Q => \^doutb\(66),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(67),
      Q => \^doutb\(67),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(6),
      Q => \^doutb\(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(7),
      Q => \^doutb\(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(8),
      Q => \^doutb\(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(9),
      Q => \^doutb\(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => dina(9 downto 8),
      DIF(1 downto 0) => dina(11 downto 10),
      DIG(1 downto 0) => dina(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1) => \gen_rd_b.doutb_reg0\(1),
      DOA(0) => \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_n_1\,
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(9 downto 8),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(11 downto 10),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(13 downto 12),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(15 downto 14),
      DIB(1 downto 0) => dina(17 downto 16),
      DIC(1 downto 0) => dina(19 downto 18),
      DID(1 downto 0) => dina(21 downto 20),
      DIE(1 downto 0) => dina(23 downto 22),
      DIF(1 downto 0) => dina(25 downto 24),
      DIG(1 downto 0) => dina(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(15 downto 14),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(17 downto 16),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(19 downto 18),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(21 downto 20),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(23 downto 22),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(25 downto 24),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(27 downto 26),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(29 downto 28),
      DIB(1 downto 0) => dina(31 downto 30),
      DIC(1 downto 0) => dina(33 downto 32),
      DID(1 downto 0) => dina(35 downto 34),
      DIE(1 downto 0) => dina(37 downto 36),
      DIF(1 downto 0) => dina(39 downto 38),
      DIG(1 downto 0) => dina(41 downto 40),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(29 downto 28),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(31 downto 30),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(33 downto 32),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(35 downto 34),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(37 downto 36),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(39 downto 38),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(41 downto 40),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(43 downto 42),
      DIB(1 downto 0) => dina(45 downto 44),
      DIC(1 downto 0) => dina(47 downto 46),
      DID(1 downto 0) => dina(49 downto 48),
      DIE(1 downto 0) => dina(51 downto 50),
      DIF(1 downto 0) => dina(53 downto 52),
      DIG(1 downto 0) => dina(55 downto 54),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(43 downto 42),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(45 downto 44),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(47 downto 46),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(49 downto 48),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(51 downto 50),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(53 downto 52),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(55 downto 54),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(57 downto 56),
      DIB(1 downto 0) => dina(59 downto 58),
      DIC(1 downto 0) => dina(61 downto 60),
      DID(1 downto 0) => dina(63 downto 62),
      DIE(1 downto 0) => dina(65 downto 64),
      DIF(1 downto 0) => dina(67 downto 66),
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(57 downto 56),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(59 downto 58),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(61 downto 60),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(63 downto 62),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(65 downto 64),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(67 downto 66),
      DOG(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 67 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 67 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 67 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 67 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 68;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 68;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 1088;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 68;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 68;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 68;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 68;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 68;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 68;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 68;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 68;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 68;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 68;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 68;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 68;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 68;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 67 downto 0 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 67 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[13]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[14]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[15]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[16]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[17]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[18]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[19]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[20]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[21]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[22]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[23]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[24]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[25]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[26]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[27]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[28]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[29]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[30]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[31]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[32]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[33]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[34]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[35]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[36]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[37]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[38]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[39]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[40]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[41]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[42]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[43]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[44]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[45]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[46]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[47]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[48]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[49]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[50]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[51]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[52]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[53]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[54]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[55]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[56]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[57]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[58]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[59]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[60]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[61]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[62]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[63]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[64]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[65]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[66]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[67]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 1088;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 1088;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 14;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 27;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 1088;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 28;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 41;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 1088;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 42;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 55;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is 1088;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is 56;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\ : label is 67;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => \gen_rd_b.doutb_reg\(0),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => \gen_rd_b.doutb_reg\(10),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => \gen_rd_b.doutb_reg\(11),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(12),
      Q => \gen_rd_b.doutb_reg\(12),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(13),
      Q => \gen_rd_b.doutb_reg\(13),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(14),
      Q => \gen_rd_b.doutb_reg\(14),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(15),
      Q => \gen_rd_b.doutb_reg\(15),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(16),
      Q => \gen_rd_b.doutb_reg\(16),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(17),
      Q => \gen_rd_b.doutb_reg\(17),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(18),
      Q => \gen_rd_b.doutb_reg\(18),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(19),
      Q => \gen_rd_b.doutb_reg\(19),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(20),
      Q => \gen_rd_b.doutb_reg\(20),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(21),
      Q => \gen_rd_b.doutb_reg\(21),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(22),
      Q => \gen_rd_b.doutb_reg\(22),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(23),
      Q => \gen_rd_b.doutb_reg\(23),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(24),
      Q => \gen_rd_b.doutb_reg\(24),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(25),
      Q => \gen_rd_b.doutb_reg\(25),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(26),
      Q => \gen_rd_b.doutb_reg\(26),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(27),
      Q => \gen_rd_b.doutb_reg\(27),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(28),
      Q => \gen_rd_b.doutb_reg\(28),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(29),
      Q => \gen_rd_b.doutb_reg\(29),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(30),
      Q => \gen_rd_b.doutb_reg\(30),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(31),
      Q => \gen_rd_b.doutb_reg\(31),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(32),
      Q => \gen_rd_b.doutb_reg\(32),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(33),
      Q => \gen_rd_b.doutb_reg\(33),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(34),
      Q => \gen_rd_b.doutb_reg\(34),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(35),
      Q => \gen_rd_b.doutb_reg\(35),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(36),
      Q => \gen_rd_b.doutb_reg\(36),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(37),
      Q => \gen_rd_b.doutb_reg\(37),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(38),
      Q => \gen_rd_b.doutb_reg\(38),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(39),
      Q => \gen_rd_b.doutb_reg\(39),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(40),
      Q => \gen_rd_b.doutb_reg\(40),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(41),
      Q => \gen_rd_b.doutb_reg\(41),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(42),
      Q => \gen_rd_b.doutb_reg\(42),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(43),
      Q => \gen_rd_b.doutb_reg\(43),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(44),
      Q => \gen_rd_b.doutb_reg\(44),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(45),
      Q => \gen_rd_b.doutb_reg\(45),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(46),
      Q => \gen_rd_b.doutb_reg\(46),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(47),
      Q => \gen_rd_b.doutb_reg\(47),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(48),
      Q => \gen_rd_b.doutb_reg\(48),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(49),
      Q => \gen_rd_b.doutb_reg\(49),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg\(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(50),
      Q => \gen_rd_b.doutb_reg\(50),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(51),
      Q => \gen_rd_b.doutb_reg\(51),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(52),
      Q => \gen_rd_b.doutb_reg\(52),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(53),
      Q => \gen_rd_b.doutb_reg\(53),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(54),
      Q => \gen_rd_b.doutb_reg\(54),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(55),
      Q => \gen_rd_b.doutb_reg\(55),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(56),
      Q => \gen_rd_b.doutb_reg\(56),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(57),
      Q => \gen_rd_b.doutb_reg\(57),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(58),
      Q => \gen_rd_b.doutb_reg\(58),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(59),
      Q => \gen_rd_b.doutb_reg\(59),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg\(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(60),
      Q => \gen_rd_b.doutb_reg\(60),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(61),
      Q => \gen_rd_b.doutb_reg\(61),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(62),
      Q => \gen_rd_b.doutb_reg\(62),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(63),
      Q => \gen_rd_b.doutb_reg\(63),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(64),
      Q => \gen_rd_b.doutb_reg\(64),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(65),
      Q => \gen_rd_b.doutb_reg\(65),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(66),
      Q => \gen_rd_b.doutb_reg\(66),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(67),
      Q => \gen_rd_b.doutb_reg\(67),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg\(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg\(7),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => \gen_rd_b.doutb_reg\(8),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => \gen_rd_b.doutb_reg\(9),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(0),
      Q => doutb(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(10),
      Q => doutb(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(11),
      Q => doutb(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(12),
      Q => doutb(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(13),
      Q => doutb(13),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(14),
      Q => doutb(14),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(15),
      Q => doutb(15),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(16),
      Q => doutb(16),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(17),
      Q => doutb(17),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(18),
      Q => doutb(18),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(19),
      Q => doutb(19),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => doutb(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(20),
      Q => doutb(20),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(21),
      Q => doutb(21),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(22),
      Q => doutb(22),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(23),
      Q => doutb(23),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(24),
      Q => doutb(24),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(25),
      Q => doutb(25),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(26),
      Q => doutb(26),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(27),
      Q => doutb(27),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(28),
      Q => doutb(28),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(29),
      Q => doutb(29),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => doutb(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(30),
      Q => doutb(30),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(31),
      Q => doutb(31),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(32),
      Q => doutb(32),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(33),
      Q => doutb(33),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(34),
      Q => doutb(34),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(35),
      Q => doutb(35),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(36),
      Q => doutb(36),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(37),
      Q => doutb(37),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(38),
      Q => doutb(38),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(39),
      Q => doutb(39),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => doutb(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(40),
      Q => doutb(40),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(41),
      Q => doutb(41),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(42),
      Q => doutb(42),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(43),
      Q => doutb(43),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(44),
      Q => doutb(44),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(45),
      Q => doutb(45),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(46),
      Q => doutb(46),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(47),
      Q => doutb(47),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(48),
      Q => doutb(48),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(49),
      Q => doutb(49),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(4),
      Q => doutb(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(50),
      Q => doutb(50),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(51),
      Q => doutb(51),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(52),
      Q => doutb(52),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(53),
      Q => doutb(53),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(54),
      Q => doutb(54),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(55),
      Q => doutb(55),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(56),
      Q => doutb(56),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(57),
      Q => doutb(57),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(58),
      Q => doutb(58),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(59),
      Q => doutb(59),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(5),
      Q => doutb(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(60),
      Q => doutb(60),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(61),
      Q => doutb(61),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(62),
      Q => doutb(62),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(63),
      Q => doutb(63),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(64),
      Q => doutb(64),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(65),
      Q => doutb(65),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(66),
      Q => doutb(66),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(67),
      Q => doutb(67),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(6),
      Q => doutb(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(7),
      Q => doutb(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(8),
      Q => doutb(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(9),
      Q => doutb(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => dina(9 downto 8),
      DIF(1 downto 0) => dina(11 downto 10),
      DIG(1 downto 0) => dina(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(9 downto 8),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(11 downto 10),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(13 downto 12),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(15 downto 14),
      DIB(1 downto 0) => dina(17 downto 16),
      DIC(1 downto 0) => dina(19 downto 18),
      DID(1 downto 0) => dina(21 downto 20),
      DIE(1 downto 0) => dina(23 downto 22),
      DIF(1 downto 0) => dina(25 downto 24),
      DIG(1 downto 0) => dina(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(15 downto 14),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(17 downto 16),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(19 downto 18),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(21 downto 20),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(23 downto 22),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(25 downto 24),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(27 downto 26),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(29 downto 28),
      DIB(1 downto 0) => dina(31 downto 30),
      DIC(1 downto 0) => dina(33 downto 32),
      DID(1 downto 0) => dina(35 downto 34),
      DIE(1 downto 0) => dina(37 downto 36),
      DIF(1 downto 0) => dina(39 downto 38),
      DIG(1 downto 0) => dina(41 downto 40),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(29 downto 28),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(31 downto 30),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(33 downto 32),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(35 downto 34),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(37 downto 36),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(39 downto 38),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(41 downto 40),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(43 downto 42),
      DIB(1 downto 0) => dina(45 downto 44),
      DIC(1 downto 0) => dina(47 downto 46),
      DID(1 downto 0) => dina(49 downto 48),
      DIE(1 downto 0) => dina(51 downto 50),
      DIF(1 downto 0) => dina(53 downto 52),
      DIG(1 downto 0) => dina(55 downto 54),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(43 downto 42),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(45 downto 44),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(47 downto 46),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(49 downto 48),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(51 downto 50),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(53 downto 52),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(55 downto 54),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(57 downto 56),
      DIB(1 downto 0) => dina(59 downto 58),
      DIC(1 downto 0) => dina(61 downto 60),
      DID(1 downto 0) => dina(63 downto 62),
      DIE(1 downto 0) => dina(65 downto 64),
      DIF(1 downto 0) => dina(67 downto 66),
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(57 downto 56),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(59 downto 58),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(61 downto 60),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(63 downto 62),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(65 downto 64),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(67 downto 66),
      DOG(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_67_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 145 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 145 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 145 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 145 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 146;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 146;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 2336;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 146;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 146;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 146;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 146;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 146;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 146;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 146;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 146;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 146;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 146;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 146;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 148;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 148;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^doutb\ : STD_LOGIC_VECTOR ( 144 downto 0 );
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 144 downto 0 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 144 downto 0 );
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_n_4\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOF_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[100]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[101]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[102]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[103]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[104]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[105]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[106]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[107]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[108]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[109]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[110]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[111]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[112]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[113]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[114]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[115]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[116]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[117]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[118]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[119]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[120]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[121]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[122]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[123]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[124]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[125]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[126]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[127]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[128]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[129]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[130]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[131]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[132]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[133]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[134]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[135]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[136]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[137]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[138]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[139]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[13]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[140]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[141]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[142]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[143]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[144]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[14]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[15]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[16]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[17]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[18]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[19]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[20]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[21]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[22]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[23]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[24]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[25]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[26]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[27]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[28]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[29]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[30]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[31]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[32]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[33]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[34]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[35]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[36]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[37]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[38]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[39]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[40]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[41]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[42]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[43]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[44]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[45]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[46]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[47]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[48]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[49]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[50]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[51]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[52]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[53]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[54]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[55]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[56]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[57]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[58]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[59]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[60]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[61]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[62]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[63]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[64]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[65]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[66]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[67]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[68]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[69]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[70]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[71]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[72]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[73]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[74]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[75]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[76]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[77]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[78]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[79]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[80]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[81]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[82]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[83]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[84]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[85]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[86]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[87]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[88]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[89]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[90]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[91]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[92]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[93]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[94]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[95]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[96]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[97]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[98]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[99]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 2336;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 112;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 125;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is 126;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is 139;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is 140;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is 145;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 14;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 27;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 28;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 41;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 42;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 55;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 56;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 69;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 70;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 83;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 84;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 97;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 98;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 111;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(145) <= \<const0>\;
  douta(144) <= \<const0>\;
  douta(143) <= \<const0>\;
  douta(142) <= \<const0>\;
  douta(141) <= \<const0>\;
  douta(140) <= \<const0>\;
  douta(139) <= \<const0>\;
  douta(138) <= \<const0>\;
  douta(137) <= \<const0>\;
  douta(136) <= \<const0>\;
  douta(135) <= \<const0>\;
  douta(134) <= \<const0>\;
  douta(133) <= \<const0>\;
  douta(132) <= \<const0>\;
  douta(131) <= \<const0>\;
  douta(130) <= \<const0>\;
  douta(129) <= \<const0>\;
  douta(128) <= \<const0>\;
  douta(127) <= \<const0>\;
  douta(126) <= \<const0>\;
  douta(125) <= \<const0>\;
  douta(124) <= \<const0>\;
  douta(123) <= \<const0>\;
  douta(122) <= \<const0>\;
  douta(121) <= \<const0>\;
  douta(120) <= \<const0>\;
  douta(119) <= \<const0>\;
  douta(118) <= \<const0>\;
  douta(117) <= \<const0>\;
  douta(116) <= \<const0>\;
  douta(115) <= \<const0>\;
  douta(114) <= \<const0>\;
  douta(113) <= \<const0>\;
  douta(112) <= \<const0>\;
  douta(111) <= \<const0>\;
  douta(110) <= \<const0>\;
  douta(109) <= \<const0>\;
  douta(108) <= \<const0>\;
  douta(107) <= \<const0>\;
  douta(106) <= \<const0>\;
  douta(105) <= \<const0>\;
  douta(104) <= \<const0>\;
  douta(103) <= \<const0>\;
  douta(102) <= \<const0>\;
  douta(101) <= \<const0>\;
  douta(100) <= \<const0>\;
  douta(99) <= \<const0>\;
  douta(98) <= \<const0>\;
  douta(97) <= \<const0>\;
  douta(96) <= \<const0>\;
  douta(95) <= \<const0>\;
  douta(94) <= \<const0>\;
  douta(93) <= \<const0>\;
  douta(92) <= \<const0>\;
  douta(91) <= \<const0>\;
  douta(90) <= \<const0>\;
  douta(89) <= \<const0>\;
  douta(88) <= \<const0>\;
  douta(87) <= \<const0>\;
  douta(86) <= \<const0>\;
  douta(85) <= \<const0>\;
  douta(84) <= \<const0>\;
  douta(83) <= \<const0>\;
  douta(82) <= \<const0>\;
  douta(81) <= \<const0>\;
  douta(80) <= \<const0>\;
  douta(79) <= \<const0>\;
  douta(78) <= \<const0>\;
  douta(77) <= \<const0>\;
  douta(76) <= \<const0>\;
  douta(75) <= \<const0>\;
  douta(74) <= \<const0>\;
  douta(73) <= \<const0>\;
  douta(72) <= \<const0>\;
  douta(71) <= \<const0>\;
  douta(70) <= \<const0>\;
  douta(69) <= \<const0>\;
  douta(68) <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  doutb(145) <= \<const0>\;
  doutb(144 downto 0) <= \^doutb\(144 downto 0);
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => \gen_rd_b.doutb_reg\(0),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(100),
      Q => \gen_rd_b.doutb_reg\(100),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(101),
      Q => \gen_rd_b.doutb_reg\(101),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(102),
      Q => \gen_rd_b.doutb_reg\(102),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(103),
      Q => \gen_rd_b.doutb_reg\(103),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(104),
      Q => \gen_rd_b.doutb_reg\(104),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(105),
      Q => \gen_rd_b.doutb_reg\(105),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(106),
      Q => \gen_rd_b.doutb_reg\(106),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(107),
      Q => \gen_rd_b.doutb_reg\(107),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(108),
      Q => \gen_rd_b.doutb_reg\(108),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(109),
      Q => \gen_rd_b.doutb_reg\(109),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => \gen_rd_b.doutb_reg\(10),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(110),
      Q => \gen_rd_b.doutb_reg\(110),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(111),
      Q => \gen_rd_b.doutb_reg\(111),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(112),
      Q => \gen_rd_b.doutb_reg\(112),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(113),
      Q => \gen_rd_b.doutb_reg\(113),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(114),
      Q => \gen_rd_b.doutb_reg\(114),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(115),
      Q => \gen_rd_b.doutb_reg\(115),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(116),
      Q => \gen_rd_b.doutb_reg\(116),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(117),
      Q => \gen_rd_b.doutb_reg\(117),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(118),
      Q => \gen_rd_b.doutb_reg\(118),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(119),
      Q => \gen_rd_b.doutb_reg\(119),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => \gen_rd_b.doutb_reg\(11),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(120),
      Q => \gen_rd_b.doutb_reg\(120),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(121),
      Q => \gen_rd_b.doutb_reg\(121),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(122),
      Q => \gen_rd_b.doutb_reg\(122),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(123),
      Q => \gen_rd_b.doutb_reg\(123),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(124),
      Q => \gen_rd_b.doutb_reg\(124),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(125),
      Q => \gen_rd_b.doutb_reg\(125),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(126),
      Q => \gen_rd_b.doutb_reg\(126),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(127),
      Q => \gen_rd_b.doutb_reg\(127),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(128),
      Q => \gen_rd_b.doutb_reg\(128),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(129),
      Q => \gen_rd_b.doutb_reg\(129),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(12),
      Q => \gen_rd_b.doutb_reg\(12),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(130),
      Q => \gen_rd_b.doutb_reg\(130),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(131),
      Q => \gen_rd_b.doutb_reg\(131),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(132),
      Q => \gen_rd_b.doutb_reg\(132),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(133),
      Q => \gen_rd_b.doutb_reg\(133),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(134),
      Q => \gen_rd_b.doutb_reg\(134),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(135),
      Q => \gen_rd_b.doutb_reg\(135),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[136]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(136),
      Q => \gen_rd_b.doutb_reg\(136),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(137),
      Q => \gen_rd_b.doutb_reg\(137),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[138]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(138),
      Q => \gen_rd_b.doutb_reg\(138),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[139]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(139),
      Q => \gen_rd_b.doutb_reg\(139),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(13),
      Q => \gen_rd_b.doutb_reg\(13),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[140]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(140),
      Q => \gen_rd_b.doutb_reg\(140),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[141]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(141),
      Q => \gen_rd_b.doutb_reg\(141),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[142]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(142),
      Q => \gen_rd_b.doutb_reg\(142),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[143]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(143),
      Q => \gen_rd_b.doutb_reg\(143),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[144]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(144),
      Q => \gen_rd_b.doutb_reg\(144),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(14),
      Q => \gen_rd_b.doutb_reg\(14),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(15),
      Q => \gen_rd_b.doutb_reg\(15),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(16),
      Q => \gen_rd_b.doutb_reg\(16),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(17),
      Q => \gen_rd_b.doutb_reg\(17),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(18),
      Q => \gen_rd_b.doutb_reg\(18),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(19),
      Q => \gen_rd_b.doutb_reg\(19),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(20),
      Q => \gen_rd_b.doutb_reg\(20),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(21),
      Q => \gen_rd_b.doutb_reg\(21),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(22),
      Q => \gen_rd_b.doutb_reg\(22),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(23),
      Q => \gen_rd_b.doutb_reg\(23),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(24),
      Q => \gen_rd_b.doutb_reg\(24),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(25),
      Q => \gen_rd_b.doutb_reg\(25),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(26),
      Q => \gen_rd_b.doutb_reg\(26),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(27),
      Q => \gen_rd_b.doutb_reg\(27),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(28),
      Q => \gen_rd_b.doutb_reg\(28),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(29),
      Q => \gen_rd_b.doutb_reg\(29),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(30),
      Q => \gen_rd_b.doutb_reg\(30),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(31),
      Q => \gen_rd_b.doutb_reg\(31),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(32),
      Q => \gen_rd_b.doutb_reg\(32),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(33),
      Q => \gen_rd_b.doutb_reg\(33),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(34),
      Q => \gen_rd_b.doutb_reg\(34),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(35),
      Q => \gen_rd_b.doutb_reg\(35),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(36),
      Q => \gen_rd_b.doutb_reg\(36),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(37),
      Q => \gen_rd_b.doutb_reg\(37),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(38),
      Q => \gen_rd_b.doutb_reg\(38),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(39),
      Q => \gen_rd_b.doutb_reg\(39),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(40),
      Q => \gen_rd_b.doutb_reg\(40),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(41),
      Q => \gen_rd_b.doutb_reg\(41),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(42),
      Q => \gen_rd_b.doutb_reg\(42),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(43),
      Q => \gen_rd_b.doutb_reg\(43),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(44),
      Q => \gen_rd_b.doutb_reg\(44),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(45),
      Q => \gen_rd_b.doutb_reg\(45),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(46),
      Q => \gen_rd_b.doutb_reg\(46),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(47),
      Q => \gen_rd_b.doutb_reg\(47),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(48),
      Q => \gen_rd_b.doutb_reg\(48),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(49),
      Q => \gen_rd_b.doutb_reg\(49),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg\(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(50),
      Q => \gen_rd_b.doutb_reg\(50),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(51),
      Q => \gen_rd_b.doutb_reg\(51),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(52),
      Q => \gen_rd_b.doutb_reg\(52),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(53),
      Q => \gen_rd_b.doutb_reg\(53),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(54),
      Q => \gen_rd_b.doutb_reg\(54),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(55),
      Q => \gen_rd_b.doutb_reg\(55),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(56),
      Q => \gen_rd_b.doutb_reg\(56),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(57),
      Q => \gen_rd_b.doutb_reg\(57),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(58),
      Q => \gen_rd_b.doutb_reg\(58),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(59),
      Q => \gen_rd_b.doutb_reg\(59),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg\(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(60),
      Q => \gen_rd_b.doutb_reg\(60),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(61),
      Q => \gen_rd_b.doutb_reg\(61),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(62),
      Q => \gen_rd_b.doutb_reg\(62),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(63),
      Q => \gen_rd_b.doutb_reg\(63),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(64),
      Q => \gen_rd_b.doutb_reg\(64),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(65),
      Q => \gen_rd_b.doutb_reg\(65),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(66),
      Q => \gen_rd_b.doutb_reg\(66),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(67),
      Q => \gen_rd_b.doutb_reg\(67),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(68),
      Q => \gen_rd_b.doutb_reg\(68),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(69),
      Q => \gen_rd_b.doutb_reg\(69),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg\(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(70),
      Q => \gen_rd_b.doutb_reg\(70),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(71),
      Q => \gen_rd_b.doutb_reg\(71),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(72),
      Q => \gen_rd_b.doutb_reg\(72),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(73),
      Q => \gen_rd_b.doutb_reg\(73),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(74),
      Q => \gen_rd_b.doutb_reg\(74),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(75),
      Q => \gen_rd_b.doutb_reg\(75),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(76),
      Q => \gen_rd_b.doutb_reg\(76),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(77),
      Q => \gen_rd_b.doutb_reg\(77),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(78),
      Q => \gen_rd_b.doutb_reg\(78),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(79),
      Q => \gen_rd_b.doutb_reg\(79),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg\(7),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(80),
      Q => \gen_rd_b.doutb_reg\(80),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(81),
      Q => \gen_rd_b.doutb_reg\(81),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(82),
      Q => \gen_rd_b.doutb_reg\(82),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(83),
      Q => \gen_rd_b.doutb_reg\(83),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(84),
      Q => \gen_rd_b.doutb_reg\(84),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(85),
      Q => \gen_rd_b.doutb_reg\(85),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(86),
      Q => \gen_rd_b.doutb_reg\(86),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(87),
      Q => \gen_rd_b.doutb_reg\(87),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(88),
      Q => \gen_rd_b.doutb_reg\(88),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(89),
      Q => \gen_rd_b.doutb_reg\(89),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => \gen_rd_b.doutb_reg\(8),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(90),
      Q => \gen_rd_b.doutb_reg\(90),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(91),
      Q => \gen_rd_b.doutb_reg\(91),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(92),
      Q => \gen_rd_b.doutb_reg\(92),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(93),
      Q => \gen_rd_b.doutb_reg\(93),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(94),
      Q => \gen_rd_b.doutb_reg\(94),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(95),
      Q => \gen_rd_b.doutb_reg\(95),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(96),
      Q => \gen_rd_b.doutb_reg\(96),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(97),
      Q => \gen_rd_b.doutb_reg\(97),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(98),
      Q => \gen_rd_b.doutb_reg\(98),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(99),
      Q => \gen_rd_b.doutb_reg\(99),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => \gen_rd_b.doutb_reg\(9),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(0),
      Q => \^doutb\(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(100),
      Q => \^doutb\(100),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(101),
      Q => \^doutb\(101),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(102),
      Q => \^doutb\(102),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(103),
      Q => \^doutb\(103),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(104),
      Q => \^doutb\(104),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(105),
      Q => \^doutb\(105),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(106),
      Q => \^doutb\(106),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(107),
      Q => \^doutb\(107),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(108),
      Q => \^doutb\(108),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(109),
      Q => \^doutb\(109),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(10),
      Q => \^doutb\(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(110),
      Q => \^doutb\(110),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(111),
      Q => \^doutb\(111),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(112),
      Q => \^doutb\(112),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(113),
      Q => \^doutb\(113),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(114),
      Q => \^doutb\(114),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(115),
      Q => \^doutb\(115),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(116),
      Q => \^doutb\(116),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(117),
      Q => \^doutb\(117),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(118),
      Q => \^doutb\(118),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(119),
      Q => \^doutb\(119),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(11),
      Q => \^doutb\(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(120),
      Q => \^doutb\(120),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(121),
      Q => \^doutb\(121),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(122),
      Q => \^doutb\(122),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(123),
      Q => \^doutb\(123),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(124),
      Q => \^doutb\(124),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(125),
      Q => \^doutb\(125),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(126),
      Q => \^doutb\(126),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(127),
      Q => \^doutb\(127),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(128),
      Q => \^doutb\(128),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(129),
      Q => \^doutb\(129),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(12),
      Q => \^doutb\(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(130),
      Q => \^doutb\(130),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(131),
      Q => \^doutb\(131),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(132),
      Q => \^doutb\(132),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(133),
      Q => \^doutb\(133),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(134),
      Q => \^doutb\(134),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(135),
      Q => \^doutb\(135),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][136]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(136),
      Q => \^doutb\(136),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(137),
      Q => \^doutb\(137),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][138]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(138),
      Q => \^doutb\(138),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][139]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(139),
      Q => \^doutb\(139),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(13),
      Q => \^doutb\(13),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][140]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(140),
      Q => \^doutb\(140),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][141]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(141),
      Q => \^doutb\(141),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][142]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(142),
      Q => \^doutb\(142),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(143),
      Q => \^doutb\(143),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][144]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(144),
      Q => \^doutb\(144),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(14),
      Q => \^doutb\(14),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(15),
      Q => \^doutb\(15),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(16),
      Q => \^doutb\(16),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(17),
      Q => \^doutb\(17),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(18),
      Q => \^doutb\(18),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(19),
      Q => \^doutb\(19),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => \^doutb\(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(20),
      Q => \^doutb\(20),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(21),
      Q => \^doutb\(21),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(22),
      Q => \^doutb\(22),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(23),
      Q => \^doutb\(23),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(24),
      Q => \^doutb\(24),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(25),
      Q => \^doutb\(25),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(26),
      Q => \^doutb\(26),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(27),
      Q => \^doutb\(27),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(28),
      Q => \^doutb\(28),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(29),
      Q => \^doutb\(29),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => \^doutb\(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(30),
      Q => \^doutb\(30),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(31),
      Q => \^doutb\(31),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(32),
      Q => \^doutb\(32),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(33),
      Q => \^doutb\(33),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(34),
      Q => \^doutb\(34),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(35),
      Q => \^doutb\(35),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(36),
      Q => \^doutb\(36),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(37),
      Q => \^doutb\(37),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(38),
      Q => \^doutb\(38),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(39),
      Q => \^doutb\(39),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => \^doutb\(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(40),
      Q => \^doutb\(40),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(41),
      Q => \^doutb\(41),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(42),
      Q => \^doutb\(42),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(43),
      Q => \^doutb\(43),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(44),
      Q => \^doutb\(44),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(45),
      Q => \^doutb\(45),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(46),
      Q => \^doutb\(46),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(47),
      Q => \^doutb\(47),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(48),
      Q => \^doutb\(48),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(49),
      Q => \^doutb\(49),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(4),
      Q => \^doutb\(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(50),
      Q => \^doutb\(50),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(51),
      Q => \^doutb\(51),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(52),
      Q => \^doutb\(52),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(53),
      Q => \^doutb\(53),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(54),
      Q => \^doutb\(54),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(55),
      Q => \^doutb\(55),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(56),
      Q => \^doutb\(56),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(57),
      Q => \^doutb\(57),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(58),
      Q => \^doutb\(58),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(59),
      Q => \^doutb\(59),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(5),
      Q => \^doutb\(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(60),
      Q => \^doutb\(60),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(61),
      Q => \^doutb\(61),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(62),
      Q => \^doutb\(62),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(63),
      Q => \^doutb\(63),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(64),
      Q => \^doutb\(64),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(65),
      Q => \^doutb\(65),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(66),
      Q => \^doutb\(66),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(67),
      Q => \^doutb\(67),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(68),
      Q => \^doutb\(68),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(69),
      Q => \^doutb\(69),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(6),
      Q => \^doutb\(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(70),
      Q => \^doutb\(70),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(71),
      Q => \^doutb\(71),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(72),
      Q => \^doutb\(72),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(73),
      Q => \^doutb\(73),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(74),
      Q => \^doutb\(74),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(75),
      Q => \^doutb\(75),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(76),
      Q => \^doutb\(76),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(77),
      Q => \^doutb\(77),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(78),
      Q => \^doutb\(78),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(79),
      Q => \^doutb\(79),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(7),
      Q => \^doutb\(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(80),
      Q => \^doutb\(80),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(81),
      Q => \^doutb\(81),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(82),
      Q => \^doutb\(82),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(83),
      Q => \^doutb\(83),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(84),
      Q => \^doutb\(84),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(85),
      Q => \^doutb\(85),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(86),
      Q => \^doutb\(86),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(87),
      Q => \^doutb\(87),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(88),
      Q => \^doutb\(88),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(89),
      Q => \^doutb\(89),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(8),
      Q => \^doutb\(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(90),
      Q => \^doutb\(90),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(91),
      Q => \^doutb\(91),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(92),
      Q => \^doutb\(92),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(93),
      Q => \^doutb\(93),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(94),
      Q => \^doutb\(94),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(95),
      Q => \^doutb\(95),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(96),
      Q => \^doutb\(96),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(97),
      Q => \^doutb\(97),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(98),
      Q => \^doutb\(98),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(99),
      Q => \^doutb\(99),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(9),
      Q => \^doutb\(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => dina(9 downto 8),
      DIF(1 downto 0) => dina(11 downto 10),
      DIG(1 downto 0) => dina(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(9 downto 8),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(11 downto 10),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(13 downto 12),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(113 downto 112),
      DIB(1 downto 0) => dina(115 downto 114),
      DIC(1 downto 0) => dina(117 downto 116),
      DID(1 downto 0) => dina(119 downto 118),
      DIE(1 downto 0) => dina(121 downto 120),
      DIF(1 downto 0) => dina(123 downto 122),
      DIG(1 downto 0) => dina(125 downto 124),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(113 downto 112),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(115 downto 114),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(117 downto 116),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(119 downto 118),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(121 downto 120),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(123 downto 122),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(125 downto 124),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(127 downto 126),
      DIB(1 downto 0) => dina(129 downto 128),
      DIC(1 downto 0) => dina(131 downto 130),
      DID(1 downto 0) => dina(133 downto 132),
      DIE(1 downto 0) => dina(135 downto 134),
      DIF(1 downto 0) => dina(137 downto 136),
      DIG(1 downto 0) => dina(139 downto 138),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(127 downto 126),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(129 downto 128),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(131 downto 130),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(133 downto 132),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(135 downto 134),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(137 downto 136),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(139 downto 138),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(141 downto 140),
      DIB(1 downto 0) => dina(143 downto 142),
      DIC(1 downto 0) => dina(145 downto 144),
      DID(1 downto 0) => B"00",
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(141 downto 140),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(143 downto 142),
      DOC(1) => \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_n_4\,
      DOC(0) => \gen_rd_b.doutb_reg0\(144),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOD_UNCONNECTED\(1 downto 0),
      DOE(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOE_UNCONNECTED\(1 downto 0),
      DOF(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOF_UNCONNECTED\(1 downto 0),
      DOG(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(15 downto 14),
      DIB(1 downto 0) => dina(17 downto 16),
      DIC(1 downto 0) => dina(19 downto 18),
      DID(1 downto 0) => dina(21 downto 20),
      DIE(1 downto 0) => dina(23 downto 22),
      DIF(1 downto 0) => dina(25 downto 24),
      DIG(1 downto 0) => dina(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(15 downto 14),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(17 downto 16),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(19 downto 18),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(21 downto 20),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(23 downto 22),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(25 downto 24),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(27 downto 26),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(29 downto 28),
      DIB(1 downto 0) => dina(31 downto 30),
      DIC(1 downto 0) => dina(33 downto 32),
      DID(1 downto 0) => dina(35 downto 34),
      DIE(1 downto 0) => dina(37 downto 36),
      DIF(1 downto 0) => dina(39 downto 38),
      DIG(1 downto 0) => dina(41 downto 40),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(29 downto 28),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(31 downto 30),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(33 downto 32),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(35 downto 34),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(37 downto 36),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(39 downto 38),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(41 downto 40),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(43 downto 42),
      DIB(1 downto 0) => dina(45 downto 44),
      DIC(1 downto 0) => dina(47 downto 46),
      DID(1 downto 0) => dina(49 downto 48),
      DIE(1 downto 0) => dina(51 downto 50),
      DIF(1 downto 0) => dina(53 downto 52),
      DIG(1 downto 0) => dina(55 downto 54),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(43 downto 42),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(45 downto 44),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(47 downto 46),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(49 downto 48),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(51 downto 50),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(53 downto 52),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(55 downto 54),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(57 downto 56),
      DIB(1 downto 0) => dina(59 downto 58),
      DIC(1 downto 0) => dina(61 downto 60),
      DID(1 downto 0) => dina(63 downto 62),
      DIE(1 downto 0) => dina(65 downto 64),
      DIF(1 downto 0) => dina(67 downto 66),
      DIG(1 downto 0) => dina(69 downto 68),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(57 downto 56),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(59 downto 58),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(61 downto 60),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(63 downto 62),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(65 downto 64),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(67 downto 66),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(69 downto 68),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(71 downto 70),
      DIB(1 downto 0) => dina(73 downto 72),
      DIC(1 downto 0) => dina(75 downto 74),
      DID(1 downto 0) => dina(77 downto 76),
      DIE(1 downto 0) => dina(79 downto 78),
      DIF(1 downto 0) => dina(81 downto 80),
      DIG(1 downto 0) => dina(83 downto 82),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(71 downto 70),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(73 downto 72),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(75 downto 74),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(77 downto 76),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(79 downto 78),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(81 downto 80),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(83 downto 82),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(85 downto 84),
      DIB(1 downto 0) => dina(87 downto 86),
      DIC(1 downto 0) => dina(89 downto 88),
      DID(1 downto 0) => dina(91 downto 90),
      DIE(1 downto 0) => dina(93 downto 92),
      DIF(1 downto 0) => dina(95 downto 94),
      DIG(1 downto 0) => dina(97 downto 96),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(85 downto 84),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(87 downto 86),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(89 downto 88),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(91 downto 90),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(93 downto 92),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(95 downto 94),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(97 downto 96),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(99 downto 98),
      DIB(1 downto 0) => dina(101 downto 100),
      DIC(1 downto 0) => dina(103 downto 102),
      DID(1 downto 0) => dina(105 downto 104),
      DIE(1 downto 0) => dina(107 downto 106),
      DIF(1 downto 0) => dina(109 downto 108),
      DIG(1 downto 0) => dina(111 downto 110),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(99 downto 98),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(101 downto 100),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(103 downto 102),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(105 downto 104),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(107 downto 106),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(109 downto 108),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(111 downto 110),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 145 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 145 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 145 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 145 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 146;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 146;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 2336;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 146;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 146;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 146;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 146;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 146;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 146;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 146;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 146;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 146;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 146;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 146;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 148;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 148;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 145 downto 0 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 145 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOF_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[100]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[101]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[102]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[103]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[104]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[105]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[106]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[107]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[108]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[109]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[110]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[111]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[112]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[113]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[114]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[115]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[116]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[117]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[118]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[119]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[120]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[121]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[122]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[123]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[124]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[125]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[126]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[127]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[128]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[129]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[130]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[131]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[132]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[133]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[134]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[135]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[136]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[137]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[138]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[139]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[13]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[140]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[141]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[142]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[143]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[144]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[145]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[14]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[15]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[16]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[17]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[18]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[19]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[20]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[21]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[22]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[23]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[24]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[25]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[26]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[27]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[28]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[29]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[30]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[31]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[32]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[33]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[34]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[35]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[36]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[37]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[38]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[39]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[40]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[41]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[42]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[43]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[44]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[45]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[46]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[47]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[48]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[49]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[50]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[51]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[52]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[53]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[54]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[55]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[56]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[57]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[58]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[59]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[60]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[61]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[62]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[63]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[64]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[65]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[66]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[67]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[68]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[69]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[70]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[71]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[72]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[73]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[74]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[75]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[76]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[77]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[78]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[79]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[80]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[81]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[82]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[83]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[84]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[85]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[86]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[87]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[88]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[89]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[90]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[91]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[92]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[93]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[94]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[95]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[96]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[97]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[98]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[99]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 2336;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 112;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 125;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is 126;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is 139;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is 140;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is 145;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 14;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 27;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 28;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 41;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 42;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 55;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 56;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 69;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 70;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 83;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 84;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 97;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 98;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 111;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(145) <= \<const0>\;
  douta(144) <= \<const0>\;
  douta(143) <= \<const0>\;
  douta(142) <= \<const0>\;
  douta(141) <= \<const0>\;
  douta(140) <= \<const0>\;
  douta(139) <= \<const0>\;
  douta(138) <= \<const0>\;
  douta(137) <= \<const0>\;
  douta(136) <= \<const0>\;
  douta(135) <= \<const0>\;
  douta(134) <= \<const0>\;
  douta(133) <= \<const0>\;
  douta(132) <= \<const0>\;
  douta(131) <= \<const0>\;
  douta(130) <= \<const0>\;
  douta(129) <= \<const0>\;
  douta(128) <= \<const0>\;
  douta(127) <= \<const0>\;
  douta(126) <= \<const0>\;
  douta(125) <= \<const0>\;
  douta(124) <= \<const0>\;
  douta(123) <= \<const0>\;
  douta(122) <= \<const0>\;
  douta(121) <= \<const0>\;
  douta(120) <= \<const0>\;
  douta(119) <= \<const0>\;
  douta(118) <= \<const0>\;
  douta(117) <= \<const0>\;
  douta(116) <= \<const0>\;
  douta(115) <= \<const0>\;
  douta(114) <= \<const0>\;
  douta(113) <= \<const0>\;
  douta(112) <= \<const0>\;
  douta(111) <= \<const0>\;
  douta(110) <= \<const0>\;
  douta(109) <= \<const0>\;
  douta(108) <= \<const0>\;
  douta(107) <= \<const0>\;
  douta(106) <= \<const0>\;
  douta(105) <= \<const0>\;
  douta(104) <= \<const0>\;
  douta(103) <= \<const0>\;
  douta(102) <= \<const0>\;
  douta(101) <= \<const0>\;
  douta(100) <= \<const0>\;
  douta(99) <= \<const0>\;
  douta(98) <= \<const0>\;
  douta(97) <= \<const0>\;
  douta(96) <= \<const0>\;
  douta(95) <= \<const0>\;
  douta(94) <= \<const0>\;
  douta(93) <= \<const0>\;
  douta(92) <= \<const0>\;
  douta(91) <= \<const0>\;
  douta(90) <= \<const0>\;
  douta(89) <= \<const0>\;
  douta(88) <= \<const0>\;
  douta(87) <= \<const0>\;
  douta(86) <= \<const0>\;
  douta(85) <= \<const0>\;
  douta(84) <= \<const0>\;
  douta(83) <= \<const0>\;
  douta(82) <= \<const0>\;
  douta(81) <= \<const0>\;
  douta(80) <= \<const0>\;
  douta(79) <= \<const0>\;
  douta(78) <= \<const0>\;
  douta(77) <= \<const0>\;
  douta(76) <= \<const0>\;
  douta(75) <= \<const0>\;
  douta(74) <= \<const0>\;
  douta(73) <= \<const0>\;
  douta(72) <= \<const0>\;
  douta(71) <= \<const0>\;
  douta(70) <= \<const0>\;
  douta(69) <= \<const0>\;
  douta(68) <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => \gen_rd_b.doutb_reg\(0),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(100),
      Q => \gen_rd_b.doutb_reg\(100),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(101),
      Q => \gen_rd_b.doutb_reg\(101),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(102),
      Q => \gen_rd_b.doutb_reg\(102),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(103),
      Q => \gen_rd_b.doutb_reg\(103),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(104),
      Q => \gen_rd_b.doutb_reg\(104),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(105),
      Q => \gen_rd_b.doutb_reg\(105),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(106),
      Q => \gen_rd_b.doutb_reg\(106),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(107),
      Q => \gen_rd_b.doutb_reg\(107),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(108),
      Q => \gen_rd_b.doutb_reg\(108),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(109),
      Q => \gen_rd_b.doutb_reg\(109),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => \gen_rd_b.doutb_reg\(10),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(110),
      Q => \gen_rd_b.doutb_reg\(110),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(111),
      Q => \gen_rd_b.doutb_reg\(111),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(112),
      Q => \gen_rd_b.doutb_reg\(112),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(113),
      Q => \gen_rd_b.doutb_reg\(113),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(114),
      Q => \gen_rd_b.doutb_reg\(114),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(115),
      Q => \gen_rd_b.doutb_reg\(115),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(116),
      Q => \gen_rd_b.doutb_reg\(116),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(117),
      Q => \gen_rd_b.doutb_reg\(117),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(118),
      Q => \gen_rd_b.doutb_reg\(118),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(119),
      Q => \gen_rd_b.doutb_reg\(119),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => \gen_rd_b.doutb_reg\(11),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(120),
      Q => \gen_rd_b.doutb_reg\(120),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(121),
      Q => \gen_rd_b.doutb_reg\(121),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(122),
      Q => \gen_rd_b.doutb_reg\(122),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(123),
      Q => \gen_rd_b.doutb_reg\(123),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(124),
      Q => \gen_rd_b.doutb_reg\(124),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(125),
      Q => \gen_rd_b.doutb_reg\(125),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(126),
      Q => \gen_rd_b.doutb_reg\(126),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(127),
      Q => \gen_rd_b.doutb_reg\(127),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(128),
      Q => \gen_rd_b.doutb_reg\(128),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(129),
      Q => \gen_rd_b.doutb_reg\(129),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(12),
      Q => \gen_rd_b.doutb_reg\(12),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(130),
      Q => \gen_rd_b.doutb_reg\(130),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(131),
      Q => \gen_rd_b.doutb_reg\(131),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(132),
      Q => \gen_rd_b.doutb_reg\(132),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(133),
      Q => \gen_rd_b.doutb_reg\(133),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(134),
      Q => \gen_rd_b.doutb_reg\(134),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(135),
      Q => \gen_rd_b.doutb_reg\(135),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[136]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(136),
      Q => \gen_rd_b.doutb_reg\(136),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(137),
      Q => \gen_rd_b.doutb_reg\(137),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[138]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(138),
      Q => \gen_rd_b.doutb_reg\(138),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[139]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(139),
      Q => \gen_rd_b.doutb_reg\(139),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(13),
      Q => \gen_rd_b.doutb_reg\(13),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[140]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(140),
      Q => \gen_rd_b.doutb_reg\(140),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[141]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(141),
      Q => \gen_rd_b.doutb_reg\(141),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[142]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(142),
      Q => \gen_rd_b.doutb_reg\(142),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[143]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(143),
      Q => \gen_rd_b.doutb_reg\(143),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[144]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(144),
      Q => \gen_rd_b.doutb_reg\(144),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[145]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(145),
      Q => \gen_rd_b.doutb_reg\(145),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(14),
      Q => \gen_rd_b.doutb_reg\(14),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(15),
      Q => \gen_rd_b.doutb_reg\(15),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(16),
      Q => \gen_rd_b.doutb_reg\(16),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(17),
      Q => \gen_rd_b.doutb_reg\(17),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(18),
      Q => \gen_rd_b.doutb_reg\(18),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(19),
      Q => \gen_rd_b.doutb_reg\(19),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(20),
      Q => \gen_rd_b.doutb_reg\(20),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(21),
      Q => \gen_rd_b.doutb_reg\(21),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(22),
      Q => \gen_rd_b.doutb_reg\(22),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(23),
      Q => \gen_rd_b.doutb_reg\(23),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(24),
      Q => \gen_rd_b.doutb_reg\(24),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(25),
      Q => \gen_rd_b.doutb_reg\(25),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(26),
      Q => \gen_rd_b.doutb_reg\(26),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(27),
      Q => \gen_rd_b.doutb_reg\(27),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(28),
      Q => \gen_rd_b.doutb_reg\(28),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(29),
      Q => \gen_rd_b.doutb_reg\(29),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(30),
      Q => \gen_rd_b.doutb_reg\(30),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(31),
      Q => \gen_rd_b.doutb_reg\(31),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(32),
      Q => \gen_rd_b.doutb_reg\(32),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(33),
      Q => \gen_rd_b.doutb_reg\(33),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(34),
      Q => \gen_rd_b.doutb_reg\(34),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(35),
      Q => \gen_rd_b.doutb_reg\(35),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(36),
      Q => \gen_rd_b.doutb_reg\(36),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(37),
      Q => \gen_rd_b.doutb_reg\(37),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(38),
      Q => \gen_rd_b.doutb_reg\(38),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(39),
      Q => \gen_rd_b.doutb_reg\(39),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(40),
      Q => \gen_rd_b.doutb_reg\(40),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(41),
      Q => \gen_rd_b.doutb_reg\(41),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(42),
      Q => \gen_rd_b.doutb_reg\(42),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(43),
      Q => \gen_rd_b.doutb_reg\(43),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(44),
      Q => \gen_rd_b.doutb_reg\(44),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(45),
      Q => \gen_rd_b.doutb_reg\(45),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(46),
      Q => \gen_rd_b.doutb_reg\(46),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(47),
      Q => \gen_rd_b.doutb_reg\(47),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(48),
      Q => \gen_rd_b.doutb_reg\(48),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(49),
      Q => \gen_rd_b.doutb_reg\(49),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg\(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(50),
      Q => \gen_rd_b.doutb_reg\(50),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(51),
      Q => \gen_rd_b.doutb_reg\(51),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(52),
      Q => \gen_rd_b.doutb_reg\(52),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(53),
      Q => \gen_rd_b.doutb_reg\(53),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(54),
      Q => \gen_rd_b.doutb_reg\(54),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(55),
      Q => \gen_rd_b.doutb_reg\(55),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(56),
      Q => \gen_rd_b.doutb_reg\(56),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(57),
      Q => \gen_rd_b.doutb_reg\(57),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(58),
      Q => \gen_rd_b.doutb_reg\(58),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(59),
      Q => \gen_rd_b.doutb_reg\(59),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg\(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(60),
      Q => \gen_rd_b.doutb_reg\(60),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(61),
      Q => \gen_rd_b.doutb_reg\(61),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(62),
      Q => \gen_rd_b.doutb_reg\(62),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(63),
      Q => \gen_rd_b.doutb_reg\(63),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(64),
      Q => \gen_rd_b.doutb_reg\(64),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(65),
      Q => \gen_rd_b.doutb_reg\(65),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(66),
      Q => \gen_rd_b.doutb_reg\(66),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(67),
      Q => \gen_rd_b.doutb_reg\(67),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(68),
      Q => \gen_rd_b.doutb_reg\(68),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(69),
      Q => \gen_rd_b.doutb_reg\(69),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg\(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(70),
      Q => \gen_rd_b.doutb_reg\(70),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(71),
      Q => \gen_rd_b.doutb_reg\(71),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(72),
      Q => \gen_rd_b.doutb_reg\(72),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(73),
      Q => \gen_rd_b.doutb_reg\(73),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(74),
      Q => \gen_rd_b.doutb_reg\(74),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(75),
      Q => \gen_rd_b.doutb_reg\(75),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(76),
      Q => \gen_rd_b.doutb_reg\(76),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(77),
      Q => \gen_rd_b.doutb_reg\(77),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(78),
      Q => \gen_rd_b.doutb_reg\(78),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(79),
      Q => \gen_rd_b.doutb_reg\(79),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg\(7),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(80),
      Q => \gen_rd_b.doutb_reg\(80),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(81),
      Q => \gen_rd_b.doutb_reg\(81),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(82),
      Q => \gen_rd_b.doutb_reg\(82),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(83),
      Q => \gen_rd_b.doutb_reg\(83),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(84),
      Q => \gen_rd_b.doutb_reg\(84),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(85),
      Q => \gen_rd_b.doutb_reg\(85),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(86),
      Q => \gen_rd_b.doutb_reg\(86),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(87),
      Q => \gen_rd_b.doutb_reg\(87),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(88),
      Q => \gen_rd_b.doutb_reg\(88),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(89),
      Q => \gen_rd_b.doutb_reg\(89),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => \gen_rd_b.doutb_reg\(8),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(90),
      Q => \gen_rd_b.doutb_reg\(90),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(91),
      Q => \gen_rd_b.doutb_reg\(91),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(92),
      Q => \gen_rd_b.doutb_reg\(92),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(93),
      Q => \gen_rd_b.doutb_reg\(93),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(94),
      Q => \gen_rd_b.doutb_reg\(94),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(95),
      Q => \gen_rd_b.doutb_reg\(95),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(96),
      Q => \gen_rd_b.doutb_reg\(96),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(97),
      Q => \gen_rd_b.doutb_reg\(97),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(98),
      Q => \gen_rd_b.doutb_reg\(98),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(99),
      Q => \gen_rd_b.doutb_reg\(99),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => \gen_rd_b.doutb_reg\(9),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(0),
      Q => doutb(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(100),
      Q => doutb(100),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(101),
      Q => doutb(101),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(102),
      Q => doutb(102),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(103),
      Q => doutb(103),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(104),
      Q => doutb(104),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(105),
      Q => doutb(105),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(106),
      Q => doutb(106),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(107),
      Q => doutb(107),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(108),
      Q => doutb(108),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(109),
      Q => doutb(109),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(10),
      Q => doutb(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(110),
      Q => doutb(110),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(111),
      Q => doutb(111),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(112),
      Q => doutb(112),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(113),
      Q => doutb(113),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(114),
      Q => doutb(114),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(115),
      Q => doutb(115),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(116),
      Q => doutb(116),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(117),
      Q => doutb(117),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(118),
      Q => doutb(118),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(119),
      Q => doutb(119),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(11),
      Q => doutb(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(120),
      Q => doutb(120),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(121),
      Q => doutb(121),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(122),
      Q => doutb(122),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(123),
      Q => doutb(123),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(124),
      Q => doutb(124),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(125),
      Q => doutb(125),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(126),
      Q => doutb(126),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(127),
      Q => doutb(127),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(128),
      Q => doutb(128),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(129),
      Q => doutb(129),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(12),
      Q => doutb(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(130),
      Q => doutb(130),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(131),
      Q => doutb(131),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(132),
      Q => doutb(132),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(133),
      Q => doutb(133),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(134),
      Q => doutb(134),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(135),
      Q => doutb(135),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][136]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(136),
      Q => doutb(136),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(137),
      Q => doutb(137),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][138]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(138),
      Q => doutb(138),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][139]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(139),
      Q => doutb(139),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(13),
      Q => doutb(13),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][140]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(140),
      Q => doutb(140),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][141]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(141),
      Q => doutb(141),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][142]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(142),
      Q => doutb(142),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(143),
      Q => doutb(143),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][144]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(144),
      Q => doutb(144),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][145]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(145),
      Q => doutb(145),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(14),
      Q => doutb(14),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(15),
      Q => doutb(15),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(16),
      Q => doutb(16),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(17),
      Q => doutb(17),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(18),
      Q => doutb(18),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(19),
      Q => doutb(19),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => doutb(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(20),
      Q => doutb(20),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(21),
      Q => doutb(21),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(22),
      Q => doutb(22),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(23),
      Q => doutb(23),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(24),
      Q => doutb(24),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(25),
      Q => doutb(25),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(26),
      Q => doutb(26),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(27),
      Q => doutb(27),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(28),
      Q => doutb(28),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(29),
      Q => doutb(29),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => doutb(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(30),
      Q => doutb(30),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(31),
      Q => doutb(31),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(32),
      Q => doutb(32),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(33),
      Q => doutb(33),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(34),
      Q => doutb(34),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(35),
      Q => doutb(35),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(36),
      Q => doutb(36),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(37),
      Q => doutb(37),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(38),
      Q => doutb(38),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(39),
      Q => doutb(39),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => doutb(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(40),
      Q => doutb(40),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(41),
      Q => doutb(41),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(42),
      Q => doutb(42),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(43),
      Q => doutb(43),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(44),
      Q => doutb(44),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(45),
      Q => doutb(45),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(46),
      Q => doutb(46),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(47),
      Q => doutb(47),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(48),
      Q => doutb(48),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(49),
      Q => doutb(49),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(4),
      Q => doutb(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(50),
      Q => doutb(50),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(51),
      Q => doutb(51),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(52),
      Q => doutb(52),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(53),
      Q => doutb(53),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(54),
      Q => doutb(54),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(55),
      Q => doutb(55),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(56),
      Q => doutb(56),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(57),
      Q => doutb(57),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(58),
      Q => doutb(58),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(59),
      Q => doutb(59),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(5),
      Q => doutb(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(60),
      Q => doutb(60),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(61),
      Q => doutb(61),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(62),
      Q => doutb(62),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(63),
      Q => doutb(63),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(64),
      Q => doutb(64),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(65),
      Q => doutb(65),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(66),
      Q => doutb(66),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(67),
      Q => doutb(67),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(68),
      Q => doutb(68),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(69),
      Q => doutb(69),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(6),
      Q => doutb(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(70),
      Q => doutb(70),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(71),
      Q => doutb(71),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(72),
      Q => doutb(72),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(73),
      Q => doutb(73),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(74),
      Q => doutb(74),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(75),
      Q => doutb(75),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(76),
      Q => doutb(76),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(77),
      Q => doutb(77),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(78),
      Q => doutb(78),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(79),
      Q => doutb(79),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(7),
      Q => doutb(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(80),
      Q => doutb(80),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(81),
      Q => doutb(81),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(82),
      Q => doutb(82),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(83),
      Q => doutb(83),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(84),
      Q => doutb(84),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(85),
      Q => doutb(85),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(86),
      Q => doutb(86),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(87),
      Q => doutb(87),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(88),
      Q => doutb(88),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(89),
      Q => doutb(89),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(8),
      Q => doutb(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(90),
      Q => doutb(90),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(91),
      Q => doutb(91),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(92),
      Q => doutb(92),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(93),
      Q => doutb(93),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(94),
      Q => doutb(94),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(95),
      Q => doutb(95),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(96),
      Q => doutb(96),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(97),
      Q => doutb(97),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(98),
      Q => doutb(98),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(99),
      Q => doutb(99),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(9),
      Q => doutb(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => dina(9 downto 8),
      DIF(1 downto 0) => dina(11 downto 10),
      DIG(1 downto 0) => dina(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(9 downto 8),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(11 downto 10),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(13 downto 12),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(113 downto 112),
      DIB(1 downto 0) => dina(115 downto 114),
      DIC(1 downto 0) => dina(117 downto 116),
      DID(1 downto 0) => dina(119 downto 118),
      DIE(1 downto 0) => dina(121 downto 120),
      DIF(1 downto 0) => dina(123 downto 122),
      DIG(1 downto 0) => dina(125 downto 124),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(113 downto 112),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(115 downto 114),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(117 downto 116),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(119 downto 118),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(121 downto 120),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(123 downto 122),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(125 downto 124),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(127 downto 126),
      DIB(1 downto 0) => dina(129 downto 128),
      DIC(1 downto 0) => dina(131 downto 130),
      DID(1 downto 0) => dina(133 downto 132),
      DIE(1 downto 0) => dina(135 downto 134),
      DIF(1 downto 0) => dina(137 downto 136),
      DIG(1 downto 0) => dina(139 downto 138),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(127 downto 126),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(129 downto 128),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(131 downto 130),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(133 downto 132),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(135 downto 134),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(137 downto 136),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(139 downto 138),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(141 downto 140),
      DIB(1 downto 0) => dina(143 downto 142),
      DIC(1) => '0',
      DIC(0) => dina(144),
      DID(1 downto 0) => B"00",
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(141 downto 140),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(143 downto 142),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(145 downto 144),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOD_UNCONNECTED\(1 downto 0),
      DOE(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOE_UNCONNECTED\(1 downto 0),
      DOF(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOF_UNCONNECTED\(1 downto 0),
      DOG(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(15 downto 14),
      DIB(1 downto 0) => dina(17 downto 16),
      DIC(1 downto 0) => dina(19 downto 18),
      DID(1 downto 0) => dina(21 downto 20),
      DIE(1 downto 0) => dina(23 downto 22),
      DIF(1 downto 0) => dina(25 downto 24),
      DIG(1 downto 0) => dina(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(15 downto 14),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(17 downto 16),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(19 downto 18),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(21 downto 20),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(23 downto 22),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(25 downto 24),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(27 downto 26),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(29 downto 28),
      DIB(1 downto 0) => dina(31 downto 30),
      DIC(1 downto 0) => dina(33 downto 32),
      DID(1 downto 0) => dina(35 downto 34),
      DIE(1 downto 0) => dina(37 downto 36),
      DIF(1 downto 0) => dina(39 downto 38),
      DIG(1 downto 0) => dina(41 downto 40),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(29 downto 28),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(31 downto 30),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(33 downto 32),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(35 downto 34),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(37 downto 36),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(39 downto 38),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(41 downto 40),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(43 downto 42),
      DIB(1 downto 0) => dina(45 downto 44),
      DIC(1 downto 0) => dina(47 downto 46),
      DID(1 downto 0) => dina(49 downto 48),
      DIE(1 downto 0) => dina(51 downto 50),
      DIF(1 downto 0) => dina(53 downto 52),
      DIG(1 downto 0) => dina(55 downto 54),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(43 downto 42),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(45 downto 44),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(47 downto 46),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(49 downto 48),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(51 downto 50),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(53 downto 52),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(55 downto 54),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(57 downto 56),
      DIB(1 downto 0) => dina(59 downto 58),
      DIC(1 downto 0) => dina(61 downto 60),
      DID(1 downto 0) => dina(63 downto 62),
      DIE(1 downto 0) => dina(65 downto 64),
      DIF(1 downto 0) => dina(67 downto 66),
      DIG(1 downto 0) => dina(69 downto 68),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(57 downto 56),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(59 downto 58),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(61 downto 60),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(63 downto 62),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(65 downto 64),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(67 downto 66),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(69 downto 68),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(71 downto 70),
      DIB(1 downto 0) => dina(73 downto 72),
      DIC(1 downto 0) => dina(75 downto 74),
      DID(1 downto 0) => dina(77 downto 76),
      DIE(1 downto 0) => dina(79 downto 78),
      DIF(1 downto 0) => dina(81 downto 80),
      DIG(1 downto 0) => dina(83 downto 82),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(71 downto 70),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(73 downto 72),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(75 downto 74),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(77 downto 76),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(79 downto 78),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(81 downto 80),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(83 downto 82),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(85 downto 84),
      DIB(1 downto 0) => dina(87 downto 86),
      DIC(1 downto 0) => dina(89 downto 88),
      DID(1 downto 0) => dina(91 downto 90),
      DIE(1 downto 0) => dina(93 downto 92),
      DIF(1 downto 0) => dina(95 downto 94),
      DIG(1 downto 0) => dina(97 downto 96),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(85 downto 84),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(87 downto 86),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(89 downto 88),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(91 downto 90),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(93 downto 92),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(95 downto 94),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(97 downto 96),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(99 downto 98),
      DIB(1 downto 0) => dina(101 downto 100),
      DIC(1 downto 0) => dina(103 downto 102),
      DID(1 downto 0) => dina(105 downto 104),
      DIE(1 downto 0) => dina(107 downto 106),
      DIF(1 downto 0) => dina(109 downto 108),
      DIG(1 downto 0) => dina(111 downto 110),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(99 downto 98),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(101 downto 100),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(103 downto 102),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(105 downto 104),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(107 downto 106),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(109 downto 108),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(111 downto 110),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 9;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 9;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 144;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 9;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 9;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 9;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 9;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 9;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 9;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 9;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 9;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 9;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 9;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 9;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 12;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 12;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^doutb\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_n_9\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOF_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 144;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 8;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7 downto 0) <= \^doutb\(7 downto 0);
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => \gen_rd_b.doutb_reg\(0),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg\(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg\(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg\(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg\(7),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(0),
      Q => \^doutb\(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => \^doutb\(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => \^doutb\(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => \^doutb\(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(4),
      Q => \^doutb\(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(5),
      Q => \^doutb\(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(6),
      Q => \^doutb\(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(7),
      Q => \^doutb\(7),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOE_UNCONNECTED\(1),
      DOE(0) => \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_n_9\,
      DOF(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOF_UNCONNECTED\(1 downto 0),
      DOG(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 9;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 9;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 144;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 9;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 9;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 9;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 9;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 9;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 9;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 9;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 9;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 9;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 9;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 9;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 12;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 12;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^doutb\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOF_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 144;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 8;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7 downto 0) <= \^doutb\(7 downto 0);
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => \gen_rd_b.doutb_reg\(0),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg\(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg\(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg\(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg\(7),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(0),
      Q => \^doutb\(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => \^doutb\(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => \^doutb\(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => \^doutb\(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(4),
      Q => \^doutb\(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(5),
      Q => \^doutb\(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(6),
      Q => \^doutb\(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(7),
      Q => \^doutb\(7),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOE_UNCONNECTED\(1 downto 0),
      DOF(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOF_UNCONNECTED\(1 downto 0),
      DOG(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 137 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 137 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 137 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 137 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 138;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 138;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 2208;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 138;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 138;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 138;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 138;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 138;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 138;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 138;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 138;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 138;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 138;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 138;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 140;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 140;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^doutb\ : STD_LOGIC_VECTOR ( 137 downto 0 );
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 137 downto 0 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 137 downto 0 );
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137_n_11\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[100]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[101]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[102]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[103]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[104]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[105]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[106]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[107]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[108]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[109]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[110]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[111]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[112]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[113]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[114]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[115]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[116]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[117]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[118]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[119]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[120]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[121]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[122]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[123]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[124]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[125]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[126]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[127]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[128]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[129]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[130]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[131]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[132]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[133]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[134]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[135]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[137]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[13]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[14]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[15]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[16]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[17]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[18]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[19]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[20]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[21]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[22]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[23]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[24]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[25]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[26]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[27]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[28]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[29]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[30]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[31]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[32]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[33]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[34]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[35]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[36]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[37]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[38]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[39]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[40]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[41]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[42]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[43]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[44]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[45]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[46]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[47]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[48]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[49]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[50]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[51]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[52]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[53]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[54]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[55]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[56]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[57]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[58]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[59]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[60]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[61]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[62]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[63]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[64]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[65]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[66]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[67]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[68]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[69]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[70]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[71]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[72]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[73]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[74]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[75]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[76]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[77]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[78]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[79]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[80]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[81]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[82]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[83]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[84]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[85]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[86]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[87]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[88]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[89]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[90]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[91]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[92]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[93]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[94]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[95]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[96]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[97]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[98]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[99]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 2208;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 112;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 125;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is 126;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is 137;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 14;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 27;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 28;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 41;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 42;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 55;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 56;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 69;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 70;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 83;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 84;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 97;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 98;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 111;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(137) <= \<const0>\;
  douta(136) <= \<const0>\;
  douta(135) <= \<const0>\;
  douta(134) <= \<const0>\;
  douta(133) <= \<const0>\;
  douta(132) <= \<const0>\;
  douta(131) <= \<const0>\;
  douta(130) <= \<const0>\;
  douta(129) <= \<const0>\;
  douta(128) <= \<const0>\;
  douta(127) <= \<const0>\;
  douta(126) <= \<const0>\;
  douta(125) <= \<const0>\;
  douta(124) <= \<const0>\;
  douta(123) <= \<const0>\;
  douta(122) <= \<const0>\;
  douta(121) <= \<const0>\;
  douta(120) <= \<const0>\;
  douta(119) <= \<const0>\;
  douta(118) <= \<const0>\;
  douta(117) <= \<const0>\;
  douta(116) <= \<const0>\;
  douta(115) <= \<const0>\;
  douta(114) <= \<const0>\;
  douta(113) <= \<const0>\;
  douta(112) <= \<const0>\;
  douta(111) <= \<const0>\;
  douta(110) <= \<const0>\;
  douta(109) <= \<const0>\;
  douta(108) <= \<const0>\;
  douta(107) <= \<const0>\;
  douta(106) <= \<const0>\;
  douta(105) <= \<const0>\;
  douta(104) <= \<const0>\;
  douta(103) <= \<const0>\;
  douta(102) <= \<const0>\;
  douta(101) <= \<const0>\;
  douta(100) <= \<const0>\;
  douta(99) <= \<const0>\;
  douta(98) <= \<const0>\;
  douta(97) <= \<const0>\;
  douta(96) <= \<const0>\;
  douta(95) <= \<const0>\;
  douta(94) <= \<const0>\;
  douta(93) <= \<const0>\;
  douta(92) <= \<const0>\;
  douta(91) <= \<const0>\;
  douta(90) <= \<const0>\;
  douta(89) <= \<const0>\;
  douta(88) <= \<const0>\;
  douta(87) <= \<const0>\;
  douta(86) <= \<const0>\;
  douta(85) <= \<const0>\;
  douta(84) <= \<const0>\;
  douta(83) <= \<const0>\;
  douta(82) <= \<const0>\;
  douta(81) <= \<const0>\;
  douta(80) <= \<const0>\;
  douta(79) <= \<const0>\;
  douta(78) <= \<const0>\;
  douta(77) <= \<const0>\;
  douta(76) <= \<const0>\;
  douta(75) <= \<const0>\;
  douta(74) <= \<const0>\;
  douta(73) <= \<const0>\;
  douta(72) <= \<const0>\;
  douta(71) <= \<const0>\;
  douta(70) <= \<const0>\;
  douta(69) <= \<const0>\;
  douta(68) <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  doutb(137) <= \^doutb\(137);
  doutb(136) <= \<const0>\;
  doutb(135 downto 0) <= \^doutb\(135 downto 0);
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => \gen_rd_b.doutb_reg\(0),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(100),
      Q => \gen_rd_b.doutb_reg\(100),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(101),
      Q => \gen_rd_b.doutb_reg\(101),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(102),
      Q => \gen_rd_b.doutb_reg\(102),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(103),
      Q => \gen_rd_b.doutb_reg\(103),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(104),
      Q => \gen_rd_b.doutb_reg\(104),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(105),
      Q => \gen_rd_b.doutb_reg\(105),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(106),
      Q => \gen_rd_b.doutb_reg\(106),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(107),
      Q => \gen_rd_b.doutb_reg\(107),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(108),
      Q => \gen_rd_b.doutb_reg\(108),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(109),
      Q => \gen_rd_b.doutb_reg\(109),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => \gen_rd_b.doutb_reg\(10),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(110),
      Q => \gen_rd_b.doutb_reg\(110),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(111),
      Q => \gen_rd_b.doutb_reg\(111),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(112),
      Q => \gen_rd_b.doutb_reg\(112),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(113),
      Q => \gen_rd_b.doutb_reg\(113),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(114),
      Q => \gen_rd_b.doutb_reg\(114),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(115),
      Q => \gen_rd_b.doutb_reg\(115),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(116),
      Q => \gen_rd_b.doutb_reg\(116),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(117),
      Q => \gen_rd_b.doutb_reg\(117),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(118),
      Q => \gen_rd_b.doutb_reg\(118),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(119),
      Q => \gen_rd_b.doutb_reg\(119),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => \gen_rd_b.doutb_reg\(11),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(120),
      Q => \gen_rd_b.doutb_reg\(120),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(121),
      Q => \gen_rd_b.doutb_reg\(121),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(122),
      Q => \gen_rd_b.doutb_reg\(122),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(123),
      Q => \gen_rd_b.doutb_reg\(123),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(124),
      Q => \gen_rd_b.doutb_reg\(124),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(125),
      Q => \gen_rd_b.doutb_reg\(125),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(126),
      Q => \gen_rd_b.doutb_reg\(126),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(127),
      Q => \gen_rd_b.doutb_reg\(127),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(128),
      Q => \gen_rd_b.doutb_reg\(128),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(129),
      Q => \gen_rd_b.doutb_reg\(129),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(12),
      Q => \gen_rd_b.doutb_reg\(12),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(130),
      Q => \gen_rd_b.doutb_reg\(130),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(131),
      Q => \gen_rd_b.doutb_reg\(131),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(132),
      Q => \gen_rd_b.doutb_reg\(132),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(133),
      Q => \gen_rd_b.doutb_reg\(133),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(134),
      Q => \gen_rd_b.doutb_reg\(134),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(135),
      Q => \gen_rd_b.doutb_reg\(135),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(137),
      Q => \gen_rd_b.doutb_reg\(137),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(13),
      Q => \gen_rd_b.doutb_reg\(13),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(14),
      Q => \gen_rd_b.doutb_reg\(14),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(15),
      Q => \gen_rd_b.doutb_reg\(15),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(16),
      Q => \gen_rd_b.doutb_reg\(16),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(17),
      Q => \gen_rd_b.doutb_reg\(17),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(18),
      Q => \gen_rd_b.doutb_reg\(18),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(19),
      Q => \gen_rd_b.doutb_reg\(19),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(20),
      Q => \gen_rd_b.doutb_reg\(20),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(21),
      Q => \gen_rd_b.doutb_reg\(21),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(22),
      Q => \gen_rd_b.doutb_reg\(22),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(23),
      Q => \gen_rd_b.doutb_reg\(23),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(24),
      Q => \gen_rd_b.doutb_reg\(24),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(25),
      Q => \gen_rd_b.doutb_reg\(25),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(26),
      Q => \gen_rd_b.doutb_reg\(26),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(27),
      Q => \gen_rd_b.doutb_reg\(27),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(28),
      Q => \gen_rd_b.doutb_reg\(28),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(29),
      Q => \gen_rd_b.doutb_reg\(29),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(30),
      Q => \gen_rd_b.doutb_reg\(30),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(31),
      Q => \gen_rd_b.doutb_reg\(31),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(32),
      Q => \gen_rd_b.doutb_reg\(32),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(33),
      Q => \gen_rd_b.doutb_reg\(33),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(34),
      Q => \gen_rd_b.doutb_reg\(34),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(35),
      Q => \gen_rd_b.doutb_reg\(35),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(36),
      Q => \gen_rd_b.doutb_reg\(36),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(37),
      Q => \gen_rd_b.doutb_reg\(37),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(38),
      Q => \gen_rd_b.doutb_reg\(38),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(39),
      Q => \gen_rd_b.doutb_reg\(39),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(40),
      Q => \gen_rd_b.doutb_reg\(40),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(41),
      Q => \gen_rd_b.doutb_reg\(41),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(42),
      Q => \gen_rd_b.doutb_reg\(42),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(43),
      Q => \gen_rd_b.doutb_reg\(43),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(44),
      Q => \gen_rd_b.doutb_reg\(44),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(45),
      Q => \gen_rd_b.doutb_reg\(45),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(46),
      Q => \gen_rd_b.doutb_reg\(46),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(47),
      Q => \gen_rd_b.doutb_reg\(47),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(48),
      Q => \gen_rd_b.doutb_reg\(48),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(49),
      Q => \gen_rd_b.doutb_reg\(49),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg\(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(50),
      Q => \gen_rd_b.doutb_reg\(50),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(51),
      Q => \gen_rd_b.doutb_reg\(51),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(52),
      Q => \gen_rd_b.doutb_reg\(52),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(53),
      Q => \gen_rd_b.doutb_reg\(53),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(54),
      Q => \gen_rd_b.doutb_reg\(54),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(55),
      Q => \gen_rd_b.doutb_reg\(55),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(56),
      Q => \gen_rd_b.doutb_reg\(56),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(57),
      Q => \gen_rd_b.doutb_reg\(57),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(58),
      Q => \gen_rd_b.doutb_reg\(58),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(59),
      Q => \gen_rd_b.doutb_reg\(59),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg\(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(60),
      Q => \gen_rd_b.doutb_reg\(60),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(61),
      Q => \gen_rd_b.doutb_reg\(61),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(62),
      Q => \gen_rd_b.doutb_reg\(62),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(63),
      Q => \gen_rd_b.doutb_reg\(63),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(64),
      Q => \gen_rd_b.doutb_reg\(64),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(65),
      Q => \gen_rd_b.doutb_reg\(65),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(66),
      Q => \gen_rd_b.doutb_reg\(66),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(67),
      Q => \gen_rd_b.doutb_reg\(67),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(68),
      Q => \gen_rd_b.doutb_reg\(68),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(69),
      Q => \gen_rd_b.doutb_reg\(69),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg\(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(70),
      Q => \gen_rd_b.doutb_reg\(70),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(71),
      Q => \gen_rd_b.doutb_reg\(71),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(72),
      Q => \gen_rd_b.doutb_reg\(72),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(73),
      Q => \gen_rd_b.doutb_reg\(73),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(74),
      Q => \gen_rd_b.doutb_reg\(74),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(75),
      Q => \gen_rd_b.doutb_reg\(75),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(76),
      Q => \gen_rd_b.doutb_reg\(76),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(77),
      Q => \gen_rd_b.doutb_reg\(77),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(78),
      Q => \gen_rd_b.doutb_reg\(78),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(79),
      Q => \gen_rd_b.doutb_reg\(79),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg\(7),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(80),
      Q => \gen_rd_b.doutb_reg\(80),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(81),
      Q => \gen_rd_b.doutb_reg\(81),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(82),
      Q => \gen_rd_b.doutb_reg\(82),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(83),
      Q => \gen_rd_b.doutb_reg\(83),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(84),
      Q => \gen_rd_b.doutb_reg\(84),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(85),
      Q => \gen_rd_b.doutb_reg\(85),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(86),
      Q => \gen_rd_b.doutb_reg\(86),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(87),
      Q => \gen_rd_b.doutb_reg\(87),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(88),
      Q => \gen_rd_b.doutb_reg\(88),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(89),
      Q => \gen_rd_b.doutb_reg\(89),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => \gen_rd_b.doutb_reg\(8),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(90),
      Q => \gen_rd_b.doutb_reg\(90),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(91),
      Q => \gen_rd_b.doutb_reg\(91),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(92),
      Q => \gen_rd_b.doutb_reg\(92),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(93),
      Q => \gen_rd_b.doutb_reg\(93),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(94),
      Q => \gen_rd_b.doutb_reg\(94),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(95),
      Q => \gen_rd_b.doutb_reg\(95),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(96),
      Q => \gen_rd_b.doutb_reg\(96),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(97),
      Q => \gen_rd_b.doutb_reg\(97),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(98),
      Q => \gen_rd_b.doutb_reg\(98),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(99),
      Q => \gen_rd_b.doutb_reg\(99),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => \gen_rd_b.doutb_reg\(9),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(0),
      Q => \^doutb\(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(100),
      Q => \^doutb\(100),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(101),
      Q => \^doutb\(101),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(102),
      Q => \^doutb\(102),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(103),
      Q => \^doutb\(103),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(104),
      Q => \^doutb\(104),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(105),
      Q => \^doutb\(105),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(106),
      Q => \^doutb\(106),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(107),
      Q => \^doutb\(107),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(108),
      Q => \^doutb\(108),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(109),
      Q => \^doutb\(109),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(10),
      Q => \^doutb\(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(110),
      Q => \^doutb\(110),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(111),
      Q => \^doutb\(111),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(112),
      Q => \^doutb\(112),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(113),
      Q => \^doutb\(113),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(114),
      Q => \^doutb\(114),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(115),
      Q => \^doutb\(115),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(116),
      Q => \^doutb\(116),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(117),
      Q => \^doutb\(117),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(118),
      Q => \^doutb\(118),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(119),
      Q => \^doutb\(119),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(11),
      Q => \^doutb\(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(120),
      Q => \^doutb\(120),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(121),
      Q => \^doutb\(121),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(122),
      Q => \^doutb\(122),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(123),
      Q => \^doutb\(123),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(124),
      Q => \^doutb\(124),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(125),
      Q => \^doutb\(125),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(126),
      Q => \^doutb\(126),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(127),
      Q => \^doutb\(127),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(128),
      Q => \^doutb\(128),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(129),
      Q => \^doutb\(129),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(12),
      Q => \^doutb\(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(130),
      Q => \^doutb\(130),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(131),
      Q => \^doutb\(131),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(132),
      Q => \^doutb\(132),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(133),
      Q => \^doutb\(133),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(134),
      Q => \^doutb\(134),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(135),
      Q => \^doutb\(135),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(137),
      Q => \^doutb\(137),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(13),
      Q => \^doutb\(13),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(14),
      Q => \^doutb\(14),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(15),
      Q => \^doutb\(15),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(16),
      Q => \^doutb\(16),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(17),
      Q => \^doutb\(17),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(18),
      Q => \^doutb\(18),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(19),
      Q => \^doutb\(19),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => \^doutb\(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(20),
      Q => \^doutb\(20),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(21),
      Q => \^doutb\(21),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(22),
      Q => \^doutb\(22),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(23),
      Q => \^doutb\(23),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(24),
      Q => \^doutb\(24),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(25),
      Q => \^doutb\(25),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(26),
      Q => \^doutb\(26),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(27),
      Q => \^doutb\(27),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(28),
      Q => \^doutb\(28),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(29),
      Q => \^doutb\(29),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => \^doutb\(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(30),
      Q => \^doutb\(30),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(31),
      Q => \^doutb\(31),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(32),
      Q => \^doutb\(32),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(33),
      Q => \^doutb\(33),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(34),
      Q => \^doutb\(34),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(35),
      Q => \^doutb\(35),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(36),
      Q => \^doutb\(36),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(37),
      Q => \^doutb\(37),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(38),
      Q => \^doutb\(38),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(39),
      Q => \^doutb\(39),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => \^doutb\(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(40),
      Q => \^doutb\(40),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(41),
      Q => \^doutb\(41),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(42),
      Q => \^doutb\(42),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(43),
      Q => \^doutb\(43),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(44),
      Q => \^doutb\(44),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(45),
      Q => \^doutb\(45),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(46),
      Q => \^doutb\(46),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(47),
      Q => \^doutb\(47),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(48),
      Q => \^doutb\(48),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(49),
      Q => \^doutb\(49),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(4),
      Q => \^doutb\(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(50),
      Q => \^doutb\(50),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(51),
      Q => \^doutb\(51),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(52),
      Q => \^doutb\(52),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(53),
      Q => \^doutb\(53),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(54),
      Q => \^doutb\(54),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(55),
      Q => \^doutb\(55),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(56),
      Q => \^doutb\(56),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(57),
      Q => \^doutb\(57),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(58),
      Q => \^doutb\(58),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(59),
      Q => \^doutb\(59),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(5),
      Q => \^doutb\(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(60),
      Q => \^doutb\(60),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(61),
      Q => \^doutb\(61),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(62),
      Q => \^doutb\(62),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(63),
      Q => \^doutb\(63),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(64),
      Q => \^doutb\(64),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(65),
      Q => \^doutb\(65),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(66),
      Q => \^doutb\(66),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(67),
      Q => \^doutb\(67),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(68),
      Q => \^doutb\(68),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(69),
      Q => \^doutb\(69),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(6),
      Q => \^doutb\(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(70),
      Q => \^doutb\(70),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(71),
      Q => \^doutb\(71),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(72),
      Q => \^doutb\(72),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(73),
      Q => \^doutb\(73),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(74),
      Q => \^doutb\(74),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(75),
      Q => \^doutb\(75),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(76),
      Q => \^doutb\(76),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(77),
      Q => \^doutb\(77),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(78),
      Q => \^doutb\(78),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(79),
      Q => \^doutb\(79),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(7),
      Q => \^doutb\(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(80),
      Q => \^doutb\(80),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(81),
      Q => \^doutb\(81),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(82),
      Q => \^doutb\(82),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(83),
      Q => \^doutb\(83),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(84),
      Q => \^doutb\(84),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(85),
      Q => \^doutb\(85),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(86),
      Q => \^doutb\(86),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(87),
      Q => \^doutb\(87),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(88),
      Q => \^doutb\(88),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(89),
      Q => \^doutb\(89),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(8),
      Q => \^doutb\(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(90),
      Q => \^doutb\(90),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(91),
      Q => \^doutb\(91),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(92),
      Q => \^doutb\(92),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(93),
      Q => \^doutb\(93),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(94),
      Q => \^doutb\(94),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(95),
      Q => \^doutb\(95),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(96),
      Q => \^doutb\(96),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(97),
      Q => \^doutb\(97),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(98),
      Q => \^doutb\(98),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(99),
      Q => \^doutb\(99),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(9),
      Q => \^doutb\(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => dina(9 downto 8),
      DIF(1 downto 0) => dina(11 downto 10),
      DIG(1 downto 0) => dina(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(9 downto 8),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(11 downto 10),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(13 downto 12),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(113 downto 112),
      DIB(1 downto 0) => dina(115 downto 114),
      DIC(1 downto 0) => dina(117 downto 116),
      DID(1 downto 0) => dina(119 downto 118),
      DIE(1 downto 0) => dina(121 downto 120),
      DIF(1 downto 0) => dina(123 downto 122),
      DIG(1 downto 0) => dina(125 downto 124),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(113 downto 112),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(115 downto 114),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(117 downto 116),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(119 downto 118),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(121 downto 120),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(123 downto 122),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(125 downto 124),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(127 downto 126),
      DIB(1 downto 0) => dina(129 downto 128),
      DIC(1 downto 0) => dina(131 downto 130),
      DID(1 downto 0) => dina(133 downto 132),
      DIE(1 downto 0) => dina(135 downto 134),
      DIF(1 downto 0) => dina(137 downto 136),
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(127 downto 126),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(129 downto 128),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(131 downto 130),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(133 downto 132),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(135 downto 134),
      DOF(1) => \gen_rd_b.doutb_reg0\(137),
      DOF(0) => \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137_n_11\,
      DOG(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(15 downto 14),
      DIB(1 downto 0) => dina(17 downto 16),
      DIC(1 downto 0) => dina(19 downto 18),
      DID(1 downto 0) => dina(21 downto 20),
      DIE(1 downto 0) => dina(23 downto 22),
      DIF(1 downto 0) => dina(25 downto 24),
      DIG(1 downto 0) => dina(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(15 downto 14),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(17 downto 16),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(19 downto 18),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(21 downto 20),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(23 downto 22),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(25 downto 24),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(27 downto 26),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(29 downto 28),
      DIB(1 downto 0) => dina(31 downto 30),
      DIC(1 downto 0) => dina(33 downto 32),
      DID(1 downto 0) => dina(35 downto 34),
      DIE(1 downto 0) => dina(37 downto 36),
      DIF(1 downto 0) => dina(39 downto 38),
      DIG(1 downto 0) => dina(41 downto 40),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(29 downto 28),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(31 downto 30),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(33 downto 32),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(35 downto 34),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(37 downto 36),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(39 downto 38),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(41 downto 40),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(43 downto 42),
      DIB(1 downto 0) => dina(45 downto 44),
      DIC(1 downto 0) => dina(47 downto 46),
      DID(1 downto 0) => dina(49 downto 48),
      DIE(1 downto 0) => dina(51 downto 50),
      DIF(1 downto 0) => dina(53 downto 52),
      DIG(1 downto 0) => dina(55 downto 54),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(43 downto 42),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(45 downto 44),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(47 downto 46),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(49 downto 48),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(51 downto 50),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(53 downto 52),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(55 downto 54),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(57 downto 56),
      DIB(1 downto 0) => dina(59 downto 58),
      DIC(1 downto 0) => dina(61 downto 60),
      DID(1 downto 0) => dina(63 downto 62),
      DIE(1 downto 0) => dina(65 downto 64),
      DIF(1 downto 0) => dina(67 downto 66),
      DIG(1 downto 0) => dina(69 downto 68),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(57 downto 56),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(59 downto 58),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(61 downto 60),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(63 downto 62),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(65 downto 64),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(67 downto 66),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(69 downto 68),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(71 downto 70),
      DIB(1 downto 0) => dina(73 downto 72),
      DIC(1 downto 0) => dina(75 downto 74),
      DID(1 downto 0) => dina(77 downto 76),
      DIE(1 downto 0) => dina(79 downto 78),
      DIF(1 downto 0) => dina(81 downto 80),
      DIG(1 downto 0) => dina(83 downto 82),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(71 downto 70),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(73 downto 72),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(75 downto 74),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(77 downto 76),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(79 downto 78),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(81 downto 80),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(83 downto 82),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(85 downto 84),
      DIB(1 downto 0) => dina(87 downto 86),
      DIC(1 downto 0) => dina(89 downto 88),
      DID(1 downto 0) => dina(91 downto 90),
      DIE(1 downto 0) => dina(93 downto 92),
      DIF(1 downto 0) => dina(95 downto 94),
      DIG(1 downto 0) => dina(97 downto 96),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(85 downto 84),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(87 downto 86),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(89 downto 88),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(91 downto 90),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(93 downto 92),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(95 downto 94),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(97 downto 96),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(99 downto 98),
      DIB(1 downto 0) => dina(101 downto 100),
      DIC(1 downto 0) => dina(103 downto 102),
      DID(1 downto 0) => dina(105 downto 104),
      DIE(1 downto 0) => dina(107 downto 106),
      DIF(1 downto 0) => dina(109 downto 108),
      DIG(1 downto 0) => dina(111 downto 110),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(99 downto 98),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(101 downto 100),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(103 downto 102),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(105 downto 104),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(107 downto 106),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(109 downto 108),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(111 downto 110),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 137 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 137 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 137 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 137 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 138;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 138;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 2208;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 138;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 138;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 138;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 138;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 138;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 138;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 138;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 138;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 138;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 138;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 138;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 140;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 140;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 137 downto 0 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 137 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[100]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[101]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[102]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[103]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[104]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[105]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[106]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[107]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[108]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[109]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[110]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[111]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[112]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[113]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[114]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[115]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[116]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[117]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[118]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[119]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[120]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[121]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[122]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[123]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[124]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[125]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[126]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[127]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[128]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[129]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[130]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[131]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[132]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[133]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[134]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[135]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[136]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[137]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[13]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[14]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[15]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[16]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[17]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[18]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[19]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[20]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[21]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[22]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[23]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[24]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[25]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[26]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[27]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[28]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[29]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[30]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[31]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[32]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[33]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[34]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[35]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[36]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[37]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[38]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[39]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[40]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[41]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[42]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[43]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[44]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[45]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[46]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[47]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[48]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[49]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[50]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[51]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[52]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[53]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[54]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[55]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[56]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[57]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[58]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[59]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[60]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[61]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[62]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[63]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[64]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[65]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[66]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[67]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[68]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[69]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[70]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[71]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[72]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[73]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[74]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[75]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[76]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[77]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[78]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[79]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[80]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[81]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[82]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[83]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[84]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[85]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[86]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[87]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[88]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[89]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[90]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[91]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[92]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[93]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[94]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[95]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[96]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[97]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[98]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[99]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 2208;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 112;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 125;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is 126;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is 137;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 14;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 27;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 28;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 41;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 42;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 55;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 56;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 69;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 70;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 83;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 84;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 97;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 98;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 111;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(137) <= \<const0>\;
  douta(136) <= \<const0>\;
  douta(135) <= \<const0>\;
  douta(134) <= \<const0>\;
  douta(133) <= \<const0>\;
  douta(132) <= \<const0>\;
  douta(131) <= \<const0>\;
  douta(130) <= \<const0>\;
  douta(129) <= \<const0>\;
  douta(128) <= \<const0>\;
  douta(127) <= \<const0>\;
  douta(126) <= \<const0>\;
  douta(125) <= \<const0>\;
  douta(124) <= \<const0>\;
  douta(123) <= \<const0>\;
  douta(122) <= \<const0>\;
  douta(121) <= \<const0>\;
  douta(120) <= \<const0>\;
  douta(119) <= \<const0>\;
  douta(118) <= \<const0>\;
  douta(117) <= \<const0>\;
  douta(116) <= \<const0>\;
  douta(115) <= \<const0>\;
  douta(114) <= \<const0>\;
  douta(113) <= \<const0>\;
  douta(112) <= \<const0>\;
  douta(111) <= \<const0>\;
  douta(110) <= \<const0>\;
  douta(109) <= \<const0>\;
  douta(108) <= \<const0>\;
  douta(107) <= \<const0>\;
  douta(106) <= \<const0>\;
  douta(105) <= \<const0>\;
  douta(104) <= \<const0>\;
  douta(103) <= \<const0>\;
  douta(102) <= \<const0>\;
  douta(101) <= \<const0>\;
  douta(100) <= \<const0>\;
  douta(99) <= \<const0>\;
  douta(98) <= \<const0>\;
  douta(97) <= \<const0>\;
  douta(96) <= \<const0>\;
  douta(95) <= \<const0>\;
  douta(94) <= \<const0>\;
  douta(93) <= \<const0>\;
  douta(92) <= \<const0>\;
  douta(91) <= \<const0>\;
  douta(90) <= \<const0>\;
  douta(89) <= \<const0>\;
  douta(88) <= \<const0>\;
  douta(87) <= \<const0>\;
  douta(86) <= \<const0>\;
  douta(85) <= \<const0>\;
  douta(84) <= \<const0>\;
  douta(83) <= \<const0>\;
  douta(82) <= \<const0>\;
  douta(81) <= \<const0>\;
  douta(80) <= \<const0>\;
  douta(79) <= \<const0>\;
  douta(78) <= \<const0>\;
  douta(77) <= \<const0>\;
  douta(76) <= \<const0>\;
  douta(75) <= \<const0>\;
  douta(74) <= \<const0>\;
  douta(73) <= \<const0>\;
  douta(72) <= \<const0>\;
  douta(71) <= \<const0>\;
  douta(70) <= \<const0>\;
  douta(69) <= \<const0>\;
  douta(68) <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => \gen_rd_b.doutb_reg\(0),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(100),
      Q => \gen_rd_b.doutb_reg\(100),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(101),
      Q => \gen_rd_b.doutb_reg\(101),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(102),
      Q => \gen_rd_b.doutb_reg\(102),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(103),
      Q => \gen_rd_b.doutb_reg\(103),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(104),
      Q => \gen_rd_b.doutb_reg\(104),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(105),
      Q => \gen_rd_b.doutb_reg\(105),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(106),
      Q => \gen_rd_b.doutb_reg\(106),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(107),
      Q => \gen_rd_b.doutb_reg\(107),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(108),
      Q => \gen_rd_b.doutb_reg\(108),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(109),
      Q => \gen_rd_b.doutb_reg\(109),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => \gen_rd_b.doutb_reg\(10),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(110),
      Q => \gen_rd_b.doutb_reg\(110),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(111),
      Q => \gen_rd_b.doutb_reg\(111),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(112),
      Q => \gen_rd_b.doutb_reg\(112),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(113),
      Q => \gen_rd_b.doutb_reg\(113),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(114),
      Q => \gen_rd_b.doutb_reg\(114),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(115),
      Q => \gen_rd_b.doutb_reg\(115),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(116),
      Q => \gen_rd_b.doutb_reg\(116),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(117),
      Q => \gen_rd_b.doutb_reg\(117),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(118),
      Q => \gen_rd_b.doutb_reg\(118),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(119),
      Q => \gen_rd_b.doutb_reg\(119),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => \gen_rd_b.doutb_reg\(11),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(120),
      Q => \gen_rd_b.doutb_reg\(120),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(121),
      Q => \gen_rd_b.doutb_reg\(121),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(122),
      Q => \gen_rd_b.doutb_reg\(122),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(123),
      Q => \gen_rd_b.doutb_reg\(123),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(124),
      Q => \gen_rd_b.doutb_reg\(124),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(125),
      Q => \gen_rd_b.doutb_reg\(125),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(126),
      Q => \gen_rd_b.doutb_reg\(126),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(127),
      Q => \gen_rd_b.doutb_reg\(127),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(128),
      Q => \gen_rd_b.doutb_reg\(128),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(129),
      Q => \gen_rd_b.doutb_reg\(129),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(12),
      Q => \gen_rd_b.doutb_reg\(12),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(130),
      Q => \gen_rd_b.doutb_reg\(130),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(131),
      Q => \gen_rd_b.doutb_reg\(131),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(132),
      Q => \gen_rd_b.doutb_reg\(132),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(133),
      Q => \gen_rd_b.doutb_reg\(133),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(134),
      Q => \gen_rd_b.doutb_reg\(134),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(135),
      Q => \gen_rd_b.doutb_reg\(135),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[136]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(136),
      Q => \gen_rd_b.doutb_reg\(136),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(137),
      Q => \gen_rd_b.doutb_reg\(137),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(13),
      Q => \gen_rd_b.doutb_reg\(13),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(14),
      Q => \gen_rd_b.doutb_reg\(14),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(15),
      Q => \gen_rd_b.doutb_reg\(15),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(16),
      Q => \gen_rd_b.doutb_reg\(16),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(17),
      Q => \gen_rd_b.doutb_reg\(17),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(18),
      Q => \gen_rd_b.doutb_reg\(18),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(19),
      Q => \gen_rd_b.doutb_reg\(19),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(20),
      Q => \gen_rd_b.doutb_reg\(20),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(21),
      Q => \gen_rd_b.doutb_reg\(21),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(22),
      Q => \gen_rd_b.doutb_reg\(22),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(23),
      Q => \gen_rd_b.doutb_reg\(23),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(24),
      Q => \gen_rd_b.doutb_reg\(24),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(25),
      Q => \gen_rd_b.doutb_reg\(25),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(26),
      Q => \gen_rd_b.doutb_reg\(26),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(27),
      Q => \gen_rd_b.doutb_reg\(27),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(28),
      Q => \gen_rd_b.doutb_reg\(28),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(29),
      Q => \gen_rd_b.doutb_reg\(29),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(30),
      Q => \gen_rd_b.doutb_reg\(30),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(31),
      Q => \gen_rd_b.doutb_reg\(31),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(32),
      Q => \gen_rd_b.doutb_reg\(32),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(33),
      Q => \gen_rd_b.doutb_reg\(33),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(34),
      Q => \gen_rd_b.doutb_reg\(34),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(35),
      Q => \gen_rd_b.doutb_reg\(35),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(36),
      Q => \gen_rd_b.doutb_reg\(36),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(37),
      Q => \gen_rd_b.doutb_reg\(37),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(38),
      Q => \gen_rd_b.doutb_reg\(38),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(39),
      Q => \gen_rd_b.doutb_reg\(39),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(40),
      Q => \gen_rd_b.doutb_reg\(40),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(41),
      Q => \gen_rd_b.doutb_reg\(41),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(42),
      Q => \gen_rd_b.doutb_reg\(42),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(43),
      Q => \gen_rd_b.doutb_reg\(43),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(44),
      Q => \gen_rd_b.doutb_reg\(44),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(45),
      Q => \gen_rd_b.doutb_reg\(45),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(46),
      Q => \gen_rd_b.doutb_reg\(46),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(47),
      Q => \gen_rd_b.doutb_reg\(47),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(48),
      Q => \gen_rd_b.doutb_reg\(48),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(49),
      Q => \gen_rd_b.doutb_reg\(49),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg\(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(50),
      Q => \gen_rd_b.doutb_reg\(50),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(51),
      Q => \gen_rd_b.doutb_reg\(51),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(52),
      Q => \gen_rd_b.doutb_reg\(52),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(53),
      Q => \gen_rd_b.doutb_reg\(53),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(54),
      Q => \gen_rd_b.doutb_reg\(54),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(55),
      Q => \gen_rd_b.doutb_reg\(55),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(56),
      Q => \gen_rd_b.doutb_reg\(56),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(57),
      Q => \gen_rd_b.doutb_reg\(57),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(58),
      Q => \gen_rd_b.doutb_reg\(58),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(59),
      Q => \gen_rd_b.doutb_reg\(59),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg\(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(60),
      Q => \gen_rd_b.doutb_reg\(60),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(61),
      Q => \gen_rd_b.doutb_reg\(61),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(62),
      Q => \gen_rd_b.doutb_reg\(62),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(63),
      Q => \gen_rd_b.doutb_reg\(63),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(64),
      Q => \gen_rd_b.doutb_reg\(64),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(65),
      Q => \gen_rd_b.doutb_reg\(65),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(66),
      Q => \gen_rd_b.doutb_reg\(66),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(67),
      Q => \gen_rd_b.doutb_reg\(67),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(68),
      Q => \gen_rd_b.doutb_reg\(68),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(69),
      Q => \gen_rd_b.doutb_reg\(69),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg\(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(70),
      Q => \gen_rd_b.doutb_reg\(70),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(71),
      Q => \gen_rd_b.doutb_reg\(71),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(72),
      Q => \gen_rd_b.doutb_reg\(72),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(73),
      Q => \gen_rd_b.doutb_reg\(73),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(74),
      Q => \gen_rd_b.doutb_reg\(74),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(75),
      Q => \gen_rd_b.doutb_reg\(75),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(76),
      Q => \gen_rd_b.doutb_reg\(76),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(77),
      Q => \gen_rd_b.doutb_reg\(77),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(78),
      Q => \gen_rd_b.doutb_reg\(78),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(79),
      Q => \gen_rd_b.doutb_reg\(79),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg\(7),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(80),
      Q => \gen_rd_b.doutb_reg\(80),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(81),
      Q => \gen_rd_b.doutb_reg\(81),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(82),
      Q => \gen_rd_b.doutb_reg\(82),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(83),
      Q => \gen_rd_b.doutb_reg\(83),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(84),
      Q => \gen_rd_b.doutb_reg\(84),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(85),
      Q => \gen_rd_b.doutb_reg\(85),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(86),
      Q => \gen_rd_b.doutb_reg\(86),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(87),
      Q => \gen_rd_b.doutb_reg\(87),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(88),
      Q => \gen_rd_b.doutb_reg\(88),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(89),
      Q => \gen_rd_b.doutb_reg\(89),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => \gen_rd_b.doutb_reg\(8),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(90),
      Q => \gen_rd_b.doutb_reg\(90),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(91),
      Q => \gen_rd_b.doutb_reg\(91),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(92),
      Q => \gen_rd_b.doutb_reg\(92),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(93),
      Q => \gen_rd_b.doutb_reg\(93),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(94),
      Q => \gen_rd_b.doutb_reg\(94),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(95),
      Q => \gen_rd_b.doutb_reg\(95),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(96),
      Q => \gen_rd_b.doutb_reg\(96),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(97),
      Q => \gen_rd_b.doutb_reg\(97),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(98),
      Q => \gen_rd_b.doutb_reg\(98),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(99),
      Q => \gen_rd_b.doutb_reg\(99),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => \gen_rd_b.doutb_reg\(9),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(0),
      Q => doutb(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(100),
      Q => doutb(100),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(101),
      Q => doutb(101),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(102),
      Q => doutb(102),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(103),
      Q => doutb(103),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(104),
      Q => doutb(104),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(105),
      Q => doutb(105),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(106),
      Q => doutb(106),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(107),
      Q => doutb(107),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(108),
      Q => doutb(108),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(109),
      Q => doutb(109),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(10),
      Q => doutb(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(110),
      Q => doutb(110),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(111),
      Q => doutb(111),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(112),
      Q => doutb(112),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(113),
      Q => doutb(113),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(114),
      Q => doutb(114),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(115),
      Q => doutb(115),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(116),
      Q => doutb(116),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(117),
      Q => doutb(117),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(118),
      Q => doutb(118),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(119),
      Q => doutb(119),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(11),
      Q => doutb(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(120),
      Q => doutb(120),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(121),
      Q => doutb(121),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(122),
      Q => doutb(122),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(123),
      Q => doutb(123),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(124),
      Q => doutb(124),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(125),
      Q => doutb(125),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(126),
      Q => doutb(126),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(127),
      Q => doutb(127),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(128),
      Q => doutb(128),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(129),
      Q => doutb(129),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(12),
      Q => doutb(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(130),
      Q => doutb(130),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(131),
      Q => doutb(131),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(132),
      Q => doutb(132),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(133),
      Q => doutb(133),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(134),
      Q => doutb(134),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(135),
      Q => doutb(135),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][136]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(136),
      Q => doutb(136),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(137),
      Q => doutb(137),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(13),
      Q => doutb(13),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(14),
      Q => doutb(14),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(15),
      Q => doutb(15),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(16),
      Q => doutb(16),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(17),
      Q => doutb(17),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(18),
      Q => doutb(18),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(19),
      Q => doutb(19),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => doutb(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(20),
      Q => doutb(20),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(21),
      Q => doutb(21),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(22),
      Q => doutb(22),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(23),
      Q => doutb(23),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(24),
      Q => doutb(24),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(25),
      Q => doutb(25),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(26),
      Q => doutb(26),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(27),
      Q => doutb(27),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(28),
      Q => doutb(28),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(29),
      Q => doutb(29),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => doutb(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(30),
      Q => doutb(30),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(31),
      Q => doutb(31),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(32),
      Q => doutb(32),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(33),
      Q => doutb(33),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(34),
      Q => doutb(34),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(35),
      Q => doutb(35),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(36),
      Q => doutb(36),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(37),
      Q => doutb(37),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(38),
      Q => doutb(38),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(39),
      Q => doutb(39),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => doutb(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(40),
      Q => doutb(40),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(41),
      Q => doutb(41),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(42),
      Q => doutb(42),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(43),
      Q => doutb(43),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(44),
      Q => doutb(44),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(45),
      Q => doutb(45),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(46),
      Q => doutb(46),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(47),
      Q => doutb(47),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(48),
      Q => doutb(48),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(49),
      Q => doutb(49),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(4),
      Q => doutb(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(50),
      Q => doutb(50),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(51),
      Q => doutb(51),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(52),
      Q => doutb(52),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(53),
      Q => doutb(53),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(54),
      Q => doutb(54),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(55),
      Q => doutb(55),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(56),
      Q => doutb(56),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(57),
      Q => doutb(57),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(58),
      Q => doutb(58),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(59),
      Q => doutb(59),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(5),
      Q => doutb(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(60),
      Q => doutb(60),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(61),
      Q => doutb(61),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(62),
      Q => doutb(62),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(63),
      Q => doutb(63),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(64),
      Q => doutb(64),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(65),
      Q => doutb(65),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(66),
      Q => doutb(66),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(67),
      Q => doutb(67),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(68),
      Q => doutb(68),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(69),
      Q => doutb(69),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(6),
      Q => doutb(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(70),
      Q => doutb(70),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(71),
      Q => doutb(71),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(72),
      Q => doutb(72),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(73),
      Q => doutb(73),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(74),
      Q => doutb(74),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(75),
      Q => doutb(75),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(76),
      Q => doutb(76),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(77),
      Q => doutb(77),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(78),
      Q => doutb(78),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(79),
      Q => doutb(79),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(7),
      Q => doutb(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(80),
      Q => doutb(80),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(81),
      Q => doutb(81),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(82),
      Q => doutb(82),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(83),
      Q => doutb(83),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(84),
      Q => doutb(84),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(85),
      Q => doutb(85),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(86),
      Q => doutb(86),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(87),
      Q => doutb(87),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(88),
      Q => doutb(88),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(89),
      Q => doutb(89),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(8),
      Q => doutb(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(90),
      Q => doutb(90),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(91),
      Q => doutb(91),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(92),
      Q => doutb(92),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(93),
      Q => doutb(93),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(94),
      Q => doutb(94),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(95),
      Q => doutb(95),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(96),
      Q => doutb(96),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(97),
      Q => doutb(97),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(98),
      Q => doutb(98),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(99),
      Q => doutb(99),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(9),
      Q => doutb(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => dina(9 downto 8),
      DIF(1 downto 0) => dina(11 downto 10),
      DIG(1 downto 0) => dina(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(9 downto 8),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(11 downto 10),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(13 downto 12),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(113 downto 112),
      DIB(1 downto 0) => dina(115 downto 114),
      DIC(1 downto 0) => dina(117 downto 116),
      DID(1 downto 0) => dina(119 downto 118),
      DIE(1 downto 0) => dina(121 downto 120),
      DIF(1 downto 0) => dina(123 downto 122),
      DIG(1 downto 0) => dina(125 downto 124),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(113 downto 112),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(115 downto 114),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(117 downto 116),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(119 downto 118),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(121 downto 120),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(123 downto 122),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(125 downto 124),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(127 downto 126),
      DIB(1 downto 0) => dina(129 downto 128),
      DIC(1 downto 0) => dina(131 downto 130),
      DID(1 downto 0) => dina(133 downto 132),
      DIE(1 downto 0) => dina(135 downto 134),
      DIF(1) => dina(137),
      DIF(0) => '0',
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(127 downto 126),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(129 downto 128),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(131 downto 130),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(133 downto 132),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(135 downto 134),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(137 downto 136),
      DOG(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(15 downto 14),
      DIB(1 downto 0) => dina(17 downto 16),
      DIC(1 downto 0) => dina(19 downto 18),
      DID(1 downto 0) => dina(21 downto 20),
      DIE(1 downto 0) => dina(23 downto 22),
      DIF(1 downto 0) => dina(25 downto 24),
      DIG(1 downto 0) => dina(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(15 downto 14),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(17 downto 16),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(19 downto 18),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(21 downto 20),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(23 downto 22),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(25 downto 24),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(27 downto 26),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(29 downto 28),
      DIB(1 downto 0) => dina(31 downto 30),
      DIC(1 downto 0) => dina(33 downto 32),
      DID(1 downto 0) => dina(35 downto 34),
      DIE(1 downto 0) => dina(37 downto 36),
      DIF(1 downto 0) => dina(39 downto 38),
      DIG(1 downto 0) => dina(41 downto 40),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(29 downto 28),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(31 downto 30),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(33 downto 32),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(35 downto 34),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(37 downto 36),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(39 downto 38),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(41 downto 40),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(43 downto 42),
      DIB(1 downto 0) => dina(45 downto 44),
      DIC(1 downto 0) => dina(47 downto 46),
      DID(1 downto 0) => dina(49 downto 48),
      DIE(1 downto 0) => dina(51 downto 50),
      DIF(1 downto 0) => dina(53 downto 52),
      DIG(1 downto 0) => dina(55 downto 54),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(43 downto 42),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(45 downto 44),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(47 downto 46),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(49 downto 48),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(51 downto 50),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(53 downto 52),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(55 downto 54),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(57 downto 56),
      DIB(1 downto 0) => dina(59 downto 58),
      DIC(1 downto 0) => dina(61 downto 60),
      DID(1 downto 0) => dina(63 downto 62),
      DIE(1 downto 0) => dina(65 downto 64),
      DIF(1 downto 0) => dina(67 downto 66),
      DIG(1 downto 0) => dina(69 downto 68),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(57 downto 56),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(59 downto 58),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(61 downto 60),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(63 downto 62),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(65 downto 64),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(67 downto 66),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(69 downto 68),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(71 downto 70),
      DIB(1 downto 0) => dina(73 downto 72),
      DIC(1 downto 0) => dina(75 downto 74),
      DID(1 downto 0) => dina(77 downto 76),
      DIE(1 downto 0) => dina(79 downto 78),
      DIF(1 downto 0) => dina(81 downto 80),
      DIG(1 downto 0) => dina(83 downto 82),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(71 downto 70),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(73 downto 72),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(75 downto 74),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(77 downto 76),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(79 downto 78),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(81 downto 80),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(83 downto 82),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(85 downto 84),
      DIB(1 downto 0) => dina(87 downto 86),
      DIC(1 downto 0) => dina(89 downto 88),
      DID(1 downto 0) => dina(91 downto 90),
      DIE(1 downto 0) => dina(93 downto 92),
      DIF(1 downto 0) => dina(95 downto 94),
      DIG(1 downto 0) => dina(97 downto 96),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(85 downto 84),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(87 downto 86),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(89 downto 88),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(91 downto 90),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(93 downto 92),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(95 downto 94),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(97 downto 96),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(99 downto 98),
      DIB(1 downto 0) => dina(101 downto 100),
      DIC(1 downto 0) => dina(103 downto 102),
      DID(1 downto 0) => dina(105 downto 104),
      DIE(1 downto 0) => dina(107 downto 106),
      DIF(1 downto 0) => dina(109 downto 108),
      DIG(1 downto 0) => dina(111 downto 110),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(99 downto 98),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(101 downto 100),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(103 downto 102),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(105 downto 104),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(107 downto 106),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(109 downto 108),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(111 downto 110),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 67 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 1088;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 68;
  attribute READ_MODE : integer;
  attribute READ_MODE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 68;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 7;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 3;
  attribute invalid : integer;
  attribute invalid of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 1;
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base is
  signal \<const0>\ : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dout\ : STD_LOGIC_VECTOR ( 67 downto 1 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 67 downto 0 );
  signal \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair21";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair20";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 1088;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair20";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(67 downto 1) <= \^dout\(67 downto 1);
  dout(0) <= \<const0>\;
  empty <= \^empty\;
  full <= \<const0>\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(67 downto 0) => din(67 downto 0),
      dinb(67 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000",
      douta(67 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(67 downto 0),
      doutb(67 downto 1) => \^dout\(67 downto 1),
      doutb(0) => \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\(0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_2,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_44\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[3]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(3) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(2) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(1) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(0) => wrpp1_inst_n_3,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_full_i0 => ram_full_i0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_45\
     port map (
      E(0) => rdp_inst_n_2,
      Q(3 downto 0) => \count_value_i__0\(3 downto 0),
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_46
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_47\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3 downto 0) => \count_value_i__0\(3 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_48\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3) => wrpp1_inst_n_0,
      Q(2) => wrpp1_inst_n_1,
      Q(1) => wrpp1_inst_n_2,
      Q(0) => wrpp1_inst_n_3,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_49
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[3]\ => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 67 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 1088;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 68;
  attribute READ_MODE : integer;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 68;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 7;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 1;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ is
  signal \<const0>\ : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 67 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair126";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair125";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 1088;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair125";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(67 downto 0) => din(67 downto 0),
      dinb(67 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000",
      douta(67 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(67 downto 0),
      doutb(67 downto 0) => dout(67 downto 0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_2,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_26\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[3]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      full => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0) => wrpp1_inst_n_3,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_full_i0 => ram_full_i0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_27\
     port map (
      E(0) => rdp_inst_n_2,
      Q(3 downto 0) => \count_value_i__0\(3 downto 0),
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_28
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_29\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3 downto 0) => \count_value_i__0\(3 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_30\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3) => wrpp1_inst_n_0,
      Q(2) => wrpp1_inst_n_1,
      Q(1) => wrpp1_inst_n_2,
      Q(0) => wrpp1_inst_n_3,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_31
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      full => \^full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 67 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 1088;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 68;
  attribute READ_MODE : integer;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 68;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 7;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 1;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ is
  signal \<const0>\ : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dout\ : STD_LOGIC_VECTOR ( 67 downto 1 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 67 downto 0 );
  signal \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair137";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair136";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 1088;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair136";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(67 downto 1) <= \^dout\(67 downto 1);
  dout(0) <= \<const0>\;
  empty <= \^empty\;
  full <= \<const0>\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(67 downto 0) => din(67 downto 0),
      dinb(67 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000",
      douta(67 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(67 downto 0),
      doutb(67 downto 1) => \^dout\(67 downto 1),
      doutb(0) => \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\(0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_2,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_20\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[3]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(3) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(2) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(1) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(0) => wrpp1_inst_n_3,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_full_i0 => ram_full_i0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_21\
     port map (
      E(0) => rdp_inst_n_2,
      Q(3 downto 0) => \count_value_i__0\(3 downto 0),
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_22
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_23\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3 downto 0) => \count_value_i__0\(3 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_24\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3) => wrpp1_inst_n_0,
      Q(2) => wrpp1_inst_n_1,
      Q(1) => wrpp1_inst_n_2,
      Q(0) => wrpp1_inst_n_3,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_25
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[3]\ => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 67 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 1088;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 68;
  attribute READ_MODE : integer;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 68;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 7;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 1;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ is
  signal \<const0>\ : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 67 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair9";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair8";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 1088;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 68;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair8";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(67 downto 0) => din(67 downto 0),
      dinb(67 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000",
      douta(67 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(67 downto 0),
      doutb(67 downto 0) => dout(67 downto 0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_2,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_50\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[3]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      full => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0) => wrpp1_inst_n_3,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_full_i0 => ram_full_i0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_51\
     port map (
      E(0) => rdp_inst_n_2,
      Q(3 downto 0) => \count_value_i__0\(3 downto 0),
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_52
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_53\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3 downto 0) => \count_value_i__0\(3 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_54\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3) => wrpp1_inst_n_0,
      Q(2) => wrpp1_inst_n_1,
      Q(1) => wrpp1_inst_n_2,
      Q(0) => wrpp1_inst_n_3,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_55
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      full => \^full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 145 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 145 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 2336;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 146;
  attribute READ_MODE : integer;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 146;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 1;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dout\ : STD_LOGIC_VECTOR ( 144 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 145 downto 0 );
  signal \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\ : STD_LOGIC_VECTOR ( 145 to 145 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair160";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair159";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 2336;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 148;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 148;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair159";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(145) <= \<const0>\;
  dout(144 downto 0) <= \^dout\(144 downto 0);
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(145 downto 0) => din(145 downto 0),
      dinb(145 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      douta(145 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(145 downto 0),
      doutb(145) => \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\(145),
      doutb(144 downto 0) => \^dout\(144 downto 0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_2,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_8\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[3]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      full => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0) => wrpp1_inst_n_3,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_full_i0 => ram_full_i0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_9\
     port map (
      E(0) => rdp_inst_n_2,
      Q(3 downto 0) => \count_value_i__0\(3 downto 0),
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_10
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_11\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3 downto 0) => \count_value_i__0\(3 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_12\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3) => wrpp1_inst_n_0,
      Q(2) => wrpp1_inst_n_1,
      Q(1) => wrpp1_inst_n_2,
      Q(0) => wrpp1_inst_n_3,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_13
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      full => \^full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 145 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 145 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 2336;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 146;
  attribute READ_MODE : integer;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 146;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 1;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 145 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair148";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair147";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 2336;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 148;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 148;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair147";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(145) => '0',
      dina(144 downto 0) => din(144 downto 0),
      dinb(145 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      douta(145 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(145 downto 0),
      doutb(145 downto 0) => dout(145 downto 0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_2,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_14\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[3]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      full => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0) => wrpp1_inst_n_3,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_full_i0 => ram_full_i0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_15\
     port map (
      E(0) => rdp_inst_n_2,
      Q(3 downto 0) => \count_value_i__0\(3 downto 0),
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_16
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_17\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3 downto 0) => \count_value_i__0\(3 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_18\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3) => wrpp1_inst_n_0,
      Q(2) => wrpp1_inst_n_1,
      Q(1) => wrpp1_inst_n_2,
      Q(0) => wrpp1_inst_n_3,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_19
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      full => \^full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 144;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 9;
  attribute READ_MODE : integer;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 9;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 1;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dout\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 to 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair184";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair183";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 144;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair183";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(8) <= \<const0>\;
  dout(7 downto 0) <= \^dout\(7 downto 0);
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(8) => '0',
      dina(7 downto 0) => din(7 downto 0),
      dinb(8 downto 0) => B"000000000",
      douta(8 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(8 downto 0),
      doutb(8) => \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\(8),
      doutb(7 downto 0) => \^dout\(7 downto 0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_2,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[3]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      full => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0) => wrpp1_inst_n_3,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_full_i0 => ram_full_i0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1\
     port map (
      E(0) => rdp_inst_n_2,
      Q(3 downto 0) => \count_value_i__0\(3 downto 0),
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_0\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3 downto 0) => \count_value_i__0\(3 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_1\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3) => wrpp1_inst_n_0,
      Q(2) => wrpp1_inst_n_1,
      Q(1) => wrpp1_inst_n_2,
      Q(0) => wrpp1_inst_n_3,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      full => \^full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 144;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 9;
  attribute READ_MODE : integer;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 9;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 1;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dout\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 to 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair171";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair170";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 144;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair170";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(8) <= \<const0>\;
  dout(7 downto 0) <= \^dout\(7 downto 0);
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(8) => '0',
      dina(7 downto 0) => din(7 downto 0),
      dinb(8 downto 0) => B"000000000",
      douta(8 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(8 downto 0),
      doutb(8) => \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\(8),
      doutb(7 downto 0) => \^dout\(7 downto 0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_2,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_2\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[3]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      full => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0) => wrpp1_inst_n_3,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_full_i0 => ram_full_i0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_3\
     port map (
      E(0) => rdp_inst_n_2,
      Q(3 downto 0) => \count_value_i__0\(3 downto 0),
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_4
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_5\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3 downto 0) => \count_value_i__0\(3 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_6\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3) => wrpp1_inst_n_0,
      Q(2) => wrpp1_inst_n_1,
      Q(1) => wrpp1_inst_n_2,
      Q(0) => wrpp1_inst_n_3,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_7
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      full => \^full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 137 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 137 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 2208;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 138;
  attribute READ_MODE : integer;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 138;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 1;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dout\ : STD_LOGIC_VECTOR ( 137 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 137 downto 0 );
  signal \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\ : STD_LOGIC_VECTOR ( 136 to 136 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair112";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair111";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 2208;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 140;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 140;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair111";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(137) <= \^dout\(137);
  dout(136) <= \<const0>\;
  dout(135 downto 0) <= \^dout\(135 downto 0);
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(137 downto 0) => din(137 downto 0),
      dinb(137 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      douta(137 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(137 downto 0),
      doutb(137) => \^dout\(137),
      doutb(136) => \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\(136),
      doutb(135 downto 0) => \^dout\(135 downto 0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_2,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_32\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[3]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      full => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0) => wrpp1_inst_n_3,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_full_i0 => ram_full_i0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_33\
     port map (
      E(0) => rdp_inst_n_2,
      Q(3 downto 0) => \count_value_i__0\(3 downto 0),
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_34
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_35\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3 downto 0) => \count_value_i__0\(3 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_36\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3) => wrpp1_inst_n_0,
      Q(2) => wrpp1_inst_n_1,
      Q(1) => wrpp1_inst_n_2,
      Q(0) => wrpp1_inst_n_3,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_37
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      full => \^full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 137 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 137 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 2208;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 138;
  attribute READ_MODE : integer;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 138;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 1;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 137 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair32";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair31";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 2208;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 140;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 140;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair31";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(137) => din(137),
      dina(136) => '0',
      dina(135 downto 0) => din(135 downto 0),
      dinb(137 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      douta(137 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(137 downto 0),
      doutb(137 downto 0) => dout(137 downto 0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_2,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_38\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[3]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      full => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0) => wrpp1_inst_n_3,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_full_i0 => ram_full_i0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_39\
     port map (
      E(0) => rdp_inst_n_2,
      Q(3 downto 0) => \count_value_i__0\(3 downto 0),
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_40
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_41\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3 downto 0) => \count_value_i__0\(3 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_42\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3) => wrpp1_inst_n_0,
      Q(2) => wrpp1_inst_n_1,
      Q(1) => wrpp1_inst_n_2,
      Q(0) => wrpp1_inst_n_3,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_43
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      full => \^full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 67 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 68;
  attribute READ_MODE : string;
  attribute READ_MODE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 68;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is "soft";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 67 downto 1 );
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 1088;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 7;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 68;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 68;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 7;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(67 downto 1) <= \^dout\(67 downto 1);
  dout(0) <= \<const0>\;
  full <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(67 downto 0) => din(67 downto 0),
      dout(67 downto 1) => \^dout\(67 downto 1),
      dout(0) => NLW_xpm_fifo_base_inst_dout_UNCONNECTED(0),
      empty => empty,
      full => NLW_xpm_fifo_base_inst_full_UNCONNECTED,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 67 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 68;
  attribute READ_MODE : string;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 68;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is "soft";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 1088;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 7;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 68;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 68;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 7;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(67 downto 0) => din(67 downto 0),
      dout(67 downto 0) => dout(67 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 67 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 68;
  attribute READ_MODE : string;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 68;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is "soft";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 67 downto 1 );
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 1088;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 7;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 68;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 68;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 7;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(67 downto 1) <= \^dout\(67 downto 1);
  dout(0) <= \<const0>\;
  full <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(67 downto 0) => din(67 downto 0),
      dout(67 downto 1) => \^dout\(67 downto 1),
      dout(0) => NLW_xpm_fifo_base_inst_dout_UNCONNECTED(0),
      empty => empty,
      full => NLW_xpm_fifo_base_inst_full_UNCONNECTED,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 67 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 68;
  attribute READ_MODE : string;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 68;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is "soft";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 1088;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 7;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 68;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 68;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 7;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(67 downto 0) => din(67 downto 0),
      dout(67 downto 0) => dout(67 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 145 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 145 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 146;
  attribute READ_MODE : string;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 146;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is "soft";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 144 downto 0 );
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 145 to 145 );
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 2336;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 7;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 146;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 146;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 8;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(145) <= \<const0>\;
  dout(144 downto 0) <= \^dout\(144 downto 0);
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(145 downto 0) => din(145 downto 0),
      dout(145) => NLW_xpm_fifo_base_inst_dout_UNCONNECTED(145),
      dout(144 downto 0) => \^dout\(144 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 145 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 145 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 146;
  attribute READ_MODE : string;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 146;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is "soft";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 2336;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 7;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 146;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 146;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 8;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(145) => '0',
      din(144 downto 0) => din(144 downto 0),
      dout(145 downto 0) => dout(145 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 9;
  attribute READ_MODE : string;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 9;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is "soft";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 8 to 8 );
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 144;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 7;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 9;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 9;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(8) <= \<const0>\;
  dout(7 downto 0) <= \^dout\(7 downto 0);
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(8) => '0',
      din(7 downto 0) => din(7 downto 0),
      dout(8) => NLW_xpm_fifo_base_inst_dout_UNCONNECTED(8),
      dout(7 downto 0) => \^dout\(7 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 9;
  attribute READ_MODE : string;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 9;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is "soft";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 8 to 8 );
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 144;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 7;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 9;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 9;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(8) <= \<const0>\;
  dout(7 downto 0) <= \^dout\(7 downto 0);
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(8) => '0',
      din(7 downto 0) => din(7 downto 0),
      dout(8) => NLW_xpm_fifo_base_inst_dout_UNCONNECTED(8),
      dout(7 downto 0) => \^dout\(7 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => rd_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 137 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 137 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 138;
  attribute READ_MODE : string;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 138;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is "soft";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 137 downto 0 );
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 136 to 136 );
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 2208;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 7;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 138;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 138;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 8;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(137) <= \^dout\(137);
  dout(136) <= \<const0>\;
  dout(135 downto 0) <= \^dout\(135 downto 0);
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(137 downto 0) => din(137 downto 0),
      dout(137) => \^dout\(137),
      dout(136) => NLW_xpm_fifo_base_inst_dout_UNCONNECTED(136),
      dout(135 downto 0) => \^dout\(135 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 137 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 137 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 138;
  attribute READ_MODE : string;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 138;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is "soft";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 2208;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 7;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 138;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 138;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 8;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(137) => din(137),
      din(136) => '0',
      din(135 downto 0) => din(135 downto 0),
      dout(137 downto 0) => dout(137 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => rd_rst_busy
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
Z+9RrY3WfRfCPZZ6AEZ5pkP4VuSeqQJJpd+HO30nWYTAIU+s23eRZKG2SURheVyDgDNvktbV0tUh
aV3v3wejAA==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
ZcFLuqLnxqc8UX0XB0pfnvbcLPpBlzqAB1yP3T7sNy9hw3PZ5dVu+3mKZC0dsz8pO3ikSlpTIXkD
aK6LVJbYNg6ys7eO4/qMxzN1pre6c7wJrsyZ4kj55T4Ja3keYJMnMA+JkPMq2dlu6DdLMcsG5AiN
N0pneJkz6Vi+ymtjUxo=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
drVFV0MFzym/jrWfXsSrJGtKRsUfnPy1jVA9lMMMUKcmarIChf0eNIkULMXtC240QmFMGtfat0Ca
8NdCoE2ze58hT1hAnVTy9BuNuKFiDzNmMtkDtynfh5XM5kfGg7btz5z6PZiSKGwSyfpg5Eg45T+e
cmTJaemIgY+DuP0nk8bZlu3x9HPQksNBaFc4fpdNbSk5ouFNEpUkBB5FO3AaehodIx0uUQE54QSM
OPUNw+sMZgrxywNHD60cEj+d5QsaL8AtkNxywzg++t2LK5ueswOuoiaedjfT81PGYaxCy0+HdJyQ
eEpLRtnbgDLljQU5/pKZMeWaQ6SkEKNOJCS0vQ==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Icdk1t2tx7MW24xf4cVQN8r3LG/BGsFth7PYoDfmhT833puwuFD4sIncNvFIaDntBs5El16HK1i6
ilmiSEbBRQgGR+7NaIK1hFoYot4x6llxfeGhLtzbGFURh/cdL8duVx9AoURGS+ngsL9FiocfdrR4
entvK2mCgHodB6Bp0bRgyrKj2D9g+R6oubaa4xPbEDjJUIRDM7BxUUEp3AUUkXzVFL3F+Fr24f4G
Jaa5JBGrKHUPm6M36ETFwGI+1/uQ5VDY2YsRavCbrt06eQbtDXJ1fNy1mjyE0SvdM4UfKtrlg4eJ
K5NIhT6NDsYY5e1KEvTYjkrFVWbAlAeE3B17hQ==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
URTCn5+8/DIfDLcJuvfi0HIx8Rw94eupar5QjSgrB6VQzCqTF4pqNPecWzfL345e6JQrhLh8jIrr
zf3EOb8TQICBaGo/APLhoWkcGZrK6dBSXXc96Zf2B5d9SFXucwADEZ1KZzzhqJe4Ye7Kt89tmpNN
YJxKzAhVhT21YeRQnJI=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
bKmtryQgQBwIrXnymmejllLqyFFUWKfD/sa3MrF+UW7LgTmsoqhyNq2ypUUb3E9dJeUaPUWyiSpP
/RfMNoV32D1dHo1d1JfU6OGsIUEcyTw1Yc5t5Jlr19BQLsd9KSc06DcBomeG3tMLhUTcTseHrlUa
ljMjFCC07TVqZjzheu8qMx/yqsEL4mBQPKJPMTWyvdYoNmhITao10Q+XwQV2jZEfJVlmRR8dvQeH
9S3ZT2vgNd3IlEc7n/8K2jTtTvRfwhBP8g/Vme2wpSnThGwhepgKj4qR62Bx+CIO2dyh/mfvExDn
01Fo6MSnHf6/ADQshkawztadzAri/DkmdZwf8A==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
tPE1N6vDflo/sxQOlDerOxf1q3Y1qlPYNRL8Xil1og/R8s4PaFW3PTKV6WMhnjrREDY1feVl9BoZ
kGe7FY7rF6sTEtvEuWRJVYD6m3aNIX3OGZ0txfYwKHPM5sMRUG1gOvblzgRbNId6ncyE9IYV7Y61
SO8sVq9kBBroKCS+DII+1I9N5KY6eaORsf16l9lFRFWr9mxZLDwJTY8F1IPP9ZBdyGMIEluAgJ9Z
RMUX2cEg8R4r+S19qfJnggWjIL2OJvUQOSJeqEXNVSXKbFCPz2T5ZNnC/2ExfQeQmzknruiioxZ7
kfl4nk8zAxL9iICOMMxcxOS75t+TT7GnZbHn5A==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2020_08", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
hvW2ASnvfE0uIwH0j1mdA2GFJ0Tcuj7FACWUllu0lW0QP/ZvPd763LBKNWBiZiofjD/aIgU61Wqt
CBnXbJ+67Va0yPwU28LuFMeAP4sXQF4nK0LzZJaGKqv6hHbOM02aygU1NGFAjAUxQqI2SRBdtCZE
7a8zc/LWU8IpKeooP7CVuXGYXK4HbgpWXyoAE5ZdoQem6wESvHgcGxaT1vIHdPxdnIn1gwqpPJ/J
3Kj/QQYGfPIJff0xCCuZ3ysSLsWjrZ0fCzprmipVvIkcLOgbRpd1ALUCJuQ8zFhlweUXll99chEi
qIqkR1gdf5aH3sBDx1MaogNus+j6jQ6MVZdU3Q==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
kJgIH/1VXUIQCY/XuSqS9/1/WIwuTyFpKBrg088WVD4eUIMQGHYAO8XiHD75dQnQYcE3KCcaQFIW
/SUUDG3JPSkDQVY93DQUIUNioHSghgJ0t7DHRHFKyqlu4rSql3halUGBq4gPgb/p0ySD8z6CaONA
02nLeTqgUdc7p/HbrSDiUatQOfGZMP38u59dB3NQFscUXMpUohMk25JZrZNf8ArL4rpYCOaoInHD
Rq4MEmM4T4dA2UsrHbnuMeO7HAQG+IGUyoOpZN2dIbWlVaiI99dAW2AMJs73lcU3FKjArXel6b44
AAr52PKrUYEkymIAyL96VQ2SlxqQD+nFs7aDKA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 234016)
`protect data_block
JE/jNNFuof0WfTuKRk99fy3D6jVwgr6zyU1tLAF8B1T9EhDzBPPe8dR4NhIikfKq3OCaSIdcHNJk
NsCC8lFDTHg8HiXUAhGZRzSjB2J1upeTJtXMyFBr3NIC+Lbl8c3t6F0vVgH6ncAlw9vzIp2/EMKG
MhvppsXO4UrJVOEO+GnA8+sFy0AQ7DDzlkV/OGF1usuZH2kS8WnhULXGh/YD/ntXW5Mtg8qEOZTc
49UlhyOaAiaIOPe3sUxi39OY8OGBtRH7ixuMyCkuLPVuhX0g3BCDTIiycAtcyX9Blk6NOkCpiIV+
ZUxSwZjHRSgluihHK9etEMqKIPCjBlC+wHte5M0VuB6/96xetobJU13M+wX9JJKDYum672qWUlvT
R62GYmrqVlMItzzDj8wr4RepXVRpU2wbgcjXgXpE2wNeCFNfpG4YbmJmSlCSIBT5HuKIXrirKovn
QQqIcojpfRE8pdzMf6FK0eeRYw/lEIH1lICj5q/GEWlObx5DzCVQpt2sVEcSP2oa/BbCTLPI+QV2
asjheR0T6M0EtgthR3j7CUkZpgXr2dawF+TtXTtamOJIQqgjQGFLsNgLzxwKEybDI2FwaNMEBtlu
CKrvxlAzuxPLKH84HDVQdiBvLLG5nCzFgnwHz08JWWeY+LrTvS2+7QjrzG657Gc6aHENrg9bKhFs
BXctS40ClhAoYE1XzNYxbUsE0Z0mxwqr/QOrOfxKxkftn4GWlG2bpXj8a3+t/dEpe11opJ6YGqIX
FZ03eeUEyrSlzPeke547t/as0J4Nf8xNvFgenqpDlAr6uOMNaG1yF8xe0BbWtNXR75+fZb0dd9g8
xDeyPGTswh3DbKw0dmTtXU3zcwDu6B3nAvlZqrJEGXw3Yd8YgMYdHjPxJvkEb6pIdXpZjWS3ZYRe
1JBEyNiTi0xJKyI/F3o9gqKv0jEEdm6qbpTLJBnjbVWYLlY4uoRziCCx+DyRhdhERYL7u4DglDHY
zg1tVwDTQ1JqFCuybWkhN3n5Fb4aAYYpZRdp9wGzW4oIQeXrqy+g/affoXPdNk1Bo3vvP5xU46Q1
O2QKgv5FxlY/rG2h8U4VaIlVwof/TSSgE7lbT/KirW6pfOfCQUOk/9ZcWnvRxEvyPPZbcr72J84Y
L3JiCCl/tWdWnczG7f7/Eg8G6YI54Gms25DClQ9g6C+5AgASvoSHArnH1eeAmSELti4sCLHgdlxq
lgUQt8XdIsh+3HaI6EeIzqWCB8hoTM3nLrdE5SPMqktEs5jP855I1qGyjnEG4tCxAk2CYI4OjpZN
DotO47/iLaiIbCvcS8aljignf8FifSd9Iev8gg+3XFnMCcvz/jA7aST43b0VgxObsHjHy17dDcha
Gtj2tnIirBjMwwe669XdeIkO1o+qCfg9333Qr3MFQOwI61DYCFt0h3lGvYvLTEmmgD+SbOysRkws
02RXt3no8Q636CdE7uWy4Vvnd1mN0eB4xVpEf0sZRXA/L9WfhxDzlhwdFSnv7FuFLl3rxpM5/Wmv
UTsMTrG9Q64IiEyeBX6Y0J0kWt0LP4BvFaQt9qrPUutWRv2XYhyD1XcTxROp3aZSTNJuRGbch3KJ
YbADKjQiFqtvVXECXe8+1R4g1cGqmJuXhgkp44sKYQJjZlLhSElxU/oxyjtwr3PuJHifMmkS28Tl
mXQCL9zAszYS+rReHu4nP9xGwf7yDgUJ5X5MSsZmt71rrj9zv2BQA1qFakbuYDS6LdGywTUu0WPg
cQ3+tjPURV/nJW/J5q8it1VmrUqZfMAmtrH9sL3KM0NhgwyYLabw4AvXALHJbtKoPlTKnRq7IhX6
5QqVxruKsxwF3npIsuCpQ6ptwOMf1qXY9QSj23DXmYmS6tcUTB21JZ24ffDjDuC9cy+ze3vEwVEH
lVbo0ApaJwQikH/fk5BIY82llTnW51GnXctqg8nRTYH/dLPZdBcQKOFH9xSOzFsF4pwwNoEyxE7t
l8q8jiQb38OWfL7QYygAGD2wKvmH/yx6OM32fDuZhUBp5lB1XuDAHCDz9chJjJAf3ZEyy4gYIwei
gUAI8Ogn8PXdybx05LXdA32CoKavVCesHIwED+D177ISb57Q6RR0V5Zsorw6PnNV/UyMGvK5EGFR
fwCNRxMwPgzvZkHlRKiRg1BS2Vlc4XoT0L6X8ow/WaRJ0ZRIIyMWhX2SWk6ZTOviXVJ87uizSlGr
jRmC0rwCpC3anaX6RWUoSrOe/Dz+InSlFiaeIq2XgEpop/ZFQfV6hrHQ1MhOIIcaMcSxC68+swA2
BZE0kSV2SmA3iArur1+LtQmyV7+h5/pgonmPpopsp51PLROeZd129KqS/yXx9UFAPOYu7Ugxb1eS
UGfVc2vgUGe5F5BBTNqJzLVOqQn2Z6T8GY+oSGd3y3CKP7rjYU0Q/lSyyW1UjGrSwsgkdHPKFW+4
DvWzRbG7bblezzZGDhrYdxpMBswCgu6zVQCv94LB1o7Kew3MFy4TFbpFgqu5aCd9ze7hCbQdoDVr
dglCl7U86ST4OM6QlRrstLtcTJEj7fo+Z47SdJ97rNLFbALVul4otnocHdwIKPtNBEnebtjDBJKV
RWExVNsGIyRbvcYLrhzxAKZP0lyWrBz9+PI2ARmaD+M7LEVFXFBq+vWco8hu8ngmjDPkZ1ZNbKAe
vvoEQDgdneZK5te3szoJrx4eA06lEBkIRES+p/6/KOEYA9eqdl3oEihRasRNz3lGZ3xnS8kS514z
35JFlvazm0CE/hk104VD2FCidkWEeL/MClU6AjnORKsFZW3ZTkd8AFbKGr15pEIRE9Q/JtfjXDOl
YyoaKsJKzc64scsNzUrLowpMlcTPzr4AU4cii5n2ktKERtgHJ7CLj5NbqcvaeRi4k/jcPul4ioye
Kiv4kxH85Ba83OWGEkXtIBzLnUuoYCOWOsasEbyH1G1WkLoE0Z8LZVMzDlApRoEJEbsok93hQw98
cpVxa8Wggsug/vxkTibOytvwbW9sr4Ya48rosw6PftaUsgRBnnyIIMG15Fv3Fa3AXMcmIqk0m6cG
RpvwOOjJ0B1xbEgkaVx6oz38EV4ifHfoTcnZC3+kTNk0jJraH1zpEapwcY1ZwjTeZL0mgQ+PLyCd
87Kwkqbx35CMKEjTYTrG//PykjSa2Uq6e4HAdGFpmTjxue07w7HfBnPIggNxw/jAsx0Rrf+10lO6
MYQaSeYCa1DJTLjf1k5thP+vF82dUQ58QMMtl8Bngh3bV/yMKPQwxlkWav19uGtXA4Vrr3fbmdf9
DvVqIX5P+A8MaQnVVRcQtVMuVLAOGZV0c6FxSSF8k/icEq9hlD95ChWS+Ovf6kN1TKvbTH39hGHT
IlT76Fay69cCH3IhHpThKh53xeD92e6lUOPch2BL99Ckwg5xIdN/UMxqdkUNMJUsLqAnM2mpa+q+
NBpaw6PiQaRK/OAaw3RP6UweqzytYjaSCGC7RxyUjlELUzxwd42djaTQ03FI009aXOCEim5R9NKU
gKemWy08PaQyH9D0ax0T5NpkA1+hh+SqrivfurZS9k74rZDjJ6/UgQ6wyVJDPzh1WaZmKGqOB5l6
mLzB8+Ipn5tS2sfo0suTlgOAZiBc/Vopmv5p29YGH6U9iQAW5WuGeLZk8wolP+oyy4XiIjnH2jMi
AH7i0JeWA0fStpdQu0WJOm5ZFowolTtoewU7u/wocKH8f9qsj0Me2aqWz4QeL+KQRsW42ae/DxC4
6uubpMZxeJmYf/JRIkNBnpkIFijo43VCyWb2ehiBUjSsmeGtfDpmyXVswnitCT9EeIKRlL6LkovY
sFVEOjgWeYqBItT0A6jT1Ec+3sv06oL+Ib4jKH1+qCrHmrw4Xnmh3amkWd0aNAG9a6mi9eonQHuk
JDSN57exuBAstXA7nPQtbk8Rcu4Ew/y95XqqHDBfQrzIqEi2OyXSqcyShAg/rJlKSP1/QEQXZ4oU
G+C87U1aQazT58U/2amYtejtLa+wp+0ib+fw9PWA6K7HK3PoEj0emE44WlhNQgrzetdkiSSJbWrY
pAYws91ls1TEp9YZKrNCvk8b4qCc5Om1EmODek73lc+sl+cRvDx1m7nVJYQ6nnkQQ7QjFc3NYpDe
w+TG8ptA5T39rgDnF4OeuKKAKiUAzKSrbPmOz1oAOcSqAnSfbtqXNXux5W9GZfo7nNupcN79h0G1
MlIQp9CAaiqomnHwq+4rUSi3BUcx9eTv92mM13QAxoywXxfdyKf48cuWm6seg9zr5fmJcmkdEXBR
xdU9hNVTiIUS2EKRDmpoDa6/S+UgRZ6bOtZdJTVE3NFKndk/UJ1Fz9SgmpeDZ6kbopD5k38FAhbs
4TFfHgsOLDidmDpqoTQPhyq2B8Wbs+thhtm8eu3J4inGMnV0uxfJrB/BRLQn3Vs1J0b4sMogViLm
Np4roudIFbWVkFkIZpI5219FWnda4Y3qAmlMv10Nx+QcwUdt8gmBVCfolBG0smmoCwdSZeF4oD5M
85B2zUZ3rD/cIIw1IdBjaI5PmB8GPjao4EUlmSANudb7dDlS8XN2e3FNONfELWStHov2Iid9Rlos
4pkToMQudkwH0amex6izb2St6v0KzuBBCouTSIB9oQ1Ng1zwnQsVztNf1KQcNkHxnxznCgeTiayE
IVHo/g6E2M4n7Xs2LjOZpC27eCcjZpqcE/qog6lIye4issAszlQLmT2CbGbxFtgLHwV74XOvQKKS
HWIeLuO2+EXguvdKoJDJS96a+apNJJ/BwuMNs1vAcmT6KBuHzRypeRvcJ6295l6xMmZI8oWWMHhx
xaYB4wqYn5uyzkqNCFaNxmKNVoSjGhmvNWWsxHBrHuLo2oFiJBix8DyF/AQZQpdAMRJassTqGUhK
hBqm3FApIQsB5LzGagNm+FPQc3M1TCGpeFtk9MvJEyG0XL2AAeEbfvLp5B7DFJMG8GDhdloZvSxt
5PvcB4lv9ZL9U3ECI6gwRD4I2KGMk6GfctiKrZ7JcAsfQ2txmPS5TVApuX83YVGLUEzK1pUOv13i
ukk4oF2TmFpqbTMAuntqQO6qGapX+rdulu/zsLRo6DShu7TUMwnvdi0CQpmBxI5FIOVeTn5LuO58
C3h5A2LDh2D1ziekLuagAPttMglAup/fWa4e0qVZu/6O0cUouSG68O2ccAOhiq4YRzWThjVyL/TU
E1m+jstWLLKii3o0ORwi0Rmm1oUc8k349vz+91OjIkTW2J0bn/GSm6DEwXl2h3qTiyQddQcHR62v
995blarJRsq6b8U/akrEbtu8E1hkrjf6UC4TJyCRhzLnDrpQCTTX79foMdvWrwRP9bGUNHZAqXRt
1gXXs7/JfBWF6R8QjbFJriTT81hwK7+lTK1uRcyD1zUmv2GycjMmqCBfkCdAbCYpMaUuqieAYVOD
XOeY3wzDrnSoI2Rq4pyYFDlycQ5yRZl8Lro2HxF1W6FwRyX3BL8cSdT6itONU/IpbyS6U1AoaPOp
tFNcwyam2iYPmtwQOqTgFFvumS4EeXrP018GWnacQMS1tLWDXNYCpJ7jRol+7UjygG8tx4Wf+ZFg
Y+koKam04UFGX+sP7ipb8pXLT6Ifw92H48b5NX7qEamENxCQcvsDpDL0ZuJJ9s+207KJU62/EnaF
srR+mB0Z9XU7HaF26s8fDcuOGppHomvl7xrnFUnIV/S7+8O4Tq24d94bm7ruzi6iuv/V8deAjQM1
81Il7mhmHGULLmpyf4nOSpUvuMGjwNclj6AEY0UJmCVwRtPFrUxZ/cLJQ5Sw92K0MGaH3ucefrOk
i7nWJKQ9nowbfL/k7gQYCcN3Ph5vdbYTpl91or/f0HYA52kEd9sQA6Y1ECHVHAokuT0uWOvtd8c9
8yFDNcoly31mqmT5ZRZ/+Bgu9HIGrAcXT2xisBnVkzlG9dQTFdDgbiihOIkbbHfzd90D70wk7szc
SZbPke63Cp3auACc9Xf8p/FtOckDj9Ip+MgTk6LfLvrDqiU5cX/b0XF0ev1KPzqsredVEnsW/PWG
6Yf5qzDtXaEyuhoVuFFWW0C6odGI951WiKz3O0masltYL5Ahe9jjY8z2fXJcenoTNo3+u7pEbA+K
rXg+UIZzBcDggC3Zxp850PnDt3e4cQd4ecvUIi9hqgo+kgmc2PNLNwTPPF72br0VXO+SKkgiXKqg
G6CNaBrkxZC7QmlDOREcVFm9JtTCvagTs4+Ufpi/5hQrHqRbDwKzFTsjylqeZm88ni5TJ7z6UcxH
N2hrKn41PMRKXALq4g6KpMbuGVkrXmOtgfipVl9o2K3WJw1Y3SJCDtz31FzjPc3QLttnPTnj/wpI
lG/AJZ444awdTmp8YdHcX7ZN1MT94qcsFpLl3RyrYAczeYETioNWOt+LKH/KuOKCRXcMTGlPokdF
ZWVgX1mHfMilzMvB6XHaU6YuHxCzSpJl7BRfhnVVoz7hOp/tfy7PdVnn+aIYptrKWkHpdfSOtFQ1
/7r5jWEsfVfKoHfLOdTflOO9enGP7JPqWG7slTn/KZigg4eWyyisi8atYuzazw/7KLducIbE9qL5
x6SuRKq8BLSUEodLX7Nz5E6mrQXIKamovk7CAioeDAr1qdu1g4bGkhI/drH9juPjd63/pmeoHZdY
3prlOhd4LKmrZ7Ll46ofvo1NgenbTlTesVNx2CPAzINhvyIoR0j8FqBW6Vwe2w6mFgvyrn61hDYH
tu6TKAOgz/b6GQSfv54Fc91zju1PC8eLEDWAa7caG4ozjdIeowW+EAuu5NPf31qHWV1BtBu4uiAE
KQWxyYf/SA3TIh2xwM13dSe7FRpwpTZkIGFZlwpQRFhaSlErU+27grlMVTod5msXUL3emizJU7jW
wqUdxCIz7HtHvIOGMr6vncPo/Gyy7R6xcQRTm83oY7lCi1Stpb1T7jlS3CB/5CA5F41PTIbRF1/v
2Q6xC4hmKHDVzqaYmouBxYs0z22inWw4AEB+kl37Xd3ntD/dx2HGSDkd9G55iDvRAv0JGrxcZ242
AiGptQU7sEiWl8Ub8GI+3mhZa7SpwhXJDk71w4BNa/0/UcF7iMHrFVZGXnB98TBN1ZMRlca6dajp
YJLfOaepTLN1NKhUDPDDJtJCJhcIJaGVZzpRFFlAJZjMNxlA2f0rCgKCmfVopKowqX677BNYmV0N
G9krmyhv7o2wDVuKMeq1+lUfRP0qULighXDBxSi8CwWmIP9gckZM7di1DW4kGL5CEchMd2xA7bJ2
drWdxwaXxrIUxAV2dvJKdpPO+84QRyTKgv7SgpMyRAO6ubu3waG+lXQ7lAtCBBRICZ2WBsHWBPSW
IPgQHBOiB/bBc4T51ChLvrFeKA1uGF4TAIGbntny8KWgoY8UfGX4GinvoZ/Q4WsIzHPpdB89rSbh
8SgZeTdwjBjzyIRzvkQNWvthr12MfWWLW4HiN4kheM51CO3sKbaGt5jbSwhU6Xteu7bPb/jX+ItB
Hz7EWnLoZ7gF6ulUtbXk3f40EE7z1HRmG4dnC9wsEi9/u0zFaf2w/sDMoHHVlC0CEp+Jf/EovtFs
Axr0ast+U6B3DVyjpwe48GFqJyiWqxmnR8PiHXY7o0XbfN2SGdr0Miiv5pEpXX46gbtiJ11bcdwn
beNHjvkxVJ+RfBPYcA2Gow0RJROxsYBM83F5eKIvzGJoBfX2unnktH+URrH7jxCBKFGXqKTi4UTW
uOSJKpwfCrTbHz/+YdpVzZ0BxAtivRcj6wyHGYeug6/oWMFI49tqYuarh20nfA+IxcDrUuPre2XA
RADzsn38CpwLdK1HzUn4ozZjrrtvqDjjeeBCWGOMto+uFShu6wfXllZs1IjMp3lE46U+BOUMBaq5
jUumNBveACb+tKF78V1aaqk1nkf17MTn28Av1ZZYMr9JweFjo0yO7nXLXvAw8Cb+5bCyCJ4iI/0s
tYAq/iWNZSWKiCBsf1gUeO5ghTMIP8a2AqQipDYVh+Xgj1ZqVkC8P0mLaxSt9KZG5MeYuxIAMu31
iEletHM84znhnAvQReCZXT1x7hpHaLorOUR8YHZKBayjAvf5aJunljQ2/OWBS9N8xzK3uYiejKrE
W2UBKPsZjkZJ5yMZuZ4xGzALy/4eLSn+BJOyKORQeTseuv07TIC1VheX1pILF3dh/9CrmYWYokha
TzdtJgOLgdXbZuBZ3wi0SHVF16KjEiYcaYrIcicZOYUREt7ZXWjK2xakQYKaouiwjMQWciBGIRVY
SNQx9BNY0DEeH1o6iuWqlAS/u9DX2uY2W77Rk/8BC6NkRxbeNeJz9xgXMvauBXebwFGmR3NtAi1I
R3uQhNHrlDMO6x9eaR2F8dhj2WlygyhkL7GmHTidfeNw+gJrpG3UAwxUh8F+qQ51O/8DfFmSrZZ1
C6G6yTzLj/e3ha7aGJX/VKo2tuKamcL4mV8qLMKMbVMURkvK1q72Z4AGOCSbCBQ3FXUxI3+xkxNS
KIHSB150g5SGyipJCG39fej9sZokx/+SkRFOpX0o/Kk1Hox9jTmEt+xDPo9GUKLp0FVF2EK0RJI+
htKIOxB7T/k/+WmPi2LMHz0BAoEa2ajBUs+2uTpRDch+Yg5PTnM47sM5YY+mJiF5FQNiSuKE1yI7
yBm4bu1b93Ja4U9h6R3YqnXf0lUNtpMpHyfwx5yWGDltohfYBkJAUI4ldvv4w9YLXtjoVmZtA306
R/1xU1ent26VgTr+uyJ2/ra7dvpyWC1SJWu+X3LmvBKEn6hp9YAQo0X/IHqDGUFe0SxMjeYJpO8d
85epq44Q+wFITBNCS/qnjkqyaJXOL0iwmJM4KWLl9crw0UAFSfhuJl+sXmXgofyOvLfVba4YiKkD
zp/ITrTPSdqqJn/oTHHlS3bGDJ+xp9y4jZfMbfnLTq535tdc/Y1YzNX+zE6S9ATIkVnILiutqEA7
yf+NTTzEYF8WripjjUO4AJ2UtE/8kPntPYKnKvTXyR865rZ/vvD7o0GXhaNQpZg3Yd+Z6STV/hBL
WyOr9c+isekEgvZDdyYrD5vZn85M2maW65q7MOwbQ+Vmrt2/t9ZCIX4gA7oAUYa2g3EIKotPpn9H
THjN+8ZgD7ZjqY9FW5DtgyOOJB+310Wa4rirrtH48ejvk0jrf7ZpAmx0RtlE9Em9wZzHx4CUO/tc
7vbOJiD6fyjjHzxj/b1EwgYoFEH2Xyu6XbHg3lxcPr2VS39+C9M7D8BaKcYTgf7qpUgiXGcEgFiG
0Ye2qxcUTXmHwylzWuoYZMCzamPqSUpkDDtULWDZAxG+Gld3BZzhN3YWPqMTJd8fPqQrGk8eAogT
3mF3U35SDfme9+POn+sheiwkS7Jh2wuB4wJsvX6MRCy0udOcG85fLk0/G6qBlHhiUB0d/Z/AitV9
Kn8yZE20jtzzMD6Od5Jad7VShnsJnm7QQONFcb8OtmIpqSe+F2oi3HyySBG5jvnVFTtzpV8egsT6
KMgMMh2DaaRt56GvpucXyloRXHsCaebc8bE+STGS9JI7U0OZWIRePXS8DPSzayc3IScDnJASy9nV
pNvaZGCcW4P1taWa4SFnMv0sZ9DE/w55AwBYEXQdC4RKPXXOTBjCm6KR03GD8DoBSegHCG2jAYsg
tzqzhXLo4etR2g9W1cUJk8/e5M9SRj5yw8R294GKQqoLot2FYaeZ23CjZWGHOQogvWmaNY4a5jQT
47yrChOuaIysOoYVzaT/DjBYABu6X8XQ8p+MrUEAEKM79hMpMWaAOwkeNnre3EADbf0cPhL3vm/P
rdFx+TdAJq1CPTs5eq/tFnF/aSTuNsXCjCXmrYgj3d8NQeXsQMvmABbdcLoqGVdWyaXiqNBu1Eni
aRpmdyEkigcUCc3UFGmk2zKtE5Au5mW8W2Pv5bZM/J7OXwRT7iD4jPpOWtsFxbpEJ2aZuOt17gdA
aEGzTTkQ4CF7scx+xiY48L8ifLiK0oN4JR623SGgd1I6M13FyKwzD8otYWPx6DV4Ve+MYVMdHlnc
1lqsKPxMB9vI37+JW6G2IfDbt69hpdnjM6QNlhXt9bPHIAvh66olEk8tb49Mxj3IJSnBMuXyRpev
BUN2n4GM8GNlPg1xpvwmv2d9IdP3bXZWdmuyOX2S5x4DJwi72wRg3oS5Cmzx+qwoIDlh7O9LHoFt
aAS5rdDpV4TXIM4QlmS9h4f9Zb5S4td0yeSApjhxgeJp3drJ1sJ5xD0HQZs6SPBAPxPYmBaaDYcp
xcAVM9mi2DgLxLltZL3LiFGNiSfafIQaUrGItHGtTIFUCQc1ETqW2FlliwPXINzgY2+r/samPuyh
L3JxDDGV/ZC4kaIqRJngfgaSEEiDqGsxFLf/b83hpLNtoSILdXv/kC9bTXYQ21neMR6JleIOzJY5
hY7al8HDBQx8H9QogTsRVXZ5eVi2v/zBQSEA+8cG1Gwen7q0uXEWeQEm8mb2z8L4+/XG/hHKxJaS
TO/BBLAxYhSDHpn+S1xe52ffQFVSWZrY/h4T5NQrO4mbR9dy60zRVVnrTRsLUYLS57DM6rvrlHiC
OjNfSLO0Ca4Hxyo2mDqosY+SEPIdhhSwxOpQVgk/9Jf2KYnVID+v4Dbh70UgpeTQXCG+agq4uNoH
djjzZIp04e6fHvBHJ8KpuFZQG9Lk6LRHNdfrCgyoyAOcgI1ou2VteVWfKIQ+9UtaUyc9DOPQHN7f
h93F4+hPRZY4oPqjGuOg0T0wF9NzcuY6lcbbK0S0nQ+k5a49/IJYZANshnqdIvVcbh8PB93jEGfL
rSRmrn5QF9bJYoTnmIAjEn+YP/OMgsxKoapE0aNyn9awidwRutZBE2yeTOkrWI+ZqUO0ah0WZJka
D3l+7Zm/9qXKP9OEmKyagd0EZ7oQNglFQlSKLrJGJNj11lotabSaCrgolLeZgxZR7qFVc3+xjzPM
ony78od+alsWxbgIuzoT76zMXxRyBNN2GWKVa3TEKDc1L/6qyDgu2KnJQZA8hrJvJEZYjd8oXva/
C6ZSNepAhlTuqC2JqbUyqTQgICR1iAZd+4TmL0aqQy5bg4IJdSVvaIPYn0KZ/99zlcbw3oAKXN/S
wGuT0JagekbcBaNU1BdrVwn8Tmm4pmLPdhorKoIXQQsncu7tAfoyeC5A1HyJtU0rIEpfHbbAKGIC
9Ia3ycUW5HAtMulNCOEct4Ey0G6u4onTgU6do8KhXpP/NGl/Zc/IP7EMWbWHu5rmt5QiiWKc+Ogb
9NSD9d48TwDVgsHFkARxJz2qHF2dkwhm3k519JFmnLgRPQFEfEfrnK51zpWrvXrzaVHO35FXish2
mebsCYV0AXEPwcophYiRhEaC5aOqKKOz0PhT4HluocrppcGkPdgyFQojbRbR5lzqWLppbehAUp8B
uanwL+3B6cfmtkqaYippWn7UIdcr4SQxHeKvQFm3i9zJIsREHPy/S/85IJ9aSbu1zK1EhjyR/jgB
TGR8QNCIVTx7fxMixjubalDe+oabSsauG0xxONnT2V69wziyFJQmJE0LgoNwtC02g7jOfNHiMteU
ewUlpmBkdzqDWUBrV79A+U06GfdSZiK5DI9hXMLiITjGe7+oJRz0gTvCUuOk+EJMF9+rcp8RrcLc
qbqibbtGjc8Jw/kw6SsFwY1HsGIbqyCXiKDGcaY6s2W7qiFUixySpIikcyZHyWDyFHNareNbsqNM
vAkeAm776l32N8omb1dn6VFkPaZ45Wpz6D6pZEI1BQ5b/4qwZ4mS+U+vtwG4HE28c/LRowFPUjV6
cdVKE5Jec0NLdwC9N9Mnc8UyrbYkB+j19ozcSZ6wyAtIa1ZaUj+QL77gR9KaklSC0s9oW+YVGcTj
CQ/CdRXkEeATzy/JIiaPe3v3esiAL149iet0ad9B/XFDYU5Zx7o6AqpE47UjEPlrUeRnKjgtanII
Ha6QKoJqn/gRtrerGyyvFnACWN1hfQWrweo8qx5GEktRhfp1ALJnEWeFHuoT6y+fG8IIttlgvYHx
TbOIT6BQvXb5tDlJcw8VHAioUzk1vrptma16lUc1VK2T4if2z0YYfxsRhfbibFbU6hSAWgwa/atN
ZQUbBCbnIS2DGfjvCyxrAcI2LhzWMNUdoiqqar/Va+7GDsBpqFh0peWuqXN/r+A6tjUYJitXX3E2
6YxrO/DzVw8bKatoJyW+p3bx1Hbxbk/ujjEUn79p4Rq6Hcok8XT3Pa6GzRgFSYxns8XZRDetFPYC
PxBV7ax9hMOHct0FXMmpRpXdITjkl4ZY20H/YK8+4LCEI3RSoSS1gEYH/2BNARu3z/bx3mnmgjp0
GfEBqkcvvPQRhTRnsn3hwpz+8Q8b/1dV7iqxyGONCtNih0XG06ZV5Qeo0LO+LV20AdMBUk1d7evm
DE57WP3EAkXdW8QtrBMSmRmuN8nGC1+CVSiYbJ8xNAlTI5CC3i3571tUyAXDFGtib4jiSyLWNK3E
Wy6vUOKDrU8Ks1AAjnUc2QZU1Km6+AHos7i5saQ+L9W5fHGQitMKb9ZUfpQp2F8E5oHjxSuUeDZT
P6RuP9P/ieffK8zAmuROkErk0UAdvbDqIcJh4h9D/6bD8fBE7HuacsdV/07Lx03IkMf1K7bHBPao
j65lMXfPkFbKELqzni1C77yvj4ooeGbgYV+htiKeVAHgA7+iXnsv29sTcofAQl6TKKyU5XsgfEmL
mmxENpDnxoHvIvFB2xnlwNvrJN6GApwgTDQ0zfsF+eIChlp30b2Brs1otDQTZJtBNOe6HexNbC6W
JsOa3aB+mOgTMSZeV6n7Gc8KE9TNOAYUkj49K7bEW3qKktOrIoh9kJpsVoXOYj/rFunRkoC9/Vt9
Z3I80/4I9oycIhZHwBKE6vD45l6t79ekKEALDZfk1uCScyXW7T3IY9pwjT4rNZWyPEE0xU0sfKRA
sDgw+tImaCWlZRu28+Zw0LnlwmCrg1W9iDpuPevIcruiHcSIXR5NtswCh1e7TrgM3DnCeVBHhdr+
D5REqCjRv0RlnJkCPUZyGWJ211qf1g4lmNm2fAk+wp0Jft666M9MIvEjLQDuAv1YhjJhSnlK0pKY
rfl/2kbGI0EgyAsRb2Hs/7w9mbrD0cCNWNlAEZD/CjhaUAYvN1eruiUv4sWKwRT5v6ZX3FGsgIj6
v8GM2/WVFJLNcT1Lccg76O3TmshbKsEeMfPGtzG45QsIDkbs/gsZ6zYMz1Q8jAaAcpGpgaEWiXx6
BuJNxWwHGzx3rMqNvs6QrOZSQvViYJ57aIM0xNRBFXX5okHHdjngWx3GAGEWvGYbiZN4jyGpeG+D
3ojd68CBkEGn+lQ6u9uhaDGOKnvXnvWnukMzifuJK6oFaVX29cDOYfVTV/TeMrIT6nHTaN9/ZJPP
DkOCfuPiHiqRHunXpHTtZe0fOso131aPIs2hVhWcd/8CWU2v92svLNDZZ42DvPBKYqpTw9lydga7
DiOZ22EaKEHEkfrXRDmbvEM3cDn3KP5ns9bSRUetjslMFBhCNrxe3W/oMTq0ZJRvG+XYv+ETS0VB
tidfahnG/0eXFb0AkjZCk1poXGTpT1L9zRqjfauewLMAJVjzms70UZrzDuFuVteda6EQxRVWts/X
qczPW+W/tkmczjGdiGPlmQFW3IEW4swmWcoqK4NyMtbb4LDwVo18026VJPHRfypPJxsMZ2A6fhlW
ztmgnjfcL1BNnmacfl2qWgk2pv1pT0e7WsgyQIOToZ7VpgolFAenlDqcS5HXtVRQLQKPAXzqllLt
GWYF+ncoQjyOXmiMpGntmXAdAD+VuGmcAx3Ls1pDI9wAJhzvtf6D+6TPeqEvbuS97Fh/9/qDZtFY
lKwCseKXQyQBCCVHy7zVDuzxiFbBFB8gam3gxFZAT5M8YXN3WeW+3WGkkhF3IUp1mDGB6r70y0cG
OsikTT9J+wprbfK4UEGUleEquAWoedT+Nkmd19X4dImirPjnjPURgyHIr6lp/lrqEGYqOGldTreL
0HaSE3CEWP76h6prr5s5znNC6q1paPpvnCQEzIVLCqgRfyI1SgLifPZiezVARR8p9H+rPNLevzUU
TN/vhQpO9kINFooE65/djWiXTR2NDGD1zjMnUlEXYQ2feOjPxpmevwpzf5RVokyXw2iJJKDD+UJI
2gbu2jz3hxaN0z8CjmM5//E+BkKFyWlJVu6/DCUyzXiU6iDT8KvrLoaSY5zwzC1b8x9yhKs6U2gj
ne6Lzjm+Zv6Ym+i7F5qIbgWwrUYS40+jHvII2lSGvreZKU2W/F1PU9lQ59pNhkqYum95Tv/qcOa6
LUPCRf2+F5pXsTfpAse2o2oHsxmdAeSkQ94gD6pgjtJnsK/k4eE/L7A56kDUA2Kq0458eLAiMNGo
sagfV4s84vp23JxZABj7TVjOaKfni2S6NJF1YMbmgP3c4Bi4f/pwjYJkdEDEY4gnuehHKNYGzIwt
FeU8FomEnXAiAnW5CxgaiZN8FrCUzS96AdcG9NUJbP4f5a2XVsqGOLjno6Y03QcJkkC0ttXS7ZwR
grMSMSFgLc0fQbMW6LdtAfHWFChVA41epqvTT1FOf9W0S6Uyg8ACL/8QQJFXeP4VKe6NWLgsOwak
06ElePOJZWSOlBUK5lJJhtU7bhWVoft5YIW50GjTcGFwFQwOyv8OjcQIGTbG62WMwIpI3VzRseLi
7RQJmbz706QhDonhO52RbYhmI9z2iQ9o84iBL9NhVZ9Sz3L3ncEe80e2dOTZStLDEoj4GhMIUXmY
W8/ZohukyXokX4QxftslRKXAwD+ufcM3iQo3/IfmPTXGYJ4ZkV+56YwUZjIu/498mh55JUMdbKVw
G9OhirWxKlUORO+hTSiVbqcaPzVqci7LrtrloVyWcNjXdqIxv4+XOrO6znVlOIvmGYBlLzvCRtRN
71KKTcsl5p9zqe+sP9QGMSMRn91wdjTPOafOe+O1xM+Ixye5TmqRTWTN3AhTzRKPtoEQjXmWCdEg
sRLI4O9cpUChHJ/JeuWdLmgwqeib/LI1dPV1XErNLR5SN4n2Qn8KMrZrVAFF8FGvH4ZVZ0jAB8qX
6txcspqdZ9hEkr/o/DnR/UQ2xGt2DqaxWy0ut6/2UuOJQ23Y0DtHH4aevSho70/+6KuwbIawVbFo
ifdMXejgOW1+zA+tpDApsbcZRhZBBgcNrvdKOUb1wiwTlr/6i/b3ysNETaGxUCehijQQ/RtgFu+n
vT4OL2YznebTJ26u7tnTVqf/5RGzHrrfdkcC0czUFNuLnw9ZR5UNfRqvvioaTffLld6OlOEiTeHo
/PgWX4/Et3PzZcq4QTMgAqimU8rHtb9qO+X/KqjLlhq9mueV7ugeX6m/w4KcjNEh3cmQCow3r78r
db/PjWzy6cr6SPh/YrRbFlBePE78SQ567SfCDgQSYSVOpbW7v3ngBsCMIIPuzUoXuX7eCRH8mI7w
yMxGMCYZHT9hBYBd09tp89rbIwSYWI+c1ArKnU6B3lSQh+Av/zPxccc0COx1JjQ6a2MRqkt/ItfD
MzbfXpCrH+osqC/GE4fOpJ4+62V0heGJL1VBAVCVJQWDoMjLi9aq7cu+du2MDyEJCRikqroHkNIG
fP+OsiQ8L/7pvhFcHKH4RNsqXRDeqxFw6yNSRLTVYNdjlXHXFDQJWCebEYYV6/ROthbAmSqc2pOg
k5i7HPo9IsvjPdBFRo/FTn+hbHh4m4b/Pt9T+3Vh7Xj8thc7CQDWGPq8gxMmnRhnV2Kt/OCGzLVk
hiidQ5ISb/QzPRFAwJsuvZenJ0coD/LZ/4HzuYFDctWQUg2IxiGI1+pTIs9DilEjkASCkOLTzkpI
Tfhfoqea2kkE4zuOUIXJuLy/tnJarVQbTSFw4TJ7Y0LKDZBXmPwlDDjUVwxQ76C6u71Y2Jdvf5nW
MD/lmrKYzTbyPqxVRPBWmwttdrVn2V3Ae/mdC1tmRi4F4mR6NO3Di5lIybtOh35hcJJrr5w8nkjO
C/IqXvqHZTahlxhyW0nqJbTvszc3mbixw03NXcjcqcXrZf2RB7oR2zXhXu4Ly8my9Lr/pm0MnLvN
lxDnl+ZI8Je46yqnt/7pqsRA9m7JpXU/5ZDaHw0VnA65+nc/fEuDHYlCyv15k8J+sB6e5PhfkhCP
okeUXyi5uFZVjdvd7QFMXjrjkFZek8BycrxzWx+bDo/u26BC8vQwy5B6rMcQ/MIvl0cdWkFOEewb
qFVw3oxgttD9+iQmv4Mc4i+Ka0/DGp4HJ9QNQ5/C0IDlL5uJETBhTLhCnDF/ENrFHHKudWUDui6i
LP7Po9FB0LmQ95jX8pTyjjW0AyvDBAxg1zgLtGckxlU1/va2S4MK87+6NruSkRbnGC6nTmWtelI6
uA1scvHq0F6KobAvXlbg2o5GeQSd6fY6sBh3un7n7X/IBlsBVAP+rqoJFEV7Ph3ll5jHwP4xuAu7
4rNBCzxiIqhii27urnfWAAeT67zSGW5hRKc10AAMuABIfRpuCKcgiORjs9QE5J3y0fnuII/UjERU
DrQYsp0f7pFI2JVfN3MzFBn7YFe9sYTdfrwAv2V8j9nT/G+jK5ATrWkHPK+PcPw//sTT6jUH85fY
BWxwJQzGvghmpx+vGE2yrV1aotGliPx6CKBqDXmw5p+fw4n7Zd3gDXSrFTPf9OMwa8rj9drg2V8C
8hUswHHmyxSIv+bbbVIv+lOGHIvaaMwVPVa/8r6mYBQIkG8Q5sEgW8fwUod/eDZKv0XS9ffKqbur
IiVQ68+ctcQr8i1rEc2PvS0I1c/7N6dqGUIsQnJJoku6ji33jdKRVg8Av3xtBaDc6p7IrwFW9dbZ
/AIpw09ncbqIGR8RG5075xLitup2V1jHxuRMM/08MouEHY0Mrn8bdr8GbabltnistCT8NRyaLUU8
TCDKnqx3FB/DCTtFxmLpb1c0n0jGnt4p6XK+MY/2M357r2lPPPD8EiWGgxDJtITHdBvnXpz4waTV
l9YPQI7C7qbKjP0l3c2MVBnMsYoaVFU7tGWSbdy6ah+pUbhaEF/KTd07Piv1gQxRKZ9MVophK1hJ
9jxMEVO2smO5hp95//PHljTBvUkkJAQRgW8xq7mJKFA7srNvPxEnHiTgXWS0F1ZG3LZzkDJrRpVG
551oe6HjbsWaokfkaojcpqZV9qxGsgNHqn2L3V+PBwnM9NyYNlyq5vL2lvb3OlqAGeDg8bZGWUYF
vU+u8Eq2IyPj2jE37Y9/+phM2VpWTyjHJK9qVgS07JFD2kKBuG3LAptHk7Y4+LvhFt93Q62C5FUP
CbQu+bypt4tfJJp8+TmpmVxECPqTt62tBP8MfdWKHnCBdfjrz5/WtyBYjRPwMi3duYxggHuoIcw1
XNNIIWbvbGr73jKb040FvRtcQ9WSaollrgmGAs88bZsV7nRcQSETpDeV/UjtUVYRVVSAoMPGNxGB
McanBVZ9ZSnBG8f4se/As1GUbHYuVSIcYBha3dPO8Ayv5Ki57XCxTRYsepAGOxoPRsE/pKeSLalh
pjwjoeYJ0CnxN5H/bDCwUepB+AIKu+eHeltjLqE41jkEfYNjNXr6Ypm0VZunaCTbUWGSc17pbQOB
tbS/jbPG+/c3rArG63KJtBXLqsPjh0Vbn9w+UPcpbu8PY0TAkkZX60/3fRy9GNWS3OU0gJwEWaQB
UapVWWREt7yTLimwolhiA8nweP+7lgab7D4GW+8poWjv/hxYgi7Pfejefk8VB76ta9dm/RbOKRTc
6tSVDWdAuANWVW+fxK5MlDLJQztNGkLv917K7F+83FlRod+fR58EO310G/9h7pjtUtOcBeRRt0Vc
Db4R8z/3RbUT0HgWGt36Y7to6pHWFrHOwO32pYWddTBj9Z5VQ3Sd/Flp5dKXsiEhuY6M5XDBoJCC
RNax6uzVLqgwcRV9/lt0rmwhjC+uaYniW0zdYchQP+9Npf3tovc+wvhf96WlZ2/F7trS0QyposnB
QDJP+dkRhEfvSRrtNkpTZQYeUzBQR5JbJFCYopsK69AtylHmPKu/t4/vmPT931X05QrDYbUtuzQK
23nyZE79oKYuqS9Q62gqsdF4z8r3QF9bususHRrv5goYNugzyD/ACNSJxdOQ5W07hSdlybI7pLEs
fBK8acAqfcJtn2EYNy/CEjJzyHJ+M/SIWcBoqrHK08BYW3QjQ5NBj3p0WSWHInTw7aFz/aG9SKet
8Rxkyr2aPnsRX8XNyDiJAQvf9R4+DhZbkRkwpxuXhPX6cM5KOLfhkWDB27R2ukKXyxGSfjIQLp/Z
ETMF0uoeXY+NPxRd8/z/TW/krJowIbBXTOXGR+yVX7YAiGIyboU7O2FKB7DzuEPkZ34eghEXxbZy
dJLYAhMQuDUt9k3lKNgacX3UwzfaPSXejDfvwvWdOhC6H/WG/SClnVm6D/SzLxtC8AqY/ckBVWVs
oFY4jSEscH3E9+kMFs1URzkUuhKEWTvULiAg3zTvtBmq1pfc0Ya3t+/CppmjwrJe+N3M70Se9u3b
iXdTVr5+E70yKtpcbNvzQaDCpD1YlwgMNJNc1JQAxXJO7kusEV53gskdmfOZPEDwchCsGw4JebJ1
4N7IQkdPhp63HBQbPEhUNHJ9WiHCP2+geodEfG36pPrvS+/186p/i5lb4DL8hS/XwEsgSguyj3HZ
5ev8fV+14X3oYvIMX3s7Vxl+ZS9nKh0MRHjnv95722/e2UEgvrDwLH6OJf9dwAxxGVp9W3rH/yUW
od1p0PzfUkDQuX63QPaO6VoTLOMNKSiDrFxtpmOwChVZ2RKB+Z0wpKc9Ni2IyoFx3kQde9Vwj+Et
f4XthfoM4nnPM2+9jnpJ6dX4Y5FlIJ1TvBoAvO2k842VPRXbJeMnxaIaGefjV6hrZNHx+0bBHa+q
hScY88ypfo6cUId4iBIn64aT5/lmJ88uPU3+NqOSpDSeVvnA9IcNGrS2P/Yp1Umts/V/MM5luuME
0of/JiQv2qjAlxX93pt133aZp8tVo7I6gFU36UiKB8zbUDescCkHhYIjCfAsZJiY6muGFgJTogrQ
nNzT+6yhMcsyr6bJI5zWVMDJtPdwLTU2BSlTWXp9uFpuhLlxYHaOz8xpr6tbFemwfHavniNO+ooT
LJ2tW60lSVRYBD8HDJl23EFCJgA5aqaypuZEjueKVkfCqgPINirNALWvJf4s9hsEZ8dvP/8TuTQe
2Tsu72QX3Q4//jmGMdBPd4Stv8GCo67ZtrDiBk7F0WmoSCGbnP7XZJM/0c9SbMnzEfb9N/e3bQTb
xxmaS2rn7Kj3UJP9lU0k+nUUDA8njdxSHuuxisOdcOe+Ygb1aj4F2xTS4Q5uQ08dfIBVtU9Z81SJ
SlqvDgJfKTwxTAbVjeWXhirPUaAfe1Uluav3xnF3l5QMaztnyKL+h3TzyFVwopI/Q8OdOHgApotC
TnfPJwVUVuBGyYgLVjro3b+rROZmjw6gOTfQ4jGUsXnoth8StEj7su6LE0/kMc2YrhuykusfHdBJ
ZxvyA+FgGqHO3zuC+J2SDPsJzp6swsUG2/l+WuwQ9uDZDYFWDNYj0ZFO6ayiE+Xe3EroqpwR40pL
Hzva3f7g7qCO3I26bVKmriM8T+6bvD7cfe3uKYKx1W4oKNG1zDoa2WAy88fIGci8msiCtuWJCMCB
jkxA5AymaTBnmuaOSnY1/lC3xdhR/NrsQ+I42u9N8mYSbsMiepZ/YDua27va6C/VHrvHhAQ49dJy
fHtNWkKhb4UNKux88p8D9e0x+Tv0XT3tWDD+paqK2DgZ5jdIhmHqF9Eng0IplusgRnaTZ/hEJd2W
GhHWe4FoSssWWEIdT0xcHZlQmUWv43y666Od53JjXvBXZQ5mrqxyJym9mZNI1Z9V3sIeXvZcfqSI
7NIoxyCLVM0GbwB1StSN26L37u9OekGMog4QdSR4i1M4sNxJkSM/HSpKh6bU9f5/3PKJ+9MZekI1
nPfoGk4W2DSK5oXc3AOdOH9Qh4GfgTGGsm8xxyNaHwaj3akyRPry4tN7ubDuCNT6gsPwGWTmH50y
+ZQvEqm01eHHIsNECjOZvoifU3tq3QnqMe8BIqlr7YaX/9sYqXn3JSSnQElxqisBDMhcs4D6imlN
9wCztLTB+KviV1QT+3bOEiuA/W8ZqELhOCHJuf4JSBrSgT71I7T4xjHIQ9dI8BmWtSkKtCEKhoEq
P0fZfMikZ2HJhtCfbyPMOctf5CAYLXzGQk6H5JeCHZXiwfC3OCuaAQhhL1hyF1m1na3ts3mwePXY
9UFxnLML+EQJIxE16ny7Wgu3aK8TTMQcRNd14G98cPAUKqJ2nDbGlhUG+lkQqqvl+Dz7l4GJaiCS
MTacpO1mc6KQZhzLU9SHgiPmHLSgJtrvVkYb6gjsB3LoLvagk4CX8sdK2NlV6Lq4sodQIVsLYx0V
lz6kuw9yytiHW/sm0vsgiF7eCKreDNcC33J4WVYUhwKM/H13c23mUm3ilL/tVr+qVuf3zACnCGP7
/m1w66tX9Xc4DSVT01XdL711wTmT+ntp8dgu1KHhlCbBLPgueP7w1hFfso1aoShDp8/Zf67YJ8Nt
EwyQ8AtD5ibyHY443Yw1/LJkcagXvQLBo2JqLwWWFrwnqe9mm0Vu1/MQyOOYtD3Op6+gw9jFS4sw
Q4t4d4POzIVccPYc39uH24GhicUeuMiCNs/GSUdA8to0jJpBF5IyduMPsC/LHCNIFPpEcAdFVC3I
zeKjr/eOxets/qZLVd7VUNb7Ksmg8aftVJYJ4WicGJnU0JR/ZcteMSNGvAhnV21E57vDo3oKQ0Bw
cqt0wR5gYPK2IWugmuUJ8MEtIGmhjgXlHLdxGSLFZIqSNam91FF8H7GcjmF6CLjZF0CPpVrnUL1U
P3pZliAk/USz7nQsKZvxykuNcdeoRwiMs9OyMMkqmI3gaueqGtQzKTasYqlCkWWjnAowRtNAz34l
+WFg6QhTp7ZEgVu8KzChY4IXO1H+zaTLY4lh03e2gPuGu8rJUYhhy6KCoR8mBhxOneiUsFII0eeI
ZDZOsZBbS3+z/4+AQORGFh76SaRrRU3bDPv5SZ1uuBZ3h41wYsuJQYVkCtOBLmpVLx+nOE+wIBQY
t9TldpGtLu0Hsp2JgXXf90rojO/bRxi41aPFS2XBqkDOuGoYdjxoJ5mvs6Yb2+ESpRGvGQmNymIJ
ZqRTMcI28egbcP5pSvShysp2WX8doHzy5WT1mu0g/LqyUvSUsGPR/UMyA6g139s1k2657Ha806PX
uhR09mKcN9l37SFCwK0roO+E7Rl+pL8d25Lqae/EHWxpz8K8sAJAriZP3ykAZfGGR+jRWo7NKdRL
z0D33bjj87Ui0RpFMQ0aT/jXfWBfnFvFWXzDC1i0I592CESRAuHkoCpA6jK7KNeO4YMUGITOQwvY
dk7LI8ATj3yTZAFe5lE6Bx79+gCPS7h4RyzreiXM0R6zNn9Vek2TyEv3ugHQ6ICVJa5O4u5ik1Ol
8gi3NGhjEcEVSad9CnvULN0HSjOGmmUpnra5Lljbk8UkQufTSSKAokCM78tNyyxlZ7ulGsSSVQFB
vfu4btcboMUvfZqpkRSC2si6+lq7JucVUXWjJVW13q3bRfrU6hN0xdjame5mkY7BF5Qok0IJKZB7
1paKyiodQ7ZimPfoYwqBI6uZbhAr7WFYOWcfBGt/DY0zXAGXq2Bt/V+8BLRG5IbA9ZLvRMGvxoTG
m8rPr+lPc+HOINoWY5EP9xWlLv4AT876YOQSC2cAhuk3fI1Gk3W5MJz74M0Hvml8F/Mzx1Bh5S01
xpb61SHrB5aUQu/MxF+6LVzjjDryUy+QVQWFh4e7yK7pbg0ZisH0fKNUtWkLHszBxPIX2wJgqGDG
CNC/muZs2Ns/GFVXoEwD9qqkj/Sho/oCM9zPwtBaQSF5cgx9AeN4IdNxuKdZ6SuZCmOH3uaMb/xa
gK3YYIaLf8BmjEpQ/akxH1LUMOMd+8dY4j4IMm68+3uR/jflXf3kWZzJrw3FZ/XEZl3prS2D5n6k
ZM3KbOS4q1OEb71J4RmZiStMK1KFir7tdWYoKQqoAv9Hp6MfQpqM4pG8vsQ0oVjNXjW9Rz3LshP7
pzjsi05DorcR+KR2vC5vcWIcI/jKBGOrjXDqMBLjoM9/IwEW6C0FDl9ZzvfVoW/+RZuTGG1vKNlt
FSpkV7VP6kMpcxH6OryqsB2kRtC6AhPNxOIEIgxvEtwBzsyp014a0EL2PGp/LfO6+M85fWuT+Ej8
rt6DLYId8D+nvV1q3LT7cjLMR6IyFbC1RrhT5fWma22p1uMLDa5LY0V+k+N5oyNaMZvul7+E6L94
0bCB6WBVumWw5Uo8+nxVUnjNb4g7D2b3+dwoJol79Ov7fVwdOlFOhGkBw27Ymbl2jPIcMR5OdTdV
/rRGtdNfEp0n8rI/FK31o8cjlwGPVfbma6Du+9TAXO813psSHUiEbtjuQ87DLE23PCk+AhcHhbSM
9BOt/9NoXvZw6QBJxscn7c8Ty4poJ+SpLBL8uG4NR2dtrqxuTpWtiMeklFRRlQuhmZoMhC0SOix1
2ncZl8p7tmqwKS+sz2C2ZcTcqgGKuGXTLGFFWVyvqppAnKlF3//vBjbFKm3zcEn0PqS5Q0hq7H8C
0RVTBT0Wq5dM0gc0PExjXf92B0O1gO29OCFf2QjVHHgtLRrjtBfgQQUi6d/6do/dJQ+1b0NXijzh
6D5moRmoMONPFBZ8gAPBDvQlwKt58b1ZCJSTvaHVIPyNFdBZvusT0P+ob3lgmqyq9AmV2ucrJCpt
+PX6W/yta3ElLnqOCPw0+f1shOa1n+DjEorMcobKOcsCiVjS3sZOMRaIMjqSIM3eH8xYhOjX3/PQ
9gg5DXBKFFhSMGefN9c/bX9FS3Iz8DoHODtuga1HrBur0DDoPssAxE3/PqVj5z8fKNa8mnkLgBdO
8qRH/L4nE4+SeekoCYG8jnSpXiSWarw2O1+1iOJc8kJBiZO4zGnA/dXusa9SE6v7JOXy8cSBLBuC
oYhl9HyFw1aeURbFlFIxWPNy9NJ1DD0s0zly+lyaUiON9da2sN9CHjXuEzk48fnvQPxkLX+I72Ge
Zv/GL3jJXSIWVOL2YxMR3OcvV48zp1Q7PSflctmzg/wMbq+GypZSAlTQhfv2aXWpZT42z4icJ8iz
r9onsFG57lGnXeA9D6hrGQcqlsbP4qOum/LANzn8ur364wwZM2SVSZ3oJK52A5j3ejEk/+1tAFS9
/r6+CfLpATxlaN8kZsPyLict4ETk6wdG5XNbRvlkOfrSsyvCrtGhEkbDPmatlFhlyQhbNu96LB9T
FqKwl079Sw2H+JI0zq4XarpCF/Vs/iwZ/4J6wQQwTqFtgghTpGyy7PjD3MYLdkrC63NQ18JvKxQP
ctAFD0+HJASto2pBJPJirP3HSv12c+l/dsHQWC/Ckz+GQhJoZke2fg0WyLngP8ZsB16sld3+nHfW
lRkaJYytAVaDThDLHH819lAiqKkrxtN+MxJBr3JopVGTciGzfO9kjYoNxIE3ErEtDUAtwvnMgknG
VjlpgA1LMonR7+Vo3ohV1F7pk8pb2NiwJMW+y7Q3eX4v6UPF6aY4nLjcdY52vAzGS3xYTm2SdGzi
tBz1eDaKluFG/P2ij9CWYdUC7AjnE2q0Jqp2SntYsuUt9xnhHMZ2/o7VLblT4onZqXrY45MQwwC/
LG9/mop+yB4xQtvdOlb+ENNPyT/I1JUvraeT6J6z6rbZ5FIUGsureYNxBV4GOa7geJaL0/Kdo5W3
dOb3jEoWfaCh/C8dKmR1DBv6DEt1ldbV4r1ueZjuitumXM1c32kJlNz0lh7DDan7jC+M9uZ+c32g
58AuuBlEmNF0F7a1XLCnddYjIVKqqq/QgDSALNENJjX9ew5E/67j23ox1HKUV41Y+t9HAhiCM1Kv
FQK8I1xEbRk7gMwh5LTuQLNcLzXTmoEnMuIszpt0CemcKHq9Xf4L+oYzpvZTk570cZ6XzlFa+aZ8
lvPZTcjwciHLtAg8QdQMTeuIR/i29vWAdCiMeagnp5L2Ztw1mzTUU9npPtn6TrfPBCxH8hTONzXz
OZaUyZo6NYltrg8OGeGxlNFY+JQQt2grb/4s3+rgGc8lxRto5JEJIo2nylcMa6ZdaJkDdBivffV+
2ggsIDSS91Dgm5blb4NsELoT77IJG2bzp878rziKlyt4WoXqBLW5hPt2MXi7LirHzb8BVVO/7qMK
kVA9AmZDSpQGoxd39xO3KgUpDvk4lPG2wfqT1fEiUBgFdpXHBnpF2a67KSad8KO2AoWR1YKVeYs3
pMlJ+GOPTZChel0Htp0lWxhzWsl9mR3W5DqCgFzLFJACrGixh8Nyrx01HjtSkzNYy/kxJTbSRGkw
UWvjo85ucIE9GADHKJG0x2gUcuWZRVA1mZzfKwiBUs7w9jsAMDd/8+G44xx+2w6GUmh+7Oz2ohho
cbUGuAvdvG/USse0r7t1oPI+GnstmV1y5e/DUZ2F35P0ijnfZTXX1ynZGHDUW+z5dlU3n7ESF1fT
dW9OVYZl72XKDB0cjZ4J6qHf+gmmvyB4lu3AMCz9JjML6SAmWtixtk+8VBEyTI7zYGflVIilNTRY
D2t71X+B53ITOQy+GlAEV21AE0xrAKdkyG295u9rHYqG7nba9KUvQnRCaB85AUYopUCC0JHWTmav
7h3vB1tNSmrxslGU7Eu7AAPQvui3AsgmjXcC443g8VaO5ydVOHMsgs0XeJ2taoldc0nikzIfmIvw
q0XUgxyCg/0Rx4dWSRK81rOSO7b71pPl7xwuzWmiiyZ44f+IalZf9f4FmM347zc8UPZpx+0r8iTj
4m/xYM7RJCQ3TyeuwKC6KkTOg1mml3VW8JpR1gfJD3RW2kmEftKxmlNdxZYJAGGzm+RWM9gDraXA
7pj6ol34Th4HWt3MEocFVyhoiJI1zhDZONYsMf4bIXAhh5WexYNRlLYOofPknbHjr5SyC35SuKyl
DXw9JmktEe3AbDHko2aBWrTll374mI5QFITFMbU3AMiZnYPkh1eSHEvaxbYygoGvDSGECAIbJcvT
mqMACC0NGUi2Zmp8ZnzH7+VN6NEluO7Nq5kA1ELYeIGwjY3ZVhqSQvSiD/ndFckx6HqjLCpqQKvt
fhGrP0peX5tGtufSBbe6t+milss3j8BJ4pmv9ZeEsWXX42Ervehy1uvbkRYOAaJR1rZBUEgs75Ro
R+gvHcwcu4z6xjX4b+MvCO1QoGcIQrzT/vE5eQCsUIAGa69hoicNun2ZFENe3YVnJ/zoke0if1+f
sUE9so6ozln8ezNFwZnmNgEqf5czNgDhloZ+BzHSs79jccNM0yTv2ADo76IliSt6FSDvYA4HcJlP
0CJKnHDlKZOo07hT+zGv3W68JwiC5G2z05Zb3c/vNnnKk7JZ4hO3UqA5Gi4OllvwelIQAyfb7qPK
hN/NUET1SRXxBAZrObL8Pz5j8hx9VV/RBvTeZeAMufQC1TbXFXpHDOpNlxufuZzRQINpMUoGDVeu
Kb2TCYqFH76Avl39jZU9C5INfDC8NjJXfeSdYBTYQnx0lUxWyOOxo6DKJxbR2J0jHkAM9+u2ss//
6jdjp8M0XkxT7GZKdU2L+4C0V7bBKJn+d1kMgy3P+Gq/YGS8U92GeN6TPRe5pL76afx1BUVR7osq
GwmDQsGsm9hazg3jRKa5B2gH9ebfX/tZStTeQ7bv4bq+0Yn0pxcn4/IfWEK/93lU/O1kQ4WQs/vQ
fIEYZm69ALRrk2ap+BMHKGKychB8eO1Rv+VtqVzuBkmjIGMb8QZX6PGuD7aNKm4hNlHXAx6m0hZw
rszG8JXifk2x/v7E5lhjIN6Odg9LhkHoIiyTsNU3DnSqyFRb3AhDK5LS0oKarmoW7u121M3OWsF4
Q5q8B2+U5cMrDr+c5TiEiij9mC63LoMXpXa3voDTtwa0KHNlgTVbRJ6f6f1f2pUQMhQ0m7bzBRgX
uCya2gUmLjHswBclC8RRodp1qUKTL0By0Mnhz3Ks80NjdDX61/lXZHmx6mz9/Icz6A/NEW4NrN7y
5V+KGTDq9ZzES9hxpJfS5AB34VpEz3xIQDK+VdZ9Dge1O1GEB7rRy/fvJ8bIJ2Zd99THCA9xhLNT
DeX6K/Xf2KFpyxJTTTJeFqiXwERGPSJOgCsLY5GY8kkOrGdvVJL3xrFOSrBinu8J12YKJ5zCe+kZ
VEEER5GBhdPuNas3Nb0tOlzNJQAis8fO/lVGCL+FLd6RLz7LO6fgkkjo/4GjUqdWJVRspZQokfvn
udPE/zAv7pFyUt3ucip6Pd1vju6k46VDqAgBjsN48EG40z2HiYwPdB47oaZWF/RXMp0v7lbgTN29
HLT7pD1DE8jHWNCTSO8Y32ngnK7kbzM9jBrSzSrUYQgjvg9CmRMsfq8vDiLm4ji0hOnWIOpzCiuL
T/j/m9nnxgk9W0/M0ihEfjQIj4331pSLKHfOryea2mhq62KnJNzKT1C2gvIpFwbKJgmTKsTMu3D2
5RReEn5ImKGTBU4oK77IbP107f9Huybi8s4LHmbGLGCe1AEIZCzlZfyUr6sbE1nspXDVcqJ1EyZr
vbl+j0JUm90jXlCTb6exVz47kGTRqD/ISR5nCvpDqSyNclcisHqXLElKvaFR7mJ9W/kOgLhx+qbt
5SSEKqrP06/DpL6sprk582Dh0nJlMvtA5kTFjKW7wTvHCBi/FYXFOorQ9H2hCo74nTwSgKLvR6XZ
dqquHGuLh5VfbH4g7gnBGjrZT4QiyvXo++DJ6MRq3ne24OlaY95kIa/51xuWyLt+tvS0XeFSuyPp
KS9BfZ2vsVaU9cufgig6IMsI1fzjuujIh9vpF1pPvhZRLkXe10kSu7WFbTAC8DwtIg8EAYGb1ioJ
K+j3Z3d63EfaZhqfT0/lYMtGN2VaLgrswY1/I194FKlPK/o1avJ62ljqe8JrmRkau6UxNAkzYPSW
/MmK+yIoqpxMsAaccG79KRhwF/dLwVSKoYZEerUk3FLUxRwHbw19ZEmZlJEaqiIND55pBu3cgps4
RDijK/5fvRJzdBqF37femr15lCyALsO2ugMCUQ8mGV96I3RCeF26p8A8jNrqUSfNTpa0fYyymjD9
1m1XqH8SrXpTnHZWSqxPyUeUUSgAkfDCJV4WjpLAItZPtlYkh6V8Er8ghTDZ/fGfbQPkl8qXbYU0
Igim/GzNgjR5PCR4ewp+oIa14UGd5fjtPR8IUx7aYl6uQ+iVIxot26aVkge32GgkCwTYxhH4UZyv
MbohVr7cY8kTxBxu+21Z+e8vaTXsHtiMF98pTeVX3GOl9BftCBw4FSOmIFPEt/1P4IOAvLoHVh6f
A93vi9ZHY0U7jzuGZSDpCjQC4N9wY86tsTA1xfZAWGYg8Hhy/AB8VVIoyNpNj2si87A1wXkYJpMh
Dbn/J5wKo3u6IfGOv+ngiV0tA7BmNx0LnC6lkj9EjXhiSC3MLAXY9pTrsrmcKJEjFs+4EkHrtC9a
uSDr+QhtWPHaAjZKVg/Bl/fDDSqiHzF2+9lJE3MswjI8wVA22RI1cD4ZOMDo3ItoETelwrBGkVcB
hVL01WDwYI4v/wrEOuW+SymbnuONJ2vPnJcDnmENzIw45VcDE30kWvJrto9Orcbf4BW9pF78w3aZ
Ju9nvGV1YmTB0zX9dlvx9b/4/yLaiPO2ZJItKcJjxKkY2YII2lElg6OH1X5ABiZHt0bXtp3bNTnC
zBkUWwDZ3b/dvFDIcG7de7LSZjm2Pz8WRjRjL9V1XA0GQrKqA3fGPo6hMEh8yPk+/0ctWAIbuJVi
NYTUI++ezMuOLLEMLs44FmhwPS00k64i13lHV3wOgUN/oE/s5VuxTbFm4VlCJ0Ns7qvDoHcWq/Vp
JmUQZWAa+e4dyuIsv7ReMPxZJH2SGkfSM+vIwdgeiJTxH7dzXi6Yhn5VOCIGRG1VSgpnIX4ZsBpF
uT8y16ng5JE+BHpUPOONAmklqlx4M2fsgLTi0sWfbblqarrg+dHVqxTtz/2IgLRmJokvkLcOhK1+
ZVEc/+HUawnGfl9WFtUaQg2M1PLEVcgfu49UC1UkGtpNDEQgza4H1hEnmsNf1lccJD1GNi9tz1Fw
Lijvd9WtxzypUwel2ikpEEyNF6VrM1kCM0PmgCfDD1TBwwbEeH6/aALAqN9ooFuK0SqDlVOCek0b
hDzcVjo+APzvLIhCBNfaUD5260XJrDW3DwZVG38Zl06DLgX/nJjoBRXojKw7Duzt1X6yFkwyWALl
0ie6kejJgTpzdzw83mqhP/pyaVds+Enz5de4U8MZx3bnjbUfIFmOYAa7hAB3KeZ5QG36QeH5Ww3A
SvRLtceFr3T3W4oXY388nkIoBMQe7d4K9ld5JoiTlZxD0LIy71YmmdQSMvMiHZ8ZXYum50h1OjCv
LfAZmzcTzFB2i51p7pDog/Uxesd4IUOxLnremfQwfla0xRBORac/yHhodLG4UAt2pCEFDPM1F3TR
RYU2di/0W3GeMg08xBJ3HqLC2I2IgaON8SlCPiPdmV9i6qdwFyvML/BHA6O94xv8Qy50+LLNcgHa
BrHUabs/UuuygbqLTxmXMjHd5zQirBPvdJUGUMjawHHFKjGy5odH2PFMpmn2XGxzGmwI3/lRZnjF
lfsRR6QhOwSRqxjkUc6fNPKEQjPB98Pcst5GI231xtKkCxopczCsDuTqLgZvHuSuKLIbUdwWhidJ
7cmOwYHX+inoKpLDFaiksP9E8tbIWdR2Uc5tShvj8X7ZpwfiOeomM09s9ANHPMv9HmgvOPTRq2GY
DO2FMGjklLH63O7EfRgwjmZsJkrjsxWw6ua4I8lmv80LzPAieYWjfBvIF0ZLJQhsC8NwTauKmdDN
Pm7vzcfTGo38jr+UsgWzatx6tuLYwrAoekKL72v1524d86xZgCd8p3+i/7tYHmg3ZaKsbXXSGs4R
OqSlpDREroJL0hHPoAh+mnn11P1rO+ppJTy8730tV4kNmeKLXd7uLzL3icQuEHdQxpPSp61nLLr3
qjt/gAWaokWaGyPoxAuPNa57n9edW6Eaockz0ULd19NUf74GJq8iPO8jh3BdCbN/VZWvwvl3TJW7
Dy6lEcLBf/N7ferTIlyanwU5HEBJ5aDgDlJ3QK4tiXkZNziACBJ94Vr+Zx6ynSD4kxcDuNUqGPq/
BrjQM8jyS/k73e1G1HWzLFe3RA4LBPbmA6pebMa6ZeUWRr11TyP9OT+PvNgdRJw/YPYplIZNpXdI
X6aji14hyQo4VbEDcmLIohON+diQ4QjPSghfGeQ99xraQ+BxuNGXMv4SoMIZeLkd4KNy7p8XcfJJ
IbdLuy76iqaCazCBjArhMui0l+vq4bFms24ApL0s0M00mJN5IUqulgTHc60n5416w3Rq2TPhxBOF
bQ0rsLCQlnuqltk6IeiOAowHLFERMMfV6MA4p5sYLDSL59PBdW3aDQ8dCyhQzGCDxL03ikgUkUcU
kVu7bcNi+j/zVeBu/WvJ4kIGddbM7JS5n7PNHZey39MeAEbd1mqZK/ovMVrxNsUO4w7tSF4TVDw0
aO7m4lrbnMnQQDLUVxeogdHYEvgw3YiP8MqpaogKY0axQNNHmdFz6s8RYbtpktb9i9IKSZj7JT1n
SsyYdci/VlLsEFWmSMjXnU+1Njr83OMHStBF25vgRKWqMeB0jwv0XIl+bwuXWFm11HVhI8U4Bixa
0qoj0eLQDC47X/WLnwjLoZ0gVksvxMhG8OJrWsxIpOA8we8cbHwI1QuyX/4atzENkiQvST5KD/WP
pCl9Kpz5zKCjGdjOq62WLnsdFlq1hY2vkYq6RfQ0cSkMwZQjsDN5QiI3nx0obkh6dTcT1QAsNIhR
X85h0jrXGrUoLKLGIm8xeymmbRlf4ZgXv+l8GY22z1nMvm5+nSFGIxdRVtHZp4RHocNx1I2YQM1U
c8efxbAo5fRwv/WqpNx7rrXcKSmh/VBoN9lZsrFipDfjAfhFv4/WEMreJ/9z0P7hpViOSJfGkOmK
JDhBOF6l2vwI1Fah4v266qeCwWdSoM/8KZ8o/MRZCZDza8XM78Q8aidW6NXmdXaTPEsZTf20DIPX
JLJzOkJoOAILaCtvV8tU4E7JAzSAeG+DbgHP1+xVE92DqM+iK6goxfbKg3eC5dFKoBKeNST55K1N
SgP4JNaimwwq6AeJFuAdECse0UpFSpRxQdHPjfReXIwQ61l9nQ1eXUm0GR3pDszwZDR8lINMIaXk
/UlbgIXENHkbqleSZWBE5HsjOKCmTnlJtVYkw10arMYAwTYRs4KEPf3c7POhbSg3DjYfyG2MQFkw
NJdYrm7GJoRRczIN80tYQQCNGC9yd7RtvDCYeI9MoJsMuCxbUldcITynriwpg8InnM++7GsZ7L9W
fTIvzs7UFnsoWOAu9UGyN1UcqAk/r2d0WsBTFzs8vSEU6tQ0xY5QcqiQsrGr296zAYnW7COEeLeD
5Ay6NQne7rIf5cyMEzBkVltiachlRY5eBOXDkjqSzjdOOeph9jLuSntVUzOmbv+RnS2bPRp4XUn9
0Fq2cjzkpun8n79fy+muubw2FNIoUEhEt2cqm6j/SM6i6++PWp2+2v0YYPd91Y8ZXYjMZurp3psJ
U+CQFMkkQcsCAyMnobT9xr1Ur+BsuBOD+aanSr95oYdH8amplJ544SkBcDyJL1KXNzfyAYvP8B5j
rb/ThBPjGWeGXTRox75fzGXswGjsl9phES/47c7BjjccQlP7OIPaqbqPkLH0uXZuW/4pGLiFTWR3
FTep3VfdpdzblZRZy9X+Aj9xOpwNyEGWGU/O8tqCHhlc18sazd+rBVr2nPnu2pU2gwGGhXbmvKI+
KWoyhKXML2cwBRcKV5GwOnZFsWOoIC6Tmw5womO7Rf9pzI/HLNQmsyTWK0/2MFtU2S2KheCF0rXC
BygxDIvBdxp7TLM5ap/tT4JTBQ2VwpajJiQaBB3DAEnWGvXkgrpJplRq62AgAjtlBEr45Duo33en
xt0uGbGzab0xf7Pkxf4Vc5BtbbSDbOErPWKlclRIjKfYpXKN+Zgt4SLaGyZhd4ko3jC74KVWg9aR
AV1wUGePUx4BepDlp+GT+2IDiwcUM4z7vJmKbscRq96QQB782pMfxTU18SF2mdb59uDcXTa0najZ
al7QWhnOi+IgvOiRfECE9izBZXL4GP6Id83dTFv9q9KR0oF/I0khsT179bb+3hH9qJao2lr28Hxe
2EC396d+NN5tipJfeQTmnf6DER0nTmRionEB8IgMDs7kEG3AJI5Hhnmixyk0OaRtGX6VDNDcWhjz
jOjmqcsMBaODwIjEYu+o5UYrXJXNodUGJOuW4mJ6h3OQdhzFHMOB93Qn8xixm6fGPftsqoBdmqAF
FiWLnheVAZ5Xw3XYCAzNKSfuwkDN369kiYp+50uA1hNXqd7X7gGUUZVF5ZOgaVszQg9+lvLoCiQ8
Zj+IgDm12ZkEtod0wFOKZwT6qFtiO1C7rRMYiM7JwlMY+5ryhIunicgrTLxZxJbl6T5qrMFoBnAU
mugZUAxh+Hs6fu58+yZ/3XEXQ3ay6Zx6UNZRJSxuKYQ4z9r6K/in7b8XAe+eXbn/KNofW3C8yLCX
6a6M+7lT6sk6aKCqCKKWLyVH+K4GfoDi6VG6MKFe1cfnJKsYkikLOQjMegD2MtZMITHHOycj6RJf
xHFfSXDVFpDIolST5RBdmVPni5JYYxfwDrJQldDyctkuyuKRabShueKVyq0iegFc6hKBGmoiZIso
7zSsgY6cnP7UgXJFXv6S/qxvZwPufQ55ICi3NC+ECWSW/fLugrmAKQF3SiKI44VZrS1DaOIg2YKo
/8y2kcQsPOkI2zJPuwlJllufrILP7I/oalngy7C7XABnJfmY+o03HGYXrbv8ePNc/JWAzHOQqPSR
NmOeb2Rfwa+EKGtVSwbGBpH6B5QqH9FcRTPQq9RVdFDjLivO/sBx93f34AsvvCNhhvVuuXgrXIgP
MkSNGxmCBg1e4SUlNqUaLhIbVbwdyoIhwoDZVq+byXbxXllt58SNhJFibdPUvT1CHZWYlw7/P2qd
SyK9EjnLGnahtpCPXk7G05fK0RkzJWzwCOdSVvoq3ahIFzZpAzCRpANIdOJ3ZsSDZUZK67LOcKV7
SwIkNFh53PV5+W6X1L9hg8ldg7lYH6a0LgGSiNQaZyR4ZWPB2lhJ4NnPFnM09A+NjBp/XmJPQFxr
lDfDx9fwZ9Cg94JOwIGrLjUUfsfBzrPMtN+UjQn45TRX70kcrkLEuzUCWlXkM/cf7i+//2H1ta5Y
e1XqMJ6BND2JClszAf6BrNe+LphfFz6pTerEzjeMDwMdhOO8kEIMy/Gwm5/maUgUMc89jDtfBlud
A/bHupK8dX5zL/AoHhNrHl7BVR85MrVxu7U2WNyjakOcuqjsUbUaMQ5xge3kcLtwCpGj0aq39Pp4
9VuWBQut9s3sMoxqmxzToqmy2BbJEKrGKSrH5ghidASRwb6XB0VpLGs0qez88W/tAjvC5WM2xij/
Qn8GFIpeDNsFAvh9VZ9x5wuJD1bQqmZqpfbePIauXjKHqCoFH6GkvzJ6PA6UM9bvI6rc3lhljURH
8m0eTj8n+rJqIzqq11GsPApzLX9YnERTP4hOyRYZZ65GPnpug+nltT3I3swE0YwhovP2648LXM2F
TbQwf4qxlAsywg+sjj3AOI46f7ewU5N1HSNHFSTbOS+CJQPU/Omc4GhuKDIdWlUCxoGh2tut1kZI
N4zsPhHNuA3yNNQNXGquEuU4hFFEKj95nZIv+CcTgQCIVmeYhju+bDckPhVzx8P1S8XQYXIJC8ps
HQdlgUJZ2gtW3crFf/rRvEqcL0c1pkKk+2Vw42Hqa9EXrze47Li27GDctIGXStqAzsU6xwvajgQN
IYKhnX/mP32M+kYhqK8kWQo5YqYEeKhRtyTnJv2DtGkEoxYCZxBRpt5C5qXhWj0HVUk/VR436P0D
+FalEl8LkEYzKkHAjZJ7mqB/lZUK+hVCQuDB2dZosfvkv4lgh8EDDbJISi+1sKf9JPb+1NNVM7XX
K04MK307hi51dOpJIJ9+LVspENn+SgUOEWiAW9PFbMH/9YI8ceFo8bQXNbnGq7lPI+PApYE8ekJl
CAQKErbq1jJNGIBU0S005gsG3NpKLtd1bthwGtMgTiozINexmct7S5iIRa5QsBMfYBt6PBE02X0V
eTQoVLDCMk4scbPW8p1Ghw5xREctFW/NgU3nElJpMilVdY4syB+rAYkBU5yQ0PXuNXQ80qFmzJ9U
jhzMaepjIyrPVXw8iLg7jZjO04NTpauVOcopABezTPCR6zI0kdeTx9OS/gfiUP8/8z3MsSgVaajD
sop8fk0MBqBKLwW/uxm4VvC3OrJI7sDzGM/Px/uHpzdhPAw+T6fb/G0wNH2dFaCh9/f+Mt1eGZac
nuKICpD1vSA77YORLixdD/Ncyflg9qxcoqB2jlvhwpN+MwkCXIIQrzDA/rheQ4stDe+4dvA48Z7m
/Aje7NAgv8+RMVVegkdKDm/Ju+A6kG4EwCErxt0cbW475WxEEiT0ap9SUWxag7Dq8yYAoiLj2pCG
IZ1YEpZTtxvK1soebOfUN8WJ0BlfezqR+mTprUCZNJnUaCDiK7zKDQ3YDr/qlZ1/EQcpeqeUMpWF
c0CkyirAbE/H9kQ8wIO6pEGmZuxEQPNP1EatnQLekH3Be4fvBiasauXNDwI5+0OjUekGTJznA9OW
oUFQ/huNn1WSZRQDbD5GTCzw5RW7oihN+30tl73FXMRobIQED2IyuokaCo2OFoi3IapMfP4uE0Jk
A8qsJxkFgwwlYl3+lm/j84n+/XmOO/Pw9mfdxl8/rjp2hp915G5IEo3IXG7RRCw5Xhmqmmegoy4L
68cOnoVOUTsTxNPegBDfdWhasHwhowVJJl+5+3X6EhMoylQ4hIv00O+wmBMUTPKpWy5TKeRDo5hh
LLpWuKICiMMWxrMxJRBYPj4oUB+RlT16CcBV3GmJrM+qsxVQdetR7L9KLwJkJB1c59L2LzpT1Qsg
iF4NalTapHnCQr5KhE+hreR6PnB2R8/zctip2Q884l9WMS5OvADkMGqaUG0tPB0EUzufFiq65Cvm
nZ2FWIV6ttYLf7xXpRjxe6gBn5uh4U5l2RNbBmOwLjplIVfNiFBL5k4nmLCV1hxCdShzmaMMBSAR
riFW9k+CPBPwd/7ps04oHntSOfr+vR1JIYuR0gg/whelnZeUttMJd2zpZDNsHTID3f9Otb4nxH3H
6JJ7KnP0apv8CjW5ijGOoNzWiV0TGIQpnq2t+mLQzLuiyrH9ECu9zoyf8pSFm+80RaRGsZ3hrFx/
D3abU20hlYkjo3dJiAQnLiLgd2nP/lxqY0jZfTnWX/3xEz1Zra2TU2mrtVObPqpHjarQlbJQpR3f
xAl6UD5WY0XRFltFxi+omygsfLOZvcjuI6EAmWDzf5QN1dHJDvQ6l7E+gAmAuy6g0IlWbxknbs2R
rm67xw0yoSVxh7CgjtyVk9T6c9MzoOW1sW3Z8ggo/StyOODHElfT269A0YvzNnuMHfv/sahE2uFv
h77pNF/LnkEOlzHq9tKCjM30e4H4f3vfMRkaF2iFrc7HmwmyCfbHiWMa7r5ropd1UH58wWId8d92
GLsNKP9H7OXV6+/ERZdRVD6Lpe5q8iOGrHrCV9xrKap2DxiDFa1/+O0fmqm7ghSj3TgSeQSi8oRO
4KftN/fGxCV+JNv8wqLbv09Q4j63M0fcFE+/Qr4bFxccVMO3abuJ29vIkJoqpceMnnGvq+k8Bkt/
2oEQTKvttBEB4pqgzuyabJAmhA1REOYdC+IO+j3y8rA0hOAJ3V/wGo09DRS8/aOxpu1fuG0nq1JG
etDKgSHGUQrZ2+PySaKGzzIDVm8mG58nR1V44ueIHtcpNg7VopP4UerEtWh+Gcxy/mGTIYq/NxY3
ooOSKxRumCl7yfg3KQtCyceHkQ5PixZdf0qtGXd6ITIJWUZoIYTfpM54hb4QbRww9iIUMCkeUj1u
TqLzo55j86fUdh1rySmvbq46y+ELFfXvp6uka7o3xZBBmFfxcTiK6WbahP1iZ5vHXyU5uR1RoiZZ
tJyeKMR8TysjCX7k5rNVhkpBzb93glP+Czjeb75ZDBJgHlN0JPTCRG0ErJevzvlQuy5pXNtaysFi
hs2GXw1bOOoSotAIU8t52cT4gwprg3FngJ9xagWvj8kUGvqdDg5geiZ0YK48NT5IfyxHgxYwmR2U
sd43GwlfBPkOD+RL3OhSdBTR/l0ySOapI9nvfbwhqEdORz7bczjylnFFsaRyu7cT3PnkfHn338qe
HQF3IAvr5mfaRkc7efavyVVariMi0HUpiiUR+BaBs/VasmXtQWiNhoOBfQoPmOG8ZFI4/9gAGAaL
kLIyxbfogXpT/KmLvU8qytxfwdMpr3We17rM/iwxDEO/gVQ9+UlJ6I1fGAsPVPI/SIcr2cmziemk
ybmkPYpTdKrxXWk1pY3aH0XmZQlEIbkxwispyqVj6NEsgupH6N1yvCkZvkoIM02q5HEFsg9/rZkU
Q61BisvsKFuUecUB3vPL+ZsRPjA8iN+MMnUZhI89SchNTw8Vf9LGUwTqrbGkO5N84wkDEMytFP7L
6ubandLGpi5pNQUUYRq18bXz8rRCfuuSFtz6TYih1TWl4GQqJguOKZP/aORN27/3UGzknMWaYSua
K6QLfowdVR58qON4C87Ma3b2N79znvsaZLVFSXmyT1nzWjmV55Six/lqL+WpN/XCQXLBHk6Y++82
PvjGd3C2HijL24McPjpxJFX5py4Rf3S2cn8OFIGJSMYjkb5/2ERIWW64F8HTXSaFrsbXb0Pq7lJx
Wb1Ggt/9Gm2Fz2aj9PKxr9V33yYB54pegeNrTQjxsQNPf5PaF1K5i3ysU3i8bZ/vMQ+xk5PzqW4Q
0zcjo9XbqZGuuGHBu8dCXor0fF1Hb4uJh/hO3DmWSMVYfUUTxdTBwWTYQ28uRc0dAtaazFXAeJE3
gv52ol9PyGPcqWSPClRySrnBI3Kvulk7MJKqk0XmnE5EHBA48+S5S52Tib+jW1N0wQkBdM904YCJ
80FThxB3jPwVkcfqTLEMPJw1V5j/6GptrwtQvpkckq/2d0V97QrOvt2o8udagWfitd9GhFthvKQk
z37Mvydh2CTZy2gYMlbj8wzhhm7ACPvITANsx9aY+9LI1OCX5tiAm5FVQ0EtOoB+Yacha/GsfyfG
ADJQcWWhxwG3uxYJjB0E+dEiHqs7Vwr7xoCilSKL4yIUteOsIavUMV4ZUxk4qC20TrDQ+HCcdJpD
LE0LFMVMtKwu/MtZZMjoYBRlzX4Og7ofekRtuLmySWDMm3b8garyED2E/y9cNKW8AmLG32TWOuye
cOe05MC6er56k8xZJNUsmX2lQ2IUBX8z3ArSYiuk9wXkTIyl+IVNiIJeb3aK/3UKuR3liD1n1z8w
DSHvDfJM0cOmFlSyN9GamMEdanqTYJlrHthZkzCiZMYUVMpeQ52Ky19W2nt6drLmpznvxER5xcc2
YQPpd3YFvKuUucrgEyCrzaFv043z+2x8y80+mIZ52rHjock86rvuLB47nE1afaeTVEcPByUA5mSd
4yqo9sObbdmeGB2PQeKUH+j55ILaZAO3BSx7BFMYj1qNpThzqILDfYwbxSt72ek0fFqvMz0inGnV
18Hs2TYXIn549G5K1M6a8NhJh6e7VHWhvaUxfvrVGhtZLbUeaCs1NPE8JmahAT53g34FAkpzZ3Hf
sb4OY6Y5fB/3v+4YrJ+0vKZ+LT/2Gp54G8+LGWUFkEsNlTIXhxTFn/kKxFfKG0PRTh2zPtAum4Wb
Gd0tcDJog1rbtt8asVNYhrN2i4PDjU5GEYProXWPP0lw7/7Qu7swdGr44j0eKB+WLKlcTiHddaM+
cSqC1g26xGlMrnGSFZ2HLxspuvDskMraPPvLiwiWYiQmUxL6Bqdv2X1LD3Cd+IuRQX842iknbW/W
cSZaVMTxUnVW0fZEtiLrAS6tgPt3USxC3wjHBR51K2lELXL5pT4V4odvfjVN181Tjhfn7quHVc68
Gy94yh8k9wLBFDliPOoGWvcKrYUQ6Qt8BRBYlRqblmd0s6QHYvhrQUMnLyHeYOQ6B4lR1xzVNSWf
UUp/0harHPdW/9KdyrFqkmAH7Cg+JhE3lXbiWfhq3LKWXkUkuw0ZUeAqSlBQUIadtHCiKMeMtS0m
1o78ZBjLD3Cbtxqc1RHTCAwblQl7rPCsCEwa5gNmWmruEMFUFj/IcXTzTDQFgyybiWJ/YSBxQpzo
SSFt/hbZV1Nt7pdEM1DOTd7m97Gsijx2KGG5OTyYtmspGAMnfhhrD7XOS2KugNfrqwNE8ghEYrSU
kmRlVp3/Rp4l4XM/++xWIL4F9qfswUA57GetYbuRKjK53RGpxAM5UO0PMHo7uk2d6qSNdAFjaJBK
4g6yM4Ms4OGdDc7K9a3+NR+ikMD4Iiy/D0Citn99y0FdODHKtptui8vCMCbLtVBy7NB1IrOO6o1f
uwzPyG+2W7TJoEZmnkMCzskHXoW276A/FHm/xN6/mS/bGxFHCIz4Y0ZZUbbgkwljefTQNaJnxRw0
5syBStG5ZQwvV1+NoF4ZAwI4ZQyhdWIJO0QsPCpo33Ic2YmJhb+xj1Wn4XLrRNnMcqzJMXWcX0Ms
L6u5yzyiSPf8n8Qz1c4c234E8IIZyR+3MC3MK0XgUJxUQfS5E32ShJBcRB0YrOefXOgRZKN5TZn+
+hNY2wDkC/YbM5415CSpWvEoRHT77q1tnGKPl/UinC0yRTvyphWynWTnAmGF2/E6a0ckRojywWeH
K/TCLGVH//cBRzRQBvk0GciULeAuiaq5kOUMQ5j7NIfe3iV0wJySyh+q2NZ1i8CZXUgfXR8BV+4Z
XMjL0W16gFq0seMR4t1O9mjE56E3LSddq6Ul9Xuw2bojh10iwPTibFi0+WHdV9G2XoJ3piMj1b6g
i5B7l/7y3AzXxVVdC2/bZV/3qK0T3PcJH0xsccdWs++AOYFpqLVmTcTe3EwcbxMy/mLa/nyW2N/u
1kikj+h/v0bQEHJh36tDXavJUpnFHugenYwBKdPnXLiNK2nUVpSbASgD8gALzx28uqq8p6E0LhY+
I6rt/yrDsWoFH+LQ35yYlkyuQvg0+a4ATm8bQ8pmiEQQMb8W4bOifWq0xexBh7KBbpN1w845GHRY
uTDjZj5PgpA2x+M+TOPZPwrlsoGmlYdVqS/AwPha/XR67D8PmhnKDaKZbRreiYLUeBmuRvoa/1u2
y2SRm6HguQJSJwquzR0meCVz1TGD0gqvVi3bT/vudteFjmG+7yntWuNllsoa1OsCWhnop3EEdqfu
BSOsGSKJpZnDi9VVaPj7Nm9vcxf7eJefh0hcshptxhmuoYv2AUmRFM4UQwmB3lkcjX8CPkHoHe8X
4l5/FxFgYUpMhkz8rAKnIGrrNmre01fr0gpjKQsCVvFem/NJ4RYxZpEfTqSj+yDMlSWhSXiukJ/G
FIKVqLHureXaCedklXi2Erd7/jPoZP4tvzGnBFjuFdj4pMKKxLdgf+m8lKgfqA0irJ8Mgs6QefqO
oX4+D019wDUFgGC8xgIVN9WiaJBBA3JLy6AKrHr0Kl4CGDF3EslrCkrC5jBNkP2mmSij8FD4TxkX
dGpegjNffGG3ANwLevZfKV8DNB0Fe04G31a2pR4FWTt+Phx/MtqiVuyI6StK/mUng1rugbTIyJUR
Zi0S5YvXMsutfQRk9uMWI0JejdPxTxTCe5xWcXFEXk8nCINtgHbw4v0b49gZ9021S8MEX6cJ2Zpq
kp/VxfWrTL0x/L6cxccI4goSgTTa/aK3L20OlL0FFJpzyXeFU77JjTZBG60Had6ZI2nVYcnz+T8g
J6ZkY4FGTZhpiY+/Kr49uyBhHM2cNi52CdJ8AxZMsJmEPPIOok/jvhbn0uKQPLQnlu3vFtws+Xak
Pb3/TujmGDgHiWfFMPDvWlCA7aDkrqwsXofpO4CGkBnCGSCbhhPcsnf3FuYrEcFKRwJeDInAvJEO
1lEMyuSdnWpPHRFepXJbk0rppXedfKQxL1AcSzkb95OsKwUr8Gl4YSe9zunWTi4ub3B3j+o6ZhQf
qyjncj2z+fD+tENlvES7BbwmyW8my4qyh78wWxtibMUbDf5Y8zfMgGtJL90wb7qo7OvLNHP9JvLf
pW0MAveCQOFY9NUa/R3so85J1aZle1mXzEaWnBhuIeMwYf9VLQW7VeKkuxDBiAezysxgEmMQHchY
1xk1PDO81D0EnfQOKofPX5vL66/rgJXLwQ2X93Sgz+yxZmBq3VdAVWW/3d9hX3FWvglu/dZ4IUFL
Bo/MavVWzowR1b5YlhYCxUTRkKpaBW1jwXk6rN8g9PJTq9RsZGOusQX6d/sUnLPoDL3P+b4HSLka
DvF0sOKzxzPBRkrltJL9B3SFbiDt5Yr+gJA8Mxt8NIXno11DFibT0omqSwHNHreuAYX3LW6o9U0o
+hsRmEk4rrQa8iA6Gz4iUBdO5NwRXOjI4m8X0otx15+yzNCaMkn9FtOS0ZylGxjiYdh/MurK77OK
4eXtKLKiphMv4gzWBryF6GKQRE8XiZK1BTGBIIHiNBNwB7uLBo04hAyOhV3rYBdSr3euDCifcS0R
tpzM1ac591OKygry0eH8T0iN158hrv7tITEjYAqdfoIByKxG+awTd30zT9CTFGUiA1WuGed+JI6f
uds3Ak89qsINYCPOL44ESK6IlqMgapi0rW0x132VH/iYQ9Bx1JCUWmS4xvgYAHlPI/ZRC2PZD7nr
2YCrTMuQaMfBJ5rYefMU+wk7AFnNfKkWdqIArFzy47wFsHsdCtWII58Pi/d1FYE7WpPJI4VgXfxC
uAQcW847GU/FzwdkR2CFnQ3ww4R8iOQvvrm7AbItUOI4IQiHhwZLBx7wy5mCgv9DczWSaDKDPz8u
mm9yBr2dvYuqABMZ0EEP8MVvsBNVpdZg/QunFMd2Pb/57qHwuky8SOu30lFvfzE5bg8MLMbcmCyV
6r1eZtQnok8NJh3HGYfC598CpB8rZAGqbKSXy6h5hd454UI3qI0JP9ZXUl3tiBfss6fZx247Y/L4
M13Yd/CkY6KS6HU2GVZogE0NzFavDYvC142pH4le5pU/G1eQHT+NAh0QQu3y+aktbZCvElXJvUUU
sL4OSkkXWHz4bF+y5KTrresB8wgxbRQc4cW2bZhGQSpahEvs3v547c2d1iwAk5hYvoSYGJl9+ups
ssqHpOYGTsGmsX79dt/LMFdPT/thYmxK9QREO1eCWK2FE5UidZ0VPlZues2UkxM9Pny3vFNO576w
n5IkVC2/6zMGQTZxPZCQsBj6fw035pwDUXQeFyAaKqaq4GPm7+tqtIgEzMG7SJHUqU825EJD2i3H
+cbLw/qKZlZIjduEKd40IR6yGfrThvp5votMnlLkxEqOvTcekWKqVMhcsVLTqworEseRySnSnIdO
L4ObS4EsFoi0W9Xshg9erhfQvug7ZefMLilMCrkatcvQ9QAjwKKMsMtZd6AoIotDMjuEqe1W4Gmt
+mCvE3x8luSqpXfQ/4yf20OkdErkbv/hPqSFlOIOnOG8ej0sTx/3rzbvOSHl++S5qAaAV5FxccZZ
pwJP0Y7ZZCZYVwSkqzeDH1nqNG4SJRGDv47Otuke6aHELh/Jy98fJA/PLzcSZ6T0+cFI+ocwNzZt
Silx9geCz4JDHXjXXgIc/1KHnBU1cIksKhzbgnc78IDdTrePE7o3GX9oUud10LrUQF3F/VZ3wwuH
3QWnzzu76lzQ42rUXQjqAKtsnrvbHWNV0asXr3vTeedu0iZgOfyTx8QjNXsoPFApTEYBXvT3lr+v
mwKe0eWQnysnzYickHZa8jxnnTiNrx4bDCGVvz1xF/uLx+dzLRVfyfL1RVBRj6IEAzB+2QKYOVXU
2sLYfyuSSHZMGLah6/kYZWnUOrDnHHmmKhklWenN/whOlgOc/gvEZsus6YBMkuIypnHF/vpVcxbS
MtTLf43qLZXopTQGUs+ZwwrpsjdBYbm6v7XGccotKgRwLExc4rhpZ77v7h4B957nplpuvOJ801zN
RnmvVUJdYfqjZLpPT42/aQcgRzIxzBnSinrSHO26jwhe+LttlgcF6kq/RtPEnOVRSOVBZdmcZcr2
6lDTzu9Myq7L7SjDnsUwrRXLTBI8etME5ZxmxxHEH0V4ugdUrE2aKQursL/BS12SqEX+zSY0+Srn
Ry3rVTZbeYl5YtvCC5IfG9Y1E1G8p6QRWiYLiXLyMtleLrG16UxV15E6jCiekUpph0jKNpG0Tjha
IbqslHd8b1GAHMYlg/qGluuClKfLKZ0+L8JcTOHtaz70Pr8V2pjEy6nQVRrlmNOr+QpeUI7ZFlZZ
Ybno/rBA0Eh1KpvcNAcJlU5473H1JzwFlFLHejuES1vC0GyqTRc/7L+GFlX1l9MOQdHSobJCAQwc
BTp+unw2olVyVcgyoHGiaKv8iY0ymQwQFwd/RX0N/smQugDKF4Q5lzRozGoazaHu9spOjQm0Mi5n
e7rIYnYBzVlYJ0XbrFV3oMe6CZf/9PH+ZcV2OfP86H0jOKb1qvCYiFA8MW2kGjNywX1e5r9WRpFJ
UWNPlHbP2MfowmYOmuwSu5t03m++EUxdvvz3i3aHwASE8E0exPk2KlojEMagnwLZPfUf7OiUs8rR
4Zku8rkoylPp21/HY1BRvtewmk25lfjUDiJopNCHTF7Guh2hlPLQTCtHEImGNTLoc6nBS5Iazg28
jQp9tEABNwEMi5OG2+2vxARmGL4FAsWlFcfZhFZcsRra7TPHiSTZNWxAiQTcbvyTeW6igdCeDwvS
CIyYBXuA12g7DrTIFdc6+B26jeKeNzJ2XA5EdF/7uSs8w5S7fcmsx2jucCBQDppzA7ahKe5VL5+Q
KSz7GYZmM5b5ydX5VZ8U3O45A4jGk7JvYfEr7FUw9XFWhxRCBWOCL+eNkuG0WQAMNCjYe/e3sKa4
MT2GHkwZ6iq/lWz6t6cV9wOPZL3q5tn43udcptFyKG7W664A1y0defpOKNaIozQQsOF47NESHP+V
yi3KXUIJmcfGWPMr7n/1xw2Ibvav+kDMllgWSfobgIZUa9g4UXA3I/dg5IpxHN2NtLoBUexSc4SG
dOrV2ssxDcZfgTTv0Q7jxzBgcDPg1tPrGIygXtmsRs8vzPH5jo+tLS6w9oKoPtNxNi0k45qR8zXT
5fh2XDXExTnPtlT/3N/YOydBfAFfrZqmmA8lHkxjJ1QPPR96HFKBA10lzE2hxaL2Rjdzf1BhIb5P
L/RECARovJNbZjMDLCzGOvRD5FzK2KoS7m9ke57r/CgaQVd1HZ5qRMrs8g0GwH/oBq7FUJ7/Lfkt
gjWGuSL7t1nBBE7lBse6YUzpuQd4KssCdYZ31H1HD2q+yeqBoeZngc7mUbMZ4bhVRRMDk7paeCK0
+GiK1z6WnC4Svrbe10tlbIWSntEuAZK84jnDucme0JxwAg6lMN7dgvDQs4/0LJ4LxQev6cYxtLqN
5BZe+CuWjNPuYzw+ueAaTlVu5LJ7Tr6WL89pX/OWhUe2VZ0PZEo2DHzsffS3dTW+OivPreXDayUp
eiJ78EGCSb8r8JuqhTC/US1lvdeINMq7w9/Q8eERuC1bEB4NyavS3igVbInYPX2Zzg5B4+nYJcbu
nJNL8Jy5cn0DbGMMj3QXuktQ/XraATjRw2LYmY8+RvdrncSkD0ew07k+teDVrP4ViJl4MjTyxdv6
W2nytxZPSL8xUC/cgUyP2nBurDf2GU/UV66Gia7+9m3OiEkuLS2s3HRE6rfygGGkAq37vTtUNwt+
CRUV2JFiiEF0VKm1q8k47C8yibcpof1k3sVoRTWJTQHvXkUiR3vzX7JcTbJ0zZSs2GfbfqAqNIkV
MK3g9OUYQTW7R8N+5bYBqoP+bQmwUXYo0Jy24v8Zv8GafwKFMZNsrSo/O1iIYv/dpK97Sig5F/TL
+CIf3YcnJl8hgNw3qeK3VhCcKa4OzLOq4sM/CISEIn41WvmxMsPL4Via/Z2OUMZXNJuC0aRAZPqr
9T5I0aOrAXXaEEUO9YghJ9JOrUQI+xdE4sILrcEsESXg00f6GMYHFg4oPhR/fDj9nMF9DyS/Gipn
Si4tNNAeWxinaPlWYTTPXV+Dn9k99wl3ZSarQOQtrDppKVq4CrkUldri9ttYVCyym1R7CHvhdbGR
420+T9iAaTcf1ixsQH6RlLNrVHUYVrqleent79bstkFWAjrMmqN+rULsV9AQX95OMRCjjIB0eahm
PFDeX0MUqNbHidS848th24dSeSAgFDFWKHwqo2i+8DgYAYryjl4DIU46wre68+tR07Logw9hL1IJ
FqcPvciNxeH7IaPPHtk8B6p45A+EDdzyMBzZB+/Xc7bDuMcIOIlcW4b+zJVduKErM+3r20HBVeSr
XGu8SOBC3f8vCFbmJ2b0JAOgKmwTVKYWXV0HixSVJIqMll2V8kJ5tHE2cjBIIkFAOjdIphqRgcEO
JDi6n7MJTRKXlfYUd8/0BC2tHYWLaCblvuQtK/ff6hlVvBRMS/iSvEM3yO/93nOoJJVunrhfRbGE
/AUuNIbgCl9JZfQO1yRt5JXoiPvEu9VaiqD916cc877iMY48BTYa0KXB0JHMgzQ5hFHr5d0NiSHA
czlFyi6MRAiCVGHeV4Vv7VCG3L0wJTWzBLEoOKksedbY5bvsOHJFsm8iPgr/wt1tnnfu+hO8y7OY
8vvzs9XXH4SBxTdhNOyOUTyuXinWItURTlqaNA8ugySGLka/LthUA3Si17Nm6PD5MPktGdX4b9tj
tuIRmQLD4ozPk/O2TfwRE5GvNLeGixxp3UABE2xeev16h0gOrP6BZhVtJKWShApW7513M8Q2QuRs
CR64mZ3AMbG5c83J7RcVNkIicqWKEAHXPU3d1a7o9LCLC8nknn9Fb1z2u/RDIfy1MN6QJ0ENEqBM
GqucQraW3jgBws5RWslEYGYI10fXzNvvBIQUy4azs/ojthwzDsG7afSLSFUWFXZuTFSdD2g8Vrv6
6jxX8VUv9/6NIiIgjBL13YdZG/benX/rLTEiUydDYgSAeFl55ezzxxFMsWQwMiddzxJ+PPVAy5eF
VD8YFSeR4JEHLV2DqooxU2xj88HFRDeW3MhCaNTYne3+T8yKmpgPBCsWkyZYhmBE4PIOvAulzZ2Y
QJYikS+1q9x1Q3OMRwXPFNQIyU9J5o5iGlXPnRdXAAhCRoSb++Z3DEbI1KqoVZHtM811J+t/0XBW
4WNKSPXn9XxOelOr24Sy3qHQ51gwBscsO9sR/RX/j9n/aCiZN1/8T6BqTywnB1LNUMuHA2/wlhAR
xA3cleRbesBm59iep1L7IVaH+IdAmIz0FZjsvCg5GLHb5xrTaO4aobh2bghdxoIJocr0Nn2nO99p
xQpxd6nJ7bIZiVCXJNaxFGno6/tVJinwwUcdPN9tChjml6LUoHPLFdiQ7uQk5t/wPFy+d4NzxtFV
U7ZrMqXoaqTKqi5HXXWWfBrkSdT2RsoS+hYDSJkIMPPB9lKSMPq0F7PM6iu+quQOpXh1ek0xF/Mb
pjSt2iVK7ZI8I7hVDEOGbUlajrHsWq2MHt31IA3Y9MXJ3G+HGKfo7Cx5CPP+r/5pR8O0FRvZWv5+
8W7+5G8yFzzLO0Ane0r40zk499GP/WX9QPnkarZ/+iiI1UfshIhEYGtS4bCf233p/tE4nhoRBtA1
8LUEv/j07vrJ1O6G4oDEMQsWW4HwPXYw+hI4xtQ454BaU6CysspfwMvXjVWg5AYBK5BHk8ddhejf
KN38d3Z/WFPTc0nAYoJ+qd1GjV6jyydN1q99Ky7UbxvQ1fFcAfvepna8kOMqXMmHK386eiGiUJ3f
PMKlorZa1bW8zqgUWka4Q6gpwqn5CJiIZWM1TMIWJq1O9PtXG4VdU/qHw/TcJ4/w22DuMAiNyuTe
CKPA6nC1qHbT0lcwiE6gMGDo1jcpjk10MywVQswt7KvwJzKKzf7LJbHyBKO6f3IrgtkJEx0XTppT
yxO3Bhd81CfArYgThdFYvHvTIp+RcQY5UjvziV/aK8x9vIaK/J5b1skL+1ispJnPodCWAbWehah1
bBBrWB/MhUbZcIaC0Ck3R1jFlWFyAqPtHMRWomnmy7gVwhe4+RV+f6htD1+NVpq0GjQptJ6wBxX2
F2GCBHDapvx9fxEbCAPmJ19jWz45rx3y01Utu/5EhcBjU2HYK3zIeBR38kDGhJGDRAt1nni8oPB4
8aG5HJhEcFmtZAAijbNFOBDXBhcPDERq/pvMQQ7wyCDr4BkMODJOLrMyX+lPWB8LWze9+LpVkrrd
8fSeq57tzwELYZ5azS+dvFnFYD1eFd9dLD+m+wd4u5a8yeTf6R5E4YDiM86+JI8Q06b3dobkvw42
xq0ooJdvICawzqnpgP1wiP2YG2F1YmB/iXzKXqcCA4BA1Xs1dOapplUpS7GjRQA5mJvHf8NULRHT
BuwA89c4WofUg8gCISQZKC3D+95Pf6VyrH7wlcV6HGq02DgR/R67f1E0DVdCsnWAZz0Qt38YjPAC
wu6u9SocyhnR7Hs6Fn6qxQ2IRFIlUGB46tUN3suc6JMCcsyvWVL4l+gQRQOG2yphywYwOaa0VMUd
K+Qq/E0ldFbWnhGp46GJRlo25rde7c/HP2AWhIEYlmGWsPymIu6XN03W8ra6ysQ/ENDoyWWaZxuk
TVAdYrE2CFlCHmtXgskiONCruNSW/iMN6mcUQKsvCamHckAGRrxGtLj06nIZj5m68qgNWejs9j9Z
fyXZA9Sn2/3ZXEb8HnQkyVNwj5czGE0KXTU9dhK0B53nO7CNuN55W3MOiK6LdUSunCWPH+MWX2Ed
Bbd64jJobYEAt2ArtHkkrXDennHUKkFhI2U9vDbrgkcP2ghBw/GDt8wwI6Yg5xodhe4KgGAWJeca
WFCsBINF1ajjryRHky0Me3oSLHLt4UMOhaXTwmOUCTbzjf4IG6fXQxOChNF2jRvtoQEykZQCClac
CwjGEWJge3ko6iI3XRZ7V1Mvsb3k9G5jhhsRMc4/0zwdaOXjUE8hChPrVS/Qtp/wWR5Exm1T98yg
62KTFvqfrzQbPmGA47wtIo5sU3q7ttcHq7cOjlwi6d/Q5c94/Eo/LhZu396gE74vnMLpu4bc7lBU
vGMZxbz3/dbXcO/cozWU57kgboJIO+eQ+XZqzu75bOOQ02RWGY7v+I1Iz6T0jIt5NepZ19rdnTA7
n4rdetxj9Vr0dLErkrQcAI8GsoKkGfRjh+BZZ2MBLohQoE/2FZ7OMK6imAVZsPotIs9B1FJPUtD2
RfsdXp4XFQ//1APz49+68OxjywkWO95wWgv5XtZPmwMMc0pjSXkwZqz+OatCXx21/IkTv7mUnVPG
AlWtPu1WoRaZ9zklj5bGlFPJIiWNjmxmT6ZMwKmPCHoniQ5K76z7IGQ9zeT7/PHWD/Ggd7x9xFnR
HGQ5m9AZTl3G4ogdU+/Nn8JCWMz+IAgnJaEkW9jw4TRs+We27aNbPHc3mHUUxEokgt+I+GyCaQfL
FDKJesT3SDFcOrq66E1fbggQQ8mw5Xt0ni76skkt+qSN6LwJh2sCOzP2AKNgeNqaNp4URJqeony9
0fwtYNJlDrdOCutX6wL/6rmYyDxFCyfXJWC+bArfzmC+WNzT88iO8YhMOgjDv8Qaeb5zkVCphWZk
7Ua72MUMdPlHmKU/TM6motuIS3rKTOnN2KNTMfDSHdjYxMXiERuVTtjAmJeSPRwJUZhJV9xO4WpJ
3zE5JqxKmwzQTdAqw81qg74WbqZJEYiub5VGw6AQMaXJ5K+bcZBPV/ZSOcYJCwLhddV3jbsNojZP
62SeXfrvSoKKautKHYbH/zpsTt8XlUWGSc7qcWIS54SzjvfuzJL5Ac2UPnzjLWCuXwP0i935oBY3
Zg7MMxnrU5mGFrDpz/eQqPTV3tiFWo8DHCT3LETaW2YmWW3yjjoiLNEVMlI2dIqZjXvPGHWHiyMW
9MaAhfpV/T3udp0T46vNBfCMJYCfxrdDBbnVixlJi1gkQb9r77CvMjOARWCkqGsi+4knmkOI7jl3
nwcxWWiMt3rvvEzsY9ztbnYr51/fsbNxd8W1YI1MRWE5WxFwdo6uzlEHXQ3mCTVzJWV5HcZcKY/B
5IFZm0vaUgnEsP+B/QcaMy84Dl6zBu+NnnqUElG83btPa6d1ZdaAFXXY2ppFfj6+DnAUj0IvoNnM
XrEMVG/VyXe+YxLqbMam9h9fqB9wSuA8HY2UXn3lopofAcjAoP3QEBlxIODfpjkZmcdmFnsqA8On
xL0oxUS91G6N+s/tiGx0CFDSRsvqJEKuKax0N4gAooo+13UDcWbZ6sjiH6s0QBeLFKoi9a/prcNP
BUyXkvHetXxM/jlEEei+gmTnbEX+IXmHXthWiigVYpbxlypu3H9tfh7CIohlz0v6ck2h5hSu6hu8
ayioYxSjbnRAk6Agp70fiQH+i/HmkOMrEam93pm9yOGqGZabgkhhtj/5/Exn1J+wg9d6cdhMv0yO
bOml3e3fQ7VadxdB+UjqqilnmsvuBv/N5YPZnbPxmtK6jeI9QBcDSu9RNhEt17VNl4GPJ0FTpNss
WNNajrZSl4ccQ25nSXTczlA7DICNfj7f09lJiogm2ow20vf9BEe+rrTlzrj9AGKMR9mGm+FyqGJY
CwZISK7d1hEmRKMH2jt8rpE+ysmIHRlSVpwNNGIajzTehEJoCci+DzVvIM5tcQ8ean2w2mX1wvwj
R3q36SUxiLn1jk63DcYs/+rrn1bCRwWQWjkZFGrusI5IsWqfPDPgdS+RkrqwNpo1Pwkos1V7HkYZ
2z/iTzNnY0dJcaDl5W/a3i3XMXg2f34nWzM4hIkpfanQoowpZHaHiuWHqr/vITrJ+J3trZDnvxQk
FvRWp10J5aobA/5qY/4QPJBjt+PbvNGwLeSchmbWQBdPjRVwbj9nT2JjluO1nH6Zdn47xyW2N6oZ
pN0sFRUgMkZv/5yALMLKP5cihUP2KLljxCkWhNwiort5yatEqXeibtw8Fga4sD3l9If4ErrevnAR
a1EPJS+Kz1/fDTDF4YdkogDkbsoYdwadihT4VhG09AbZkFCb7ue51HqJjmMldlmFFBK2uGAqI5PR
io4xQLPfRb8EVF27Q0LZ17FOLBrU+4q8+x3HQ4fDGklirZciF+JcDd4hUjfwha774cjrz8CReXLA
x8wLZZpfxOYUcAI05C5xyC/DO7U754hp1P9nu0+tLAp63YkHK4KItDloZV7n9iyKa682T4NhqB8Y
bZ0f0nQNnNYVIRYQ6SCRNtRgHg/NXJuXExyyCBVusFowPD2mooO5VxmnbQqUEL9euQudeHPv1v7W
Li5dwEepngm4QMsO/xuEiUjwuEVflli1PRUuL9BviSsGGCupgEx0bzWHbbqqlZsMq9+j5lKKj3Mc
uL68ztyVQZBcClHUocI54+r2mHGPfxlc6lQpxkKRIPJzmOrSmSwW51CCzfStrDxHi2VPgS/2dupr
AdFqI+ffFwkCypnFaXXvubZlpHIA9tl/P3mghph/MEmtNM5RJ3ZLcS0QA3Jpq17AyP6/1hC7mJII
ajg1gkP8TepYMd1h3ICY4cWekgMKj2jOWciHwA5X+DroJCm+dP2PyMHMZjl67xMFmGRj3SMaaVwd
EVlAHTP7Gfpu7ZOWMTw3trk1eRF46ZB+Uh+Xo1SFibhftXaOtcfw07UFhquqtTDjUtr+TQ2yo3Qb
0LuRYkkNWlR7Pd8twtRvCX9J78JcrBVFgycfOC4N1VCJtSa6/6M/iDJFC0UHqDdFfAV268KXcaWk
ONy8MEDR1KVloOogVhHUVMaLprmWQAXz/mYTVMKtBwwfKZqJcFakt1Fh6/Bf+XV5LcEUJiZmjCjn
0Y2g+EJFSXxBsG2W0McMWvOVth9mkJeEBxOgJCt4lNlYvUYzDLISVgz68vrVr9p3TSzx2m/exThL
NiI8iOzQXrWLdXysN38zq4ndZgxaM9Hb/hktWNnuzEyv9mEofBZQNBsoMIPW8FXEyK8zYRBV6eZV
QdZxbvO+Dj2L5S+XO/zDeSNF4jonRCjWlEvqUyoXnWOhjIapNhMqucfL7RcCydR9dQCoq9Hkbi2z
kBN7w3xBn92O2lphpvs3l3Zv3jPb+1xBhnaTNNpU4eNyftPlrno0DyEXLf5jB+nu3Dzm9QxR1X2C
zXO4iqBObo4qR0z/iaeIZisMnlozFU22aSLx9KhQFkrU2zWrFItiX7XwdsJp94yAslBARGYoUB52
jdRANKYH569Oi1X6FR2Peackp0fA0MHPIyTHjH7HLmqwXNXyJTAlVrayoFrvkq+y2ur6roqy6G3F
cYg19M3aYnB/AG5Hm4xpgkpJBdAnZADQpTuo4osKRWtp8DDttteN7q/v1fYbW/dXrl9V+1c9wIjU
lMzCQwcYSua2rKH/k2+m8khw+26EzFDPhsR40poo66j4YmIFYvGXvCq0/AMXJ4QyX9zOssLBLmu1
UYcxS4QGZ5MXz+HlD6mROP8py8INR8NgcZ1HmoR+zxTFUpjY7qo2E8Vj3sq0v9JpuxJCYwL68wMO
xNyNuJfDrJUPyIYI+75CplXPbmsgKWZ3dQJGUM+G7czOeUtf1K/h/MNxM599xB1PmFf5TIDbax+K
+JYsAbmjxRt0BOYueIBPlCP0JrZocuCnjdatoLTi24GyZH8Y6GZLkSlJM/TA7UB5gFxY3MczGzm8
K6wJofjwmNgYmf1axWyqcqNDjZR3m3yOJGmXRHxDGn3TGjhVqrxhvEvVSU8lo4QZ+jRfkuAI7HvT
ajnq9fyQc7SAJTFydr8rWEjyHSxWEarh2PH4z4yqxvKeCiuyIVyA046xlHC5MIxeC56A1Xn8VhRQ
+M6BnZfXV+DQMwO0EkZ4DcoXoOM+DWYQbawY7tMlRCb5KoEedurfHhdb+BQOTY4lLCTa7XSRYLSD
NphYX61I782mkmYQYq7bDl+1VbVQpyE/eqfp6azRGP68NvPXOhWFZGcdTOUmeqOksI6SkKzQahV6
ctSionw+MbJayvOiWRoeJ6CQUex1/A+ZfhM23PR7KeXIC0Hy0esNd1PFMeBQf04k6Qh3yyL/9InB
MCkO156iGa6vov85zpIorEf5kpwT/ozR2/Ck0UAOO7iWgWmh+C6hyA8GukwTI8uXDAQR3opiwUTl
AcGlWCvagF7R67wZE+2TsAtKMYvrtNQVulxzZuZiiLZnAjtpwrr2UmPB9NTKw9tdH5hywKiTEUa6
aXQhfK8mfsUsegmPfcCq5xQvkK2yhBnbCkBoXB4xazqQ2Z0c2wXQHYlnEkmnt7uj5rvqzJrbIfP+
01//D6MPrsEOLcED1wN+jC3p31jV1Hq2kWDqav0z8cpCO7FCjGGQIIBXL888AfB9nxYi0uzd3noH
GLtdhBgvXdqoRtmrE2MYgggoh9cOQnTrhOB1RVOje0O/OBqLW6EyFoYLyd0rQuLIJbGtUWeqChyM
j0hd0CVDfHcp+R8VstruN6lTE/lwkyOf1n/27xhCE59lRDWZFc8hAySTu28gF+PJQM6JX9eFVWGi
AQq51rPADerw69qLsDBAIqU71j+WEKD2QtQftqhbSlgDQvk0/J7f8ymoYYUlaGIUNj1JqBIwoIs2
AR7nAQFif58w6f0sEVsPILxuGk7NkWqeGyx3lztNLJaaeaNT6wEogukNzlhw2CYdFdWoCY8mICP7
Y8vGqm+t0TdQ77iw0+ZqRKqY8vCnQp9W0cfFrIyuJKPqOFUcgN5+NbEIkKJih9eRVlwT3o4GsRsB
/ot2oFj0ra9KlKomgggQhoBaF84w6ubfjfIvDzXdK5D4S2S/afBMUtXbQdqLSHqK2EHISccTB/8a
6aUfmjIFW89Ktozr8SEpV9MB1KVvWYZe8Z3mrXVdhCZgNDYzlpUfZI2WOkYIAHHwmyW1Cl9NHn82
4cSeGRb5AHj4eGNvMaytUwsbFAE4dWeACvBnEwVPUyn3jAOK4Vu3UmPDgWLG4caOa6ya9T4ZzPj5
5CzyHkkusJjMxFHL/MTZcOqVLPVsihcj6J2BmaxpMipBcae6jcIMW7qQmBXkc7QZgmaOEs1CwNNw
xt7puoeDfk7c89xIUrO1sEQSUvmjgqRMNOm67CCWCMKK2zyRNLjTGPBoFc1Y0ZCO166nh0+Yr8ED
AlxPjKxB/0qtdY59fpNJYJWNDMffP+nQknyZzUNfZ/Cmm1KvmUA/8R8k5wNzi/dyfp9eHF5OLsvi
GEkDPIRtGtQaoGLN6jtF1gDc8BHaikdVHDiPE4xvnUuRl7XVq68chAnEYI3hLeyjvc4+3iY0SnYV
07u6rzYaNxVnxeoWlT4z+yoTNSoV1YjFfq2ab8EvuuUp23UG6QT6YndEpWYS4RH03WDGJUOLhhyK
jOp+zFWtaKjCmubz/p8qN7yWpj1v26opC/Bp+JEnzbxuvcR2EFwyo7aH1576eNgUg/kZIpWMVUKM
VTfhw8Puq1aMvV2vX5EUMIY9bCKCuuNdmUAnFSP+wApRZ5mwHW/0G9YxzgZTNZyyucdM38n9WDk1
u8sahkEQndUj54kd+kSlZzLFgDVPezvUYSwiUBM32kISp50PV76oib2IgbsYY7dxHosF7rGUgvA9
C5BwSbNDwLbvWf3dtO1HFgtf3pFVVhdlquLQVYzZxYrLc66bEsKcEPcDPbigMpE3FlRBfyUjEYmw
LKq0vi7vrO5YKJ0lTXyDqlYExkaQmwmo5kTc0zj7J3FLWUzTqyRaJjg9EAaMivkz3/10t9VCBv07
Ky2qFN+tRC4wOUM7OWwwyvFYfmtqwJCQgLxFOstM/MWzG06+af9AukXNRvLaArQ7ya0OgOGy3gVZ
Dwk80dREbp2/PaF0ZAShGNvOD6iu+x4g0Uao2VIH+XSu8hsIhDHHX45auwDm5PMwSS/eCG+oj2nV
gqYhGxe1BjEebCrhUL+iLES2FX2weQNDVJuY6wzZx5Fxpe+MmZQkWU0SjT/GV4h7N2GG58DP6UaO
xsi2XlLkQz9Hs+G2u/PIEwEFsl6tNJH8nuCzXLQYpqsJuPoXzADoO5gjFqH7LKEnf+rVc7VzvKcf
Cuihhr/LVz8LHlJMetbQ/R7eaxZ1YexhF/LJUn6kczxreEa/+err0iOh/JB20W9TIjn9hJ+nYutY
J/39DDC/OQb7M3Jj7O7as53zQuLyrXeISuGYJVnPUK0W4cKc/5p4cV1Izgm51P+p0GB7cQtI7QMZ
kYgVhXYw59iKCLwyYSY9A1uk9MDnNM/NYsQKUlSAGeeaaqBVMy2YquFlUzWnESSvJR8olRQS2Fn9
yDmRgIUEzbEIEwws9v52h3ysPRffsMlgoCCrvqShW1kYmx5V40sRcOW3dd4IQcnZnhjXoOAm3l79
kgV6FawsymKDy5YsIoBPohLU/ELT23KDq0ytwoVpqi7S+ymQmOS/rJ0+pXlYiZH1d8K/9OTXp0Ci
IEO7cqmUuXpR5cpf0pkcZoSgmM2jMVSHKcM7zA7LRueJq34OFxjs0hExBZ5GmFZwBuPzixRCc/J1
oKkJYxfZAyatWuGsqKXOtTRKy9SXVTuvbKyUQygr7qeKTsuLvhUIvB626IzUdXrcggyhA5A7MhNs
eQFTbc4KYntpndk7wE8VB7sSYsmOM3q0OQLGLwo7veezJsnkZ/PejQidIVJcFCxd8kzY8yQqRoD5
/RwIEz0yO7Br0YWWRzS2SGlk4VSOFDifKmehYnS+nWjY8wSm3iyhIALyFLSo+kp8hmJsBXdasjd7
qcqyxYumekWJRpBY2pMm3DuunYZVgBTv7yHditM27ZyXIXLeOS2VNoTLXKMHa5fishIaoUoH8JzK
sa539pomwQZo1R2u+wNFFY5hVEpb3wckjNsSFlIl3JHDAYiRQOyvwjt45DVeGpwr/LGY7ZGhJ5Hg
32VvkTgTGmxmA4kAIpRkwrX1UYlS+xy4FeXGhM7w1X4y7k7j5EDBhxAz1mxNPcXoIz+Fh/y7kiBq
V7QeBi4WVYbbMT7mdfzsjqLNUwNRDLTCUd2e8ExEjSLo22QL1kUnbmshWGO6w+jXxzdcH+K2+ya/
3+WfL/gpbGdb6jOl45BQqa+S0d7zh9RRPGKWSSibPkf7vETFPQZ1VutUC3WN5kBveIUFr3RhDiD3
pm/1K7wWb3tSBfq5GZI0OgqSqHicso5tbDR4XbeT5wMe02b9E6LflSVvKjQ1mFK7hX7E7BVDRhaV
oPMOQv+tWgtynuKv6F0iq3eVfwZLbObSSmaTRnEUUkr+wwUtrMBFz49Bg543EkLRvI29fJeqdw11
uGKu9EiqLQ6rtRQYqUDqgoLwYVJdoDbm410m2k+M/jjIf7VO9S8+ObWotcazPMmB41YLNfGi3F+z
aGYujnfifR11NcpGNXGZWAt/1kzvFGvVzusy3mZCbP2GKa+AB/yRyWpuvpz0DMoM7dkY36yQn60t
bw/rVZ5Z5RITgc8LqaZuTLIXBDmN1NJKrUYaYaf1ily70pqju1u9ubREQVts5EbLX1w/h3tQItTs
1oi3pITGOZQpnlTz0+DbwOkGFXz1XxAyhG1C9K5VACKdRJbovtfbhzviCkGW4IchTQ5bd79I8Jdt
gH1f78ThUPpez2fCBKkqT4d91jRZdyj1enAAIh8vy8oqiOD727mze00JDbqyVGHwVP298AByLc07
DFkIwSsRp5nLS4GF2Y7R3CCZJG+5prK9kOEcw8gftJcdowxLtmjIYqKOFtENFuj88VrdC6jfrvoj
WM/h/sQW7bcWvJsx7SQPkV4MJxtlTmvj+CWNv1HJhWBTKkVdyYK01Tb74jOl3T5bqlIB/eDmAzM5
pHRH0wUTi5clEP3C68fbBQwaGByxgPvYK2rD4eJTbc2+1Tj7AwzxrgmbW4G8xYd3lI92a8Q2lD0X
Q0kOCByXkwzyxCaTs5rG7YHJdZhME/sh/8SWvrsgzPv0U3wWKmQUPSItzb/uxYrFtIG3EcySlwQf
BokmV3AI76TL4yvt6dLA/5s49kszng27VMDCWkfVQuapZjIYeRC63pEKhdgr66Tnmb/E5+ddDW8N
4IKmhIgWTSitONvpupWRKMI0NowbyYjxVGG7rWn3ezA30MX2594dXCv29Lujlarw8nSFzukB2ELn
81xtWGYA1/KoKrdTKqKqXwqteapdR9Su3WC4KdyavCfFoybFnxO3jkzv0+6/9/XCVzE1zB6fksbF
/MIsJfZi+Q8xSP5VcYqL9WakMzrgJKP+ZOfS7v6S0eb+BW15chymJwTx/yQ4MQN5TXd1DEQYFQ/9
bR2av9VbgWD+hNxalQnzoqjHemut8x+pWKeSMTmihc1roPBjlis26leggWQ/o6eQSYDDpbMZN8yG
ihuCWgCsRCu6L28KwJu6aj6hudLUCOfgkTaODZynx3nn8Njx4pRYyEO/pT+TXN8N8Y2L1q0Xm+P2
H7fc0YMdDQt5Tr42qWbDhmjY/ohs3iaiM+P2lY7Q8JTq289V5HMBnF8xIEN8hhwHBLTy41Pxy+mP
/CxW1dJPNW6XMkW5XvwRpkaPgLCuXrOOWqPN5FENMXaBSC4+lohecTj62x4u3YGqwF8Br595sEzJ
qaj+qoPLHNtphqgmHbYg+zCiKFPlOIEyPvs4EM/Zx1djX8FtexrsbFTq+mqkXvV43BT2HmptXftA
dP3DwfBGhdC5mfjhAqDuO4ryn+FaVjoK1eMR+35+nQ9VvKbfDYA4Ef9kmvAVVd1WH5yoWlVAuHWD
lzL1diipHFAYo9NY6bDy6gMJAaO+rAM2oa3yvKEZkiewTRx+sK0ibfQiir5WGXO5gluY69jE+5HT
oqWJ0LD2lfjCtBSIeAaP1I0fyTzMKjviiqdD5G+OngYOvx7g593hCnwQhgIPonCipezKehJS2Z18
EtjKLe9+qhddaDvQA++/SkgtcNV4Nbk0wjRNZ8O9ep20hvtJm4ZID9WgJaTj7bYr1LlSqNLRBNbV
wWkbD4nuzOldyFfha+bmxM0jZXpL/w6zcl7N79xJ/CUoIDbK/HRHLJLRCBGKf74p0kwJ1JNFb4N+
qu9RoKUHL1tU0AHMtSw9/uOehACM+LARpbTdLZBp+Th+AaM6khUgd5KUeUNJA5VVOQfuNek1RhAb
4qEIhpLH4SNBG8el2bMuW5iqRUMPGk6btIq02ZOWO+xJtB6IfcOF/NMQJ/G3H2BafVNXNO7TOisl
vfILb7kX+lrOlhG9EiV/+/0vNkegXYQZA63rpsqTBx5Ajrn3Y2IqNvU5UkvO2Bi0PvI5pk3pRnbH
HwwLHuUrsWxyMDnCaIItHsGK4DZj4vRm5nByNmsTcA97cSi2vY9YZp78Njk5OuNLBkhfHm1xPikC
iVSJifpw3KydshK2W2ocSrkXREbLjfUtZW9/kp7WNeNi04LmCq3c6K86O2PVwrpFUqyJS9ZiMRu0
Gs96IRUJLCwqItCNb80i9bReZn6ncTjedXfZMuaZTjR3e7PrcYPGeWmkGGn3Be5BGhulaIfheqsW
fv+ZMSXbDzPfPBKC5KaUuhpsqcVJfMtREJlbxlpWcq6A+DyAOOFf+1TpQtNceEReSLboBMkGOLUR
ESqDVKHoaWl5lnrTQ69TNDDFqPimNfPlJzIRSp5l0gOc4G0t5jfsttCeEPsCDZyCCoA6zbBo/jIs
PnfzMsLSFPI+V68Jn/2RikqelxsuvY6NqQ947UeJEUL3r5vmaE03dWiigIbN10iSFOb+P5t/m/hR
ohudDJh8j0kO73JKtB59jgsz/0pmbaqg6Q/aQLu2u4IA6R5rTq42RyGiYuRDxnZZduBHed3V5ner
AllgCfAWcyqJ42EgWifm1+iJ34F6vqhNuO/w0gLgwufBpZqm5a2an3OTr0yQTTcp8Kquhl0niymi
EdTKOdbCTMh3SpPA6EYDJYyFCX7pQ0UVJ/ucE0US4NE8+vOw76IkPELzRm28OpqlJ8PZNJWSNf5+
LitHhEtHGJqH13XxElCRfuNcWHMntFbP64k4SWTEOx0EtmOWDLyANYuHYczm0VSqEVN6xZqiJ2WV
uEoC7Lsg82XrjvOxUsbjGBymtaDLDlHLhq7lI0EAbpMQ4eeQmE2OdiU66AAva0C+QMpTXh4xqFAT
p6KpYsYIgs+ANCwClon7pggmRuwOdSLvqBi1TXLDWdn/9uGjOtybwrWlvIS7sXT42YYI1CG9P9fN
keRKlu8irF1Jdyv6liM2Kdn/sA/aeZkUJuBtiGoAEDLYMGPHaVeisWhgl/9CQr8tEmU0gONraQ4L
7L5BYmErXNY6b6hKhVByh6RxdfhEfwWEFH9BFkCENol3OmqgNeakc/MXfBB6KI50c5C2WOuwy21v
BzzE4CiN9qfFvViCk7K7JXWF+7s3TLqXi2S5Y00YfS2T98TdEPX1Pp+YZPFtuh0jik2ZJSUDPYVz
vrja7WoomFOcu618pAu1J/yid+xeQcJ/U8Gwo9hMgPXz4NqnTzEVU3HiC+2EYDx4rOC0OGAanEBm
IRoMbDeeJOFzzY9uz5O4hkKHVAtqfb764ancaix/W5Fct0fl1yzGRyvottA/S6M6lqDezR5j23cZ
Qngg7TlaXfUa2N2mRuP+fH6jYnJ8uc1CE7hCB2wSReYHKJUZp/d3kxPERrt4vmPx35jJTM/TBaTB
agRv5HAI1lwQeZ6pcW7gvPPbcPrjfIKQnhs5A6PioVAXkmPg/zMAiWo6nX7i23tfZm17EvNyxVeG
8kss/oE9LYtd/srBNe8kAaL6Il19qcagYkp2pnOf0YGCP1Ldny2dtpWo4CSRz5ZwawKfDnvpwn/E
ZTXZdZ562dAk68hNEn+zIGxEmHXO8G5XVhM2U0p7AgU2/2cJ4sh6npsX8a1GQIj/j7pOwR/uDilZ
75HDKelPTOFfYAWdM2BfvGPNtGMHLdJUGyvshLedKPw0UyVfhbGhjglOeRXzt9SxaEt4ng4Gb9tI
VqodEuEUxgKJDa0e/BqozhjvRom76qhy14fiy+0Vanq5eDwjOotdaiE/rhStfHUWd/WpVCDLV1jv
zb6DKHmg8XFnBOOJXkqrl9g3p9RtAHbzP8juccNv8qwwHFbGs17xEu0c5VQetlKRjMRzPO6DuyG7
lTibtAJ7bFczPjJlyfw7XHUaIiLqN8SCKth8dvBQ26Lg959kO0vcpyZAdIwWuN5MLYVgglB8iheZ
zif8+3PcUiOXRJgrCw/sT9Yn2TanDLqgIvsc692V+9CkB0w3ENFT1ixWMwvwnnTJDv2H2X/zNFcY
Y7HOsUqJGJ6gkYYvjNRilNPGRqtOYc+qggSQe15y/6DSTP8h6YExjPuLgETpNot6keFLLIFLK9YO
J33wZ1HdByjoBoa6lDApZHDcSKBjmPnMn7xPFnI1/iWRBv26v5Ar+bglDpDygtI9rb5lip5GXrLr
V1Z2/iLp43qtaSGacE8YnMXN0EyUdXjCkBSlFk+IbGNjy/K8uutRlMnjvEdUyCdwcFRK+pku7A0C
GrbSPMv12UDUaWEyFbtDzWa3PTw75piKNUGgPo/0FgJkI41VbzuaOq1xitnSMp+CgUfzzr0K7NHE
Ut9juqIPzCFeiIfCsgtRMg3puv+GIGkm2M4+EJJETqDtohJoYaH4IJqZ4MzpSQe2LTz2iTtQe0N4
5XehSsKkt7+Kaz95Gozrr+nim4RpwXOQJMWsJyBV6KdQog9eKq753qppCQCiyWXn36sha1eaw5Al
XEm5151R+TjpiA2idmN/VlLxrG3i+IJoYO0ayYeTNBbr+5xAwg57HLGIMVpk4KPuEIsA+2P2plS7
vM+d//NJNBqN2uCmEy7IUuwqEHa+EyXGSeZK2PBKD9dxaJ3RfQkbx5B6US+yDAF42zGAx4gIfERk
gobJ4oGhT/wYNda6UrwEyqrEvmzCe4tioG+zeh3tMt6oGzDaJRI5LgINPKyacPLFn8q0/diiw1sk
5FOb8vMXAERAP3kvdF7WVaukQOYfCpxJKSP3ir6TWnZufuMHo9WKMnaIJ2bQVI6j9aDLZRQxkrBN
Z1eL1eMgIuHyRL66j3qY0vSbRupBppg9q6tXor3rh8TUZyqodl280a3JwfR52+VM87QOUGLMvc0G
WrAW0fSypAwfP2oseKCKryYDOC5iykaDb/0w1WDvYWZ0lacvsbIF8nMMyI3qyY7E/qExFECRWZdZ
SnnjUBUKycRu5jdLUSAK9d9PbCLodtceX53uXscx5c4Vnm9h0cRw7fZZsDBSihwNRFJiFLmsiBSb
/nQfOdvLx6ekM8Mg3ZME5X7kFzXQLFiXK0u0ZFMWGU6aaP2MiQ9ikOzgO+aEmxh45bhVk1X79kp7
pro9jRX9mI/wYum2cd//aM/Rg+0sOYdHwaRDEMPuCVzl91FNpk6ZfqjNayjN+A/Zns7Dwy3tdld3
2ipNMo5XRDGlAFhzWI+ToOnz8jutXWva8iXBM/ECPoOFBMgbmmYtPU8lwjpO7oz9DhDbtvoJ/4MY
gujqTSRizqKJx6OTn6b8ppEsNn1yPTER0EV7MToJTt0We7l3BjQ9JYB/6eRWAnwcImjh8PuqP62p
/EOhIpIQ/h+oxIW3Eu52TUX3BR4OtzdQDQ9OHjsLc25sNdttzQiSkTcwq781vuKRDb7/vFke7eq1
L3GYjJQIQQ9iSHdWJ3IY3ohjTlM1lnIVOdA6bNd2qgl2Tj9A+W5PwLxbxPdvCVAw2d6l5fQ8Onsn
BWBGNSLcPkjB5+bIhWek03BW6bn4Yqa+MJcVxgb7D7LZKTLRPhemK+bqoBdjvVES+75oXwvDMBYJ
3yYiKSsP0S5Jzbc6fy0MCzmRQpCMqqYJ3Emoi5Gb19bwqUy46p9RfMFJ67zMuGwJK9h8CLxbxIjV
+zKouDCGNrTX6xtUJq2/TgfGNixs6yyNOM6IBloFtUd0QuZWsIxXkZuXNoFuzhju+2SXTNyv7DV6
LHLlGKoD3UynzwOSwLbsSXVwlZNW9e2V7jbDohCbQ6dwsYyF2NtH9lvhCoV1LFXGqSVcp01IE9q4
qhAMMj3dzWT4qMK6m5nLFqpFfoZ8kWViW/g+xnu71HQyl5QnIYFPsUNKSvjghILKj+juatIfNqJh
YTOF8mzaFWMoOFkD3+Uhx5SVjcRgVEWicjhcYimSXUiMoUSm+PxKXOwyUFDkBqDWo/4eioD/Y/i9
F0SN4biVrpbT/wgvjLVLoNmBwUDliJNBjLHMMGVkPms+xMaOl+Y94h0Lw2Nrzb6Fy5f1uIEWHO5d
nPay8dyAVvR7+5zpwjqhDpXbnZawV9SMdddHzVESSn2+1HT7iL4ehDjKRMc0mnR5uYQtFMA7znDN
NqCU1VUneWm/EaEId04M7gZ0s9iYdbSkSpPYzASSHWU1iNYeINp547uYEF7uc+s/wQcEXba509ii
wItMEr9hLSsmBdkLN6bC4OUF14kzCP3+EBTlyWtmoIdoqoPSuXX1yVNMNdvpRnriedK4I3CElETV
bfgwQdGxT9yTyHa/nyvTF+UZ7DyHQ+RZDhuJ67fpYTKlsitr6aCYL38Lfa4L6yR6O4DXdDZPbleG
VxcgZJJ9AZBiHbkElwyOABwJUlKEIA/u+OevAv42TKNXkEPZYQvKzsQcax+spGzQEzxasvby+3Cr
Y7BuUyM7Z3suhkCFz3y4Hm39dq+FH9TLoJ1HK7npDKnhRVTtEuiIWJ3Yy6hfmD/M/6U8SHUlCMEh
PgDJTq8c6LOSZ5KoYHKwajn1eSmOmQY9vk5UVugYf7j6maIm76yQkPiY7PWhqHM1SEMHavf/kj2V
LlAIfvffhycnj+LO8Qn1LpCE0NQ2ewZXOUOQ6DB3v3u7bEhJF6TXZfUpwsjAhUDfUFpbCVKe4kFi
IKyUuLCPKPRKI6rhdr1ea26XDbEmb6teLNnC6eeKhyPVsxnw5kB7I7PmYB8vB9YqA5BP0q7IeieS
LfOcnV3CKpb+oavh6PNjVLU22Yc4Fw2ETRyyqUgtm42YuyuIHh83y0gFt1yGqrqAa0nrybagDKoR
06p3qnCGpC/AOTo/jMPlDXaPM9OPoVIfh9jyXrwkjyTJnz43Z9EP92IP+imxYrtJ68B0RaoeJ4eC
P8HjHih5SWwhF35AGopvEJx6tjPNLBiYGx8Dkqxf3YZ37aS/1nbdPWQo1wkZc/D7T7NK9kud+KI8
ps10sW54pbZlctS4NXmnPNxbtlrBvtzU5Nr4uPfk/Y8UyPbwbeefKOtYYzDvOFwSJFwVNCh5V0A2
vczPGJ79q1JOZ53jrLLHZFLw7mA1N8njvmot/er1JMHrIw+I0fb51HSt2HlWyYTD88HitR6Ck9w+
SyYoSfaDfLYEZ1D6gAMA70Nq1MtOG5oos4ZWY1lxGGATHb5s70UYQHI0nI+l9wrWhw92OjhuFjNR
fyFZk3rh0ITwWMFpgY19IRCe/10StA7foJrDzh4T90u46VbV7Rz7S3fpfozNEq4AbPhwi8rAKTsR
2ZdmS/nQ4qdnqAa3lpSwOmOJBn6fA4cH3/zCKLsa/ys9r3mXY/z/i832sySMvuPEoQSSz5s7QQG9
CdNDMTqHtmiZcG7oFhIrF+J1IMEDOPxliTfdN1fTOWsKkf7II4TOcIW4psyD2CG7dJcvLTZRCCTM
4UkkIfHNTFZYdWol7rIONco0Rb8fJpGlt6pfM2w83bq4I0cCtZ4HmZ3+DkoXoqso4G5e1x1bf/F4
jYbbdQ5OoIwVt2eZMD5gXVWGj1Wqs88/K0UbKubLKaVCeHVCdwm9vcyib1SwJEE1qyJnAx6IojT3
V0xX/KRy0B+W2rTxmQDxsKUs1B3x+7vpAptHUde+YE9KRcAjpJJcGnwTVMNf0s+PcFrl/0dX/cFo
L4dnSyZzGetju6kk2VL7YoTK5NpFTlrNrwcbV5IcT7UnK5KxPqe7fYrm9bwXPaadB2DPaeO0QiM1
0fKfKsAVk/j6sYuBVefOZhMgNHNPfE0CUntHDS76moc3JPZstXKOk9DolwxEj350oz+NYVpNt3xK
+Qjh0EWHTO/FWrSNFKbup3iUFokiDAJYwTbo4LW7Iy3U0TtUmiEHHzVUrwoZvqsVU2dj5zrOjsvL
cUVdejHNrr4P9XgIsV6gN64YkL8FK1NBn89huFPnMND8nL/zXUix5v9ZFZ1y8kYmwi4Ugt3wcBgy
tIUlaV0iPrQZYn484Toh6j3DonYhWDaPCzrtDIvRVr7NecgI4g6KysWZgXNfr4Xd2EaZoHsCbuMz
coRkv922otgKK8OQGuwfbbAkZPCX8nHG0rD7LWti7iRhaUgAOSOqDzjUc7IdcDhTJeeAnOrCAhVI
tZtGT8cp4LFe04HPSAIf/V+OHjvtSp/7HZSqXDhbnaE9cTJKi2yeVE/YbvKIggR4R+P+rXpGDjzb
XEQojNWON3NuxpEZm/sZpEKTgBYkby/1qP843ljEu8wAvoRPDRRX3lO3UF25n/wsjv0xI0r3g7Ui
VxN+k9jW9TOJr16a/8+wo9a2FnJfHW3bAUsmji4PRld4Nm6uwfgr9D5SULREBA9BMb/PZRb/AnMW
FSg1BVjYWtUmEd9rtNpbo0risvhVUk8ubVFnvz1yWZQyPqivmWbxdoyEvzjdMvnqOe96ajGVVrTw
leF4/p4Ytclke8aUUMz7D7/LQ8mWIENPlAf8iDM/ZbJkP/KIiPTLZi+dHWg6vQZgjge/VvwUBOLt
Txxj9W1FAjkBabnGqkVGL2WBJoKLAA7uYJn6zjSAHDpNQLvV18cxsmiwHGTItpWbDLwR3t8ypWCS
8fr92Jl5VEmkF5UBL42JBk/lqPdvhkOHMppaxRquX0dHRtoZt2Mz79BDuc2FV9s04jGs435q3goG
13g4CQD4XWtPevASNap2Fg5Iu6MVJNN6bSnuKbC8esPfLhI1FaGo0W3DmOguYMdMPUEJ6Om6rr1i
IRcykq0jUNtw0eyX6CPDgXTDOunqO3vU0m2pR4oAHe0Owquucm2HFCw6JxTdEXUazRRHpkdyoixz
myb04AaMoE5M3HNzJm6w3xCU07OmpGptg1KaFznm34Zi3xo4lI7BZ+qWLlXr5wwFMi8nYun2NQc8
0+VZSyNncUisFqgGy7LNuxh/jLT7takkwKH3IS3A23ZHzhNX/PTYzuNlzl71SQN+FP7BngO4FBjO
fN6SSWgNolV4RwE4M3jL+WRO3wEc1OJ4tjFq1XuWCLR15UQA5Vrja9G8KbzZWyJ3qTsMrcEvGIOw
eGzHXNYMRC8BLFlYc0AGdffqtnYyhCADppZjG0QYKXalitGzpcovI4EriElYZHFiCtIPdGS6ulC3
IRdjUD7Eqe8a9Xj59/9Bgf93FzfXGM/BynKv56a8ZKFjBQKnOd++7gd/2NSrIb6vrMK6Dys4wUqQ
bzcvcemJTagnhT2L+ZdwgObanj9ebWdQmZzU8W+CZq6pRR/WVp8biyqJduE5B0FRbRT1JpvEoiIw
XjzI+8ZbGeIxoYq9yZY2wDgOqctmWSMY7Eeh/jRBCpla/f0iP+aoNJHgOVjvQ0hPpCxn85rj8GuH
aq/RowrRMDJHnYcGDN4tuBUI7+XjkQeSz3qrGZXp0Wzqu57dNDGEw3XTcszsKkSFph0Pt52r03o6
0XGccADz5Mt5F2RKZEIcJyDCdRX5wxPSTgu7xisZv7fiZwQiGl9yTeoIFiSkuDfH0b+ezyYO5ShV
f89k1v95yqyLhwB2VK6fEFoxzTwy23WVr1GIhA99v2blA3+xdkXJHlrXpHtf8ZdJQ3F8aue/L3k/
aSVGcmOUwnL+4vOZwl3yzDaVvvbtbA1wpe6Alnzk0HZ/bfsWJk7gUCZEd+SieMKWSFithacVBg5f
kVB9Kk83l+pVqihJJk8dYD071KhxrpU1kRgt783D2JAigKPJCWk15O5DQnTZfMKBx8PQmOamwDZH
0pURkd1hbarxhh1PZDa1g350y258tht3kYvvtUQS/6R5B9l1FbmToFk/wuYj8peHuiB78x5XqiYl
omixwnlFxi+Hl5FDIcAMfJmRvRltC+kmuvFKk1fnwkKSnDmxv5djLD8YOM3gglpvXUrSX51Y877P
dRplRUo93gPCUgQTKezDxFsXKmJ4iooWFsPr2gIEKrbvfMb5QOTuzXgtVMbEcJPagbBBLIIqRLJn
K+CgohB56XnI7VdQ8YVv6S0/bhicL8C3ymuKPfjN8lvNfGKqfFTTxeOnAyTU9Ykzt1b37SMwXZKk
TuHjhTI1npHg3q/zje48GHh0+cnwX/guP3HMK/dr1U02mNWlbTICYZqMa35AtyMdyj6iXEhfzd78
o9vJI6N4CpWxfIVAJhb/9NXnRu0rHout5a9DFc4wp5Uu3LMwRvGEAIiv9+N1jufgMICAymjj5viH
n3xfv4pwr5cm8BU8k1xrQWqnXeuThjlqdEj4hJ3C2qz4nVs+ZbUCa7pP0gFJJNYNLjW39Ssn7M7+
kbTCuM+wbuspoF3/Hx1Nt+U6E6Rd6AVcdm+4iisF5dt7GKf0J33GY7fK8PgH/Xlf3MreX8iRoolZ
p1tDb3ixhBqz2tJpqedMWk96XgCZVWCefKrWmDQYI5clVzrW5/V/8tmKwz1+DLS3IJqAIfUxGsEP
xzMy/BkmXmHHGMtZqUxyim2EMbcFxRi1t+qOZhWENfkTikBlW1qNAHzKcPq7cxP3YlyylHIE5O4G
fPRzZiSiaFLYxJZFlZ6JKbRYnEM8eQH8SvxnEXG5jmSIT1dFpYH/4Vl50xUVwkYoqGHe0LZDoj5y
FDhHw+4gxXDfEwY9Wl7BYeUv1ln9PBfto8x4as/ZzfGl0/0BkiEePYu73TKqMrHDbBT8v3BFWtji
c2x8FD2PgZ7ibzCjRNdwckJmL9RcOmrh7aNtOq+twvRtKC6NdSRnzg6iMJGokGvJr6tvrVTztXI1
TGm+c6HPCpnwk1lMTK7tUNdpDB23XBr4u3VVGXPM3MOZh7f7r+qnhJt/a9WIsgIUys6sW1wYEeZn
VBZQdq47gUOggTdlf+e7vUuBgx+YOVLnb1wnc3vi5P03L/cn6L23myN1Lo0houOR8HEKrO8q2K0j
NsYsSRBo/4X1QsK6nusiwmDDRj4RFb2Jf+qB1xaPLghfWLZKBWqAq0KvHaTRuWvc7QxZtuX4tEGT
GY0RvXDjQIIZSn9iPm7MeHelzQZlbR5wZiPAH+KHVe/c4Fl7SgO+zblCJuWljuOYXBeHz4UrvY6w
ahkGMXeCeYeVq65WRohUmHJBvVG2f2KOLd8E5q4N+ilMZkxaL1X4qCow7FH05JnPVnSw/49m8aRs
J47ciQy8gAd1/FFQq3bhI3dgB3U5pP7oXoBDrZDQ0iNZbBQwETQe57H/sIn2AMaaC49DzzLzS2LK
9kIZqvr8t9vb601LLJWkNa8B3w+b3yK1Lmy1bUG8Ri+GaEK2NpOOd2gxIUo40G3sTVy7e2cH5I52
N4TuIj/JxnKkyQFtiWG3OQV30oQWv93W8c3DZVAoB4mr10RwKo6H/7N8y1Hi2TOmcXeBQctjmQzU
1xvuixa1WgloZtdTKJssjjbzb0sGn7l1+c9IUD6/BzCWbxxk2IClcohlB/6wHfQrCoc0UhDruO0Q
IZ/wDMtAUd83LZMCob0NP03UJSiQ+x/yQodSWUbE1jjyf9kHjS58lKjiu3FCv99g3RhQv1KIh88c
7mvZ9NvuAqWODClU13eeVD/724JJNdY8X2LuH9qCq2GiMsyBJSaGrJy3AXcxl0K2y6OHkZ/3EjDY
xboSukK18IuDulVeyybtJ1BU3QhXTzEmIc+8dF1p0fwekFnxX+fqq4BtPtdu9nJqIAaI0pl6LJmR
jCiP4MfMCbwtN5zFMWvsZU1uBTG2S/1RIC9LXVQ4t0VJClnsDlVwIw37Yxj/se1aVqB685FRNtWf
bBBiRBK0yq+HVyJFXoP/IDMA96OEDB7dKCBpbj+4KjmhimwICF5UEZ/MiYGdVl5LSA8Ddz73aDpV
0yLRKhgPr/TTYfkeWMzlnHs7efMh2W2Pjc99tSPg0At9lxdt9nhYNI8ekFTayw6zrbcz3s8pBvh4
wF/mD4uPyAF7R51CJMTwFLdaVxkH1Wmkz3Q6cASP5PSDR4SEKxzbaOyHcsH8NIRkX/voO/XTcn9V
6e3dyE2QfwjPfhrqb7SzputNInvXCchXx4xBW4PYbEwtyzjeySNcRrdMCZho41FrS8BWHcvELedn
ZO52erQekZWCKtApEOnY7i8+mOarhPngWoPH5K6AhY8yYk5RMSO89YGQn/cN6oMopf0LKM7rsinq
y3Hsrf1dGx0t4pK/eYBF4K3iO2maTGlsuuTvXPjWVRRu77V2H2s0dILtUCgLMsLKUmPquP3L7vkN
xB6Q3cXH7QjTYWiKw/rJfAoZ+g3guec/TcMkfBOAy1DFWNKcHPSCob6umZaNqO2q50T85GFK2UnU
5OY+0/gsdjwGPyi8K9xFe8dT82+6no+NYUWvd6Ayzg8gxfg1OamJWs+FIGss4uRO8hOEishLcyu4
+hX/Tj892txNdXZyqLyWjShZ8nDEoZJ1wIwK0xFeocTjq6b38orqpF5LlCciKMH5T6LeLePo1SdB
oQwrdb7J8WfbXrlGCwrrqlOIowTBspioQNhwb6izJN4MMRYd0D3BztYdU4BbZHObWi5IpC83g2Zk
dgTAqz2WZ8UX2m/Ov/8iFLiQqKldyiRrdaWmuAhbzODUsYhA4q7NsWF6yu0aSSj1sSYRfqH15vSZ
hnNA45Gt/X6AWzBubaAyNW0iRv+WTUeUmcQ7xK1+GGCMtN3NHBrJNmKX9nxaKV9lAPPxry45PHw4
xAsNoKt/rlIz8t/qG8Dos6c1TLr+4HBGjTCSUORBCPq2C4ivvC7Qs/WHkEd6wjYoPBkInHHWzwiC
eyojt9FnPBaNbxDkTJyTyyPwm+J3TsHJEKIq6f4CtyHeCoS88SGIqfiSBzEfBoeVUCyIfwfvHfT4
N+yu7R5VfvES2E9ih7kI9WbdPZCyJL4UZsx+0YjDA3mO88XI0VYDA5mzZEFB7M60gfwRbnQLBgu1
8XokOTKx+cZSgvhEf+fqVF9NB+xC/w8MCsMJ6kMNWzgQbweUwjkPs0nlbKIfNiWY+h4Q8COE4EdH
XYHE2ml1DqAmEoNr96m0X9t9n7l+DASsGt5svqfZ8ajy+2MT8IUpJq8K4wmpjx1+TurNZavA9UxZ
dlxmALCES8NvcZCDjUIKaijmkd4WdDBKDd65qjezhSbqElLyUHN/v5jXZGqeGoZeiHXzo6ANDjpr
q/P+p+npe42qGPR42+DHkbMWdoWcjAHEg9lPIvQZoYsD0YX54bZ64d5318GJXSrl5p7bw1DyrAFr
PeoDtEE5yGrpqyuSGZ4SKwyqt7wDxO2CHYvk+E9Hnq5KDLvMQBFPZbLb2qz5m49c7TreF2keGGcg
y1ZATqUCYTMumRijZAlUaBrl7xou8HGtfouOPYA8pXIZ3zUqNwBxoMhTTkso8RzsGkCaVQE/nz4n
0QsQIV381t2cOUkZOiOhAtzwXX30BWes/OVrbUuNMT0j04aPs95pcO7yy2gTO6RkGDLduDO47K4V
s+vAykdLB1hUmCdTkbMsAmfJ781bvR4IvQajJYiQ8jN7IjOXhp7Dj2IZp0khGQDP0C6A8lXPk3V9
R3xt8tfbDIYpPMqPO6GsJSI4pGUrF/MGYYeput0T2+u62trf+y0Xh6O5ekKc2lhRcrAdrYVAC/3/
7Wbde7FaDSVrxQVTJU2VsHtAj7C4TytuV2/YqfuetF4zzyuME67EH3tj4usPUCS3Fw+3lmzuJFJe
S2TQdfyP+673QT/x1zkm9u6P9CbUFG+QZ182nc8cc7XOplBoVrWJJWdDRiJUYYpK5IWEt/MRWiHS
lIXfGzv8YESLS6oQQNXxV4xMt37XB8we+V2aqcQasThD2zgBCh/CatYnIvLuGLZ4QPwMV3oTC+iJ
B0PtgEqeM/JEY9QYK+ryCWeKtLlfp4fp1N4w13+Jj3XhRcdVgvp+KifdHlaMFjNz2nwvMlOWLJwV
IdMNDa84jnaYElNYbYuZm+mbesWBC1yxLLVF2eeanQPS5NqYWUkzDSMjHZDRxtqFjFjNtzOii5xe
UHIiqyLkRkzmGaM72CDSCJUK9ML0z9KqLpsrpLcfipR/6k37Xgq0d4Cbklbso+yRzcs7K7LPeNfc
QnPM7NLs6LwHUgezUHfG6Iw4y2k78NCb5us+wE+/K/jA9GadyCBNZ8oqWXRwDPFZ4R4fgJwQ+g8n
mo5goGWlL1YufLdyec5ZDqgDk8hkJ2oAe60QHVRGgtE0e82lLKVgT3SqNEfeVQ64bkRGxKZrntwh
mPio6Yv2TqeSxgcyTBJlozct6kjGTcppAOoWVKJs0zFHUQhXCv10C6TTDxyVJMeD9XP4eDUJaTVK
CTExvuxAZk9rHgACJmZhnXr8Fdp1y2P+mpT+u3hmkQx4pOUY8Gx5wu53yeIQFI8SF5bJ+LqqwwCq
0l5voGNxi0plMHC6Z8/pV/DIb+RZ9oGJNOTZEM7WEoRnzcaBdF2qIOAToLxgObIDk08O0ulLbmd6
eUVAw9KmFYPk430Qjb/NrIwM+wo0nfC/jqSQO6+KKTxgq7nsbEbbi0rfnPeNfSVQZx8OADo1MwMj
jvd3x2ojvKgMqfXdoSsMIaz0PiUDLLeP20PawbOczMkBZTgRSLfrtHBP0URzqt7RSC6H8yTiTWgp
imDtnV9cMSC5AhAJfa9J/gopipSKrE81pACK079oBbU/Q1/iOGQXAUvZDWOmPwPhBcmYDt9F4CpL
IT8ehOjNunmii/t35f199b9MUFWuGTn5+vTeoHoK+RlrLEO49McriLu5ULgsWQyJYnIlLFySNmaN
eljxLfL/Zt4r6zZGXXtpf580bDrG6ft9z1eiO0tYxBJOKBcVOi4moHKv+eD2zbg0MMdj4X5Ux/Ec
Rm4RHOTvs4aZQiQwoQrtKYec4ZFreW1FcwE6aPObupttnO5DxICG38/8SGFdFOAy2TydeAk2Aata
CKEVZFQUi6YqPGpE00H+XO0ZaR18jC9jKOfpJMXM3UpVDahkU+lo3NAq+AsRNLO9MvMhpv46965O
mEyHqshvgR5CO4cB5eFco35JzqB6Bl9MVqnRCpjhVd2NHGP3r00MT8TxdNNMxGBT3tZobo7na9j/
NapQVSVHnW2DIt2WsEGzRNUMKpFtUSWX6dYZER7zNs51R3LYpCGFByHfyEW2kpK9EhrcauJSwnAd
x3V8TguQuiNwhPQjPcdTdXpvA/ZI/yEdRNy5Cap/4yMcazWIfL6sy79juj1PbjVTuk7G3M/HOUOe
s1bmREp8SX389omy3AmHw/hsOY/SllT5rT2x0VDUMFtInS61DiyrWIkEGACUqviJj50qhYasDZrt
mYjB9r450FFwJcBSTD19FNWzG3M+QUth++f/nf33smoUvAhajjNOwIQ2Q11fdTh1K696LVdZoKG2
DyJovxiEq1XJDvofpkC9xbntwqZj4sa872HiLtIEVeyp8NfZXlXGmzyS9xK6Cy7HF2mU4i15lvXe
fG3k59yrjftXfkWd1KgWuaXY6iVXaIEZB2/ZKvHbpG4kB+hpMq7ICa759SMs8MMjUmUlxs+b8TGn
6NZn1+vKMq3gIXft5A+OPoPKaI8pR7IhKkwXkABJDp18naDQT2I1NSYj7S5wOlLZ74D6QopRV3UN
5E2OreW3ZmUy+Xmff7z3Fzc096fuPQak2EyHrcykUDWnLemWBUxXZ7G7kAITy2rjsX3AcRkAVu/T
6ewAC8jtHkgpEY3NXigJ7fh4l/gfP6OSnoJrhrUiZsCuPWIG/OEqtnNC8z6CJhyutjglIJ53X/Fz
jimFFo3oaFKa9vQUR6+bpr8pozFe+rNL6lO5YvFCP7xoUrA+XrN4b7nFki3c1LZ5i4S9rYgyd3mQ
EyufWqwJLSQMELekVjaTyvcAWM0dBmOIoB7Dvay5jiqHUSAm4giQwG+dwwL45k8Dq+mumfxI+6bh
bqAsVUEnbNoBmkwRGq4W6e9xyn7RKK/nvjKmAPzz10pbpQV6zHz/EdGTZe7+rzGZYITPGX//bxv3
OMucauJpjeaEYO6q9Velx7CG5ly49yvQJQ86+4WX0DlYz+vQMU/MHizxF7I7Rbjp9DLdexG1pqbL
+XOFhGak09omaqecyZPGn3AMciFyc2uJXSHWuEDt5wnrkUh3ENxZa1Gdo2ALJuC2guDYnB7j/31D
aUJKS7An4W0mfhkm4ooL+Ktc61wpE5KlvHNCEqzKv74AWAXhxMtAfNCIXLVn7Ir/lbwAn58vBC6D
MusvNd59eiqKCrDZssQYw5vNHdlBzIm4slrFPJQyNijiZes+vMI0UVXcwfuGadFc97kxUgGCl5ud
9EcVakGaczX6poIpl22cUfDukl8pLXfsijxn0udzzRDFmyRdQofoY8OBQ9zIk/eCixCWw0kVbELJ
HXxZUcv6daXDEtsiP4CWmReS5TH/Mng3j7N+MzjdQh30mVKGNGJ9NoJm5q/xRaM2NT/rxqmJFE09
vWd1FxRUCeH720E0vzvlfNd8AD8HWR713UkbVi+RkLhOFhN0ZsEPmar6anGCdbn0zcjsx6MT+g5i
ZLkrXo3fotXUobiuMHds0E4nDIuSUmiMp08sDk9E1M86vPq3RSccx39w25pyNypshxwWHeRIJT0C
9t83PAnIc7U84edj8g48b68+5MVKaw5PLYo0lDfjESKQUuaPvLUhSB3FqTKyxMQtIUH2zH73lQjG
NBhwLPedKv8KbEFEt1P3LHWnOjRTleoKeKk0wLfnprW3N8Na0txGw5YCty6NC0iT1JhXpvQr/pwW
DqmQj+t3pYqE8qjWmIY6FOawdGdJrTgelEoBdcZGxRyieb/gNsWIuKph44WODMtIl/gGDIkQoUxt
ZubgcbeN1J7ul+g0LKDBrFgV81qgALEh01cMz84q1I4Qt0s7OIK3PtSkgGWD9wurwJTGgLlXP0J2
iTRbkoq+THk4wbDdNxjQlH1GegbvayI/YflBGl8tkkyeMOePdJuSY/yNUD0R/dk921a8gNF+00uv
qFDJBvKB2LZa4YdXe0smbZsI3dR0Fq0WloMr26weEbPb6eVJNUCh5x95I/A9dwT684yFKtTLtG3j
0SkRIf1EWi0NjDqOkkQnbC4oNQ5PPxhb2zpgwevf2asMVyanpmVv19QCS1vZspylEkK/ngWoeGU3
VnUcsWaq4+qzmFvAJYGH+JJPV2EE5yYwsQfT0TeRZr5ZouifZ5oc5xB10f/6ztCxHrzf7RF6nMCD
rEq58kgyqTCqEkJIV12ti0c8snlFeqUumsLO+usz6PWJjZcuwGQcMmpdACfzjF2gKqcL7D7/i3b8
HoB31ILt58J0GUr58/pDrftO+x41TIIxvgDFehFXbA1mpS89oMNMykUoFwEJXRSU6n/dT4iS89vr
9CLOY6R1CXx9hv/PuFmcc5orb511Vw+77HF/YF2PKtipGhJmRyZupEIa918W5bEi3IGr5C14d8V/
c+Mrx27N5DiIjJbtbmDNbvK774ohXBR/cz9dlSNHQCO1JjnyVbR8xZE1eRnVak3EqWocbZnYRSGZ
PnRlFXdWed/DoCszFEKBfKO+tpxInsiJUH7+zjbs+SgfSmD4SnSSzNmLgiqhQZjWcjW+4w1MGoLU
vJYpcyJbjFdhNHQ/5zUEtumYS14BprAJruqN/+11eeRB/w3nS/NhhVjI7fYBPgYrjsVHRJ1n/jZc
EH9F9XgZHBNAy92kuaYALBcuNVEceQk5+tS0TTbHnLFAipg4G1/X3uqh7Jcd7Mo5QHfsC3w+L18L
j1wBV1okkn9tXUAuZzWFpa7n3+c9+Q9FmTEWvuwAa90L3SzXbhoO1IJmHiQjgQfJaNxxQEFpepxt
E3ZjcZE5yNtVvy22t9roawczm01ZjLrIuxgjUWXXmxc0DroJDfbEhWZi+m0VF4Pmw0oKEeDpxrun
CoyB4yndIMi3PhtvzSBExZeXRwZVDfN3QEDpRHKamuL0YarVPR6bUng7yQnkJk4I+Zt05qroH8zE
CheaDsCfSPk7VOUlseZ87NwXTrP0+UnERoI3weWuQwQf9fretRmmwcRT0/wq3b4Imt37ewIrplGW
gdnAnwvoY1H8Wq/RF1B2C2Qho0jnS7o9pKUAJOjHMY8FIZxE/uF1rlhoc98U3SGOA8k9UdLd2HoA
pJnRMRypZrWw6endcbc8tNCuQg5FT86s7u1X8CAv0SKncdk+qKPmCmHyQrQGBMNYOD9GqYTBa43v
8rPfDAePmJshOULlxWoqcO4WoSztQ3FC9iEtXqF3+Weciom8WWCp/W6vSA44VmAFVqLQXk4l0WPg
rCBD9xcZssj5L99mZPBf8NKyGvw7lP0vxAVqQYkXn682Ff/X/ZDO0XbCv0MWf2ShRAtaIGKJ/mJw
4vgF7w8UGRG38pY55DAB2yjBUG9FNIW5HQzOYInto1pUL6zNmn6r0BelvH/PylUo87khCFsougwR
QlvMRIzSUyT8tbV1w7JbfAVwts5E95yCs82ZwT1e8iKIutiu4zo4UOYfpuQgDun9R6I+Fc8ysU6D
SYglVZ+nfBpAuPiQS7yvwAHI5cq8ME/uJI6QVIS2Rr0xjy0N2cHsEQFKr8Qt8VUnzzEEEKz8aE+o
m421Os9eRTSNVgWmCHb0W0QSMhkunH9AlICeum7wsb3McvNTYO4A1UMc8j5wzgkFn5DXBNOe2BTJ
67fr62ZUdwLO3QJtyqLIW/qw/9dOLpL+m+IqO+TRabKBQ/QTaOMh56jZCNXt/cOSIA+c5YcHd14O
k0shVAooJpH98sz4GFKUf1jchUMOZ+Q4u3x7mggTA8awUi+GN6z8V3UbBem7USWdV0zdVoF6pp6A
z8NEqBlATf3gXiRVIm+HesBfGIWahJolEU4ud7TiXTdGt9SScb4qBwBbWrVCsInnoPAAcAQR1oS1
TG1B9B29GiZcphi6Z0ns1zIDkrRLT22sd2X0/jYMW2atlzLgzD7F8lTW+2ewKibc+dw3v10KiEBV
0D63J8kEUsgMtCjL1/Ddv7GsYhB7WJaJIsb+v+UL6WQF5HVa99vxIPZVTnmy/HbYXnor9o05zbxs
YrY/jK+djeEiW9jfcpfHTaKkmiGcKM7Kc90GkW8Cyh5zklQ805MruhSGq6jv8CGRVvklfe5S4bfC
n4O18Ca+fSV4uW/B7tgmn7zzoy7gOxmNVAtVqidryEVxeXqM7OvAldyB2bu3KLaQ9Nw74V5Tt+NE
T+2KnWmgIFS0FI1R/WlHDOzkBssKHGavuNAx7eT2XlfP7q0CVGn3+hPK3og7N1QwM/XySF6g8Owo
tLdxrqJknulcQKBkDETe1BRhB20WNGsfRog1UcoNR5c/6es+kEB+iqlcI1pNHFC92wh/hEo1a6wm
hnjxCyCeGwvuF6MhiMgeWyJsqgWxZaH+dZQUibE3MpjnICQhAIXd58BwfEsRYFPYK9UbRcYomBjq
tN7+pBRM4oCc9Fc3fggYvvvHlm4OMe9jOpFj4nauxqBcgI/p8vGlW0E8Bx93TXc+DrFSSbVo9/Y0
2hEOc4BlKtLJXEXfcjIVVW8AAv1qCWpEFSsUh48+1ciD8fGCVcPJOhdHTJJETdv3+L+8D2ZUquTy
2xFNrG9cGZOX1kVj/S5K19KIlM4bW8QzphVLjd8+NePki1xhmpJUdFnQGA/28AmAqGvB+GMlDf/m
Cfqc6ZWu/3bQqQl78fOCdASD3pP1fBaftzVwN8EYwEvpquSzYm75VWwjonmiwCVY186g57Xdh6Hj
9QmyX7WsW09M2kiIx0vUWag5jz4pZYzDeC1Eo/VJ/WCK1q2W/5u45VkFey7SDNG/BL/OzyR4bsXM
+rQADf3FleqQ86NncvUKKRDlpDVb9w6hEFQSUlmS5g3ReqOZw+JbUq/yQHlLwT4x01Xgng5juizh
0VI/R+wuYESKQ4Ar21HgwnzsaLXQ+Q6PrHMUzvVqskEXf6K0G22vFOzDm1XH9DIX/8qGIeW9jhL3
Jux3TQ0/T7CujVaCfnOsTQmsO10NiVBy0E3rllgGEx8uOklidV4Wvm/rVyNfMM1Z0OapezGaPwie
uxxM8HC0x5zPzLlMtT8Ep/PikbWZvULKHs9NteGD8QemmGelY/95HbqZaPKOu4ENBRph78c9cV5N
Ajl2WqKKGm300SD1gm+uDAWgv3bZgaxg+4rLh8S6h0Ekp907eR4wBCxFoYL9ClUVrRuCj5xtHE3d
37MueCd87jeEGdmy3GWHVUXjLBiVuUyzR6bVjMnbh9NJEZZww9SGf8uT/JsL/n3EjUB1vGTqzhSE
460U0cTlL3kvPGGgfVI24dhXii3igbJ/eEh0F1dnj7xHeIZVEQKI6spw3VMCw+b5xzewUVwQSA5Y
1yj5MALWOeh4/FBP3PyiA9RoaWBMVXE/XP0ctwKHNlDG4uao03Lv794ASANBzBTH3BdkzNlFrIg/
Guz9R3UJGNoeOEHo4xwE+ICg1hhCa8iKbC/YrgUhF5kD5XVv/PrBgNOAB6jAMYaxwECLhg3BZgIN
vQYiCHkivW9GrUteYTtPS/deUzLCWbm9F+/sz42Ng9ECjyiE1X8FSY7HglG6jCDzEyjX7f+1rQdA
wfooH0YTI+xl7ZV5NE3+Fy3O/XgfYF30t86zJ7ZmIxg6zt8vC1SnxlBGyEDVGdLxUKnigg66fs1Z
3cH70QKQ3Bn858ZRY1gCGrda2myah53FNGY4YoITt7JPXj8FmedZwMEwPlf4quyDhhaHqs8vP58U
0lLiJqCsjCMy9u8TK+I21IpXsj2XUxaqY6gDFyJbfgWyw56II+G7qdW+EFrAjUU/Qp6uN9BNxSjT
vvQ54Tmm2J2rNDetyuNvch3zXIl4hdTjphJSQf7c9Q6Z0modyOyEu/x7yH1jZDle13+BNYAPlb0w
0GERkOasKUKinxoDK1ndvSn570CzZ0wt46OLZ3hQ4kjKRtUJj+j1d7/s2HiD67/BMLBk3Uum5ZEe
bAlJ8pkxSqpOSw6vS67WefWNTSqZQj4UfLuNWJaxedS6+SjGd1IIh0BsfEChAIc88My6mZfKjMpD
L6c1Mjj767xjLnou12F8wVKdn9LP9sZDUqdpy8we3mdQhzwWrPdE/zu/OrEqObwb5rJKeZswtnVd
A9CyJFTeMVNH73hqyq7gcIpSWFOhRGuavC52CKxzJlBRj6rIPwWOZh0wlLtYdCAXZIVQ9MEVCWyk
27i2fXvYfjV7McnMkE2xHO0TlalEq7ApUIBs4YQyzCpYq21h+A9d+O5ZtDdYlR4fttO06MShmbLi
XtmJrle78vUa78UcB6QQGfreGewWFbE+sM40jKN80ueGL3961eu5TYYo+ot8LgTJSpXDbvz7yqFz
Y/kwayVsFrIiJ4wAOdDMJDzBqG+4jQl5WMcboRLDiauKwuIEFej5YSMAjXcD5Cd5+quvbjZh38QZ
0J5Az92FJ1N1meRNlTQLij9pKCw62KuC634hs8PPys1FKPmUYNCKdP3PHjfXlqHlmsjvYl9tKFUX
4tQqEj+5yAUG5j3+2HpA7GJg8x9y3ub3HVzmvC/KVzqOLZktOlJ4TBF+DDRxpdDeIvg5vmHS86jB
Y76S8wXPm5I4EAQS6lFIEdhrgpiKend8tZoJ5aznghA4bAHqk2S4zd1FyvnBl6VBWkseCZQHowUi
rXPOQLugfkQ2i4kj4DYKJBfL5JOhJA+xoRtu1VjrP6VKLOBspk2AXpmB9grH7bc710PzUNa43M/d
UNCm2fpQxbdgnrAIKOOWZbugVFEm1IamUJ2usGg1sRRIY11LrqbkFRJ/cSplt/J6ioMSVmN3MuX8
DoCO0ann2SWNM3ZG1NC10i1wvDPAQ2sdSW/frN/Ps4Bq5qyEbh7dtAzKfMJ9npku1jdNjW9BF1WG
Z7vyoLf7Oh/qZASiPD+vkQPsJXouPeKV3+JGnS8HRqxklAVrZhUG1IXS31njMgcb37PMIzWjyDel
zeCaCu/Oe/j5on5viiPP8By7maoRmFue0/6HVqISyb2QAbEaO1bYdxAA4wxOYPWHCWSXWrVwkaNb
3xXIrpqaf8DVhLvpxS9kczr+VukSy5JjdLdnaeIp11Iv0s+NK6AlsswSBxNQ1t1zMrXqNiK6PdhW
MnpuHXfStnI1nOSlQSrrZoQM1t0uopdspuB8NL3+o+X0iYCIHNV8SZ3eMymomurXYy9Grxkbgjgp
va0wbEoxWxGzIywOABVs4CVbvN6i6AIddASs2hZMqD27qow1/8mW/KGz7ztmUunEt5zrWjlAeBs1
/GZ+JN0NTboK+Al51HZYLbUMP6SdB4OUdaQJeGhT14pYr5MnokWzpIIzWL+6vO22zb59CxxDYTAW
NzZ18RIOJhtTHVGHwokz/DHRHxWRaDJHg0kVaMZ/2UCyKDRO8noGjHH5qCYTpNntBnPhH3t5j+Xb
0NkZhnyoot//VztvNe5R50q6Y9w+6Zw4GQ39qe/qKSpJM/uW+oVA0ZyMhlNMiNNvUPu5Zl3jDJ3s
4VBJemTzMv5uBWiHavgUbGGJUKA7WnwT3bVeOPHMKtZqyWQ6ql4RkT511Cq7hGqPbtcJ0GQ6zIZQ
0SAugEk8u1JFm5IvCVpX5jIijYrYEkfdMVIqoVdDcVN1hmAyjwnTxXjOFH2OMx4fd6UVIv6G/SNF
igBMVYsSvDmXkP77eSp5Gl7uf6eivLIYGB7XLWLoBNyvjYj/M/+rRcNLJ1Zg3WSI1PRU5SJA/Fkv
S/5eWhbnH+J2Ls/mVg+gPYjg5hsBPPf4tNd+/tqwDr9Nuc0XAu9ji0rVc+a7C8dRp6lAMnsbNts6
4pNU1t00shZ8lhSJJKJwrWRtE7zIiHqoS5BdKM09EVrZzZ4xaggLtIxTKRG9Wd5JtV+H2tj2sG6M
cuQKmzSxChSDAxEdstXTInWCLadTZmGgCrN9z9XrGQxExleu0kYdLMAqM6ei8LpgNMPD0uteb0us
pdxx1UkR8rQUhlkumM6M3qNQlBM52pxfWsvMJalIRcNAhp9T0FtakTgJj65zVSZ4G4lNhiIQq47G
OsMcrmWLilnX3ep1i78kqc70TD5on/l+r1bqkHDHlKhfxmF3yaVsNXxPEOEpy0/3ESdxd545uTEW
+zSMBZYv9ABjzKLlDUz1rAV6W64euxrB1rQlYyGFB2f1XGX+ASTXErK3+Se/jTz+xYYJTc5/z4d6
vK0AgdcAqfGHpPJCWErRv8qhdJXId71o+D5zaypXwO2RL6MUMU7GQRC/kI3rYWIg/jmYPkhsB0eR
iNJPYs0Ob9izEaffSelh/UjaY7Rq42xyZAuogA2HN5C5VwAYIMyvITEuEk0xx0SNRhRUeaGGXF0j
+Ue4VJSCeU0dI4YBykPqg0F5ceeLzS0hYbTZ/0GLuNuplWDyN95f8piPSNDRb5n412TXI65J7n8r
4HCo/NZfhkDUVkJIEmxT3lvCE2F1xtdTcWvnfD8G5oKmuXZe9PMgvKl8xKdd1+CDbkHjc4NexAfJ
4R0/uxXLMCI3VisK+MklDTy2pel+clkLnz2F4ANLyZt75Dc/MijX7TGDTNOA+5URvby/ubbi2Aq0
IBA5ceN5UYzoDXP1ZGjsopdYD8TUxk7/bXJ13DMIfyIDNJHwo181SgnxqY5q8jNBmuQVeQ456dyH
45MJnE4y0/ydT0y44ivv0xGHu1JbmOCZ42a342ogwg5DRhxsR/NcUCUcp5COtuFRx6wcpFaBlk7z
ApxVQzDYd9xo60Q7E+xF9tTRWJEdOn0Eu7/l3qjUi/bcABi3RWi4ihe3K8y9pOqObUhpsy/+Lt/L
sKOqjF7yNDYYUNDDcS4pO0M9B6EQoDXYfcsLV34rnC7vYw+jDPW1Dd5FPBmRqo976yViEhYyElyB
olwpFkGYzNDz04EgcX9MtAwyVx1gT4suciZBMyxDnlWZs003UXY10WNu88q+0w+4wEezE3gFM4Am
SsyztvKhaZJy4cAAyQbW71xEIalL+5UBkzXqifqUPlvFfB9M8WGSklcDswVDWDVBCPqAKLR5+ku4
VSJrzoLu5rkZ+JcTf3jDuiwJsaFgkMCMpcC0pd9VXEZRTLX+S2GE8DInHSflXe0Y5z8UhVC/zxpF
VI517Ufbk2DoDyoi8N/RGqFu8JfUs3/thqCDVQnB6DkKjNkJzsc2aT8uDKmuP0wk/91L7dXO0cg0
vkpgt5IO8txO2XjCefWVJU0yMjj2QieUXRMIKl6tgGW1IITm4JS0zAFQQaJ6MhC1LegMzzE3vxdW
2glQEDajTFIKcv97/odx7uvvoejHa4q8wVW4ysC4wxEJLSTsusUPxTyq5qR6j2DxVqRNfvp2u6r5
Aof684HBsjbT/eHKJbGlRmImbihVJp24jJdc7rv52ybfX8gyHXLpaI++gsbHNymfyjmVGY0Ijkz7
79tgEg9lmqJ6welkcChQp2THiNpoEHCRtaL7H/ll855YIntTfGsOrmxguEao/c1pGkmwKCavq/R8
0jhoid6JqxlH1l6jTlEyo007KpEB//+TBK7oli72EhoQ2X6ME1uucxVL+y/hm2VeD79zf8u3paQ2
UOL9/hd3E1D6oUYQ3PeAweYp1kZwJcWPAhj5pgXKbp4v9pRfM7xEdLDj20dcYPoCTmFYLCA/y3Ig
SbHpcyj0KcfQOHejiH96pIsjLKOvPGTxmp/UoUduDoHCQeN9PQKPolJdB70WX5k5pVNZ/Z9juBg5
Fah52ASNtf3Qc3Fv41Ydb+fTYg9dyQGEDGXhmx7vbY9TSrmzgOFenFXoMVE9UnB340tNEf3s5h7H
ESkKwbUBcsQVxBUKhkVI/6BzAHbN0V9bKVnAFXh5Md2ggOgiE0YvpGYi4VxOzE9XoR21U9eAEbH3
2c1BKrxrmAySwHKxSgyLH2uv0pWdpqbVz3YupuaP0+UbIH723sSt10vyGyi301+HMbuR9ST3O0Fj
U0p1dEnZFnJERdW3GMUV/O8EgTfJI+N38kUP49D0xntBxDddGylbZLP5p/yHKx5WHuQAQ+X6rhjg
vciDdpcY3dFgruSkkSwD4Zm7f15qepsV834liEXAo54YhruBL1eXnS/bjKmlktV2JINleY/JjA5U
u0w39q0utNpVgwCG53JktRoIIx+hA094KjFMn7z7WHneMuy10HVAd7GP7YLvg4detnbmj140nnFb
5Xet7OKy+JdsKoNnj56mnLR6Kr8ULHcBjw8zzaYTxUzeoAdZhr/zhkj2Yo8EvEkcQxb2EmM9uJLV
q7yj7sV9/QKQ2EO6ve5sigjgeVTrxmrSSWNsHnRQ+s3Vo+5Ly4GeJnriOUODeF98gKQOL45qzDh+
JdYnCAo8ubxZX7IboWJiHANaMLM9oSYUZmBrKOkleA2Fk2KauqL8GOQaVwXS3ezCnds7ovicTKtN
hGxFeiaYblQK/GEpcaSN0Vrzl44NEII/pwBg22lbnlBsso6Dwme1rZqI9RLwnmjajdA1w3gs9oKR
hkgSzvP0Gi5NI13Hs+0hT2rXsKBfpmIO/bgnnnfR7S/HF0QbaP6E/yTHY2BxKfn2J1gIYMgbBtoU
3K4oqQf2exPOulu16jrCdPbTpnLyFMecj6JMIBbS9SLrzokqNe2rlrKplbqL8+JMl/y2bxMOWUuu
qdrETDGp1HO02BMbqyBtALvZ/nXPKE5pZDJ4XhwkrkS2HEkWN4/4ez+2JSD6ZJ3JqabRsuivGMrr
pl/Yum6jDsy+V5RD4Tbmq/RB+Jiq//5UgohAOEEEePPFKGjtKVyYC8BVPwCXLfCu529AJTbAaOn5
hAZea8sIZpgnX2Ttjrbhlr1LtclQrF4ggG6jXaO0P1iQfPN2sq4+1JozGmBEe9M1O0t8IBEw2m6Y
eSNzbfy/eQqu/OFggKntWjq1u7RMoWU0uylaEMRqNbgB9lTXVnknyMlJfPbkbsMluzBtw6cJzOIi
wEzGnPou/oDy2e0vQJSI+n+dUX0gBMSrQnVWJO7+RjbVcCCFK+LtGY1+sKo5n/OPINsHlI4lryn4
f6ZMcfv4HT6SwTo6K3C9AeLExoeiLYYoRQyYUjZoy4p9kKViiDauX+PMu4G7HSKbuwEr5H0Xx2Cn
/qxZrmoEOMSRhIgP6Ad0iUx5euNuJ/C1U3o88PFoKx3KjJfUtVR5gDC21cbw1D7eB6kl6uKvdZAm
Yn7vSsghITY5EfFXeDPiUBeC4c6xu45ncDBw8zH51Bl4Wphx+BQc0PAsCx/Ni8ceXcxJU0fT6OOG
WxPD2C52icbFYz+aZTAgYdJIgWUyapq1J40EH6uHC5G+KLW3fYyVb8+dW1hvcyMuLznZqRaIxDrC
YOxiXBBk094UsW4xowVj9hMUBPut7hHs9g2j5qb0XQ7YX4hbMJIVIIo6+ovLTLJXxXjvAYMCsm9B
qRtHc6N5tPBAigDtCT8yfARlFWIWVLa+3byl8VjDSzwib7ZGfwe19hnuES4uog6ce3XUPNxAW5PJ
8K4hqadUyCWnxVC+u9s4f9/a3eXj3iIoZo0zVHYSMAFlcBBAilV2QjzMnWa+QJYoHPoHFmqhce2O
QVKsihady4EY0tyycYhBNHS5KlpJG2XTaXHJuAlCkPrlibFyg2TKL5BY3jgWlU5d0Pg0TFqSuOlB
S2XQ9hnHfW5mcN1cB0mvHCmCEzJB8aWag5esOsuBMKTqnXNNz7vH7AXCLryHh4BcMWUbAWudAGD8
TBD5hQujtsuL+vgWNHeP70DSYr+p/opzcbqmyD6porhu20nEvD2oTZLibdPDjGNsPuoqP5t+2OBD
+f6EJNP560pDly0rgjAZbuYxoohFYC9PA8/Nmp5pfFfqWOs1p7QElWNPVYMVlpyfmpSDdHU3vF9/
Jcuccv8vBG5ml5G2QYhIWUoXlb1xrUiTIjXy4scRAAEhj36llYw/8JAQqZY/GcoSYEMr9uH9bQA7
dPeIIhQvzgToF/43NrIo9bmSECtE16/RpRIBK+fU5IXwP4vCN0WkfScJlFqKrvnf7bt2ExHY4XgU
9zcM3FKLy3jFwLEHuJIIR/MRqygetxj1Ym0dLnCyygVP4Ozsc0LpwUxQg//j4cbdPWcnENii4/sI
fOsV5cHzoMktrawUfGVk6lOAxA8gPHlFcnLNYXAvZsN2a5MGmch2ETwq+xFLmKF0NhldBOp2qw7B
vfDY3SZPfEf+OSRUI4lCfaD/aM8Wb6hIpFXqSjBNoL/Yp231YgBGioRuQY0vfgjAmufzWyC4L4K/
iQNT10coeq94Ad58qlq3+7SfeFoXR+WM9QVUQ8vDo51QevWiAXe94LGhuqsv55lMnheJipVsJUcP
dJ6vIZeBWzq4ksVCJdj7lpxDJ1DahUsG1+fh8js2L1SwL21Lcc4L8DXC5mJvasKh69zjUtRMBqCf
P2tTgbvrC3KjjixTncaYbkPEoJxmT/Ia6bcsmxj1S5JNm+mFETXjkrolCiGcGs5LTx10PpfP8NSb
vmEbKdq9z0mHJOEXcHhYMiNeCpiQz086pEJmsWDytARQDksgTxNpdPOnfgyiCsy0Nqmfe+uasmNU
ZPGXZVe6Y9EmJ7nFERq7FTJ0vsaQqco253CT3d/n4pVxlF4ULTKLx2nZ9uN8/5AwDpuxF57APPjz
7EXudo8SNzk0FHcJZ99JG37HiSnOgm37iA7JOSPziUXMnAkVIFhdHqMTMkCEkbgu81dLFQByxeEm
pyt/BUwHgV4DAPUU4MWqrg1XktMmvbMRyEeNQcH2uwDrp2/pyXtrqg8H8Xwv1Nkt6SmPVvsoqrSO
3VtjsetAhbcfpFcqMG88gCNvYbNbFB1q4lNK+YgRFCrIzZORLfjrCu0PQ6ieTeB8kxzJq1sMvbf8
nx4WFjI/hX5DnqjuzMRJ8jBKHu87UtmXyDqpyY6ds3G8pCm8izbr4vSymz6GGifUYD42SsFNr19t
bQDQYxHcJFOru3MAtWwB9NfSzeb+8xdJYPCGqw+hGeQp9iZ/nM6/yxOMJjbfEbOT0zoo2lKZW2kI
MM0JtPeeIbyRbRnCXti38il6pp6yXIU6AwWmX9ZjFyLGe0dnEsGu3ZYU3CnGs/eFURVYcYdVkqB8
GVQgPyRpp6f8ev1E1Rdjjd9n6z5AN6tFOyN0tx/gSgTyK/But1fj5eq0K9KJBs/g7QGIvulqM1pj
5+cj1P2GZI5KFvpKA2tMLExLMpqIKJcZcQn49Fc3fxECPG4tKYQq+ZJcGA6XNaj01JQ/QB79McMS
CXS869XEK/NLe/WvHEjYkHl4AqkBIKdFdiIjGanq9DWqoQMLT/OnkfFKJDrDYi58NC8NxuaExi6R
F4IDnZCyGF9AZlzvl3WV+9D369SafubJvC5SZy6PsfPuR9kv4/jLbmkcMIwXuciRNwpT2OBoGdjd
1qwm9UK0jL5eXZg4iGn2h4KSPEtd/73Mz4V0UKo6doIGa2e9Tt5haO+CkogkB02iJE6iKJyGafBP
KJ57+yD+MGM9Q8K5ab7Tr3OozOhorWkOvBTTQXfPU3k00ERQN7GTGftVDQV1XYqBD0lrILKdJvKo
4uvFJvgVKxi/hchqLT5MO6Qgm3rapvxRx0qJ38cg9EisdlisbcLbU7PjeSypsVxr8RsUvmHy8zBU
SE8RKHnvERgI1tu8R4gAKeUBaLnoKz5V1euwsj4+jEMGKW931ip0caFLZfCIBtJtRxgbg8uwptyh
0yztIBNh0Kjn9F9xG/aIRXWseoAUvYkIIfBfcEqL4QnQDm07FKSPkuuNF/4LQY4NIfBCygBruc8e
zMRxBTt6rUJkLImlyvbgVUxoYqcSrIB/t+lodyQ1VUGhmMMIqBsjS6X/hlx9KGVUyyX3bvowN8II
ssw3jRTYXnEkD6sa41olg7JVhaMWEg7AikDEGGuV3SFYahWOc8l4t41U2+v5infG76ZCXxvIMSvy
VIggWASLWMGlBKgQQRQL6SqH/ZdEb7jZiO7b/nBXZfNgwjf7p3UyeKEEVuKzcX3dUn2DAmE9fra5
Ws4tOL1Z8ke/lk+1lotRF1hvfBUXGfBEf+zYjomehpgbZs/i9uI3Fkn/oqWWCrZ4rxjWObqXfb0o
jYnTeY7Pn/h6wCSHjBkESzB/mxy2t6ZeakLOgk+CDRbWLOYFcKblcikOOMsxdbYkpXlxjjRkVyil
KHa6srN47YWgumMLrB8HJSGn6UsAn9tld3tIVgh+HSD41znIr/Ve9q7frQslpRBjD4IuCmOOHiRC
1qioewcf+KabQQZP1zWPnsy6aPpbd9o9YYXbyB7v2FQmEwIb/AzhVZECAGN87yakRJuz/LkB7K7R
3QWl5B9IuifnIvakPQMQPHbXyvK8kZXeNUeizgi1yXujo1Ng1opL6NXj3jMrMmealg0Z6AV9YtBE
ELtM7rorG92RkWREG+nu1KZgKXJkEQEKnMg9xWxHnxFv30pYTG2TY7ypFBwUcaOzbeV0NP8ZCWs2
s3z9j1oQuqTqaMzEouf+CgLu09uCSX3GojIJbcTxOpFqRln+BRMdNPiPuobKggu7bAgo9/gKrjZY
gdgC2Q0Z/YsVUjjaWHX3k8DYL1WxjlJG/WbmD/EKzVkAIPlUvvN4VrfZJKM2CV3gpqlRDUhp8/2M
3Cv969zwpXHwbFUnqbLlNVZORyOBOF/+tADUnUa5VHCacFMaBPvC4ijHgtxC25navI7jQdsTqTN5
ACYkTZ/Qf6KpNp2hz04Ac6hgEbZ/XneaDfD6zxxc9zZcEhii4KF3LZ9SQIz409Gd4WmLKAL5jIy5
pDHxS4G+KzpP76lmj7UPmgWKy77OFPESFQweeYowmebVL62/QmbBx2aVe7nf2spnXKT/3EKEbtLA
pLtZVyEnSrLsVylfAO20Cmf6onVYZKa50sVa5p44Smz0fqOs12EBpdK0CW2476BHZt3Zb/AMZRNr
P6jxLOC8HIpJ9gRQlRLV0FEKGy0rZPS6okfMQDr+PPMcryMf8lQIqv9wXVR3WkSFyfwcg3m6o9Xh
RCxm+SZAdtvFBJKBtyRmzIJUQgMVweEHmeBWcyfq1xWV60Xd11kATtFa/ervJg+iqOQrmqHpalal
qmc7I1ZI3SG4zZK9lC/XPnORzX4jLKaxUkVX/UHgT+/zQkG5TzidQLGMeaZ6TPB2gidTFQhMHVQ6
93lY74qsKHD8YTj4KTCDIQ0dG5drToC0reN4baCpSf8PV1/h2t5aNTtZFOEM+N6syVVTlW0TYlUX
R+aOJZv9eTJbS9znR1fW06JCh8xsDC7fhUOkf/fNA3qfq5y1jz6sMcbJ5LPkaEjvEF3JNigdJyC5
DrqirveD75++xEoQyE8Omejec/sSobTpHrCRe1LbHFzdw9aVQt/eMyhDh0ATMDsIADu4UqRFR1ET
wULIcADt5KebFg6Jv6s6WIAbvdEf1A0K9bzhUvdLNsiEHriByHf+tLgcOXnru8M8Gcj8sslF8G8L
8hKZIOy7N1kgdi3S8swFVYL4sZ9Q1mx/XBZ+0/JNmFrvb7Tr8kaugwhaFxSzhW/9JgVlNSr9QIrn
lj0GdpQA9h4oGR97Lo2LvsDxZoWSL/IU7IBp0MldOt2AGE75je4kWDl7PVYHdcTVSxz4qt3Jlp9Z
4KzxRvTZWaYr+bFyTYYlRFD3hoLm8e77r/CW2fU/4iuyVg0Sy4/GthZPJe4DT2V46zFT3rHDItCt
ijevLMjOrOZLlgxG/OPu6pEjahjr459gl8Cq6Oy6Jlmho1rVR84YELQLKENNcaTHg87IQMEHGY73
gi/HYJRtPjbQmLbdN2TVxjffY//k+z6KLgHhT8+5u/r4zii58+jMA5n0o438BpkJQU87gvXgyxrE
/rAsZVkeSX1T2Tc/YnOCdjkb6u73dy8FbmJJG+2X/XZJgXNqwRVwTvcK65o686Z6pohSiyRizhYo
YPZGffAMVgOHjtw6VDUJBh/G8X985X13i4QVjPt6nRLpAk2zJWempUBh1egyxSsPRNnpaJPz3Suy
nYUvBKVD3FzKijpUBCVujDrFDDfaml1I4Z5Xd9OqvNmYKve4NRMWg/UHfEK92TyYcu/uF0LSps10
hkBnSx5S/BWFSvlYaOrMR2VKkbjZLvkQ0vYC8PD4ukNKkmGjX8zowKrGoj3OcSeY5RlhkuEKo8+s
iHc0i2hOIVEBsYftqdywR8GDudbo0u6o4yBsVqYYgOR+Aj62QPBBL53C8cFwBs/zLmYx16Ue6rWN
vwb60SgN1Bbkk0RQoLhxCqIiXy+ybRccBrwpndMZZYXDms8GYZoouH/vCLkW7EReOrxwiy7e/8RE
Z3Ij836JDPN59UNS9VpuKzDiKMl3Gcfvm4Oam8Amsq620V4+0sR8FXyY6ZZgRJrsXHXM5Q04K54V
2XrLMumOJlSzHdUAfxZVHS1BV1esO7btPfmPMBFIPPDIQIqVc0XOQJqUxuynadtZWzTco+PpOgIj
Xy+kEtykiphGNpWvAG9JvJyAOEfpByzhVmw9bKukstdk6nKlsgonDjVo2zr7LkFV7IoCPm+irxhP
rOyi0Dg9NF6Of0xWS4vCWV35kzgDZX+0g+6QWKIS61JYcVVF9WWjjnVq8C7EUc+yJojoQQErdnLF
YuwxvaCPtT4HD6+2nzNOcHfu0UhIvPC6sehlmGvm6p/7/oxmkc6km+WUBZilWfggzgplC3rl1v0g
Ncs4dBIflH6RgJZESqnmY3bqboeKdLMHha0u/KzP0fSU3rJSUq4D3SaH5TIWN6Mgh9hRP0UmauOo
cuqxj3sv+mgvKykMEbBsvI6vC8svZzyxUDamIsT+Z25IWAomAjczWY6zpdwhvDklnCLNhsFSsyGZ
E3RlIp9l4CYEu2IGu5xSwXpUt+ALhkLlQ4yKw+ah3GEBr1/sLEvJvzpx3HlQvOUMRsKlwFr84vX3
6u6sZPLeQ9aEW6hX6NeB/792xtSTCAaqwZ+isd5fKRZ63cyyLJbvIfJ66beAo2y38g/meAnmphu4
VWJugJ5Jwu2e8vkVWlcSc9gYjv7bLM4hIULoJ88erUiStAAxBs78vevSxpsKNVko6auZzCfM5RZe
SPWpZlmm9uR4s1qj5a/9rk1220AjJm4ZSklxsgTh081CY5wNOGIYG7Hxena8Sd5qii3IU3tgcNTD
rFsiT6l2rpso3Mr8ULkt8Ar2oLmb54jxp8OOpfPIsVlLrJM4slA2SNY6cwY6NZmEnQnYp49YQXv+
dw2q5HdCgqynWPBMTuIQbO+WitZZrGFCtWwoRro0Fp3dRsqZP3/1f+oPNSO5u7EtWZXydnTwdKRG
j6KmqaqnqBulU/GBp9RtuBRJD8OxuEe2B45Fr0Hexip3/wFAB5QibE9LMiHh5vZCYo7ujllh1qwf
xpWO32aQmB24U8xnmN3Tl1bDPjZL1dU1MWb+dESd7SL2aDSfY8WsIffG+PvOtuadGnuyc/KHPZc0
/gfpLuTzfD17EM6uWuqHtBv7hHlhKWdqji0VOnxJ4v9PXqzT46/gcj3J6DwW5mgCOb++HtjildVm
BI/7LvtOvuXrrgDxQYOt8RyniCpUleew/yrxW22Jz7knQ1XziXT3ryYm+wRMS+/bkch0q/272cyP
41lPqwWMNj9RpWyP+zJIfEDuQuh2CL0nk0boUlVKqWaN1ooxJzUHHaMuVrjTI+VimzshqjX2d0Bj
FFfY/oNed5wChA3d/89HG00S6r4mdf/UVDfEx6KpTGFBQBUVjal0xeauN9SioVE1BYsl0P0cuhqK
59LLCnagphNWVT6DLFGvJ6to0F4BARCxhQ51ohVLXAwnUKUYS9cmRd3KKRR6fbVo7xQ4PfqS+ITD
QyoSPli6EMMDp3s5d5Vo6YWUG0PDfCfm11QRQrtmca0jku/lnSpIWfkOkjsum34c/6Qda86CzJDW
6/tNlz59NHguQutyNJlduswfnGeTCQBJxKVr9wUyPt2iBF2yO1IXiLgrPWUCquMzL/rOwre2j/P8
bTqA4jpArF/0ecIZxNh6tTyj4NCp/OxNXQE293r58DTuZQZYMjr8Bm+grPcLU1gqJc2s9t4VvU5X
zSUS6NEE72mDcEduDBFonuGdIhd7CtOiEBele5HQUo5lpeYs/yETyIzZCaBhpMyTHGycsnctR+r2
G9Dh1hPa3KwDwwfHZ7ztIihBJ5izmbMhiJONYjjJJ0BYJUHtgdIbfFliBpxMkV2tGIdilN0hICdc
DJKOQJtumx4VL1nu8Vb2dEs6uf8VPoP+XmrJhqWDwmZBhz7h4x1+5ut3L/GJQLVYtb8FF2VdWpp6
FEwmbDO0W4ivIB6yJUDN6GjkMvpWcM8wwUtVBI9JcV1ji2t35LCeItd5It3cMpCaRXPmdFut7vp2
4aTvUYBsXmNSLYY4YjgxFG7vo3V3ZafPA3K1joE9pRMzSvGeWX1WUiDVm2tAF02zkpRgJnc6cMvB
DqHXQoFAa/Ty7SDgnYVOEWS6uYlbhP1JUHR8VqFgAbmSrQaXU8PS/oD0UZ6Ibo80PV113y4pv3YN
JymeIauopoy02cUPsU/3UoRhCwMgfRwEMwQxPSYThaybUw2Q/UabYarC474Jr7EyIlGZlU6kcaxo
utt7Et8QVAWubbo9Psbh/nBv4McvtZy5ZwfCQgR1MDjhYyCrg3Dzo0IM2/SwESGCSKxIjX1XVNI2
QuiKDe5SrBKIlLHCE2XrR+p+gE6IA/NlHhL6XxgeXccWVMEhknhM9yRb8HwsL6FJv0cU5zPg3zzi
geRu/exh77/P9+Buo8hYmgqPXHo6PhnkpNZwkIP7qwXZbnu91wmWAU97ZyyeL0YB+HIbUlJp+A1Y
LcYGEUGiQ4wdO0E5wW30LpjqUtHzy5Poutla+bPUteiRK2yuvghN6OvTqoGRt7fQkw48nxBzVhbH
gVkdtC30GaAkzKo540zVLGTLBHGREcfidyzQxLM2YkFpL1h0g97L50lXItFe0AGVXHPon4txKoMC
PM1RIawJtYGqgo80LKXAswrg5s1TpvgLOZuCVjZaLLAF7Zm0PnZ/WOhO4q20vFJbA9FqQFtekpZv
d53ec9kVgyxu9pBsNx+1IdBmSNq6owgIN6YimLdn+x5Jx3oOLL0UCI+D2yV0CblNfnJS2cPB+68o
Pld6r3vdpn7lb9XTRzSjtJM0Qy9nkPJce4hvWyRqpM5QYTaINXIlWH1bIn5slRPyBBuklvIhTd3k
bCvqt3Za80XItGUcOBsSJ/6DafrfP9GxGNZUzgROkYtvscywHGWL+alUbP4m7GSFeF+E/nRBJSS3
zH01NZHlVhD6257ruL+lcs7BZy7T8YYIt137qmHE15E3oUoyM5Ey82tApXKN6HKMfUDHoGYBXTAm
92oUdJu8NPgsQKoo57lQdWm08muh0ga5TItpGcZxPKHUJ9FqCyWX7LdOIGwxlYAFI6z1VzJwdQ0M
exYwHrKtfiSqp8cdhVU/SEmVxWrtb/mOo/SRY1Zj4XFCObvIhK5B7c86HubDsExG3h0YBFJ5TNo9
iwu0/WIqOi7iTUR+bllLVxAT8RyRrw8rbz/bKdCt0qgo7nse1NYL8lLDvV8AzMhCZOhAgENGhjqL
FOKSPl8jUsaisZkX37btEuh8ic96iH78zl8TLmLheJtTo8fk0AGoBAE90G8sZGZhMHJsUtHfx0lp
dGl9Qo6IHGktlRR517as7p22HDfThJXiKTa3d5WHXY0b7ANgNvNJB0XUSSwnNAkwgmEGIeVZKRhw
y/Q2Tmv+DkaR2B9Se8TUtfZWKrgm3POgPfyg/O4DTni2IpS11F8EgArXdkXZ/5b3KklArv5npMSh
Tfw5idB8qO79Fk97kz3r6u8MM5Z6prJH0Oq2zwiBXD4kBtNHuQtcgp2CYo9P7fMlZ+8G8JZGIbH/
AHuUJbXNZyXasvipuAtbznyh/DGsw1s7lYO0Kt9r5QV8WFlJR4CGVRTfJx4c46IeN7ptB4LExLpW
5qaK1RwF6xM1x6aG10QMfPVfcq//U6+cP9bBkXqmf3+84KhwHF9agiTMFmyI5HZlqhWGW5arBbTU
1MRkSb1KFMOpzoLwmBZEIsCWaVeY3gFDJLtzrH6DnvXv1sX8xjeofW2I51ItDsKfSSWiIUu767ls
vJoxw+gFoLPxq0x65TH3q7TPpYjS8LreWT6snC8z0Qryww3EHnQEOx+VTa2iHXf1IeGG0jQD6wk+
XRcCd+63xbIh2GzjpOQbsX8/RQmp2O/yrlkBhDKSmwUiZCOVEoWTvV8vsD4mzceEzF1p7jGnuHvF
nOjVPmRrkSnyk2U0k8q6L+3y1h/P+unNZW1KpsXUDOZU9SgmHacR/FXnhdic6uVyyflK4tFRRpqB
qcB+rks9MjplJbglfcAgLJU8+YvgSzNjaGcmKf8HWYrms3FLFCdiHph5ophcx189IVt323FBjLAj
tfEfW/gpj/dVBNu7b1RxSViY1SovEJ7m9df+4EaOpD5mDn6IyXixjIGL3xLl/hICJQitKmTTJU/h
hBYXKKz3GvuMzDsXL6K/bKXfql4bWSRITKRvrk8CZdvZUhA6KYTzalcV99VOXuTCNd6PBO7MyO7a
E2upcwJg6NN4w2iSYURGUXlz3Nh2BzlLLa1suiAnox8UFQgEgSJj0o7bjxADP8FpxiF+Xba7zR49
9sD8g2B1krAdBYtqKm7D4ysW0/YgN0sEvFJXUAMZNZOBvdomF8pCcM7TQ43vgyqyJkjjMCCAYGcM
9cFyOxJJggVv5rjPYdlytlqAO7pFmQaSZq0k4CcotcOOP/4ZHtNvBoeyoSZE36ljdqpm4dxHxhnk
qllQSjrVQZdbHZZXDlzoc/iVUjYKRTQtP7fGyREX20NTpD4nMMJdrJJVd8QkxDx3fCNLmmvXdd/1
X+rWy/UYKO+h3/cI/8LgU1Pf1gVgAr2DHBUBIj29I2+bJu8LIMteQRDrjxxeVb6Qyb8kXaUe2gRy
rz0a3er84iPRRBlVoUKeFTRW/0zXIb+XCbm01rpRVaaAMGP+vmqIbdN4W+i4G31mhoc98IzavW6r
NfjkK7Li1aiM8nYJpE1E8jd4r0nYPNXRBCwPeACJDK07nhdaoXzLIjXXXDC/FR7xMMLtrHS2VOFU
vMnK2n1/tPnFgFS49nbXkYsv4NLLl46pYaiRRK7oTmab2In0d4KuixsZviDNXt7a/ltlOdHMeBnK
Ofxkpjjx66iY9zP49qKYvGyqVtnVb2WDaeppLLVyBCxDFAv+pWboSqKlwGir+VUJnRvrG3Sfpekz
+thIqEYFmraB+BupaeEBSpsT7Xj9fv/V3AH6MOFbzBL2LAJJXo8pdlKkwJ3TvjJdAOhrw5wzQ75f
a2bEe/iGqI/j31FGTn52eBI8uXdtdoC+bbRj8YcYTLZId5U7f0k/khVc1MifcwLYgEf0Vzy7/7uX
WcYHU2YgawBZalcXGliesMPqQrhAw6ZnvBh20VW4aPEblF+a4VsWvP2lI1Bz81sBa6SeEq5DB0IV
Bt//jahqSRBnAVa9VTv20/W6eftV58tPx/o0OBZOizUZjRn+HG74iCQ4Mz+9CwRZtJTXTRwKroO6
uvQVTYtjDDiN6n+rIlsqIyS3KBHHWTvFQoSH+INltbHWsXkS02eKlm07r+7p0tJHFfMoS3PW2iHM
HCBChmuqzC94jwtB+YMuRakBCkFFmEiav3048CnjTIw2CGIHioxJ07GJXRWxCOc9Pgf9AUIAP6Bf
gwReGwbxaXx5BV5TIgzyX1DubAAGaTSJEFdrwB5MXfWcUNJgCjZg+D4S+7tubidg3n0khiythfUr
ibP1UjTE9dR77kVybONb3prk2JV++LOZnBF1JmbarRN48HsSmzbHh4vJO5Nac0pMZxl0jkC5rlfo
sKwAiAqEkEC0LKvta/REe/cwWX+6KaA+J702UXuVTKoNFMrX8Poyk0iZ78eWf6Lq13LO2lMPpAVt
v3sH23q/sPjxedJc7SzaATyFJaVJivclSBxb3D7pBEPiEslyekiH8WSUBPDWk0KxZo32EPF152vv
uc7RuiinK39OmGKhOHRQ5iOTIjW47+I+/VYQZdSuQrxLEjtN2pL6cPVwUfyGiZHNkyzPn1D18ost
94VWg6TxzBlpMpgDoRAxtX5yxXN5pdDTIwAe0YmHcFG8Qo0AiU6CUdhFW8D8gZwPZ69iidX1jRzS
sO/Mw17HcqGfQDzjRczFot2+VIsKG4ZdvjWtzhxXIaqagqfXwPRFh9zOKyox6eboStsWrxaTMAZT
jFXmEjxFp7B5XOfkBsel4f9iEHP6zt9zD+7z/6iMmYhpVOslnfI5wX0k9vRW856ItzHFp22h5yaP
p91XLgn/9w4FMg9AXY2q0OO+2jV4DOy6G39h8nmk7BkhmdpxkzgoFhqwDcJm+TlY99gF6+SosP4s
x6dX/3qVsNVW1lEhxpZ3GnZsjhYCH+BOP15EZepTJGkSpsIbFRmIq8JT8wLK3qyKrZtSGmsynuFb
UMLmGRioVFtd7rwY5bOl5SKwiv7HoeVNx1z8N4ThV9WK8gwiHkSP1/sX/UDV/ixguu2cZhFa3eaj
7v/Ox0eD0YKRuzIIDY3J7tlpXtlIJ9fM1jMMUpvNJMRN3rnRLsP8fBM05OI9ANcZuZ187Wo48/B7
tmEqRLxpGEswSd83HGt7pUkL9ixdKiDPYFmI3xJajxx4+dYrv/9cCY3/kCEO89BS/UPWWXI9Spo+
kCIRTQcIVwslpN+WhPWff7WVkUnMIGmKrU9Gi+EpuoP6bJl9zg8gi3+U0wYvlnkydYEfradOr42c
lBXeikq5IxDhz3Yw3u+k2rxOo5fCJYR64W2dfsOzaksAX/9tub53O8l+o0Uc5bZ/gDDjV1Vuyx/k
Jr3v6ezjpT25NcUN4Lw+0e39/HJMhBHRUzCFz/fWneCA0MIlcGGnWLSi/ylsA9/p0dTmBwkzC6ui
vqxmNvmBeO6Q6q8gDp6wzxBq1BM2FgHJyKFEzkw9sUSFAj3RLxg8vByRu2JUKzLDA//XD6ukef63
WIadtER0uJyHTv9N/1oZkruMc55d402+NC2SKrhLqbIZybRwWL235lBXQQfMiZi71SvaMSNgkTgS
bI1d6E+DUTcuic8k9A/SPcIYiuGBl0ZCZW/AQQw3noTBs1w9Y+70URlFSV3su5X/mdAFxm2V5mWt
70YGebtAdLlXxUr7x+KUYYBToDdehHVeO39U18ijPQMntNAVsFyfPtyUcE47E5n+lwnm6SOEYYMP
m1b5F0juhRliYak0GOe6UViwwjHnJGJXjbk/6JU2oPorVwhN0bnbR2gOoOs5mmFb+7crCIgTmX4G
/+BwnnFO3ECM/wKJPqpwyl80roaoQ5t8TM3DgcBVFKwsdSCjz2h62XJqTJTiUQEZGcxCM1Xufx5N
OPZajo3rKaAauNReIxFthM0mAErElK32rP5IgCXRYv1S/aERnvna+o65RNBAQQ0trPhNaH8n/yw9
h8UquEEHLEJTMgLOVsAk2d0zfgpKhYn0W+yBV6C3+/LXvpVoKviiyCdKMxaW0G7qF7NjjMRMt7zr
+RdBJa5tADqrjWS7DrOmXDPtaSHQ5YLFcqy3XlIDTO4HiQuNdQeEWHBLCcBugWvvyy7Z3jTjdQsY
Sa6gwcEtY1kSIZSuQYJmfqMWtwkn1imJJJehrmBtxTFVFmAP172fBJFHWj8/m1kHwlmfNkW/HFSU
Q6zZ4iSy87BTM8D0Il6C7pCgLDRhJnQrRN5FZjbmv+R65RSBdb+eraYIbN9JTkoNO3Y5QwWZqf8w
RZnrI7evFtZEIvY65brkc1/j5E1wvVGxCjZXG0Fjyu7uJTD5MlpFNdKw1dSbdJImKrvJ7caawc32
LEMXD3IxVlnmRQcJG7vbKoLljJdo+uvnHmaHJWVyuL++9Yif7rGT8TlOJwDvczrEotTDMwM98p7/
hrFemxJnJsQ0j0ATHsMs316KxcSpl1PJPLxz+coEkMNEzGv3zN95obmkSWBxtOzZaB9b6TfJxT99
TRKJtL7LYO6Si8xFLkYjYy3N2zRk4TZQQ92rFqtWTUNQBxyI62vMb7umJ9IB9n6kqJMDB9J67w/I
Qto4Jx0tU1/83LssTB1uWOp/U6TyJTVG5+b4tkxvyf/+s1s9Wh2IaIntq35JNztksNstnNZWDPjM
R+xx8AjjDGfvotj5ZcxNrx9bI0ihJVOiUTjn+vZsUhJNGSmf/f8uazWSE4OHetNlZDAWDxDJfsth
KeXjTvQgsP0EdIZJ65XE4O71ThY+04jmcjRiXc7ry+NDfy7X31D15hlCym7E13wRGQx1o6kurzzi
cKVCzVsY8zTYNqrY1CGO9eBj24/qFlBFb9T4gKOhFvF2Vf/6BhVazNDrfsiRNXQ51/ZOO6WhiiF5
CH/zDylcllacGm/W8SfBIvnoxb8I1I70t7iDOmMOHWg/NAQfouf1UoI0ASEoJqg+O5l+7y6hwrcd
imW12j4Ck8Jf0su7B6PalsugY2+Vh471F8suR6aXDVsIZjCYQYCN1UUp5M28zoHy/UDWYYaIquYK
gB9tu5jEm6/mde5prcc1vUShEynia1tSX01lOAtjmVTfsXsD6l9XfoKZdWbPmsNAhCuQYuvWGBLG
ALETwJ6bYBSqKOwuL6FOKR+BbdwFnBHWQQP7Y+NeGm+BNb2i1eeqw8O++Waema5A4ZkP7RAXlj1y
VTsIkOcGty10T/JSGtsJNDap3Xo9p+POVAmp8eFoP4nGvkORZ8UfJ3EaOIfYveXTRfA6eCwVkXax
NA12O3Y5x+AS182jA/icqpaJdB8GdXV+yXhFmaxUoRfrOTcW18+dvf2yoeZBUfmXCVcCAyupwSOm
JNV8kg5pr15YATZzMbn2Ont0HaOD9vdSaxqB+Bd8k08LeE/SnglqfyxzYcMqg0/g559rUlL4GKqm
lOWMYgrshMy9xVUw1dtWQNs7w/htoYL2u4Je5Fp+oLdD9NVZAsAHTQROh2kH2BENsqcwIgItyV8A
PgavL4O4SIr+8heUUdamD0DBt97mUBTDGkumhTz5bijWk33hL+lT/dwJ2hglCtxTEOLAqxVdgP6t
srxG0oaNtRHrHvunuYs+U5fiLq6cjmwPm6AmUL+RJOJSyBTjtO9Xk/74eYokbtT5he+XXqGK7sCs
4h1rhYZ/0fmtOzQ4ZVpNQtbW5/vgtf74N62upnHkRf0M1JXm+bVSzKxdH9KEGiBLOBEQEiNeaWWA
5a2Ltag7tzG58RZCrEMgCUthyDq3LrE74nnDkPJCjr5+qzlsi+u+6EcU3oXh4Hg4CnwDERuwVIv0
ePd1eEZDntDxOzKWiDATOasKHXv338qbJdAr/cWoVJadFdQgxRQ2p3XjNyaQQaqzUhCM4FQNTQGa
WABNtgF17sIWBpoN5xzSsDvZv2IhzwDdFzQ/aIkyGcd8cliNHnfefjAYedRIEsLuuvmaILOFbYIz
zuKEyk8aoLPOOf8mC4a1ZGrEPsHL7EbPOoB9NTjXfvOX2O1VcXvjGWqWsu5+EiuY+EzVW2+LL9kR
UcJT7bDhIUr31whMmRDlUcAFG1ruMJv/G7EoSnyzIn6YmSr+5uZ25IbHjk2mBr1J2g7VBHeLbBl2
n/eY8ptkGbzYQRSAx8+JZjTcI+zuBNxHbgvMhM6ps2CjF5TZ4QSZRb6+tGtY9+i5eBZl7oAWGVlo
vU8BoAF9bPO88SlSwZ+N8+IEz3JTCyvE8MDbjAC6J2RnSyE7Uznd76RpVsoE5BF7qlYh4ZaU/0WN
JO+ZH/jzE/mNt6E6G1AbaQBOKrZPjqbZHG4JqtK3uQu86ggbveTDI6P+3VaCKXViNtKXIntbi51C
IoutB7R+rtWh/VcnG2sUFtk60hDZndiv/LAKME3xKJUzEhjsC8iDgO6RZ8OuLoZwmFkEO4a8TCRy
n7zaHuow1GKBFhn4EY2jWqSJ/HOUZdm6UQNHs1L08LPGOsKtBbPu4TA4eHlSr0K7uilOJm73LCGO
gKh1BUQ69PJBeGtSF2EE8qkkhEhzCltVqt53JqZqc+EYsfR8foQx2d+4DnZ4OKipUD5Q3zN+UBhl
AZeSRN6uqRYjIZMM/A1Spo1gd6J3QMBitbQXmocPi8e3qr/Lr+VUs35pfBO5qQt2bV3BIDtqYXlb
8Qa8kgmz1NJpviVaUhS/XyyEJxXwbN933HMsZxr3m4IvkWqURE7bLX0FyB0ZAfMQMEvwl2LVg9TK
HhxmbBnMG8CMGg2KLnq65zux+7vRuYeXgQtyp7u/svOGOkq0YyTboxGU+eqHJWO//A93uSl5hPQD
ExOtLliVi3tRpNlkO07ZtotE0m3JrMG2Ntsd+RwIKOenKUViWvqvD9bB9DT3z5cAUIpEk3WStsD2
RICGZrhR6MZXo0BrG24slukW68CkwG34GZLZH4yx6toMkrPdID2behpxPG8k2tHuBrYtny6Gu/Y6
C0rEBBXt036Ids+/rXFcFizMqP5OjBzMWf/dJ0cguvuVIgE/JH2sWGzrbMbKtRDvAPwsTzK6m3EY
524P2JCTPQ/73j/GTZfLXaqS82oztKZkEfOoxo40TLu21j4QDtCNuveQYJ+7q73vSUbDbqr2TWDP
WG3+kcdi0I/lWj9WieZxp53pK1X4J+K3LmYpE/UcJ0WfWU6qjj2/LvONrEZj8ZiCWxniHbtJU5Bq
6ERkEf84r0E8RyiTUvECnPVr2z44Q7+iJzuPi5PRauqsfEqgdkLmmydTfRUJjViJubInxdRTcCum
1imJ9xMBJGo4hQK1jS9PTw1PW/CnWe1F+hV0WUMZqdgVog/+oQ+qDYMhCNTrUhmK1UrX53zeL7sY
/8+NzHUL43ELndvJQJ58u2IoZ224YqVQOUH5gJfrwhtllXqHXedt6cWg10VREmaU8hjYRNjX0YBb
Yc/7aRdWh6O2f48TiAfRWRIk4ACRcObgyquTD3CXJp4uNxl3s2pYN4vrKDCRpTv+amgfCwtNI12G
pIAHqiJoFXvuVNnTo3b49brJfcmBcQgYHjJUwt9NeOmi8GDGgvGHLSlTM1nV5Hg3EuhDOEhOoiYx
ogfoXAko3bKG361TDU09WppmIAHB1pzFUFveHgvGOzjDtB1fEP5iIqOPxjxLYbLZTfkSX49ifaq+
jBVZEFFPek8WUUYO/Bd407FUZmr5m9WpVJT+jiz2JU9TP9c0IBXUBVYmxUOUB/OyddwvBZSl+5K2
HniqID/9nEnOTd0sioAEWgTGQFREhnMtpI1f9Kql/oad9g68Kvx60m9CEM5wlCTcq+0zzTv85MMa
lr7GwbjwM3aRs9hlqnSshTqT93Uv0dTLq4wYaR75tgxb6X70MQer7e8x+wHXyLQpHJgShOg4C5+0
n9pCY2ISHlcwyo3RkH/c/MXPJaiNtIW19DKumazvavzAyg+BtbmjiJFIOOFNRQdr1F5EbMvXX7w2
7kY4s+pESfQhTwvPDrKoPHVl4fB3Txj7CdSZ2D5byJqkHHkw0ptTJZKiWmQpmPmFfIE1SgXAr/Rk
iaoZbs6cvqXroFpgQxx8Loz45FcyPWcJGlZ2W061e/GZcjL7bH6WiaupR4hD8o/VTjcvWU/7pixy
kSL9iO81xsseWOMDmEsyNBIZjp2+gWrrb3ghP8qgWqJIUqWqA8+AfwPqasM0UPZHN6I0IVqixmg+
88q6fOl3U/LNvF9oQIuLrJKjwT8kwVjiFNrKkJCP0HdTmMXs2FHUjgIIl1U3MKqUGae/OlyejZXP
baSHFauIFo3U9TJ8eZozQGwtG4LFzLNXlMFsgnQtA2aWnzX4D11sbD+/x+YBwyIi1WurSifs1s3/
yQ/TRizm3OuEUsPKipDNmwMhXb94kHt9XDf7/77TFWJg/hXpyeDAwkY2AsRR4V2UGHB2W53tv4/a
g/zqF+mOTAVfy/1bglpLjjIbqjL3piUJIufIu0/dYZA+ffiVsD+XkPTM3MrdjvXFM4iRX/Fq5d8k
gcLky6JYh0BLKgUQV7M7uu4aVxmLY2K7Yb0zGgmKbAk6ShNAYp9fXCwLliGTFjGhcWjg8+2ysGFj
EL0QiIT0ZoV+78P6qx9NcnfwA2MBz3QWmlywvp8JqrxVBv6aVN2zq86U6wZJkVte5M8JlTs08g6p
/ORf/2EyEC7gyt0nw+21ge+U9nuWCyWv8kx9HpAInamuliwIcfCDa6w+IAyPyiy8gexcwql64dpz
YoOZYAPAlMaQLAj8RUi42gycY6dkN43FrE5Res18wk9NFSuNszvog2XM+QdxU29gH0TtBdAlDle7
1CaL3ZRg924wFq5tRT4qHpiJ+WTuC4kD84QTwqtokqDBhqThGitzv2At2ApLnLa8wWbgakjtApLR
RVse0Q4VX831vcwbe3RfpCF3QUreXrbmNzcG3CRFe8i6MdrEQbFoGiB3brNOV3+FPbbcmJUB9TWb
KxrUNlRCYSBISdrt8TAX2GEKckxgZ9zPnEOcbh3ZgnmS0Q8Qzn6wS0dN8G4NYzMHv4BB1vfkPML9
z59vgiUHAEjP3Oqwms5Mb9sbvQO3wZ5vF0AcAad4dO3h4493f+yr5Xh/QJdc7kkbyf08HLOeZSce
Dng1MUoTSs8OQZ+PCtNzBWINbcvVHFxaOTyx+e8kmkndrxmJFth8BLA9gIQ0zFD01LGwYSewlSAq
IwBxRwz1lj9qHkuEV+rh0oOddbqoRR0fqOczKegSvG2FCYuObUNbdm8BATW3G8wafhSE2C7FGtsg
UFwcVzDghl8Q1QPci9g4E+hKbPxIK46LGAcIm7HQpoNgghEX/0oNhyXEbpRWj3Qx7AuvQgsvRDlY
G5s9adas9Au0lxXnQzWXib8k13OncB/VBF3I/fruXzSI7qDpqFdRHtx6stfum9l7+y/6AZH9xHo7
40reNA6f5AjxOmGFMHzmCkbgCEVu5+kSkjELo7TKv1neNhq1jIOGw9i/kHfunPL5l8S/C1q2+gHG
sO6fHeejk/ChQScScQvX4HJdiKZZlMeEKR8extUC2VbpN3rPXXcTxQ1kYSi3j3ChhiG+tlpkLNTy
f6N3aKuugytG3G+/dl0HVYXhxiePNH3jifBRaNRVZextWWlnQHEbQxvlUJBm46SWcgus8ptx24Cl
PchJmnrg7fVRPJap7jMQBGDjqY05ak2mk2puEicY2JOo1uK1Fl8javZC9JGQml3P1cV5XhkMxbWS
ob3frMwYKQMpjOKLlaQET3E09sQEf4VAU9r+RLbxOMShMjO9xtNOti0mfW4CCKw0lG5Bmw7TDbHA
+2KsVdKH9djSYf9+YX24urtvrJ+w7AF0gb4hmJDwBC/CWcTN5bucrzlfLLD4EiB/M4EkBCJyM855
se6heLQHpyVH7XURHh0eL08J6HW6BzUiHHFNxxfevW40xKZfhCvd6101ym3Dz0j3cz+MSfZDvd/7
JNN8jrUg5pcFcKNGoC5TcYlER+aNLQRCEFpVrHfL/GQGJsYwcdHo3PnjT9hDxfPfA4aA7V6axKqc
ctgol8xm4P47wt73S6v02zErwJSYWq99VRMqnytOywwq3TjpJf6MXNm/pk1KmnFmzgzZHU/lJ63D
w4T6jVMncaQpgijxdCoCxQSXpa3wFKJEIgLjDeE4yWsY/Bvw4z+oqYTZRG7hHDhd6SMTO6RIFNsX
JZBCBpChaY4uC15IuPjfPKjhlvbV1lf/ZriSFPvSBjgVhWQW/MnPPtRMwbiGwPxo2qDoXKIKmygK
9dzu/Nhu4YBwEit2YR2rq/m9M4yO5gI4YGYX2zbq2HsX91DDCkJrJWh+/iCJXeaedQKgV0ZT51bv
I/bgz/kWZK0clx7jXYtxRdbRSMfH06HL58B5onxUaiIMqNiYY8bSSHxVd5w58E4M2O6KD32OBKgE
uqjK6W1jMGdNcQdrMSaRy3NYkpygfaKcz0669wuoLobqrVBjHlgRVvSm5T3Pai0O6qDyBPb5/wht
84xaZMUg2pFR2SQAZelcx1IS7t1vcVqut3ZW8/AV+qjdXYKYVKg4A8KiHsKL7nLupKnlScXQ0i/S
IejIV0z7ZjQ7cVpSrxMKfaoNpCLNEk8C3qPrMypnYAsq0dehEDwhM0oiM+u264xbatpHtWhsLkci
Vtd9N/549FwyFRBmqnaYTADP9iofzx4IglFV5LzTtPlk5Gbzt2oI+YD9QockzB9BgY8VxTjAkM8D
ocLd6XTyuM6VDtN1s1E27czVMc5HCq4T3UaGmTozmdOKemc8qA5X6xp7oDcSr67fKdeHFv2MBTE+
/ErN2ua90lCD7H4K8ZVwrlo1ASxfX2Q9UuXUqLdn7vLAtIy1tjMKbLK/l7Pf/eZHE9a5lJLxI7nt
HUpqjMio7rvJ/UA/jWE8b9fjYbaAN9BgchonzbdyoNGZD8GilM7lWA7Z3kUM5p+zH0Kts8yNnR6G
+Tv+s0ZY9WCJ3fG5Fz5E1FQKkZki650wMf7TKIvL7+6TIuMgG6nF3DI4oKicu0qSdFjaJqZgoXF7
qki+R5XAPGf48IYHnSK+X780/p1FCPSO6KuPxE20CYoU7EZps5lRfWg2F1eLGF7WRfh92HbjCuj1
lxaX2X13nTqnpR9Vimt+Cs3/+Ze8cFocmRNMqKHaRxsK5U/HT1DbllgY7b/MPzLfkd1zyMVDwgd1
qg5+rTiE96gTbTjsMxtyyqtJY0xVmVJWdpGqcvRnhv16Be9ejkic/GIhsnAzfnzQKoGXjH6L0g7V
n1X35gAJbDhuGWYPWiuK+qtSsJUNJX5rpUEDEVE2JRl1KlHR0XF20Q6ZxZTwl2nOOp0jkLZIGpqQ
THW/uQux8yPAao6niNBWjk9sPMUmCi+EyW5/lTB7hfY3Gl5K2XS4hVDKB3KbacGrxvmtelSWJ5is
1hKjCNs21sMQO9U+hAK1ovbO9HF2+NH/2vFPDgAxC9lH1r5BhbGyJjzqrKIwwQb+p0bTUv0sjqG8
QQqUpuCGa81ZnW+TujGUDAE5dWrTdr/PuHZUVAXzOu5MmCGAP1VJRh3X1Ujzu4pUJhxNY6949710
frFHBAi2CdmaOFpmAl9uKl6W41G36ez49Wo+ecxbCMVlhyk3USPJBSmuoj1BYCjcIBLCgXNdzxEv
3Ktm+V7UokrMPUN3YCIcx/y2YLAhmvDolxLOe0Ow160lQTQMiTqWBJEpUepElnN97/jf0ZtJuKk1
V/z7j38NH3iiHWXdmLC6sXKmvS2y0ITHJFjSGEb4Ugi9lIaQNf+/Ki9OM19oKjNDLtti+/+o5N+/
ellQI/u9dgSi/LftTne62i1McyMerxAHvLN6CeXZQqhFXcNRXMuxRNipFqsNdLfX/qnXjRoZ/CH6
iLbqaJhb6AZPMtIvAyI/N//LzlxCJp8d+a/xanGVbGDO2+SbfkLNbkj3/6G1VOqC/wQGB3jMy2SD
CCi5nsGF+Wbbwq7krt1WupgVKhYvX5RMq1oifwFxE401YPFGyLPdWCQnzBkGkB9vyzcjaalffQtM
j9WXtQv8PwKhRPfsi2P7TQ+Rllp3pzNXtw6qW8AeDdiiDtqzpAU2uf77yHKUDsEmeu1b2xQFDons
CLpJKSoVAV4u9FcHW754djKvyX8iA8FxrS/MTzvgzMMsSUR7JripvAyq05xGjE1dk8DdgGa+uCCY
6UJZ4vekT+VnaR/5s7NRviXjcfgfEnDNj6JWCXb0RCReoBgdrFcCXxTYVYxqoizEc9Vn85xrsN6z
rN4CPzYbvWqo7hUn76p7hw8Lix0DKXuNZJAM3Ca8H9Fvt4r75NeYhflGWNA1EiaVRkVgqHJ2JACd
1THvld5KEXrQmDtG5au83BM7kf6f934m9/VUfInhher6+/PW5iqBJO5S6jL10w1rLMNKN0pZRJKx
ZHmg85jmBS5j2YD/3eSQltceCkp4XPWYH14FffOkRl9yaoYDgY4YAJ1q661DudgChsLiWMxNmFA7
ZnG+0V3F9NJ1BYM6TVNOfJRNfFmshw+U2+e/jOE47f2xjNtvGjcQZRwAdI0sWKpWpPiRFqwstXaO
KmEIPCXUX73iwew2XBJ7/OGxMEJAbl7Ovi7FkxnrcxvFGY4WGjLpSqa6mA2lc6ngokT+Gs0pR5UG
8Ur9OP/ly2l0AqxweRmRYVWDBy4rZJkX30NqMkH2s5TF86LE+OHk0wu3lhOVRzsNH5N1DTtpIoy0
oLHTitZOJj4opC5lN26nUWaXSy/SjSlU93w82AZrpeAw8LXSeCb3wO3hifnaktyQnIcEvyQ3Cfjj
Ni+bbfiuGK2HMLJcLGCzEYEnZUAnI/7RT8yeBXq7kZ6KC2ufwKJIAWDFlU+uTQdi7D0eEjCHoqgK
3JWo4SmfhZak+DXbfPE7MPyrmEiVGBWKR/7Q54cR7fgNnqPhOMfmKo9d9dhnNRflwDgHPxbdDA5M
QEQs0iH5wR13EipwTZokrbJjQl0Blxc56Ec+y+IPbFaJ7e8HW+HSHO/fUVJrSS7WcZVpXXtHEGAt
y2Bdo6JPJb4jvBNSxPFm4siy94u8EXi8Rcn16omHLp4UJRyt0le+zMDFbrdaSZftw7PzIu+1iiZg
EwZDdT5+gUVh2YGr1VD5A5xmgry8kW+HhIMKnbhqJ1lp7qbC0/rhVDlu5NXc8GTRUiwyLkaMq+SZ
CIEyxdYvHANDLzz4eujl1zgbKzKiTFT/9MSzwRYzplRGalzYFpOWg6Go23RCBwRizDxRnjp07FPG
DtBDHgXbHReUWiEc7ItDk5g+ODdy3U+54sEzCgRek3WwwlObFrb+Z8eU5F7BeszV/VUMZu3b55jK
ywYVy1978K6k2QG38YRZnFlEF1V/y1XVaXNHTEELmw8VlvvRFuuMAi8+tN5u5sE9FsClQeB+AVxK
ksVsRQNJbSK027h8++dp/eCWTTRVa7psiuNTNH5D5o83iV4VwcWuzkDpHHmz1cHcXPjv9Go4pciq
9K7es491k3dCZdRnnhdjXrdZR50xApyytb1zvr1K4bj+9KAsoOguViNTTNAJ3PviP2Foib/mAhHg
5RAeHaEjWNNx24WXvo2sZCIyZ0Bg4q1n6igpapwSmiStUZOi4+QH6tPX/TFw2iiRcLX/qcJqX5uy
a/0pps9blHnZDdSlABoAQx8Ux/RpH3EhlSaYmDh79VlOr77+B9pc+1T7tEQgnbauwCVOqZsDWnXp
S93cLk3TRPlQQdvBjE1sKVZNRb44TIdNbn8cbzDIBX3qO6dTuQbK7+LC19zxBk6NvI4GP3I4Rp3V
PGkzsHcgHl2qxIyUevVujhZ8OZub/6ClB1DxdvWg00+arjkkHzGLEKzbnXGp6Zy1VdzsKzI5s65c
VoRxWe8xkAeQvbAzBShJW5v+WQZxezrAP2InPzX4vX/omuThKlciGlx2NUW2/PAp32teeeDYmZW3
rAjXP5HhmJzuE1j4Gd3K3RNcT0yQtFzGgBVQaSgO8iNAb4ukSfqTT/RBEgMdVy79i6uxnloUanHi
7xrm076gTpdnHFRzpCovjlBeJS/0BP16+rLAmtwGkvcGZX5g6pPr8EIfYFqxHxFmPrUeORaTjQmf
BtTxrM6/Nqbq7Pqi4gmCfBS1TaKBP32T4pgDmimoP0PuSuIEX5GXsloa5orgKE4h1aTNBaQgie0Z
M84o0sfHygc1x3DRW9LWJECK4FAPRW20DAE4JWU/SxTOfpASpZPgjSS2DEaXkXU9v9U4zQ4aVr6+
ZcfRjUU1S3hHU/xIoma2K2LKPDkysCWdUajTYKQGsPf8HBolYsHak2zRXr1fny4093HA6510BccM
dXJp2Vo8eOrMhgIPfuGRYC6eSDJ4qvuZUvFzlLtbtoDTQpBg6yC2v4rgGCQV2crLUSo/Z4962P7V
iI0lDjdT6Ti0+RcB35+1I32xWsL2HlbmJb1UFw01UeF9GiFexzt2whmq8E0fcHz3E4mL2AxDF3Lz
6O6nvZW8msQaWMHjNlAJHq7TuTNhuzK8LPfwqJTYwxW1svsKRsHFtQjvyoeg4D6d945R6sCByBki
e467Yx5n21REpmVZr5q+5S3sORKeVauR7mm7fcxDBE4i0oP7uMJIBBGNmFUgne0uPRQuGyOTzTXq
TtIbxYkdW5wYY5IPbXZjNhnYxmTuuC41g93Ioo4hIhY9YztRml8OlDWzoP1/e+hBIcRLVpxqfTRv
XydUEa1J7mpgJbUo7d9aRjJPqZB2tssadB1cpVP6gVXp73jky0aWrVHWZudYIi3SAzHnZvpxhR12
nYwgX+prtJZUzkQSwY2vQFGLo6i/4jVPLJn5ZH9TSCfy7u1ZB6UMNLEhi/jyDXo1DAxaIb8iQ8Ru
mr0LkETAEmZRFiN3ZY6txvpZuil8evuNSpBtHyEMqyWY/6ZHxjsfD6p0XD3Kqr/FOTIJx956fBQt
aW+9nPAiYcwpXkEsJNgvFcK4JZytGtqweFROmRCLCOo1qpsEWnEuGQCI0TUUWaJTi9i/SIGTtuY8
booCtqdSpG3t4RcKd3pV2EVy8BKoVbVQ74wippSKLoVU1Gr5K+9kYOnLkzd6DpzdTC1SC/dfuTkM
MaDk7u1YCAu33gHgez1j6CVAiC+OXAXCMz+ogOFBHj5kPuXpWs//7375LKv1EXd/96nukfAhr+Nz
yAun1bYoBDt2GOO2oHvzJY2/xLwIJwwEYp2H02TpkknJ4d+n99JvJNteBNVcrrcNJvDNW8Em49QZ
Kfw2ovITVIpfJX+bgGqk9YzRVYnCUHpC6KRJAMpO7eXi2iGiHH02kxBYapUpxNMeo26F0kgcKp8t
AXdOmzSNm0Is0lI2Jzb7dy9qHC0VhkXjWe/7P8sUOeB90b1xmNp/Tkwc5/xXK2xfib+jTCSIT3HT
t/W4CblbD8cjnOUaGVb+SXXBL0wEzPqF+4nInXgcg0a9URZbpaQT1wMxXynUG49IfJ79a+icR/+e
aLzZNz9wiHgliGrdJkdXfRuJLU+VoMgXvZsbNQxo3mYosW3VfBNjzxrXrPouyRyIULPLfRBAIpLY
tmymyw44Odje0VHxTwrX3REjXV6FnH1HvPhWTRO7R2rMTxgiNOXfTceV4V/hRiIYALBrM3niU9Iy
SYFaM5YcBS+GI/t4T5psbdfTqonSzFUcjTyzR6MdsY31vVPZ7m7zVAl2Bz4ayHpHTHxBlh9GsUyi
2m2Qc13yOJt/HaGPArErs0noiUDFjlol3E/6veNlZ4S5Bo9bwylZMsIFH8/fYRi3Kd0XeLQcqJuf
G4Wbj8tZgrgci1aeGvMrTqkuB0cTzG7shPY7U+scnRy6Hqj4wuK4KkIY4go2mCl0o+wlYAkP5qiM
VeeoYl26uyvy/9DJyKjGwrLmk/depYzoaDOkclzl+IdEUBL6aOqM6AZmhqGIfVJwnnpu1WfnWU9q
TIuQgw2Tm+Dm7cj3aXn7D4NsZBfJ3/Qs03wAtvQ+Ob3jWmKB77Lqx+j7vZz7NeB2VlxVN0HBow9R
6443H5ko9AeHjNgZF1JUuUJLfBu65r5lYlR/laGFDDepMl8bATy/01EfTrNChz7wYIBEWSZub6Xi
nvjnFS5RzjY2LFw57RAbs4AVQFd+5f3SKguoMUoG8pGprVoOkzbW2OJIsgo8up3sYdJ5epuwccVz
S/vutW8XbMOLzR0BqVG0T7uTF+ZR3hu0Df9yOldRXqkNixkl++wxji+UUhWqQ2ITgxicf+XqySB9
R3BUt2vMnAgtGoCZeQfU3nvZQT7ZToF9EulRBwaXVf3VGsWUqwg5x6CyTXFbPtvK1uLf/niJQUyZ
+wLepJ91/zKzk/lr8u+ixfrYeGE/axQm3GHwHZsbSMLtGZUI0KBqUUYFHZleK/bkPE9kOrz+u2MK
HXEvZzLY8/Y+5BjGKIXpdbAu6aMM5X5kl8igU5l5Fk621Mw1bWoctih+r17iIiSgmkmUQKaJjvkb
QDFHN1WIEH1ToXFp819hLzmafCXfGiMOPGZecbOjk9X2nkbvFdu4gyDxhs9Z75agZtBsz/mjqhcy
EVjproVYEyi2qj4ScV6BxTT9wRzxppCFOsOzc7zSi51/t6ingUrkoqBVpFKynhYejVWRz728B4fV
LgNe9Tru360ilkt/CSTb5R5BsaL41uM9XTNNgZgP2s3ENgRvDsfhh1SRc5zneWzfx5XlGJgD1WOG
hpqxayOgdBbd5B6+coQep2eRCHCCCzXJ+/QJJuIg7nvXJ5xvKaqir0wECi1tyeqOdDFlBNHYyDpQ
/6XsV27fo+5D8uX7WS6/U4W8qx5WDErP3joEciZYkVLj9fsr3otleXk5yVAFP4wL2JFsYG70ipsC
1Pzoz45dKybInMVqDRKXBPCVhC2vu2EBYWwtB/xpZaCMAv2OJ6f02QgiJHdFku8AhKaHPIkRcsfA
VSsfauzFetcIKas/EEdB/Yp88fVoOhft2mhldXakMv4rc8XK1deTkC5hNxBGU+nQGR81ACgN9enL
/vMlxP5LTPccl1z14D4AONy+SUfAJloXv8BiExozd+u4/gLyNG/tppvySAQSh3ePSk3lrQB/EyUI
X5k162H5HD/A/lqbS61OerP2SYNANoHEFBh0kBoDTf/+WMo6RBIAb4HS/1Fh2IGkXEDiBnHkT4U3
U/36KHOa4W0RQSScmcBPk+homjSzPeSMqqzjaRiyr45DsSBXyzuQnmvH812zPNBQD5yIkq7wWWet
r9XwjyVTZFJpcD9zR0IEcX2qQ7teMaXYBJqizlWN04JmeGFvbywFGxgh6FmkieJl2Y4NEwrJT1SW
AazL75FpqoYVlg/HSBSiuO/+5pQ8pw3q2q92Opi1PbxlSnBnzYMn0HcLhH+E2aiiQTd9wjstK8Gq
/I4ntKNa3d3t8b+MOQjdqOOkg3Yhnk6bnX7Z3gcHr2uhyeVBKbUeQYSuPu+dqEBTE+SMWfHlXprX
44Nsdh5sniqk2nJDIi3jq44mzSiw15sNoNFaldDgt7Hn6qCks62GrA34X2MPR5ROhU1ikvrlOyJ/
/mDtb/ZJ7Ot/RqBTbKz2TLlyaT+4ksZN5P97k4SirPoo52Ua7ePQ4ZnENuXRPDMKPY5EtoYAYrjN
3joM616QNjmck1qDUyLrfXQTAulcEW8vzd1jafFGYlE8kwsAtFnWXsgpAnj1wJuNKoky9pM8QVvt
u4UVA8X8MXYGwOElDE6BENcWL+Vk42aTED3ROQ30BHfLA9POqRxWNR5ya4o32MRMHnMrdbr/Uk3A
L4/ATGce+nBHfXtEEwCkLGeN2drJBnASJOvA3w+KEiVFnHnWYUeD00FKbffiK/GFcy7A1VlA3/Ay
VNqWnZFBCEUEKYOJ5H0BVg9b9uL8BeSTTNathEXE3YVmCIzXtZ0YeqwqmvUouyob6YRJVspwwrAX
jC8O53InC9nrCUDHOaElvB4cUueTi5QIYKZCAG23CEXXkAFqBUJmdMgK6VOInY/+WuYG1rmgJ3dl
X0fHEGQk/kHv+cXNUJaeWFl/OMISbsh9rewQhzE2pK+eWBCgbp9EC2kGVJ61MP32rexqTgdPkeut
hzAzgqvW+Yeov6/jFavvh8ZL6jqeOrNZqWa+DnmHKmwwIrj2Fy1NhS90+clt6MYj8Gfvb0gNtM+T
6jazDep6i3t+AePd82QlH+bOhrnpc/FzoRMG/pCnIUt+dRkEcaZ06MhhJtgm+SCEnjEqCsce3/xz
jicbC16TuI5/iheBPYm44n8SeLzJ6oEOUaq2NqL1RWzycwSwRynj38YcyN3R2WfOj+BopwB6hQVQ
BBxCytDTfpDtn1+MEmzyVNyYJKitVZbeQ0JTCm7YA8Y6sN7BakUmtZKR14bTCjihC408MUxOLprh
WOrRCg0SFAFf6wdRJRFOZfWvjBXXNFOMRtsP/ceO2U1lGcqv7fgucH8XQ9mVP2k/dwMhpfJoZjla
PqflwlUKk1xen7CQPvo3Cq8ToS4hFGBahL333tHgNRio/OAEpzjaQA+shfKGL0qieRlU4k5MMJyw
VF+pd6k9+RPpY4+QUv9EKhlEQwmHs5C8CwEZdl5++PhUhzRGfvey+jtFNRgzGxss36o1k+c20H0g
yEVi8vqoAyZGo6oVnvxdsmjak/gzFCdgyNJ2PYEPJi4ub5y2Ne3vvyy1dk3mrRvwc/sjJ6PBNfE6
xem12P6OmXPcvg+m0A8uvKwUIcBqCn6eXxuMxiVKX6DcG0KHykubYNdyqZMctPRnJonpX47VNf59
vYfp69Notfomo6dH6wIlyIN8O3VxRbY5fexARjpEfsxdAwgi8sKxeig6w3kuEgwPMrY8V91noDK6
2CQL4y1sXwMMk7YwZDu8ri504LCvSHRZ6lIc5ScJ5PECmCNFnDUBn2m1kr6kgbbD5HkeDQuMeCFw
ie0yquPWn/r41LGHotXKGRccTrTroHuoGDKzZTLasKvt2n95u099Idsd+/06+Q6qWnzfQpEzEpZ2
S/mBHGIRAsXi5KcHYbAQQn1NoXF+3hwon/KtQtIs5m0sHhk6uTH8Ri/mDHiK4SA/09uthzA61zcv
Ql0uvnS8rhEMKBlUIv7X5F2HN/mN3wEpQ1ns2UCdPOQ6NUGn2S6GNE5dhppdhcrCLbl5SwdGpzR1
UtijaHMJROIV9kEDWL0YITG52KDXmPwETb/sOk/Ryx/dn73jPzloRoDT6dkCtt8p68U7BxjycXQF
R3afKUiyEvOlsblaqnH4EHzPVu1UI7/5KlM8O+GQpSSxVyyfVeEHxpcLiNwH3q24A+U+TUe1BlDp
5FMlU25OhUFGJib4x8SjwPqHMfXgKJMg6wMZFHKbU/sraq7WhNxqCxSaCeze+UZbxN9QNHRoStlG
tehkQESTh/XjZzYCdVoDoyJ/F79Ucd3DFp6JkGqAsjrqg6t7RedPG9853GNToj8OMQScUJ5zjLL4
4Skh0+10qHmykIRLgqk9OOpmm2LghZz96iYD4slM5AtLVAmv4amGL0l5uxXB9W1yiIqEtWDPL0VB
cerPeCsbnrGi+4X0JCwzGfVe3eIAZgA9FNuKIV/ltsEr6U2btoDQUpqdk/R/0KYGCxKhn2s/nYnK
mrScbyRifmuI+nhC68hfvc8MTQAB8+142sTvRI5eDzCKqjFjK93oYTw8atbdZNTsm2IzcGKebyTH
WC1+DqDmdqvVf4UaHEKo/AldZzznU5qCqotiooNYyR2iLO0E4Bq95I8P1HIRy1juUIT0q8CRGeFv
TFxmNbyZiJo/NLwXn3wb69YQC/E/+G6c7HbvQitoQ4/3h4VA81/8v1JZ4kuUKhPQBJ1YzhbBmo5S
hv69plbbqIY8keYbh8mPFNS74P17qcCOZg+B6nl9mevC9BnfWvl2Uq9u+RkieiG/NQvDjAcHZH03
zw6UZZpdkXOyY3WpI3CBew1l3mmIDJlb3Y1xTkezj1cexJrjW22tR3ZDUSQgodepUYq8jkoN/HUa
Hl1JPyemLayHwsngXPt2gLKQ/sD5WjAGZGWFz1B8Gk50uvC7rBOf0v5vwgIJmBGlFv0pIbkzYe51
qkP9u9mR3UZHEM7zmtcLNKQYjnGZSRv8cLZ+5fLks2HwLdoLfztS+C1Nb5gH1zPfTPsCbEBfnt88
dZXFuRRe0MdaM6UUgMWk3Tc9RcyeZn13o0dVwHAyJ5Hn9m6RQGgCFhkGqGTJ6mQ2p8RFF0Te3DmA
ADjaa4cEpfpiYc9LibUS9ksnZdUWdYNDExYlSJYA0ui7kTMqBYuiQnQYubbAPU1aJY/EjXUSy/uV
yQCzkes22IYc1OhD6sgzhG1WUyxbEPYhyEO7xfwgxSWgOzV9VfeI0NhIDM7fIN0bJqmUE2t5qbtt
8fj730GH7UIf0Q/pL5qaHagAcd9ynX+njI+kQ0tt5VXRY6ziL6mCiWCJpJgkU3HmjHN+KQQT7nqs
Ubu7NdgeCYs5PvvfZZjogcp04nRKJF7oqv0+eKqANQnXYpqD/LTLfI2BQcX6doyhyYJnAh72lXvl
kS3dr08RhNSRlufYjdcpM6g+xzISEgwyywOZnCnDR2r2fMMQQNP/B3aAjIgGhEHUcZ3tke8R/jIx
2HRkbxisZtB1RW649h+3oFpVu5DfkKghlh8yZhkCZnGOoWVi7qZksbeT+jvlarqJsiSwW7iVFjTg
9caMLkWLzypVuf+bdcEVPY/k+7RJfJ6h5qSUHDZNey8dweNeOEg5J4hj7FLDFzqU3RcvIufxGqFo
NjciHY6FMZE9nbF8RlRcr6cG5c0uDvfPBG7OlA13bbZKDd/on/NMJlrHrvbxYXbYCXJRZ4hMdkfg
NhL3hmiPaTSq/cNgD1Y9ObojQ44dTI/idymn2BO0kBPugrfRygr9pyZofRK6S0TAlHCqEqfE9Omv
oYCMF69Wd+iSpphefjR5wGwuTIGxNcjHc/lNgbDuOyEfcJ/gLlGGiN/sTsEVhkXuw1n/00Tzokkv
hqNLn4LfDSE7ljPWly1BsQqTDltdD8goyzWKepv7+z/FlBNEAxz0DO759zF+08uD8UC08B7gR9Ux
ab6/OrvLu7e7Vz61Prdh/1yVufH1ikBrjnuEek6aKr+blLBROYciUfr2lo8oPzKgL3Zl73yJXjg1
Fu2zyZky98KVn1FEuKMYCFV6N+EQEQqdYyKE2u/LMf+ARPq+A7fTyR8FQRxZISuNZLT/4xnQ6li/
EKwqheVDrQf/WTJoqpu7jyr7IVB7CsMI0GobXwGnIZ7OYLecnmUvSvwTjULPC9Z58RA3P1aCy0km
FkKtysI1Q1aaucfeiLDwoHtVv8HoPyiXYw5K/Ecjlw1/mmwTnbt5NID72xO0rQXFoNEO8lYAfqB6
YzjtB93XjobGnOSdtw8j/e6DNf/pPfRsnef+Aczx7QGr9KBinE2bjhDOvadPSIfMqbGPz6f5h/a/
0pFYHuU6IsEi574Bk0IlMzyVLANHOrWANeAC0E10AXDf7ClQu4Q4kGYMoYOAbvZHtTdS/nZAoSe3
1uMkhzo8SCRiQh/oOmd81Z2yIVA7K7m/J5RkCQYTPDJD1exYXKh4MpniCrSqvS9fbOAKFLqE1FWO
TJzGbpwFZtFmqHbGfcVhwjyvg51r1EYDE697075YUJwA4zUKORWlLpvCMrWjl15R8J5VfZwKzWoy
UFa7rQeMhH8MuyymCOQL1Dnp7cRVcgucqM8LkxpUGhC80NKvWIBUN4/Fafob62+nfkAyDcfcDxGN
gAjLIKYcwDWe0xaOIiEdSK2LEglh16nB0OQXpP6UwHPBrJNBoVkyj9mtcM3+xu/hiMD5Z0vH+VfT
5584UNAyaNe5KEvD5JVmWxqY3R/msbWYEX2fGemB+THqn9e3q5u4qppw/J+N61CoknY4wLhMqTpk
bHA1I+2ziBVTu4ZRk/O5L++Rv0VWiLHVAssdGAo2A6Vihg/nx5o7x+d2blr3ZW4oMOtYDz/K+FpV
RH4VceQ6W1Jlq4c/A3vooOJnSb5/w91hm3Po0/seNMzV5IcA+6vWrx38w5va0CNlYptRtKhlE7YC
JYGvrgOtH/xdztzOo1It/JlXe4YooyVHFv7M8/l2AZtIwN/AgxWuwdLEHgcyZ6kaMmhwzIRap9V2
5wqN5PuiuN0DE5CY6gdX6h9W3Np9djoqKwPL0TUof620VvtA/ZDz6/FEz0WZI7LILE8TYRifn3Cd
I2GGFv1a/ggZW8tlfkAMMvZ2H8L8/SZb6IAsS8L7QxK0PMc2t/HHTFNEB3sY7hN+nDe9DMOO0f3n
2iyGf3dgiOk+HZ66cCGeYXms/xqd0x5f26cXNB65KXYF6oZ/IKLcdOSri8d0MlhnbWPI2e1uWv5g
Xd/cOu+qkmY97wILli/iA7BtNoFbGgLzM+ky4CGJ/Xl05APZMPUShTI+gTlfIaSg9QBdbpla0Kjl
Sm7TE5LIG+uZOEg4RWaU6fHJNi7K89luGFXm6/Yd2bazDV9SFc5UVfco0BHq+jNhBu3BkVCnQQO3
Ew8oUXlW01R/qB+Rl+Y9ea7lDyVEiRKsBjsjgGHnD0kBkLNR9ymRoOHo9fHM6njrx76UuRXRJYBb
48D1812YYn1d7Nt0evly4WNfzPFyop3bSH2BfiGqoHwkPpL3CIVUrTkRJNMLEmfjnLbtbAvYXv7M
zTXIZKqTN574zvfrzv/pfcUGB5flNLZEHZj8jIaAV4iWBoGcKMwv+Wsl7MIdhp0Kh5rPtJIYZb6e
1N4zVUdV2p6/ax2IUeor8JtJUSZViHg4OECcbPeomewNWcoL+qv7+yGZfHjwCLXVeENjYTi0qnKV
7h/tMLzdAF6scqVofUSyyjanoEp+UQKdAr17VdPBHpXcog7MaBBpTU7+DTLRfXHpcOB8VLkj3gUa
sH3V9R3Xj+F3+qeAsBl+IpTiwLKY0OH+dOcop4Srd0Y2X9kSlmF0uyDc3m/HhUaXoDcNLUYANpQx
D7/UCft6boUlq5eQ7CnuUEU2mFmuzKYD+11XMFdfreUGgH9kclpHEt0+ZbOCIO7VHvk1hkrXvYtl
8E3hF63HxIO6apQm+tXNvVgPI08vRmIwvTW0zECkl0XlAiANp3Oi8KIDzdZSFvCDvdYbCuIFrZ3X
CN8gIcBmZPshtEeFpQLp/ooREs/XZhqxe8gEHtRHmo27Q4yhvdCI1g1EuQzEFpDCCe+Qiuy1Gixs
dTUohwSGO8hyIVhWdrynRSylAGVTuwEwi6k16T07V7t+zDxGFCPUj3AyxpHuPHpbVNPZQdx4+jSt
V1bIttZhUKRr6i2QMf74u5TOdsL0o2r2TyZ5RW418xybNwG/8LzlX1H8kZ8cQx869p1SE7cKQFy7
G7tCmkLEOVHA4gJIg9U6/d8iCxaxujWMmaAu4pfstx2B/0u94tYsyPVWuMgopBh2juKtL75erbLO
JJCl/XRV7r/pfvYSqTWpXv//jPcVYZezQTnWfRQ6amgnDRrc+DpOhWaHOkUtF9xcTQC4E6PNPpGM
55t5UTvFJm4mc8vomX/u0yOrA18SLpm4h0/DtrLUNspLzXU8mDnSO49kk9P+RCn0VHB++t/xHGz/
/Fl55izeE5TqRUC01r7I++vR1J8EoY1HcTkp6fZAKg1nMxJ7V3QAys+hUQ9JYjo6NsZTMHhSzhKk
vwS9v0kc1E4Zud/mFJXHk8YO4WpG5PZC76g9m7t8nBblRHlYWAY9PyRWb9itJV1IukXmWA1ASBVc
KdiCUu3U0FPMU3+aCoMskNXlUs052o+cYkGxU3yyPdzKIAFgisLw87NqTyMIAjcSyA8OnUvsxUpQ
TunNqVBxbJsQIL0taDiSHNcFZDBX/o/AzSwpR8eMrY3bv0AkxoNwSvJdNZ92HtEIKH/cRz+vyfWJ
JfS04jqgD8SaPLW0L1vfXfAcaKVqywXupbbiEvSm2e6x3TgrliveKSAjK2fsaU3Sxw9k/LUuiJGm
AJqDLIOkrOiO1AFQMhLr0dnr8Xme8pMiwtZc7SDTqvjzw98/Yy3MlNhSEilkawOd+Eg4wvZBDOND
Q0TE9c2L/+S8ZBTjgXqFu2tU2WlZ6JI4jxp066sNwmw+Y8gJgsRt9emxOY7AyGyG/hNReHaayR5c
tPh5oJJKurRlx1RvcB/iMnr/nqCdDyRD6qfodDXETaIFjYrkVH+fSHw6un30hbrenOcpuaZxN3oC
6plahxrsiSdiPqjJmHB9RqNUtRqqZCFL67k2rMhJP6qPX2/SvYb2sENOVFqvmu0GgNE3m2gvSFce
f+IYR2xRLRICDs60BG9lDi63uo1S/g0gMiM+lLMQRO809EPoTqJAxJywLXF9PLH7sxwcHjMVFNG8
zCLrmG/1vGPOcXx0vJO+LIJEKvxSRh3SwyOTmXze957qyTuld96aMB+qBVQw7TYPRXY0BDhX0bQS
3K9LvXvcYEH/M7rBsGQ4ahM5diNjkalie0ZhZRXLxtLCljo5CW/aXSDIaKQEn1+ATo3ZBXZga0Ni
nI29tySI0tY1eS7MZKaNt3C7aBtpnL6ouJc7Rxc+xFuNxrDvz23HUJP+2djwWdO/O9NPOLgX+usT
imrcqY2JR72xfUtl8kZveyfuTejMsFx17f7z+v3x3cmx6CsW0+5VqXIs9fVHgq0VfbRkti7d5dbj
hzmvOVxjNaVGYQgZO0g611ANko5zpT0LoL/or38xfLe5NiKUO4wW/2tMOOPckUeLaBOuNh8ZHBzK
kS27G2LQqOPpVyFJjk8mtlnnMAow8KXGxCPSA530no5ZHHAgckT348Xrw7ppx3Jm8ZVgoAlF2czj
Hes0fgkbuy8uh5m8G2h20/ncwK1yHX4c8v9LdR69Zm+E3uZe5gWOP5B2wZK6qFrEFUfpGyr+rnGm
p5Wd8RUtm3z99BL9y7b4wN7EHOs0LVLzV0rDdWIGFYEmov5eYikBys6GYmtWfV8loPa9Co2ixoUR
/M921enF2IuV3amaUL/qIRCS5grkmcyILY3Zb2z/z6W0dmii1l8i6P4F6TvZO6piHi43pAkYbr8w
RDokDlzLpNYPVbXA1yWTgPYiMlRFknlv/jwq957c7FxhQQSYaR9uTdshkWHQos6Gh50Ko/OuYbbE
eNVzcm3yPSkZjqbvcOJHji0V5a1do4foK8WKI6ep33ZJbXuIUnv80Aj60I0buKLfoJ7RM4ILp1rv
2yksJZYCWeNwNOBEk1H7KfioLBqJuEbSpTrScQbwJloRzFM3+0wCEPEG1LYsRZ8O8cAp1dfXScZh
pVqG6ZRJdyeQ7ZuIacBvS/ej5Q+urLoj5umGCmvkv3+tlqbhj7iarpV3ywYmv+ISEgX4TwmkPuUR
c4M9u3UwdSeEk4l0d5n1HJJ8ec0YbGcimFf/kmj+aE8p3B5yaSXSGeYpo0qJvjWf1jJFMnfc4ere
5hgQC1pq7JkxdqQ/V6mi8WjsIcmqmRQDDPHYqtiqNzT6x2U17RKvSETwgCOwdRbL4m7hmJ2lxwvO
tdUzPe8/JhCEYq8wQjgXSrIAPIDkdgjeD1afNyTvODZ3DU+myiVC0FluQivOYCav2swc3QhkH79U
7BfMl75SdPIQ5Bms7aYtTw+uDfAFq02bb4vdjbDcsjQTpTV22zSUPwgGSnW1kpQf3J6fwJChkLo0
s9ceFpetcGqc1ohUa8oL6eq1Q3Ri7TL3tcdMKDeefrERJZzHlfqV4I/Tnq2PNS5VhxWftFYXDZ4M
dDKo073xyOgBNPbGrYTeVPgL8jzIffX79G2oJl+HzGHSnvkwsMb3/QsTHc17s+iY7CElaRCXoowR
EcIKHezpXpCQw2SxLNWh7kMKEL5rKFAuA5CR+rqb8tHaEKf/Eri/o7A3JX59Mnb2Zo+NqGnZkgB7
TSsiKtBJWQjL0R0ub8qlVZKk3vMnK0wx4v8PvL7rw5yZqMavXsG+IxnkWyzRfpkH1dVINnBzSALd
fQfSiGnB0py+wX/iCRL7OLGcwMQwmU0yg3c0veoTvgdgs64UlQiRmGfLAkF0/URiKkgxhn6S+ePo
KYQYVAGqVT8ux01sd6H+semS6gO5C3lQe3Y8zjqmaG71yztsbOeiJOAEaTaEWxYqWc/reG4sxK21
5ZuwRKAe3cPgDejZE3EQUuUpUiR2Pm6D3oEeGCmjAjPLJLfLU6JRQVimlDZ27gaxbLy5udGqJ9an
9bW9FRLOWZ9D6NofH2kiwhM/Mf1JzUQE7WGj4UBgI52t7CXdOBbYBkTBEDy6N9J1e7wUqcASOnaq
4sKXKjYZPNkH9QpZb5w5vX28J/Lvjr1lI3gwSWqo1SwuSTYhWYLYdKYcadOxEj96X+5JF1bKkGuo
JZBr4ns/ju+qm8V8o2M5NGptZoFNNdnfJgdC+H/PJ551Q19gX/oeWtvb+gvS/zmc2/8P+P8ycYB2
YtfTcmB51kTUP0Ay/8lJoWZg4CHhBboLWHldCgZk0K168R6Or3Uf7grHLiJm0xO57HRj6w/vOI5f
CGNIDW5OOvjM3FMPOR/9xqnnxrtgtOB48nmziNl8WbL+J0ZZ+AktK3sarvj8h/mCmn/h78kONK9W
zzkDke8TehEhEwR/no5wE/Yl4DQObw2ALb/ajX8PDwypdiWznO2DpplfYm9GCtTM+OsihZjajkN1
J429Ims10j21Prn+CvuaDiSrYE4lmy+4BJYE9lVbuZDjvOzttdO3hGgrDw5Y9HYJuSJ3tYVnXkbH
6FPrYbGVd+U9VmjA3lBcPeZQFYldFwfrrR2ZcQt3NdvyaTh8PgL8WVhQqI5/PcHONKC+8FIEJ5VR
oBuqqZVnFP8YhMj4Zf5SW7mTeNl+JoIdmkAsmgks74C0xwEYH62Twx5BwdP+pddBpdLIjB6STSVp
TolMDhsnQPjfM9RfChFzyzHbQF8O/8r55C/fd5KCqvLuyTaAMGpQJwDFacQE+HVCJRoNWpdchk8Y
pf7joXVKIEHqLS6tWPagVhS9KAe/FQujY5+sEYjixzfkVQt75E+H52tS3ZFGRGZRq08PUWaxgmRX
siZvzH7MnNOzEBQy2waMU0BEHdt/pH3hW+12jpms5+avFqVmfOY6rBY7ImwojvQU4AA2NGQbqpao
GSyrdTKjDuMDhQkr1eMjK/ps32hwyEIbbbhWmVMJ74NukaAYrhIDjr/k9Pf4KvlPBcyXl3z9IzxO
MX90b73uQBNLxoIyDoogAwMUArK2jZzpUBszQAXAu6TWtot1VbLej2xoxH5F4WSRlPY8ZoRhFOAR
APLIKuJi4XWb4FjDDH1GWdy/zMVgZbLdnMWR17N7zDp0IgxGC9RTA1Mz46oCdwEWyTCVAcqs1mQ+
pMdYDtCg/BxRB+N/w1E0mIP9/6wmN8oSZ7sXpHd4neEO+Z3JBiCy0DVekdG9imhTAiP+3abt3B3V
Ohf9ItdNcQwOP/SFghbeZkbYDp9kaIHvpJT0P0A10MNF9/gr+5TQg4m9Fnwd6hoVO/721oPLUf6q
i5F4Osi6GUynXRC5eZcosCct5A6iLTzgyiHiMgdm8vFbkxiII8Nqss8QvvoZ8owEyF07YWO/vJfU
9/07ocsi8fPiVB9qDvg85XF81eKok+RmcSD/ZbnTaK7ffvr0FS6LrfavLh4F+0tOyIfNN/tYiq5D
spziaM7JA2775vQ5MdOGZ6ZDvhBONnr7KTBRs724iwmE7+7W9eYpgd1Mt9ynvzdRVNGuccLnAJsc
hZfOFYjnTvGIIsUkaRiUvY7Z10hXTLDpctCGh82b9r/Q+MCY3EbOBh9VFuG/fCbccv5jtAeUzuKm
zhxztU892sb9Bfji4/lfowM/3XJFH2Mi9mPsh3SEmNHKAY1tWwLJ+W7XtgjTOX6ko2fTH/uo/5Rk
QvIAl1+/FSkdPhYeB3/BuI9TbH703uHulvBtPuxBUJ+FRtZtTP4DrUOkk6MT+2FO/UpPeUF06232
n85PD0zuAh+lcqgHheDaQq+iLmCzGnMABN+UkR95PcclmufHkiXWlbTv2lMXKSEx8H2pGOaeK97z
rlME8PRqFIMc5EF+u1k38XBxzGLof5Nu1/c+UQn+RS5BV1X0G8ID5ysT/0FY0QIcUw+Rmdpc1IRl
c4iSHgDXruC4rb3xvxN0ndIE9hN++YVQkZHfpVReRRppEHoIRGp1SEN3Zeb8s+AX7PKKhRENMu29
w/dSbgHZ8jcLtA7RlcD4wMZsMSYspP6P91juq9N4cyca4dK24kHC8BGFZL3RgJzMqyubKj1NbSpt
YeDPmqyiqCJxT2V4gyr//MP+B99DLYOePgLMUsGRj7XUtU2yGACuHZn+Exh2W770M9ERVkB+FxBf
ufwU73o12yBCThDHf+jQD1wUHPuHB5w3Q5zR9d4Oh4UBFzd38NTRVA0CukX4TLYpN/liohphZfR1
j49P4S2BTwsn/OlxIj3zFmtEAYbqCwxsVnzRwmOANwBbEP+V8kyXKMCH6hqQK7TP7QBvrvp6jqpi
Zj+vdUU9RthvT1j1ggE4fMFpQNFRZea+QvQxl0TrfEe4rZjHZpklaK8tVeX9FzDIHATdcqBjqez7
gYlzHaPYq5uZKAiiUG+/bjOo++y9kCrPIIKWmWYCexws1JVQ8NuZLZmCnanVCUG4abTG8Kgoi8BY
FYoFQdrAUuV0CRqiI7uhIB4w6zMNysuN7PD7T5HJ2gi0Gq46ExBYRn9qrqFBm4/muLiXvjUBGhGB
n5BGW8ktxMV6+5dx6BF2uBlnnszKXvfNT4u09NxgKyuppcbqb8cWl+jBKSgAEKPgnmZ8iqmSZR2k
vdrHavR6iOZ79FYxv0uyPYlHvw+o6kpl8DNjS0cqmd5DspkqJ0uTw4Byesm32JyzB6//miqJnAEd
bsmIbAgbHo3hQgP0fC8viCuluKaHFvFwaXreEhfVHku9B19qc1NqMc9+A62ZSHpwBAMwFci+Q25L
yQDU/DEIGJoam/H7Mf+z3Pr266bxHq7m2TIAE8JUBN9AaAbVuMsVkWRMwK81yFhFc+axGUAljbxA
D/SuPk3Qr3hhprOb/ohn2XRWeDGeuPX5IXT3o9kQUcTSeJuV2RsHo+Xv/XV2jtFMvl4s2W0o+L8e
hTe8Imcvi3hodHxoLpM4X6mwUU5PDy347kpJRAK8nsDfCTz8dyoOWB6DErNkq9wuXfEIp6XeoCAX
V9o+JOXrAAQI7VeyK+7FF2K82g8o4woxB2aCV8ZA2HZP3kuMhvh/Su829M+QgwsUe66KiSQC9HwQ
EsDtWjWy/HyqHiD68S4Akajok9I1q8q6dsPabBT4nPvgxy7lhYfz7JVAf4GvyBbgWHXkRwafaRlC
+qUf/qeUTCB6JDv+UblRd/n3bqOp2Q7KwaiAz8+gNniZXDocBntEf6CW2zC3ccjVHPw0RpTUA4Ri
PCo3TrApcLkdo+FTG4BKAVa5c6+DtRn0BS3Nm7eTmoZfQ9WSEv36hwqELBRNMBTGsV6DC8valq0k
YErXJrvTomoShLMa1YhUPEf45g0KbS0tcZqtMlCEZb2Z52uJHAD7hZw4FQ2HNaL8XsPWwNYnnl83
1p/NKstsrOo5CtzVUWmCYWS1CWauL9fmXW5Mkiulze1MqWl7A0Kxf3qlwPLeJutHyvkbg0IwnQ6U
6fRLDjHM6pTaxK/ZCYLV/O5LHdaV36VxQ/PImId8b/t+P7ezHcdyBktd+hS86kpjntUxrB1z0mIt
Om3wZR+Fca3ehEmuw1LQxTcqsMsntWseZOlxz/lHaxKhto/uQ+Wh6/g2vW+zAZjUGu/DHMKQBk/d
d7Sgsgef7ihIq+SjnZvNXMSgUDG+HC13k/XPYCSkZFjnosi3tPy7Skv9JZJSC2ngxDYdvYDhK/PL
h2/YG3pNs1HOwuKcNckZZeIbM/vtRraVhLxhC48ZLW8IIPF4tLSBKx/zHmh5Sir2WYxEaJpbt1JW
XDXwAjRApatTepN73JICV7p12iJzXKNBFho7KWyXxzfQ1LkLkUmrzJUx+WgMhZuuYCDPDIHZPLRr
o8OENctmeG8KXmvglQ55fckxNQw/A/U5HMgcIel/Lz+6sfqI7JFJfxItqksZTXiUOSUIb9EANaIh
A4OfnjrCNai1C9rsjXljcJ3ZE9h2ocRlJSeRzJs6C2WF5ITng+F2wW2H+bNYbYIzvLw1NGwEblMG
v/Tgb1t34CF9AgEv6w5Z4vaBjtZli3RXLUWf+fNU2otSjtYb0EN8haW7Glh39g9Ypl+AL5KgifKk
Z7lbMLX1xf0eqkAk7udy6akJ5gxYC52Ycpx7K3ueuABv9bzMxYNueAF0hoEjAPEWXde0bGvS9ZUV
8KPZegT+qZSu1nD79DUhWvnASaWoF5qk0vD23BRWtWBSba21EjVS9pSu7+w+s+cROZxaogr4fxT7
BM4pXkVMkGPLBFwBciK/2ag2p5njhiuZqGiZCyQUrgoB1ogv249oRJQmPj8VfoMfgzITP6xpH3Px
coby9rGlD84nISFgNe45I8+0NXaw8UacMCWrFBswd+du5w+9THVxA7z+sfz7icNz3vMyWfSEqd+4
aXxB/xmHOX8f7T/aZKrMGIr0yCPaEkPCZWlEuZjAa2fsUNiABflfY1PfgvEWa3cK7BiolX5/6/P1
IH+NNUoymMHx01n0KGCI8yI2CV6E/9A35UmX88yhLpDeS1RZooPd+xeu5oB7+u+AqAOIVZrbboRs
cS41rsBHGItKxTWBiEKE56XQLB+fVKsVazv9DBWJUuOOLZUg2ZBB7hTqFrcDks2t842/aq3/ReXK
Mv25nmk667Cp0uWat/cv/zzOcQBCLc9+K4qlkcwAtfkgRSjRnYY+yn5ehgp33JnpqtKMoP0ckIJa
V6TyoDeLt49qbLZ6nRF4klRtAjQuxOGWM8b3DpZhmdRQdClJhlmI8RDkAAeQw60Rz2xdPD3yiBjZ
2bd/fCew+bk9mO893ZakUpuWvtWEXVtd28ak1TY8AQ0cRKmMTkHiWlC4i7Zhh6sLhwpqf/Xbv7NP
F2fmGnYgfJHOyNY54zXgnroqSZQtMH+33dpUyPJcFLfH9TxhyDeuFSimWr7t2rnAzFZsreTaKE1c
+08oiGnYKMQCBn60ndijOjio0lL50CRVSWdYcuJ++I1i7AsFD7av7k7rGaEK6810Y/pxWGqJmyOB
83SvsAuwotAiL+edw26OsFOKXslt4iL4tL00AWzqLmaghd2Hd4OSyCu93XrH7yMGvjXuix/oebA3
L73MQs9SJhNYzfL2OLVu5NdLvp3TKgICueMg9iYsyYSEfIRtT6BbVkZyY2vBBkg97eaEibpMI4hE
kfzoV2GEKzWG/ePoWhX6NK0jVxPlDsHHkQ/UgRVPWbi0V2blWk/5pjQxJjYeae3ii6brIzhgtDBd
sSw4bUxF0dm5KITc+P848dzq4YaSnUd8bc/f9VYHYTI6BP2nX50GA0j/hpnoW3OIefwPeR0sp9FR
0aGK8bFeWJuThrEDV6h++DbVewovQ7huuNrULHmyVa5/QCRbqntGIVRI7epygiAsiK0FuymbrR1b
0I8sBoz0t0Qz6ybD8YxZqrvJMPJiTULlZh10FcllkoCIB1XmIm24/benBFdCpqbi5esobQ0BlmGn
2i3TUpkFre7AwoUgvot0pbra8ZwNpwD8tICXAkN4ByClRe4ypoDWn4yQemKMpbcORWktsrR4ecJG
25L6M72M41QtGvLfXUV5GuWHXMU7CpYj/OfL6OFnJbZTH+e25DwzJe8h4kR+WQSBceyH7u+j1LzU
ME/5xrcmGVuPVEk15qrNtZWqxEAGvQ3xH0fcdD5BiAPofdyKYXmE56dDUT0lI5GDTC5sihnxtJAx
PRQK7ExBdqWSOSVAN5TW/e8XOMkHtCCwPopHTqCmYtgtIh6Y5KAWJ9pZaJbr6tPCzkmHr3/Bjqxv
Q7O+yKWtqNlLTrhHSqfn3JUzmHucMWRDrCQIaECx4Om3PXvX/s8ofyzn9S2CVlTT1bQTD4+CSQVw
iMrFaF8U9/nrtVoNa1H0aziFQYlsVIzvyvTLKqaq7+h6MB3fLXw7jTFNb08YzrmaxIb2mq2zsI2W
e4I7IjmCKWrhiobFKk0uv9TJgPjWafWWxR1U3LnubeEZ1dn4Ob4HR/MWe/n7twLyNLPv5ls8KnaQ
BUAL5obr9kP76ZCvsMpQhnaw0/mLchb+XMylOjUipEcbbqMAgJBwwz828+Sg33Bm9qgRsvq9uMnR
lS6VxL38bhtN7iYdvRz4IdKDKzvMuQyo2i3MErtB4u7KL7VfNvhNKh2wjytOAbxBznL/UdFzvXXL
ZtaRmp5cuW4HWIDLftPW+9Dzb1fnPpb47fUgqW3kycs2XxhKZyCR3cbQquY1DAAaaVQovrboyCGh
Nsg2rTaBsIyRBzgGHz8dsdCQfCfZJ6JawAhPrkYN4EyBLKv8i4/VHHrXLHdHr7lGo+uCJCb9T4Lr
lkXouGcjv/AI/Fu/tMhglDzaf6gZMP/+Hhg4vEoiGRaC3P0gwtB/Wa3V/K30v58gIaIdQ+y1TcHE
Gjw1f4H/QrnS7oWZqxPUjZGKuvGCQRgWuAziMQDazPm6/xy8/1UfHPtWNSuL2DVUvJaoNAZqvVJ9
19QclgIgOS6Qn019121D/goQ9UJRF47wzaHSIIyyW0vNdRQcRvXvFnzeAiJCdg4JqKTzLOH46r+6
sS28U2I0O/iJY4jRcI57/kdsUX+MH4F98QaPLt89hptyCeRtNgZfe3m43jytqahBKrrrbTH0nVjK
Ot64w3LHH5pcznoeTM0/CfGmU9nx4WZOToc/ox04hWrHNTyqK2hseG1SUvPvsD2bOjp/DjjVPCxH
3bDo6NCAhA0YVf1bDm0dt6gtbIvQZCBjJ4wyV518DjIGyEkqwaoEWpDv5tgTY/tci/1AqqaqoJ5y
GP+Nw94I3YpzBpejF8HpOvelLc/qxL7r0AyZsJVepGzAapBz2dJqJ1rDQ9IoEyJC43UNeWNfLlgZ
1fFa6aoaYFAtXFXxt2LMsdMiGwGT1W7NqjFYX5SCnKDBuSxJvU7SaMbNQBRzQPf2O9QtpaUkhtcR
4fAMsHOa7EeTPdKYSu6Ta1iUOZPmfLhHPvpjKg9W1yL0ETnn0pJRVqoLVzfHzHiQkn65AGY8Rfao
cIz6VsdyvHGSHrmIFuGLtcXu9443y5WtfMBvUpEDYUmyBU9AdD3UKshyYbOkB6Ot9O5MA5i+nr0B
B8vR3Lp6KQvsfTm7rSbqDAvjDfJb6PKV6dmjjoJR8kmc6bmbUNeKRvFvg1Ig1WbEO5e8Xr7VXu+U
yM3dBI5aIeZOJ5Uqv9gNMmtbc10nE2cKi32HNWoJOjt7eMRrO87dWgKMzBHZ9uYVwkiwtPSDEX0a
MD5/sqjynNr7J8QYaVlmRPBkWzRMIS70rVCaIz+YIH4bBTyu1bQo0DoCJbHlSLPVXbBwVM5gfrks
WZb/F19kM9PccK7BJS+kjtcKtjyx4YwgiRe1+z85B64TW72PqLCVARG+4pn7c6s796OMyQuH+lSH
45z/BveRlSOJSdU1AwUlZL9J1bAlWKhNE3Fxspg2shXIpvnFMfHQy5bzw/DRXVH0QAOdFq+AuUd7
wno6pI5WErlCbr+S2CQ9pAAqnwtW62ajpU9mb3IZbe2/S7TmRHbvJYqIKWAzWv1DdFuRcuVSikw3
DiopTJO+zF1FoEZnqEsO36l+YvOsCmvIlfqfjwjow2jdImFZ1+L1JOb+N9c9hZTpOfnFdRMzmA2S
2qnbKzP3km4I3P3Da3WKa1Jv0m93JV7Njfv87WVZBRRht24Q+ZvRI1DhIHS9nKlP0+aZYG2xCCMc
wD6R11qlVYuEeyxHLNz5dpzLH3jKjmlT6KCZ71cwGalJHJgGk1mhIDuRV+enCjRHZQot5Q0C/4p6
0v2+Fo+VXMt9lCWJGZOW5oKHiid6513dorpbJG60z1M+oMYXOG+FREVek1FHtCgAgoZevrh1hSiI
tXyUtZAyljQK3F3fhOu41oTkTR69F34gQa/Fshhfq/tCPcvKA8GcYqCFa4UOWE+LMrVYKwpta4dr
DZFkEPKqhISKC1q+VLfG9fbyAvuZsLK6OUWQ4mHCEwp2XxYbGjWlyAV7UnxAR2fGwRVa5rFZjSt2
Ez+PUuCtbCJJxKgDshfw/E67zUXVjPp2EgEUDL7Hbc4toZL5rFG96ThS5+fQAv+0Inakc9V037Jx
y5dTgzk7spBTjsQyd+ouJJxxuEepRijIjZHu992ncirzsmiEAZqcsmef3TPY9LHIEPa+K55XtITk
dSB7he69pcZc/DEhYW5W3hneAQWqEAZGqRq2qXwDn4KvHqlArTGYUHP9FfBSs5dHae+QobcJ20Tv
J7/LA8xZ3xQ1vcN2ePHWhn4lGT1CK3Ddp86+7vVkVDn+cNCpvFkU1D6c7LicfG7vxmyRtbnjP4OS
Mo3+65xfZoHTHXoUfyl9CnXGSabfFE9bitFVFTduOJwkqYKqR1rYF7caHXYsbxNlftgrStOLlVW1
u/fpx7ZoYO+qXIiZSeCVFPdFgOradxrTjzUAIJGMKVb9RcVhy9OzQ71qhxtVjEsKQPw9KmjUQbiS
igVU7TBpmIK0SRtwKRNWnt0hiG+RCLQz+OUUBw1jZM6LV6FYJF5ZYxUIoEXJyQkqoobeolx7/LSz
N4JZIumt1BdcFdqNAH4FKHwv4Mn7rUEoMpn1Vj+ocZG4bmoSoj79YbzHvyEt2mP9+9Ohbo2Tfw2c
gWiOtJMziAPhljGhMv2ZbpAwo7qMuIX6oPNtFaJaMLkvUMVYq+OqD/AZWEptAGXfqr8HkZAv51qY
HoMhtYULKL/9wbInyPOomuhW0F8ZT39Pqj6QW7WXOoBhRo/G28IFA3xofg4VQRCE9ZeznKKgCF/d
/sePb8tiT+lJltAzhAz69oBXqSxBLE6vA4Ax2J2AWmHKU2SNYJTQbOr5wtESpUQ8g8YdVVO55cuB
xKVP+fg3D2fMWHr+quhsZIv50B5nTcke1kDhkke3SN7lF5sJcqiy3m2tFVKmVsDw1WvYEC2JqcrT
AvMzA1fFXaXm8jK4mLYJmgGF9lMqQlZpNp1/Pqj7Vgfih6NZ3B2KHOkeRFfkFWkJGziJ2GQ/CULB
C05ZQ9O3eWOSRuiZ4mJ30Se49fzVr0R3bcElsJuFUUDksJapHzVdHJ7nMLZrzph8YhiTqFRYfIEs
YZZ/AsD/WVsPmWWz81qdZpjlY3crAKvW0dlnyrkOsuDXn/PKtlvFqk0ocssrg2Ww0Y990mSHCQx8
pHd89+zjYIJEBBPD7/jz2q4FRi7HVHin8ptg1LZj1wHKcWxPnS84TzZ4tahxgK5KDt0vfQiPf4Lv
LH5tHRH/xaquR1mLSfqlwSX3MHzWycHeFYDJ7tikCPiKK4EQiMVwsbQ3syoQNxtmcJTy1YEvZ+4V
KIjtrV5xHYU44Ih7h6lsSZO+P+cFuWa6wOTTiOpYxHjo2HiAu+X7+R09Tj9vralj1UqXP62Nuoqu
FRnd91+XMsVJltfCmny1GZJr/gSK2ItW6Y+OSUcgexp1vgiBa5YHD7/mdhTaFcq/53PVz2W+wYfr
NxL1+Z+VhjW14P3IPLhJ8UbTNEKDa85YvpYO03AOoHfEUpZ5DmRO0fbE/UfJDk8Y4xPBJeb32XRg
QDrokpStKLmeegDXaBWD9gBpMQgXJS3JDjYSO5ilwBuvZRJK+crULhBzR64ZFM7Noo3q7EY8HgXL
XfWYj9AQokMjNi+s3pcscd2ztp4cMERpMbsFVE73MrwMHCNZWzxGJ/mAqDFNesOoNMwjnT2SCbix
DJ0Dw9mxgfQfYBxa9wek/R1iezvkYUpOH3/6/o/cEvR0mWhWzybcN0nTI2pTgmLqN8jsqUO70SW7
lTnihllkTyJh1BlUF4nee3JopfiB7ULAdhqo+qu4rN6IsHwYhfFJPDPrqaxeqcAoTzqvKNo/PujQ
4DKuMaEVQW9C0g+bH6S+Mx0ybritJypqBEfcEp7mWhlR3Kboi/ZF93FMaWQ4vYpTCcwp+0mZvhLH
unHWVDDe1dkmDKllog8UZb8fB/m+kAxl2yxT7IGJEtmpxk8Ny7rw2P6VKl+LaoN2V1c4B/A737nS
yKs4K9PEiib00kOQieVMuDdBIpF+TuOa9ZJjUBIEWDVSAxAMlBxCOniuOLUM0NNv5qetC8yEi9Nl
+uRr0hrHeDF0+MilgkE/qZDuY8FAFdZyr8SS7tcrg81kmJq9ImGJJ0CnlCU/7+sDIzreB3hoBssU
qIlj0jVgKiR5qv4vIYQo2kDjndew9dd17zRVPHEgLNzTON2n3PB+/A6fgBItEMkwcevxNq4jijv8
0OPWIqT25yUL6og+GAEm6vg/pKaU0XRb0Uz95QxoffsDeda7WESuLJ7SGAX4N1Ta+2i9DStZxbes
TB/ew4LjQlgvDsWv7GIg1izt45RjcMR/dsGJAKdyvgHuo2IbvS1Oiz7BRf7PHNlbyhWksZUwgDJ1
DkpaID17HaUUpoSMdD5QvFpsqQCaQ4Yuh4e9qr0WHCfFNuXYxZHpTiFwixXAM2uW7vsqWc14iy3C
fHHcqfBBosnU/M5RDcx243G6ofWLGPhCZdVxp50EIACSUh9szYTswVfjD9T4pM2FJqdO3/GcPN/0
ESKQyTXeifxNtrxCao5kpgXfnFSI/bk9To98QmsZoXEi3V6v0HT3d5fhCN7orYakcVSIx5joZrdS
ehQd66al61eM9bjDskJ1RJ1k2eSyRhAtow4MPdqZDXA/I0URvLCcDnZ1YL1aBT2pehBOlMlEzrVP
Sdj8s3Jd9uJdzkk/tFk0K+8bE+4q1l+yI8C8QdWDPEat3CVHsbfuYyUhtuahcN/+j4C3b4W7CBtr
HGvSQiNPj2C+0bjb2VmfM3JCVhwvYvOc2GWjestspOKiQwQnIAaFKcewhK7C3rc85fsqeN+ZNxdP
ridd8STiOTMLjZ+oDQA2sYWTh42rK90UF1nJGnTHj8TqW7q2m5J6nqLNTHuQcMEhB7W4Tmxr012g
nCq+ShBCRAyrP1H5jj0qTARtllzbN8fbDSKjOCCt+gg3VYV9EXWnp3olE2nXzj8UABWi3WSpA6x7
IjtnVcYuWLQVCZY1cQmTpT0r3VPrs6EtxTX7yliVo1Fwvx0VWmbs5n5w0burv9542SFvvqKyjNp+
ZLSU8it1BJD4vOk8/iZBDtNycx9EawnNYPhHsn/sI7Z/BLWGpDQw1OBONscCbsnQFd+dZxryhFGl
eiPauBinta6KYn719dIYHIE2OMAiraLRJ3h9bhA6545kNyYwzf15Fx8EoCTA/KTuNpIg8VNEwFey
TvD/l9Ks0af3poCVTxl5oVcGQY2aAmoESzZ4sD1MrPKrqaSiQFdjrOQAnNr62Ekcrk38z1KC0Ka0
r9+EEwDd7a9KAxHVc+thbixAznlrWQocLBrCbssbMfldaVDU6X0fAKT5tQJmqO53ycWijGg5iDTf
xNuDffhJutXf4t1uCD7PJPEl7cITJnkUT0Uk3UNYgJv7nhRfYEQDR0neu2ZvP7EsFgYoKXDeYMw2
3QJQHij0rvzk9tR/VuM1IgiDFPObmRZcPIIwcbBLDEnTwwvGafy3W5Ldj8x2Cy0Ld2XN0IUlZ8AY
/+znF2eZVAYgYFhxWrai/6FcSfKq+cV9UZTqeLBYKlFKGAs92A8S0M8hLjLsaepxX5uRhNYPG0nO
ZwMgxPLOncnzR3i+CvfsZAfUvTazA9BEjzXxWJqFE6qijpom+XZDZBe/N+M8HPVMx997qPWikNLI
+4g8ttEZzRw0Rj7uswkM9pfcQ7CwbfA1bHRcxl3kdn3dywuOR0dwr+kwJSYChl2Cl9oJTtCRb2f/
F1O/nnamvopHD78Xj2zunESsc4lrLAl13/R3hsIS9i2EbVR7cPaVCin71rSFYn/bBYCs1E+WaTxi
g7WiFApMjvGEOn+rFN8FyTESZNhYJom615BlwNDIMYY6yw5LlHQcEbFng2BL/zpWNXwtrVS7llKj
MXQgSyX45UZt7BKeM4fEQM+S9LKZN0ZHU6gAKNgnpkBNL19MpP6+IglGoKBebrDHUdvVwIDQz2QI
CPKr48eMJOgGI9lWcSxZ0SCJppLUaLhVmv+vG6o9zJkALa7ZDN8HxMUHlfvxyOAxVQnCjd2RjS1X
DxokE4Xc1klTd2hq6p8uf1ZLTuQKJkCcAx9l6feO2BsrvSWnVMf1c90f4VOpRaBWL0sohmjLvcD5
JeHZjH11t47wCmHbtqO5k13utcIlMFn40zWR4d14Y4V6fiMuclMsikxfqo98Wy6QEtK4mCV6c27y
x9JT8AW5SK/kkKZUXhjlZfV3FmKTvy/tuNHxqVsTVZxgLVrYBvftOsf1ni2bAJ87IR3CaAE4cA9O
DKuJPViy2pK7m1x/UA02XSI35jJvMch4/dluv1GMYiQIn5/vz0cI5hPMr8o4hbuS/YSIhWdysnJ4
FSQuknJo4mnXz77gaSgJy/kPy+VoNZGrG4lRW+Ej7AXDkN/Ygy0+VskZQB9jCFFwrfuvyCNBVsK7
z+vyXea5mXzDsswMVilrMuBbyYJx4OaBgRB3diHHj6TPos2s/gZRw0OvvzMM1p/zMLKWcfifFuCH
eDdV7UcoIzJQkHq270EzOTZT767zkX3ns6PGY1SFuZqtYIVU8Yh/yaZuTVljx0+ngNTv84dMaT6J
MQ6ZHIwxzqo+QbiBRR4ssjs05tRMwc5eyY9SVM/srn1YjJLr3C77UB2enTmX0DFS/xwwLPrdyYIJ
cyquGoU1f7cspueg+cKJv7dxZo/Rvgk7SIuX+nIazP9anONdmDdYzHF9tJtxFj2kNZUXckvnMgIY
D3Di2WhNvvutr0RaR8B6Aks8UPxUYzOwGoUbQ+HaIgI1D1Hr1vt8u7vwaGpynFgR/G08HXkai4t5
cwvCaGBatUHDSpbK3h4NItnjenW1jF/pdTGyJkl6Wyv3JKUDQaO7M4QR5YqQ5aailHvRfjBR1IeK
ZS0+N2emgEn5mmDAP4EECPYT/ClaSKS9idUHi1vSpWXSxhIO7bOY6Hb+i8l0ZQzbadkR75roYozg
BYFdUIfcSSkYGitAhw34dQ6x9h7iCtTMnkCMEvx3+SrFoAO65CHpI3QvUOmu3qPDK4QvI1YgRW0k
C3gYJwq1mqRmUixe7ekAPRfMtPDW+N9mvLW/+kom3mVJ1dr296ynEmb/V6pTQdxAjDrhnBrL5t+V
bSJgo0eknIod0V+9n/hYSFt3uLWFmvhXyQab2jPJzZ+COxgXtBm15JgMPhuARIP/gfWpH77za/qj
TiLU6VeFk/nMpZOMyzjGJWU8HC2SAT7u3AjWfY6X7rk+ZqTXwkpWs48NxWJ8eZKbantWyD3Do2jp
bY0c3Bzuog9qRG7TcjCBM+3nQGUF9XTx7G3WG3E8qG2hS+jqb9zyF9iuOu7UC5yR7z2bLqsSAzoR
ZsjEN6yXHfuwEPUXzFy5uuKNI1MmDWJy/e32SeqYNiUyDwraAbgvQ18xQ0i8SRLpPYnyMGM4dNK0
6pg9wdSwTHF20hrCqoh4INOLDO6HDX1iQqn1tooUSx6uBRSQu7Q184htzvKq48qPzzBX0yzvNiCw
kW7rz5ESU68nHKR7vrgEaCXbjNacF/F0BNM92zndMhJ7+bmd5BCQmXhROxuTp+uEHcTiO1BGSJWI
z0g6mjFXgludrKtQpurd89SDZTl/SZfRJUgeezv2wh9JnUgNqBvKUgC8QMATFh/GAZXPmAK1C2Xx
6vPOBsG5GaO+RAATOvJcbMRWWHNbo0TOXwCzzxT5G1Snos4V8Rzp69wJr0aQg/ubUX7a1tEOGv0k
auNlQcudtv4HjB7YLTIp/ZIpY47uK62e+KSicUmCLhZZNFCIFH4nq+bVwewj3X3xLnyPbpRj2Cic
JcXRx0JYlVkWHGiznOMOUSy1E6RIuAjzlMKVtdpTcHZ4U5W8wiVngrkWP5kvljIL2Nzo5dJABzus
uZHCOz7WmEu3PKN+eQsQDg1KtnBD5csHtiVX6ACWid+m9Mho63PPPZQDs3k6HKGR9qgyYj+A2XDG
GWYCflyCI6Y+glJBgoR8m2pTtNPpXTLd6jevw/2XP9aFyeslSFmrTDeNX3gsLgVp+xMejj5JcpCS
1lm36vjOyNwst0fP3TB6ENhiSDgnGXzMoEti1WnA1Ca2Y9wlu8utDM3LhVR8LBeucOasxVAuaC9d
Ij0wO8ue4Q8rxi36bTRAK4U09OfWqKJ0hxMw4WnfOriC83Lxj5QDEUSAflhP37Ko1ubjps19DN6T
FseAfnlaYSEColfcozP1nOmvs4gmxF7blqAbU6GjvYtCAXRPRPVqzGKtMKoQSeAtVd9AmR6i57av
0EQ+U3z8hDkOTv/clxFmzw7MSYog7LlL9nhBon47q0kC3BFYDfd1nJ8k6KoqVGkSx3rwtLStLwnF
ClJPdgY75L0t9HEnfsPEYNVV2gEwcJ5zOVPM5Do6eS8w6yeMqN2AbO9Yp99n61FI+G8axIjakMyF
aWl24leno+f2zOi2wXC0hlFJ9l9g7EI3ohMDQWFETh31bVyUKnFKidcPgYvygiFnHMKooVHHrvlo
YA0JZyeLaLTsPwqOsEqyrHMLkain6VZtZUW7R3dL6jHr5gWIxk9N7T93aCuwgjma0jqFKufjCFEQ
pYWDcpUfRbuCJ4poldI3uDip+RFI5dqH4S9LTg+7aYzHXvitXCt2D9hxSjknS4b/m5sZE+yx+mU5
IPUZln2J6Cb35kOAjDtx0213NwsOEDvGVd4iDmXoRGgpBKRwQ+rClpq3+yjN3QYfHcZZoNrulkws
gD/rphLeWR6e4c/IoIET2DuSiFkqrlgMW2XPfplT+3C6M1juJF1SnSzqa02QYtYpzVddhYc94+Mk
5cI7Ld+a34By3h5i/e8Pt2Od+vOdCDXkq79H9nwATemkAuT+eJeAgeTKeZdhtO10NldY1MzSXSt1
iArzARbddmFAfCtRiGAiS21Cb/UeL/uKLSsUM0Owg3TLmoSMxcbvjj2zPK6h7yhOLn3Y1Zb63Dsz
1xS6RQ0xP4FkNgLhiDXnooHmzF93EVcw9Ub/ZBybXwZyboXTRKUgseI0oTV9c/G4oMbhq0eZg9Ku
ccRN7qwf1HkxZN3vApgiGNEiX0kpYHREh309t421ZEzKy/0kjAs2bbAm6p2lnikI7oyNvupgoNl2
FSqSnXTLna1GNknOfWSXGp0P9KuKhKzWS98HDJhmW9sQlbgZn3yDDJCPYNRB7oPJCiu2heplBvYj
9lxbnRNd7+1OsMky3SbWXQC9vhD+WsUm4ovcz8uC5HzpJlwRWVM36ggWSkqeHWPfRtm1hzV+cXOU
8fr94kswvZ/7ou07LDItHCrnm84Dg6MIy+zoNTOUAsdCShLtdE5iQU3+OhhwRcVzmGYZz3gP7z1Z
5BXXLnkLALvKnNrw0RT0sYhKa5Hm2f+cJYhLcM2A2zgsAWvkcMfL8GXQXzTBOYUhh7TMqnIEgg0E
2+zQ0dQx2kWYt4yoa0XE1gBAtP3cmiHu75JxnrbqQbYmFlgk8uRmQyVNWITIN4OmOwbqMlKsFggY
S/bz0lIvy9dRdml+pkswT5cZlqkOcSGTuvBeA++I8wQERc29gNFjAhdtZ06CvL97F8VCOxG5eKev
ALYaLya4ul8nlZhPAepMKLEAc3VOZHbln0UNyB0x4nDAz05Xmz0aofdzOxxI9xrjW8t5SUTlIR20
EIJTChGHdbHtHVjsOd+8plnMsfpQEcZH7sO/rB1guPoiLLjHRzyk9+3Ul/TVedkRvnhpAQD0wkzf
L5jMCJRralY6HSYm9obS0wcCachK479dmtiYWcxoofggPqcTqbKqrNMtbXy3GfOTjnPxkn4eOQlV
A2jXRKqC2CydEpnenmwPfMf1VxHYmuMytWGlXb/UvwLm/bHTIZz0zCPWXpzrbcGDC6GXQBurKvOl
ahkjh649RPhcSoaFTmtBJijHjYGOqgQRnRrFkA3sc0mBOaM2BG4Z/hv6rYyx9CP9HbpeajT+m5ZR
kPdyoAFJjWBuEOXZvGO9zHbBTwKky0SK1HxJt5cTQc43pVmSJeK4E0MSlm82UbeECJlm7wnqnbip
/AdzHUxypEzrBhv3ztj+w8lP7KHpmq5CFodF/ZpHJAnpEactd1SEzp2nPsog/9Xu5ImKHm3nex3d
tgts5h5g0GPV3D/PQ5HNThlZhBjVsx30/g9JN7U0LZnY78nmCwq6PhbLdWheFIrLSNMJ1+C0Agsy
BwpMFDhkiNkGnSuDIiTWfMeOxeFRmfiGuQpO8qypvlZGSLtJHEJXpDNb4e9Q3EsRqUbWOBMwzYCK
wpC2PfUgQ0dfBAe2owG4RQb2U90Rz/UgjtVmstzHAaGlAYLKuERCWkjRdzdaLmpVpuuKVzUpY1zu
e6cc6uocNQQRoTXr3KJ6Ns4RPsRubO214aZOpydjdM378xYxr1Tpk0WbBlCYXXTqD2OSWLYlY+za
Twu0BOZrli4ffx4blj/Z76UhHPVomWNeLyJIBgTrF9FN5MJm+kBXvktvGnpRtekyLZ0xT8/jOE9F
H7PhN9DR3fLnGhRtJMaONF1+BYVla+TCNb+TC2FpQurMmkmF9zNO37OQ+OB6IqbJRHQsA4xktr2s
9Gol1qubncXBPiJvkpKg2V/+5O34M9aoB/kFMXiEX+Eomn2Gfnpzkm+22WBcoITZcvaWm8aAorp9
6S1k8M+F+dBusXR/te95+MK5BjQWdb/cHEPZaJlpRnigyw7l4L3bb8LxLyvJXaDqXQQC9ybBBTUr
vUnBmdRyYJ4kXuYhd4CDGXJ2/O//6kfK19Nu7X+TumxIfJKmIkPneJ0FLJwMx+aqOOVmMMxLMLJg
/RCHO7v0lOZGB8F4Gj8BF4LCWaEvRIzaRZeFXUAtHY80I7+fq/y0nzRLW/j9GxgCA9yZ3xVFNQZ0
YIHOVQHv7RusHjjTUk/pK6VcQcfSopQr2l/9UWt3eNcnmjzoyvieCBHPznwrH8BSNDHt5ZIcnkQJ
s2dWx31AB4uiiFYDTWXnJ0Uzn1kwIfHgRXIhie39Ze7/zyLCpaIy+oVjnu17KbvPwDqXmCujj8ba
uwERHdkK/9JGNZgNJqA56y84bjpseTheYNdrcmYuwk3L/gBYv7yxKloRufj321LGDrq0GwTsLYhK
xpqRTjFIHOLPlY4tfnm7dWqRQjm70XebksmNglGiCk+N+0not7NvDCtGQIu1EcXVIXJamv4bmd6n
vTOLAsJIbDQTtdJTMbR9m9BWaIVh8sIby4sMWXfQwO09smt0pmqyoVpe9RwvqHVlZtBH1/wq7vzw
bq5+fbWi/HD4zTArguZB91iKaFBSP77maZ9vMGwMgox8NEZj5wWldbLvvL0RiQREnngJZC7bTGPZ
JOlpZcVx5ioN3E6I2FOf8GmJecr+QEvOgoSZsct31xuTl4o/vLjX4ZE0k4Wx0RSwlWRW6QOYT2sw
zsd/+D3GtjNdSOClCy0FKDq4iWYkM58fDOx6DBFaGLpEFepFvyaiutaM5JGPYus/RCLTRsIOo198
m6OcuOawKkdQCb/U3mbNCwfCJ4EwFC9zFiugbPCUj4EYjm/BWX3zW9YP+7nn5pz82BU6IZTgySGX
IY/zj6t0u+JVQkT38cXgB3miVagJfuwoCz47rn2y2X0CP8klfrFsFAdmtsWIVyPCfsEbpb0wt0aA
TPRsTGvnztvsv3hcblP37HacROhXq6d9Tyf7BhIVW38/+wE+dHoOIKhDBQdqZxEXJR8JPnrK3zD2
nM7+VVjIyBJo/rlSF2LF3H6KjXY17X3WJ1D78Q3jx+oCXtA2bMcMM/RCikzCWiN/i+1lGa3l1bEq
1RtHIDClilWSsCvpmn3e831nM8B9FYPT9nfFZ7Q24QYJi0foTBUpS8DJ8KRifv6rO0MPPreC3J/v
gSJIkKMaR6i+4Njy5W9462/n7OHvl6ZoEhUcOMBl6MB6ElpU70/v0aQnyxbeGqbspDjB9M0kVwj1
JfGlufOQcZRbnNMV1zxU2G7HZXTQHsWxQQs2IPLqS0t4L+q1uOk5hHrHQDxDJ/M9gUt8DAcGw7zh
QKVBtWEOb1EhLrxHg6ZnGifpI7hTxVq2SsaJ7aDfoask1oioUkO49vidyHSNoPfuw6c8cNSYUauO
Ap+8HAkVaTU9mF4FkrdnSUAaRU7WXEG/d2sED2UE4oSxrH5skkEWO7OVVgxOIVq3VtBLcUQEQIFo
LZbcBGiGyLtpGbg/6IFrkvmOvdkBifYoupDXcdOAVFVJNqZaqx+m1La+A9sFkaYSOtEnMOJsns+E
H4jZLLA2xMsXQ130xSaCZiVZuWR5oyoxSY0Ebjvv6fJw30bRz89TDUw2c7cECJ/HY9/RedGXtlNh
4GBf/ghh4KKzMn7ru6y5M06IfXCvD38LT0JlWpWGR/m3+ezD37Fn5Vn/pAiZxevgFn+s6HOPzaCp
LorHRersl+KdqqIPFIgnkfR/la4cgJLHFBRkjPvfh1MkycWeGykCOfreJc5Wm0ZIv6cGX8z46Tzi
WcYKsO2VSbXNJm04EUfIKjYhrjG3aOzehFrOKghU17bUwbpASezlgLyA+JNCHBqIDxnM/0HCbnwk
7wCvL37dDKv4ageS1h1PnPS/Jr3qWiusV0EPtCvXQLE6M9y3vSGI8GDr8LG22Zis5+Py85bogkyC
FJnw+tCoZXi3jEBa8mpn7FNDXouSpLgzIy+eqQMeVHzy8Ty9kY1k02xSoHkF4dFqIEV8sGs3o9XT
ACB9S5pMNA1j06b8ZIqfw+3tveu07VibVNJvCsDeClHZDqykZwyfrG82+NVhMt5TX3WqC47GlADJ
QskL2CIk2ywYurPWOlGAUSKhsD2W2lP498RHjVgEjL7FhFLKjVCgZlo1o7DvJYYp2e1BWE4Vyd02
Oa60kBikaZyhz3IkU1X8+S2HLkwga1G8DL6/ceJVEl8ifm3yQUKX2zuCoWt12RdREyfkYofyL92E
4aC48CxiSJsLqsjURwBHoqUG4CRg8OZOfuXmz3H6ThUigc3mLPvTSu5lGBBQJmqOR+3gqIgWiG8l
rCtMh1v9QLaAhn2PvOxOxhEQiwz+LQJmFnj97Wd/Flhw4MT0Tfd2CEMfYN6Jm7Y+/uRa2nS1ScxN
8P2jY0mOYRxtxUHOpFsG16MdmUcvuHdcaMEAXmOjgBxYZVmZwGHtDsaL6aX9rANH8uQhjGz/Lxik
U3uZs+ww4qpsL9t9Wuyenp0yV0gOP2XlhIwqWJMR8oKpcLBOP+FxDBVWBH0UCBlxCYX+ctQT46D9
gNLzUHCNZhnFRaeW80lKTPBPxmAy6PzKr3Kq3CvMu7oAubEvXFoUB+JErCAbcuOc7j9jKeJCHJY3
4YNgjgejef2lIXCXwm1J7J7kT6EMnMsb2URop+2vKmKuGAwB9s+dpY+piP3VCfcIauy5y8WSpH2B
OvAfofMtmpzeuxSYxhGx8zPPlsZ+HoCWfk0q6AkVEDWEigPqt75F1BuIMVuySBbDLZ6EHwzRlAmT
Qy+ZTVwJwU4FnFLmkSBFyDZgMvc5ACoBz7Qg+Y1ytpVO0EDbp0aMXpT1g56UHDKkbJoTcx+nB2Oh
eSo0krjlG7fosQlijs6thl32ibTHk9jQnC3wNZysIDq7k2Xm+qkThHZDakqHQW2Q3JDFsyQdllIM
MoKEzCK7QkiJQ+PBpXZoJMhgnRT2oMVtpFYGqygnU+WvPt57UrSjnIWapz4OLBh7iYEuw4R2Bd5k
xHg1rj+0u/yugmxrHXpUFI806D05ysjvHAAuaOjExagg0XGJMToyZekHfff6QBii3OJrUO9bPMl7
8n6/ae6wuh8p878HA7kUDOC0yH1/xXsEpznMSfmjGTHSBvfG4ryrEFZvQUddM/u3paOFVSAfsC5b
p6LSgKbfw1vUtGba1teijyG+ua0bo+MmxCb2sJcujq+fk/7Yg6GWWdeWgoz/OYUA814JAGppU8JU
xsFBIgpPwOfCqOxusfOYBMnOZNW0mqxX67etvTa4lWnORP/ny1vaAeksEZUkZYoKOfw2mKIAzdRN
3y0gkvbOt4eA5OhJBNMItJ1AITz57QXowBCAdWeOlj5EqEYPYLb/Tms+SwPY3Vr7++HEhmGWkyZh
xGYbeOLq0T9G2hKSbDrI5R8og4R7i2EkLCvLPuAV9qNM8kXzjwRCZRVbhXJ8PtxppJb/8lUtAW4K
bHQdIrSXskCTl23B6v7ve9El1Y26bGhEsdZy7jPHjcdlS7mtTtKol6zuIuNLMO2xIyg0fhDwGrOR
jWbJK8A01T7DSN+BCCPCX3VSdP/n/Tpg7RObzFwT/lfRyi1pHSt2sE2u0R11y0iajYDDvgTfgB0+
+4DpRYydyVOB+cpOShwQAscBBYyqkwutfvV6RmzaBWeTvAEqElI7gAal1X7E/6dkhtdwQpF1Y172
yo6d74Guowq1wTmucI+HKjtR0/wRd+JikWzqP4LzXpbSqgBDfKITFaKpWANn9i/1Iw6uQPmpeYb3
fUX8wytGDgtBar0AvZQ9ngJ8b6Hba3nK5mJwQOAn8HZPxZ5c0BK1qm91Uj10Wl9VZu1yAqmQN9kD
sDHC+aS6dRF3Bb/JauDIga0ziGR6P6dRTuG4XFlqLVpkXGZjxEve2wExt5iBpnpnYHn5oKWOnhaY
UZhBjatpyuMH+Lt90JI1EB18TRDQuTRlaKmwrru4E+qBlyjQmj2PenOoG4Wah92sZ8WEUXrw0fbX
G9cbpVPlyFVgp+oHWobRL1Fdud+PoAwv6W9fonV4JO1+f6t7uOqVZZL3jgyvCXL9+N+iHNNZAepy
6apbn/FDLc110XBRemzQUsB6AehQUzTWpZZ4Gx61ZCco6q5MFah4zsh1lut7KDwycsFy7goLe0eT
nUIg1wKTfVfSA5tOi6kZJToG1xWefMz8v0Dp9CweGazAkUD8NRp57Nlj5PGcgGsCF8nilA13S90P
GNNFuUSs7CC2OOJ1SbUqPzr3/kUXuEAnIWB8dd/jUOO9aPQ7fdjqXR8ICEz/N/ZlimBt0+5wcUJy
RIaFoBmLluNUS0RIWJtIJ6vgwsWDkrqvjtvDgxDP9I7LXucC6bVZyinvRhhL0zOhAE9LuoK+Tyrh
G/ZG/O1BxT5N0t8JeiPOnBJ5xZ7bcwrWh/Ng9nQ2pN7gSt3pB/06UMcHYtqCaEbSE9KFf17Uun8h
+kK64k5VdYTmJeA7OeWtOE2X+G039oEUQts5e/Foxeo4DRm/1jToN7Y7FDafwO/P1y+HbWhUe0rP
5gNqyqunk+kSS5916bidPgsii+LSWiCyD+RhO28gISPP/A8C6qiJivyfo4Qrd2TpTviyU/ZkQGXF
IyMQkxCEYYJ4Ear15tw83JcsZ1GQ2vFRG78t1LTia4Ol4r1KJAOULC28EGendHNySok3vhN43j/6
6sMq940LgF02htEOeSG02esdI18R2Y7Y3lVIjqebvJ/msSc92cHPII9VSlsx9q67EVZI3aJ/Nn6e
UDh8B41k5MaMFtwYrc/fgCjVU78GiuXDCE3Tu2EjMBVnxXG79eReP+czenP8Lq6UUQKdz4M8/4XG
uOGr+X0dRQTNehR03sQkzvxJKXpahfUSsDwXcWW4f6btA9a5fYg9H3UH5u0rqMRMSCqaKqGsZRZ/
3OLGboZN3bDLBRoRSF0OSOdLd/ubGjYGmI1gmm/r3wQFUCnowWw6NkHCa0ngQyBT9lihWaU3oD3s
0p7Xz/PFybwKI2vCsBMmL0JO7xiQo+y+25C6Bj2v80+9PPge4nLy42aE13OQ2MWk7BDkt6LjGewV
EiizoyIK8SCaV5Upbk50GKtL2G7Gytk0cDmSoGmaQZKN8dl9PW3B9TsBSzHrhWoRnQIZrJTcyrmq
NIsqy4MMBp252TyOYqgAUE1QuMewjJM2lD6bAFQzXBlR2eUs4T7Zq+/aeVnD/qOif/52Oy6+V1KI
+PJOuwPmuGDXLfJ00uWOPLTIm6df+Puq/28a7lBSRNlrIzK19kEtr59UmY41aTzc5SiNRKoyn5qT
QajF2Oqq/zn2GuB+ijnvXU6i1xuPwp+Ez0GU+IDOExbwQQjHKhjrOuxqxk9NmpNpz2Z3IhOz8htj
5vQzas1+u4/h+SSVKs1wVYvuzqDE4o0plFt0W6x2o6iHkMpVW5S62816St+n73XIpzA4c+F/0Kw9
Xh+Txx26FPpKGAhE2XfHRF7nMWeW7B899kJYS0EwmrTsGruqXhKcB78j9aH7kMST0YNVHn7XZXIv
0w02A3HPglYP6ezQjh1WfX+mzM+WIfyWimeXtFJqx4yo3fqKuChHRIxoc+GmuIL8KyqatYQLnPl4
v27+0UjWqVaElWjmGhLFhIKLQLNmfJtyO3NMFNG7sDcCREdgTqQonIiDnCycNPg8ifMt3ms8Dzv5
f/tdZ7wI8dvUtsivCpDbSsr9GyBHAqDrImmv/5ODmzPdRxD/e8dObJufMOlyiUow3y4QLRao/tLe
LVrCnCD8Vbsfv13b2CUnFfQeUE3Xd3CcRhPNQRhR3Yco2kSexyezCFHvjf9Rpvo7wzYII3VyGgWg
dmlZoRAFUybOnGZsiOTqiltXk2O9gU0/dongXrdWepJcc9RtVdzeWQ/2amXIH4ICHT2fYbbtS+Mi
XBwYShVnPgRa99BDJrikzpqnkB9AFnU/yHi7qKeb4TrXysoiamYNqTmMRj2svPDp4rn5ytOYfT5l
dnCvB7erwMr3O50pcGbZDCbpThwY/fDMp1pu5BXVTXwhGIh8qMQNh4UpqVt8FuCUYN6plMKgh5vJ
lgbCw36y4txMPZfzitWjx43rypKBoUqEL91I44MwMsavSPwjLU5TgqsWhGMOZyvOlrpXI174c8tC
3mkBE7WbHgMDIMia0RS8EOSunIdGWs4yEWIeG1u+/eYjjyYzuAzBqRU0otPramgUWp+wu0pOG/Dz
b/1Hnq+zG6DR8h1L3VVnBB6fy6wohjb2eXke+Bs1ZIJ3Rh5h8KpzbFOjil/LQQSv0FNPWCbL4TjG
t0XdK4wlsPd4Oh8s+SY3hR1/67olVbj4+pSLEoGx72mgLXe/hRytZ5/Fk3oo1JRGimHG+xKrLwa0
Vnucxxa0RX+eZvbvUhU8YM9zETfvku1npEfLQYEv9bbkjYEycHEfmN/wcWf56GAFHzSMSkl5F88F
ERtruPcxJwkjw/lAyIVwAz3sdbJV8nTU+zKEefOBrFEH/lC4Uj9sE0npFccNRhDFNnewLYJnB6w2
HuUW6m1oPklzz4zLaxwXepI9bNc5dfUOQbN+zVP21DaaomoFaVP0DnTwSAWsE3kHkrVC6KwReDiQ
FnetJPfQusg8B/B1O60i53HZQXZCIrw7zEbGir6Z51txxS9J3i3EmZ/3HFq9iTlJ50gr23AJdykj
edM4KilF+xg+mLcLQESxrwdxdObL8RgRoHp4xEpyRVqtheZDVsYYvcN8rWZ2YWmXDl4sV/c8b7i3
aIa/SAskVlfkoH6XQTbrBSiUSvrtw6Zyd/d4MmJ1Z91HVZqbji2UKjYPAmpQrns7O8MPBfDjsJTU
s2UckFGlTqAnBqV8OJrerqPIVWHVvU1iCTzpVgyh8urXF+jGbR6Li0+oJtLAryLcECOqkzULkK9F
KNp3+1mjiiXsihDmHWElx+POux399+X6vILmja8Hcst+lN83gzRYe82v0fjDlx2hFds2nYy6D26a
nvyvK7Q4CxjrTuZVnZWj/Uk+qoX3QllxcNKJDKQ69cY8MGUdY+qcovE7Ddv6pXp7TnrR9ZWMFxt+
aJzaJ9s0FxR+SSlLrCygoHno71xDh9vPwulq2Rdb2mqrHjQL3cNf2OaWuiX74JykyNFwCuOuxbnL
dA8ztbXUZlYPIXU1dCmsvNNaBHhb4kRDGKpHPjorFqpoY9sUOgfqBPD6W2p/8tcC68Shz4jubDXv
kqP4MnWT/HIglN8czHVTZ/x6a8ZlIV52liHag+gSHPlSrJcyKby3RGEZbSalchrQBo6wKl0hzRpb
6PprFkPgS+xQGIEH3hlJtYDf8F8fxH6N+QsQ+AarAATy3NL8jTlcUNTCWm3Ofod/0T+MjhPVyGZP
OP5De7HKhwQcXKEOscCGaj+VDUIrSZcuEvZipGf9U8DPdlAfZAcNvu8IPlYXeMv9/ZGQTHQ1HIMR
jqmHm7vE2jMGrTKtx/TEJxOn4Bs3L0nyNlw2485zNqXt6rMCRmvz6WFdrPrpkj8WcIw69qfuKKlM
MAK5dPdespQHmrW95kcSwo4q1LhRwLQkFbTfKrHfd45qCw25tPX0a5yGpBFFFIBorvMcqR8HEcxS
BPMqjcZA/c8MM/mEBaYrGqdS2Xzy+8bqjn3Fn6qdnxL2uGBlW9dw/GuzpFuBhcVQ6caryfcNOWDW
BB6Z+K1F0fC+5Nq+FEsX1sU59vwXsr/+sI65y6mo26ZChUEZQwGovv5BKZoov6sdvkQRSfNzuDrc
eHhj0tBB7sBAw4btXxmrcSGt+UEbvZp6ed88zi3eeHP9UA15zsRgfXeYuc0CRdomBPzyw5Lp+UUK
MDCLS6s+oo+PmQVult+6ncqYivvN3O375ME41Vg/IaVuSlkipSIE1uM84uaeEGs01osAPwlE8PEu
BnQYjEkA1snhsf8RvWeQ9YM72lZGNSr8njrwIHvlfzhPqGYMlge/Sz3hK6eAyTAE8iKHjfkW6wrG
QRGY4ZGzONfOcaOGAvlBw5aIjUDnnpk87G+4HJ6nZEo7/XW7S7h3YrSeegNH089BMScsT43ldkdi
5KSMTINSnCtRC0ZObOfJVrX6TZdkwpfsn983ztMiwF/U/qQb/avrvo/4LId7ntmXGYhNxzPhHh0a
6yNwIiRbCragTzxxma22Qa3Tg8GnTMOsqsiZ5kVoXQvBzTglVJrEEcGPiEBH4KcOb+MrIAJgWTVJ
RmR0iAFET/ktEm19e1OW+fZBgETiSWHjGrpMrwPxZZdEGLa0SDGEg/Fa7krsO3J6a+UBazPp1QXX
AmRw4EpFPov3l2iVOLGWJkT6i7yQycmmiOd2qUfe+vonpMmVDsHh2/CV/savP48HJN5dC8L+1t+r
HeKzk7c3hwlA5eMkGMEhK72EcA9eu0bTmr7S3NGLCvg2B4dCFPb1J3XkIH93ryHcRx6vjM5H1v2K
cS4wTO6EYbQ6MpGtg9lYqJZXbLpgOFJIw1V5NSqAL/fCSMbBhwJZSAvfmfK9b8x5TCaJz0dFzLfs
AoFSETxHqe2LagIzkBZmkEnA4XffxGy/RDokCH9rGjffTzHJrd+EUrJsXsEnisxxQVlymzDa9D/u
rf+GwA2wGgfKLEyNaVTdSDdhH3YUfM5ipiWZOBDRWBZF7NhUYq/i+u6MEkYzpkFuGBuygVkdzQ3R
unsARGDKtUn3MW6UwVnpi0I1W14PqlwfEg80a4RGy11eX8j8QziXMfvwEvZBnrTt3UXhwleJuGM0
pw0+qKSVxM/5YAzLySp6LorCEbI1+PV8iyrkXVg36vfo9/LRziM6j/7KVndexRJv68M7TAkSVqAb
4W+NwbA1kGF3UMFL2vTfnAIPM5Ap1S15xkRNp8LX4wa7+RTM2QWbAaC7qWUkM7YCPnYK8pKeoE33
DGie2rDU3KYicsgSVCtJtZfIxnABjUVbwIzSt9NgbtXr7j9mScNU74pcAqoN+4MIMF2X83VUgOrR
AMEwvPkPkx/7tDqFEeoDVryGL1DsIQdUPCX5V8Jlnn6KRfLrBeFdzKmZ2LrzQsL24gwgnCNM6YZA
IfX2U/94RUc8+3co80RSk5Agyl7QAQHhsN+AuYw79BJne5Nzb/uoWhfGyQ2Mx6Dt/FJbf3OrnnWY
ob/+9QNsYAYj6aEEnKG0GcwsExwfAKtn85FakwBaknNtqYfRY3gehiEnIeU601IDVjI+KQccB6OF
gW9+HCXKkwVTbdd14dg/yGbkzCezBP62CsKn1NSZiMZP49B4v4NftvVVYAd0CeohOZJUHudL7WIl
6/LpGBlUbwFgAOVFiVuJO7yiWhb58h4LoEC+rh7r9yikNJpcNuv0Iu7TeWcVV1IzsoM85sVfTyzG
zUm3Z043nf/NEfr/icjWQfAH8bBJWvoghYzV8u29CKGBixYjmHkzSvmkh9BlsBYyHecHBzWrbLB8
3aD+vMulLJWnzTo0qwgf56QHk309twFTN/jwz01tLzQWAYS9u09CWISyER9BzYyfIMvyhIsMnHuO
mUovEboeO10HhM6ZKETwOH+HSez53TAjtXl7VN7Df8QTo9twnmOP5080rMtTyhDQEy5oZYea6Ah+
zaljKseEKtw4r8vXOjncWvE9xVzK66CjD8JFanYhlIeyp2J4HquOFDM2crgLwl/Hivpo+Q/mSoEk
vL/gliqxOqVrIQ3ZW5N1RQYDqGjjQ+HL3xH8uPc1aKJXCCTWZ14GjlahIaxHJf1k2DAMr8LjAwVW
R5w1i/Okyjhkl8AzeHZRReJjrqR6Vp9jzbAO7+H4pZ+nXgzwnp3lw/6CDkGPLofZqgtbA7Plew43
sTTm1AT/J9kIGa0OKU+YvIgTRxsAjgknKJNm37PNpDNWqzUSYtcDu9hNb0qZRgG3A5CSo+gQY5ku
1aWe7BgdyDcpSG0bNvXbIpS7oLEBP5PhAIsoAwtD9ougzfGbo7fnnO+9VmL+/Wqb0RZHwCHmn94V
TrVKDI0LchH7M7AQ8jAF5OLmAVbZuTBEGKUf3cXVQbUd/NUaRa8rS0TZ82LLe4Qa3BKz9XqU4scQ
zRYOLl1J1UEE3X7Qnbe8WFgNH9+3Tm8uFJFNP/knZFLX2i9H0b7s/0lsNDptYFpfn8An5+mNRoqX
ZSx/YINeDJUSBzezeNP7GgAMZQI8EEUWsg5Wi+VkrYFHaS5+TraT/92r/3VykmkdNYnlbebpEZVc
UD43C2/Ixff1TvzYVnyu9vt+Wx+gUzueVo3LHQWQ5hy9N8JwcX9hlIbgu0BkFPm2LXqpusOIJ5v2
PPQNDdme2tpUCVweXwfGxjcL/C69DAMornNLIrGDFywOfqoUh95TaEqaRStqJ9fHIALJz8HpQKOt
3w9I1yUNP2ZgdPcRglLO1x5uTngRaFDkuO5YlHNrOb8vGDRthYQSX0KHk5b8nD+vvHo8Yj5yk1K/
wC/wNE+Ne9K3k79tkbJuBSkSFtc8N8j5af9Yp5ajirhukDq7TbVa547nCAD4jPuLR+N6OK9ThgXw
rjzvmgYXmIfnyLDMsz0QSLDAguKsV9KqhEVapMMMtT1e4t2schG80TdBvaY/aK0Z7k/cTSbW1S5B
veJX2pxnw+EPPIJTpc9CYqFO5BFGdabawhweDwryCkSZCY5R54H0nTSkG6NOjrFxsC41grKzzl9B
A5DoQSjHjJYl5RqU3p1BFirBsE6UTBn5H1Q8sof6ktDFtGhHnm+lLc7XbaL012E8+MhmyPiTA7/B
gUN2eaZWbyjYPL5keQCfPAYujQo8pRA5wmnWiAi1xSwvIqc2Uh4E8hq93serCKW7SLh1Rbcsp1zJ
KbFFzU5xW/7McIEptrmK67m+QDWLFUDWb1r/LWJphmDnDlMbVMCmx+trdojFWowLTfgRx+R2kpCu
Trnr5l5/aZfYodu9+0PLqMwHxJZyL3mxdixMJGICKlBREITEEtoEvaPAZaSmsCz1LAiTxVCXtuC+
UoFBtmfmk4bItontMyPWl+H5IU6AX0o5y0e3Ma4CqJKTwK3LGLwJ1HlIqkXgCZ/3jE+OsTvPWJVn
+hb1TKT+eg5BGbIijGZ0zCk2fmUppwRd9Wv+PTQ1ARwT3gFIJuit3iRTWCZb9+BYPTcRM3KpDV/Z
ScOBNPQZlhXkK/SqXgNl/txSvyviDYHirlhHEoo5L4NnklAH5CeInsXiKCoM98taPbVzaDJZYIhN
xesDPfmDpmVG4l5IpsDru4sIhP1If1BHg0/wc9xSyNY+qkQfuCkadGf2W5cj6ltvdlaFZY8GBjbk
0va5Kr0+OLqSpPAJp4TqTvG1A5/GjauXkXZtbm8Ez2uTqqJ75z70BZ9jcF3u4a/KwxgGEyTHysH0
cNGfLXOig2VBPuW7e0IPwwvwJB3+v2MhGNnFGjXZFD9HmBq/n+Hu26U/VRAPz2CNWdvjjf2WLoi8
VblJkxnceFQtuYAJkrLQ+CPTqcGFyhNKxmPkt1uhTGxw3IDiGkQ49NC1RQoSEEOqKKPO7Pql3L6u
t/tvhc9IqmrQvfFxdW578c05eOG/ZvDb6CE73+ievX3uFQAlpd357bWN+qce1knqL+zjvpcU/i9t
UT3P5AKXdk3h2v1PqBefRJ+AN5Xj0TjoUwOz62h/MYPJR0zMd0y/EY8GARWa435DY8raSdGj/s2S
BvAtJRyscyV8fE92Iq6j6UcJqW+5+m1LLIfSYjFD0J+Y89mWhwm4Gke7orlgckqeYZe7Yj0wxoTZ
3OUGZ/4wvbQCHDmU0Rg+eUAfPXP1XGZHmdorKmAY0pHFU/+w1TeT/ijs3L2Un8SFOUEiJ+fNDS13
rsKr38pEnNodOaizOvKrvUSo4rjzoQYI+GrOUur640IBucXEe15gfR3YT+XIOkUNepMgERbxc3pp
q/79mQKtYRKopV9YZfm3p9XvMm3dAVhSqUSNdcQYrEpC8uMDSGHIThno5Cy1zSQwCc1W5dZrZQAr
m55Qb+V1+TCkkRqSIeET/mxdG0c3vLbp46kY9P1rEaviCwbt13xLvS9T/1dzfw8YfJwLD1o+Nwr7
JzdXfWdmTDAgy7Am9PaDUcsl7nVg+OGCrZFonYhgt0M39ZRe8IK8AvkWZAYOpkpONPGIAQF2lpCq
vQOL+pYy7EKT3j8lxYRzHEzmI5XN/AYRMUU6rA9B8VVu8px81zPSdcRjV7TcdhbBuIU2t6IEkhmW
hRBnzdBUE19yTXdZ3R7MsJGZR1lhvMoDj/9uA4/RIggNaerEAS6lLYMZf3A0QlG8dUPAgyhesJoq
5ljo+Q/ZMhUSaR1tvM07pztx6Hnh2oVyqZqWgFPjbIRUxSeEUMo/1FpPg1tLK2WU+UZY/NkQw/0M
j2h9TA3BZOFmbaem6WezmWMoHzXWaHwt+P4x6wj15KunvijLQaqqJapbTLMgyvDXLst0E0AAAahm
1sMKeQtUeCPBhiCqnlrg+butN55cBU7q4IP/6P4FhrkoBRt9rjG+EzkppUotG3n8Og2/cZHxI15c
kMJzS9WgLJYpzpZ6Keuc9eECnipqJUnt6XMESLXhD5XDeuwRjb7gS6GFwk7wHCAT8AnvAkfhrACq
A/tShl0tXlnYR2iRitxFGOMjX8ztoI0AZLBmbofJ5JDypQi3lgFqEsgORDanx/EMKLGzA12qRChI
yuXoHeOMH+ePwwsEnNiQnDWDt110n5KOElhY/FOJz8OeUHY4nIW7CZWbqmwKSweld7IVVpvXFT4s
CtaYFHnRtMYCzxf7IY9Taj2a6e10Pg5S12oRZ1AHCnUo1BRnEMavi+te8rY/WP88m5O7DgXu2Ezy
a4ZRZc+zgJ9dA/hMB1ACnf+Ku+prm2G4KmyLE0IZV3uHiC4FbtWL9QUpPGdSgFErBoFoPIqg72V8
x7td7uMZT6c7uki+S1Vkb3xPijPxujhdZjVRDWOuENf7UPkmwdGzKeULVkpLdCwxHBX5JElJ2EOY
0XDBDUxvcZyZVJWFtg5f4qNnA7nhiqe1uC1Z2SPnzoHAe8zRBmvG5WxR90fIINGDXjAaZkNlhuym
jrRs8Lmgqf1rca98ucwaIZC7rAr7KRmPuGja3dyqQ46AwZp2wTk0v6vYs9n3YcBrCeHYFtrL8P8S
mmVpmMMpJQu6uI45SbLQs+NSUMw2GqaHGgh9YiNI0LgDFU77WXJJ3kZovlzooIppsJ7pzmiaM3ei
PDTwnDCKulrXo5GgYAVQ082sLfCHUa0Q3NH19RjQ4bRQiirIb3zavXZxwl8kjMz8YsXoZC2mjxjU
8eXac3t6FnZ1sAS7/vDx0T2z9j0TISbu1qfmVrkjcOZdzKwZ6L/WjN8/mQhZfBuGxdaQaIf5o5ZC
SXHsJ4qGzbCmGuqiQ2wx1ubMICd8r6oYJ4PB4lG5C+iiFNbcOAfV8WOiAvDtko32VhR3EnMNzUiu
SkXEpviny/Pe/dxyuyd3eNLfg+gJLU457ZosxgEtF5zULFGi/8rZkYhxOmd6OX6J5S34rrexu7jA
uNStuNiNGYftfrQ0n+VoaxUL9PaqCWrSgfMYXvCJh84AKs3u+HnxJtNCOLcD3Qg+8FJjN1DcR8+D
PkOpoBzIz4+6oxpx0JIXu3ns8+c7zu3pfk4K9ybKtp1QdQC+e7QCkvnPM88pScKNw7WMXC7sMq+M
Owp77MbARRftvV4CJPnDAix7IbhYJv+0Vc3IOANqxV/JZemk8HCIiLdoErdiiqIT0pibk7pwnfKm
bY/c87C7MZ4sVLGbL1jfmtazLYEO1GvVM9V9GQfTz9E+yNKAHBk1eJsgpN0HgPHDIyLb54bxXaNk
qiHGaVWnl+JA6tmlLG2txUlALsplMMzrKA39y6cMxk/YZ4X9iLcqY0shPf0xRzSbIkD1ynUDWjZW
2W5Hx2k6NARZ3ln4fDcM29+zddv3U8CSiPvYcEX1vYzH74RjA5t/yjDpPzjDB6KCY6d39fnAiZzq
Ro0h2JTG5yy3ulpolO7mhzqvURIW8lqtbulyEKm+1+zRgXEENhKLdrhWVWpwvKOV1F/H4xQ1ulPH
5izpQtyY+H48ZuxPjp9ccreTk6a6Ps0JawRzvsLB6X/8mGEsyrJZowyFodUJhHkmFIjQ/oh+KeI0
TB/xignkct4lAsVepzbxcY0nIPrq9xfGWkQ5DW2zLw7IlfSmEfMjlhGXuYuJRf+IBAQl0/Evhu7e
T8fW6u07qUWN04683m/0YiMt3EpPnA3mYIt0+TyOuEC8ZYlUKop7HpaVCnHzSkOQU7NuFqVDAuwn
6BSMMoXoa1lZO7xrb9c8XfkjhCdVXWsjHXZWG0R3fZMWDk8XjU4IJEhUv8eH4TC/v1tPF46WKtjm
nsmaO2bZRLH9cX1qGABUbdeQXKcWUdRnJCZkMAY3J147hePAFr8WvfaR7LnBv1+wjLmru1dbqcpg
FoVmlk7+Pq3/tqCsjhKJR2mUmZD04fNFhCBgmfKeO1irRmv9DBlg77lA9Ub0kMESJxOAfc2dtk5t
dAo1E74SLlTOes+BQtdLgRn8J8qZ6Y8cDHkvsLzffjzCc4Y8xqqEOs00XsGCk0spDy+5+kpjGwfn
0/4iz16a2NpWq3u++gr1F48qPWCGQ7cETuiNZyA5NXjwiG3D2FY8wII8oAysg12SGDWhVPC1Vi+D
LmGplx1Xv4WTZLwpxoZtZIswNjawNr6ZzesQu7KFEFee7HAFFGzwDa+wbs513JOS9YkTra/i2mz3
23iU+/L9sWfZpIQAVak2VE7ZsMxt5O6YmES4ZiuBCNW0OV0P+/qur1uS+xKB38NtOxevyWsWXOwR
sE1qm+fjK++Upqxta2mV8UObN1B5FyJ9OgNs4duPPq3Y6OeSW8fy5yKG8HZw6fRdIfSV56b7r8jb
hrVS6ce0/vhGzH/xG4rFu9otRFfUBgr10JUAgLlA6Djp4R706n/658DadQ426Wt9Ay5AZ9cszN6X
VVZu93uwjxWVrZe6z9g3/jPsj6iCUFPnzc0ucqOCpGe2pnnQWlP+VD/e3zvE/Vv5tJmj6cjhFStg
6nUH7k1QPIoWV+tWwHse5FLkyuZm2wjen3Hf+a0CmmmC/R8UEblpjOE7z/k0ZDaB+dbY01n0pTM9
Lr7HsD+CLO95aAfRBmLc4bl0LABKa/vIqMrQHuM97SEHxEET3QBGsAYfkIm5PE0IaetLWqLaoKbp
pmsIVSKtqjO4zvIsdkURVMwBPjqedcW6bt5vzM03heOerBvU+aQRXx41mMTjP8YHtUlLfto6138o
QwMsJPIinPj7VuK1YhORTAxNTdoWXkUS/XNDJjc8aOAM1e4buqFttszWxZIvjbAt8s/0gWpD79vR
qEW44j0PymOUGQ5HlRXl87S6J0XEezkuyV4Uw0p3YyWOWXwkgigomIH0gtCYK3K21F+94Q41zi81
mI2Hgcf/+D6iMZan44PQHgbrw1gug/dKYcS49xQwxlOxySq2W40R/iX7wU3teYP5/YOkNn3kXrm2
gocm67Upo7+WCzd7I9r9wCi95LvkuB2RniGlM01L/mwGZEJUDpkm7BlDc3AY2SbA4j2hYFz9C+vj
X6rwFG/RRmWsa0HDdtzNtIbhwCOoyM/9siuH+d/bscxwhyXnIn5wYyBbWChFN/iuOVSIYyViq5Zl
sp8nDQQ7BQCppqjjBOl4/Axxcvg9i1MHoPj0EWGCRJVbODV+4vpdzp1JsqMV2HEFofS7ItG+E5/u
e2rhMxR3HBpzekpOEgZUxg4qpwY024ezPxIivGZwW3mb/j1IahJT09s0H/X7zJnoOAKpc8GL+xwj
bcovEeIp/KMK6EbKofPs7OR1UcNVi/HGydAQxnvrpCZQqZdUI/aqCPREjkuNsnzRXjllDS+pEnfa
aOSl8kidGv7y1paoK6+q6dFBsrKGs4ftFfzGAt1cof56WQhkuvgzJzSvzzWLwxhUogXoROgwi1M4
6NT62edSMoB/UrLbcqmPnCVWVNN5zV2vPQuwAgoPRJagac2Ac6JMcZ3dFOtUnjMWpymh2f4AWUi9
OejswzjrdTtdfF/Xd2oaO+MsPbgOzF2PwwiQXybwJpSA4DowlByM2Wg6va7M2gD6bWCyBsfOeTKo
VX/u3+D0d3X9taucFTAp4gQi735Iq+lXP7hw8zubWHTIIi4mv5Si8ZecR75yMZfGYYDnqHYxyTlI
hGGOjBdfk/yVkzQYb+N8oDzDceTyFvOhXyTDlKy4kt1sB0vJjMsYVLSkake0amorbdK6AyMnA02a
cF2LB5ZgRbjkRRWXeWbY0VJhVc6z8cVOYgPHmBhCaQXX1XFvwGPbY8D/be21i756AiGqjACY7nC2
RQ3hAUZDLLptmAY3ZPFEtTetNrzqof8ZCBE1i20Zp0G/SKiLtaQEkorB15VdWvwrkXBRy9U+K7+a
8RXOJ9qCNe/LrwqPZdXgga13Il4y0H4C+4+m6nUUkUbOJQ23T0sye8nwzi0rblZgw6wdsTMx6J5K
aeP28d0YpzYR6M5gRd6jXS8HJ2sN55Na5vihYwpgAWMfmTT3q7ImQr90d5ikWyNdvZ2TfdCBs/Gm
GAUOFz7mA1c8XkwgIUgQkbpRdfAHpwo0RXANmTl2vC9awZ38WdUYOyrFuyjcyw6mn3lmvPfKnpcx
Nu/97/KHqk+Knngj9AeJj0rCqai/6prSp/PNRplSRe9hhpeq/w9GrpU5p1J6LR1ip7omgnbufR8t
Pu5xh02k42i7pmxFel3j8Ldp0pNCV8x9iR/lUC/qAQpuYRPzrfAcm7/lnlBD7DZdNFzqPM0wSFfy
bJdcRKwZFFZ/wpXc8sY+UL4qlpvy+vozs87G7KEPUnQfd7V8sYXMyA+vrF22bhotOgcFLjlix7DP
snJhrdigsRm8aZqFHIV8J0U/HX6VAFv+NSNTBiVHCP7P5CFWTqN00wfld4WLFmHxIbSbn+k3POoI
VsGx5q2uKYXhyeCY6ACqbWBskvMOQ2iDzG+kOyMik3cOONNUtKIY+k3M4OOVlA1S3xQ37PItDCRn
rGbNQZtLgzEOlGyDcunyfv+FpDZv+rXEjHZrq92B5GR4KRfbt7E6v1tILFP/2b8xRwuRFqHxFQv+
HpucksmWD8oTIneoAXUig4ZRvZE0/pmdWSB2AyP0SK7z8YYDtt465T20yaPD0uh80LLWwsB7YAfG
h+/3X7v1v2q0bC1x+7KL+lDfaRyA3oWEuWhZeQUVeMYf+TuXPSoi+HFFIEwNzC5CkXL2187az/8e
4k1ePKnKMubEiv2ozn+8dEIbwVH6uZN3m2EbIP1mS22XR58mnlk1ob60C9kG4X2hDKVm8wY8394I
+GrLW56JIRomjB/O1FUVO1SKDxJnxwTjwS/X/U8LdSwbp3D4bG8kU/mOI2bQTqvQSUFIYtH5j2+E
NskpSsAdW07Cd7sMcJWIa0RBKdgVFg+7yugvAMg1bdz94Rc5UzHNXPfHxGawkNLLlnwAW6HAAhLH
q8V17rPgwgnF2BDTsgJzgUWbe0IKTAx2flcI5wvm/mM1/9zpwhuYHSGGriukHOeyV8O5KjD/ukJf
5dQUXjuzcft8HRe8hJtoCUicaAJI0CMi5P61MexZNgC+rNQq/3o0orXGgMxtxchii1c73kjlUy6B
iU4J1Dx3Ws/RWqkyphQ5Tsg1QZu+0s25F2gaHapRlR/cziGoyHoOuXe+P82qjYGpr/g0WqG3tC74
krbNaG+ZHNb1bdo5D+3QDc7IjxeK4fPwXzA3GSXLyNngAAfwAuAiexuLsgo3M7TtS7DZU+STx3Jz
E7l9krLGx3rGJqNlSTo2MDKKqKyhQpqaQ3dhU9aKnhSExFcbZ/tTqUOrYQ3AecWXsBOglPJ/5Vxm
91Kh7LJuk3aiP4CBWhpCMeBBbJw7yc3fSha5IibBslgK/Jy/tm7Lfcnqvw/Ewq+CHk10Iv5zgCjV
L6UMEjEMTIO58ANmM2a4ACf3aqdJHbM15od1iVf0Hsfk+P3vvDw3SSz1ajYHLAbbJC7KNfKG95SQ
LFelAx04fuMz0Kh/obtoh4oxRzRQo1g52nguGPM930s94ouEjxa4IIMdKILpshkKjvN5ABIBtWGB
lUlWHuON6Bx2POXIxpP0EDNsUcRy/A/tF+//q4Ew4QhDcQOPGSjobkqIdNDzuQYRtXDiiNDE+kxf
0xgwF2ErYIB766lPvD04ud4gRTJauQ112Dh9VWJlkPvfwH5MKY/Ukz1DB75EaOHFklwgIDHg2NZ6
D7mNG+9H6ZCTaMLn5aP48+SFbXG8CWwui8gjXRMn8RVyNdOcIJXPGRcH5dIeHa+91X95Xaoo3fZ6
VCgDdi5uyh3zWGWZJoEXdN8l2w9N7J3yWtvWK/ZGVrzaGMEBlaA8DQJBCSSNYUUBAbg2sc4ggxkZ
I+Eq2UM04cI9dwMtEChb+LkAN2svNd50uihR7Ch4MTC5Jm1yYAtjPDZ3pUAx+GE1mBcz9JefTdvk
v7OQ6N9sgLnpSeZSQLsYWOOArcLcqNlJV47d4tF4NcN+hm3diskn8Hq2met6XEig8UvHovSRQWA2
tfnAp5yPXtHoFX846WqaRIb7hwwNRL52sJDLBjEDpsh+ybUxHlN9EqHGsgShvkslAnEPsbY5zdAY
R54BwJpqRqNNk2jVKRrd9TqJIDRFHmezrCd6GhIXo/Bqymx0i01lIYJbSjSjh0vtBuZl5GpZL+/V
BIqlxPkHyHJ5agL+EwauETrAepX7yQkiZ5bh/ItuwodL1zNiQT30YHHnWLPArczlSrMmJ8ik4WWf
GJeoELMx/GvzuZxvY47BAUZdrUz35hQE7HdivOU30ZHUsc2PZOWce7/0F/jaQOkAZ7N/Xe9ZWbLd
tAjle0J/fVo1hBKdLbiaaK2dOpIdTPtlpvt/AM4k4aMP9NMOz235FbOgszwRIhdEjAo0rNnysptF
ARZwAaTGwB0Z9bB5Ifofr8KkkZkFyG5lSe25taW3pfC8MTkAcTWfqYeK7L3CjdCFMikz7BHF/Aii
WRZoWj0a7Oespl+wQEur9dlebqIzaadPR2sAuak38/KopS2Wzeixs0cEI3Lbu9ETwPiIpRDkhUIq
2QZd0TK817iQkB6VUZmOnv0y7VzFjlquOZOVaBQdrlhoob6mG4Te13tFnf+eZPv7/FUXkNZUqR0E
/fP6ui/pDMLxCWFC5CMuxPuD4ZnF+wJ54/ApnqI0Pxv1nsGv2AcmArq7+9gJo8SQtuzsTqzo28IW
k7bWd+DT2tX1sgT9FBAC1GD0NUUvyABRSOtsRteGSHu6iHWOEqZsHKrfknQLhn93SVrSlL5BOi0m
+EQaOzoukonqGaVWW8AF+02hcLuzjp758lvepk5Ffmpoes7rkRZYz5j/IK7dB5c/F8mQ/EmlJe9D
8BQW7W538A6gGseJahjz3vX50rv4zoSOAV9rNM7y/5OQd/tW2oH4UAjOQo1HaEPVAaxAPEz1niw7
gLTTlAKaXp1MDh3DhL98Md5+XvWpK2yQsV0yiB4LGOm3bhi4X5avNh3qgDsemCzJQlTDflr3n6gq
FzYYEQZ0oGFp06CPy6t9RD4McjRw+zJcwnQBlMNq6P/0nqUcsoLQbIxBqLfm3RB7WyWRtFe99U3Z
DN4J63U22S4XGngWNhh7XX5E1+hrQKg3IRVk+BsiwCc+bHHfmGQ6YWzH6+SSdv723zSd+HOa3QP6
iw3L01lArbQ962pv2pBKADkcGdjYhO3aHoa1TvKWJtN8M6h6zvzS8Cx9v29Lb2hL8xYE63ll4Bkk
B//EtmGhN9/gsZ9D3XN34QXCkdgbE0Yf2xrfLT8aGtKqz9FjsGFwJTw0lKcXtcLb02pV5OBwyh0a
7esyyYyd3OIsKv7pEcKWaoee7KMMdUV+L2VKPsHqs9ulues2agnx6O/6yGUlKsV+505ZTjRwdJb4
JvbPT2FNBUhHAZTNc6kXu3Vu0PQwqDIIkuZMcbXX5DIuxsuVby+4eakVOcjy1tiLRLPRus3w9qPM
/gi81u2H5zoghY6fy61np30AVPI8T7aTNuoPoSeQN4fF6w5BnRoYBnHZdp87KeI3JQgRiIeMEkwE
ELmNm9/MVKzfKkjYbwRFCymgqSwF1yOoopXqtPuEtIdwmvQkF2b8NUSbZgzk1QwicLVUMt64xmQA
+gEnLm1wguA3DqAoGUE9mq1nl9hQJYdPLlCeK9BUg7pb/y04+CNw3l+LgW1p0iwSxslZX8PZnTB3
UswhC5vbD3ApktoBcCkMUwCkkyVmZ4wZsEQtQQMvaODtvFKqhEkMAn8buaoJAPwPdXGnZ+qJ+5CU
ZxjA68MRcUd+IdlMEMl2H3WfzptFSfJAsQatjskANHtSkZPjBQTtmephyQ0JKOlYPeEJBrykHiEq
7XhlEJFKHyh6HgUjsgiTzBczPKYgnABg8NIfNreXqgJMXpJian2QrI9uknxYLsXnB121916PkFo7
k6ApEHVkR38xVryJvfwWnmS5m/UEmLpXrC8K14860N7Z4UoE4DyH9h0Dc3VNskPcKxYDLwxOXx83
et8JUKttA3QiHIUDfGNy958M3mBIcSCO09t8szafgVHh3lhrKiy6q5TYacYLXee2TKo/LLbJ0wvb
jTFkFG6LOx9EfTxAB5DlaRoHSH5tnoCFseUGtxvN3c3297MaAbcVifhwi0LvjI3OS9FHn5vpi3a7
/+7Eez0HkYQZZv7jbBODtmMLDjAynkYvI6TzviE+k5dfwP9K1Bxth9rjIU3tYxyvpsk7hD5NznnA
x4enOrlHP2V13YOUgKHg7kTw1Gxt2CLnkOWJ2KdIR3jMI6QYpVQGrSZrrGiKfPOiQqnsKcznBJzV
SrrcT0kL2Wkw8ZINBytL5KLAYduH72WJotI1g1oHbjv39i7VTCn3nsE/XEAp1Q2vZk1IdRXfRaEM
cjMVn/9ESqWlLE68zxTT0VwPY5V//9IPi3BqjIHN5sHkd+Ncv5dvD1yyA0f6EkuAjbD4FBn+jA8P
MkcPvpY/GVpfj8fwESMhaCAQjD7zGFOg/m2OVxQguPnmekd471o/wNkuov/QIBBKn0MjhlmUxUNo
ZdsXQS988/W+iCiGgoiHXPaz1Rvgc5s5T7tvlZik51CTOvwDLIUivi4aMj6mZPAY9YDeEqBnZWS+
LLM/z+BfeD4TJ3v9ZuCWrI8l0s/NfyYmkEidBoSZ7WwGo2o3T4m66mA+Kn8LxNNZYts8Z3o7NUjJ
c8zyGHysjJdL+rWGev+ND+uIp56RwoMC7BkFvPTW2EX5KbdIvyC8Q+6XKAjtRljNuogOPHycfUvH
tkpZx96TmnGrC0i3HxyWZuKX16X23y9lT+hT7YPu5BnXYtLZbiH0TbL9yn91Q/DS9eMuiS/vIRHr
GVKqh/3MMJeoCBmMqm9tRI2Y7PA7THfhHRDdpEvEF0m1q8HA1ZMe9jGH9eO5QeS0BW3acf2xISNE
QecVQ5T+s13ha8PphhAEcVo0YfzGcsnbki459xQ79izkwaBSvSRc5DaN5mfpRksFUP9xHO+umVgo
lk0dFBeGn3uS1Czu0hSIxv0lgYs++0x/7+R9F4yJ0hb47VWpSCZ3EPUyzYWPNKptPY1/xGX0017v
hW1w6VKHRfgeH5ZWssHkOoijoN8BlpEiNoUMfkVPYdG8oFwMQeysjI/3InyPwxDFemMGPOoIHFiN
4skZBCj7LPyw6bOSZpDfDP1YMqRNEIyEtu7O07pVJuOzSbEpmicCKXM3cUp50FBLFOQVqELV3R2/
B3gW+hpdRUzyQuvJyVhl7LeUO1VTl0uwQZ7rBGtRrJUKzXpWzfCfpu3qoJs2ZZHBaVQI1y82L2Vs
VYYk88v3L2wvl4Wce73Cg4XcQSW/d+SBeLsSXfXsIfl4cygjYzd2XCy1JpoGDpVYvroe1ZfFMvT0
ss66GmfpWLLrGoHvLhcmprrcS6F28MMc7BY32oZJNtNQEiCC+AzZCZrDacheE7GxhG23zUK5sK4i
NrLRAhBeoiHAPlC3UU4ZWH96GGHt1MWHzxJ5KhsLIt6Hk99veDuz9zXol1m+1kzRMXDVO7zPjVpV
WVRckhlFOaucdTzxuKj1L/FputIDzJ+GZWFT0ZmM8FqpGwvhc/vAd8FzepN2zl41VhcIvdzz5egC
+axufSpHCvLmjlptGgWGDsG4R0VbaxCfHI7Rximcesd4pyp2kAJ8IDcZxR5dP+ejH3dWm/jjA9w8
i5+cywb2F64V9Iv83IkB4KYyMvSmOe5oF82EeLCI+XGAWEVImvlAIZ3NkYaDolP06ojDeI7XlRU1
88u+bq3L686OjgtASl55zUhvKF00XYugX12Sl1VWdET6pL7khbZN3S2Ic0KQRGVaTJyYRLm7MqRE
vne+stoiviCLDet0VJimWZee3Khhs5nlo0eoFz9u7mnrr6HvlBdh9g7zHoiptoDd5Jy0jR/l2IWr
1oV7qisk6fB/w3EG1iReFQP/yN4kdkzCFqu1CrTsNUCavhX6X3OGqFesYLk2PTW2V6mjjt2d2r4Q
LjyGeX1e6gZIQHSvPUfG/Tswd0gAAoMGlXnZEvbZoj88C7ff6QpO9SWybBBBaNdcGUajj4NtjYiX
uCbHYbUCVKAjsw8qu3hmeIqW/SByOAb0hy1dzB+o7xEnHSiJH7NPZT16uGzESh5eF+NDEWxnc84D
MH/epMazsKS+nb8tsrsXGyRn1L72leLf0YWbSB2f48hRXIzY7VJ0CflidFdRfDs3e6ZhsNNVhIBW
FRBK/oVjGUrmJSUc1drkDVlq80L1NDBBxkt9juww2tnMKSVxLsraLpbkPnCjb/eMon0IEWFFFi+x
nuJDphuFf9Fjx9hzNFFur37C7GLhe6pp1bzGwhLJ+wN6eALsxcrXq0zt34a0ZXrHYnq6sHVm2JoV
Z3mookrY84YSj1yx4fnpHqBthHAwb4zVOr14kdeuoqqJ/Hj/H7V3DUeH+33ImwZ+oc+Iuz+ApzdL
D4VUvH2BHAKlfkVFeWM5UvlDcTMRasKG92wVGqcWN91bcQNQ56tpWoJ/SdWMakTSllD8fV1voz4j
fBdSE2WpFW6szmtqxEkiEG4MuOJ3XaXxrIk6CzXh30HbhBBKwfKUc1rgyAcQWkh8fI1DZ4gLcjsN
2B7OQCTfk1g+70AyKUDxAeLrfrDtiG5fZaOAo1w/hWQaFjqGavQiMmZp8gEhSkjDR66n0uY5v/u6
DSgUMTUvNOGD16t4uZ4jAhciiQSAHnvELBHdY1okQXxLUc3PXiVc+0jPWFXFTr8VCPePLGGMaU1f
bftF8fLRNbdcCRacz3Rp+bNkibwRxHKQx/eWXgPB21/CwGDlQdB1ynmx3QAi+OaM/p8mtEVtO3L0
QX5jisadg3wczY82NBMa71d3niLkNSjoLuqkr2ODItuQvOdF6SjOxJURpTlQ1nWmmzGZTBOCOcke
mKzvGDo3gckKI41/CKTnPC/YrE4tiVf0VAT88bGQNkyRrN/XVlbAbgUtokxBj1MzeIQ9YMPmGDXV
C7R9H9BBgUIGeMa5TyRu7Vm51DIZMaN7YT6iAwLWOQp3J1FldDTFjKd1+KbNrV6AXPfKrQScu7zJ
S302IQM8/tLL43tv2ar5urwUUTBaJLWAnpt+wcg042Wa0bEi9AC3+FikYpDq3SWg3a21+5+Vnr1R
wwAn36pNm9Cy0x3DHyZluTRE1xtFnhhv6LGdBCLzzeGLowkAzDV2XMMpdoshOKzMVRS67nO+ADOn
HDhAemyqLETgb2cDvpQVzPYtEUgzSylNObfK4SgL1oMsM1xLSt6fH6OtZ+X5rXT2Cbdo8xcr0SIV
NlYQhYeelI3OwoV/zo8DyriNnh2agJaOMn0h0/H3u4ZMx4aR3OLIABDRNfBN+B4smygMofedDiV/
M6TDRzg7KCjp7kplMCT0qsr2FtFec5ye9skmosNifW2bAqW2tz7hCNdXroO4xsm3Y1RYpiHbEB0h
XieB9le/Xsqh+wDhOHReqNS89/OIQCFdiK5Tu17D575lHJO4XMNff8ubN+wqg89PmId0DTz5T3kU
J2HhrC7wm98DhDFcQZR1mpjjtfpbEFDa0YdxOOzfNMq0+Nv+Kui5zR917FoIqgFjMh7r8YL8uXOh
dxbhIToWh5U8pbA3ww1ZqVP6a1YFBjL3YTeYUO0C8PfP1ZvWSuAJcf/Yhd7Ff2Emj2YKVBngvyUl
ih3RP/4g+/35BWpKIdofjdoDk0E+YkcpnYGrr6bCjWp8K+KHDbdoqhhajvRSFe2Nl1RBHi5Wds/0
JjaKaXPyr27p9OjjjezbTarKbDbPTvCWX3JCudIKAz2rxFRQsO36A2J5RX1iXt2xzGdBaTpFPHIA
BfJTnu4T2gun5PZs5LR/mQkRQy1jrBXwbxzTDh/waDFYam8zUvjMXuMGORueKRcjC4tqLJqOsmD5
CFvFRPC707hqBj51h3MfB4usNQAfNonNhAZiomRTOD/7DF2YAOeW2wMOSM3TqU6sMSTMNll9+o5U
+dxWnHSuco8BXqxWRQX3m1G6GZR4r5Oa9pn5DvuQ3emeJh2neTfpm9uSOLHGEfG8DTJ2hGLOYJOW
Qo+jGC2uArDMQW5Xbt7ydPVoPmdfsavPPCtBKpbfq+ZqwE51M442KjkvS83yksGbZk7S7urz1cPg
iA5MsBhQipmM5EM+5XVumtu7vWH+UUXT0oF8nb13eYF8BrqbdJViVOY4e654nR1clx8E4cpWTWf9
9kvam4FfaxSm5G2m6mHpFBUSEEKU8EgbQxqjmaycoiy5zDkUs9lLUvidocdYm2UcfvHtgS7JGQ5e
J4O6xAeEZ4FmzqJfWv2ha6bXyKozEBvXBUWKJQL7wBR6D9fkLV87R5VaZ4396G9Kqb3R3nljpHpi
koUTu+mnDudF7mYgfAWvClwwG4vmqC7NgwxjyRx0+hAPAV6+MdlBavLhPmhJ0EUODUJTxUL6vDYF
qwG0eL0rDrlOtybYWYkp4CMmZ/aJRf1KLreflYFAFEV+gODGygTlV1hxQzp9F5peGj2+fk5S24t1
CGJWGXqg7Z9DhqMk5+jk8MRlenKdtgWzVnomoSQ068J0tftquRYhFafsMY91drtngVhHwp+3gCNf
wXheZRjVmABpdJtcc9EJRTIl7vpTO19MNNnle4mhW4mnHFcyB6CfqqfOL7DoQUIn1eS1Aqy6OHTO
vKmD3hasySZkW3/WQa6uaWDVazBrQclmlHkJsmYQemPqrBynm6hqM2mPJ7ctY6OqCyybvdF83vEF
BfKRuV6+PbE3EnTTQPagdabOsH3fHP4Sl9MxbuU85ZzKmnoyMCjcxOiP6aUEsYabivAGOGhLrHV0
mKenhBRu63bRewKXaRG4+rbiZb4MgRNp+YRluhfkSaCVcRb5aZ6HNSefn59Nts3OqsnUlE6X8Y0a
mWL01Fs0vNhYryq3JyLI2DBs6td/x/ZtpPbycjxt9qV16wgA8LpAszcteQom3o8Lq2GEDOe1Vk2r
TH0w6z4IoHkPRUmeiRCBeV0qby2nyvro6+SSqWNtRecaIX/eJXsQaJxfcidwbzIssU0kf3wpE93z
wrklSPk7amX/ix1D5tJM6Li+28+42AWa30YPpW/nq2KICSMSlK14kxyaMHWYJh7bzecGPIT3ZA52
CoOn3Tpz934K4M89OOx4gBlxE8kfLkce+SApcbqZaFXJsa8Wp+jzb1cd18EJ11WaNP1m572GrkhG
AZPwUsI0044n+HOxSTNf/0jtJK463OM6kyuw0tpQwPis1rUhc3RajwGF5AYEqE2SZCmrQFhZFkC0
Qr8VeTymVrp7eS1iJkHddDq516xS5UDJgkrk5r68XMkKmGQge5zYc2O8UnEFVnNxvQxnsXyr2cFg
89N+nLr1xUpvaIUVUsTI0qPeMNAFwL6q2v+4pypi/Bp/EwWeVpvtWNWx8WWXTgvPVpOZStgfUK25
NvG8ZS/dCloKTsR2UaFqsY3QvHrY3M7cXYZEqnfhgvEKmN+cA4x71cfwYbPXZL6//SsDLjNspSLP
mAeq6KIiQ5ChjYUA+CVqhakR0rV1J4K82yayZSWw7lXMcObFqVK+WJ5GL3jbEfd9a7yUO2ab4JGw
LvzOU4y/nmFIcn1cmtbkLpwQFWiD8yLzzjGKEqGUuHxyFcAH6blut0CuxOQRZpNqU70iJU4JI0JS
37OCWCKpuYcMNnsUVXDhnoHA2e7/EzGoZT+Yp+LzJSCVzpyICZSrL4/qQcpbkQmSN9RpafJLr9gV
eo6PClkajT2BYpyo1jrUUVnamjmh0u9L54D0rvbLuTGL/baDGLobeFgXTQE0IOd8JXgBhgayVMpI
kpVi625FcKTromvRisvTrpRKSPCAXlx8LB1OTAkFDGVSzmPuPqXWVriJbZXWnrOttqJBRh50V1Qn
ZlvvGUZNw28f1fkQ1NKTB5IOI8/Mzu24lksa/4itOIdYo25Li9mRXth9IN1LZe5k1AG7OVuqHq8C
ODZifW71IokjKi9xCbqlcjEe3ysYB+fWbQ06kFS6inNI0r48fG//z0tGNeLBR3Ou0di7NAiDPjLk
NA6ri/Z31Ca52QSugfXm0Bshcgscj10dEKEdd4s/U60UvkShFEu6aOqgto8kwefkgfbsEyfuHFd5
SQjeo/dx9vsL+GiX/jO/Gf57jbYjIYQHerqF0WQb8r+kq1E+2SiTFhZOXin6oLWAXBQ5HxewrxbZ
ipvYwjnO4rEpfqXgvNqqYwqX/Fmh95RgPucgupLBajYCr1+SxVginYsh4DLeUPKqywRlF06O0MwK
BGHUzE++7eHFS7h9x6KltI1cwm64MDTgd0r8YZ8Pr8tjWZ6YnJrf6rP6E/qL7IJ7Z6G2ZBvC6M3t
jM5uAWEfrg/OXMPkxPnDIIDbEWxmXhbKSEqwIKVZWd0ZjIVUKZsA5mIGTak9xsvcgjeEjZRn9/S4
RcmtSKkxlv9y+FAuXKITt72mcneiAZA7nioXiffsvhhnbdBbCiWzE8LI991gNU8LqsLWyBFtSE9k
boFvn/JS0tDF2EX+MK+oUaWTPTL3YnmBqL0HYoMPTGI9gKO8WKP8ASM6E2+V9rDY2gswrrlueItr
TqyRV3xKHlXkSe6/iWpFmXm8FmW74M8vVA7doSxpQ0g41FL7tvdd9nGULtpeUcTlQPeumw6SkI4J
1X2zgIMMa/xVr+WNOOnANNHRsQpY6oVM6505FcsdTi2+PaNcTh4XgK18syNZt2uJnrqs7bl376+d
ZH98I/pC1F/Z4/hqBzbqJymH70WV6cKGFMrOmtxFY7RTUR4pobvT3Bew2TeXlJ6JagaLHKXNuFj7
IqjpXX3Vhlwm63YJ4CHgHupSEAgpSKtQEHmk4CIsSsfwo5dq88N6VB92N9d53suF4cxTIPEqNGC1
Z8Ngs9WQE4EsfOCnXwNF1+yyKYtRAvkr8XhmYw/nZbLZtsgFtkYkV0OXUTHtyO3pzcEGqNAfBibI
VBKEI8vB57YT4sX6pYtyBdERk+hhLeKlu7/04SE5qS6U0YEQw4KE/H2yWVD38ZC4GcIeWaOyaFSt
jOyvn/Y1r6b/jti28tHXC11TXpTHYNDHFhGxW2PXP0sw1j3nBIuVrPMa1CJxi5Vyw81pNjMfsbPw
VMCiJ01o/dl0hmNne59ZmneUYiLdp8vvwLnQc5v9knYNOME0tzVK6CyBEJyzeaYlJWmj59P0alBI
9w+NCMVH6JuiGQTdYUohblittvjWQ094lurXYgOa/8Qh1J+unoWA2kb2j/Cu+KxzgEwtIDG3xP4S
1vGB+QOsaVKRGJcu3QjpEYXUtFAaVeHTHIdeD0DLyckOJww+VPCLkRyfzk5tW6qiuctuhiiUyJCt
ptwPJxxY6qd3E1xVL88REz6VJZv4tMtgaI2KODc23fYZIkygwQ6GsiXI65psW2IIwnm5DcftwcLW
aApDp/uHu9DvxV17kKdN+01X4wNbB1coAMJgwR8k0L2T4EHv7szkbCw84CoTQBODrxuAX+ylBsgG
vncVBhyy5tARbc6ENm2Mwvry7EjPpe9W2mmqpo1qpZ3uYaRvZxlGDpQ7ME0dEoLehYE/+M0Ld7jb
lM8Q7/BRLiMP9GyqGFwgvuVaQBepyEzA7za1QZg0meDUhwHWG+zX7FVViXfUQLKCnrlB/NhUpzIq
6Kd+9gNygjxni5lfmfGp0GCFMtByGN5bEztpLKnl75mcmFww9dfxoPLnYI4kXj7eQ2wVPLl3upnt
qNUQNBrqBjKfEcaLWesdxNESKamSkvDFu8jUFczz93p3iclM8u1AZ6GOtGJ5/ZG8/VnqzSJ/+DkO
pv7VNUMcvzAhiJPozJWHVJquGFGnG7FW9/L7b1pooPnFjsmczCasR5vRA7rBpngdAlP5EoTd2VSb
Uy/fN/T/vYLm42Q0XdrCNS/Rx6Uc2lqpP0LEnWrMvqCW3j0qDNl6zSzt3N4bjYSyg1wpeygbKJHH
hG+w8R38lf5v8mF3Ng2IWI7kXfKzB/rw9D+12A98TXCLfvXNKUPp/abx7siI9ZuBqcc0/i25kFZs
NB79vXqxa1bSUJFDQhgYN4PG4VaRV+0GLV0hPo+6FPiY4nFs7fk8pnuZtJRWukMshCnCoQEhzYow
Ulm7mBMf+ZZJZBp4O8D5O8yFlQW+WTWUfLDp2BX7SNRaocXKzzr16ck70Wei6Q8962z3ozwwkJl3
k5yb3ZYXqVtdCjb/WRLqxeOH9hQkZcQC8yqyiFJSVEKnHoL5Gyt1wb2Zoxu4dJd7oL2UKvV/MNQ5
UxCTkjBptypH2nGhh9vLiRmsAz2Cp/a93hq5FbB6JfCZn3+hMD3TN5YUxSImtsTFnpRd+wNhp0Iy
nRwu/xq/SmRBQxYUTPSVXHSWhJu87hMju12IR8+QCLqmOCVt8ruaCAvIRnwHJOy+9zt1RYDJa2am
defUhogwtFri+CKPVI/d6cX1AJtOZC4CJblKIldbwjNL7bB0QF2BObLDSZO7igbRblAW4tL0GtPF
6enU9rZpMd4CirYo1YNkWfO2g1V6xmnRSb1/qNwCndI/9Ob/5ZYngYjq0PMZofk8bS3+65AyfTc2
Tj7C1b7R/i8Dv5PUXqQuh5oSd+iENVYZ8SvhjgDjptGApj2+FUCGR8xjgO8hFZ75OCOCNik0yxWH
mjwoybBEUZk4NZDoYvAMgNfvu/dkxRuDH/5LsJRjwlYTymB5cPCH+fYIJ5AurytxPI4q0t+OAzer
L0onsYWGndV6vDKjk6IW7Xn0oJR1loTbd+WBxCVluC85PZMJLlRjoNiilL2LEeXkUw0giImuK3H2
AthBzETzGPWnKIi2GzfAuUWdvqCq/2ZM7vH2pGiiIXtVDvskPIjRb2dKE6b9hNFai/hfHZr9ucZp
cmoTpX+CsM5xEvdQp4xyVis8SqPsI5Eq2VxVrENAsBiQuk4g+W0+fHgbM7TeqPKRV3iqxHAfuli0
Lo3qYwm2vPd1ruf9Mn7qrLJ62+ehAznl5ruOjzUBnjzY3YsFXKOv+XHfRuBINlwE1xGc4hLNchac
NB8mqJ7SN15jFaKXsIP0OKKcaVJprcvf58Hd32NFaj/RogUo5FZuYiGxFWzUIfrr/xnVWY60YxOk
yNOS6BjJHPA87lyDNkuqlenXgwmC4nbHSla+V1aN+VIcBc2aatF80X1ApsNPvrIHE6autlc2xClf
IMrQsRvu+EFWmzJkSNzg0uUNG3FMYMseW0lgRhxdatW+5PpuNgZbQXkrTukD24S7KdIGqGvQFFns
9ovQWjvDcIvXPRJ/vvT6ExvRjPAYtuaP4IWSBXI0b3bduc3dGrwR2SRqNnFSx65uTaUI288SbOfL
7cvEbqxZttA5ey1gTu5SudYdz4tx+vqGdivQbXGo8O2egF2zzqck5aiC4dtTwzpRjTd6EgBBYMnN
A5UvvXeM4+AM5GCZKCQpROUoDIylrB5n0wPtOgTguByci62MEcotSxzfokaewFlcsW4KxYnO7r/4
mPwryf6kPjO6gM69in4dZHRAjOH2FC9MQ2dIvfYi5FmMYETwFGX/5MB/WUQsxnui+kLy4A++NxDr
Tiywq2qCUrVmylxUwzZpVxcBI9cdY3oR/U1rz1UtGaOvvEggKZ6QeFpAzJ9nnk9+TX122VRiqGoD
CJBQ2Mits581DaJtshJsy6ykfB3zMI9sw7+jD826kMGH7/DH5msyg4JlgRZRrV4aJ29D3nRtbaeM
nj1eIUclh7Pcb40iwN8i0OuOK2dgdXH/2zBkgXxSyWpjjwrbDz52gjoHqnRRhYNOp/iTDTcVnJnC
KqIYUZoD/qgv+xnclffN7RHRnro0XmPkIMzPKRSfHZyW68kMAB13Q/MKQ8gHvCxcrP7tqmd5+vGG
i9DRrTs0GS/yN9ZhG3trjtLaOlPBQNWRjXxDIifS1hqXKak0R79NLf0erb5q5QIpVbAERjbiVSim
1E42lYzqsHzqCORuHLMKM337uWDB/wzel/S1OrSg+IS05iH3x+30g7cBilPzeif1GufBsHGqzHZs
zEmutumOL2qrAXA+jSqy8qwjJbFBFcvPwoovWkJ1nh4gW7/x0v1mVAHkg/wtd3oSh5EU60WlX40U
4b40ecm0K2T/Jc385vTsFQyEOlWcKeymaPCnayQi4tKOsy8OQhp74vnubMYYHlONL5ZYba877CmI
HaRCKD/ukFXGKdcPNthp11gIVAUqPL3QGC9EEsTl9vLucg2sHUU8Z2X/SWTcUhRAhP3bjq4KlX1W
g+N2RreQ2VGhpk0seh5fBw8cuWksD+sEjsIHCHt0fHqW4rMDPfYlCRxJk06Shm2m7a3q+63Knzge
iKStdsQlvPl1EZZwDBX6jBD8KMsm4UnBIGXe7o2g5O1iHhTt7H0Mag4L8NFbvJBMYJFbPu2LMEcG
i5wpNf08/BJQJaZfteuKO3VLAd+dcA4Zd5ER5rEO+PjGlABMcqr0VE+MMNHmWhXxgofoZQ3Q/n+r
zRfTDmmEP/biEZV1uoZJTezG5/oOokPOMYEtlNoV/HhoDTuvFJLRZ5N7JXlADmOD/CsvPV+33Djd
LpPXjs28K6l9Ou05KEPXBWpnZqC4MRPo1GiQbs40IV88oiBlxptwdt4rMePb00PPY0Dt/dnjkZ5f
cN5Qr1Q/tGoibQiUCkL5etelv5kfg2URbocRbnOGPQIIdlTT2o2qaUvXBctSuKA3ARU1HTP1Elsq
1vrXyK93L6XRQHGYt6c1oX8kYAQutqOG/fWQaaHLVfeibU7YdKNGbcfpw7u/81QyYptWze4z7EYk
yZRRLaOrLjMJ7gpKKIFrlYB01DJ6GzCs0wNOpVhd5djaPQcrEjMdB4osAvtrR2TQBw5Jou2vSDuS
MhS9XXrh6Xfii2rxiTH0QAX7q3SruecC+ohW5A7ZfAxSvxp5Wx4o91+boqm+EKCNjSwa9RpC0w28
Y838oT5L8x/cMMI8L/0vzEVHRDATRMUKmh+fU8EODANgDHWdUJRW6GSwgIwUcGa/s9Qk3kdz1PyT
UoIIG2J9B3XSMdZNzdK4KF13K/pRnqSgs7x6NvmU0xf0O9MhZJ/JdQgwKwpEs1FpBBQ+7YUgkVOU
MzBuwvGuekT2pP0a4J9+N7oJcLGzEg6C+8oSAGqSMyHQpVMHE5bhCVHdoN8WhlrhmWWIkefbCaM4
DBkbXNgkGaUjF2WwyIIiyVSHLrLD3DAw+Aux97JpT9ZcWWxMO46vqa+cxndAieK0ZYfeHDed3JA5
3HEuu03gxv9CqvqOuWMJUaTqw8cZCj/sOdT/6gtGxD61b7r0ipf+QKgHSqzSk0rK6OurRwG5DyAW
McboEYIDOMOoTtqW72LqQmc/TifOvlRy6OaXcmyMDQrDJzzZ2Kj7qsdUjVxS0YkiKPZV9AFRfT7P
LPO0ntXwCwZ7GdhBc3Zm4olMjrKYzJoSvDpGzyLlAXF7bj9wshl2L3BzIQvJF93JyDIebm1NybIU
Q8IvJiAbb7iuWICjNgAWzVr6Sa0bwe2jwABj1pZVyHzbZVIQYWO3+kNTgE9fEYk+ygaDsRCrcmnn
XNswjdtlQYcxbGmicM7RzE+ZsmZynju4kwDv7EF96PjkJ6OeSoAlmA6k+z5FcSA3eVSdcwFjpaNF
tBcba6xXlJWHngDhlVHDq5VUCs+/o1xh9CEh+issdY25XC6of+tmh6jHyZ4FXrk5fudx8zv1or8K
y10UF/gWgLS4A01pf+Ep2szmC2NmmY+Y5yZz4D3Oy9PSZ43X+i8YVHDknl2/qtPpUaSgOUz6xUHQ
bH+Y/19vN5HPACTB1FEn3bE+fXBeEICeg8A//AysyhLBCO6lW8+94VP2n7h3J2q9ghI+knA3PfM3
mcJKau1CJ10oYszsodmv+pliLo1hooQKfwQeBuwGPb9IZyI4Fi+rus6LtcjBwDskfMUOba+SmYQr
xqbZc6aR0KMu5OiEgvfvj2uIiVPNjaPCH01f74KiQyYdvTH/RZ0HFKz5joudgJ0hrTCCqp3JLtFV
1LsEtBrix0MfLJT38GCApPfWlzEz9TEQMBcJW6j1kdoR77YTCw6hitRLVLnYoi3xZcQuYfhVVxqy
H4ook3XG7S0yVrl3JRLv/afLjn/90SKIKlHbwkGZ+WP9Wo6KkJgXxhQmeF8bbrS8rtKCQqK6Chb8
lMV1UCId+kor4ZW58zsVOY7Qz2IqlLARbTuo0elW/e47tC2HYlD0jgepX9b6tVlP/J6wfPKP+Wcz
VH4b/qi6x9E7soB4JcZQHN6KhlsIJ0KmfJ/LxXmgDHqqOeH7mk/TH/DlLc7Kx65jPwaM0CIKU+he
Uhn7JMaYdt45ydsGx1/l/qsggBJx0j4mRskRcakF0NZOh46pYmc/UCvqWW3JB/fLjDJxUKJhKyaR
+jUq2OoXpwmr3WOddOH8+B16Vlt3MlEiG/xtOVXKLHDtEoWip2dInAbbjjYCnpw4lodk5WX4aQFY
eZGPW91uqg2WYwuxEVjHo/hVnh/7Nrfacj3GSyg3o8T3Y5Rc5EcxIRQtfikihngeEbxBr18vqJ6Q
QeoYuEX2FwLuGnibzzI2l1HP4WlSum8PaBMSQmqNq3FiEyUSvBoptMCXuFoP7LmdU0l802CzBKeD
3IOucjRxwPIo6sr16Et0o5YLL6rd/TLP4EhmauSTKM308NYJihV2+c1YVkv8KQ5zwkqavQNQDzRn
K12ecB/koLVv/RwSAS0PUXk52NBQ6h1G6EfF2s8MdxLC4Ygb/PesiE1xxIyxTflQPqaf/aAQmWz9
boBNqacuLVK51sVVf82jbpZXzoRwxl9uqj6+L36RmOg/eY4r7DGFK4FEgc3Yd8KxPqt4cwDgw0mM
uIf0CFmRBRplvdBEgg+V9t8clPWBkEEasc/v2cNrJsdzIceu0QNhBmiPUifwrmT/e2zJ5362M1Jg
K/NahvmAw9cmOPgYJq9QdUHC85BTjMZZayn/CeRXMA7YryQIXxQ9b17OCi/NN8tJsABxDx9e0CyH
wsOrxLXLaF8XnuKHeFK0h/CdCYBJkjeVJqUYFJ/DJMUGwf9hnwFUgLyTgTu8mjKC9mil6JGm3cGA
iE0om6oDt+c3/4SAWt6iE8+5dgn/Mwg+oExvgIUlSM4lo0bbQkE7gtDTGj2NxoiwYR/9L0nTDWdi
UxS4fVVJIpp+ocmciPn8PblNeHJaaPx0xLZV5yBTl5V6I42dA2lf6BScf9HEcsIub/zvFpiYRkm2
g8LoLHMu2Ai5HsbKLdBXf2BBTJj9z3mo5gR8ZAIHSYU68sjYVB5hrgl5TSn+h3nWwK2i+6kX8gnZ
G0CcZDm5cL9D7StCexCCo/wH7kSDoBJW8gG6+7l2AC5vcjBkmflN+6QJ3Lk4nX4t971lHxhJC9xl
kg0j8vkMn2oh2ZYxVwC5z1eO8JFdKcd0hx+EDlgXRwISBOJNteK8AHBPUSL+CrjUzk3HLf/5vCF2
93DQ4PIjGQTiuyYa48aQLj0rNFfZ7E8K4jlTnt3WVpnMyPWE8ZJUBGXk5sgU8wFYRjrJqlvtaERD
R2qM6egyB1pPlBIe4golmnYmLldzOgVjUIlwBu4t6f3Y7e6vXGxF8jXuGpcgNncnAzfjSH4gNXDH
zBi7egCFESfChNRaO+uLH1CtYYCo/AR8QQTYAMbclcUBkK5YlvL8SceQC6IOc6TN3P3bNpayIPlX
2R/WxspfLeG6uyRuuAxhf+ybbLujGhpExMHcAWZIcVwavUbpK39XzldJg0Ga4+Wgb6J3QeGssKxV
UQPxBtiDVOuJI059RE6J8+Rfq9SEAgGQBiOkPAnHmDHmaRc2fmqpcJyMGAzcu6ohOU5UgCzxss2N
6BB/3KYf1vFb9KUaLkIRvcSrfc9nVZdzJ/0rEykb4lRLrSetqFz9Yli1Qh0zODY8GTaiVhUhVxMR
Qw2WasZ7lmVtAJL4RESELW1ux4vwC54rjDcMDOoWX0X/VjZAk5i/6ZSlOkL30RLM6rQzdU4dSBH7
UsurKehxoq83jwhzX4o7Ok1j0/q4daxcNxpGABivu8tdJwR1bRAnnv2tCr+e25jlv6IqjghhDtKY
FmdRYyEwM16zyu3tjVqIEZBZwvEQQof20PgmNSVwyebX4AQhmO4a8mFzYPSUiS/BJUjPFyZ3SvII
ZsSg0tsmDPwV97Z2gQmE6MFpU0d0+vswtPzIYqbLWWxamIsqEZa0u36yw7zy5X16HzvauH1QOJS/
ONhxNKAjOXAauJMxdIid6cYA0mjXrs/U3uuQGGfKbnDR82agmYpj1Je7Lxp02kdMGfm9m+myafsm
LpJ+nDoQT3XsiXQB6S82mPzuzKwjAnY2uCAuc00Iyr/cYUUh544QeZfeZJb9s6h1p+mqvwsA1ry5
W25fqvxEFFF9/Ysb8egILXyNk/PVXGEJPnBiWV4FizOMpeSNj+gsk9+n0l1eMRY41DA8VfCvzIDW
rwCTZXqow5EUJSjjZyWCKn4zAQ9FF3TlKDjFFnVsvxDXgCfPh2XNxdHz4LIDEFRXZoRJleUmVx8K
uA3fSzGLTC9siHraJPxVSvxKQo9ouCi7VR09gzn+A92Lk6vr7D/ZonYTsb6MqhEfhP8b4Kc4KJ1P
7eALs9Tp+uxZl9F3GeZ04Q8KTempmdcba2No4SjlQzwLLsqGl4k62yqF3ZNvDGXXrYAE7N6M0J9p
LCH563/oPzqLNQxvFs9xomuQROAOnzHPmr0j4Ys8DskV1vUiKphHKzyvqbQ8HWJrEDxzpE1YT5sv
TcPgOx9qyIdjFyRsQB9ekR471Gocvfu6Zh4vCwxETy9OdilVjT5vt/PBBfvEhWkdGwToK8UcSrEL
HuraJ6CSZ5Qx97LEsPsR8qwaqXpFICArXHt1j0UH70cBQo3DuBZ9Cl7Ok1iJJ78Cn8q+Pw3QanLj
2daJkc9OFzyUrMdCVoCad/qVQDK459Euc8Jc03B4JEHjGgWc7h9ao6eG8NQNWgdsFLLYxOMOAiui
qpw24BxBvpkMcUvraa2pQcEJyylUtE5RJCJcLfHq88asNrHAEQULK6USh70gOy2edNMiAtZBTmbp
NxqX/lLwagfGyhCt7+B4S1f/jQASqn0KLTGN1ZMlWD4lmhu8z785Idsf3g79SmUIhkA3V27PAeqi
YeoF9e8jY7L8QX3lKwI8zP+jAPhrPc8k1bd+zPUy5yKBQENt9rgY7O+TiyK4FX7e2JfngiRfhS4h
U/g+ORDJTM5OZ3zE6u+YRWiXJh77iutpJdJ/T3ceuuGRzSMjHiiE89lzPaJonUfUgsDocBfLSoZl
/0A4P1ivQrMyUZhTkmgeCRNhM53sBhyJWhOQ/E7u+BbQ++aYv4+bQ5wtOloqQZKJdzrGYCs7+T4r
v4eDgQJC6KUIAbYMXRcqoMdzJP2MaCLjWf5BgAMpwTEMdWnE27EDMYOFsoYY38CgDxMfsLFuNZ3/
MzHGAseAt60dGh2FrZFfxS3ObmcM0ELF1Icbh7qAZR4zBZDgUy97xsQaemhFrctjVtofa+pDs+MX
K95n8ev3JSrlWYNV+EyPrSHwC5qIZEm10n4920Yh9x3Q/m+gwRA5eP5knG2VrboqKbM7T1nMrW9l
yBUh1pXWn6Z18htlwjFvPALWEDhw7AtAUyZhs3LFgMhL5dVgVurLs7k+vinqMT4c8MIG4LOyKnKE
MZJTOJUws48usEg6Aj6ukxy5cKizlxdMKwjTKmy2VzF7tN4g6ytjaR5f7fygQHPRHp5WLYgZldqq
B7fEben0eaJHAeGMd/PjImj35VdAETpZcFV5NpqfQ0UYc+rmd9Ma/gap0aaN/dmRqF1aRfX25Xbl
XV1/CPadam4BsFzryx4BV62y1x3oPq7ij0MMuvBbzNq1mFhuvUKDytHxpWMRAPI8KvtVm5F5NFuI
ocYAHthrUPOQ4Dq4nc3kJOoGzFCIVH3B4wieO6ffuB1dO0q6j1GcWDmi1oHhd7sL9EiFhKIvqs/s
4sAX/f05eJt/Ahb4rVd3vRsHkjmH8PxNhjbDx5jP5zmVuDWOtrd9Qv3S2CYnxQ85YTmBHrnBbtwG
MeoU5FClkUXlf1QVMMbsL1ukzpicbH9R+vna9F1VrhT3XLaT7zg1DQ4C4ZEkE5Zyo3cmZCf6qf2z
lQOhLRvzk7Er7gvHqSJP65ta8jWLWTr+YyxVp//yQ085QFrx66UA+fMZ/Mspq75FI+elNpPsIBBF
60FQ88OBma015pVmpQmUhOllW07nc1heR1LCDwv9jXIm3gA9BpuaBJSFAogREcLozJTbkITy1yGj
Z/MsQLQcMZll0xswOSXEucFR2puZ2OcL7jgY5Lvpi4Q5sy3EOelZ+fmT71QQStPqkUGY9Py0I69W
UDjL0anN0J0RGHedQSLqBG62MBvLIk91dnQ3JcIKW+1U6nshe1GDqRJI1KKL5uyJZIILyUtIYfZ4
+hsAPXr/imXtsJG0murYq8e70OkXSnGu9Zm/8lTgvvGqfwfOd1exSWEgzXo119OjNZgwWzmjgHhy
CNcjzHOGrV/cJJA3NK1vEf987AZ207waRWNNmyOhaEARFoqmN7z4mvf6F0Xm0tK9lia+FTyRQ2Mh
XGW5hRKs9mpgntiz+QaZJnDCvjEvoxl3J3W6sxPjfgyR4gTbuRX6wR6bQHb6g9fJPACNzfX6cHTX
p4M7VNwIfP57D1c1NCfe0afEp1H8es69SCUWxXeewKU9L1YCKQj49jI39Qne0TAzaX1+7zslHliH
AXT0k7s3wZBeHFZi0GqYWS1flSd1BEjX1cxBAyvd+Ncfc1EX2B8F5s8aO4h5iBkpGJQhVyzRglzh
WtcwBJXoYRpdGYhp+FgC6HH5NCLsjBoe66l29nIED9RZAZHtbhwXfYwpNAyjHOJj4RZ9yG27WA6L
RkgO/C1pOXhf/CChOQ6QG+VtvhPzFV5s03VcNxm/Q4TRO8k+qJEu3scFr9lRA3Ym37407+0gJWOE
k4+ChpNEUzcS1o+9JcHQsHTIb3+Cf2qnVaFub/kQHf6/kiyJTM6siSI076yS02dyhBGWC8X0KIkT
Mx6PviR1QB32zowTOBns26F0/unekBnvfkDRiag/4Kr9/Zz0Uap1+rM8jhS1zEg3ga0kdxN2mZdv
b4A9CLUzHDFKTIdnXO4CsVWO6zXQrwxvv3bZVd8rAVhJoEU209z1j5Jd1PL6CCGMX0dW+B6oRdHd
wGRp54inijlFPp7RP6KGn06pl2GcqxtaW77XQsbOIlr3tAPJNtL+RDfS1HFhRK9OLveKtKAEQ1tx
9zBImXTpA4zQtVKg+EwHQGdo2++YQg00uGPZDsDYUk6rsS7qUy7BKXsysamUX/xFsExolgRxseBn
YjY++ITyH3yEohqeKD4X5AO1DqbhRoB5MSirmKNRWS0mZSmr1ahGpbctk/0tfDrxPgxr2UWFmZi+
IVm5VBd+BEkDKx15CQlcVSZVe2qA+r/Yivu8k4SDJla8kaiGwOOHPSF4EtEsKK+0xXTI4jX0jqKV
0R9v1pKH4CKGxDtgMG7AZe0iEIsLCc654RM4fnBC/MESY+QSXt98d1iNkSksc9dBn4y4kr7gMn9l
LUgexLIZKBR+3mvlVpxDE9Ff7HmsOiiaKBc6SzfB+7j6G/C2B/6qN7I4iIHm5iYuMJRqBGfv0QPv
+93So8WOjpLuAqdl71wf7SMNw7YyJeeJF4MwtzYHcLN4ILYEndmnBqPSn3BUKjRYzsUIOxm+4FEO
1xIAvsCrp8yBptbQeFpAQ5oDkk/uIALM4/G8wcF96y4HUiIkOQ4OMee/fJaNyefGwye9pUp55w/b
Up4MxBJ5yKN4PoBBN09JQj2Md+ZPC7Df6fM0i2MkWMpIUKOWUiRxBeawGifpmJRJsFBH5MuHWYWH
6EOiWmTqgDKaSjKjtpsQKZTtF/vfgyCPB9UIzB4n+NSNLhLPllP3T4zgs0rSgim0jhS71UoV8Ei0
XIki4dZDf8B0FTIYyQCziHUduL/MQEswuxWe5ydJxPEATGsR14tJ5AIi6zCWAXuU/LGDMfUSgviB
3exoWfFtr5CWBhZw66xUf7lPTTcCkXYazo5ZqTcCQywDxBaXZ93N+f4ielX/DTjQ6OIUf8cSm/6F
lsE3jwx7jGlPDyi1yh/jSkYMK4zV0LQR+cOXe5E/+8G+QLTywWXFWR8YaYgwFKs0C7+YByhLhoQ9
G+64mqkiGlYOdgbqGrS/NPCwDSGqIokoPJ3K3ShWp5Fk225QSBVZwx2y34e2PocMYYs1mc1mVgR7
QDWqrEGSmlho2a0pj7AlWQ9iiQ+wEP5QEUP59mCF2i8/DDNDCgBFhhFbKyNPMtYSZUFAOEm9Njxb
k0DsgBmHbnjriRFYN7YtH2uCfO93LoAkjZ66QKI2qs5OZ4v1jf+WJaSRzSsdOmnvtiti1xDZRQc5
3ACyEyYmtVqA3W45csJJgrMPuWCXwCN+JHVYTFNuk45lCCmCxciXcBo49iwDY1g9jzk2nTDepuxe
8Yho+kP3aP3dBzSE9h0hRn5TUaKnph9FpdbrIrbK7oK3m4lXmktcHGGbOId1rl0UkK05XeKtbIzd
lEi9ZQOUhWbOWUdsk8JSHTNmnX4kH+p9JAW5Lnk7lp4IRtsJm6ljWAMf3OhHok4Q1XX0L+MfWedB
JTWuLDjTA0CINFKQQyIGw45xuVpnnRtz8gjWQlN/3WV9sXF1yMkZIThRlkV+kxcmeeelIo9njAe3
OrheyISuXG+w4XnOWkMqBnt6EHuw/NTRW1twH77m1BROrM2AWbdAD5aDtMh0M0pALXOvRSZjpZWA
SykX2E6Orqp/N3Nos/AwxEgsXf4uZERGm0Vp011orxFkvwsL7VM7nPB8cj1u1v+k7mL6v3NZnAxz
M8XAk0TUxP6TJXOgNHD8up8YLJ30LeWkoHO7S0S337+9aWFO25b0wp4NzthJ8Z387qrQEsGTPF6e
fmROdL8WEBHbBFQg1cQyRXJyRpmopR5RWtn91OmOTbrkbuRoNo38K5uQSP8sih1vZQCqU8LC5j5Y
wyH0+rjChAx/+fo1nvA8uddiekFnc5o9OEhLms3Rx2nHIVINhlKHp4m4wLzZveX17c6jiRX8pRvU
AZNdRN+ahi0z/UU50oWRdm/zycChljtJMTzK8ar8d4Os5xPR1x63lcx13G1/Wm4yCkqEt9ahG0PB
s/Ev6uLSS+wWwWINRLGgUf0u7axaBl/VvCDjhdJaRbzDKzYpnPJUwS0kDAIlHYI9f2X3IzhZmnFJ
FTAbUzylaY/F8HIuOJK1ZUKzlbkx4NjadXooIu0tzqf3Vsyli9I0MrVBbTUVn2czWEdzpAu771Hm
DM3433rKi5Upz5VaOTAQkehzgdXaENK4clEj5+n1mzRW/u57Qhms/f8JNgggTtt3hPtus+uX+rpc
emKfTILZP34PMzge6GY1zQNC4IjzF9O1PSBdNk/eeWUmU4QTeM37LXWwTiyeL46LhKNPEtqN5W/L
tYdaYQXklTSbYFZsoNEeDLs0aLw9L6GJm4jUE8+4Hz5p63YE8VDpLeMKg4YNq8ffkzUY8ZMs/BAU
3Lbc4TntjkGnTrP+8CXDNaU9JhtPHz7EOK5u1boCPc542OyE68sm9JdQgrjGTTqw1BGm0ZnLkQdK
stoVTSB1fYeDJqz100rdrRWtwKZAEZSIoDetxFrAvz/DQ854dsuOAz1YQwdYgXhE2xmTXSPCzqiq
q/duCQY6ubA7O92ejEeDt6FcB+H28GQMEOeFVmz5Bf7dHzdTzagw8UFfOf9dtaNlx9P6nsz1fsvf
NO1YO/kmYsuglz80Oh4b1OWGUxtgAjLEuyd4fsYjdLc2YzgV+sZGI9ZcU6EP8XQfUvG8RwlkWy+3
UanOIzUKYotukx6sg6bkUAQiHPGxXWCoMoOm0YnqDXG9EUHjeet98aC4B8wNc2yYjwqnAzW1H6AL
UKL2EJZVArKE5dUkh8YvWc1BAMvaQeT2IICyz0D1ORGOYuBmVht93LxyabyC/w1pCY9EyKlIT8K6
1OdYls2iH5wgbFuzdtnuDPY3CVJOVvzU6OUsgbUSklo5blDm97Ig1ZZfReTSHzfQGmEGQPkG4Zy5
vS0Z0dlyDLCRSxTiywKi/mHwYYCdkPMM8SwbIynHdaMzv9UeOOU/aYNY+BYw3L6xUth9fq5MCWAg
z5+daowcpJeKf70E99+4nFoJVlGlOcNjB9hNZCxvk/kQoPOLSXnqIjBSDhpsObUzX2qv9gdzOuGi
jAS/17WfWTTN6N9BCRtv0DR7etJYMYPBxFmBZN37G7Ic/zAUJ0c6QpprfsHxFsQ6LV7vJ5a8lo3e
wGOzlPjmqvr37MviE1xUwq0eK9NWCkSxv9Gcu6k7DO/zXD+NzO53O/HKG/Nt2RcSSL6V9d/0zf8C
joH9BukN3mixaBGAm4ZBrm/40w0jh7V6N4j0LG8fKDErlHDSPTbRl7GMz/rfr2rEsrK8wAlbsbll
iB4wsd7rL7LAa7XW1EjtEWSpeEQFqG6CYEqEdeBavNe9zWDjI2jEsrrkWfwQQ2qR8/SQsdJSb/cK
ptgQYplCRp4wOd6vL4rrc42mYiuYkYqB7/fguBM+hxwnxpwCQ2xX7YLDp1VU6+eCuEu8SrxNmtu+
U8rIndOty5QwAZHDix2yIEupTFBU4bfz0eFSkOjezd6NzItE5t2HgoqgJ3G0mKJqiWgxwxOdZOyT
AybWN8aFdsClYbajGlXPawRE2TzFNMYgWS7qR0mlLPVxjtxXicXH9ofW2hh184iWu2fwYTyYCks1
gw+RJdBxXE7U5L7QXZyKBk4RoUDsUUDfhWFpS4yl/zah3xskLyW3shiXLk8D9Gfye10+QBkM/P23
VbeDGbUMndZDeFOmHMytvQ9F6HFy3CK86S80KiZsvsxfo1Xi647gwQucWKODlIx7NVJu5lD3h14T
0ONugvyHopS/zDy37R4GqzF4lxE1IA7KgHYJ6dUZHcFwYnDuE1/z8NtQgLLeJP7x/wJ4QVSeClZp
5BRPqRQdDLYSSErP0TJCXQo5qe108vBFK7enS1CeEh7/le5VTTwf0g3NGLGejf7Awu9Ep/ozH7/v
QFkyieQ61dIFYwxm2G8KJM4l+S5u3E/lZxUbCvkdcs12EecJ0dBO0br6x/3uxRTCDLIruPfV7FjR
lceOzujWOE4KTUGHdpaG1KtavmP7ThAWBf2X2UpWqgNwYZTR272dQ3Dz/zesVfX0oqcKny5u74pD
40fLN/HcQaSWiCCvhuCFyrL6wDtqGNvT4oBrArKYE0gMadiHczXxtg0EHT4BgAI/fAux64+VxFl4
iw2UELp9k+yCWZya4tRLzc7HrjyHYRqjY4OLdBdWtFV5mPtVU+sYVCCu7nv/TV3PEI/Hz2OMXX/e
MY3jX+8kaiJJ98miL/nztgvczgecP6lbdR+edh22XoCSzzQ72rZHjjlBn1kSPLShky0ch74TenEM
/V0Ol+jToqwdvmor+WOswFofBCl9ckahyZobW3GP0Yf751qjoOOYkoAaCZGopFF57RWvtQcg7Nn9
LIa2mtALiUiPDcnpPXk2U5pktIT+bXZ7631IyqDzvaJNxEiFd8vEIpmUJeZlTEkb8R50MATTip9E
hH/qDetqRr/Cvhs7gc4hekUhtRKUbdUGBhtPhQ68L4Dgoepj0F1I2CoNCNDF57fExhpNJhue2vaj
+/g5WjVz2JC+pbuLNkeM4hTpfCNO3EY0VsHxe3Wr41PsiP0G0+pA5hPQ3JiiUi6RcFwHiilaAvVS
HKM04f3x42eXttuV/ubYXM1BED4O7tKShCbpmix5OurOmuvi3hL/9OiYWOD0wNIz3mTKO2Xgw0fR
8JXVg0ZFo7Nsy2Ngg7rN6a49GJxsS71ExdXppvMG2DbYNOrgKAu23NEDGDnyL3tYUxVz9JTI37VD
xY/E4f2nhUVBfFie0+S7yj9km2w2dD1zdINcicLdOPI2RD3tXjqg2B2FbuUHD1Y7t6zglhJx/6pa
GhXzb7cBY/7kJmlW8X76uo6Sr238AkDaM4vSjxcreD1fJ38eyPQiLzM/luu7/VPeVPgRZ3/td/Sx
WzpcCuMdt0IRQiiULq4QNyd1W4En3Yshey7jcYBgtgV12KXlRlrXJf8gf0mdGRQwJ6VUQUa9pmyB
8GMILIZyH9USyQVe4NdtIUncmM28EMcGsDS83jdN3ijakjIApV/VR34PuBG0TR2hBcwTxTR5TDzD
Aw60StQZRoPAGseOOmuvqEhK8nTjU9EOkoeukdS0+Rm5kpJ6bFt5D3+rvuozhwPfSteQyafgqvhR
5bpS+0KcdHxCDaRFSApdOPMtxJsRXMIdPeOvgdJEyPpVxpp0sS0FkgYpzdf7wJyqnQ7d6mntS0BJ
ASRb+Qz4S7HUW3b1xVB32v7AEFwqC44QPwboVDJ4nydH5VM3Kx/dc1jbIr9d6RprkmTbOQamlAtZ
p5v7CFEN00kNvFaZVjtkEk1aDgjA+l6sCkpapSzP4lIDOrVVKmW0IakWOnTibXicV70eWA1t1xpG
97Jneo9tpg9FK1EcV5Zt33BpWnJFY9heECz7gZ4n5oizg2LHXbnBYFUPK1w6FgmDNZHTU6A7IuJI
XY2t9ntUe6I0uUrWesuG5fcNTsNWAgOaast3cQXWDvkXZLSPo+ITeBgIb8YPJI6f2GdANeJCz0t0
98WBuxYTxVAaLXcNBCzNjftrP2WhB0inFJ4xqc3aU5B7ilA6wCA4OYyMp9IajM2UWPcgzIfVlyEB
vXPWz6M754sH8Gzy/6essAYdHuIClqzWDiX12m8WOfVbJTTxK1oVg0ANtBYuWj6g8P4F3yuByvdt
lCkwQKNQEmtilMOpdduVJFLegP/h0NhdjVt3yNZ8VBNkhruNyGz2Kip/+zryKsNS0j9E6tGVUsep
z4bPRyy2N0qxkj5txl8AWMJSvXFWSOZt30J3U25ySjl/urQFgJWKmNZtJgPQXVcQ+x6IuQR7JL4R
4JpjNcO/A736IOXwrGGLVXzGkSF72KxhJoE+/jgUnjy1YKo/gycOtOolbRA3WzY727Don+BZY1RO
OC4abfqLsIR3hPAyDKDJIRXvgqHAbW2NLcBz+rngr+2B9L6+aXbBobximwoFNAL+xeBo6TG0aes4
8kTsTW+9AsqXlBPEBCKGY/eI6Ty+CLyt448FkuYZoDY10lvWK0FoR2U12ESlyn+PYKFp0R5WVmP6
UapwMHfa3WPW/c0OgQ4lFMsBiTgE8pIKdlmjQWImN3UQyTy59yxZvQEc3JjnIS7rJhlG5BL3326M
IW+/LR0FXJyqqqS4/Uuxg+ngsIgkJ3i44AOMXFXjG8jjbzypds07NwXd7JuTAzQt0eAsOEpNFqa0
hUJhZbd0v/oWFLgMOK8vH1mbR6KafThlA2f4GTr/cUmcJaSZX4GG6OvlaEOouechQvn8B2YQgfKL
ASc2Q0q4yP4wfaqIphpVrtdVf9dLR1h9DRYhpVUu3ZlSFwwx41Cz7FSDZDkZXYK4b/Kxr6uMHOQJ
LfMUq9KVAFuplLQUVruPt1IIG27M6YssX7pzYaX/x1/qGhszegAtovCPfLv60MEaPrNzavN0YhBN
YkXBj8KXwsdfytoIpCXS/xIohQfPXBRSJ7Zlu6CQ2E5/XNG4Sq9bGK4RPsHZnYP4gDhKS4tV0NOw
IZk6q+p8W3ZZ4+syajlztfh2Zi3Rz4V0oUH+ZkEUlqe/WdbyVlvaCJCOe9x6dMeNzY7Qx6HQvnIW
4hiAIan4hUmON6sEkIbGRMcIT8hw77Lfm2M8Vw5eLSCtrXS5kV3vLPv9o2LyrYV7tJmFnwj4fFWb
itPk5goRcF65YyMavE/0ImFwt0M4R05jQcCO3twYQO4XK9mHDAnrDtm4pedOGmLGJeBs3du5fzoF
3gRwDnzh07aM6gIA/8A6ssie1QpXdY8GTViW1XMQz4wM2u5SaYC/I0OjVAeI/FXu7ROiX0hpfKya
wrtapFYzQg9KKFWr46KUm02iUoI3guOX7CpYPc4n33TGiTmzVR5NRzOl9uXsDbXq84UzU0tf8LE9
9f/aRwhEYOIeYOKbSzpl0lPNGoFYeaLH/k/PYlxgZHT30AyooAUj9EQYJX06sdPqEjFJpiaf1K8z
wr2MyttZotDFC7CYDcOrp3bKeYRMQg+MHY2dq3KETbuMo8o9NI3jzTORtg2H8cv6uQ+v0pBnlgA9
G7UufCKuPWll/qodFrd5FeP4Li3djDDYiNJ+KzfkyguGj66Z0jPA3O2xqrMqJ3+9/piof+u/bIvc
3e30rQM7iFX2xSDihLExPZRD5KrNMofhWQxGPIB9okrq+TlrQZED9X8UYf0atA8igBGIy3DQRgyb
/nEceSZgQUVt2iyL7Qq8wSbl+ba40BKJ5YZfWlT5tzMqVbVY3ZpscisON2Rz/6c25Ya40iB7BHRb
BYWIKrnYF3kKlHK3kPeTD36rBSmWDBMPpTSESbxx6h1MZFxO74PS1gD+R7zjVKcjLSNZ7wEi8+9Z
skzG8NX75QKY53Mc/BkK6ZAigrAJhfyRdLalFPJWbMO3xRb0Xvnth9D7j6prwfY9KSIBBQikMUF3
w4k34qNS/x4pTm3nE4/fJJpHn+BsDvM2NKuLgeRQNoO+L3N4PvdO8HhUTU6EpXUBrcbfNsuZPMdF
sDCiwDd02KI5TfyNpbb4R+EoCtrXA3GBKci3RAzBQOYj1oYY+isQZmOVvyQ7JjzyOHSN9UssCL6e
0aSuAdEBOKa8R/NVqng0y/6Tobc4ZdkTMfLShSy2ZtNwuzts6gG6qTtbvkYka1UsOSxQegJkGcIq
ZutmVNevaYoFHtTjxKxmEjAbHmZ8IbBs/NzkbVWiOpUKjabVUUOc8IB65WM6plrI/Ri5OIN/RlTw
GbevJwWJiDrYntTcm0UFl4/t7DOR44nVCxg4KdQaS08S4q/H3CRXINRsvCwUAWSeaO1nuI/4DVn4
MrbkDkQUcRgt75+K2k8Eh2UCmNrENZrhRLFdZuLjOqxT0+YA3fe0XeRJCXToRnXRuiDqo3CXS8zN
T05PO+sM9qWmep3iUXUf82/wNVHwT7cT0UB1QZMv2kKgVsOsFfAOlVTWnMw6GSKlbuCFgryAkHWL
3pfaDz5QbR+eJAb1Y9M19y1UJTzZKr0q2R1cGlRX/gTyGtG1s1qMM2ulf3DlvRLvy4dZ+KLTUEDl
DIns6MUyo81Tgqu1nwXnlkjybjjaOAe0I6+9sk9/fDx1hGXUkoV8VHPEw7jZcFekGZiT7o0wZuTV
iCUalgcIFhEVFZPvjYRmUTBhLzyvVk+9wAjjbx4FwOOHp+Q8AgzRIB6YLH5wCO1Wz4XyqHpYec8S
uhoWOphMo5U6tp8eqAENGnDU4wGUO3aMgw2eFrprmw1oA3oT6BjaBzY8P4iAS13znbilCPbu+iSK
oxXEIuwmz36eqc6FmFAH90n+E4unfnECJ5JhGkc0jkzuSNoddGIV/wGiH36aSs2+3UfBWbL1U/6X
5xUyiZp6Tvms33A+P/REYVPj7CLoRy2jnW6rQ3YbOFzMoEgF1Zpz8DJqkPYMErZCUoVYZRD/9V97
0WTt9K2ggkjS7Vjsm6s2aNxFv2MPAnqfrRvYN/U7Z5tSTd6LCw8TBfY5fZulqDnlYS6dAtpQ+E3q
7yWkOVsCMsAeUyzFs5j7NtQG4V0xGOMU56DRHEO7B5Kxli9YgCSAqhtBzFiQPWBHA5oynu9m/xlQ
kup+A/bpfioqLXDqNJdUJTypUSaVAIN9/a0EVHavKLw1938SAZwISrZbNdO7SONmxgbVm1Mif+Qq
3Q1LS1+zXjBXQDGsGEN+SOG6hdiGXjxNOeb1avgV7wy9/jDwgmXauNffxcaMOMQ8W0iS5ZDHL7tQ
3XADp0W3yeiEplzwLL8/7crfk34JPYh31oWZvT+wMfx3fyz4uhiChuUnOkhwVWjD7gc9SSiBEP1A
khughgUlt14iNRVzKqNIJS/Sjh50Ax5eYid0313/kiuQ3lp7/quJcg+/MgyXj0DF6FigKwfoBaOt
meb3Pu95gyiSalzKaCqpIU15+T3L9K3StjK++vu/ztjjcasOHLbjeyDQfXWzx515e6iSUeo3Hv1I
Zzj7jtEXaKFJdCjY0B05m8mDqpMdUX5WfYj8i+DazZEDcCYSz4rOcncJtmMp5O0KWdNUbvLqtuJG
fXAfS3M/FiZp/m8H0cXrmORtrme14AkJK+cmyMP0pTdzLU0ahCOuqgzUfIp6lB5nnR47GLifGN5l
vy4i8QMNAMvhzV/X2P7klPNSthsTEU38rYpx5uQm8Qdmb4181F4dDI+ZNusSD4UVCHGfNQabmnMY
Fz9I6iyLW1EjBEa2XTnqcpNYqU9ybBENj5retEvAj01I446BG30pXHzgvvO1IV+P8vCAOKTt6zpl
R0/uYtf+g31zB5f2tyxbpF4Dm4bRV9IkEHt6KWk+1Eh03XrmGr2dYmUuhUyclkqc5oXTt2pWFNjM
OkLhBHvPdMVveZA522yoKMXZcOemCnBkZc2kLC8hyY2qLwV1rt6qHzbvRA3Z0iLfTkR0SZtC/cyQ
tenC/TlLnXH2eemto2TeP2BCffo62WQ15Ii9Rzj7tDcD0PbNjm3wjozSsrga024xfnqyPm+UU5tS
9HvhZqYz7c5lQN5hSBVrgN4ZM08UwzvCKPTO+jw+hVjBeHjqPKD9ioLnEC7c8BxqxsPrPFUiHU94
TRPHqmSkPUzQGSaLuXi+NYmerelV1wa2H47Ui/JJMSJGivhQ0qfS4cime8d7uildOthUCBWlfdQc
txdIYqZ2WvPa+JcdkIj6mK32ghxktv8gcjb3y+Yke0rvLOdQqznNwM0J0YwOoyWhkKhy5ojinYP5
AYhd+jy9hfIGHV73E5Q4tMRp6R7rU0Z/I6b6c8GgSs0m1vqSp9/XTzXeLeSqayWlY8v9DMmPfym+
l4zqcpdCH+JRPts8GC4NQA5HvzC2yu7fcQ74NOVDUoCWE4pOWJ/HYMZkqfyUI2b/QcTnEQXKlnJZ
FF5vFHC56teVRBlGZYOHceSKYhTcwNeorAeeGdtFuG1y85D+JjYEM4vBqWNyPVQE80j2gdVd3+N2
3uaDyKcjkCzEAgfAAkL+FCa7ebyU5xTCw3IjDxwJYAF88A4mJ0dPMPtxg+MIRbUViaNHCqX++Jov
lzvRmDS/cw/sQ6KnO65GQxmfvkDwzCXJDJ6N3GA+c0FGi9uEWLWPfSsCnpb+WcvusXFg72k9wNqb
tC+aJfhCCkC4Uk2LyyYHNQ6KxtyxBTDebCPwbLc1iZAz7Sey8SgHtACqli4oJBZQBbh8ujka+YrI
IR2OSmCX5nkbS/LcKngKXFXrplgrHdfa+BKgOAhxjzR14DuEX+8W7gLmm9U3O4pUf75Ngq7fzwts
hE/zsfYS7kqlNhYhPE5pMvsR/cFwap2ZHcIoxNJG6lT8fsebSAqeidLPe/P5nTicWCp3Vpdadrgh
p9fh8jk9G3I5h3DayWg7tuiiQURwq0JWIA1werDwLtK/mkEOjd2RG1jPHgH4Jg2v/OFOc7bdmLd8
erEF6ZCbUooQIUOKkzmjHrb4DB5P7+Q4DEngefyEdMrGgb3VUfs84LIc/SXID1GLd/cZRZTFc4xN
Zu64XTETcMWtR6y/tolA59RnCx2S/gk2jGnQljVTeiUFDG/9a66zDlbELw9ieYrxjNpHPQvM2atJ
pmr8ekfHHJGQSawSVO2IMIGPlfWV7OK0Tn4kI2h5CQplfJDPnriuLbvWoI8wDgoWAT9TO4ajWKPA
ky2/teLv4xgum6g9B6M5HCl5ECqfu2hyfQnZ/p09e2yEcbAWme3ml5mKca7qq23LumEcGy1ZtpLj
K0fkYRVfdMoZO613r5C8A27qVxxg+HBYLLszqouX/MJVxkkVzPGc747TePEfa2O8MQ4UaINaoi24
7vo604au4pE8TWgj2SqbRKcKCvtchHMrT9yMqHW0SsYQpE14dZ66xFESFGkCH5rJ1zZVZXIWOgFE
sJ5cqQ2YD6xt7NSouy/4zUMdDm+/HFB2hUorYgyvMklRZQk55Zsh4PH6BiPZDnWls4LIiOltrhCJ
DdAWCfJcs15LAb1/V5PYSHJ9ox2xTLyvnWKPKDgZCPAEIXEAgv0OzThT1l+XVAJvyYz/HIscHTgv
2GDa/1QmPUKr/cayl94XEX1YovmwCNX09tjHS2i2bHhr0ztsrQpwD487Zv+s+PyuVflkAmDR2kwT
ex3JB014/4h5lLqsQoxLpbD3x0ngGc/goVJMR2vZOkpxcHGSFq4CFgDp87Tb/T7EuQG3NgY/Xsrh
Ay1BPtE7i966vLK3LgFo04RmwWTR0ZE0uODPpMppNT9eyXWHdt4SIxsNsFF74ApGb63kTMG8P222
n/tDju0KCKSvN0MDlQDmuasYqDC0ALHovY/bp+1z6K2h4QlWnV9zOvi5/nFxJ3YN8H+8P00r4Z4i
EjDIjhRtkIrcB3A/F0EDQTICLJZyCV+QrKPUSV2vVJfPZqZsLHwZ6jh549/1k1mykFq0lELvoous
YGTZhhoQrYTbdSkQ8r3doJM5h/6mDNUxlRMURn7tJm319U1BEkL8Jfkbk/wL56zTeVvjUu7NjyYa
cHJxtVkLNFQHWEeBgduDq51p9y4tyy8PXFQJdqNzoex2HfQfH3HWmrfnDG0T41HaMCgtmIHEpNQ8
QpfUafc0e2g6+U/31zkdAdk6lcArmWR4fyGiidYUTQJF970oejx54HvzLTEWVEitPJYApousyWUi
OWryhF7HH7z7im5p9I3Pof0qtDBPpc9s6DYYDkZF7/PFrbD/rFtFsThmU6jwwUp19oP2zs+p5XDj
3xU03WCMkn01JLfWCq6+aFVHydUWoqWDwfD/tlf6pS+ic0FQa3b/jCFxQ2PBKvY81wAg96dVageG
FGNRDcSnImmx5f5zee+Pq00eJyAB3bHn5iLiLa0rN4yZf1RSm7ZsWmTp/jJV9wUtEd7u6GkrtiLg
+GUlhsXuB4H1X/ItnAsR7hckH3lrVIpG0PDAPjZdGNS5gnmvBXcd9v8Bl0eGsPsVI+ySZ/SpZ6qV
TbC6VDX+6jXVaK599pejUSKOL0QehMH9ziSbR82POjbvPmYs0KYSQL7YlMb7ciNh+I+a7YjZxmpF
VGsfFABZf6IuLToiG9sSIEDIEwEQYS7+JfrhWCgay0fAK43OC/3JnlHKB87Ti3YaT3MG3ppTbOk9
C3T9oPi5hhFtS0N6+l3fjhBCRppxAQ+RexLUAxoKWCarDqTHVeu9TYfhU97CGTq9EL8n79Vlywev
7Da8MWNuYAjs0gMVXSSGiV4L81tA3FjJ2PFUpqCbtyqePRzlHKfu4wIg+Ud44Bsf9PdknY4KyvyD
B74n+yELXqIHqo9QJhyMCLesGwbYNc9g0n4ZrBnAx4koNtdfIhxhSg26hZ2ntPAEia69MZ5Z30Y4
yzM4eXzm11inFEw9a8YybAWF/Y7M4ZkVgkjHb9KwrGGBUaKUAX/wIXHX+Kl8vSv08OnrMOp2exLI
O1J2HNKy2kLX+c6XXUuk1BiaH7fGPoAaIJOImTt4XLxiKjfTMTowKeC+aHxLeoZntYyicMWmyUJW
oIKTeIcEyTUo+2GYsLZzBChChaOIz4/vTaVOF6fh0y5LrypgoQaPfRibzEWKQByn/Cl3yVPF1+k6
KZ3wcG9swVfMhJYnkkmmxes3RNIzUPTvDGm2XcW+Y0wOGvdBHDCderHqUkVzWrDPXAWRJLJw9Bnf
QSVvnCYFFIhOZ+hy5O+4L4mIEY0eJz25fT0KY7EsdVffUzgoOqaXGhVotia+hpqBFNgH2TExtsQi
Q1ydyk+ub1wHhxmnDGu1SlDT6tTwGG4a7ID0di/VqtKP/e5nhJK3VwizsliRqUs38rL2PakPIf+L
/Y8Be0HM/EdbfXIBYHGReoNzD4W66ZYf/bwU71v18cDI4f84w4XS/H59n9WF5BkZHuPktU2k7uEj
V3jDReqiworNyzmjANFCe2SLbARetsjjw/VdlDcd9kel+0iMpmIWpgNWAPqtftZzS3c1rtLnmkSx
AoRRqZdQGNRUf2PxIVxcTQxmTUqY+QEPxtM1tW5sLkBs1P4SnYiUoGXrjzbWcu8/w53QunjcXJal
IqckD86rFELUtguHpGbjIjBYQzcMg03x++AKhsguYk0wzaw9w9wIjYLLtC0F58c4SK0ulA/IQKW1
23l+wLIFHqGRWWBdPw8XyEe4KePi8LQTvimiq+wesVC06lcnmvvFOGOwGebqZrU4M9oPsxCqpN8g
/AaZ2H0WdgNtw7pxUeJgg1D3rQUEXozY0YWCDUKRwx8za4u3DCKSVQjWTxTr7+rrvEiX78lnHFz2
GRLDRQMIWz1XBplC5o61Ouf+uuv2f5VWTdHZf0v9C3TS8i0vpQ3fiGCCbgw4RVmXpt4Do00y/Ag7
QeAIpqidRoezbFtWm24lsrfsX2eG5M5ydKRWmWKHn3SMF2uElJRzcTScBodJDGkDBuMgNaQf4u7x
gAtue90sKQOblkmwLEGQgFO9bWNC8Pjq1S/cEHiqkIAYFfvBCrLqv4Gin2PHo226ZRzUkTDid913
9z/Xnpiz/H5P3+uF0xcjpKBpHakDpsl1FWvX6g6kTlz1SshjnKOpvvojlUAqZeGVkmJu2j58CRVe
PcdSeQi8CIY26SfXEn/1LnFaI4YI3IDxwulUGMbW9D4u2eotuy+4wYgwSjTpu7ATVP/7gUVSOxyi
t31/K4JrvF+Ja27paA4nofc6eKNf+NL1a8iSHD51FPu3Nfs6M0eQKD07bsBnIE5J/w6vFfyvPYW/
k0ROcNPWNia1POyK0t9z2XRnQu7NDKc1zAZ2xTvZWRFdFVXDByPfrvUe8yBpLVfYndpDxTJiOMK0
xV3MAU8wtpOqXpuDmrpbbWPMdqIWd8vyF1jX/k83bxwVznmst6rImSOwxWo/hi+35BkkF8kEqcDU
KNf33rhnVIYFYk/1XVc9gsXfNsnZgI4BycKd8361T1cZJPGXpkI664DmgwU4E1vwhXvoD/SOpkYE
MZ1xg7mSOFmlyXDHI1cgVO7KUlMn/GEl0XRBcHZPW9y2xCJqTfiwmii/kYo4FUy+7eA2m21ftZyM
OIJpHibaiAS0e2RqI0MJt0ohAyT+TyJdcxHfkX7KB+ueFMRd1x3iPq7T0Qzm1bOZDEHgh793NWeL
e/4AlidoZ9m/sNFJTicyG3nOIbuG6+SjagmpUG0TQU+f5H/tF54geQjUfHVJz+QusAo8l6yawj95
ygG84YQfridJcEq/IP4ePWBPyG2qtiHf8i5jBK9Oa3FExCIrmIKsYe/jB9NVcqmCPyIVfk3DUW/t
unv2e1UKgBPfoo+nR1U60h517YWDPPkcKMYcDvIu8ThhFnngixmMFqYsQrb6Kto+QDSNfLA8DwiG
JU/u852hb7BhW0ELY8REwzrE2b++RaGoj6qmTpmZpnBZlxGutmVYH5eOllHA5qsZ4zp1Et2mSQmV
hlUEjs4BOX3hoHXaG51U6TcvPvNftAuNzvvTBfadE/d1j7b93/xR02Oh4GAYxiHMYLL6f2k6a0du
yaZW+v4BC/FAhJ7MnNZRzz2PlPep5YJqTR2OU43/8B37s/bIVBcc7fd3QisiWM4rzK2brFK+YXXn
kXmUWiwNFPZTlTEzjZ1QdkYhLqEf/jtM9kYcdMo6s/wdooB1VtoS7y1CSz8Afi0KtJ2Qo2bM5Zxk
5fQ2p9iRLsUmHoHsFIK2wzxm9sGKScqKzlR4LdeNnCT8GWv5sqkS6YaZTgzJaTjlF5qzpBqYjxGu
urnR6cIcmigUU5PIFOIFB4WFdbE16+r7CpLKV9O/dxGUp71p2n3WHjgYKzhQwUcGkN3bKEPpjcRT
dSuhrHIvyLjhRGZGk6X5qnnWZilcAJhQqapHLmXsQzjG0e2myTDkX7Id4NM2FlSpOddhxbRYzHdP
ctDJJsQ2pP6tQ2kbOdlw2tO6AGckeYXBM0H304Rzf2PzGDObxzlgfpuqANHnCAEUi5D18YUuPraO
xiLe4mRJEb/wI8N2w6Yfc0CY8FAVECap622RiutDXvgOH2wmEcF2VRlS7IOMrjf5AM/7QoWKcHwn
1MvCzoA0KIWfzQor4f4LS/BWSy3zMMtHqa15At6T3r+ZLFb137Ev0ncHOEQSmMFiw2ee0xnOFjeK
E69IpJ/1kulElJUFgSleZDAT8uMX2WKhNePziviE/PFC3PyCWQh95mSTtN8ISRM1bNCJsgK3YutC
21ZjMLK+SOTqMqK9dHBl/1dvGpCQFFJI1/7UrFI/N8WMTXS10uLFIPl7sP55PSx3WK3ZJoQkOBkw
9MWwtsVoOvfbjAmkYql29sdbaEGh0yt+ULsfXRYOmjr5LS+4sj1A4esJhTTUz0uX0BVBmHM09sSd
wGskIIOtrKFTA18vR+uzgFSTpOx+cFTg0R7dHEAFBimAbJkRCdwadIDglesYOwK1MTbRRMAzX3KA
K5oRhC/MxXE9dkw8YnF2ehqjuchSuIwNdG05YonG4QErod6qOUCNgek9u9j9BkEEFKWRM1ibGrmj
PQcMZNg5ImpF+HJeM7XT35UhWpcycVBrxcfMge/tnBxUdcBwo6HZrbX0/ugfzaa+5e5vZ1cPQp69
/TSkR9m1f3KPn6M0mO6YsJUwEkWdxIe6U7O5wDn+NLMP9hafZlwfXufegzxPYYAnwX1fg+BlqY+i
NSaxIcOFZQ4pFwvEIvW3VpuvCILER9+x2xQxC9zJW7By8ESkPDG/6+6VAFDEe/efmFiSH2QqBQYk
8R/zcRjMuCwhxhe60qcPQthsqEuaXEnO/02D85MpyUCrn0G3fuGjRApxaIqZHbNUN6VClBOOxcFf
r62i5zXx1AUyRcJwqBS8b5XWLAoNCYlkb/bEAmq3FuyUWE6ovDKbbwVL038gmffOUCvFFpqyORAo
6ZZtA4ivl2kORaYDggUP0AB1T7PfUasW4FOxUh8MpEIy1zXYD6iz63ztI/VitzHvbiwiK2xuvSRa
gJVFGdzcFvbE4NWs1VqsDYdfXjYhH0dhv7nrI4OTIsqzre3i1uqyHsw0XaPV2it75xBQdRNJCr9o
N0LqXqp099Bq/rh4ba+9o5/uydr/LI91UN25P9qebeFxLglUxWfBqomzSsm1U0u/Bt32KMwCCO1y
7V3d7IQ1r9NCyMPGXLErAdDuTwpKsFBa2pgp1OyejKKFj6O21UTl+STwK5q7ScQSc9cSSpl/6gzY
7qriIAWCy/QelkHgHqaGGnggOkcNp/oB5ZduppeiyOWoW0iNq8pMYxlnf5rnALeX3RA+P4ZgyvKY
bLrQU/9onzXt/IGz00EunB+kntUZSbovCn9Qeb/zC64mYijBgmS/2Ocuwt8mz9o6PUlx4iUXb4Wt
+H27+fmPghXMw+CVlGdKNKF6ouKA0GsEHH4xYmwo3U+AiEDc/FlgfIs+0qxBBoUMl0fNJVlxZt/D
fxpe3Ohd1Bo3rGXh3Mw49kbY5EX66yTSFyvf0hdFV6MEDFaNP/IWASFPko+PdVFxL3yscy4YOslF
66RshUlaFXmu00CKDcuDWyIq2ZDug2jvhwyFub4fdfPx+px4w/wNhKMkrRjyLcpCXgQZVp1DYpLA
HT3dZyED/4Xlpi/CiPLB9LsICT05HfLoImrIqwUdQAf7hYqbDMpMrswdbdaaC3vSWWY8wmleCTXe
esrm4fafz1hw+f/xuZbymCPU+WrlXNs/z7UXmgEEHoYWQmWRt/gQQmrllR0j+eEpOJCwNP+MsRMt
s6yJvsj6vvOzaR5xSIAhWk2r6zgKN8f4WwcKO+y3XLP5s/MEKs4MKJ3b6nAm6ZvvooBfHlKclG7y
BD/usIlecGNdRsTeA3yiGx82hWceCP1lHvwsD3dPuryAaBhOyr0ederjrjhNTnFKYXx9AMW89Qhy
XXtYgicUgXGTRx5a2GuqDGhl6XQp/wdGYinZ46W5zI6/21mEKyzZea+XLIr9AfmH6Tr2FIFTvaRT
z4InprmsmaxKCC4WCE3Wy3jIL+1aDOVaoC6TztRYPk61Av2RCII11obYUBXLoR8yo0B7qEqYaHjm
XLdyeTSWG9Q/4q/9+hoHGbgWHr6yusLKPoBfEVanSscS8aAyuohnDBj0mz5IAmfsl1djF/OMRez8
AvUcWvRmocxJCgJ+wQF630fRCO/TZrnnGbP5D/uNFo+LnRB9Er3f7pRk95JGPv9HFWAUo+7l47zP
aWYzW9c6n1xMQoDiKKi/6X0B5gvbEL5VQXK0VAmzQbOqz2bgKSsYXTyGM5m7YNT44RfzhwJlT4/k
ScncZ0xue/nMpLXro5H18LWVbquUz09cNUH0ZGdTUsTyLgxwu9W4qzqFQDMzKL96a0TSWRJtUztx
BY9OBZV0E1jL8si4pnSqoQkd2g+wscjn0/H4cKVUAKWiixQ3WgGV8KvkGBwtOum8qVlFEx5rKOtO
o9sb1n3Gb0vjmS6pJnhGvFZzZfDPja47LUfVsh0966dCyFBDSfw9mpBvKV2v9Hp2qlXq63TzJ+sb
nceseqk20R7y/0kbii5UhDEIHwDNNqB2HH9HowQqeHMJl3k3UFOdylvkofmAPHy5As93a4zXaxqb
AJ7sHiOOHplKOAtmGcUGTd0RZdqTRP2pRxw2KNspn2f8q2E4N6XrA3SedtrlP0gIr/abmkUd1Srs
iAVgSa/+PpBB9IYSczHjBBsoCJHm1C8FJghlz+6fInrqEv51YzB87ysER7ZSuLFkpNSVb95tFSE8
KwxORlCm+o2L/BhKYKcwLbpo4ADaNdoM6kBH//yfcmtaEkC0qcFCvovQpmpLa47Qqk7CoITRAe14
lAHQMctWEZNmSvaZsCMvbro8auE6Wpw+q91vYulddUivGfJlyhmklcdT987W6oHs1av3mmWyxhZC
t8DTHJPc3vAbvQyEPfTyUMB2ldrVjF2CfQJ/LidDVzaTQF/eJG5jyDF3QOwconnbhITEQ4umz+QR
/BAYiauS+Za93fV8nO/mleS/hqLwE7bKoXq+xRlSB1zjDze+ZpLXOVI4DlwelhNwueWA4bWg13h5
aMNe+RMZEiMMCsIVo8E0QoBZQ69WFkSEAVB3NF6mBuT3EmPf9vGih3Sa1MG7t6ghBt+33riAbVPJ
nDRYymDTYnf+66jw0vGRfPnY0ahaXIZhSnuwPB3yjIjizlULa59h8kDSgVe7O/3Dx4Gnnn7Xyhze
ByiIvv7AifnJ2pvLQEKs7zNqACYVBx9LuFqjzajrJXLEpqdn7Bbr1avwncZxvc4khKchS4N3t4Fc
sxKQgd4uou47icCm8xGrspPfqt4p49aSb/KvbovKNZHn2mcBndi+XGraDfqfzFatI2A+u3rdddlX
jMBhsYfNdtLfU70sHT3Qpdcruxy/UoySmmMSbnnwc5V9xH1tWjFUsLyj9h+KSwQHvQ0EeoYrRrKR
mBc/pWEF0AheWiYRZ2Y7kADCY5+Nlxvw32BmsGm61y8PimyBRv4iwdLVr1ASkiagV92FfZQEOhJv
4CDONRWn8JP1GSLOVQ2CCWMS8w0S0Zgks67MRVJnvodCNociN6p1rSMr4GpEVl3YV/8JrMn3QjIi
L+jidLRkp0+wPr11r+LWOQq4a6TBlM2HBmQzhxwxcaqKHQYwCgfvw5Th+AGrIzgGWuH4ITpiZLBu
g+Gc4N4Ymxpl0SijHKbYphVBitC+vekyM1UxI4kbjxs8WM6+qF9vmpYWZoWEgbXY+waaGbNBP+SU
FrCFXzz2ddJju+85OT64GiREkzdid5vigT0skUh1e4wiOMmDa6+oEe3Na6SBcFY98u10GrzVJtDW
7ne5TCtQwPexQb4O/EzI/NSC5Jy8rVparYUy2+l4M1mcQkQW63U7jG7Q3u4Ds5P31jwCI1GxFZEA
AW7II7bRdef2ecaQf31I5tVwzHSeDVGIOnN2GOkm6Nweoz2ZD6++cQexMpbGP6oC5mMB2KNY1BRb
1QVkiGxN/ho2Xy3yJbmnHHrtz/Y/BptL6xf5A88ZsURAZw09vmSCEtcisNXUZ1ydKHV/ZzqO2OIp
5jrO+YH85VIHcaZi7E+yOs9Mz7e1h8S+/n6G34EnJL9+8cbrByWGO/mrShI4z5pznK/U699FqEID
YrtRohsvr+p/ZTvcsu3YCWuq4OSNFLcoZET8o+vOQMYaSvHgOGSM17Vg+ceQetk3ew7ghRTzd1qT
M4ZahfN1y1zH3kN4/zdx2Im55azIaaRVAcV6FjB3ZTX3U5Chbckfy2prdPaZQFPv3uGMkRWsic38
8MdMTPIs8eaJpts6SAMUoa2dSNFCYuJ2VA+/mywKEmXzt320oGxdoIoNeBgZCuAwqylhaZdY1NfC
RnHrcQyzjSt98Zzlx1HR3ab97s6M91gmHk7PH8cp1gjb5SwUhVkh0mozEBj7c7H/fNBpq1iKDwbl
A7Pdxr/naSflbiJOOkDwtLZhEhgOW+sRvCThWyVaTWvETXSzN4pDE2HKXstoeGrtY8byqIjcm9iB
5RgmoGKV0o4bi5P1u9wdyl5Ud03vzhKUzzNDPULpv/y2nlSX4K4R9j43PaLleFErDZVx0P6kMpQw
Noz3q4gYiZ+gleUgfgNk3svef3jhjJB4NnluXP/UjS0GKSv07k7fDAe6tTswdr6t1dOVvBBdl76J
uNOdYMjsu/qxZPG4Sf8IiNax/J5xCN1ThsCzmgZxEnxXLaLhA4ze94gIAiqX/mqmnFxvUpqwkG78
BsH0eCCT6qgVf81rnNF9FJnPG5Rj0xkfRfsB43iKM67sqa6APU80blECU6eioJQJb21R2nB046VY
x/S/WpTqqrGs0Ef6nIWQCcfhudNfI1CWliuY02BLuW9XaiW+N/57n9hs29WL53yGltjDr+UYoXs6
ANmdTVDxQA8diYhd8UdHnXUbs3RW7ZXNzqOk6sEdymxxhuWP6/oghqhoRYJ1mJbYCh3NgADLQfF6
JotF+CgcrHrZqmMYTtrHuzLIUcpjxdv55yXzDsm8ve/rKZ/01VmAy6D6CeYux00H8rPa3FpHCUFo
MVQYauch+xSQcdNOnunUA2I3TSKAhYO95Ns8w9iYOQYkXnHE8Gx9ImfWSW/lVGxj0xAyhhlUCGQd
KK82YX7KPG3C+U+psdbWe7+aGeFIkPFLnhefk2J3APd15rD+ubZ+ItVhSNwAhimPv+EA1gaTTxtw
I5b3I/JXRFzirpwFxHikdrui1P4ianq5CLRxj6zpau2xbqP3J0xLVHEKTIXsTP1xOHSriAIJP4Zi
2blX14kr1n6PC2dXieNHvi9erpzOAa6DGVDIIML/uMh+NhWgEDgrhNFAVryxsqV0cDVVAnxwS1T/
aTiJIlgdXn0H2N7GLZlys195nLSvXApUzWz+fNcTOb3mIpnzaLi34kNgvgcydVSmo4oZXXYTQuUC
7sGfvsPXVgcExHkU401LwIPUIoLxWiMDJYVF5R+b/ENGbpkZFHb0/zBqkuqH6zGlkcKWKI6yZH1C
isJx4xO2b5ESFdASMb0/aX4yYtYLe6OqaV1ilwCfIIw1aYFSHYaApRj9P3Sw7XkVE04T4xtr/VKJ
VVR+JZpV4Lb49uyEIZzOe5YOXxF3l1xEoEeVsNR0AgkcnjUUlDKg629UXueLiJbi8vyURGIQ35eB
vMRX1jee2EwYQPTjqaLqcXjDcHSrO/MmXj3E7gPdJo59Yx3R78GhaWptwRZCfz0mAHR7wETTIO8X
Qwpo/KML2gQ0NOzQsZw29m0y8M6fgINoaFqteueBK3YW9oOxUJPsQNBnVTgx/FvLxgZ//fykll1c
5C9JyqjKpmAN+TECIES4pOLDWVQb5KTirb1PYOfxagsAKarvRqxlWksWCxGvviz0A7wzxNxF7bPP
klZG5EkajMITCAcYEnMrhS98gjAF1rEnMYhgDYR6wrFEJNwQFZN3MLqH1wIR1dy89tmbm9zegxmu
OQSwz3s6nT0FwMjv845VRP/wVhFppz5Qxje2gEjihbFw8xsJhw8/sVSLpUAc5j3dZEbO9E3Cn8Rq
CvZxIiwDIKXOmVX+YgjA9uYucJBrTbkWhq9YzaNp+49bFTlvSO5ZlRCmG+DeMi69ADjUs3f6mKNI
EvYD5Ls41CRDSxHErHJGqMHKtaACUAS+ko1IxSPjQlGN2vhmID9FmrJ5YvtXm4BpjkGUH62v1qeW
zffKCIbBwZLgEHM/Rgm74CgxapKNFOZJLUAzjRKn2gzazYnJkWOVq0xZ2jaep4Y/vlvQzj0dd6L/
A1TFvAj9udLEacX3tVLwsYK2eLSQSxhZiFGxUyOq0vmK2sj9JXyOnttJ88ILCck7zuogMygeWZI+
ihUAxzV8AxXQOA47A9NszxGcWpVjgXtJ+kTbKifEhj4B7Z1e9VuqJQhFIkE0FgCeA3MSoNohayJE
1z+GKX/CTf7kJONV2fEd56MEZdnwWA3qqjUrlklLh101AuqSWYyvBl8gUxDYo60dTG7ipSteBwPR
I5vbCl7DUESo9c5/LKglJhBUBsW/zkjp2FzDVz1IjxMQwYKIbd+HZMOfb/eh/E77FJjqZiNc7DNx
bKgTA/VoZ+0kd0J8ihMM7MjMcAuLEtgLbJyEHFut5o8n6dbyIjAxmOUCUdzFexyqclMwohNASUXZ
hysKJS/VhNEfWh0RDBzy8QT0ubHdjtS1Q3IzPM/jKZDDKHTfGV5Q1AqSpq8IMbWSh3IvUOI8vjGo
1FhhTtIZ+Z0MFynxbR7UexQEDWbvZxQpMco/G/WyKODezafWVgHrF0mhWhjqYumBHtifE8/gcoNl
q9ATG2G+APGtoM+LI6oU79FK5iRthiKeheJ2RKbkOc1EMImsLChNwp0ByD5Jjyeh0RgvSUBDyGeN
Re7o07CySe2zNG83xvtdE6g9ZxejqxQdOtOzWMeZvXYdSdPntUbOqFbLUUxhtNoKmot4EDkVUmkk
7T2GrQQWiLCawy8HoOOJon9xfYCktMh/iworgAgsn02fOplzbjX+Bta8VHv658hlVamAUahK28KT
p6UwBfEwnIzn3q+/UzRhuQdIEKgCVVLO68hIGH9HwclOTu1SudBVRDgmv7J6XLg8J5iWUSCRJUVx
M2+l50iR40zKQ5WwNl7O+Y4YrPfV+7mvlNAwWEZ4haftzWLrVLFZAUKIM0Kbtj2NASxs8X9DgOPE
MeUpd1+z1UnCcndWonib89eupnjGQsB7q8/3O7N5SXrlyCQrYtLkdzwADkX0q+jUhcsYuZtmwaeR
+oHPxo5/BwxqOzXxZLDR/nlwk59YXAqX/d0+mJ/1ISwuRBz8C+oMuUuiW3BzqOt38UP0eQTACSva
0VA3EmuaFIP8w6H8fl28Dvu3ebwDTa3z+pHueS8admfoJBQuM6kD8Lwa0ax6IMxFX6CN66K6ylVC
yuD4nZxhVz5kEodwPU+cxvpsPlPtzZJu+N1e/CTxyRE/s0SecvVaVjgo3JncsQ0kz1ZQU0dbU4q6
qkCMm0NjdlG4yFV6CLztGJDl1S2aoZOYkRmQmggJudXEy6g+lVHVMDgjok+EXVYFvVDhL9byEhJk
38XYpIVJXYKpO3aZJJjaW7TFnwYyQeQggli0MJviv/goavzzoCyfr0l0hMDmovwEOY/15V5QhXIY
ajAuKr5weZ1HgKzvnqEg6G04A/qq/3FXa3IOj5R++nK1mD+LFFuj0pQEIS8cBGADtFPD7lBqtLGd
Txs2dRCzBDfUKivsr7owahdnbgaZK/fzJfge+pKqOSnLOoyf+dZp6TGctSiZolV8WJhI6rXFEUny
caUo3LrsfW4L3FmHakWhLxOoBtXls1aJ8G2+Qk474NdelKjZF1cxl8MER7KgdBAgMjVcWwhmYJXA
ETtj7s4zJ9lXpGhAx60ai9EdlPqWK8E489BNVT26TcOBf9S1+y0ZMAZpL5D1LQfjKF41XG+qHMl0
3iY49eIpAJGHSCzk+AbmX8OAU1UhDe5rAYFGStru7MuWN5hG62YFrER0hcIohc/oa3fieFeXRrQd
XHbTs7CHRwzJ2KmXIXgtQfivSp69k3Uw/ycEfsBPRcYfpfiNHR4eyU1hi8pMJOn2QSRZUFaEuU0G
qPK7PSRl9oz1W3Vtf1l1sdPoqjTpLf+dv/nEo4ki3utKdtup2mhflwKfGp20Ni9eozTJmSBPE5ts
PQi6od7efepvM3k169LSzPi8cGQbng7hiWNgGt2CWUQMvUIhV5tqo4UxaHor0/O/+6pVVm+iMLrt
un0xQHQblbCPeyu9OJqQOhe9nR75mZBZ/O1K9G9hnhlrLPd50dURD72Mv/gnCJH4nm0w/5C+seVL
amJJHWA5h6/2s3yHmHnAWpKIBOFlT9BMPksI3chclDdIp6HNyq3HCg0bcP8PoDT9Dhc33zg5AVlo
Zpww4HnCD+jGtPKC8mn/hvEkyQmQ7mA/dUjdA6DNsYXHyEbat4HVWAdwQzfLyNSZQp2jdaZW5CpJ
M/kvIdQkg02RmPvP4MKk38nyekaRSu8oycZ+kMI2LaffpiiAnwwMbkACPVFWkgQSSKYXe+5Uq/nx
dbGquXDV1U9t/uuerF2V9X3MjrNnLeZMkucgdhjVNkLulIRGHir+6mDRGmVgeezy+oldwDyA+A9V
RmkoOjBMGXBLyeS+mlVetNBFx7UDmGRqMZ4bcZElbLCDJjqoSMbKUKkUSOyYdKhLllQuhkDwbBfQ
kk/Zqs4dBamamvmq2BN2NAioAp99vM7Yi2Nw5P5VPsRyZWSoUt/4BPp4EXlZa7ZOOuTEuBwI8NyI
sM4P3ZyQE75pO1A7RRFyPQPkv3yO9ZW7vzkRygxFPwizcjYxc0K3e2Cw+PtLaWZsGBDxu6B+LHDR
DnPBzyvEgKNlUqR2Ye14QWmbHu8Ari0RDHsHfqEanHQctHj4ckGMtdDgrtNcAPkYC6Gc1ghalNW0
JwmcuFVDtTI4/5vE85xULu4yLGY074jfKEgJ5UqzpZj12q+2JUuzowOqAUl5eycEOgIJcEBgVQcc
I2eXl8GWtq51RlV7z+jtKvP19lhrZJuYUYFUmXS174AF5Re3cAT11VVIKOAa+eZDmR0i9nJfvzjM
Vtlp7OW0rJ1Q6qJLZkf3+xfFtT/8wXcDdqhf8ZzrdaLE6OkP80nhBJLqkoP60OiLOdyLrBmce0+h
Ipr/cAgaSH4S15YYE6huwOmUlWzCGjuWzKnE6/0U3CWA9W0apodPZHhRORVrZPNER7AcJWexWjJK
eOklISiI/jwFZDPA04pAzLP0C9R71n/eEcDQJFW4sR5Z4WF8NiWRgBhlqUHCINoIoJxUeU+57rtf
JwzYSJ+1Mbd5oGn4BeLs688blOgsJTU+h+pUukWQPP96JTbtKaonOBWSen8cmZYQg5jy8SOh9WhI
HeejwSpNlYf2a38mJeIVGEIjfKsQeoPNC6Go8+EnoUZYb/LhY3AEWEhcAGKwOGw+HuSxRSXJJn6Y
TBhIUg/dx5m/W4bXIkzGBBB6T9DnbkZy7htMUVNH0Gs8TMKqv0s+CmCbKoh02hLZ0N27Tf4/QlW0
8n3ary9+ji2IKrgUmbsi6lQsE1EFUDSTQv2uAUe6DZV6UMcgBIb3lz0lmVxyDsCgx+CSRI0vW4qK
rUa3ZnmxhAJXyBi8fIkGj7zOeKqqDU1WribD4eDjqHLUNZ4N5wZ2uNSETEh4W2PsR5FutAUX+P14
c4/P6hT8TkBtJri4R7WQX3uqRT5j4roWJdTzFYAErF94gZGiQavsNFHAIR1MOCqVl8GwbcJ54+Fk
Lw/JLGHBo8sq88APlpgDQhCzuVRKYmqup1TjWQG+/RNRdHsEGhHbh8Qf4ssVzXXhd0uzzt42nUs4
/mMHvIGjz9CwSbU+hiYxMv6hSfeNo6aTNknlXpAO+eQdNQmtTpwdSJPM4uMzn1/e8cYCRpAl1xWW
lUKM4iRxVOfSYQYXXiKkgzKOa5RHm9XWu1fbKZZ35WXhAe3hOXQnHjO2ggfFfH3+8KcYD9tfdxZD
MeWMLqENnFMdlkHjDpq9YvHJJ+PSOowXm829KJKGvwSQdiHkEXAvgSHAd9FLCq5SPgJLo6H7hj47
Hv4PPbdr9/2dgq/+9/9hBmh2thc0SHoFmllQFQxoTCKr3YD3orN5qouSQQeZoDMFpJ7/raw4PfQo
GarhBB3xAz69vauR7zG68juq/q9oFCU97O4Gx3GSY4CKTzonnVw6cEJACd68N8ZacMfraWv4VOlr
rzuS/ePLyVbHg34BKtEU6+n+NWlm6AMarBtLeweyQOVFLo+P/Lyy2TCLhQkHZGVb70XJGFFavyXh
VU0zq/NDnadwtL60IshIwnDx/WuosdCJeea2fyzKgFwjtaBRsdL2DEz7OIevBZ3SF6nFMlMAcRwK
fVwyw0MUyj408ty1RpK/9cyH055wLr8wALGNA1nYuuPF8VHq+c+MVwRv6j1Qna41j+LF50viF4dp
Wkmuy48+MsXO61KznvAFp6xQQuTHia33/yMAG38297C3rSo2so45U+7hTUZjZZAAs6oJmAALIQ3q
erG/c9ZfGf2X7toJNHBiLPF3c9GF0+jQB/C6xQ18hRtQnjzElr6nvbDKywMn2yzVlcosTjCOuBtX
Qou1EX1I2FARD5mndF0dS+m1FsD+2/ptPYB0p7JC0plixYatY2MAsqdhLAgUjz8x+kU7CAw7k8tb
DdKPqhi2y++DC+C6D/CspFEkSu40nkFwWM7wyaEyeHN+BKEeWRBkknwHOAdgWFLXiA6MvhwNco3J
2s+pq4s+um6TLjHNuREq+i5+PAnMK/eXn4CUGMLBeQf+tRlAojrBXXI2fr1pyg8OpzLtst5n4QAn
MUtOxdwrWKmVe2QQe6JmfXgeuvjwXH/omVbhdXtb4m3RrmnCrzNrEI28uHZW5HPP2kfxHVSmqf3X
aPaGx7C4slQlbToQcsxuavsEj1Kod5431btm8tedr05ttTbYNFbTh5FG+0JI6CT6LyRCxRd3mfLm
/LVU5j8en/RsgXCIYB3nlO+Qc+YG7Bfl8qZ3X6mP4a0Hk6wuk1qDk3TPNecD7X8fau1D3v/XnXVl
lxIoJhzmfLFsx03NLAMgnk4ZWUsFyprj4vFVXI/HiUNC939UAeXLntMMcON7DFLiw55F51ZAh7JM
ucuSHEZtnGceHIqR0WKRyRHnLIuVTZ7k6TglOoB9qnS5kOsC1U7NW6hOAI1EuoAzswVa4CjlUg8s
bOguYJ4ougd8kfIdbTKnv2lZS+VCfamN3Gvnhw6jSsnu376Blb1gPLFOsDbPse/roQwoaJfcZQYL
9PQOagKvcR3+BxgQZcxlkLoYSfIW7+XXxyXG2WotVl2sQKfgNx/dHYqGSNpxM1H8hkAhJylYhoss
gDHonRWx+Ebks2n1DYpoJx09BF8KfCgzF9/hCJ+QBdJKNSuA8RBeSSQIuIYrW0Ce5G2GOIBOA3Qa
dwqBPrHbMZE2xYl831mXhl65WGFNzxHRB2BG5mtRug99wa6bChRKZUJklBUjchzPbx8XapIAbuPg
0eiSAq1HCG3s8CH2olaZa6XYPXJ817neGBsayBdqvX4AS2WMhjduhEep+rPiFVmnUJpivlKtybIk
IdRNrC0A1d/PeQDYQYEf0w75y1g5mmQxE90+S56pGg5zMwo/GdgILQWhohMCMGjeDqpsi0O2GHj7
gKydMdYQ/7c4eHRl1fQzuODxw2yR0LlIiuaO1qU6yip1yNMFWBE7viFiLbzOmZB5il+FB2dEhPor
n6Gxwr9e2Colr/7m79b4QUSAt8MOLNOfRRRVIIFOffYHbJwfMABg4U6/qcu9CTT0qF7aN/sw0b1Z
kodvbbc7iFB/wqLEABj40bgwttmU+Jj7mVP6QKlom69fr9fBbOnozWN9oT0siiKxEoKczLjQd67H
SqY0wq9e3c0L0tFGJpcbl4cdNFfzeohicYn8iH8nTR6cDly51rXlMNU6/Fzj4Z9kGqlXw1KhCZLO
FY71VRY/6s+0pFqEA4eqn1nEuw7n+eAYwpCOdAXnJ+TeG/1188h7YMlCRvS+D0JcTkVGHhdMPzPg
P1Ccdmn11htbOTBKI23Wmm+pfgTlgKbeCpNvfyMJbEH8L5HWi3FKnmbaDUHQtAn40GGQB4dKxylx
Pby0p7tvS38EEzsEWS46wb7N3vDZ0wSstlo5VdEjQu8J/1pRh891Am4vlH1cG9g4ZMotpdZ6H4m+
L8RIVpTlQ+y4RrT4ZqZx1o9t/PKYM+aJmbWjG1OfHbD6LzAPyOWoEUbNxsIcT0eiG12kQ0zFZFzb
wLuypalreUdvZTsQDVACPR38zEyY/XLOX3LYLPd4BHypadrBV5+Jxhoz0yKoWhIgb6ashQL6Mgoe
2LCqAUHqkGqL0AgYdgjtx/NDJ0NaPO+68pMLqA1A5erpzt9uC2Q+fxE/VxUCQh6VXi4Vi3qaIlYa
USj1tJzffQgw6mYsJWP2U5n59R8pKi793fHOE2bcsSGHSZACKm6a6kaKq8kVJlmPdpY5llHzCp32
zrZGxlvMmhqvL9+uo+Alq8tuQhfnPM14ivBEOL/dTc0Tr8Ka3Ew/PREmN+ChQJIMOred3qRvcy3X
O6MWMc7hq7m3VwoazraIHHXAPa/TxJ4hn7YsD0rKZZaZt40qVjePaCNkqjuNtebt6d2l8wtcfkbY
g1GpMn6JFmlNQny7bRngEt5hJ91clznlo4xBreAAQLv/l0aWacUe654UJc513pGRrHoD2QPpOqmR
UMuerHJTdOeoN3SK/+7elhm5JtCMmbJh53cSQ/ptZBWTqkdFhRX+HmScmsaluRW40NybpFVY9UEk
fekEfmIBRrWvPvc9x2ZDUL+A6RI90zNjwDRpa7y3HSIaS7xrjm8akIgaV/JGjoNlqeyB+vvengrU
iDa9b+r/TVUOMi+0piwxyMz+hDTBJrJop/WvL5d2xXR7upbJIHOZIaocveTAfKLyl5++yNJius93
rvf6N8Sv3Xdv8hZ4B34bKvZoY7vJPJFy8HB3vnl0dTdBFHEc8q8D4qUbkUke1VICb9G0aJKWHuyO
Xp7G5Ip2TOoBRJqld0sjSwITR6jgLpZAyyj+y6wJgPxUxZ7CQ2WJQ210xJ/waNPWIDQ9TkLUyMob
Jw+U3wqscqIyZhBJrNBt6aoYW47P0WID+/vGZNDFhY80ulM8A2CALBoTjhh7B7vFNcTyaOXVjbJP
ooxnwJ5uCPaTfsv6W1E3kcesKzIAZDOrIDqtlxP+a/n41MtpQglBqdJs6SmnMRPI56ily4kNbtF6
90uzgTnHphQVny+lQHHTgzca7uJtYbBpzFAaprENGfAUYwazPoMAoS6NSEjA7uWKxK9j6eA5uTBn
p98QJydwK7e0zri+obv1e+C0C9GXLJ5cqCosqgk3MVm6i5Q2hz8SaQvrq17H0DtmSTMG908Z/6EU
5foQ/6OEte9BUE9IChwCgVLhrNusVnvfWsB2dI0uayyrgzBk86tql03aVQOh1DFVtb+ei6Waius7
psFE4i42QDkmyXIzf4QFVTmhEAObNDTeCISBtEZl0ugK2s6FyWmDOh7wKPb8FO92GH8z6GVHjkOE
XBjziTnMPUC35uTr637AnRjT0JWAn3or5J5WmtfMQlZHm3x8NVczNsQ7kRAmeivzE0qJfdzUaoPP
Ias/CU4mJDxw4fDT5tf7edvwqRu8Lc6hGRBN9VZXgPE/on12Zg1iGI9tP+X09KqQEidFzGs4h4c+
HTrckG4bSKXoR3fjCjB4vQLtVvmyCP26JZdJJRPIlK+Sp2Aw499HgsCGDfyGloVTu1GXP0LLnNfm
uAztQ4EYvtC7PY998Ep8hiPY3LdjIZEUZJ+hN3uMvM9GEWPcxnmR/vFmHx/0FUcYXRN+yNlYyDAJ
CeTRxmEc+VhtUX4PXewCkjjnZ61Pv1VoSDCcYGdZ7kl+A0QC8dhBRS78tm68OT7fDNvyaqtOxH8b
YsBr+ud/YzGGISznF8KMbqfye2xgRA7eKbHxz8BUY1Bm57wepIstWpQasPOhYGdYAKgDwH0BZyPa
doYBlDVwKdExWKOy06UYPNL6gpgMhOP7d7TwVz4XzkkjUlfu1Bfk2X65Y30S9ly5Ykf4n+8SmACj
WND4F8/MzietP/iS2FKFgFKte044E23LoQM77N37LKSLDDVZbEuzY0C1x1Buyz5s9v9f5zg2+c8y
PSkFjYPGrAFU+e5EOCdmF1FqaZTcyUp32uahZ3eAFL7Fh6GEqofpB5uSDVxqGuUIBBSenqVuegyx
gfqez3T2+X3UQCbHzo4uVL/K4U18H4Z7HA4rRZrNj/hcP5WVmCGUtuO3kWJRoibJED273K2lFSvf
YIsRMtDxOoUFm5rWucEXQKeyASq5uKaCQtv5ylpfUjoDPdG0sMR+Rkxrqb3dYI4lcz0hfTJJGIVU
+N27iM6D+8X5MAnSk5G+Nx7Ws+pnhBZQrURgmhcwpmT5rJxyr6l3Q7PMR2HgKaCXhMARIO+M+BVr
zvluougXM5cZHVlc4Wc9tCGVlL+YFgwDl3J7ZRaLP79hsLvkoITrSSNwD921rL0VEpYTEqY5j/+K
+97JYQ/SJM/u18GoNnn2j5+RWX62oZwqA7wdo4IE/StC3M+drjvukN4FgVXYsAof+DebRb795NpD
33Oxcjub+UU7wVwYL8LgN69Fu5v0rw90SyfIW9+mfFu8LtWQWKmcbz8KHNBrN5e3VJyKpWoKfirr
MM+88axj+v/3gBOGcdV0evAEvjzPYgkZ8i8gZqdpoZAfufraeT5gIa5gXbYIec1Utw4lTHApYQJL
kmsdqLoJlNa8yAeeq00GlRb56cf9h4sewhQg9YP6DGPfiUE+jE7SM1qapTU8tDWOJrf/ZNV7rSZw
Hr21fQMfULUrOriwOrd2nj5y27IaaGBmw8Dak/POO4RlTQnUGUIPCM3nnGtvdcO372e5kqFFtI5N
SYbrSO5Td9cK21yiBlzpJaxzVfPe0dyS3j4ExLj8i4nLHK0faNiQ9QzUotrl9UpwYKuUBWtcMZiq
WG6OIJFujt263LyLs+RJAtQZ/NxDLFic+pnvCP82ro/tgHtsIBFqmSSyLjllVj2iX/oY2rWa1bnq
6r5vgxECJg4tQMIp8mFewlPprTJckFdpJyC7Gm6ncTUz7xnanVN3rHj7FMeTfD5OBuCDkVMLWqko
1qTaw36JhjEctfWJ667PZwebSpzndJqvIC8555WodvpsUKfO6DTeIlnWTo3Iv1GeuYJYluUAmKID
jBge60MsoqA7cRICMsjc/pQy26UuO2zB0RqCVK0SUkjKlWi5Jx/krWG5cW4ET8pQRlfRtdu6jp3r
ltqMqVzdFq0FRKIwsDOpCyk47NpR7qnrG6eH2EHrEKC85FFcgtfbWbdNt6KtgEA3YarEB0Vkm+tq
XAK2rmNdiT0GHAt50vUoM8TqAUzJJNkNcIBrpF5n+lo0gO3kibCLHJkmx4TBQ9M4qZVebzdFTbP2
pRTV4/d00T2EJxcSaoMjScySfPTQV5IJlJYf934V4rZAUvizonltE9rZ3iIfSqoSr93RDtmggnYo
/JmpWEfv+L93yxGOVBOybVc7HwDIVdHv92Yvk5riPmt3+L6BTWrYnDBWwt7ptykLRUSj3k3z5BUQ
R5mW6gfm+Wv9qlHdypRfHIL+sF+sGA9gPfHEdSkL0a6y64wTwRClKmKKL2qUzRoipuetQQuo08CM
hnaIbR1DEa5KRpwC1fOJeumweTLw0xU60xgaPnWYQXO0P0GzViyIa0USbwVraGsSv/K6KKGLX9wH
o8MsGwRnLamH1TAJrezBzFrnuSQfNB06a16gbiyw6yeAlkv2TrA3GgJ3bbAiYPrBz55KnOY2Ny81
Y5vP8p0uRL6uQIFyNkwI/yNlm3aXQot1wA/GmtYlQuJ/JbJ754JQIPyejhxTLLBZnNQBBIr0jAL8
1vT2RdSlLOWZ/scx+m/0l070Hp4Ykjm7VNs4dhwnHU0DWU4WqpcUZJeIynZwrsv/lZH08UVER004
9bN7oM6eMxpeITkQNwBEPqz0I12wFlOPvS1MXvLmz7E5nmoV1sscicVvLhPyz0cQ/z3+juUPQiL8
LWZxwMJC3+8iDdas36/aCBVZa94ibvMKn43/0h+A/RqEvKHL6D9BwSMS0XpYnP/QPJWccYZoOCBJ
18hMBjPbSJkobcB3THbEb7zrF1NJD4M6nYl6vE2mahn3ULsNi60TeLoMhYVQXDDvopO+8Cf7ox57
cq+cjte/UcjfP4yAjXs8ehXlV4taIRIH3qRIMTSMNOe8cMmbs5BA7VIDDuIYaYx8dy09MYecL2oC
ZmCL1REerT+9PyI19JbS8NHw/UMWkDZxGaPdXtsN0sq3Nlu8gi81PCuGjPrMDr2JQ9nUSd6C7zNN
phIrBvy5TBmLXr8yH/Aw3ZdkezuEq4iZlVY9BWXwaucvqNXk7Lud4FQQ/q7zBy+N01c2CyE6xTEu
iVCXIgjLEbPO2aok7EaYjopn8c43qsD8IYrCvC44XCIYSYj/cKJ9XUtJL11T0lCa5SCyDa4U9ta+
ExBrqdRifc5wuMU0GyxbausIq+LVuD+icXcqRcMY0AAcAns6CesMsSCV6/Bg75Pv6Kak/XQXU/kv
Uo4G9K1LKKwbmhCDNxFflsKH3fYkyESujE0RRMausxMgaD6vmaIsE4qkW8PFIOpaZVYGp4kvC/JB
sll2JSueqp3008Qi8HwLjxAugllxsqLPsr3G68cSYHsad9tswq/cwdmv30h5oedAg14amQ8QUfXq
TKFg3jHfTN9MGIAVxks+DP6w4OWB0XrS9YSYSWO86R3SQBrqJgDMFEicEADExU8WslQwPMvtIZ00
FVpaRxVW3/7kRbrdanTXnTNduN9Ge82STeRhlKGRMZEBXqs18fI7NdKC7h0gMpDBvL67ek96skM7
QxBzUkLm5gRYg0QNXMCGfXwqFUa7gU5rpg58RZ6Cgl84YWGv0aV2VMhOVghZE0OefrEieoRbL0Y/
nVU2v3sAvo5sIwPHA6V8eYFIJ/sOmahvPyZtIHeVTglpAp1AXA+Si7Da/IMBY8ZqIzsvnPReyF+J
Vh5DR77FYXK8teFBk50RiCV/mj/inAJwC9NkaZhAq/pUNFwPnXfHUGWeKd8YwSGp46G7Ci355XQO
MdPOShLtsDIZgL7+VEUeoBas4TkvX6atsJNonkaB7kD7qW6iZCa8U+FsWcuiuduCTSQKAkv2xzRJ
ouT0faaKKCs5AD5XSjUl8CqMDq6sm+05H/f1RAZjQ7tqu6I+6bRYyhK1fTEQS+Oy+4qJFdU9tbhZ
p7Ucx6SFyL4PjhSFNZEn6C+fvc2o7o84bqgcGmAtEXK0sKwHLbXFzfxUH3VTftNBkjsieAwE2Hmf
7ffenawNf1TTNnPIIyiYvZsokUl9sXD09R5zJr1Rv6/XLbh7+JYGVe2S1ostnzTTeFdpsDec8/4m
QrgiEL7FhiIXi2PwLgaT+cgAwrlvofIs4bD/vXXZAgV4HAdrXIkcEeZ3uiAWxrAu5RHGf8Qor+XX
5yd0luwipzje3mWn9qsjZV2tz21xmMM2P8kw/PukMoUZJ6r61FSzIwZawp5o8FSrLA7a8i7PTMHY
TsxEgUcHI600Tx+ONgNO89a9r+3kvThIoWBL5QY3OCjjva+rzxs1LlJIzfMFRVK+vInIj1KEXDOL
Cif0wjTbFvGqWnfXOi0gv4+fpvfIMCT4yLzYG5ZboUgTwCOjpfAPTA7YUl52LtvA0BwC90Ewwxmo
9JLmsts24m98040WOMDcqdY392ZulbxaOdQFFU96q0fk93JfGjtyFVAZEYLlC8Sb5ryPXWSHFm8X
7xNy719GnHh/dOQ1kjnGOy+FQfH0k7TmgPOlJI3xjp1b0EiyGRRMZPo0BK77Dh1rfK3WHxYbhbBo
xRxtM6ZvICNOAYpE7i9ZIeSuKuetey+J+BRG/DVBuZbz6qXDcWqZgzgP3q8T/AdmlXgDpQZffNgu
JztK4vvUGd9vMMsMI4/FOSypn9dBoxllwNQHMseqjjgxUjBXBEbbQZg+zfs9IKOASUGep0U7yFgb
tOJgMFXfgu4Wya3NooRmm6bwwVtHcAKiRjcRYWKez/PIkAtdqqOA/j2qXYD0Aq2GnBC2HZ89mG0V
bj6j6C4PF8RacEIerTUKaHFi98011zDzZUTUWECsvsF+BuWUmfem5TBvmYtCO4lLsuhOkos8BoOe
s8+mYG2BxKEZHRSxe4ErAFVpebMRZ9JUw8EDgbDL6h+wQV7MvKAQtEf25zliGUWA4rPjMkdsOdOj
DiT2wMmAVzMjkCx3tcM5ahmKZmcUJAQMtaxllYDidNQ3Pd/Pf5tjSKTS+09oP5MpMBs95G+2siqL
BdoBLj65zrK15OScYMq17If2obG1xoEL3eDt4dtaeBGrZDz5BLZHXXchWYofiDgBjxX7YxgRed4R
vrCiT4C0SFEjnuJIt7ZyOfn5dQWfD3EMeTZkuQTD33u2LmzY406g/CSJT//AlyY2y9nLq4Rh2vP+
4cn1rZMkK4dhBNW4UkcCR0Pal8+6yL5CS7ZV8jDd1pXY/nLqH8PUlkH53BHlK+sTJyIeQWQ0v3Ve
MVo0ajJWSsWlEMN9t5009FfSwQTrzsb09H3v6xHSpaLarpw5u4kqLSiYkFQjE7rUwm5gCbkc7q+i
KvRhOX3xcmbes+CLAV/ByaUgGFcAtIm33eXt5qewXisCYBstA0L9/hNKCp7l11Kcv0zF79+e8Puz
Gn5h8seiD/eAuWFx7FnaK+ob4MfTxOjUF9yk9wYycW2paaK83v3b/MZN5A1gl3rhzNZa90LiJBm7
FWstSzh55DbTxr6oRMBtYHfrp/RryK0u6vaUyS+u8LKvQ5932f7He1UkU66TRWqnaMuNkhkQPfgB
uO6aHSIBynFB+4hhVEy3HApzXHkS3fxdjN9043WHd72n3aM7wY8a2nbcJIzLjNjrtVYzWtH1N+hN
3Dj1nqoHwOt0ZT/KmAnpNBMtlcrZ/bQx798mdGtNu2AX0KwoJNiGQ52R5KYWRm3C936l7IO1Yole
mmo+TbxP6wmYUFjsmav02atx90TPwaEzIt7N+mqqDZD92aCbafB9wEZBiwuoeiTXxy6ZEqkHQccr
9eCEu4pbdS0mmNnyzNGZp+VncAIvAU8qVIfniURaUGTgY5TcKpcwFuUBUT1sSd7vLt/unoCKjRhR
pp9AbSE//iO/MCHzqekh1GEudEw0ouoJhc/SuDjfVHtxB1vh+kExEz+LEYT1J7V4rF2/jRE1dCFP
ydpqh4ppD4+EFp8DpnAo5gvGUNq6Fe/PeoESw/rhPCDj44sleUbLvVWxJoaSoHiBw1ieGXpEQWL1
AzGTFJ5WHcT0hsWdjIxEGm6c9WBxv5+SeviJriQUMBGbm/Dj5JLjAUZoYirdN8ruXs5qeMmi39xQ
8kMqXIHbSZZgSRwqFFk7NOONsDJuy7rEEO/64D69l1PniK7KN4UrF4k86wYJOX1QSxv3myyLLTuK
L2oYjWfMsexef+OxomNAxQ24Id+ONbHiLXPpomdku/KI65YYj3PcZ/yIBxNZwzPoWfkabHaIOyb2
5O+MmypbadqyRT0t8c9r2GcsXLb8mXgupZ10/uiPpWeJ4EUChFUx2c7vMVRabfu6KX7MFCF8IoId
CYK9ZEIQ+Vy9gjvFK/Z2rM+HuZeoLxLVoaVQaTWOBEooJexnyGz/oYflrlaFzDuTV3TcJ/kwMMUO
T7cPn9r7uLXrAteZ5XH3QajGd4SYLT+YbiKvOjpt7eIp+FaOyn6rHvYMqoQYHhNdGSgt2xj+hC73
WR4Z38fq/IKKpos9RnUQ7OKzxxYb07puKj+4H7mt2TcDb9tVVlf+hvzsYLcjHUzwJbzVGA8QMqfD
1dNyCocg+CBbHvPVl1ulsKThaEF3DHhr91S0u76gxjjNuI45NlENZH1NFIpBxUfbR4K0vqD1Ncjj
X2d5PB7Egx3jlPBo0PwQB7dUcPedeE2rYL3OyXgZNMBTdXhqXel1bLSWXx5Z6E7gw9v4HIyrtURV
XbQh5dMSjQ1fyOOxbneqtyYtnpTpwqwcd8w/IF82/TaLMOKoaydOaEINrdub+sVhNk3mnPuf6f0G
KwPYaQse/jutWIS8OGtHBZ+OUL4nhZ/Ftv0cbCRMIPWTxsIxsJT8AWm5JWcc5UgsrPVxjWm0jVSy
poSdxtzgwaNj91jwM5KcaPRV0WzF0wQUTOKMy+czLDoZD0LEH4wAOXb+HYwaUAcmrYiqRc4N/PCX
R3ExQJ/42Etq0/d27H9V2eJ2wE1KfAApHn+6GRW/PZhTHTfzu49EC5ORdfq3kpjPGPqcJzm8borM
OZzw/y7am1RriU5guCazBsQbq01r0CasEtRcd8J2aFwphCQL4SwCbjhIRmM6ONBSUEpYQW0k0ZC+
uYsZTxROfVPivl7Y6VZ1XpKLgqiK021NwKnKW7s4vEWr3ggelq1YJM5NaUOsmvxxX58u995LSPYx
AKm8uFshNFBTxiKCviso5upk5DyMze/0AMky3mvfv1AoDmlBsSZjrJXbGe2ktLO6fZLXwxA9Lb5y
PkiRUN3BKsqDrSbbFwM2VI1kbaFlP4LaSxeaRrv25P5FAug9iMIz6PeNc+4xmhyYIIjUOvz2GzYl
yxwFnmSgR5KaPMWj5ljDOyaUBTQBv7h4FojGtWR9UpVG926ALpm1Nqp2anp/2BvKfWjo4ANUT7Se
JXOVIKcLBxAlvAmWxPM9l/enwYtnID1yGt/VrQ+2VTEbLkk0FK8iZSLcJv2gnTm2L/Mvor2rqNwx
bDlR+p2zicIHG7xFT3OmDlAsd5Yhv6M0NrdaK24U8rf4E6APLma79VnsFsBn1uMAs1B8PIPjbLM6
k5GmtsihNgrOeRU/PcEIkpbsWS/T516NZOcdBf9GeUuVGRN0h0irPMC434sVaTp1cP6tgCDlfPbK
4SQPNGGjonADX+NGMDeZnFdi7MMrXKsfJ/bcOhGGxKJOI1JrcgW8XLQogAG+ib/7hQ+d0Febsyy1
NF1DkN2gEX4EDxKZgWIqcALmS7ginVm9cv+wiq3Unlx137FCtoddRZglt5M/3v/vtY1CfupXes44
zu9ycln1b8cSPKbD/7ckEjim/qCbYJoM4W/Otoq0fV1qulBCd0drCOD6agVnS/P+PgjbG0P3VpHD
R5QeGdyTUWKfqVvIjJlkKOzpwbIdWKlBVZOJUd4YblYF0LlXvL8Ah5CVgTPUby6JB2515863dRCL
evUpJthxCEOPb3IhshRKrn+fS6FnrfxIiH00+qcHOh7aZ+sbjsN1K4Y++UCziY9qjcSyOHFQBWhx
X0g+ygEzTG309JtpuUCf3H0fggnYZ7z9NyS0mbwgrZPgxgh2nmT1qfxyhGPWwk1WjBp9wxTGBIOa
SUb4iOgdr2AnICMrNx9VH62ka0Y67AWhco4GMIobjCrJEje5gAriDYtleH/CS/IfAPP4T33xF/2E
D24DbdaWbWN0lxlXHk4myiylgFSWyxRDQeuaI6UQU9MRFEZ/LqrO5oUsMY6rtAHZ8xBM8DEXrr34
2YjCYB+RHLrLQQeMNA7VNhhAodu6LbP3TxwoHHX2kHE+hvOLxBoovDCssUmvvmjCF0eBPvk/GybU
Ixr2JpZxqGuxB3vD3djdTKciNGMjk/ps/elqMUcDjLluTkMlDo0VNf1OLe0QhDHPdcuMdMd0qlrl
fy5CRKBPBAxIdUvjjhJu/b6SXXYQNr2AJyBHOXsj0tsz8Zbkif4Zqnthg6evpTKa7Cv01nk4KdPD
CCFKQSbTCoZVkGm11oHh35MvL0iElFFnikohWcS5IS5xSs2/2OH2n/h+dSjBGzwQri90JKisV1CG
ydQevb4t4gHbQ1kkNhH+ko1jYTsQiouKjPxceUNVkomLeP//JrxgRLy+HFV5tdmMo736RQ5RSenR
b96BL/LFaDgy8vpxYSauX/Cse97YzqvxIeSQOgws76amOFEfR/KbBOYXEE2lCnYpACa4mrv69Z7f
HeozAfvTBtf93meHbjbGeGeu9K/TVljH6pzoNNv8ZXrtsego9ngBx8StWvx5WcZ3FlLf+Ix9Xte4
x/9+9ArkoM7qtnu5OMu5m+W58viuGLOizJh7De2Htl3rb4jAepq4yPQOup9A7bvf8poWc/4Lu8dt
TvDBUb3suGKnImqQCqUaqrm+V3XuXwVIzazKRsiR9iPf/O1+b863+zjl9f4xycbdAbP7jfjfFTWu
UV/G5eURGAUPX0GFCSVQJCBVTWr8kVeUVDBr/VwteKajfp6a2EVuOzfDnOrjKBLJ0iKDsRH/u5iw
N5ksglYXN0etDzne0T5JtXSjCKntCOnhBzWnnx07UAgw8BEsPmr5KDi/W4oJ7FinWvczfeTYBKBG
uElGqrPNtpEftw7ATX4D/4AYCNKahSiL4fCm8YsgtfGoWkc5U0yR2DIbwMQuxLk6ANic57BMiYUR
mlTqzxUjPQJ2jqQQjuzCWQTPD5p4U8dWNp1qxHsi//mElr1uD1gDhgwCy6xhZBr9ISahybCEBUE2
Sn/cFRQqLiRAd6D4iJHPSPMUFDMXkVBxuD3IkyucswunJgw64YwWtWa+GXZ5wIALm8SaYJM1URX7
IQIuGEDKRt0E9ywrQscsRk+ozTzgesaunxrHQYhPa939fO2/dP2DD03VvDUqCJk0MyQtZD4IG3P+
mt7QCuvPx3VrUTkKx1Osc6CKzOKSR7Usaf1PZu44Y+inRKs6/6b5krPCjUkFoirOKPlB8pGtC8Pf
t/aS3ATtXlz/X67vy7yARxggYeXBL8eOrC1YJf2+KHLQVFsHuWe0NGMqa6jTwXb/Qz0NnUyhM+7B
XEC+YF39FrSvDBtFB38PZNfANCJQyUabNslHLNqY4M1A+LJw/S120e27/cmmS7AkNOuRmRVjH8vK
BVQnjLVbW+Z45DQ6LDrcjm63mfrWVtkm8RxlOx9lqowqA1hLX9pmDCsOAf/DQgy4oehr865QwQPD
N/5ts7Q3jTqu6tpFi1PgLhRiwj8WIXdENHc+hIpk0OZT/hirM3gj9/28KTAw0OFXZjAA6RfjpBC1
+/uQmsIHWiohkkjhVCQaQJDs+eqG0mFwMCdpPvnv+dIQisl9DggrNbW/2UEplAtp4AUOTFY28E3Z
z+j4HG8PsojiOgPxg65rp4IbZPabn8t9mqFfhiv9ebJjy+H5j19yVw5OZ1jVUPjxASeEVaSwM1Hl
J3tiJD/G1pD5l/8t4h3pX1F+eSX2cXAVpTH8e/I92MbEeDIeUlSiB1CQF70W6F7JFMaHWVtxMV9X
ffBWumdoJBkrExe56mbVBUd/0POM2nHKs1so6AI4drN0MqrinEbtHQXWH37y9Vr7aA67RDs2yrAm
HMQVSISl5Aqrve8MUbCpU+qrJt0+7w99Y+n23NSG6Q/Wtemjxjdrc3Xx7Q3DOwcydCq3EgrB0WqO
l6o8l4gmhtO76YyNIoUipkUn841CjJoK6IIpwYFg+/JTS5S4Bg8LfPd2QXuEJCPiymvKbsWJdLit
P9mAWeQ7DfqLDVyV0QiuxkgQD3o6ICHM4NmSE2KFSW46fpmdB6OTzyU9mdMcXALJRQG5ijEhBY1Z
BPZha+kw7fI6xrQAHP1BqudfD9WaRUVB7IeWZFKJxDeIAHGcRLClieE6o9OnFfWExKfc+3VjsoTZ
5n8utVJWvpWw7CwWwUhFt28RgxQp3fdHypv3SHmZPmu0pDJrP8PNz39n/4dTJ4EFgfw8k8zIkltt
9YXxXsCy9CszggmiAQpRo2vcAoUSc1+PLz2E7u6ySkLm9N7yp5itKF+if+JQW6WyPebtQCnsnSct
OG3TqciVHI6al5AUhk+zIbbSFLFyUTdrEqwVm7zTUGMr3sYTpIMwSgpFf73+Y7xsvxMbNB1b2YUy
1D52pjOurWXovnp2lm/dHY+PMeBbfXIEdHIoiY/ely07+Kaw+bAIUfGGFAntvfXnmoVoSrCx8ccx
5Ww8ONr0fFAVjdelmkFwuK7hA+509J4uoVQJOEAVGadC6TCb0YJoKuE4UlxsXuRNhwrogg+T0WyN
ajYVMB1WOEYDjSGDOj8d0sSThEqj8hMlLhvWwlq8x9RFtUAu8KAI5++FPjrMInLjDLHCQrHnyjOG
pKg++aUYMW3yR7+7kPuCDgxnM1NwMGP8afLH1NcjgTK5KNeAZR02ZzLq9MWoQGrrFYalvr5s0pp6
V584I4zKkD/JYqVM2y4BmYlrOUosUY3S8270LjNoKsQ8v3bA+DR8YYN8IZYiGoe5KmN7Tm14nomd
SZ/KlGF2TFvcfngZI1pEDmbidp3gG+oHrsH5oEPx8QrEgBVrmBtLEgjMjsPCHl809aoKzBHJn1mS
/kzhrsV/4Vd5VeVfVRItiDC4/IKI5VknN0Z1L+/q/JlFzNe3lZdepJ9AHiMDmt0Sj3eklkAc9lPv
ZCp9LYfqycjBFnQzoRq8D52k+hzK9vsjrGoIreWbN/uL2dQU5jwpjv7+OiC/Zj6ESJA5o4L02mfc
s1zJigCpVoy1uizNHRSA/Ixtxaw5RJQWlnCF0AVmOoAzyArmTilGlgFes2+uYPWfnq92HzygyAB5
BpcPKJhTWS6gKNcfDaABcETx0M9VXSwsTo6t8TOFPQjPdKhJs73kjAon/N6yzg+iBHVyst8WFN9l
aQR+dCRTkCW56e7VBlODMjRJbEP3i/OgcMaJGm5dlQJEC9F33VNEWrL2g5FgcGa1HrjMt4u13tni
hBHo4VVhICMXKkdRKt8TVsQckQHiaXQZJbX3q745J9R4oNO/is7c2fcTNFeByNQaUZaQkv2qM8Oj
NlkuDOHhcSazvVcfviAcX24CzlcHA+ko+k7ieOWU1eniPsF46tSUOrHyv3w+oEz7RCCFgtv+bz5b
PccjnvQdJhvafV18n5oRLGFEbdZVf+iZTVD+QbmfJvvuwtJVS0Ql9inPRP7++2Vg7mKnsqa9TCyB
FRNhNWP1Iv59A64IXRuLS5kc0gX7V0KKH/XeIPt770bjWfXOC+XFzB+CD67l/2GQMm2XtGcqgbA2
Fyj/Q9hJVRnyQuNsb3sYi3sJe7CwXe6wKgoSmK/PT7sAjXkOfOoKO7b+3Ix8on5bOPUmz06FoMpL
uFxqcwLFehzkg8VFQbeGE+Zb4exj43Ou5WVqJ9WdJnl1UGEZhKrOtqBpjpe6w4jmH5Q3AkuYyEAB
SwE6u0gil4kDA7T3Qum/UCb5i7d1yDrGNni01EHezGAjZZUs+YuSc2iOvb7BgKPfFQUFIM4YlaZS
N8rwKxbD2y2WxD5+k5P7WcndF+1YiDmyywS4z6R4tOTER+6OEZRMIQwq6+riT3QiFaqKTedSk5U5
5w54NpFxK6KBnVTrtZumnmrOwrnbKfe8g97oc+gCBniulwYOv/zf8w4lc8Gl/024RtJhRSlVgKBI
IffgTdf+2KPGsYKCmbwIcRnu7OuRlwy1J3PxDS0twZPJMkQXTXN9TaR+7ZhIrio5zWQ7Ebq2WtW8
y3vi3mlckcco5rHb6H5aAeLZR2ca1xzchlj3y7y7CcS3N5NdyoLIsEgtOFzqGp8+IXcLGZSZOQL3
UZV6xI0GJRmuAq9FCF3WfhHX+6MtrRqdYgNCceTMP2puo2JMKkIeypJQixt0GnEXafYs2y2YMDrC
DWv/N/kt5zGUxHBYP8sFZ9mymyBvcyWXhDeGySHw0orSZ99IHlYV00FqfHfSxSY7ILkSPG453EQi
a9WXs7RmpFbXLI377152jIVJMeVksHRaMKb0H0WQ0ytdS6tSiCQcwz6DJyjbV3lHBHzkvEe2eFKK
ss3zT1emoGHQ+KsDxIBU+gCrXGviQXjjI35RVet+HaNSPPEkeqJrb5s2BfMY4wEtl4mRHim0Y0J2
xunuS4f88yn2mxLtqVnaosdw8iLMrdh2Nl+9GxRyBaLGq5DI0MPPSRSY84UsYohV7xMrJqWZ35sv
nA1hfz+B0EHY6+RlRHEbIjbW+8lz8LTnLkzdrw4GlzNq4ShtIrnUKVi88alr7eo6bMXjZ+f5oPDt
NaUIXYivn68zSS0E4RYzYlZRUvr6V6d7ZR/7i8sZiE0IttoEWuydovddprh3AgN0LeWz64iolmVJ
mGeDKFMFoqpnB94tSa/HEF7xSuR7X3VHRtnHx5HYDC2g263MoZ3OYJTmjW0cB8T/Socn/Ra2ZdKC
AGmTtKzNocyqecHFdNov7g3hahXFQWeyUPr2sLeJU34yb88KZn8rNHA+zH8UqU6yzjns+85/7EKA
lBGqj/lG2F6PkQsoTu05vukwAFD5GXwAz80/DoIM6rWKvXrBI0ajxSYNoBfIUto/4eRD15NftPt3
lCuXDckSK4a2G+3bGrrvjZG5/OsDsUlch3MRZ7Nlr6c6mAcCw9R0X4xiqLHSqB+Yv9dxgsaQHpK2
5b9B11Jl+aFuJ03pJrZbaycXbg/3KS1D9YtNlLF2UhhkIt0s8GfHp8Zxe4YyKA8q0GccHh3Na50S
k+1wHixCCszgp7+thHFl2zVrkWgxE9ykW8y+uObeyfl0RjhtAEd6mBTvvKTx0eXgFWR8Cj7c3uxC
UQdKedkvlc0BgAjEPpnliX1mrD6kYwzolBxS4ZtRix6M6jQ49INBh7CLQutlxIBeGMUx3mYaZgjn
a1BS9qfazdUzSh/hZ8tVrDd/WROqLSEzX2HfPg3DwR+mWvtj4Hoj0pQcWfZ/A48YvHbMWI09ljQM
+I4/r2ZRNoh+q8OIGUGERf8YvxyVizmNr25RGBueYempj/NQnM5Kn3t+iond21+ej2I1ID5W2pvS
9/HZaJRSG7epB1kUMSLG6n82SKP+XgWVJ67rvxFyNJTrmlIMtvBG7ZLCIMtMRM6zsaxyB6GFHdnW
KBq2cKjh9koNbG6udmLipbp/15bdg4nu6EqyKvrCqrS6tHVFZnVLC2nhjAOOSReUWekhwOCdOgBn
0bD2THNA6R8diTzpzqFot51KRPyOOHl7nmEZQL4ybTPpvDBPjymq/7UCvSBQhAF4WKZD1ywmCK5t
CW9Y4fux6qnCdpjMULmFCiGVCLDy+fF60rO83cH/AQ+ZBjgaNIFLZ3gL5Ims6sJn+7DalR21aJnd
d+x8GRpgeu3xV3xo8Da1ljgrYqGNCX1HNt2qnjz1MS2VAGQSDo8CqKmm1X/MYRqUuLaAaX/MWr3D
pUvP0Pcv1jVdhfzmJWK0E74ZlQ0UV1LNKzcUAnSrYL0D7zewmmGTELLadJvgo6OHS+gGH0IRRSUc
xK4iHNMQpqrwdJGzb1fhimJFC74s5GtbQtCukrslHsgfsYAw8VKrhUX9Gz37IQHNYbDXNjaUhHl7
I57RlXy38DbrWoLesX0dWo2uupPgWRCjFjk+r3FxkWB/NLgE8kKRIgpoI6r2/UcJP6AZzGiG9hMi
PXT9JnoykPziHqz4f0yy6S1m4UmOuEwLQADAyzJ3CSGuZZHtZtWJOQIqd/eM615hVoC//mQv/YIB
EHDGYXKZu2/ji+DAQe1ZsLWqBdmzjwgPE6W07SRBIDyzQygCXK3zRikoB0ir/182kw4/iFjfrHWV
ZDB0eEzdeblsrgfIOba50laoT+AJyMWWN7Cx260SUF2wHw6EQUppLR06xXMyJfCNipRX9zQ/7INS
igVsiS8rAm+KCa4fL4KSP0We8Ap7Ntnu9XeL2CYIjeciE4bEos0vNDoX43PKKKICts2Wl0qTeQjR
+us4Cf8t2ntFqYY90N9jGEMYov0BbBPpPJg4ojksGC/VQ0tFdRD8282yWOssttDchfdiIHj9UfY9
M19bRrXYto+hZNrW0nnFNk/z2nuaLXIEPqn42h7o3ugTsbV8eGJQgvWGelggARv9uvQ/ci4RXO9J
Ctxa+iUfWx72Ipq/mbp0nBGjWPDYlfjQxS+39brrVZOGHeQTa6XjQG758gTiNJSYuVCa+Q+yMxTT
omWTeL63c46VTGLHfPGCtw9gUPSFKYYGv90DOzJuCOh5XMgJGZozJDVKEnN20ETURu2ynF6uasAF
qmptVWxqqXoSEtpNPmNrlYIhetyjg8dIFXQO8Wbu4jxFSlHcWJ8HxqkCfLsOzGh/ROalIViUfhGf
NiuAHeYQ2Xkv67WOxuGGGpnb/MmeDNlB7IFjGbcqnSxSv9VZ7Xa4F70SmpovfchyXiHPFEQikPDv
De8F65l0UBkN+XDTL2b9fUb+5MVVSw09bx4yIcl/GXi2m6x+lGqdns/4hQDviPY1jj6dFJIIXi6k
wv1i+LeYbhaeMpg49PGYqnUCGTWsrzJGv1FJYr8pSBJ0rwa0VYUT5MNuRzby7TGQEjdsp1X6MGUY
D6IXxYUKfDAJrMJMXZRE/QT6LN4/UnEjx7DKfU+STDAcyGsFAuW3euYLV/HanWaQf5t3fsv84tsw
t2q7gr+nJ3r135J/wUAKxN64r/sNVEQufrp3G3wGahJ5vy8o7NRPsYQJS8ioVsdXDvLmQyAWu60w
yCt50tmtAt4aLBS/lgNxYrQOYbfnyOYwvcXJkOzFH/11F1kkvfsDkOwh5dKUO6Rq/scGnZM1NWuE
iE/IUhgwISOLVu4Oq2VhHDYeNYXSUjlWgJLbWt2XwrjhuDQ0UUTiBrF3ZpJDSpFhpaqFYHxspUPA
+VuawjHe0beV7OdNsxthaYICfUp1WnDhqRHgWtHCrX5/FPn6PuXAtwItP5NFa8LNSXzPr/NhhXxz
CXGBR4UsFrivnUw9A6U//9gTlzgepReSZaegbXwF9Dko52LWidxJkwD8cUUp01pwyNgrapZ3aHpR
3F3mb662GaKLiEaZe9haaBa3d0TM6BHmu6la3bFoCaNO9odSsGyMgfWevH5HzFIifPzm0DIx9ucz
7G8ay9bdcPc5+yWOgD6g/o6N5EwgxyNCOdzOcysv1Qg/eAAav37pZLG6Fqgvn8hbHFx6G0tF3LsN
ZAsL9XFS6DMhXZfEOaMuc5Lc0qhdr0CnNnAHteFPDEdiSIxpNbASCuUhq9eqb4fP/yQUugKjSbAS
7ZRUqDK73KVNUozH/grHUjspKq2A3p7PnoCXkTeLafkcInvKMvIAtLHE+K2v6TN8Rvb9u6RzfKpi
8XLxYbeUVbdq0IL5TmtzLGEYHNNd1uV3e4Q1d1v5aQpm4lVysYZfNUWuKbBisX9T4c3iYWa2K90t
mP1v/OkUJLf7nOF5wi8Q0m3FEKtaB8anhFOyJdi1UljxCxNo/WZtNbYpZwIE0WAVXFPYofbAdFut
cOM2f/6h6jdn5iLX2E43b7hX6/ap1Ew+89/tTUnZ/K6IEdtkWWkWMlwvBYLP+def0RBJnkyk67pR
GRr/YWGIjVuX0GG46HYGHfFPVFSEUeheC+vDQk/YkmLbRa99kKnjO+rH5qBakT1ZTyfIr/3GRoFK
L9fSMLpvp4U1eMaSazPLSorCM3AEjkKwlhViAhEhVITrnOiIpZ/cXv7E0srp4RKNWt4Z5GTMKEYm
4XYxWE6PHjmF4a0vfixdWh5NneX6fH4zQuTT1kZNA5bRG53Moh2ywoSbtckHA+0Y96bBaL9QSYLj
XVkX9fR52cau5KFq3V6p+712iZQT38ASyk/7eeOeyjdD3VgGagZ45t+qo8/iQs3cgbZJ+OmfnRT7
rGIfKc0zzjj3RuCifmKE3pO9UTn7cSTBk6Zl4UX+fiDsHb3I2BMGpFRSGeHHQMZ/SZrYvrGGnKaz
gQO+5bXwzDdEoEWHAfowHp203pkItAVTBztaoX5WXR7jZtJlG9Pz4Yd8Tq2VfWPSVU8RRg4zEimp
RyFMIHIsLL8AmFC+tlE5W0K/xxtB3slYaOPL479CqDJsXtT8anubiPFjtbCFhcp0H9XffCPtxe61
1AtgKsEQQBJZRin1kBiUS6pGp6FVgqyfyhrPjL5OZZy0GaUcWVVngxkDIU7cl0GyAYgVH5CTuzO9
xtgbgAJbGbDxrMiI513ku89qzJ6pHbIPo3ZUj9cp7BHQdpfJa4PTtUPE1zaMLU1gAW8EsBEDgo+p
jV2LjXKPkxMwiChm51X9WZ1IMfKCPw7SWu7RMJ0V5kOqXsSNQzWEfqS12f9gAecCZPlaXpGHZf1J
piZBftiloO8I+UROWZxehNMMTeE90DGoUKYPJU9xKykfA1krl5XFxXFS73ldKiyh2y0esDqY9184
3zZpxZ0M+hCGX7+OAOXkA6bkxvk9kh/zCAXoADKegAptlo7q0r/9XzyqqGnNlCxqw57DNoJjjhfk
M32VTUj01FEeOATFbZfKH7KvERR1tzIZmo3+Wyb4zv21jq045wA643rv9Dml/CMhsrPOXDgNZORW
C67z3XV/rq79CR+TXi/W/Wpvfp8EwZ+wy9qfyI8PQBt/pcfLpQ0dXgcpnQGkZdaqnD7LVXq0lE47
w2vJX1kqC5rDnTKC0p1uUCiMNsD+Sz+DAS0vhi+inopuZLsx1Z+bt27WdB4U4hyuOewCn8b1gCPn
U7qVLpQSliHIpDFREK3uOmaL2B80Vqf2EYVGAyi6AQWgraezj4MiWBtMOFGnKEYEYS8s7Sx9msid
788LaUrBFqjfMsoUuq5GJ2XW/yHqzTXR29J3kW3npqHP8Bf0gu1LZCQuQdVsPKfChtWSjDyctizh
cnfaaoz+qFvR+lCpdpeWJQ/fFJIrGYG/b3jPR72Oq8X0LMDfibLWmOsVm5uOCfpd7NF2Rq4AKw3/
dqSEh7ntB6etr9hZzEDpp0535U95ohX6ddp3RAXQS/fy+dRA9N3XzMs2UjQII8rxv+BGG6tLFdwO
Z1fVQgZJWGS6xxuwDjyXxlc7L7rSbr8Rz2VuE9GIqMu6AkSX5gqgKh1M3SmUqRQGxEybH4noBLAw
T+4+b9lR+CJV6xY/+/VC9lc6/o3k/5SxiR33BnXwY2+suuwpEmZa6dq/A79ATYqhRzxS1wHWgnQj
c/h/SBXdVmFhftc3MYDY2fKZqE4gkT/Q5mGoPvAa46NURr/2HKI5RRGZ0+S2pNUfcGoYrd9Oa5Wk
hf2torzMNJ+XdBZ03hJb4fL1mzKOrcy7yy24TlOhPJszFtLvK73gYCI6QVtoSkvDNzwDDF73AGb/
iswmhNLuY53zO/gcWrmzuqfF6sT/dCbWQgNq9+QrYeALVGWT5UlV0FYZJFinRfm9Y9EC+j1pIsMG
K0t4BiiTeq/TlLAjOBL/okKqdkioII4SHoPzpw1UtWyCmQuQaP9t2J7io15kxrCscdHUUuF/7ywY
y1aMZVOSu+b6qdYCrJArAMoHuCmf8lLq74H6amrPCqgQt0Kslv1Sq0HaOUG9JVvRUrtN6PV9P/V6
ST0C04gVzGwdtzXxvyw3hjFJGvASb7b6Ek8uGWABoTw6azyb72cVP8xHH39oSvgLcAcV1DzG+6wR
h0/BaHb1HVzmDP28LqoAsUkt3n81K3xav0wJtaW2s8U21tS8pVHhdQWtLOcvCwOvPQ5OZgOejdGo
kjAzLxPb+lgFLarYuwqVZb/Nkkp/VYprsAftbpRfhXmG2swmu8ogVP66bDDJzTrDomImFI6eYgd9
SCLqhCbK2u/2cVhAfVLg5ej/m05Hc7MHdcfnS+QeONld3J7xrKxpsYnDu8f7J0efxWi4H2CUc5pM
Q/1NcxVWGItNEY2N4qLPsjOcncFhttwgC9Te/MRC7yMLvskn8Jh8H1C1e5KSry9qsA/XCvOdv1zW
Cub8f+h+nNhYpTO6YtIKpla7XMtxDLR++acmGAs9ogElJdeoPxc3+QBinGwT/UcAl9QZ1MyBmV2y
Hq4kqCUJK8GW3ktX/yJJhTdYrup6B2Epen8uMO02QPdMd01rsJNNE6VhIdqmNYFASpzdVtFNQXYh
MI02aHckcQZbJDCsBK57SvupDNzU1dGFq5EZfil8LHQ/Aw1ZawX/gnFzk4q6aDt9STQLEy0kCru3
Sdia6AlFz2JEdVbEm0xxTqgfk5Lg/k22fdViLNAf8cC+75vVG44sIgfW4buCx02/zLMRhGSFY69B
kRaQw3JJL5pt9EmzY2HcBmYqL2kPf/BganJ02B6It8lADG9GhiSu1WmDhQXK1AvD8ajEWEzZEsil
7dUSaM1Rpso/2cJV2FmKNGn2bmxfvvleA9cH7pOgFieeGJLFt9ndACouc1LsYyK9XlBjUBUMnjEJ
5tYqscm2GG7ps4tLcGKjUlgYnTi5dvtAgKaIC8zalCQVRpwGVFr2VFPlTYRsJwdspsERD9phjcaj
JxKWA7oBlhNruTSHbuf9YBFQzF2JV1wOgeiBmDUqfVXCimhmE7GJ+RuRmUYh3AbEuT1KlV+MjP8x
ZJPsB7Efg5b+x31SyZXPzQqKZTgZzZD+kMeKsV8dqFb2lzpJJXO234E8lemZi65OeUk/GvPc0p0l
/MdyRmj1ocwoZAf8Rn/B0WqNNyvWH3g2oBGGaZgz5EScm86dXH1NakqGanlpnAqczcsL61cP9Xk+
YX78t5OjG1aWFwUznqcJ2jaj8+OhtU1xIdPDyvJFmOd3sTX1mrTH6/mjT3hHAszHJ0USJrYRzhII
e6syY6IEQgQXYPpiT6T0ZPe1iho0d7sqf78TUAD+1egBjPcju7PgJMLgtb3nA9lSKtCZNoDau3Cj
mPUT/6BlQ9JFrkuJFP74dfGIofzr+MrYkQsGnIZMnoJWV8c0+XOQL5ZDuXxXvSaFoqRAPGFLKhlg
WS8s+l/v8lmYJ8bW0X0wDXeywKfZiCuHeTxBwxTjn9HcaIG4A8D4BFv393ZArrzFN5tBOlDakc6F
QgVNqaNglAHDVBpdpTWl+466+fk7e2ENa04kzIPtiWIwDL6DHJORwXeujFJxGV3PxbjRz18JlpKZ
54w21D1uib5KI/2TIs21OItj3HxXWJflxFLnwjHVFNhG9K9FD+Daa0ec7KWZsbamx2ageG8Br97x
Kg0viFtRs0HCl+TaOdmOLRrE2eeHWwfwpETfKjUmGKVEj8/UCgqaFjkiK1Qca1lCl4j08jvWQBg+
iwO7QU73yQV1p0buBYwSN6455RC1ZF505C4AmhZfWmTuxDHfJ0Tvx4kOmQuSBn9Y5NMbMcJ/DFiw
GF1x1eau/ompoW5AHVblApk9JPLV/ukcP2CaVRCC0DP47uq72Wk/wJWeks44Hi3p6rbQqGbKAUsY
3Jjis1arWGw/+tBaPYsNN4sNJ9qjsd8yBelilEFjF0crW5y+zrFxVBShAEv53PEdbnRe3iOeAGK0
taAjzXXM3uxZorTlmIUS6Szrm/q9hZMfsZIj9j4k7IHxt9jHGLveIMUbGwukkiCbQpEmlP75L+Ud
lXR6+Y5vuSMb04YFd1AYv/vWyc3sKuOEbCYwT4zC/5V3ke/f/telM3k4TWCsiM6J2TDr8ris3ZNB
zgdJysoeiBiP0U8adRxH5fxDl+sfJuRk4HYmhr9uBuGYRb5atoVW+TxD5P1w/LUInPj7qtmYbeSP
jw1FRbcL9RnM9iN6S+XqtCSyZgP9h7j4ndZOv2/Ufnvl8h+kLpdasDZtYcCC83GY898A+lijQv6J
rxBBbpChCVAnqOQkOOpTiKGTHeggxoThH3XZe0Ou4u/chntK/whtx5YblE0FZwlSjEZbYLFktZzr
4jtfzbtjgLLffFObiM0b//8tqZwXGpLwN8dU2i3mLVwoFnwlbElEFKXXwtNzOJWRJ3sR7x8E/9ar
ZPRQx7dWw4fVPvvxwZNpSGNbbCV0tKxSFqOovu22Q0k2K8Nu9CB5rgRrJXzfl0OCL5naizuAdK6k
GaXWnp5BUJxu1tk0jkaDzbM1xlMzK31Z+VqiBaRsro1GlRSKiGLPKlklOENJ98IlumiAGzwSOkLK
JeQoxhajL5TvDl8VYcFO9vVCEVlj7iv3G2sBME2CLeco3p8VwPruBzAQUDarEa5dHyPjt2oVjglL
RShXylzn+kh210y5eUBKP2gRiKA5ve5uSBYML4TkLcDCxLHfres2xYA51o4yExI89Ux8xc4YczOT
QGiWYvZU1AyuBwGGt0N7LyiVRSojCyjiJgCtWkdPsJTSv4HH5y4NtRhtlO6L9kvgYZJuAapfpdv2
livaBRM3+heBEVpa5he04nwNDKwlOf5TaOCS7OOreMXfQ/UgDjmqf6IunRyWeduZcaJmzsSPKMis
yflP9U6l4oDIEzIYm9mmjbxN27Qy5ldNjwZfkzJQ8iD7M1qCZX1pmg9hvtCKGkgOXIbvMkg8Rm1g
4dv3HPcA3MV2ADUcIo8fCUz9Oq9XzbedpRyuA9HvrQxz/GE+hVTt++qwppFSzKwZT75z+Q55+qed
S1AHa0Xl63Nr3IHZI8nsLlBKRSpjCVoPofqnqCDaWGWa4+wub6evyJ8ZP3LHuRNH965Cufuo34+w
Yw6H1efwTe1yOLBLTnTtMipMZxMSeM7yBsBhaD5VwQX+2VcnOZ75SEvusTYvlCWni2VHmjUgQGfN
ZdEBcc2N+hMp0ugQka7rbtknjNyCz+UkO0HqnVfjAeeeyJ9Ff3fgYRhQ+fi2OG1+N2ZxigOJblO1
PrrmgaQFMIw8eoEPmkVB5FXniM4nlh755eZUPUJuSTwE2fIanTxxn28Tgm7LiWjBLuZ0BEjL7jD8
y+LSfnhXedMm/jjvtwsAZRLQp83TH5nfLsTid2pQnnOP+rsyY9RXjKi5cB0CazfJlABnf59G5BDi
YBZO8YmcjOKPx2SM2Vand7dyIzpNDiy5ZUZjEI5sYqetlCsyRFjVJ81tbtk/p5j6Esa/m+fbHn9b
ggh5PR0eGbBs6UW5/e+NRzTKquhHpd/dGzdwvzucWTW06hj4cUFEyPHiM0hjAOw3jwPyp7cJG25q
wHYQBxVIMob696OiQ/DXcxNXciGvNYdAfFGmo4Som4jvm1zheox/o97VsLr3hWV5jxoC71eYgmhQ
t3LwBk54YDeD+vhnP/wEO8+bWcPsrIBTKnw/WonNchliKJDjNZefZYLhB86Z9I4GHPI42OJDU9u1
uxnYpfshbGrepmi+QnT5+zQ3y3ib2d+EQwmA3Cg03rRpUMknulSGX1LNsPFNggFeAVYHHxmDbW8F
6dP76aGEZecMMzFn6Tng3gls/QpiuSH/VwhiaOjIes/g78zxNIbLLXXhnWNLzyoLoP2TcOBNDJfJ
DuOixSPL2xxD4sDgZTmEkVJ+sHujJZ0YwUHAdd+gxdHSYpluhLI/4B8HLnXFMFdljJqaUypx7dry
iwdSZytT9eY467+Y7BZafIhtAE4qUmuvyDqVAcIB8icoUQRkFF1JF7Qc9VkXjH/34P90k9PYc/C5
Hhyy1sI/NORjxsnyKS7scKNzh3wyHZnJ9c+x4COJZGWv0WbmfXdtznZh/qghoj8Y4cMc1J1IIm1O
+9K9lL2o4F6Y3d/7ZrK8ZcfqRZva6xNRNgzhV+wCExLq+zCZzSsyXRpXQJW0V3nvHOAG/UL+xoz8
fhAZTxSj6a8vqgJPbNHtv2bXw/VdNCxkLJC0rROMH2YhK6BMwytlx+VkjNlYXduWV2IlHdvYWF+I
SHwzW/GoblCqZvhZ2YrewTNM/1fdvlRRfXJIZLDR3xuJ9CICnmN9FetbyGhe9UJJVdZpv77BlcfI
Za5DFK0xALn19iqxXjmhYzldqB8T80V/9LMpkF7NM4TwU4ajECwQFs8tY/iiaEuT/n1GgVVoEdqe
R352CacqcoruKPOp58oUl0M70QYw2fgNjRE7Zq1tUGf1OJCIvXxLejwdJ96k1/tSZOtuFpUG7vRt
hZPoJTg6WtejXkaZnhV/OCkODFv0bkzEWM2ySRAILBbu9kqAXdM8YJXOEDM+dNowFPdmsJlhPe/v
8KndtIpA4K04Ckuy84iHQ5fTUXAWTtQeZJzd4U4diIA/R5CpgXYvFiIfEJPrtP+kFufVN8cFQnqN
8qhyd/zDt/gYqdkdLEWsg6tZbB0qxNZP3TE9iYIi68YMKpnHpLN9Jvfe7W/62mI75Tf41Qinevtu
01bt07G0saoTfX8Ng7l9hwqu/KhrJ4m/JCEmyy0Ts6uIyrdwl/lx2Zsvw+t3/h1tnU9OlUCwv07u
d46i1yMw67syslT+n4QLKuBRMWJ5faynCNQkZUw7fWcL9kM8EFT3x7UFOuR6wAXdrkdRekfi94Ll
i0FsDpSrz1qrRdT606AMNUShz84CreI1LCf0zVk3dvSzjiwP066UEmczYKSeLHNXSdFKL0ziwATn
wekd+0VrePztyWTRzftv22buE2NMzAQ6GeZJrqZdfOW1KMWaKk83+5kLmMcVtuOGokPr4peDbKzl
/PuXaZbjPjwZI5K7zfbtdvkmWB4bX+CTs+NAEVkg/AvgJpoVrzIx92RlZXW3b4vAH6v0T8MLZrN+
SnDlkJ6rQY7yv79HHzRp53mybtcuHDQzjXQOM5/QovaZdlReWp2C4k2Uv0v4qqk8aUqqCz0/tlI+
Xg2Rns2dttEk0NRGV8g305qnQL15A/fJ46P0ooUjrvHImq8MclbjhOjd1TG+OYAIWMPauXeHMxSE
d/MlcyZaJ6xey2J5/yQL8dB73/ncybZbQDRtIlTKCH+iYLz4/IEZczQ/AE7Viu5vxg/zR8QfYZeb
Opdj0EIjr7YQfxtXXipdWSM3/hzX6jgr8z8q2juetMQzQliiV94pt8+E47+6t+qZMN2zcVd3zbD2
w4h3l3XY3P0PmLDrx5daT9WaeO4fTxORDxSOa06hIDb2/hUJQJeM1h3Dg/jCB17DTh7AEa+31sOH
2XVCHDo5bVS3qAuwTBMAk44bsulwoyR6L61YdRqsbDgX6x7ehXvJXwH4TSfEyuzovI5zCysZPnJZ
buuSYDXySqqT518P2fE3sRfYicRGmsDWY2obd7EWkVx6lUeU8Nw7WdZUyhyD+YL4MMAJqH/YigI8
6UJEjql3ggeSKbjsoHIeFXrv5gg7/WQvxhW5I7DHLM56tQVX98pPArcW8zVSbkrTSPrEhflPustq
GaEoXvpNRNcgGtwbccntnemFer+OqCU9Fj271LI6lb1NFmW6yHga24pRgB07yyaSzC94HZS1qokD
CKVdowUuuy+5CL/jGUEA+g8ORnw6qIcranWPhdKXa6FK4uWpEqXprE+2sIXvxMaUuFF/s/DGRebP
e7iKia+Z5B9czPS0bHME6sufIYJycf8+ZQPb6cm7i5638+7zZSl2c/S2qNEGJCwPpRMcemsTtdMg
jzuXJoyUsrazV+a+/TpZGK2S7LIzSvudi+cVJ1kmR9CMo02QXCeZrIMXTgBCfXyhUiV2Je+/X+sV
Z1e+XY/3Yz2y0iLQEBThpy/mYb6pnVoqxz2IsUfHcIYO5222OioLBTXWKiptJtjv9UVdAWLQLy1x
8uB7nZ3yfcfPprQWZHMYqzq1c6RV4+CkybHzHVixZ8lmNIWhRn0B9aIsKp9zQJt3Rw/XE1+8JyKW
Jhkns72sLHwD75tjjKWuTNgiv2cm0l7f9r4QKd4tqhGEKf+Eym7+TNRuI4F0N08wZ4/nz6cgRiIH
iAvhvDiA4oCNC1mXrX6OFevEmPjM57RQTSffTt915PBm9aSkRImqWZIzhmXTfgWf4J2FiLRFF+gu
YVtg5ui6nDUkT+X/WW7aDnxC8RLVspeKDViy6aTHlV20pd2gQfI6/yKFqioQAYdmnq+gWq6cv/En
D20JmKD8p3wNmpYmJsntsmn3mHzYI0hPBRtp6pTrkxNM+pe4NyPxZdJktBzd/ht/vTNVrApBg8CX
lAx1N2hPlpQDo/0f28dX8G6k5+mVlAVYv7Ddwy7s3N0Ew+3ulHaED5r7z1v5Fohx6Mtjv/bn3y7a
gDW+kawZCaTUq8CkgQP+5ttt3BWZOzV1UpdtphFrkU2mtGze8xBwlxN+vSpmU7qj+CYzIIRLiBIL
qjIRHlpQ3EcCEM33xBo9MNDj9oqeFcJ0sLxdErAQ3pLSWHKPamJmeGg+o4FnXgwexiP1DqRlTF56
Oc8y1c/NjxFPooe6aUQXQeSisEhqcXsfVOcqhDDZ6s/qJMN9qpBGLow4Kqq9jd3cRspb1t1Gbupc
f1OpHxuUtSGmyNawhEH4GJNq2URaCEHhiq7h4Yfg/w9Cv0W1tEDEZlBsUJiz7ftUmKSvfFWfLgk+
AiX0Y/vP+QtF7aQLXmHCfzoaBjlXHsSUDlaUaa6iE+nIDJ+d9VxlsWuxWLw/dzsqJglEIF5wROui
ZRoi35GZ/DcC5PwCvJtC9tdNj/jG/I4K+8Pn69nCtZM2IFh6BHCvHLor7KxoKANr+D+4/UJ/gLa/
wLrm6VI0OPDmiW7QV1cZ+cCmu8gKDFXzDNY5fjYWr12EZ2LNPUVy4D5dVG/ZyaZS3dsK9RHV50yO
C8hrymC2dJe6TRiM/NxL/CtoohilDJ3lGhFKXBruK/YNyGiFH+4HzGGfaHgaXchlw+EVt8jHrj37
uSb3Ff9WiaWeugSMPggTgseDPLT4kSp0aM5USuIk5BWDXGozy9P2cAMh47z4fC4i6G4PjX64xLr/
ttRfPCEibzW+x2YNqbdQbfGBnEO6iHkLXUFtwDZmfX7veEOML48bN8IoXXXCppMtI4OBKSuLL6CN
Z/aoU5ZsLlcUU/0UI4hRajMLRUNPk1PYE/Ptl3nRtJAYCG7oXmU4So69VDZe2sdAVLoEhmwjUy1E
qcxY6pUjNnFq5vMvCHZ6cYkZ3KqV6V1lasWrfCh2Q3Xzohol8AD9Jua1XoNxhD/aczKW8t6I8HjN
4gihanMXMOeXUucoUyks6z8kh1P7Z8BzwSWWENegjEPsxv2rO2nTTE0YDD9wsve/Ry/n29nRln0v
YHjjndfI9A1bZ9p6JsE3m87TPy13Qtq3HsPWDTKdXvXTQC22hQCPjhZXqvncbXDwI0L6czLCj/Jx
hYBBzzkpv4EqTcvDtqMhIikUMTduS/panefNEXDhEGmms+sm/FeJuBl8y/qCdw89U/npZR0ve2L9
Pmb30Mcf9Kq+O33r15tnc9J6L4roTf4GcoriAdmVwnb+GxzW0Gj4PXLViRDQXYYPAaH/sLehOeQF
0c03QRHlTjN6Qzo5TMh70h7kyn7pDAn69XrO711kR99r73WpQbW1o8AkhH//YsW4nmx1QikrMSFX
pOcqe+yyQ66OA/h/DmyXhD8ypqV45YYDoTSblVQFZokFIkdlABk8k/rpf+LJV+6YM4oVuHb8lHDi
UoIWHKUuf9Qo+LNFtpXsMkKREQi6FdIG7hkh75c5ECDqz3QlgKhYsd5ManY5bHkYaFbq0RrjcQUo
PR02kRuEZj8l8NwnJUEY3f09NyV7tnfNNrG5ILBQQANBaMqKeU4bjLG0mR2dBfEVq6rhRCDTl/pm
Gox5mWvx4kHDWwiPed7zAiDP2eLOeuuIVhby3nv4hChU0NawnLczwAbnXCKLjsguXvLYOoGr1ktL
QTtAdj+i4DXU0T93UEOrMRWjqFIhPPvi7b0wBTZsx/2pk4dRn760V9xb80sNNL4TbcD+EtTJOPb/
5EVOMhae3MKnqruV3/LRLDl0qxO2AAW2HyMrQKiH4cOvkgFpOjefwQ7WJRTUF2/UHcEr+uaFs21s
xseIdO8XyWFVuxj2dQKBNVbo5pCosI/bzPQhKbyZIyNvh8UxeyTPjeEmkpBRMNQc+kJCfX90XtHu
95saVaPzvfGOgCMT53T2TeUwVwv1AkjI9J85LAzTdSUehTz1PcCf5wecp0706Mwx1AMec5xpvkEb
jBUOY+b6+/3J/v25g0YSrDTqSf1NvpKqWdht8mb1kPXMN8kT8cvgmjlCop+Z/6uFP5q1z4TXwd2C
IuyYqlGmPyFWDlrsOkLRY6YQun/NTJwgPhtnwHX+EWuohrRQvxpuFTswYW/v45IZfk2aJP60PVYc
9YuYtpt0sOHBIGTRpOLsz5knDHb4VOnI+JqNZudJwhZyXLPbK7N5i4mvvStUwXG2LcKX6lFfUEYz
xpHbrO5iXwn2z3+g3E6VgYikyHC2c1hnfj2dUr40WG4PcRWBOYkssCp1aW8xtDdMm08w3xDCnXCy
q9Nc673DasVdenjP1er69vPxxp4Y829TLHVswDPTNhHguHNSHKIC/gV2fvPuFFaE04aAf6+vg2Q8
cRxnxWBybeEJ+9pXcSp7WgwC3Q4pF6Isw2H4v+BWkfrjUnP+OIOv+V3J2fGSrMPNo0wlfaVMgo3S
Rpu1f/mpBN5ZhykYIYR3vC2PvxYYBCwPWOcOTxtiRgYd0oeT8jXgzN4IPm9u57gu+9Hgcb8PQY+6
KOYeWviM/ymfdcM9Sdt5N2fBkIHQr4D0Owk6PYKCkDJ+yi5977e9dEDh8WquDSRL+up/93BpHrCi
zsrmdyCsgk4VeZp76nyKdqw5fcF5mjyAk/4RPpm7WVLNz/wLsMmCvIHejkzIdV0levbCZINOoddg
+dFGwThc5pIHjbS1mqHkAKaY0CiZGMaJnky6cHA+ZOWlTd5DHrJU5QT2W3N10Ilp5COxVRXhUrFz
tCRAVajptVF99PbG+2JOMPBO6r+XwI1YbaubtFGA0iybOIISqlDR3Bmx3Y5ET7xl2xqgdP7CYJ7v
+GVlSUH+TjbMfINqPPvC2/6/nAchQCwNuPdl6vxE8MillA23X3/NYb+KQqwxiD2J+sdL5VwhPGjD
t2oj2F25q65tEfFj5t0U1gpbi7j7erUIe6SVd8rBg2oSBMSKArzwAeWPOunP19sj+Vhke3Uv2u5b
ekLKEpgJ+ZUao5rIFFtH2Ndf2ptwuMEPgxeTiDB9btqTESOFSKpwNNV58Rade0QncVE/XM2nyWDM
ZUlnnM9t2Gv5fzpClZwV5tckj+0DHUBdFdvti/3PuqR4ds3xpaXrvLc7YhYpy+GRUw2defWE5mMP
cJMG1nfxMUPrR8Bq8j2fUg7JPAsOgwO5FQCfTt6JynTwDEaVngHmII4fHsc9gz+6zvNxUtpJYKf2
MmSePkrnu9yirFEO5WbDpR5DYz6nN9iyf5HDsJlsbECVEU14xdfgHVtv0TVC6PhLiqwAPMH9u7cC
DENszf2aKmXZrkoKHzne3f3adY3c67V0AgvpKSTsaaCPKWbJYKYq9taxW4CzmL+oKFscrCqO9pPe
a3KLQGmVU86mRO0ll7s8dtuN12YO+KOb6XqN2lwrGW34gbqXAF0oBw59MwZjcg8jsHLoJl7UwM58
4O8w51U/Cx6BFRtxfTOhelvkXtulsgM9Vmcu7ordA8orQam3QmXaGTpZTwVzTKMA5rkCelIolgmT
gY2FIDv9thmCnu40RwD6U0jSALFGvwyIRDK9GpbTeVCMGbVowpfASU6XJZDAUWNdBZHQwTlp7T4y
XUXvHg2W8QOo2v0qJXygv8rdbZquJjRSFggFAnUn/4/vD93agjuTWaODCjQAh5JleWAfNVOz81p2
qdqxCvy4iN6HtDyIi/TMKXErsnYYtv5lPeSTQn+c2TB+RcbCYZhEoCUogvoMtuWsPkMy6srIMIZQ
n6/r/Y8FVvibp68uHknmyB3rOdk6wtOzn1l1AgPEuciBzWEHm9nOvOWMHjz+GQIGIaVs7MjUhvTJ
WBXF9aSXBUjQpvZkcpJyVWSJX1+Vg45nYAKzOTkyPHvlNGzHcgBPo8RMaqSNKimstWEFG77QhI5L
5IkG/LI22X3GEPLstI4jsTcVcWyvh7QAbM9CaaMDCsPxkFcESpp0JtZ9WQ9RekBo17aEkVAdW4Eu
tG3sHBcVNU7ILst+67pMq8Sup7dqJsMPtfpaJHFqFgsT6X68T0kz52ArFLEpUXPqHfsIN1UoV9cp
fvcgBGx2BO2hnX5KUo2pep1UUpICekfHLQopN5WnnJumEbW5IR2JYJbo8zlYistjF/8GFyrAreBU
4OMn8iAGF2jFRsHR55vCJX7cnntYu85TWgb6QT+s/weuw+dFQsEsP1D2ccdy5D3jmbn+JDcPAKSd
woJ8a+ebbunSsISyqFcmWNRiHteWv6EGP0L6i9WIwcsBRooKKyJBXOxQEopxX62+Msn9/0sVOFjl
f/yimLFtI+ccZKyo2AOJpUC2Ytoae0Plv6Cn24nuquaM+5NLnHErZ7JlJGqdsckQkx/2kCRW93V+
p3MFtCnJqZ46wDw6g4ED0qhSigO2jHvOdD58H6b+vsjqCHu0HTP74JwxDg57P29XoeIuj0Z5Q2OO
qZipkiWO5j7yPW7boFQW6qKqdc5f0ESp8+QUgORsFbDME3u/xTGOtIGxx44gtM96wrclwIrUmtYS
2X3ZN4EwAKyCeL+BecIPlfWVwmkHlEQ0QL6ifl3gDY84WEgecfqv/ONhXZ9LFjFXRkRHfA2QIX7N
88C9oNvbJkeCituhwu+jOJjRGSFIx5u0Oq+cOQtILHONrNB2vvusvElgos/OYYjFUHvNaRF+TC3R
2GkSabYiT56F/ZcIZIKKt4zq7CXn/Qv2LwyVd6rTlGGI1zONlNq2oRIt/PrzcH3t0ZRMzyzPZl33
qUOuG13+8dClegm7+fOA7qxacYH7Ch2PaxF58UGXyr14ncsES2kpoY7gNEBwb5soUtHfJ88qcFPM
MnpTvGID3ZMiuzcoqO/pUI7Cf8AcC00f883/ci5J9DKKyzOu3gD9mGgPaV98mNNFdJ3LUkIW8CfE
md5DadPx4du06uWtGJ1/0w7fSCgAKYVO0NsHWTBmNGgc9FXmQ9rDGQgg1eMUZ44zeSJrOFuE2lL1
oWSkTnTZg5HGKKluROC8DS7pMgW+nG1z8McKUbpeh2hlsSdQhQssEfc1zBgbT754meP5WWlfMSGB
cdMSmslmQkS0X1anu0/B7cjkORbQcI0/nyikQgCT85X/hTDZ6N33J+C8KtPZ0xzLi8N2h8cIQQWK
VDSfDAGpxOl0PI1MQBZyAH3DWm4e7bsL55AJKTzj7cvqfpHzFvvp+YkHMTybiziwQDnU45QjXAn0
/KI3jhVQJhtkKDJMu/DpCinNqzdcHHfmCg7kYUflTWnJSGokSAbMfGH6XkN407sB+trqOEBYF2lk
qNvGeOnT+QVda+w+ybGhv1scms6LmQZL7zMYYZFwpy0Clrv16dGXYiVS7GrLAZmXIWPNMFSdTLV2
RwpGdb8hsn054q8x5FXI18aTzm70/Y1NFNvPmbKIAJEX5WjR/lr/uZahuipf8eZAl7YmWdZP7NL8
Q+a5o72SOt3OFSyh/dz2kNej+U/Guj9F9hIcuPyv/vfzi6t+g+Dv86lr+D6hAklz3VfBWd5Onkpm
KTVVLKq5hiVj47Jsf01+1Htutyqsbjirgps3kW8XXRTlvPv55B68NuLYBE2Q8YjtJviUx4NQek2e
dYP2EhM3kURctMuX8Nqb1FSYVTdMZgCc95e2mhnUhJ/Etfx4V9Aj8kbo/NsLQqU638/mo4+V5u+6
t007B7UHcS7UxatL3KoMQ+0LO2JK+PkoP7GK+6Oez0V9+s1EwAE1Wovum1gZ+TqFbOOMz5+YVbAy
ebIYmSnM7nqH933/8svxbG6LrKARcIf/avR62VJXmqYU5vRaIGlISNluGiDMLRNHJ/hf/+loSK0E
HyA7n3vkk1dQ16wENjUhDX9hC8fzWaPj+gGWbJPgNBDw+qKONBdpZKSAMPqOE/Pi9KJhHbKBKE3m
s9Nx7+Ed0E8v35yVgHTx4e722c2F6CNfPC1IwcWjLvc43tH4JgACRX+UHNKdBDhH65MVoIIO0jwP
mYDn2GciUllBHowtH08YVeCGcHgrsJRyn3K84YeY4dfvnHenbhYi9EIRRigDmajF2UC9LgtHfWdl
FRVwBG5J8701I6LCaWRXN13q6+OzbEC+npcAWGcqiGVd4ns9x5XjiDl0enb6OMBX2CD5DyGQNJE2
WLeZb3cyoFJCySfCfKxAXZSxSnIpN//9pzg6XjeaGfGCy3yLWsF4qv4hlaCWiW5c0rIyFhjeFWh8
Z4j1/qa43VxLKStO0/qTNgfg1BGV6OyNnrXKblsnW5r9c/lAkYFcF6qCxTmUQ13BOuzKrDB59fM5
7iYXjwh+I8TCQ+erQHhZ7yPqpDLxWMf7ZFw4eyqtdb2P+18Ng+3A1W2wV3TOgOuTc8ljDUJ47R3X
jpp3Uolm7EgOB2VN93tjcP9VknQTlSHEr8vmDg8cwVcSWrZ8LGw5R/PEZ/BWJEhnizgL47beesUW
g/W/SCx1fSpyuUlr0zCfjEjZpTLFjAI0dGnDACIc9uKKWwXnXnaXD46P9WmdTqWXqQqNrjJunAgp
Qgh0mPARikVlCDAng4z27q43JKTQJHKhJSjauKDIjyAbUcOvs0Um9mcrrdb+r8K2gw/f1KtOuJUl
Lc4T9XBLUFwyBWDtuK7HrCLiKyRtl7XOd4PwN7YiqGd9Mp6X/tHia9egM2BwH1vh1pR3Eqe6rcC+
aM3vLjbpXTHJvw9HXjnd01cblawbhojMGhkhLpSeZALqJz8U82J7F5Oz1tHy4dIQZ5Hlqgvs7fpZ
I3aV2X/maioTqjyKBy8S4zPCpwhLOubfqlcK4Izne0UXhQFjPSC6xNF4HWpyiMf21Wd3gy3uALdN
QZBRJdLflVJ5ZDo9eMLk+x1ouGKWeQUE8bzWwzWqaL0weQLhhdwlLIolU8RjWazEHta5IBoc2iuL
62lmcGbnEnhSPRpn4tXpx+Wdpmaa9SVWc6gT6TUQicDHnE0B/xku8lS+cZFJuUYYEd3rKIkKlEDN
1lG9K9vxS5JBqdKoLOiYyMh+oHnc9MDrdIt3PLGPCMFhD9wXvKn0W+w3gPX/A7TO2Mk2EtkxPgy/
UAAw36+V6A6fNXlgD6qdpnLeSMWvjS9VMl4gxEhg2GumzpLqEL97sSfyQkq5ydlSrTRAToBR7BWa
utJuzZNtObC7fK7Gg0i0UIqFcRWoYAv1kjyCA0KFMbDuKszx5zAelIPyCCqRGqzxEG64vxuSkF78
JtNu4KxYnbMYY98ErumH6MGCk8hxCkPeVhpc6NURSSi+DKXeNWzDWPhuPOFOV/PK4RZRDR5wjsFy
JNxNY21awubr8a+RRk5ojAQBPbgk3qEjjO2XgbwyoyRVn3LK+BWMjndGJ/kTCBX8C2U7r7oC8pPa
vlLUuwWmt7y5eqHEIm1we5QBXeT8Fe8SHSwwsIDm2YldCVNp5ExFd+JIB2qJd+qY2Ruwmpa8/J8a
18OTZKgUzPTBuIPeyMOg3JXPRvoRQVxUvjFlgokck2PxpTDanG92/gXJaA2uHNM1yXuK5NUoIhPz
p4/2Xsu94ownzT6jYjBjSvd4ciavDrxBKwG7ICJgUcd2YkiRunoTDGvCaYbCtp4njo7jdBpiVLWn
2mOzLXwM5jSot0R3XQyT4O+9iFA/nFCwPyxx7qaOYQTgdwsB6/DOMZAtyr2Z3WxXAm2zbrPM8886
fk+wwKM7NXL3V/Q+NpiaWigP0/dE+jop2HBkpS2mm9BFaIGpLgApafQqLUlK0FVKuo12CzYm+LvS
SvGBL8j8uwE28Zbo8Hi+B7qo7Xt2sOJMliMwvoes9FIXiAJl2ambUJIBZbY0ExsI9c2MiMUPpmm6
VGrX7ciyKMNZond5pGCu1rsTqGUBNQZC2aFrRVdTxKOulRF++ya4SFJLzNkiPSeGrEpLNttzTyfx
gMNxiCzFnBqMnTb6Thj/xor4S6rGnzyEByMi2cW32bEmBD8zmeFePsyCYwDH6DSEvgAZSIar4osO
EPkeBMHMZA9QlSRIjVdIDIcLohbulfq5H8lPEm98VvmuFWIXqsFqsJTq50Z12bIK0KMmDlb6gjr1
w9niz1zz2UUXr2YeYN8W1lVDTbHW36KrG7tvSLvpLNc8deBuOQopQm7zhEmvKMLalZydojy2nkUk
FuzscpMo7YKWwW4dJDe5PwGHD9x859TUQP1up8k2R9zsKboXdU1kgs4Rpg7Awf0JlHlUsaaMReV9
9APMoXW7ZmQvw43fNjC72IrFj6UqpFV3cDUyPy10N0hFZSdjm3VCUHLpgEoLbsARdm+qc6q7x8Yz
6xD7Mbw35EbaAlI+MkdrkKnSW9jVWlfutKW57jTu2E/hZ8h+0KZa12vTZPTUcpgEvjat23yG8Pgt
vrFhW4STIgExOQRiXTcsUsRosmlFVZ2ZUfLEKjCpVvFgXZYLQtWiIzTQNdZH7G4JrA77+BtgH6CC
nw/AoztLjcclnKH0XsRHrxrFnGOksEcwcXE1fJHmxylCoinHGxu0hOuAp/Ep1ItZSpxX4th6h8uo
65PjyeU4b26/BEMlekHrZ9pA9ySTvgWfwD8Gi4H6laqG4O5gqVVLZJu8dzR8cxAT16AvZplzHVpo
6uEegHJOPIa1CDBYaHpUtAUrzSD79XPsuX3i59lReDTZklojmpS3c7pZkyoHatd0x+VI2oYC2jjv
e52dblZHdN98y+GOik4hD1U+iEMhA47hVREFgxN6efDfx1KjIMS7ywAWzEGJ1fIlVfDtHoscQLXr
+NBEVFtb4nDsmw/PvRPicf7d/Soyjf9ffRQOFshI3YNiJ7XJTbBzz3QdomqNAbnmrNmutI8wUZSD
+ZxHw7toq1xaakuTG8AOFv1UZ3uW6Qz6KBuAo2xka9EI7WJjD2Cc3FSSDeaRLC0VxF94SFxHx4/f
oeVh1A2EXedcsJb2ZWc69wS1DoBovh/wmqyt5xgfeztHt4MWwL+yVdI3YoJiCO+fcBnwbL9TjZBP
bawQ27+P+m/GvFHcxRAMax5LZCd/WBWE2uRvK93uTuzd93nfOmoVcTytKIgodAddShGECViLsn9l
9y1nmPjrHD1AWwcZynlQcmICOhwMD8DNA71NyNFBR8yQw1auxcaOJYeiZ474VYhXt1FFh5bsF1Eb
taj+VEAyyrt5Vfr/fDDJlfUH3Q41NBI159Fy+LrEhu6L4tGS+b0Gvoy6RT3eTlYzKy1KLpu7viKD
Lo0ntBDhYKa/XkFSRtjGGhbo9Vs0F2/Aig5pXtFvbOyI80RRmdvFRkdZWwnZmTOESMXnPOR3lMVt
hZp2HlFtbhF4FNwgt0Gf2IXX2pLq6+meQG9gcEutwn9IFJxW6lR/mt5dEH6x8fTiC9p4M9dZPtpU
0NE908wOrK+YrT6xh5MC1fMLYtF5Egc6Fp0Eb3SH0MF2u7MdHiYOWcVa9b0MzFFuaVKN9+Hmf7O5
+6ghSyVIM6/LQehXITasY+GGwI1Gkzl655ZdUDepEpDAxioX9ENIcnl546WY+l0TusIEgMOZCW/D
aqMJakXFoCqHmIpvUwEouloV/zwMAP491QcDUz+FXctlurqIT3FPn+oqShPeGu8RVA27mo/huXhz
ydhzDoNM5CbP/lsmjcD1wiI3yYABwVLEuU86ZoQxzwzr8/7jjam2HosQ/SuhtwxaJrxExj8KiPUn
iuoQ0Twmes6y55qUEznnvzCeiKUiOBfM/K7OSOojlEgV5pD2l+gK/Lx1mf2dNNKqC332YLqkHo3g
AtGGFDrKadPsiwgLnTd33cVaue72oKEdpKwTioOglp0yZZZIUxP9IwHOZGPh32FTGqQlCrROzFpE
oY0RQKVTPwWdGaQp5WB3BOVhSWUDGN71v63r+VMnTwfI8PLQN6gfHZJrt6JTqqHeiYfMBuM1nv2L
TcfYcSRsJwDcEBJQjsU8PG6YytipbIq4loDHzAujCkeTKe41Q8aahkICTSQUgM5Gi3H2uXjXfXUD
8TPWaoJ/BeKyfEZV+rFMGG9M5IpJTg4qPp6Ds0n7g4nz78EpoRkP/XCIbKPHGDunDOLNt0CgEh6y
2CC191ef8K6w9/hDtJneFRJdxIJi+NZ6VFOrNkZhj/2Nt3XXimhMyALQVIurfAYmaKIVnGjtlr6p
9HcgSkyBPOdl2JP18fQKBMuvTIIGhHFhqUNm4e7TmQFiqW+Qe2vlthBtKYIri5RorKQNCmhxTz5k
uor22Ezw6MZ2OMm7c7apGHx9+ztoQXkqFhC3ptByHWXYmN7m/pv9BOKwlHVUzvCNfzfPZ0I+vJPP
6cmOs+U0SO6jQlA01viY6wWiIHWuymSuHzWIWbzHTSXXhQZmBabBa8/QO8js/5dd32JEWZ1n+601
LgRVDo3a9n0vUylgDoQ1+5bU2/eeiTmmtCxnTofBQjR/c6VcY9AgmKz/nrc1IUPZxjIZglOErvhy
5X5nhti73b/a6rsXcPBDUEyqexyT7ZHubuIVpXUnpPAJj3KCINpl953eOOwYu6wowCv6ckHbIhVR
8JfQ44ULKYXhvzlXfLNaBR5JpSX9iaxsyv/3c51pQqGf8PbhaJQC7XWZtOXRh7+vI5X17t9gzRt5
6c4+7GNO2COZfyxYL0nrXcOPT5R0h6qpps8bYKjF+lZn6NA32dL1JogWG9rADHd7giSLQy/nAiAf
gs2gwzwC0Yv7EIxEoeJn1S5L0EmBOdgFqxPDEcygdWZq8EONsY1IAAzU4KZuZmpCK2/jWPELWCKZ
IN+8/UKsgGUmxSp1tkgac/ODzs5gMnhS8GTqu1X6OjSVQQ88fr+DELfdD/v+nKQ3peApJRZ7gHKz
Sl2jEs0VOYWkPXxO54PEy2q5IxoAcIaKuRrwExY5gSc7k+nrf2DwbvapOUboN5pSJWFFjyr/sxkf
+KguvpoEOrYyuP0LW6jujFYgZ65nulabuLYFrszNmethbWm9VcSWpE56unNwX10UGvAJSU+CV7FY
E0UjkwYbWZbzXZy4uyMqhXaH1eShzq3vHJR04XWQe2cK34mlMS7sYa6sdKLuEG3WbbMV1DF/R8kV
pl2R8vBTRKNwNtpFOtp7mOJeO5xbBsCBVQzdr0pmgYVpHWKNf2eEsiwrJX01ByZ7ToLOJQuT3bv2
vdIs2hUdq1elmCshaJvHO+yX/BfJRUD/RMPYtgHj6AgihYjegbYWDrwnPguajO1FOhIjqeEHvzp2
sRWqvW3xcZc2uLkrqbcv4B054qwIQemCtE/J0SqSrI1NLQPF//1zRtMK5gA3AzqSfa/RtdN6qG0N
qu0Z7Z9/VDxNuBzJjKSN49xvuUPuWT2PK1yv8PNDoTHcMxaYcAHSCJeII4o38Umc5k//zJVPBve7
DM7AgbV/5fkS+1dWpvEodBtgKR7sTwHp3E2BXPn2OLEG+jgZUpPfskAFuhylGI9YNQscLwK3bfOU
ZApyOUUf6QFSmC7xn9dJDzO5NsKlM3RND1SKlxPIi2aUHtkvP9pqMD7vk9zi2u082hOSrMxaOuC+
vVrEZqyjFmaWGdgKKf6j5hQf9DSN4PRa/ekDk+fZUrLtoDrtG3fIHfzPGvI0sk1asym5fRSuTfll
FyN1wEXQNx/mnqxFVxV82IGblty99nxGaNmgiGvpw/FkyfgtyZNOte6oDXcn2G2rwHn6Jazep/U8
b/9pVTu01AzN0gYzv8nHLUJGU8ZnIaEuILoY018YbbuH6ijAVnjxMm2n2fr42J17SQlhV/sTvyOL
xKdJ6xzQLqP3bFebDIQfHwAxrTIF3meQTFWIbyVvToE4NuE8M6myhiBJAqYeeNR6U/xFZpHApoMG
XXNvaS2htz5VIVN+AcyRsVjgxH+eBisX51af/VzhoUod+QuOmMVd83xF5rPxDcjBEL24HTOLCrzS
N1x9fuUtLrGM2I3Xt3ga2m0j/iHqUQFjnX+Ql8/QPl4wUxW8Q7imHlj6I3r7ZCZXvDyFje34xSXc
8O34ODfnKoIbeBC0gRfF8gUuRF1H2u/gHrZyLF3BZOtc8ha5x9mXwecxeZW/xKUFd3QGVSsoKUKM
snFgxZsRfSx7hfdtF8Bw2rs/xwQ/5WL9TR/TJtZ61hrnO0lkeiwMKEAUdtZe1pe0SOhBJKqRiz/e
DT9m2tZExTDfkI1BIVj+LDQK1zq4DdFWh94eb+36jc4JFSj0+ipHMld5m1ZioDZjAmeE97Sdi1N4
Q4/48ncgttSUBULj8w5utio4z/tBI5GqbxuPsqhCFdzXScotB/ae7z7wYDgyNCp1rZcu2etsOLOa
jHBOdlW11Ks42d4ucqSUe7QWjR4vull0qttuR0/pPRAI+4cGShsd7xjii3BatO07j32+UcTdzbT2
7Za4LgsD26Iv3E4Q3EZYYGFD9OTqXsdMlO6zLWYNtOYSoM/Qxg2EuIzTInEBBaw8LZe79t01jdhg
uxncX8yf+huQZ/tzakCUi5XjxItWtSPu/smyjA1W32p7TBlJAewrumo6JAXLNHE3N5G+yUyrzIIG
R9I+c8rPVH4jSCoMJVnjRjUY7+1zeO/BAT4SULmcNcqAM6Li7X4RQGEL6xqFcguKJ9u1SI1NB8Sc
YZgs31kolGIVsGqPIPqHUg2mrwZ2SyFztRr6b0BBOecMt+dbSnRzXUt2b30AN9WG/0mBztLQgCUJ
HPInFFMJ/Nzw2id3VaPy1NsS27UZ5/awmODFNmsb0/dK60HS3sGvxCX5LthZIjA2NvQdZttmwZeH
pwy12V0sYeESMD/SEV5Y+BxWbS2rKOumzN2dXhjJOuZ5yhDdN4TNn+lal8ZgVpV1rI0/rc0ZSfvd
GUIc2sjiSIOYNn/kjvTGnxT4k3/VkznD+1jvvaKEZH51ntEK3Uv/1zW7guWoPwTXU0A5ROuzsbpo
P66KJ+P62wYsYkR2H3jOgGfc2kSBjNTRwShYj2+NakaLUkTq7hWqE8so1Y+K9pN68Xz7EzLnP9de
B4LvetPfsxF7Qp1yv2Vr0bP3w2h0TaJ1cg+mhxGxygqRtrOSxKBPqjNn/EjiTOJC2A6hhNgl30NM
lxpeqI6wf93bY8xKuBp6FX9uul5AEU7qaL71IQeZ6BDPD4MAFNrE9c3tqTgrBeJd3NQHj25B0gLr
GcZEtNyIPkxxFMBJCAT3si9tGvHxqV37rRYsB7NoB+Z3gebKroADx7UKqtaSULEIgXmr9kDKPQsn
f2FpmBjPrwIXAKmDCYAMlj0OFpAP4tsa0GQxb9F08ncVgHqea0VgkN3Df/mAo+AIxOt9EJ/hOmH3
1l3pypwElyFqcZ+xDdbNS7+TZPypoJSK2/gXBqC8dBpySEz/x+W7qDk1Wxe5fdcEpc/IRwjwoqL1
Xu0Rtv3dbdj4OgE/+vo6dGm+tvosPrlV4eXhJgROcIC2FucopRu+PoVvGsLaIobrqujKehJA2ddH
N2wkl5SgQNWzolrPUTkJwjIcP0+JdkLu9mwsJdGr3QKmpWse+9vgvH8wqlMsFnV4bla8obVt5vo+
f0XnHEiw26wDauAzaaiw3r8BYU6R6SE2JflXCNnKsY/5nGIt5zfSt2h+odAh+X4TltdI1PwBwr4R
EfKorDzT2PBEM5wtdGb3ADysHGP+AzoDqfKeG7YXidcY97r7C90T5qUSOilL9WuaK4h/0QB1LlWs
Xbss0ii3nA5+HZTW+LofuU5NYDAa8WVJjyQrqre7yqiQtLz0suhf434VQUL2PuM5VOG9opOCsmfE
+p92KHLiR9khtYyDIxgIDZdkoY8dasmW6eY7O10mUGoSbHL9v2qgBqC9Evcdx5QMYG0ZcaFpMBgE
sNOxl9pnUeP71cyBQ3rmUUigyIHZOPc7zKNK39GS1r638r8SHVtOvu4G8dZFvGYRX8ImiP9hjpn+
d0ncdpVa3AYNMQGiVvUYzUxcpz7Ab91iAEvB4DZi57TK09PhMy1o4t6/VM67AYZuH8B5dbZBhxUO
3DpAETad/jzxmQbmCQpVkgLpjPBGajovhQgQ5dwMBlvWxad1TbAJR0nM3jfHcIdqcY++x+Z0opKd
z/purIzinkNX+Fg8dHaCylDVNulIM/xr6SjqYaEIa1KJgv8vDkADx+XRzcwa90w4HO7bYPllO4MD
hSINuwjKCvWEQ/RGUq0QTvquWIUJHAU80Do/CVDKECcQ02ngMA2XSePP2xbBCUyR39NEmNjjxf/k
dLWPTo5IOE5vVJYNdHdbTEmCC0eJBA9tdV3PKCeGiNBNO04yMoxhN7xAc/VI1qxmP3OBRm1IKOIm
s++CYTw2yzPT0cNTluQpiBsYuU9n8QTxxlNB1biUAvEJWncIWGsHRQK/ZaqAUF/lLSAH0uTu3N27
R9ASt7f74aPFzSA7Nl3OYSZPUa6Qon2hSZeEMtanM2CZh8P2xlxJcEQDEJvTatXFMhYNZWAtcuq5
SzxwkMSWGtN4f/BUfqNFdSSi4pze9qZGUWOklVJWKXXCP380H5BO9RZgIMbrN6NsFbss2+MOj3Kh
oMoVno5W7IRpxyfSaQqDMK9CRpy0Nl8vL5Pmpfknxe19oGzZ7kcplYE2rmPyF6JopPRanka+xd26
hrJLCKzm0qBO6U6etqQGNbUD/QxpUs+/za591J2hKYS9DdEHfO0l74zIeXEZcseBxVQlVFAOtlyX
JUwpKIDK32UuZk6Bn6XOqh+fUy4Rxdl1u+7LnxA1AIGvv7vyTqchfRhxKcNZ/VT9G1iw0C219q1T
HpcnOjC2F92bHxaNIIPVFOnDbnLiw6Ho1heHaWmR7lD5MOfHH9xWtlzZ7OKn1FjA5ZlimSvrW83T
q0QQ0/Lr6NTpk2Jo77WpARD2ANho0Z1pYUeD+4BQ2qOdvRbOvj1EEmUJUf+eK99562OZLfLasNcZ
CGBcb4QduTTEl5cU6rgCQSE6d7PJy8f2YOWNCj4vuLSpuqjCqmC5nuprNspCTsYRhqyvgdmFmQl6
/0gvrCguWgMuxw48sNm3wvZtDim+fGcatUKo3dATDAsGmSk8YgzPClStpiPAaWGpQqjk054XoFxg
2KoI53aBSTPoCrxP1tLJQLPAXQAiCPRAc8n7sy5VEayIDR8iZeSnO8yAQE3f16yABecgIEtektPe
MiizyQrJd/NPfVTZnZ/h3QZOXvlCUiWD5wBXfpjZ3gyC18yFzUDeh7ujhqYRZj6dcskKzjnqxezO
g2N9QCqX0b312/FSCCn7RQb1yBG6I1d5ve+vjHcUxQyhfXr3EltwlLYMvFAFET8Qq3cEwr4LllaB
J3/BnVs8BBxw4VPARqNKD/jy+AfhLGF2rR2FW9g1LvU48xDK2vysbfzwLnHwFztnG4p5RDdA5hRn
HJDqVAsRKxptthDacQN2Vorf0d2SJFGFP/9aAFvB9ryPB2l3bSjkVQm7rS3H5Bl7T7ZmuTZnVJ0N
DNgqnDv5UbtfhBq1yXbBId0CX0mbm6i2kXCEKrNtIVur5NNGzYk7I6ic9BeFpzn/IqBkYOwVReNq
B0mACC5gzjKzcGa1k034Y0Mzfx5CoTH6DbzXCMWCRzGy074by7QRUzEaVAoi2AdXuIy1SiM9QRxL
Bqsvek0V8DqKexmq+NYfiqk04Y7xpEWRsK6rhPRMeMNzqUj3uNAoC3Cj2ecM8ZxtauCD7Q0WRxmC
AbakU3o5M0OZllFnG9ex82AhtrP27GtWk/BfuMebwVya414cXTAE95th5bBHS7+5OWKlExb0s4jI
C8xrcDUCEvhKuUjEpC3tY+YhnX7R05lkCpwims5rS4jaYq/Lh7M86+R9dP7Aws3OA9+sQayVTdFz
nDMeKTymM5ivjUgmGEeHGENSCpaoi4pCFmCSDDmkEgmve14jpCgEx3qQSJECgvY/X7UyJJjn/lcv
z/jJeO4ofnfwc03tzLTmqwj+ygb8KDMNVQli232gUEk7Hk07EC5+5hgUc4FNpW//NDVCyG+gEdTs
E+dlCRPZGB6TmkFY3wJW3e1Rlo6QHGYXmf7QMCunxYBA0Cy9SNpeqJ/2Orn7Y2qoje4qZNhT0IA9
t80xPlFxgzWEg3zGE6/7++NzvkNyuIllvbDrZ9LGk/FvyV4LgZ/8954VMj7Mvrg7SywXLNJgCgU/
+nH5N0iOLkJLUu5L5SiDncyvEl2/krQa8qwk4LGDcj0lYjwfteMfs3aRYAykuJ526TEsmDRAv6hW
SqpEqm7mWYKfag7koWytISCdqSfRkaLyb0WXD5XR91Y510A9VrsYY81zrj+umgav3e5ZOOxE/uY3
A385PlTo3kBiTsbKBWKWXB8V6buszgjxd5vOcmTMrLu5vVZmbuUKRjoHdxL3mrv3OIJu9m25EvZn
VDHZLp0iovM/NoUukHVoD6+jWcmkU0Zlx4nsNWArHA77awuhQmAlRxLBF+umlb4Nz2ZPGT3P27xe
4Yn5yfMOQZpBqCJdxUbcEYr/hWj/e56tqR3ka4zjAO4OyMdLY6jLtS8Ab2N01+AR1S5Tc5YOWbE2
L4nDHeyPu7FlOCMsCt9vaNtaT7tJQDYazBki2x/AIrvmrdcDCLvIc2me4dEvk1UsbfQifCPUyuOx
ZOvX9YsmnuK1dRClhJ4r+nN3lzUd0GyZ7YWXiQjT2QbcJS1tOgOzfLrt4qu9gwOseFgkcroh5Lc7
k6cbGYvVhIlDQZ0VAhtPa3dU2sfy/nqqf/pexCDsxJr35sMGP3j7E1UBdCuw77mZ6M3bFbMtYolB
ZJDbS1cxzsrITtedAOumRXO/nzECLwF7WpjYm9uHkMbT7Wn4zcSdh5TEnjGixOAVEIX1ND6XHhCF
hJd1zRCuUotqHKo+dREJTRCRNkMi6+YeyoSSm27i/4su55ZuaC8lPdcUw0QtzpDenmCn4do3TFog
+7USU/SiJSJRnDhHL2W/prmt0jFResS0PGnZipd9PgxwdSO6PbexhHLwNhqA5eRqO21QmbdZ/jOH
iYV0mpornk9OETMZgJJrxsfGZtrgrrVIf36XPivxYP0WDlP4b7atH79c2Xd3yCDnjSClKxgdXf5X
7nJhqLM7FOXIauBurL0iq8P9mHzEtydcCua8vTC2EJzW3Vp72W4XgV6uM/3CgMqoq2ONQeEGysp1
akABDx9WjdrWDFw6MFt6BTEiaB0hrzKttDyKD8MAhKgayxGwLyEXGhzBAezlnBWTCvG/6jveOuZl
yUnMlnAlhUet7kTHXu101id6o6bjegMQrGASO+HB7DR4KEzKDH0f5g87JBT4FC4SVveHg916PYKs
6+FX9hDoxRwhcJuAYNjeJnuSkuRRmdFP82YEQCcN4TSMbU86NKfIzQhUYDf/CvZMK4Sg96KMVJ6N
Z1O+6yLZ7wikSW9qq1gUJ1EtvKfFsL/qybl33lqn+jJCpjajJni3ku5PWI28pPqiOOsgYcWPvGUQ
VnEUUGnNvcVBipphZromV4T5Y615eRDKOIH97x4tdBUsD4yI0L9YkiiWjaDziZm1OzNlc4P1Ez3Y
xHr7eTFuFu01IXMNeEou9MPvAO0tPfErkGq+K1DUN0fMAfDzglcxq98HxMyt+IX/hJUH9Fq5NuWn
xxjV7fFZddnC8sOWlzMWbxZUstQbkZP7n+3i99bKkLU47ZUVUTH6wLEryofdqwwRYUga1QJgamdy
7GKePpSYhATKAk+wY1DQWz67yzukojmnYaTX4K3NCvquyz5raBrvth9KA3s5Rm150e9ipB9jvlUB
ZiUNFX+4oZHICdNPB+V/HOglRwHdxIIsO2vPuIZTrZsrFayr+ZB0oggaB6EwmNBAe/kmc5sHoKNB
PmMs1iQX/npsd5s2Sf+8n/ZbVASONwe+GdaforDdB+ifWawmVwjfqm5WXBEvhc/2MEgF/Te/msuW
FmRIZy60Ew827ceRkpT5hyPARMzdRjhHjGk85afJsf3o3NwADWqXTD4YkWyen4a7yFITFoiCPg4Y
zK53hCVJv0tAWsQVTsyDPxF1pXSMXezm5+T+CWS5BqgIGTVTKKp/msS3PNeoovhDE6ZcbswcOJeu
HhTRZDLe4hloM++6bGcMluLOqUMT9FuEblLvoxNhbmx3BgPYFkQCjyC7EnUiNc5jrgWYHCPE1ruL
cO59rjP7fIRq5NhPXlh6uDr/9oBmvIVH0GjCjVM4dxoX/JGjmtvZo2rAWvpoOo7L2hJgMuMcaudn
cah7TZqBnxw3YTEYUUktSff4YlUn+m+HNFkoo0rwc3sdDUl9tN75XlY8a5Pfvt5gAYaWw14y1lkd
kIFH+evP/aASuilVqNkzOmCrvzSbJj8C8ybKvv/km2iO5vpSQ04Etg9N47MMBKnO4vqeIK+9200R
zClS9Et1Ye0AdPYb3sYudoxeKCvJtbn3gDwtH+vLC3KEhiNw6WaINGvYAmWCkfhL+b/vhg0Yp03P
BsjZwGcIrNOMLb76wmjn+oOeTKPoJSpdv6dQjqOeIg+F6rZX7bHTAaAFBbmp2uMdApInD+Z19Goq
2rErZ1jYt3Pqh/TVUUXjP2La0vV3YgPEsgxjYkjPNbJhXegSMJEVUb84e2n6zOM+baYiMOP9i5mu
GgQJfvBzl2c1vZ6paY55uvj2IpGxyEaAk4G5HgCSb7+ADVudl2FUXDhUOxVhoiNuMd1VFTE6DH6A
QBwxZu9zWo6XF4PEyqQr2gDo5zcy1leX1ANRl0QSOeO7iahvp6ydCnxsMbyrmaUw/Qqo8AarN5yR
jGa/LXPk3HlO3tXr21xguHphKfXs+RF4QAk6umbmp/VdfILPatgGr9NE5Z4MsdT4eCgl6hO7vENV
i06KZ5aAruKnnjCxLyRIyex7Qz7X1fjdcVzXjytusKZoTTfcY4lR8DHVsfave6yQwW/11GPXXK1x
wcr7UKyt+LgCiTv4YSWUbNAJ1qZ9C8DVa5kEUOZnnsdLvFIeSCOBLHWhlAi93B/AYBuUk4IKrWoU
zyWXO8nIVXf8XGB0z0JndeXFFABMoDA4bQYzTw1TJlSl0VZdvT215tYuKiRcw+yBO12Eo+T3gG77
aX04Jiy3N646rgjrZgj/GzxT1UPcVuGZEb1tBkhENo4HkvTtjMf6o3Q2Im3UPIUHyrW2kMubKrFs
2rWKGWuzPWSPFmV72S1bYtf+y7SduOYnnJKSTDNn7xP0Karev+KxE2s23WXCG3fWuFYTbzs4BoDY
HYEEAHJDEUMHAAgUOSyASW5s3aYlFG4UNfdARYDtCR8GouUWUYsI20pkaW2jYR1gogAEI8FJ7y7m
DfKYFAMKLJAQUt9Hqt8Orsz5x6TzJlJjRq1Id386sFqu4yYqyFb/+TA6iYps1zanSvrwadfEOnFm
QWH6AaRs+zpW6n9pastc+PkTKb08RaHwMEClYaQXkL83kKgDv9Lju8O1jR1116azVZtqt8zwxGzG
r3KG8fQQceOHQBzs1Rzu6tgXYOA1RA64JQ2RZWoAUF0dTCei2qkBvIC2cicYB2gAYJAJcMIg4BCi
4s98Ty6k6u7NtnJAREdx66RSuA5XwUsP0bnTzfsn79vhqapKTou8cTjAAqlmuS3ANvdk779pF8zG
03SQWFbugj3guj3i8DkyMiu6AvjJMwdsqXZuq4qTGxcXErDglfTCobTMgWwNxPAtpAHjOFe1ZYhn
TfVB0CIn+DF+1vJoZU5TDmueQ3hNm60pjE5i8rNQb6YFpyqYCs5BHuw0Xg1n+/7Qj5JoAK9rNGJV
sHqsDlLDjl+gCkxYgNTFb99cQxrlO+Js8ukn8XyPfVJRslh4s2+0wjxsxve9Zb0xPwTbPLDDe616
AfTAkUeJrI2GZXv/z15lTmADEPqu7AmYA7rKFnbzSxOK13K6KI5EySOGWX8BnE9uadNKu254r7B7
nLJVWd3fi5XpY8lXzEHeXRIVaze7NsRG5FOAFyzw8A4VqEwsiZ5YuMo+gaRMUAOuSgivP6INLIPR
gl8bT56lIeLmlC98d6V1xQha/Mm6/4ziATtAUYlUkYclvUTYgExx0epJwEM662NaXySBy9r5ySsd
6tyD9Rx9WGwgFwn7HOnHQLHEHS2jupWAI0+jumfD94x5Qh67apsQSKWDxI2lciVfhRzzDVOmi3jb
omD+tLBzo3GKlbd8XiOu1WZecO39iWl1W7CUyCS2sjEsZZy9Eox+Pw+OrauBl96ibeRAzjj1DwV0
5Q7ZLFhX+9HWuJKVlYtBIo0jN9QuxsH54WIV1tu/lSoXa+qEy4dL+XrIdjfvEL8AsZs3PjuMPbJ0
o3dliLT14YrqvTVqlg+2fGDMgKL0cTH2SUyhCaOalxQgH1Sp3OBVLx6wuVTXqcOpPeeN/EdFPUOz
lA/E0tXOytZ7KYUAr1RzXX2xHHj16cQSWHJ5ja4NtmAcsOIQjpSjuaaTxLQXVaxlW7JWPVs0ttOO
tZ3lMwE5nZJqixtKnR1lQ8BxT2uWOnOX6CV1Xwf6t9DeraDLKdkG3GG4gM5Ex3i/R3U0R3rexjvY
DTmIsvT0rsLffYAXYGX40lv5yP9pNL2WLJuklrZeFKvXDobGoVwwIDwJZBCjIz3v+/gbfkhGYg/v
mfSg3EOlfxodPExskopwY8zVzfkIeNTi+1otza5G3dKTeN4ugGHDhrBp6SHwXpGZ2UdM4LV4vSvT
a2C+RQVedo97S2hP/6ScmfxIuE7+XjuxKsRitFKPeL4oK7UVA2afHfLLRK2phaSqW3fa/WJsEoCP
vnL094gexdJNS6eBH7IasbAvRwhAshBymtZa7rABU7UHsiXe3N5zOF8mKvHZdIaJSqPMr0Xcu1+I
9XThLpyIpiaZgGr4aJJfAJYcin98cQmwS7MgrzPmKe0iwS0qXOC1TLsXZ8ZqAs4ZinyquBaX9Om9
70knk9UQ7Q/Bb+Aa1X6UdCVTxaDC4IBGNDz7/az+Wy8Clw4bg2b0OGQtjCpHbW3zmsofRqbFaYwt
iVdPzNRd4gOF9pjQ12pYPwBKfIfcLZzxVng7ss907UsACceMuC3d10kP/cV9DlCwYJUoS9bEzv04
rxYz2euoNYKepBa466WmyWOjYxGpH42p8zgI2Xak+W5qiBXxMJArOSjxEjYpW+AWEMPxOvQHN53T
h1MKROva5/PdNGGk071P/IhtqnCRXWe9Q0ezNRH6TL1t2Hhi6L/QzSQ1ZKWbaouULEeajCbjEob0
NWFv6yTw/a/OGxPJb4R0cQ4beRJBhFmqV1HA2CkmBEb7F6QphDYtF2FB+ZQ6VlpQ90KbAlr5WYX8
m3yPlcd21zA51DXIXD0vWgDK+5inAf7kXHcWWta0pWD7ln3ykhE2g4LecAbTSSYRJoK0yHgkob5N
FFrcPcJB33J4mlk4SaP7vJPO/+Mt0BHfdf7pxBiNQDMaJ4wA/0ud2Ccsih5zI5PBXmKdnXWf8W3I
ne9CACuidOxPTGvI7clVafSRczngKsXJBzqorAzP2AIv++DGwFG7kC2yYhoHLw1NG4zeP1vpVjBw
YY8tjfcn0u1xuSLuDW999HHVc/P1J0Em16ak2tLE7lUkOjLNatWoaHEpSl+JpNpFuOu2i2Evgct7
x2lxsokNvsipSyoc/f/SEGxX+qwdkPC0EKxz1oEeFW2C6USvG/JrkpCiE9pI6IKXH3du0uT9Xks8
DwbwK5S2BgdI2ALIXSqft/vy6J5jgJNf6hn/sXdbeC1RfEJQGORqOdPL0dGapK3SLOyu5Qt1CahE
38YRAV1B+vUjfcX69c+KoH20mqexHOx0RbP1srPQC0iDgk0rzKKG6s0dJnbnoKPCzKM+T19jJRBB
QNXyJVHuQoKiUB1Xtqus5MUj9Qr7lWk7xcY1gPcyT1T6TZSGsJtJ0gEBWBYPgB1NB/73M8reM2wm
dsKaOkboR22DKrBUprK163C8ELM5WD9BJ0+jvoN2i/fe0NACGKcUE0bWTjy3Z6+aw97hWID5gw03
H+ZOnUOUZfImcd07s6bZyHyq4JUzRVhAOL/qwjFLjYRbLtvcCFNLYlV30abu70sb+OAqIBGiVG/e
+kfcidzWM3rFVm4zDZF8c6TRDAIxB8VUebOjnjs80w037knZoB1tk34UDzntyW7NLUAdoIByyjgL
z93SoiYiltxFTwOST4TsiHYiwhods0t7G3u20Z71wsOZDHACY6izt4uqnnt7cvga2MWYfCRu5XcM
NaI26VTOQddkH1Jlh9Zsi/b7ke+2UO7G23Hp6aM/K6kRy8CnhkoRECLFnGkAsNhgwcAwPNmoI7GU
+vLVizMZRZLAcUb+c2zk1z5rGTKe+sohApjSItBRRVAdq8mNmHsbDEBDesBReu63FF4/9vK4cZJO
kgz6UMk6a3P6ygbnkuy5DvQH2H5afY+DsJ4xWdIHX9eik+m2mq346veksKjIeX8qQ0uwir7tdTWn
veEs6EkuKbeoJ1ItPj6tj4hR6IQBLSzyPgczo7GBMBb7WcwmvyBXzV90pNeIsmIYbWCUUi/n1zNu
EJv8i4c7el6Q0NbNWjhDoWnzMHENX1xcamFV1eNAJoObPI2+c+hX6tGFSZWfMU+2di7IUw47bzN2
NP2HfzQ3UBitg2+buHFTjqt9O8fVTlWBthh4aFhvKtzXxOFDSGEIMTv3DrdR+bVtzgqbBO5qBcnQ
AZ/y6Viz5GdzXvGsnGXtfhdtAPALTt2CTq7g395Qwc41DJ3PYU8vm83kDd+rOL5nIclVcjqKij+h
+xJPtAFPjbBsB2a4c+hi4Bo4BerZvcPZnIcsX3ukmPGUexspBQd/9aDELi7VDUvm1ncgTHifzREC
8020bJvWnCPYpAHp6Oyz5X6sleneVKpRBzV8C/xbMhBtzB/bCIZsRpZ81m7FvPRZU4IKC52eX3i7
DEk6A5ZGjMm1/z2TtkQND+Gt+zOKZwFyVvoPpJQ8bw8CgS1es0c26Jj1lm6PWvij1uGW8ACKaOsD
A2fCecmUSdXOYf5pEfmxqJLA+i1KukugCCM6ZQyZhYxaHnZrKLnIe29+35Zvmz0uSsI6hglBWVmu
X8zS7taPTxu4WHJi0EA4Dio0JhKwAj4c0P5vbatPEuw2GmObukk0nFI7G35Ju9LCJpZMEcaf9Oq6
0khrtahSBgmk8eorC1PeuHQ7ePHyOfFT654hbk+BfpRFXt8tWWzE/rUikHtKY3Uwg9OgASMZoI8c
tr5jLJQHmlmyqRFbul60z9JcKddXqHSH4tG73gBZQSDYUk1I5gmCzzhJXnpvHeLHimcBkwoShz2I
zDb3Qc7nW089uuT88uYYZsrtdBc3JaFjlYnBzrHoj4DoZYDQZT2aCEKChOJTHTFA9ykPVNitfYvT
72tTGO+ZvNMQwM+Fi1W5IcBEziT+NL1MKV4cpj8jk3Et1LLqeeTHfGwVQnbHVGpcu3wPFi0qgBvH
JzNkU+HXjVYwNNZ/LgeZPH9EQrjIFjYdona85Am2HIHbhf4j6KZIwo0fgV35+eH7FFgN50+fjhi7
ffI4a+l76l1OHuv5wJAiLW0Em8fUNWZqcp9jwXdTEKLeJMrCTuUgMQXxxAIpmn5ilDugoA3/TTnp
ROzflv0lNpssjRkuu7sbww1qgGZaK9Dlk4N0MQ3skm1nJAlPOyeDrJJMeky0zEAbqPhc/28/O223
atiCRXtTEpcMCBOGO0BfJ/38+sGXfrQN5rdwMx3LDZp9M4KpKVeEA06PLJYOpM3oMqyNZQfa/wOA
vdVzoLC70yxf6OdyUoN9szPpJnHj47w57E2CFV78sl7xVRZs3TfbJ3eWguROoJgFedV/+BXBiN4d
P4QvTmKHKx97vPtwPmRTp6gFKO+Xgs8IYEidJj8UkX/LlaHwvGBzlAWke1buRMn3b/K00CEh6Sut
fuyJyAThqf325x2BxjBmq1hVBwfnJ/F6FyEhtieYOYXIqVqoxdZ7T8kZn/a7Yjb2If2qgX+dVHJB
0k2UqpeL1VbIL0kYHwP9XZdG5Uak29w6Dlr2/eZVDw1uRVA4LeQd57iHBb3BxY5iUa//XJL01t2X
+C8d6PjVKfLD/HWpPUgLnllnpZdYidJRnsaiYAU854wilXAIAGqJeGbH8cPBKIzybjbTZQbPxoyL
StBEx6uHcCOW6Cw40IJuJ2m8LpKpnrIgghhwtOXJjOpyvI6L+XLAoxNwbKPSvW5E0TC2Hz+mA/2N
IKqOsCTAeTIyryan62jlIemKQSIFMH7EQRENfWOAU/gfsVwreuudiaVD9nN+fwcuu6IXFqsmPdYi
s083ManBXc1abY7LZjeU9XLNDe22b2S8rG+eqsBcMet8/qyltgbUETflYpriKIuRt12hKkuZTRv8
2L/WSAB3ihTxDxtqjTyre/1YzHSySSoDLtKBGSm30wkYRQctYj5NAIIUd1e6Qt2SXG7q474SQ/mE
HcgnE1YFTXRupk/8s4xAqXwzc4KMbF7eRh2H3Z8QnO/MnMH9mbjJsOs7ydg0JwLG/xCdFy/00f+D
C56nyCAl7ag1sKnEM5hYJDFATXz6U88qqkMJMnJwgyG8AJqXtWWrw3WcF/A68K6V4dV/PQM6HLMY
RDwusmvX+E8MS7vCpgeaYPinOXB26QOPuCrrI4MAXUcnH6vpd227p4CSdUWJEAJ3gflUR+TW5IyZ
yXXu1tbEUid73+OGRwpSpcNEra4YUv6uXO/QitEyg/l2sqOpiaiNj7uomumXSoMJbQjEgL5ybASL
FNFnwqJpKvV5112bhw1tsWn40TbDyWqZsSXhicbJofrW/+SwNgnK6jNdLPipsN0jg5dk/n6SgQPI
Li3WkAQe+eLz8pqJELvCpT/WVm0VaaXm3w6EiBcTckjuoNKjZJm/uGIi2SyqjKv1Zf2Tpur5mlRC
9h5zD6kqOQQo+k9dc7/5K82pmcGM1Adx5e3rrLwPKFViiW+27Bd/GIQTqfW1XBo7CJrM+cN7cpod
8UcSuU5vvWfBAYevB3OTj0GpXQHoPPQFz6Qn7anVCGvOWDEjRigAmvDvYo8is3QdBgHFoTmBZXXN
KUuW4QgaNyTmh62tPLYGkHyqodrKqQ8KWUrAvcqa0L8F4bxVNeMFnoQNxkta9lvuRrypcgZenDj/
SsA9YWVtSNznjmylme/YvOXWk6L2/Hb3DObVrRRLjYW2z+WhNf/VTR6TgWBdVjU8wi0nJndiJxbW
2kFNUU5egjLiGWwXucKeRnSrUKE3DiQIs7ejFL1KCJQcdk8kI3Qda2/1miry9xoC1GtLneijjKwa
1YPlDVW6A/BSWuk1PJdh9q26ZTdBibkWqB9YFvagGICcvPQp6YS0ZaOScs5bOHCEAWJpQA13Czk6
UNiSQELjPM2fXUkjqFoJA/nKm362lMbBdRmx+86xmH0C2Br1SqqL/GTEPhvS+6bIsqhqTDi3ch9P
PsxTOdvfCw4BW2FYGcmR7vbI1QARq5PyHlOwEGRdQNxIV2tt3eV/Mo/7FO7+vXHdirXWRMqPTt3N
pbeiWyAEh0qSR0Z3jEaRvKzREfPDKhl6lLboGFmAFsMANU8u/yEjOMziPrw9Zlabc1tDsAcMSlMH
ZSvHUlOVyjJ1n95ytt0swew1xNpP6YgSYu2DoXoqUMDQKhNBaTr0eizVDK0SYJx7ma2UL3WizgGN
WpBcvQIWJ/8R5Jw7LDcOKCCjDUPqQjrTJrN4qf72cXKDvlzVDeIZvX4WOdj2NIB63g+TKKPTGTir
A6sBHpJXkcEiyAlahSoX6+yqTEN3g7825XVRL8r0TmUyYeF3UjU3853B2FMTk3I63u1frFr0L8NH
pDP+yF6Qyb8dPZYgELMTtDB6jVY6AbLVWiZQ/EZUHoKOfmQLEvNjw3180pzpeeLRRpD81WGsk+F+
zjPJ5EO1FsrhVEea7237Mk6bP6UTirNrEGRmlnO5JKDfsVEowIdrngWMfWW4Zvziu/vfz2GjnIhx
Ca/PiBY7L1u3TuHX/mGNPDuqBDT+epTLOFcXHYVQdEWWpJEGd50A5aT3WFrCl0nHYAzUZVcpVjmX
NVM46tnHUjEwg6JSZ5HOH0zjpRYFIlDvlqk79rdAify9thGBem8ZnUMNOL2bXtRD48j5OmTseAjU
c0oUyZSjpOdkLd8+my+vILgFKHoEz2c/0fpH6RaT8zqK5ECFrnLAJxHwc9ThZ014RFDN7K7G8dXi
+kgAKss81P9k4J69bt9KhMj4Owcu7v55/A0Nv5CLgv+FnCvA73lJWqKAN0vtDB94IOpM1QruNaTA
fo3/d/3goS7uDUipQShgVyr5Ost68bwtJ0jvArqYHI2j3FgSEVnb2QBvWniH7hE7RG2V4l80a56q
lsFbL+KmNphR6C4AtVQA++hk1e+L2NwwvBeLTssRJYXoYNwzZg1PxAR6QarQmtOFTpmosZjbPdge
UwzZTEBoYvINo1t++Zcvx6I8ClMKOwd75ZYySnYgdzsV3aRNdfmuhvkAb98bdOMPdaIcIkxTusrT
e2yrzwbRCoRoy8tTg0fLoSxaPO2dNPZQm9Ejt9z+skjKX0XlYqXbls5HglhE0cv7GIoRyvYo9c8v
ib4wz8d/178P2CAFYo0BKJvsgTGuuMkFIGbtmgwnEgJ7+TcANV7SIvFtW3/P2grjOFocpoWx5k4R
55e4vam1ywpXJIeKx2GnAuz+gOJoVHRYSOVi3lq1dx8pUb0gpjJJmw/VXkEVpp8nsmMotw5mLTAA
oVsSR2KV6sQ4Zk/YGAZZ5Gq7KjjDQFHxkHjSb7hnzhoi5SIgdOfGMyCUM8C97aDCHg2wQgSlq+pY
+gx+X9n/+CwPMr8Q1RmewOzFpZFG6bbSnq4xqS5KfYfE3zovTRtAb2xYD53psRZBG8BDYKHcauCf
gPeARgfwfJ1YhF/RZ2P4PV8ypT5g0CcD1qJ+NFfdGXTN0sRTtdsmdeMBOv4/sWT9caxndtW3zt9G
IxNDFLXOqNpw9YbihyAmBrsiat/aMfJaGxur6AIU14Dn7IRwCB1tbCfDtNCJII7eBPXYmqQNK0MN
TQVB+6iuyl7LfT8GclohOwqjnQcllgC2PLrBr/7RCmLVoYXEWPoP2PxQglGqDhTASVf4cWp8eW18
KtNfzNputl4f+yHNdidwOGhjX9sFxCJzsKCaEqT+dZopjQ/wU8rzWnlLtOVvU4a76jNzk83mOQXN
xunFjBiag189e3xz5tCwZwplPjJygjER2MnvQZ8RiQtPRf+FvxYIRiR7l+8skJ4neAkV5GXX0Aqg
WKAcI7zfh8QrhU5aHhRg/ptwfBrJWaZoyiLI/uulah4NQk50bowHjx8N5SDjmloPJA1Sx4lApepy
Qp+moHNPeu5oz3xQcSWPhdPGK0hJmB7snp6iE9Y6vEi7O9pVErw5o/jbgHMAGGWiDxcErHIx+ALd
Vy0uEetFBm+i4WvTfnYB79eIfshsesQ8Z2b6F6nB5mxkrhzsEObJC16ADDoSe67CV2jdjkTA1BvN
PkD/kZ8xkSfhxuQqBX5EA/X6kkddhV0Ht7lVTT6t5NvKTTjryF1zOZ12Rpepro7Bw/1ht+OEvX8D
6U+qTeB8J65eSWB5tIfXcMiJ+ZOlU8WpdE7Hkks562C/b9fF3Kk0wgbPVNzjPwZEPCJdY5MneF61
kpCvfi6u3+CN+L0WKlD4wYFGgW5/ye/NTapGfzsHTl9V+zRTzjUSHp81nj4NeulLxqGbib/entZ8
TTPQjUP4FxMPd4HF2WeumNu5leg4mJSqIhCyUFCLlZ6QX1jRKYsD6qhh+eKxD7V+y2XtpBSqlHDd
vUa/7QMDtJgCKIDp9cOmScxrPLtKjfkZ4WBWhaKK06bjrT5gMI2DGztNPcLdTJ4pOuRcJFL0jc7Y
0X+WzqjKpmYtHVJOEWUyDn6cT+QzKhxVnscuqLiZvkq4zkE/MGosDFBsc0kLrWVgLNXrmVjhkmOt
ljrCgtfM+hlAsJWdcbumVtKIZVtnesZbKd5PeSxUexXj/hKJPKTwduh+lMzL349NHhnm5HQwJOu5
ROpmc+acTV8ZzXMyBXDhp+uSLp3rkuN1rEnSMy38JeMubw6l+0Fg3V73FANKRsQB25yjx4b19G12
i0f4j2l8FKTqBgIkej67bvufGGAEl9cvHBJ0bWOV6BgBlRvZ+32+6a34hztiBXXxerUspcxB5gsV
TEPgpQd0vwZThsPR0KMh4gX7Z5BWn+uDxi9PdS1C0rn2NKtD9sWINYdRAL0svUyfLxgQwQuJ5Y1d
aqT1jaSpWiOG/h1sMuBPsXTS9WnSn4loRZ0Jlc2o1FKBOpqtjgcPg9bII5bPBxlqkBQhBFjquyc8
1sZEpWFqeHDNTR8+7ycNnPDR7KcDRaAOMKGyYPmaNTzqjnO3X/goVKBtqma6atJEYgVC+pIya2kb
0GukKVk3Y1DBujIYO5n1SwWZ8F98vc+ISjXhneZYe9v6g8Xi8yBXrRvEinAu1oaprc/MSojq6U22
NjkImUZncLQ5wJPwuoH3DL5DVe8zL5cdSU+VfwWCewg64V66oJwWHmc4n3p+S/rtZ6f25x+r3LQ7
nQXoaIuWbGeJj31J2x4aU7g/6vCzMqpOuFK1qZEKPhEVusRJ4VG4XTudimSLpVkKTrfBmreh7erg
NgPU/J05bUajLtjKOC1dQkujS86Z0PreJbFb2X3X9C2ykyMlegZlnLwiQ4W50gyirpWj/SAt951o
ucQH6kSvgGGvH33asgjG9Hc1NelGd5ZZQ+7FnUmgwE1wqqY8bm4lzP1yFFF5o7f0AoUoAeEOUnK+
grHVPTg0bOIzmblAGPw3odQgILXjXtUPvKZAzqu7M0sE8lV2CsR0M8u6tkYpFZ2yAr5jVKJ5XHkZ
easvr+hb+Mi6oyVX/Cy3ZbcEqygb4APLa9KL02uA1lvO0DDALidDRZnwGnY33njssDVlPId6TVXK
I6qK0u537/yrmT1V1bEMbmgQmAoKCUmwATAdJc9V/sw/gWcNEhgL1Gzi+a/Ql3NAFpmldZ3u4Sv0
8ipD3Hg5L150GfRx9bG9jW2dfjQeytaRJPC71o/9dwmiv8jfeOcGSYWSS0v2HxpcDitWxjIQZms7
N+RW+70IGSGfZiy7EuLwJAM4jblx5bYJL8MOi9HEFG+0E+eTQlodFVmtenO7DtrIjH+NrlrETMu8
7Kmpuz8qihxvWqDCIKIOBCtQ6uGTcq22Vp48OaTTCtPYDCD3NuosrRG0mvbLNHxQjH/q2+fzvwA9
uxjxOtqkBAYVp4uf4+xl5Rb/O5CUHSWlM9UlHXnnGbSbEDquhfkW5buqZlNuLqipdYuYjdK1uB60
MzvzmCayMjnOZLGRVCB/SWyofzdFlqIcAciVOhmJZ2AXZ9mvrQ3VELdoZrWECjyXFspvJGRmVlYq
c4sTxwxa27Q3ZKD64qokir2ikXb+6Be3VcQKA7165al1Ybyh0ITI8MhqZ6K02kdBHtxVk0GtBhCc
BpSRhRqu6fehzMhlEcLfRTcGCYbCNtaVseUq8PGkRC4ub/YpQRNOlYXtIg8CHo2AJbYTYH9u5GJx
kSUPd++bWjfSAbZBTpK/4j/gvEd1XIVEXjPhN3CRbLlPRm+HEOZfPh0zMPjidaRcypejyOHKrfdW
FobUF9HinUplKMsViVJa0aGt4PE8IwJu2O+D72OBdl0Fnt6ri3GNosTKv4KSBhnPqcmsGt9mxVUb
pQnt9qu5KWGqB3LvoReN+00priTw+SuJiTMEk547aRZWEIztwzCEKX84oY97PWESPrxCZKR8PQva
mgofvUUGNiQQ7iLO1Q8YVa86Zo3XwpHIc53lt78xN5LlhwmBtLKeSDZIeMjJhFRBbfM4VQwbp4YV
JY3PIXSzgr2Uq+p7ynxb5ELLyYaYmAJSJxxgs7yVFQwqjg+MM/EsIsHUfu/llKJSXbwS9Vg6/NJ5
ycvbqBpa7XSM9HPSevBHj4V+y6sQRw1eAHcJ17fewfrYluJYJqiq1hFa9yeiVAjiguRAzpEZdjO2
2oHZ486ZLtyALBlsUMi5aF0xAfo+E9jfmE+AyRKt3GX6TxzGtGimber6XBAqvqwQUC/jWiwszOTC
vcTGnXv+5AEAeXzIPS/dgkAuA+44vyQiFmgCI+iCXqyn4SCmFAHXL5rhFTLe+ATBt47SNC/NJdK6
S87kaL1bXt3u/K6nD7Dwl/OvLhMDhpg0nVYu6HKtNZRXnymyBrBYt2Y9Mjl2wKkbr3RWsmd+n1iO
7t0KxfZR5A9fTCp+M00Cd6Wf2Aq0WNdcmN/dnPuKNZbMSz1el5IXfSkAoDLPu1bgwZ0j/fLnU5yG
LuhQW0fCxEuWvYFIY0+j/fl8ynnzWq+y7D5DmtqM22vqzqSavdKTw5B1nndFU24TOdeFgGM1ecR6
pmpPPhMlOy2mzjiHF51YdFO+3npUrlpbd09iSbrHFBbAmoUGaC5NPcuaiC51QyF8iDGruJX4yaq9
g516wgunxU+Px9KjIuqCQzeLevwS8IyCbfhbKgEBdEfxM4n7rpaXYOppxxLuO/BgwypwNNIzMEIZ
Wus6vXi/E3OWkqWvOvy+VHwintv+0d/5M/97D+DcIu4vY/f1I0LmkWuRwolHWT+GAz9pJWASwUo6
JdCHEumsVV+b3Ztm+6aDq37slRfHjdZxg09iG7/oU33Qln0UjjxzjGELumvRTJheyTmMLLPeE5oc
5PMGWWVGsV7YTJUH0kC2FlGvRssxlRdAsAy3OK9gEdLArOk2mB9gT9iCt6bSTd6H6NQ9q7OKR4ls
wehL7DejcKBMBvt+yhg2UHbQrpCqILbu/R8wx0vesOT+sC1AQt/h7NT18OTx1N/Ka8SJC5tUwBch
w6MrLUFvfgoAY0CD3+tcejvCGw5AVPycXrr/VrMylKE044CPnMhK7D/26pSPvTxUhOszQfHQCiOr
SvA2c53Wx4AJp0HYvlZAa8qxdSWKTNCFwFJWBzMDEPBmDVXF328Jv+e551yeBG+b7Tf53wr968dk
TqUf6bFROPRPT0I5hZl23LGXnODggE0yQgF8rNU5PXM2E2NlVItdhzVIIeAbi9oF+Tw7itv9cUwb
x3Viz4PlJzbHiI+pnt8Atc7klC6DNi+csqkypQS91QSizrX/vuNB4c5wIKXsBjSFkn5rHlVFV+fA
GQX/MAQYeAemW2ejg6M7YOqsFD1TY+aeFf1Z0w11EVPzQa7I4CenwVjkkofVZmdKEgwmMb5wLc8E
hRafKOXtK2iQ17td9HWb8haPxLSVrr8xNLg8ZMYlrohCcpA4maXAXSuRpP7XepSu445opfT7U7zY
AFQMwNPS0/fsSRJ+2f1i/Rp5e0JL/e4dnTV3gEgkN/MC30OvjC5KOn9D0tsBc+51vFFT9DKLwc8H
5nlM3rN8vu7BzCCvCXt1GFIAOvAKa5KGGARNUxk6Co8Ic+aei+KpnPna3wq8fOXaZPKZK/63spPi
2hJQyI2VPhjVrTguNIQhizlF9+xvnwCptMFtlajZkiURZPHVwZn5cgiXZVuZLzJZ/Nm/h3gAjnLL
LMWUMINSZ28kyBn/1V60sMVO8KQ4+x/1W6KLxNrShQsOJPKqP6UatHwkXPNWq8DT8hOrVnRLLy6p
t43HuqLqEKaQZ+pHgPjyrvYYJe087MfN7E5WS8X422OqH7frGGXd+jS8N69PsoUSCTuzmhB0xvC2
UH3jJJOcUm8xxptzYP4A/YCaUcj7sT5N6tojeS9kD6co4V4hCCMgGZg8LoqiT01qcPjbDvLZ4H2B
cm7vSGtMLI+ichutOVIEAlxCMybPbzYoDMdWY/oVaujeNMj+iby5yf2nDwL1YMrDO4YqtCPhgcTj
QoXgR2+NNsA0BwkvKKcbS++Qhk3qmmZbDvgQN4/OuTN6+x/8anP26UAq0sXWuQseyFLaspybYlnv
RbZpdr1Zdox7GdHTM3H+/bP+ZqSeoWl+jSvpat2s/4cpRaayc9DV5QF3pTG04yIeyrBA3k4A6L7T
vxos1v1/I/waw48uPEHj8lVDby8rO5JZVslw8+G7RsZnBnk7CrNQ0ZRknPGNKKCZPJ8TNJc/7npJ
M3F8QqVlbKygTe7r5Ro8l3NZBSTqBnpJOsLDWe+M2Xp/47ym1slHbhA7Enic3KhG4PBUXIMMt4xN
G60OklduGy1oDIkGaeYfJBj3aikSe8T7wdBIZB9uLZbVKaLHTwC0DRyCHfxnoti33zHMyyqYusNd
jyw9SiTarwAYd+dmoW5Z8wXWCDmWDkHo2CALh72JzgQO89ePl4aCQs1O2tHdV9Q0UCM0OA8MiQxQ
t50/MXWA2QeeeF+ZcjcREssuf1GZyTnK7ibn3OYqmeVtG1sc1flHcxCUcBVyTirzLsMSh2HIe0LB
RZ0WhmE/LiAQQRKik+frF1ebkIan4tQN+UAbfQXjvzAP7NPM1MufUUKiZS6VXMH0r6QihAZPbPEu
fa0pYsxuAzy0TwufU2nVkoFaAFXBD/Q7Jr99+3joyQYVJYbpdZiYQ3gekTO+17jPLekCX7ghT3MD
ZpGhordXQaj04PfD6dD+cz3PK3gsj8jCKjF+ABDlhpUWL/B1FSICAJRaFi/6GuI4cZBiosEfQ9pi
N1ecWbJ62abDTxJARCUYBr4vaoF97jhTIWPlnbEYrzx7PJty4BZu/qGkVxuDv5f9Gchd18/xm34y
cRghkhaYftDX0m5Kjh0Y5qWhaVKEAy0jNRGLDQ7QUczRhH2nGpOp20v/ayINNF9f1658dZEKaPAS
hgnjt0FFeNOt2gFBHphDy4ywEKmE5P8FfLloyoX0up2+XrsCZsOomCiNsdfCuhmJeqVTknoxPevR
tWVszkn4NoDYur7Xque23+VC4Vfb4clMkIBu+421GkV2BSoTwyCSJ0w9dgeIvMiSPaXDvB0b4osy
TS8di7bRQzi9PPQpazDkvGqznthr+ce8YMC1OOanFya6wVsIAb7mCP0EOUdp/ueLdOVo2zjq0pe+
Eo2IW70WcxX/RPNXCD3XAI+hU/kqnQP1YQaoTxrRxcFy1tdC4qipBwLmbiUgoJfnMWkKwJA8M1L+
AqmZg2cbKZgSZ6bA1GsFwEIHnksP+B3I6+9LmcMJT5Ao3SpmxceffjQlhgwSzg/e9J9a6xuoPZ3o
rgGxniQtNvhTR2QCNeAfSIhDXnO1l+Y7kg249RFv7i3SD3LIRzkFLCoMZo6v5KLjO1yjWI9TsBat
G9Kv2gOC7ISdcRoKl8gsiQXlHIvVao77etQoM6u9nXuEdZBgFusG1TdQ1/Y2WdpAwPFEw+OCpUoi
qMxfxHfzrnrEQ8MKe3soqwuSiJJ1QCoTWX8+j8ew/fxUSgkUIzCSXi6hS4IM3xsS0f10b1Th+ufU
VKnrZgtbn3/Aw0LfdWQUcTfE+shNf58ycavCvcgEQxhtgVGlGmb6VARQsiFBm9w4e7SRBC95THIT
NCapIAauNZwHqrz+Eeg5tP79O6kVoYFOpNI32kXTWqVAK2pKx8dzmXy5ZuyC79U66MHKtSGz3X46
zet+bbXnQJtxsClWIIpu2+2CTdjeZtygnXmCQ3HQV4p+3Vb7iCfBap+E0KL0sXzx6JJRnLQz1ume
ErI1KISOC+jfvIOVhx7xV/Aq4BWy4swSqo6n0I0kI5CvoghPrKUNw2IZ8Zxs+T3gCr9zNFKKJ+AB
fAp3uS58HSR4KNWx9yzDJGZrgqruSJyaG0HHALgjWM57iG4LF4WdDnaaE0C6K3UQlYYhicDARpqi
sQli56d8tjeAad8LL6vgBlZs7c6xGQOuwRisAwyxjunP9c6XMeqos1pVChihl/aCMKiii+nOuqiq
dlvRYFsc7vwaZneBCyXgvan+tFkkLa01neeXjXSo+D76JqS3e/Dj7o/4rXK12L/5OS4gQYEbXImM
gUKHFFTZ31bU975imrp2ci68bciGjaXQYvqLhikDTmIMf3BKN5zLxlH5kzbbXdJBX+KMREmru6pb
6DvTX+CeTbePu67DKInF3dTGBMidzw1r/0ZkdUZCK4saSQXGe9SoTse6GWotTg4nEjBuQjOvmntR
knxYWhHcQ7TdA1g6Wi323oNGiNBpqCM54r7SoCQB/l/4VZqNhgtf6hQxYXeu2jrFXHPLlwuthW1b
SQCxo3zdVTvd36e6lMv8y0+GOqw+a3JQscDBgKIzFjxT2EE9lPxN79AE8tZm4MY7DqEocXluuXcN
NlYNZOFF3G+n+pKhBNBgNWpvYFV4F+YmnzczYSuaTRpvI7VS+jnEPlVhnRHQZgjWTESH79F+xGM+
zjKFwb7xjmYBQKOgeXm3g5Vs3wi4RuOsWtlCDGZ4oBIpiyi6aXwC+i/oI2e66umfSaNsHvknvfZG
FTAnOCNLQ+5uXdUwK6XGvZR9UMTQcCCqpEFzOWAV+XPCOX8gUhLt0ksXZ/n3esj59HWP/lQMnAQ2
a8S7jfLfbsm3d51bhNNxOmgzNdjzRK+yxkYfIlRUDvA8wsHSM38vOcuEH9eH1yiALXFtGU0RRUSM
RnAich+Pr57w+eU8sUg9HNUt/4xaqjADHHkrCvGmdS0HmER4VFNyFOQEqC4LimSOTNEaNcoMszrW
yKCl1ELNEgL4hrSC7EUDb2y0goIK8GjV4t8eMr3KYmAYgjYY8N6Q13aFPpmcssO28uCcP6CmaiZV
itDWpq6dQEYTPpWX6f+pxgm8lMl2u0D59Sd7qT2AGgYNPX18kEi0j0FchGsRQG2B3ktkwrYr84nB
9D6HGPFmCJ88ctt72Y17LHycmhIBweD4+tJLWgSlC1cSgYNpP19hz9HRak1dp0QkTIN8HyHE1YPk
4x1NXBDG151+62AvUwAq7Hbq2yMB2L+mLLXY5XsAE4K779qMJsV22gUdJBsZ7eW9rdSWKRLW8vPq
a/hW98MG1VTUxtChwC/0xOJedZGrVueqalXlHyfxeWYKK5PdB2f8c0VCG4iSSVuXypnhghbCEqXz
ClA7YJGYw4VwgqXQLveAhCcFHi1J+xWDMg6L7KSApfNwMpkbpldd3/MY4l6tt+9UEB/UVZgwHux9
E7X0/90NpapQXguM51rCjhCPcnkK2outuCjmk1hfzGCQ6++WoaLW2MnV+AguVIG/1hzi13cQ+zHl
thL6n/zEdT+g3Vxrj+0uxqkCE1kgcSjXUCzcqY2I+HS5oXoa5+SX6u0CKe0fJBfM2xGsyKeBL7qg
lu49nmotMJ3qVnB/K6aHbTst94bnCTlDDi0kdY5uC10PhMEWHOJ/CPRGyFkYReQQFI7OJbEZpPmy
5amazmvfaBvYxzsubf69T0CMCYiVfO+PMN/gb7dgeedI8iMPDyo96mjD3CssgPPCbQGRYECAEq8h
Q+VTXHW4hepA9qpzH/SVfo+dy1hWbtPHprApggXhpCOQqookiV8PPxrDVP3bqPh5+kOOmcxkCXce
6GDYvfNsIuEGy7F5jE9cuUIXiOi/mvyahKUHEP5oc3XZLfKEXoOToABani6hOO7kgfTqmkJtWNfK
qUUC4ae6QsGBJhueVbJ8bO9Ps5HFORx+wfYXVUUr5jC4nhofWbRS0gpK9IX3p2iKcreDFdoB6c4r
SotYhTG7TOeZ4Mf3paXUshgSX9l2EgGy3LGTuE2BBDVVPtDQb8YzyDP4ONQzHwDtdA1VuvOGEVP2
sRI4IyPKxA97eD24OrThcGLpLZLvUExdpICDR2HHCnEcg5YnmL1e9kz2yuVb9hrOIl9PtA7E7B+3
THxsq7JKElfa3pkVgq2NUkTk6r/KPlJc+JeVB4OiehqIb7uyhN7/qSl3UBFldUSFG3pN2m7Kl6ev
zMRoooSPQwop3ZSvrhBBLQEIGcGikgrMWyAdacweuQq4tTg4FczAkjsY4VYIA00XCjRXPV3U7ypn
uGO+NXiqrpY0D15f1g5cMrpUfNID8mI6ehJLbrf4CDjDZNg4ZBMhtrzKfFaR+a3K4qSz0BGLGXXK
LlMLFy9kaVBpDVWLYJFDzvXKFz98P7COh8m8uvbUR6sF/UPSdpmGiJTcguK86V+aa4d8sXTtbrmu
wxCFrLbe8pJCw3UMYA0NsMVPmRqB+kDACtyPL3ExPvfXoWbU2M9KChE2Wse6JXctdUJkNxN2vYvn
NP+9xcIq8/AW3UuNkp3dvm5ApblJ8k0ZxTJuDlIcOfjI6eiY9T4BiOiU4+tLcCAkuS5pja3nn0W2
n0NqJyi6nur2Dn/aWJ0nMAdGeH+JTwYLWjqYtSFLjAAxGTFZVy9OtIzn77ujh1Fgkb8dB0bAvu2K
GCsKVgqTYWvhWH5lt12cpXvuL9nsrGVDqCg8GuEMvNX4qn2l4augp4+45wt60R6gxPwWj5ssmD2S
gqvQ5Fd+RLtBlK2KaKkAqogimDQXh885YKsqYx4QSMfSF2sWCid83esdzfk2AHN5jdDHt710dXdx
ZtC9xURniWAaRtzx3Kw80d+GpqVNcMbigC8jzfgyn+/Ii582pIdyI+MXN68kwh3MPyce/t4lEn3J
4/HU4XRM4mGq+iLziJ0IUvIkI7yoM3C1Try9/0RPudFMT3punwetiJUXyEZCrEaFax8ci7+zzJlX
RxyUl3u9ZtD7eWe/2P8XxKIE3HMnzkYJtRIB2E+3QXuuenbf2V2oaWrJbTeJPYxfbBLhWsuP+e69
QZ03OwYFAgvWBr2soxguhNM/X/12MKZ6Nq4jN9k/UFVI8SX4tq5gALEkr2oQ43edzOPP9W5PNhHw
vMl35JAUGq1xMbd5E4GbP6+1pUB21tM9XfFtVeg1i548c6bpcEZ51wTsk/tbQSa/ercCh4lKZceX
9cw21WgxlLCYqf51hbr+EvmoV2FJJU1SojiRyj7wfgW8qacHPgdknFVn5hPh9qv1UO2Y9qfsh1gR
Ug/V78qHd1Rk0xlrjIEYQtlq8X5ANVjy4fki5HU/REhLjrby9t4I0kymu9uh7hfnXD+jdsm3BXQg
c2D1IlNIC8P8s586yh4kjtecV4dYebbU+8Xc0rXYnEcOLNxJF3zP3DsEIGvqlTOlPh3vycKMNrXn
b3FRn5E7ah04mlsEQJ9eTKZzRODK3aBuM522KPg+tKJ4y4HG/6X2W000QeDpHuXS7pASfmvM0ijw
8thu8AxaOl1pDUAcAq8PPrFC4USBObdqc3KVH6oK05Nb457vJQIB0JLjJky9FgkzOcsBjl3c02+6
oUYZ49OS+r6nWMTvhGBTnVS4RnqOkDuhz6y1oFmedk6FK7xWp5PqHzZxxyOKnxkB9B2B15Qf3jI/
JveOcgKqxP38k59xIsgtsAb0nDcHegShCd0Pw7v+3DT8jZ0OX/MLBFBE4PZribZJlu/BmI9H8YFE
AVNsO3FyXC//mxvwp8+1htzo6J3YsiBJ2aK/20NVoxYVtM5gFL/To6c69I0JZMfhz1vxX9w1GMe9
t8h+cV9LjmzzK9b/VWfeLj1uIaIZ6mXKZscXTUwN/WlHytkjHYCGvnYW8y1iW1GPjXqVC+tqVR0o
E94QewLb748s2K4dum0l2hfqaxl4fh/+ppeVXlqphwU0NMSCLG17Xe5VnlFCruCGaZL3foQTx5Q0
rSn/6qJaBKFxdmVKF6lSMJfzFOTL5JBHA2TQ6OHy7NPrhwspTLjWvA5JL17gLIRIuN64OOmJ9thv
BDZmp17cRn97/VUaTmAJlH8ZIaqN8WK9SC0rG5tRKeHPTAOJhReiDv0ac7p/cET2/ohK/VNnqbWz
6iOLkEENT8/Hn6VhgUDFViOyaN2Gy2lcQ+28wwsH50FrG4XR7I2w6iZzl47P+YmPHT27g2J3dhRI
1lZmcgFfSvv2K4xtnttBZMilNQLyKEpazZKIfXmyG4BcxeMyXOxwdWPJuf/GL0U4oUsM0Kn48LSW
0tO8TXd5bZTn0M2ABLt7hByU1/HDCVWbunPq1A/zElmUYLCENJyq0kXJUj/oo70LLQZx1dX65oRS
BzkvN2vMMHpfEzaiQhNCQMXr5NcawRfFtCd6Abjozg16YxW7FKH+sUCdMnJKT5aEOAKNW8Do+5g3
sPobwCts6Fkj9LX6kQOMPqGiwm61zy1GP18jWmj5pkFTBTsgGyLgxx973F4fGNTs2UXsUj5q/K1N
bujHHMmLb47YCFhF8Kqee8Kxk7moWKgm50hLFO6K1m2BMXRK9rZsaGRaMZazL/FLMwM3hQFiL95g
8MK5mvZiq7w2J5m9nAI/HVNYZKBc1KPFR4xAbvF+ACNosyYyZnKx75AoeLSzrz3ohe9so7eAgiGW
ZFpeVI8dy5QWxE2ArMTOxGBPYvAuFxSW6WVe/+C6uEzHoO1OptfIAQdKAoMSo3sbDj9bynOqIi17
xbWEIn/R9hg3m7Ys/1DORarIIw4L7rIHjz+ZIxJJzOg4H8ida7hg0sUCxercKR3FvMQJvY2rUgQr
fACYNx3ob5ZgRiYfAMh6iRbzjrmM926AqnJha5jOF4fsqX5mWfKXpMhtI0J2iOrvjUtWxnvshV6g
e6zlztP04FtUp3TVBeUwbL4CZWxx3uOFgg/t9n4ETxOIlEeqCxT3rbdG+tzIPyU1w1n6HkqgWBt0
/4zJkCwXqXEmZ0E08BNuq7h2WUiqw1EH+vRyeK5RpjCiMQPP1uy6V9fGSkGqmXr0cvYM5zsuOGKf
ORMOEgOPZDCAqwgKPbXQJ28uYEDBXD8kMcszc5/eTSeoKHznYA5X48hdnJhhF+PUimh1qp3jWOS2
TakpLscfu7RQkjB0SL0FdWWScNZoKWplVeuoAljP6jYh0Yh3mxnXw432Bxg2r0xKH0qEfZX1QO91
2REwH+uY1Ip9PSi4hcOdzZo4asiR9POQoLhAFvNTp87BQgmZwkmBSNu0oU5hzOOLGdKhk8UJIwS0
17bwhP9QxeXy+DzhTrqLDn22YxYHdVfkmWZCPW3F+1o+PdL/c2tl6lmOY/LZqRIXvZ+3ULHMabcD
ogSvnFFJXVzPs09P6VcZ2K/ewjbf7qglaHuhDZupwY7y8BIHfeqAkAlFg+gp+E93dW4OMfexnrhy
/V4CREJdkf38hm5Sv4QMwekasXbBDGGMjGy1pV7K0ssKVR1yN3NDwocI8JbBsYBjo8KZBB2LrX8d
vp+WYq6cKKY/nBPiEyXnQCaAjMxYrfRhDZcLb9/XDNdhaJ/07DpuGrptXw50NE5ctYFGsvt5jpav
jGA7B/ZO6v7E+5j5SKjHm+PLsUxuay2QCHbui/Y+wHw0FFCGJTqSPQLkn94H4ZruDU2wcCCP8fRE
OIcXpP1ToB4DgrnYx+NJN5oCgmvvzGyplGtaRh5JYe+x6rnXWl2+NQrDr77l8mOwdiTFWYlePIeq
yz0WfHs5eX5kjVQperVasNCNkjGmGXAOw/m79DyN/lMd1VgrxMZcUVBf7z0+SKtzDx2VfG3FnjP2
qZ35WxbpUDNtC9v2ClSHMcR9ePlSUcyWzEDzSV5NzWB+Wx65dss+Vo6OSGMPIHO1aQ7MAZiWEmAV
zwz2fyzmsp5rjWNWosYhwMoYDVZ4116ZXHTHsa3GdFimcAZJ0Fp5xu3SzC+cToBQf9dQ7mWYCxbz
P6DL/NCtFq6hDifGyzYekASB+a1aftLnGzgt5zIN6u70rYx2HDeOk2MXbtv1no1ODZunD9tVjZp1
A3U4hsQFn/NMu5Ldj6xH1C3Y8DDr7weYuCYZaazd3B9eB105cp+mORQC+/CJxzEPpR8/SJbEYAx3
Sk1xxtySmAdjBrTqzNohvGmPBYdRDO3aB2ZOViyvcWyOdOg/CilTJMucAWQeVNFJjloxfny+GFDY
5dvta3Q7p5mbTtNlDE45d3ba7H5p/KSkcX3oGcR7Eo5LpS/jk0TiQpnFHbGh8qYyT6Z0iGMeSYEb
uD4eJPKwZrd7Cn2wC77P24NbOOi0pqqvOPqvW+K/GRoobSUVpEO6M3WMAdjbH9ZHJAGGeipmQaJy
tcZwnvFqzsmsRlDZZAYpdALJsN8DtdxlBuTBOD5Dqhl+2Kv4pEttmhUt+WtninLidC3QQTbAn9QY
MBw2ryQkuWQ4wqAOLLabHcJt7q2ClNjaEDVHjULX/KaGOuZ7eZhbs/XtZWw+dEL7/4cgIqn8QLeK
w5Xa+Si957KxxzdNm+cvJ2FaZpSmSz1AdUkgZdoQx/5W7tYvVRYXznUapHUW2tq0lZ4Ujjm/l5N2
oXOSTuSU8MzAFOm9IjQ/MHs09QH9BBPCOeAD2S2eU7PH16AY1KaHSw6bLLxJKzsEXucvKPiur5jU
x60L3J+24rhvu8o+yh3hgWN/RvJI1SYsc45GQqCISCFTU0f1O+/odwf2jiUUF6sg+5MN23rXsISV
jKN3Z77giq07Mwc2pHMjFjpc6D8i1hQQAeN1qRYLNbLkAPxxfDdQkm/1AKOSgwbzArxfuIWhtQDX
tjxMFczJpLlNHGax9YPPbMIvbvWy40FcYQnKB44NWQCSkhzSCxpxOvKx0Pt2/QsierY47rjVtd8P
9tb/3DWM8o6cgCVuuDnIATr+pIMOlzCDQVLPltVtGBPyAL+Aa1q95WrzdZyGEMxueCuO8R6OrOVf
qS9XrsctOVu0uCURXJfZaUVFUf0aFgVZZiuCIlV+GluatOX4iPL15gpAhNSCCW5BNKhi+dDxF3VN
Cv12pxabT1HdD55fvwU1JhXLDMHGGMW9Ny3bzcUs6h8IFk76KaeIqO76lSHnFNndIzhnp2vhN5kV
0vNl1enZRFJTV4FWbb9pYLcP4JR5ItqhIypUlFZDCIwwdsWcWHt+NE8hqbFE4vMTR1r8KY8OEl0a
PkWtPiqkcPdkBQ+IvsvE+prUfpE3RqMHqOipB708k8LNREnDkDIGCe3yKwm302hegMgalAGyNueQ
uoA8fFckwnZMzV7CnXtLUgYtoyLMhf5NokashKI7JilPi7rzgDUfIekd3OSaLrcWtokcMrQzPO0h
zKIFDuj+L+8bkwwzWfAvRTN6IcCaTGLshOzvnywf7p6Z4V6hd87hbomja0ePZ4oLx9bqgZ6EEvqc
LkbRJpc2aa45YMdYU3I4QdfeL+JCC2M1NsyjVzLZMEF6T7io9/4hDgIHRdG5covp2/ju5HhkqcgQ
gLETe1idyvT1XkSFFYkifuyuzESrMTE+GSBkEdkIWoJL37LANRuZo78ZOz1EuglxrZiR1K/xXf/n
8UJma1f7pyjxRheJIKzTRXo2kQVi88P1/Z2/S3BgO1xiOz4vekyfX1Hs3VgkeLNivR9oTvHTAOU/
YZNkgJBlQvzahtxN8+Hk2M0q5dxprVFtfejLlPEMqXw3gOu2/Ou8oRgWeYfCiLEyaCSm1c8JDNLj
dYECDJGm2srOPc/nKbR+7aphf8yMx6W80+Wxq7O6SEFH1TmQh8VDCUbJPqVvBUnFp4ZxAKqH6EE0
H+W/VKkTLSZR2OPe0STtkQcNibEkfLCpMBLkvPElATGshJ0IXwnT/n8Hw7Dk1uulNbkXaf0Aaubz
BZ19WpzZPbEdgpN8xzrDKwbdQiAurWj5iwc0fsjHzSs5Y8BFUdFjEHTawahous9thr0wwZPT3o3n
z2T6HO0xJRlVrxHTzdKzvOmefmRLkoXtzvqs7qPlnGGpqAwbBAL5t4BYSECt2EcDGOiYyh+fUhk2
AY3AkJi+A7n2hKsOm1bWIIFhNW3g78G56s9eIbdDFNKHe7y+YKse/EPV+OP6ZT3+ixJIwRAucbXD
9GBvFwnzG7d/RM0LvRXHUNbKGrHctBXFoOsvt7Fcmrg8BK7FPKksi1YG0JLQu/NU5wvBNSsbRdpf
7rIu7fAAdZcn6zkIlOhnCfVBblRC7Mniy4cl86xPuz0LPpWEIGxykHMssJzbABB8ZTq/27e6XagD
rTi6irDFlLjZZPN7/CCg3eo8Rn9vA9FPYGtuckdiuebEyqCLCseCprn/X5E/UUWYs2Akrj+KTr50
5TzrkHm8QMMAtU2UjjUEtq8OshG0aJK4nzFAskbj07viBWJd2EWUVdmI3FYQ4zAGQ4trektSQa4M
KKlcEGwhwfjtOKG1If0sddYRLCyM2q1x1SVNW7cgVNo9gphtJPef4LYFQBX16qAmJjJUrMixDxm+
lNVvOea+Zi/9viBATX5++Cntg+4/kKGVjLKdOUgjFatTUCH7av4y/PK/u89x8eKi3I2mwmP7XSDE
Su0pbb09PuXbcGmfLlw/m2I9luNnnD8X+sSZ3oQw4rXiZF+YSjtViCURZAZGFfPG1ttp+k4dPEnM
pfJMZ1LnQKRFv6F+gpsfw/5K7iNd5qL88Cdxi3KgHIBqfF/DH199kJp0zO14kHNqrmYDDNnAm/Tc
AKttd/7V7b+WTGUDIo/tIzb00jiaXBpIAIgPEAdr8wZbhsJ/a19rr/cm3Tc26O3foSzMM1jinlg3
fkR9l9SV5IAChA/Rci91Jt6anpPZQkTVfgpagySbeRwzTzUGWQa6cYwbJyyoizHmVO3/ivaIHBgK
R+uXRd7IWnSTcN2XzNMj9Hlki1MXF6V/uQpfBkH6OHH8wCGm8ydpGpNUac9alRu+2yXlchwOstaY
1dL37017UWiF4ihpMmChZib65Y+JENWqIj0LSyjMokbnEugqIBqpqCgtn7M1OVTF3EvU+rIoaD6Q
4Etuph+oCPy2Bzp/ojmnJEefz0yTuYwkrstpXOcKqDxVGJ+ITc5WZhuANsmgvk7oNJWTkpC64vdN
HPQD/YVUqqTdDoxEif2FteBE1uAauH0/jfToZW30W5xtaNBZTuzbjVy4JOflmc53GQkXtC4O+2MY
2CPLRbGRxkCD+RffAuwwuJhbwjE0RTkAdOcu92+UmoQ1tghhuYs7NM/DATqm+CaBVU4qc/cUnG6L
Xxjv8SAVqyOvnHehlylvSVYkz9gnxlw4Z0WQmEexvJ+7t9UpG2Ys2sevBQyKqiNteyQfsqEhTsap
cczvlMQk4431+LKyzjtWIxtbfeDJnSBf2U6gDWulxRkHDuLhVh6B8j7+n+9Gi7Yf5VLyLFY3G+ps
osRdp9B8McJQwrPfe3WQ4YkurE0BT8/IaPv7jqndNXlYgj1+DDpn46AgV7NUHHNwwWpa/pn9xVHQ
lzvQvFt2V0WMbI4JgRKaMHJpVKWoDtHUHghSiOtXnoz4BtDbj+U3m/Yy5cnVefPvyNMssaAVFDhp
pqkNzTkF3ga5NDjeuZdYyDBM12W7oiAjh/z2zVt0jLjKOzGIjOHA/P75c9PnE+y4PRw4+hfBX6+R
QIMSzwFP+jFldO8lS7wi/wIYESJnJzYplzb3cd+FLW4xwvgQmh+/6kYyfcxqwb7tjWGMAcgS4sZQ
goJmHX+QTrwiE0vDDADAc+Tuqi5v00EkXHc9M7aLLOssF1Guv2vjXMdrZAbzQC+W8yCl/wQ95qj/
xyRAG495m6BxTQqZEq1g6letIQoA3+WkwD6zdQTiQyRDtn7xNgBnz4Sci7S/yfgAz6y+e99Yjuo3
pA9tNVl0nRKNHy+Y1PMEyfSXihbvB4mXifZUJ1allIfFTWnzWcSzfTIQ8c4KkrpYqUxJTJ8f2P4t
k5x6EvOo/eDSwQLGqREKcwo5DnWDUEohUzCJHZy30YrjKky60ixVs0oWsZo2eagEYc02Pya2zkf9
nHUvpElsb2yuIOG9Ms+2T+HO4VEAodouiOjp9vJJE1mBDAtY/i3StvV+GrGuPLQGLyUbxszafc18
lovZ/6FbnJ1VtYlGvW+qVZYvlnJnfyTmlov76qGdFSUuRjAAZt+HR+Pfb5ukJTMS8LVyHonOYpZf
Knl0TzR3EfdO3eTBWvs0y+mL+orEGJEFhAMAEaNdXq3NLXgmVVpSp0ga6zmL4nTftN7cXBSjd9uQ
xz7zPxt/Q/CcELfwVw+y61nxjjzGVqHZVAJ/Z/6B+ha6pSM3o1o46VPe2qG+hF2zceDoNJX7Vs5+
BVPjDCVDZbH0HWRouDQShITstQXvlK4afaHRHiUTkfXuQdnN2PxQigp8+MKTIZNKyBLBJYGwFbTR
wanJ535Mne9xMmPMXDY1kHnqh1R0v2zwJEGqk8juaTJhQCUxVi+GV0kujGOsPS3yTaIUcz97WjmJ
2qwsZ7kZXvfY+UjwddxEvQ6L/HfIa/dMF8X3Y8SPbvoLjXQiZSEpt1nWeyvhvZNrgaa80SP3otpw
HGuZOmu/6RE0iS5OGspDWkxpCZjgnyt5yWjJj5wmThSiHMMFmkkExx7wlBR5rxALBIkI+FKshB9a
yuww6THgghykvMX7PxFKKXLOBrl5RjdQpH357m2Ngnsj2YdK76WssgN/U9pzRioWVNNAxFrHeEIP
snBZxqoq5LVV1Ka16O5NSTBcFCvljrYRwA3OuGrn/HZnaDFJf0PTUi2cK01LcX1mkl4v7Z+o3cQL
c+J8ZPbvqa4yxq1f0S+3Du1OgwN6xJPAK+qvce8TpL4hUDriOKX/nbP1r9esiUK0z5Zel82xxUOf
nHDjxJyefeBeLhxcmGSofE0jl3E1STfJCs8hcfUklIg8PkrLQo19AGJk6zb3ry9LdfxyVpcVsMe1
PpIhMzMifIVdZUy9ka8WNj9YktkZYCPug80c7HFgvamv4EGDGmMB2x2PSgQ0sWlEcpRZwBq0OWcN
LGDMiRdGxwD3Ujg1SwvIcaYuUydQt/ZXUAUTis8P/PgCSlMMuUHUCzuiegqLHoGHvy84gV6si+rz
C7lZONhV5PMNuDT0fDGMmE4r8EkNK5PbauZtZ7DqZ8eHwmdRszaOE5imbKhggxcLWwTevJKHB1Wq
PwerzKYGt7biC/txFUJLm/j6gNw59jnqYpKjp9Chx+rkN+HDNYljj05IicNxy76nfmibjHSiQURJ
9OQh0KJlQeZjPIKpniTVnYN8d2W/9/oyl0jpHBAToYhCd8pjhxUX7yflKS+JmcTgsdpwN/q7dAsX
/SHyqv8OE5s4vCtkf0d9piJQphlradnUDvvnr8lMkJbsZDm/RxTNtekKG4WTMXJOVUmcY/wsBIca
zw+PGhaLdZS1dzeRRRnvqks4FGXp6DaIeimWLaLVkfIBa3DyqcBHQByWvGMJOu+plsqqjBVZeNrJ
L3ah9cRnMM3GM9LrTnXIot805dtMg7kkdBzyp8ktEgSQbUN7UrJ3VQnl9MpItQGFzo47Yci7jR71
895XS87BKCiWfgIQgRsGMCEuI04nXvepBMtb6vP3o9YOurCSQOc+KsEUwdKqqrnMUrO40QT1Wlol
QAZ/jsclSS+PITsvSRs57dfaozkORh1T3WCfcIo/ztflDS8FyVrpawQSh0HkeT5wjEcgdc+m1Igy
PYLtrzxIcB7te+HkaCRlSDUnECqYeF7Z1kkIbPWwFg+JnCXIe9CPYYC/uQoNYMLX+2c5uC64Lpxw
KjtNEVANmzqAzXD5yC5GTjd8DqGk1EsKmcRSqZDXIU+WWUcFzFzN8t9N/cct5kQy6xUiNjp4DV/k
A3aS6XsaD91OXZ23fVtO9xUxT1qNSZDaHhP/9MUv+yxjSKtQ4/ph4UhwT9BR4YubdqPoC4IZPtpd
6KDU1jzJf1sL2LC7+2c5XA/6Wjk14x3dIrfwWyjkDvYcasybL/0hBV95cCN0vIZeFV9R1zRS+wbm
K0poQ26QYcWyhu5lkRo7ohId2Fa1I6hTG3CkYTI+sdiE6EoepVJZPgIGXMW9IqekAbHVn1+SxjnU
646Obt6Ab9j/wyVMEDauZXrpvImQgHnfGz7NCqujVRQIs3GtPyJMFGpKEVW3jStsgz8VHO4JBweM
QjnCjWo+aFKs7EAkYzNrADwln3wfoCuq5vOJKXOs8wYeh/ObcCclgyYSx+dE9hZOoDhZimPnpoSF
cyeBGC4alJNIiZuESPHMcuzjLI/JSgIx2WUVF/40uYx6zKxEcPlqkNy9ub3fGrMRXVOwfMS2vkxu
xmgKRJkpyU2LcmJn/9kdFY00sLEAlxDbNKalmnecLnqbca/Yiu5M5qxdKqLrKfM9MC+5OT2hAVlf
02ldkYaa0WITY2y8PlBwplFoVsU0CJM48xakU8qsaTOEUhRdKKQkaDYEdgxtIjkB1AfnNLnbZ6mC
vw+ImYV3p9lS9AuAh8ID/w/CMTFBLBmPKVVTKYEGVPBSQo+xnx474NGV3YcizAIuePtv/194G768
MWGfxfo1U8L0lYA1V6MGvx58ZAz6CLPbYRpdJPmWRZZlNW+kvd3CV8e5TbAYPhpzbjj/KXvdMX0J
iL0NXYFK2e7pqlQZmkRHFuCGPRrfqxqWbB4+ua50Z4IRtq8EYrmJ0XAkO4QwglBZ3Uyxp/WmUbdv
Uq8cl8e+o6PmM0bgKTAsQoKgDF6+gaE5it6z77a9k1WZ2HhDWAlCCS4p5nykI8aNiEc+RpXCtfVO
gjOkLbyLUXGT+4JCZeNSYVkyHb2q29ZF+9YMsSgGJ6MhiAH9xDbuDdy/55bc/qtlPi06ZzzRo+dZ
mQyAHMRdPimTPFOmdT4n9gE9XC3XxzRn0aTdfeoMUHgWOms3OrOauxZuv8Aj5CbmkVtbWJZWQ6JM
ZTPtV0OQl8CQSImSF4d023gPWyVa8jM0uS+zPjZ8qZEMfsgs0NT3nVD3B+5JGSIvqVxHL9AxxQX+
yQCzfWckp1tNYb33ZynhLk75PlStw8Q0n3uKS/O3d4gQPEorPjBAmRg2/tcTNwwEnsBQyWi0mhIx
EGj+J2e2VtOohkc577TgcN9xOsIFes7s/sigvsrwi2PMZ4qnCklR9/rj1P4tIU6NVbGkFuB/3djc
lON94+/Y7cbM1NBRewXZlKPq0ELJ+f+SVqJ5eG0Pq9ynAZt48THkYocof1Cbmd/15cjL4AOWvt0+
Wd442c3+zXVOHTzU09ik5fnie2J/XdiEXzRDh9DhdP5umNBHi20eQVUOT9hLc7QvAqVd1v+qcDHq
7VW8ppByQbsYGbwsdba1CQ7+nrRlvJ1SsrPb05+WT5Ro5P3Ka6mmAakOQEWuAL35QQR5dugIVQjo
+m7rZBranXFC0EBNf74+5yDDDR98mVFidbO+Jx/1XdDkOjNgpQx4zYpEo121zrm//J4l+Pl4pi/E
dd163XtWIAfuv9VkifzU/UzlmFQ2VD56J+lrF3rwNhlmlqttTUxjn9hpqR39+AqomkXgMx/5wefj
J0+BGNFhPQxhK8PirU+HNwOqU8Ps2MOBjSnnszr9aqjONkRjkN7tRRdFjk+EZxK8Ay/VfvpvT/t2
qX9EzeVRJgRjm+cwGXs40N0kA2BceJgzpf2fLI9z3ZwAYVRKkMMXEYev4c3YV+T41o93sUNjvvtx
jZZ9TTfgq4snKphlw7Pvzkv6ybUJryfCW4McboQi0ljpWpY3b0AM8QvwGLfq+ypyy567fC/BTxVY
jCQgDhp51Fr5v6cAOyQW9PbD/9gaUsbpAhf6/n9N8F33kXAIENUlEVSQkxOIxJh2Ejb2JnGxsJym
F1WwR/la7gHZF9mSj2peO7VzUEH0HpTf59B+Xr+2jGeqwOELhno5xsy3CBMr+GUFJbjngDDGSKMs
Ks7piZkfvvuqLeQs+1owSBv86GhYDJOF0RbPAULT9VXGOmj9emfXxjx4/uEKRGVRHcTneG0SFRMl
oxRWVHQTLtROsGGBJkt2GFVtgBRoJekSEcURg63XAy9uy/1zj7QHiTypGDGiJP9hXcacrSMWQs4+
RRiGVOP5A86VSRJaVbL5j2G0GeqxRAPGVQGMEIQ45er7hZK0c66MgqvCQPK1u04aDKF4zVYmka8y
X7xSwV+QNXjhQO+bKpGGIx4HGfNMySjUdjz//GNh9NXuLrRkZbEw0bAXEIXT21bbrtH1f8QSW2l6
VvE/jMgrX5rVV3f4rAImvs7VvUvxhg7FNci3gxfaIGQKFLuZ6jnyfdioSdFT032Fs2feouEeQr9G
C6fhuP63s1TPR/PiaIGvrs97NMfuv0Bnf3yQeL9YJYeYaLP70TpP7NPb+4g4fjDTy4/bD4JYfY+d
EDgbstIVPYkgWbIxumCGPfEeMBYV8KZcUQ7BwKPBnz3JWpr3VXKIjbyuIrYLCej1zWDDuSZebxIt
3QhCK/X6dtclFhPCrosjDjgj9HY89cCyvO0Qezj0uMI5Wt3W1sCHkc2t/Kur6AdijEwHWJHuxvPr
Co5q4sRuLpyvXDR2dx+MSBmyL+gHAeUQqMj2dIDzMTAW2UbMSo3ZXmOondYwWSNIy08YqETQnUJh
gLBzriMTlzVtYgZfYEmlKGUPrOgj35x+eg/3XDf0AUJCC6sikJXjFinCa8aS86m6vy1N2BdyS3VN
aEgO4635DDGlMZneofKxus5cDqGJFE0PYEXaa8s20BuR6cZvIDUzPNQqGlLTnSfPZ42NxT8iZqXZ
Z4COsErHS49bnIC/NNCK4V+X2RMHZnZucH1xDVSABuJ9t8A/JI048mhOpCiJLDeqYYi5H8DsW3S4
g5Gcsis42fuItfR+0oxGZy3mN7uXrxTwSCM2FcPpczHlt9P669lVGNIZ4PeeMwO8qpYgDV+f1XEp
kAyQSYzF6nTtiFnMuzVZoBIWCPVoPa1i8HGZugvfMZWuehS3HsG59p1SUAYRXVYeFp/Q2KkvT/C9
FSk5dZt5PpACEwU5ypYZGIppxpQxApOYleIrOzslo/HgXRpDSsN2h/SqvTi7Akc3mgFGRrJRUf+5
CRDVIYNtYlWkJBvSKGg79IcbmQKk6FLj65Eg58yV0ie1G4Oife4MIz+a/AvqyqsskEYHjhJnefMe
9fgifV0wJ3JKHZhA1RBGJkuarjMegCCQj6IO7rB6S0BpKvQkN1rEowqfuAntnTn7v7a3ygKmLCYM
khKXy58ph77OVHIM3T3Muhy95xjl6NmEoS3hyqT/2pdrE7iz81H3Cb+q8in8iUBrjMAcYGoCrA4Q
oGcK3TdUm+iNWdj5cOic9UweX8mGMYKwp8xMQ869o2tptzwoZ2ENaNtlMiMn/KRZz4NY/KoWphCn
qMV/hanlxkK4IMPd90cGM3GpSI95pco0D39zb3iBfTO7PU0hVj5YC1U6voHDk/OZus1iNHrX4N6p
Z1jb0gla9cAfPncNfZTDUFf4wAdwzpiVg/tqVRMR03q0SAQ1t2jnjuKU0ZHKjcoKlMANZnGGf2vu
jbghCxo2UQoue7LTajdVUu2LhxNtLLOE0hRSmiACNdw8DfS5w1E5+QARwpxLzvAZ/jEZvl7ImV++
8aCI0i3+0ReI/GgtnjKRCGyjAUFkcMltRxGPrW8iSnIMXEEOL/BBzdprCtTV2cdsApsCuTTtRN8z
VAxobPmZ+SJ79RnXznuxbapXT17rdjIBj2P4lkRJ0FWCJWrlPEct7isB8m8TH8SGP8URCUeQzz7E
3PnD1Kugfe0rXO7VomDGMubBiGtsz+peUWhaZRWCwE0XWhtLD8BApGhr51+inUF202QSp4P+xMwM
Wdv4tzH9KETeca4ZsUkX2rOgkJZxiwW11oKgvvV2Oi1iq3ZfitRVikPB0EM5UtpYrG9PNIGZPdTz
F351lMrk7YWixH7/AUTHmb4zyEqlna7sbnX7WWvnI7oKJWz1jnrX6fwAqb2AhDqkoTqycZXsvtHc
Qq9z9mgh0q+ZOM6G1GXG0vrw/QCtzj+L8WlgCheZKxEYoy4JEax4Q+8dyytbQvnG3xgQ4H9KrZMq
zOEjKQYkqiQttidvuWLQ4hxb54x8OKww6Iz4YN5kR10FW1DQkrgiHfRTpSEs+GHedv8HQGZ3cR9J
0JJBsMsdCdTomSOdaw53fnRTYcrQP8FoH4wpU9N277Iz1HJ4XtBk6o0pbbjOO7RjQ+ZwQF8fFPnT
tpHPWqiofGjnvQ4wf4mnLY+fsrX2Eu0aCqhoyR6viAo/Klp1vSPtP+BJidtZJwFx1NppuvOSFuPn
/tdir5TepzDUS6nQCxmgZ1ZbJWuf8/9rtfafj95KSh6LDqMFhKbIL0HvIIek3GOlJVfvqsEzmMyD
LbI7BwxQiCs8zWduBYL2Lp3ZuraA+HdfEJ/SJ2HEeFSHS0ECYZ0pO+D12+L3PiqcAIAjOIsDqZTX
HhEG0habvswzvszP91rmQu7dPK1xRSzcx5c20I93U1U7XM2Xi2IIYa0Ton3eL9lEsKtTD12xrMvL
kmPkRMeunOPVB9ZR9Ulf2TDgfh0L5VjMuMEdT7cOxZGfTJrjqqcwCTZksH+vtz/QlaWWDkMPq8QB
eCafDcaF5Icyh8qgXpWTPXXslQu1dy9g5mSF5nMt0hPiRrkA/nH24jJhUgoX9U0GNRtTxeZ8llF4
snYajMtQGAEYW9Ptq6VJW5Eyb+dDb0HhJ8QcpJaQB1d/qSUqxdHxVW+W0Bo5R4i7+9dkdPlakXtr
d3VakviZ/qCA6mMXKl/LIVEdIib03jgFSoZ2ADsLtf95jz1xlQFWn1wS1bbFzlbfXsxJaCWnAGlK
NRXiIBdmPDy+HqXkeSFuuoHZFcerAIxcQbqkqwRiOELqOGX2TS9vpC1eVJEZWPa488IlArpoLXKM
AyEberiYWFZgtenrlNYwkYtH1uNDgO6b2Lv+R8wkppeJBfazEdhODkwP98836ug3jn6CmGWFpr/L
ySF2Zb0az1Z9aXTwLl/EjnMuP/xgX0gi7x8OwE/AifE/EzBpAnUY3fCcpFu5qqU5XiK2AgxtR/FU
Oa31D5jIisToCqb/dIkvS6OcBArhHf3PvAD8n+Get+UT1TOYF0Htm1o6fRkBvkJZOmrZML1CLtUL
jQTaFy3PpmEMGhzecv4dk22ZKhil4efcSoahaOWyxl7dgmPBcxktpvXU2QB9fjWgBL7WGbndrUjs
ux61iFG80uZxlcNcv0Pb+XSr1FDFLnAGhm4Llqx7JCfWHeDk2771w6tKs2z+VXpdXJwX63QIGQkS
RXA8qk+L3z7dnpw+16WDJGWskvlyEyTeOammU6nGjORkHVSHL+Z2bR0f5p51SUnBxkprgEAIqEhq
xF/UG4l9Rv51o8FHOmih0wg7fN2azRinn2fNqyQmajzZd+EJzPM67XReccWkLZzjnuaNNZ0a+M1o
OD1joIo/eFc5tuM0i5A6IKnxpkNjbS8hH3zoD8//3XJJYIjmM0tKehwBHeL0UEAAJDSGUdRqp1wF
JQrCVkIBVibQmGf4ppFhBWotgKXUfyDdtvGGTfGQ1Drbj2yMgnJu491EljPCIliJVFTjd/4MHkNI
wAUGDb4eNsA/weadlIt+FY1Tgz+hGJIlotT5/ocY82hEsZ6GycGiQ8lGWuxsgobxksoB67Itb7lb
HNCTUoJ40hjJKSfgu9dFqowYLr+ojZFMM8+FgJ7Uj8OppxnfoaJb3VBRecGt6CnI5inX5Pey8sO+
ZkxUwm1Dn5xSBlo88wtFodv8yk6y+3hy8f+hGCG/I4boDtPM0yvxk/WNoyxZJFQLyfodixr13Tcl
nNd5KuGGlvyvGv9CipDWbzeOCQt0MY3NRwgnbNm/MDnEtOCK5hafn89x2kKwuhsi4yu0t15Wrfsh
b9iY7WlDTtvYSbgyJ33jqCLPK2FQxK05BA6O+FrWn/4pn+3oNs5LuRcwWwNZe1v6BCBtX24Cf5gX
5lpsZv53hkxahKAjC9jkzJU4sgU3i2/3P6zIvDHpw1I/hFgG8SgULxQMISC2xMs00vE+FxKYRYQT
Cr4aFkyRlSyrPWIGy0exECmPJCZuF7/J4RZwxKIJgjWfJz1AU20Ztn0t+XNAHTtnl78v33vtv1Xl
rsQq9xTfoRYw+vmj23j4xhpYxt4T16+DrhHjsWSEYGBo+umD/ThxGzFOrftrvX3axkK2aPVdiisT
S+wBeFr3A2XhYCM6Ynz7cIzApJ4X+S/tHyOA2viKZL2Wd1cfK/LPy/2lLeQkGNA+EJ8nO/98k+AB
3NIxz9hMTB5adydQTYVZNN3n2uaD3i3Dl31reyAkA7RzGC1jgCdqVMmSnetREuPwEqol712MI/RK
MFJ+hpkqqEsk5iE90ASrbkiGMYY+/MDamJNQVaiFplp+bhhGODk9Ge/NwI4vj5wMhFmqapI6e1AU
/LrJ0CWqfn5ReijtinUB4FfHRFm7IDc7qfxDoWVJK2iQPYX+pyoHFWumNBnou60UNwbDnGnCtans
ZTkM+Tv6+i7xhxOVFFlNH94p/7timh//1M2N2OG8ea/gntzIl4GSmcuP9vT38wQIHgfmeuegXqjA
k0v3PzUfQgYcggbfdNxxAu/ibuFuz6dHJJnc8B5EHNT0pGvp9s4pn7MooVhHVC2Mk4oFvRmzoZYF
eC8In0PMwqVOFCnf1R+gsztxfnaz9SITliYsRgk7dMBKp3XlyUxiaz+brFQtcJa9erw1DpRTj6At
XAlLsv+814iLHHefRbuJDnjs9lMUWFgUVz34efwrNW1eC4vtoStf1zBQHLnstsoisYK9K3bShBPV
maprqjTC+D1iCvYxOR9GUbcsj3v295fpMIMIzueRr0CFU59lBzVKPt/hrxTjqa5cU+YoZGXCicza
gg7RVBPr3WheBDmItSZxoD7Tou5JvwblkOneFklwl+z+tPSbQbJ6bSAiZU70p9C4ZwKWLkR1gwt2
su65AWnoboYTtgnmtfQ1ANHuiebnEzIO6v/fPRdt/iPrTfjq+zKULv7cQMTmq6tSbojWhXP8nt7o
av5yEmeK45f/CtRC+mdJCwtRb/rxsEmcXAvvS40nbhL0hGXkW5MuEcHtPBc0MvuMJLFJ1b/I+h7Y
1GoFyD1cskEQa7hIYb9h0sMa7xks6XR8HOL9ZC1ipkTX0ot3pSC209Ipn/GR+xzrmxb4fHxJMkKJ
BVFcmAGc0up40b4SswNXOdCpdc8ZJZCCmHvdSys8LeHTXgw690a8Z1HuIxw/jCgCk63fvsytAsuT
rfVrFTIrYMtcAweRWjV1JKfduL+zOOsTxV40d/MzGNAR0Kq7dn9dThI7zNqojQSaqsg3CQl30zVh
b8e3bmzdCpxUqPaLIpLr6sX0gwjwO0FAqR4HJiwPXLZKCiZQgenRrQ70OeJU5XH3lrpq5h3se6/Q
UHBV87sr4h6OSmcHuv9YWxLZOOIU2CcrDL2FdOc3JxvonKqfLIEHVbiVdIWG+61y/1yy6rt/Df/t
tsDEiTyj+bOX1p9IBQEXvEyzzFLiczGxtlSb6L/RrRtN+eYLIPPnIsw+WrgoB2gwxOh2tk+CPDRb
cW5wev2L3CvUeVicBfI/ZSAuFe2EJSKGNQdHynGeRxF2xzWkkvE/c31nEKWyFxzi1YYzK+TMrMuX
Ld8/FtBxPmeYTTR+rNmTJE2sZCTfhb4+Ge9Qkqg++SZoTx0blnh1/e/Ovv2C2NrYpHbalMst3Aux
xZZKtcdppyfaS2N4Hn0ROf7m5BC2PR018baxw5Wn3nXDEgh4zvOt+IkELL70JqVdzZaocrUMrTxn
aUBeGB75yvMj+A1D0+rWQ75kSjnxAsME+HuEM4qq+7UvjrxbJU6vc2z/aRJm68/K+VW3oJJWwaUD
qA/8otn20uxyR0CveaMUckNyyjQgUG4CgTVUheDjxj67F91nau00e8p36/vydHJMjgIXni8vBMb+
bp0FrtLtkQvjXPXqADcpRTC+5l7+LgJyS39KgMndrFv5qSWweeuF0l7BRBmYmSdwor5x6t2HH8sW
gq/UKLrfdXaMqJ0pOqL4RCqm9LLWnAv39wXkQHDmn/f/KfsWkKIp8rNcx581xghq1YqM4533W/Fz
wuW1CDTrFwaSMxEzsqUwu5oMXBUrYS9nzx/0mlYBif9nRI3OlnG/GPnGfA9rsrl/zhp3yiiXNd7c
yMn3nys9R9PExoDCGNLswSbt5pDACegQ23WUHJM4WeF+1VFN1uFk6n+80GSa2toUPuSYTfN2+Srp
UD1PAlqhSMDZUKeiYefhOCMCe+qKCg8+k4L5RshutZ9fBc7B1h/e3c/mWc2ERhQNPglw3I8q07+a
kWGgBqMT3eY7S/OunR8vC/Y/Ko25omw6tYN6QNIbQwrczLSPPLx1P8um6pBbKLiGHwsS64HGLLQY
Hx6s+8kw8ua0HIIRLLXTyWlwyx2Xns4rYbLlFm9Zyl8xT7R/8aU0vVKG0eDQzLTtMs+aQF//LioV
2Rc/r/7UyKVjFb1EXZEQsAyi5UyMWSFOn468yHW5YAION05IPNyoaWxWRYS7sYmVuYB8bm8Wnip1
A6lvnhJLGc/EIBvwzoEBbjRwfjoQX4rHwBpfbfqvE420Yq/qXjOrfVuoa3N7c6I4gDohyVEmEcFQ
E6YKd16eM8VnZ/zdkWN4o0Whp8lYUNg1L1zS111AJm8LLnWqiQSOvK2+YvNBF7pSoUL0SDaig2hN
FqtwQO5TydXAgU9YYMwrdN8n3X/25lNuP9QnJOeOj+l5lk+jpmfW2wNTlmjMSzHAniy0ij5DGNpz
scHQv2idHPtk8qu/WaEXv3XttUFsETA1+S4yKz7XvagKS+MpkLBSj49Tqbz++Cliam+MsLALfj76
kmIoexzpsgMeVSRsifgS1OgDyM8uXYpoXfJX50bpXEHPgGuufjHGUOSQPzHjJApI3iLKkPOBr16Z
hDSOhK0O7qdfCBTVOElFSmK/nr9rFyKkRX3j7jTpWkCsfbUqp574d4dDh6Tdhj6z0ynUSsR6+77e
Q6y8h44fwBO60aWHG/3LW1+lKdVX8E0xGS8TFuYdzxmf4e8kD7IoW5GjyRj8SjvHlTuUei+etitU
2atzZZOTZH9aJkRST7RLrWHm4ObAA9WbVhuDukkeTGPSmQQbfsTqDBcwv378AUcBh13mWj5nQh4k
DK9sjfPaghn38uL8AN/Y5KKawsaiUVgDdHbhlD7OUwClO48C1bx8f3oBoJAD91y5PXDC3EeyPiD6
biAh+FuykAxFGF3ri3Q2AhDgTvT61zBY6uDbl8PshQRlzYBh27QR8ngU7LH8vIr9l0LR4MXkQ5zo
FHIRSSPYSwbPUt8mZO4CyZPakTceglqhIVrQ4wk+KVrPUZjSbOjMJ112BEcgTeF907gktlHiuFtn
A+/wx5ib9iDjTMNfg3/zt2pn2KHy8nEMQsCOwYGEJUpd3HI5NpFjs6acZJRkwSlsvq6BUOlc2x2O
EECpEiMNQgOONpVRvYRjQ29erBedBsfj4Hk/s3Yys8fiv/lEju5uhX8OWxYcJxyOzKl2Qb87/X+4
/a2tt/ZXmzppKZjPxJEX/sxuTQ01VLq7xqfwW71cusV1z//yj+imV7NVKfzS2UottxcvIB2Ft7Us
IYQ8v94TnIPnU+52q/Lo74pV8Il0OB+f3jdPV3Ovp7huBG5ChmRpAaoBZfJ9LQhnmztbR75C7uH0
9TgTJAjKKDrelnmX1chMKBkgOAVX7QwPj+926NtlMW+BlAPPi7TqIohE7EB22vAsUrT1vXrh27A4
iV/4Zo1tq5QQ49K4Cd147O5Bjj+W0SQ95YY3bVeuaV2OFh7uab9KziCPC4Ukiuyh106FWb0S8Mns
ktcETPzJdwxp9tgwlPwu1aQPe6/O0toNyAZ/tg5BLzAyOSNAglCPKfXsKSTH824wMA6ML0SI9n9H
fx0tax9M+D49C97HMscmv3WMt1Weo2T+1ucHUb+uxRx+CmsjFx0vTxL0WEkLdOWJ5mG5rCfqWJG5
Sq/+cx1MYE/qQKRzlTLKusRYPLbWolHRJlGEQ99iIPaHBimFlDVNiUkcgzivbvvxunQYcFAHO3z7
AdmcOXS0rOPOWeLqhhW2WwMW7N3c8UK/g+bN8t9WF6ueuMfUbtO/CyIzLTUWCuwcvs9HpJmlf9vu
DcPv4/NG+pFuycvt+hXLCSbAQbbKIRY053uG6zlUnOmiTuRBvF5qTefLz+GojFOjFs3y/1pIXcGV
8Enuk6yo2SmsrXKo+hi5Uun5NDhDEd/G2toWvH/u8pVstlELjD40vXm1Hps3adxozkRos0Y1k30r
lJGICn+wx4qiymZrh+rbDM+ccr1wx7oEE6upCWop7ISCEt4+XD99cKD4IGvzopBL1FD6J/34a9lH
c+0lJOVRnhKHlw7yXnHPNJpDjY08QnDUT7UQMFBa3x/CtrxQ1UxCg1PBTNbNI1S6F9XfQ9XpBgWs
AhPuy2vz0XngorYsQUNPJA4EvTvT9FibKP0RO2VFxG/cg4DZn5uOc9jeNtTnnNP+mVhcqTEpAInp
q29ZN5fsLiMQ3SjwX4LKI4libwx9rotOlN/++fDFGuIOsJEr3EAne50G8TZVuqg4migB3XRaO1Si
ioB/2BLzsgyAM+Iw6KJThctCGiwh6Ija1Hk/aIxujRog7yDxcc9YL4Mn27Z73l4Sai5QCGqvT5iM
DyEngE8mGa9Hvphhd3q5ZpgukcsQZD12bWciHxjzVvyQlcpEpRiZJAQlezTj22OYVNn6obYGhr+C
qFjGL9/Qugqwk6XVG+h4I9xbjhZGnUxueL7CKk5SzcTg+pdawzXZ487Sw9tZhaz86y3V/EqYnz8x
h4+dLFM2zSg34wkxqod38MBT7mceErwhPKPdF33Zvy7+3wOp1RaIX7q6F/IOOFztQgLr6IvLdwxi
1pnEuES5JCr1N0gD45yKcgCgIYFCiXkJcoetkf0P1POM9XwpWO6M74Mt+T33pJdIOMkDKfBxOe41
hCRVYMzV+hMK0rSF2SofM7VFrD3TBqlalojKHCvkZ5q6617FVak4hnBJbnyqoS/c4uL8s2WqUEas
6yW9Qk1HKDlyWnMOJJ/DzY06vy3kjsiSxc57HeDz/N/VafeIug4EGKZwMvU29L16e/b832cJuwSC
lJCgXuJ7Rx/xf7i6vJh1mQmpPiCY+TvJ5t6atCckg8Qxd/85FFKkRpu781Pft55IOxvUBA22zlyG
XC+7QW5yJXGS1nzQIwE5A+A8EjQWdJvf0PFFcsuwHuSpxsmMSQfXlCpNPMn4GNF07HGpLs+mrFWQ
B4G3UhAmoi/tlM/DRG8OmFFb5OY76VejKR/hdhlbm31Nzt/KkEChoS70KWad/BUus2hpQ0at8OZD
UXfv8NoFUGHMp0/H0Dmdq4Ow7VxCnOEZ5A4m/hRN6oSm1hz4kk8l2lrsFT0hUGjbVjih62ldUOZv
KkpD3odieCrk6m80i+9qLGY10dUD1QiEwQfePzTura1zWMKl1FrjhWxF98oxHIOChqygTwn6qwXq
jQMA1bmePxuzL3DFL7CEUCjniVsuxHqpcvi4jZNVSfKyguu1eZfS6s6SjhsB/Z4LGbkpct4vtsPa
ld4uFKtlnjCKYLj3DFIP9dyVXht1MfJeRTKpYeRtmcW6g5go5doN8vL+IqUnGGf1JDUHLqBU0RVK
Ca1ukU8BZhyW71QDmWLYqiYSyzgW8pqPIyZ5Ss2VSZkKjScBlJK8v73yvWekLjctslGnvt0dbxQ7
tSwK4B1lVEXQVrF6mwbZ4fIvACNKMeFMizWWKRIBUNFKWCbtlRBFsLzizvpm1HEz6NV9dUpBTZwG
eUvA/seNVmyi1sfquhAz/gFVVSWSlwNIgRNZxuixcOdAl8jj9Jvy4deFuDIOeYjsBY+52vIVd2MJ
s4wAik9u94pAIX1kTqmmeNfPQLINTExLE+pF/5Po06b5CAVbydQlovO4yeeKXWx9Yu10mynZpy13
eEa5N0P965b1DVbsQfiiuaXBxl9IZKVPcKv8/elcCuNW7E0SoI7hV8m9Qswb331kCH5uh0D7hpIT
uDY22jJDEVLMUr83NZBSnPPxMX0onzWjsJ3h/7fiJd0I9yuqLH+w4ntsUdWw3WN73t0J4gIG45UC
KCQbMERehauacL535AjQAAkhu6uAHhVWGcvvA+ED5wNMduNzty04SMgE8n3pUjX0wIneAkg5x9sO
6xBEk6Gf6ybh7v4fbVEpbJb7/iKKfPB+6UfoVs7M/Tzhv8DrfuqnPfzhFQl5gUJWmSEeE+4MzJZD
hrZnGN1ydhiGz04vfvQqGjiO0H3ZJdF1dr0xTWar2gGFQWRPGb7GReUmJwZeNyt+FU0SE6GuWaU9
6V2umgEDNQm9UcsZRsJFfLzOVM3tI8DXnQwAPcC5Nk7xcwgvaiuCSSlRWMVijEPM3+IG8xkGpgLX
k7E1gvPRTFlECvBYjDXS7HnUo/T577zJgEKLbFpjQ8Is2OtkWnbu1KIEYecB/PozgO/Q2rw2dZjR
IxwvF7d8rOKHmGqJK5DQgaH6vDiOgyXzF/et/RJgAs+6t0YR7A3EZZQnPK1VHUZr9z8rSWrfZ/V8
ANbZDQ9NYcFZgFovFS3M06knl1O+0x685i7z0Qsuy+5WKkfnXF8fJzttxf7ebjZinK82QTxD1Wgq
7hEZU7wZEoxWPQTQ2mKG/KhPz+t204iD6PIZQhpZVWqKhjFE09zBiKPcCVJo54dJSDW56zrMmizS
zZBuIBEvBVQC6EPHPRtJLs1vh056jD8tWv54E2+uYWSvptMw5dOoUShxfRZzblbAtT3lQIU+iXdh
Hlmf2RvLYMO7t6mUzp5LmBhYg3paEnCdJWjfXd8N7qEFweHcYpi06nUImB0k9CRc6sT2nsOzUmM7
9EoZU7ipH2V7/j18xez6bjN3xgnOQq/jDr+a5nkYMD+/ADse2R6GDOykl1dD51fkd0mnZkXHpv83
ZI6G5vQ/kGA5KLl+dRTC3NvhnTOgViEUUd5v0xX54mo7/PQ+lUFeRuOuc0dZKieLj1HGYtqSBqGe
SstjPYnchzN7V06YpDDkvZtM8MNldzBXQB1+h1Mpfwv8ZS6UvpvaTnjqUbSXFSxiXL9jtA/O0kPO
Rc7FWnZ5ILZa5ChgyJfo2KaeaxNSI6j4zRo8QbOnPPBVHPVZwG6zMgDWSuXJ3CwlvkYhJFwx2l5X
IrRt1WSh+PbHSQx6gdxb0DXmBC1zQXaU28UfXcIjKgL5RMePQZ5VSbUMah9Jthk+/b/A7P5CkWRO
7pSnvXCFHKebXo5mevZwVc84YJBEqytWQrKYQ511HPKiwaZ0+yCOAp1fgPVRpfbVz1qgbRpuQBEc
6ePWrwXvJ5MHA2YmQ6YIICaimw42gyO1Uu8/hQgYHjaTWGvqi+NM1hqTRe4opCHNsYJ+oaFSaA9l
LDX8ij+236WnNs4qagKzObUS/+3oh1fgus/EVGlw2FY4d19QWBE/cepkzrV5HK9L83zE0JBDnjF2
0AuNuodfaKixrGUhr4a3S4yDmAylHuEOe/t3z++8CTAH155LHNaBA1LLp5b0cBaHQPS/lGU1K9O0
2HbY13mQzawoqchIOpuEJUn+Ivt9TCyJ11qintudpdfwMmwiMba7/VELPEiRhPwiROdbt9ISi8HM
HJ1hN1lBB1S6mgM72VmOCSYnxMI6znj+xoI2e50aeg8pQhzdN4b84JTP5mheJSz1czks+lma1Mia
ge4FczYOc025Pth6EerIj5Z8tmCs6ysRnEKeLpWx/1PuGHwf7a0cxB902D2IBxjuDu6H5SuzbgFd
R/l/cnccCbI1WoQqnADHa/Y2d8BC4XpfnTu/eSOQRFFX/ZkCs30fbQNUyqu0EYe/HVu1dN8DhqdV
kI70U0hZiSeX5Y7yvVXxh7Nq3RrPPqQpGJdyc/9d0lA3OUOSa+o50g/gCQt13BZ98ZzOmhj+3T0G
9iWEG4Il2spnEs6Dy6zQxWtKzH3PL+Vl5BMHfZFYLHiuPjk0vDKSv7Q19KgaNAHaRLpKfn/+GAFq
fPja52bwX/CiCobh/1MGAHtRM3tiL6YqVSkcqjbVIhygA9EuSeDf61/63eHREShFkXRpRKY/xaYf
eNc2+cXvpY0jhxWSHxdDOohz4XnvToRXYr54ueSpjgIxDSQVfv3qePY1AlFPERF2XKyiBLowfPNB
9lBN6G9ipfuCIf0ViMdZyQ011TxO7OOWOGiCFODG046CWQgyFH/zHnuhZovG7HHUTb3QSsLnuLaD
PTCND9HVuhBq4exRxJ/MEIP6HcG5a4O3x/HYpeji3yxMumHCyC1/OZlk7/didkqbn2mMgUdFSSf9
lCEtBRZP7nJxbOBZF/3HtVBon0jM8kmIh5cHUSWT8ffpqmuyvXu5RtjLmg8tDoCFvyDb5qZ4IAwH
KkTVRtFI3uDRjFChxydHo/jxsoTGrfHWxurXuqYfJv3wNK0T3F80iliGd+C5VMBHZ5IFSDtruCom
4pzaoi7s1OsGrn81AyzOu3hBUbRnQYppATQDmayM0FZI0maXG54Ub2yy++4ELg2EMkGHlYbAlkxr
vmwmRQxBR3/Ga4scf0MMKkcwVKLKY4FXBjJMcmzbheLEQOZ11F32eaH45oBCAwcPAhF0yeItanCs
zbe42UC6iBFsKdirYvUCG1bGB7zrA0anQV5HIFptu+Peoxat+okJ36rUVJKQvXNHBfpcunrvZzy+
F8BOi++VKLTwyM1ffPoulcoMM1qB/A8LZkFvF4Y5Qobcsv4eba40Y4YY0z2eJEIyj5T4HhB20P3F
qXnKEXbTyIhGJspsS1keUKqw3p/Px+Au3hIB6ebHweZXVW6FfNTQ/30hGDvWVQaoxPRInCWNzVlk
TiQ3U7Qo0Kysl5nzDYU2PO8yHio+bfGcTGDDPGLAkEByoSgF7LMgrmd4VcDE1mQECvCNDXE4/VGv
ChSjmlz9wgN4QqX6T6APgforJRMUeTx/jnfJDE7OvleuyqUFGOdjQAVw7s9sTjgIE2TQISP4Xonb
d3sMGXbsZr+yGwjw6SN+6G1i+7PLEDwStSVPOvweJ6Ht+WBPY9ZkIN1Eae/rvrBEJP9B/R9pTpyf
t+xQxwiv8zX8J2+6d3XCAeS8uf7IJeQsYEiEzJR1FCcf5HJ/cX+WaJEtJiE3r1yPcCDTfIDfVGCv
qHxceLm8Qf6RF99BYjtz5B8PnhN+Ow7Uz16UeY5uYksn6P7s4UNS6xTKb8NLhQcLya3H5M63mkwX
Pb6PpCUVDulF2cRKovFVVxFRVos0U78XCLx/S0ZWo6CE/IVOcOe6JzgxJQ7yACoWGdJaWApDtBiH
/T1cneCu+5tDHWs40Hfbd3ojqCwAEAzKNCI1feqcg08y02UR0aaVB0hVYLLBTZjjxLupRw9FhR2f
3LrA23VQPkzgLnXi1ds3/j9Zdj9EyyDND4PZtHpBwscouTD3hB3+WZjTJVjARR7BATiPqM7AYK6n
RA7KLlYp4g+my0yHp9RyqZkVAXlTOHiPD9cAnI/OqbuxgB9Wr+Hez7Zn+I5fzhHaksWG+yNf6y24
nX8Kd8symTto4UKBubeqiePNirCQ5nvm09yVDT/a7rWhwbdme1gZRv1gF7b+iU8zhCMa2XK8Ub8i
8eBltqc2y8c5kV0tdHw2qmby155unKe6ydglWJNeYRWeADYAxgqUuP9HruvAXNM2Z+Rp5HQ623XJ
rPYh6NZxVgQFH9tgEbz94Vc7FZpi9plgfovSnv474usmZ6SC18EgQbMCLRC2RlD6m3I0nco0BR4a
F2ZAv1rz0DaEA0RTUmV+oaf9HzywSSWLNd3MaedyzL7jthsoy4dcUs67310N5klGWgohx+S205jJ
u/sELgaL0BYwAlpA4G/e/L+R7/7Jsid0pKf/jKX6SfXvDe3IWdJDx4wqgNI8NVWemUq94ENIgA2Y
6s5f6LP0jUIogZAaNZE8sKtaOfkjt2beQtJIedKV/QLenPKeUgJxkTkMNxQxitsD/oDYdZrkRDtb
kM7gbsqCw9iDkXh0C6fG/joOBhtDhwBUQrcNobBXbkjccf9f65RJKgE3BYjj55fDZ5V9keT3TuCy
TrACGuV4DmOXp2g3YQHzUX8OZ8HXuDnIJMKQJLo0MeNfvBNwmYlYHkEefVeHb6uOV7AHkWmG4iid
FyP4AOjf+P/jKAWYa4or2ylBD+SINR4JqNJqVK62vYQ8khsAJX4pWLCphaf2P+c91UgzA4/ddaeE
BE4gbPjOXzjDOKPYsxKuAeh/ZgrvyIjRlZ2YpcrqM/kc112/piauS3trDjt+9xSZG+1BerDA+ig/
ugOuGLxpB1OIb14eqpOjk3D39hyigCZkc7l8LJIy8f9l/nIWtUGH2kx1BrlwK/dE1AvVmoCnvsIK
4mPUscAXtVJg5vBsD0l09R6cclXaxM59X97Z4exAX10/JWgdLm6m9KR7rZHlYm/8qRYWiM57KJ3v
UoznxUSGDyRlcb6eqRtr33Br7FmYcnBlGtM7xqDFt4zhp7Y17BcwFUre/7pktw+znQdAhWGSZXzK
NArfP8ipioF4NJPMYIVIkKltHBmXpVh9W+n3GvsXisU22HxSwOO4otNv2nwV6gBsV7M4NqbSdIvL
lvIJTfiMVIzVtoqUqOH0tH7nbetoPngkWkINzI6V5BpnnC5rQ7Ek+t/NOubsrYiiUmn7rkZ7rOjH
PbKSvqkCKM6B7paNW4syimrkble3II/nei7SqQ9o2PjwLVIrpbRQqJD0Xzfh0OCP4MOD44LLmqOC
9K1FOn8WkXFbG/NXcG+pnK6HedLoyL7oF7NHQJuOiuo4N6DaqVPs5hCnF42hr5sMHDH+cHHl6bUV
HUTW2ARAPmCLyrHsJXC/7tRgR+zlcDN8dvnE3/+vxzeI4nlAOjZVJi3U1z5F75ZKVljkDVkkk7yS
SoQJnJEbEwHy3ySkZTnPCHHjZLz8LwHgvBZAiOMu8kp2xZ4mUHnbx2x5MOwxun+k61JZnRzgInDN
Ddzvs5V6T9hMmAaVwoyGyTrk4RlKNww8AAefEDN6KRuOHNKConbhd4/qfyyarj2jTDZIApt2Z48f
YzY1bZTan+viUiAyYx8Qu8+X+F2IJFvgqQOJlkoSKb8MMp9bRK64GtRicWKAKUXY+Aig+rRWECX4
WELFKLFpzKCoVpkqaKyphScYoauu5AMNuYeR0v61WuKLv2JwH3RCtbgvIaPMiJI6rBGwih9prNiI
cWBzxn0A/FxKmLBbloIO0J/82VcEIKTep1MGAKdQmFHB9Gmpnn2oD7787sQpe0fg3uv062CJb2l5
nNu8HM/cV+KxDhL/gZ2bBvNQ5W/2xf8uoiSxkVXj6UVsHoSzc4OZNZYzz57W7EWqFCZ4zsSKJND6
bdP5h2kojjSrCK0+r9oaMWTKcr3X1ygTcUJJ9K6AO2ZTczeYiSJJURz6e/Ee4zwyPW1jF4bMEL1F
PB4d3qFK1J4qIdT/5+INc0Taoze5DRnHYFZaPhT26nOietdpIwYw8AkZdiij58qJzhApRcUUa4/P
i+Ib0AFU7+k/gnd5p9K5QLAjiLNzkAL15CG+M2jn38nETlWJ3bzfeE2mSgowd2kvfdjbxsA8QAjy
OHnTdMAzSKsjFWP2pb5cRXPQMPmCJMsY+Y5ee4qckeX28Pi9AEAsAJ9dzCljlJ7UQiWALwFd5imJ
4aW873cBwqCqDjEzPJZ919rMc1n2GTF7BC5bRgZ9RbOpQNCZoi1q1uVp9U6TV3iL7vRjCZqKqL23
wlV5huA2KpVxsARO3Sx4LFDz0huZajywuEeyJ+I6n8l1I0/2BpBCrCu6MAuR9RFDzf3y0AsNK9xd
1jHqOVksCyzqMhBcncphxeoJ5fPHy/ifKVfI4O7jdhvAu/zcfOq9DqDo/A055wkRHni/fMSaqhor
eKSHP3LC0V4k6O91jdrzm77L+dmSW38kA3MS3WxMJ5DDlV/HDgG8k2DGrcNPtWg8IBmnjs0kQrzT
LIX3OxYorn1PW3CBEHdj6qLXfIXaX33/BW/queAy6T5NLadxPSSj6WavI7zr9NifkUOdqSOFJKgD
cAI0fOFDt3A0IZPyz7TDB4pOUojaqpm9Umeycxgf9B/QKWcvOngqdrG6EVKlfmVX/OJMLuHFRVBt
p9OjJj0bv3lLwMmqcG7zSh/qFPm+uJ7VQ8SR+Rj6dr1qJJtNY9NHuYsPUdmIXBxUuvo/Hyh5djur
ra7LtCg2bIpWamjRnnMYgx3Rs1ooLboCKOAikyLf6j+USgWBMvp/ZBEe7i1Gj20SZuCIeBDqxx+d
jm5OrGFzH/lzR3HB4MGiTDv+OaKUnoQk/Fm3O1fWAhdGcPqsW39Agtj22RxTGqetpET4wJvSdbGX
pEoM/aKApRXXNF9rPe1arU9vCcez4ynmKYPXwT7gGRt4JtuAwi7IfR1OPNtrWyl4UyEGPuFRVz4o
u6zDNgAH2OVAQdBT49hSvEnygG+NFqRB4Lpu7ixOIkzJPOFIW26V1hEf1tiy8zdlKlsK3VU/zebZ
NwF5SecuIQjNwZM89ezNcGSLWqqHDw51yNFCGLYRTGBrFjMPuySgO5qu0o0nSAXdIjFtRnjFc/Fq
79SVlcvBrY/ILbKvb7KmUMJX7f0bX/wwFNPRlM5ChJYr7iinRN5vlcnXKDqjU9RpB7L+XMltuYJq
Bf7Be5mAVMiZwKPMN0tbrUnjkJxpiCf5AJ3AEEYSatl662hBWz327X/eGcHxnN/BY6O0C5fBIhBJ
5vBH85V+wE1YjdGFftQQlnMbd0q4gu1cksMPl6Z61gMp95Rh1DBw2ocUqXC++oh+AIlR44oJ3jaA
USqJwSJtaz+/Jo9rBADT86NoWkm4cCLYjRrbmjsGgqdx6roXBUuIyp0+zShGJ2GCMtPoSBq6oEwP
tDSDmizrVVcvnfW/mnWmJwoymB7RZXJXJZptQ4x4wOJyk73IW6Repyf+ysnVlmf69WX2d5pU7RHv
X6qygkJJ6oXm0AOQti27L0qBXiKA3sibJsI34s2oPd9c4TAfS+Oxi2D1iQKrWfvrpCG8fTaoqiPg
hMhG8fQVKhD0INEF/4HIyX2y3Bk1QJn+VwZv6dibmbXf+I/Mx5iiacMXZuuSjrj04XNYDwEPIGwN
1tUGrqmzZRC+tMP8FLlhjdxyL0V4RBdHk2CKsNDbNBjoRf1kUXj9swcJ+FQ3cMR+RcJPktLY1u9+
xwgf0rjPZZHk7gQB041XUkNH3d//lIXCvOsm/cvMdvPnCEn+n30Win7lFswsrd982tlq8nftE9c9
Kgml6XShG1d7bHN/LSE5g17Pjk3VF4Q0rLIQCIK/0XCBeHuJweGVYHyslI6o/05md1DOCfUnyT5T
Dgo1cQkCKGUb9Vqgj/18P6WGZAv4kgMlHC4MbWmJHFdtz+Aqp/CyKhkcEV5u5grtoZ91sthuc03P
ymMW6H9xtMZqPdMIqdTmYLSDRQF3DZoKFve20+6RSh6Uba1V5AAjNNGx0a48hMkweUL4KgeBx444
aH2fcPM+Nii9oxfqMG/ziFqBc5e5yQmrHVcZg/8uXnH2HVrvHtXgq2Rv+S+Z4Uyz7KXd5MwRaddf
IH6BgiVLt4wnszm2F0OXAy+k6DSGx1qN0VShmPCmJSnbY1zQWlq1gAeqkAMalSh/9M1m7akC85ek
w8IXrpQbD+MqHO77awXOMyaFvJH4b90PkU5zg6FMgJOceb6uwy64NYxOZuJJrAWCEWwQMAKcAMrQ
V5ooC6LWY6Xspe80VJB8D66CoGBx17R/1Fl4+JtX4oqUgyDwOz+DY9TmWFi2hGR/2TRLHLy2wgkk
I7gRb3eg7OMe/MG+yfVqIqOJ9f5ibHzvc5aNbpJm9obsS8Gf41rp/Wa4RBZXWW1qxkilTiV+xPlY
bJaypWm7YcnvedPQrPJP38YI+KzlJgxRihRaMp3FfAzfhZjVeJGTO/4/DF1ac31GOLrjtKu+3gsK
/TWV0f76Lo70muzbFc8AQJz0awKRY6NGd8kYtf5C2VejI7G7VeT4gaBrPlvH+FT0Ag5XTrn4J1Eu
fUN0bur+r10FSSQBbZNtKGdNpDw/j/tHTSDz7x4DZZX0NfMCQVWSqyDUzcEw4YZck4dVlhDvLN8R
U03o82hy2wvs3rtlUCZaudPPBAfy1koJyEWWQOZ3Pgy31XUZm6rCNlPp37y1zmkb6sw2PM3T6HEJ
nlneAq82MfG03ts0b0CP9jk2Jb6gJDqfgeCXAlvGuOQuC/pgPh75BB9IHPT3EIw7OYvvPW4gaGM8
eKDmH7zxVyHt9vZIgEn7nuvAa6zfi6vAXZbMJ2RmD5zQFTA4TpaxCSk4VCzm4CZuNOuJnOXvsWaV
n+1ZrGlqtC3moXFLWjeMkDwsHOMhe8vEv1wapAj0Rd4IWD3eFYBP80dIpnzpYFKmNNIVdp6Z3iNQ
8sy3HivmpAOTrFzg08F4H5c+YXtfg/qpYPFx1hK6oMFmqsLNXKZ5e92cKwAJe95xDcP23cpx59Sd
HZqd9h1x+Upr1GPR98NnmJwiTaoTBdI5+/wmYsNm0hZ3+VB/IweQbpfRwJyem9yjXC3qWN8SZzDk
YEe6a2nY8F1BiTKVUsX8ybWj+itYRIFvalAY+zx2nGYHYnS06D1/lO3Uj2LQbDGYjEJZfLAq8mIX
lWEPn1dI4iMVvGw9prnMrEbM7AqSGQxWVgABeWVc7iMqFRLYbbKQSW1anT5SWfXSHUxiGA4X3kbm
UPJBgU4ShoqAjsKSKmrxA/fm+THUhu0r0pPxcrFp1TmE9XW98DEGvP/suhDkyszfcSbZTrzjY5/9
sXUr3BKZEnJM2v6YI8DOJdmGBPWFDYRNEMuEMgzV7pkFpvFY/e3gTMbh44ct0ek/aWy0ZOYv79QP
byYpvRvEe031dP5TIuiXDEQbenwdbYL2sfArQ7j6a5CSVAUh9kpW8MzpbiKotbKfPs1VxHHY7Ibk
BbhLqBA97SgbwD+ol7ds3SWiloqoJHmxAb33dOh7vIiksyhDxkeISo3qz1kys1NQ24QushA/16Cy
4/rkKxuDBo34+FLD5mgrEp7+fEtqMxvAc8+OEMcO6KmeHRYxaUcskgroVUbSMGR+Lx6tTEJuVnny
BeVaL2oQHw1VV1UligmuCu19Klr7nyKkgSXFzpWCO9/HLS9p0FY59HKGOCmeVpqfs5P3cWKIFal1
KcK+IWS+CZ5iG5hNnm4M9BW8QIo1HtAmcM19nDOKYDCV+TdRnAKR3SOuj7izgIL5KhkFTl5hCLv+
DrU59ug+pj9xI8250L/m1r/hoov9biGgVDIwpQJjyirPSKAFFkNmqW3vxjOIzZb+SQvT0lZSC8EN
N2Rx9UQYlbP1AtnC9sULKwB7Kz/Wn05Xa4kM8nIbRPMMCRuMUgkcnEVEBZiPGI76uBva49gR8EMp
q7TprD1vioWXENXOBQxrApgJ4NnTfjdJy3xHk5CUtyukiaKLLeHCJVnvS+6WEWw6pgbHaNBHUswN
v8tiQatbsioDU1T4Z5u2eXnh9fkh/aqYFNQi+cNccjQcKuaDZV+Ora+W/8Vh+L2ihPfzkc/d15yM
26pLAFt3Mya/BFQH7PqoyfhMS5+gKZrv53uz8ua1jpBti69E3e/3V19g17ki0TLBJBZdPtARYN0m
5P7hUfUpPyFe8yfA2HMXNLZNugknXdqPHswEIc1ckCDkhhvqxYte26Xf+ao6AGKgWJ2gnZMybypB
il01cXzLTQ8e1j3EJXANEv6Wu9QODdp3/4VaF5QUSdVlfn0BH8OJFRqVBp9X/uA5WXX68O8Sityu
v+deSf4cXdunzm30ECc6lPp9gN0b6B2R++ysIcP8GyR+ImnYMPSjQklhRrQQfw6LrAZRnLm90wkc
oJ4wyPzGTNyOqyNh34D0WGkGFTiab/CjyospLV1YDud3jZz0kMNFfAuXpPzQzpgmByMogvriB2LK
yTk1E6s/JRGrZbGPIE1++yFM7QKkZmERO+EpOkidsZdOayDHd9i1DXW03LD7a2NY/iBVmeIrCeQP
y1oa7I1zXe8CkCIwV7zcSfAjsso/9Aq09NSD5FrZTxcl+xM0PgQqlzs2Y5YZ5xsiZSu77htSrtLC
8MzfubHLDw5YWEbEQfBuyIBLvZsPQZ7ZCGYoEwzKzy3eki+dXOwtVKtALl/3gQMibZ/SsnMKw9Z4
T9MOuPnMzHcdpxSG9o4stAzaz8bXmRa0+1b/j4ZUS0Rx25k2WhavVOJmQNkNwz4QQleh/NQjuZQ6
npODVLpdTC4+ohLv9HFBIj8EOwXOs/OwAJviVCQ/y0+5nuzUVzQkQvxYLowmxT72Kzf2bo/9pflg
5e5y7IRaenR8z6xp61Viot/MkYcuJ7DaE1tnF1Frxcm9yWnotHiZF8CKwI3661EEO0a9UutOCTl9
CgodUdAbg/cwLtA47iX4oyWriX3iR8mIPYz6ndZMFNLdSGbsBotaWGCV7TG/85/NAmDBFw6CgE60
HUwZooHX2/8WkG9ZRnaIlicNb+gSmEKCZX21A1JeLpifCK0bbwPwwtw9cRvdmEqnCV6gQp9aIWNP
ahHNIIbsj5hE1SmwqXaPB+TvRQmZSsIQsHZR4lX8LZ1JY4TrKpjGPFfOiz4de3bJnBZXJzGXfUbn
xuqkhDy0Hj1QnTRNLZh90TwbDlqDOJLOzagkaQpFTuudZThSeZsC9J+i8EeGH1Qn0e/loj86pr+k
n7eNpquSPpNb1IYmjETs2QdjbXvKTVIFvRXg85kn79Gt3ymQEU5eKryy8U6PkD5FMtoUMEVRf5nZ
3kStwrtVz8EPiK9DepsJCUgHK0X5bwNEyDQfxMmtlSWyDN/dg81nVxbF4tHYsfUq/Z4mvG8a4bIT
No38FZSX+lYV8BewQqNGuBw9yaX/uMGRKDMuTNTsVR17YVLscYDoJGr+FSlK0EPeWjPQ54gPwrPl
COg9UPKnQ6paid+3BQrTmfKRFAThjeEvPPTtIpxzRvgfEoDK8cn7WyPZrFFqJsyhCarwq4PtrmeJ
lzB3qgmuRPq5b6d6wxRYJer/5wNeoe7tm4aYxDUc1ooMMbImbgKd4K6kAxJSBYEYSO/S7vcTWLAN
QfHMRvGPFpU50kZMtE5xNjwLoqBdJ+ZKxx9nCImY+1B1036J3obWGLvOQIqD/DXqdxQW9QXeI8jT
NLoy6JL5Pf7NOxUxt3dWQH2J4hbBA4WMqbnrbe+1k9MJ11XwhvC2qZBZunEVpGVg9gGEBy8eUb/i
aPbY+hV3nrYRtS/2w5v0tec0Wb9rZCAyd96LCWljsJvrW8ciniVKad1pBvKJSevP0jpxkXDuOcIi
886Rr47NgvHgJ/uex+TMdaT8el/RNybr0Z0J6RlC57Z69f1rmpdFxvlQpbZL2c6WF4lFcenQVvq4
nyBS6azdDvouQhLnQ8xwKW4K7AT3T78WhBJAcg/ce5ggtKLVYXLciZ/tsQIOmCMR8VTRI4wm8Ne6
YJe2jYUYt0BbXUxxagAmHnD7QsTKmMWcjjpUMV/Z0rV5DPnwg4LGEk5DT3/1voh3F2Iu4iYjyA8v
BpAUrOCa2SA1gjeD0/pBuCbC4W0Yh+18kbHJdnMkDKFqvQGY/+fUrhI6FzT22vsLRZwQ+B1MiHf8
riadORXbJzOhIeHm2eLbiNXGZu00S+ZryVIZdkjOB57VWbFh4brUH2Fj5wnRq+DSwvkIrnc7ETBV
sVQr8Q+/WaQM/UHnEOQ1whjBKWofU5noRtMjAwJWAfAMwL63oEtGwk3+Uh9tMmvfxjN8eELGLaZc
TeBRhszXfpKZuYscERDouzeOtMHN1xevEt+UtD4Fj50tzXxEZLZWjjdwAlfsoVp7/PYiY8DHXJnw
ncPqNpjlfRLA5NSAQv+tLf3jF4kdXYhlORFk4mI1cTWNliVDqifTq8Tp/CNBpg1ZuCoNA/Oabr1u
pcVoBWSCoWAsm7R9cklAtMC5xRkw+XttmmHqCaVIG+8S2qgr6BoTe2CcsTIjaXcwrWb8yPT9R7vb
muzgQIfrTaEr67WYBYu1C91hOU8GhHtW2EdiNikvjLtZ6dpRPuLTxV0ZdmPFhockjaV141a//n8p
4L6v8XPferYdb8rKz/lmjBvURH6rqua/EKOhnT66Ym3CMQ7BnEGh/d3QBgYyXj7bOBwd81S82qz2
bPMpRyfCnr4QEoNnfhOm67ZSrBfejm2nouz3AahS08VGhRDFOLZEGRlU4trUhhEJet6L9IsPYbEw
t/1rl91o9WTgO+ahjNU/IlRIU4FqLgfWW5/e4ecShvA4aDwhgD3uj3A3gpnv1KggliptRCIXBkwf
tpAKQoRdVz/I71S7CKWjj88rt+CYNLcrapGBsUWqEipcFB6TwyaGIvyaALkZ9AryeSvW8vzPr0y7
kHZpSF4YM6sF4HMP35ZO224gVjSZ77E6RMpyGvqI8eAY35ZzqSnHAh9RHx39ktYiYOOmPu5wkmI6
9gMVtHfDK7iQu3sHr9yDPr+ETf/WH2BM4VVFSnExGeCdmESy+F5XyhTvk2dXBM0zuh1xqk9JR0bM
6ZHXXW6w3HP3PEsM3latOmzKMr9O6Ko+TuY04lwUL99y8itE9dZsWWyTSI8kMoZTNujBTNOT8doB
ek3XQe79BaC49aBTLy+CDMnXAgYxhGH+1t/xv10+UzMde/GeQrldL9vMias0MjwKWgUEftTw8WsP
cx9EFietPuPxaDE4XPsVCMgOLs5nWwpFcpqQqJVhDTXtAWbhYrFYsRHjk4i55HhG8F19JV/Ek7q/
C91CbjeEZ4/i7X9Z0saSfsoc9W0rkkRLXQZBhYmf3maEfZ34wdzuqDPObmDFlPv5veGu0D/3u68m
iYBaR9jRk4DkY7cFUe8gDdx44AvPL2im41iQhckBvBW93jL8IKgGwsyyyZgMZJb/fAIt0Rux3skQ
87XmpfcTz1Yo0T4rDnEdNDz3ogXiQB67+PxAJxdttvUw5udXlSy+1qH84intbMGpJvv3xIfrzIDY
wx44/vP7WmsA3kwhE25z0mRgw0xgAnijpC7BwuefaoYs3svEjJhUhNNpWmMPV44oaW6BLPSHn3Pj
DyJZEfQ63RGJI6iJ2vx75+W3PmbLLCYofMO39gpm3mrgxpBRwWBfT8do/DciiFiN9g/25nX6I2YX
xnFsi7Ae5LlnIUv4W6msASy89QZs3OUz2NLbD5HxIFo+++sA5ddhV80MVN8tCYImiOnBLJiLDvkA
AK4lECjfKBJhvIzXyw/D020z+/4HOOM7xHLR/C9MEqq/cPq7kEt6F81w3ZofupvjvfXYc31xEmy9
X1OEQpzakvxr9Rf0H09ky1cHfmFTtMZpGAq5KhQ9AJGJjiknLFbskgrAqkpuAYBTXQhsMPS6V39o
ouwN9m/oxzC0yaWZIwEvEaZMCmGbK+UOd6ZtEEvTyP+aONPUYB5Yf9LZE+uPqEajYDrEjQaBMH6v
5EICjDPaNm8djUYVR53ce25kkbJ9fyO8z0f2t6edpolW9pMKYGsp7xISDR2+BzU7Q8JsxiquT6FP
t+FC0XPJ9WRSXCo27kBsLgVZs5ZNFBpSFX/Ur9sMVTdpVxVreXFijYijAK25Qeki8PKsRrWmdDna
sFuZaJP3ZIwgaKFH8SHdtu4GDtswHoSguQKHy6T3cVaVuXtS4ovZsWOBmoy74boRNP13QW0y0zCc
c83yD06J1/hIzTwsYw44GGgUHoyPaQM0MqeWpFLp3QIfP8JfFpKZqRzq7xGaI2T60ODx8Mfyi1ka
tDYrAyvnz14FhizOLPmQXZBFv/bhE826ySoz5oagHucaS3mZIplnqcTPs/v0XK8PNxmDFIJo9FmM
ema8vscRdR/cugKIXQbi8OY0eWQiF1AY0s6SugKI56w7c4TUU4xLqhCCCM5QasK0zxKXfugHqst3
Vz1aoMG4/elJkIWchyLNw5D5Psl1UAyTCX3uRqscDTlTEO1DjboQAGR08Cr4mrb98HuZNulUZb19
tpljfXAYXxrafpFgiRH+Y431neBxT/JieAw8ac2hnb63nxaU+HKW/WopwvbK/Xjdotqv+2AZdFiI
EXmLzhq/EB5EyhHo5UPCZGGjcPminIziS3sm5tMpjmWJqAisL61A2OsHCwwCqedyPpSiLhOGa/tA
NUsSwA2NAD0GJHx3BgOj9x4axe5KzS3xhBiRPX/J7l4WBhm4R1AdqOYjMna9NJuppTnneT8m4Qw0
VJ6ewq1IAtNXBoYG/d0Fo71w/YXuNNTW9xsEcJ7as9OxNaaknPQg2RCy6ug/xNurZgp3mjUDo06S
8T3bxIi9QK8p88GIny+4H7bWdzgJLv1l61oQCB/1f7DnCKLJ8DoflcR9imtCdqm+6KqkWUFKUOqI
rL983m6psqCCR88hhP41qzPPXubkVXpgCMYe0yKPTAnlF1EYsHbX7Lv32TmiTXr+oWov0TUX0fdH
9ybyzvSL5ysH1CmANwhc2R2bS+oAgCQFKx1a+9juBRXH51Bq+IbLi6+GoEoYqt3oiu8OMVK5Uul/
yxsgkQO6EE7XIfZ1mb3O69b38i/2yHn9QJoXuf98JAUYMiHl0dmPyOCS5pfnPQ8lljMk9diO4pvo
wSNdAEj+55XkdxI0H6veCSjfXMYEdJujas+08BRVvdqGC4UX55rcWw+IOFHymLvAhb9wPlsLp3fF
FQCB6aRMwQ4+fYX2aHFAqoGioSJLEInvBcNJpOBmK6aK03OCgQ3PRlq55Y+hjb53PlLVo0jv7s8f
9YiXvAXB6DmCSaHm0LDRRXbcy6I9htuSOachGjuy2/73U+udIC/7Uuj+t6vKMu/M+V4DihoD7YQc
q2Y1su6ORLvUFNGj6isgq/iP4rA+EpEYbCSXBYIT5Vv8zPedltqNJ/h2H0Eumcb3KQZC8I86RFmy
9gi7BU+3NqqR6B38aVZmVKwXggxXSnYkzrJqMN1aaP83gToBEcgHmF/pc88DxsA+fUEuUZO6/NVX
ShndN97wSpYovSVuz85PhJvaEIqyoiUuqcKx/vwc4kfK+29F6zmW398gM2VjZ3IsJb1bvnJo3fnH
/0n/9hDkIqX/AKsNZBvMW/yPMysd+X3U4uB70w4cwrCAUKmzRhdKw/+cAI+6bUKzOnS6KgvhBftM
6M/X8GjVusMQEo4xgMx4p7LIF8bssapIMbWPWLinfbaRX7v3xvc4phns7GTcFAtvyB2sOa7iYc80
ULnoDcG3Zpngs+dEtFlHx84uhnvCvT3rzS5HMtB68HGh223Eqbze6ST5n/GuNWaj71hPwnXC9OBt
b1X1cWptAywsYrUOfWxNE3gv0Vzuo/yRZhAqs2A2JyYoEwMKvpHXmBkj3XjNhutU4yUzAktFumcw
R0mD5JfJDrrVAkX987IR8Hy5darL4LgnHcLab6r9cLSS258Gnp2RIz11ZDknCcnVLbkYCEF7jplp
PN5RhZlFMg61o5gnZ1aWS4IdurBK3BwmyYWSUVM3oyo7ZcWdnne5qWekcbfL3aVRTtv/URD130fC
aAnTRPw3uEH7WPjfJGtZ6ncoyTKagJCZw4Db2qFLxjP2XVPzZPHBoxmtfm45KOjVliq27cp5WlI1
ksHzFEGYNlOpXBhQ8Z78E8JNusD/qIGTTaAXTIGtHR/BNOOEoljeJj9/e0nzkXyIn/P4Ah2z1lnO
UymmvUsLLbAR34rGSTyOgQtBHj8kEPXOG+Me/RmTygDBbwLnSR6HOx9/M9X1c268C8qxFjacOVuQ
QpNIsVdxw7tDdBMB3AMlcnnGRKXssTs5YCndh2p4MLmL3WpxbAe908y9XUU1DarXWsm6JpcOxFNO
S5jaXN/FTh1EFiNQPL+yy1QM7pvrJF5MeKM3o/iJIk65+yBI5jYEvNBWA32Mm6CCiX8cJFVOt7UY
S8fcIq8Kz0wmJOKNK7SaXKKh8/O40LvQD3Ql0+rAATOkZh09JYh7TEoNIj94A5Tmw0gW9NznCjib
nU9ZjOq5j6Q+TlbIrwBbAHgrWtVjfcT7AZSt1vOSBtYDtaayLC+oQLfHwOoPeWOaDKHBdleqLd2F
YVVefvrG/bdihj7BuCXMzGrlyoQXNmsFlRRpFM3CpAhji+lDZpv0Ya+21N550IsKNE3xhk0MHk3p
br0VJIs9ff4iTPiGT3fz5zgi5woPwMZIJRNn8xEjoD52At+EcKMirQ2WCm9zH/3c57ZNmyutYtb8
7Q0o2G92jWJjfvZlqQq87NNrOlEYELAHq7WV2TcLlN0YOXDI9xxyTEvIvOohzKIxf3Cj1bit2d9h
C3MCk6doLoQ6pQRgJe1OJDnmcqIlHT4OedKTA0xYy2jvFt+vE5GqUEcyUlcA2ZPU0q9w/U0yYle3
q1CkQRsi/GLBU7yraEKNbqQY36UJb6GbkfeHMdkVsM8grjNOA93Wrb/ARc8OuVR2Y93BkEfUuQ4t
Tb+yfXfQOVSy6gEwR7y+TA2x3+tLF2UZjqLQAuYDVVEAJW6HXV7DTMgJ7318FhJcts+n+iImWGKn
xPYqUAiI3ZSuTZcVrIUBiOwy8azcSq2HfaKmPVHkaXhr8JEzLhGD4l2WC9t3q4Etz1TqA8HqzeUF
nU2aAQjfnFJihjZRTWZbrvUs+J51qD94MQnw6WjCeEJZYNCZNSSPMrkZrlPr70ckoLtF5f5oDlar
TXhWlQoB2yI+bF0hO7aFPDsqcLRcRR9I8gyoBXnpjsHIOJ/wf8Fds+Q1GddY4ybeuyzkEe1eJ3bI
rCN15pnGrYX998IcSrCreqIAHypfW/9shj/cpTm9No9Wk33M0Hjwh6tClefFp8EL86pJgV0YzlPX
RbhZWQz3kuVaZ5a7gPTrcPZwtY3SAKC8esGzO9l+5j4IZgD1tsMuiOikTyp1EV79d+WQlV+EVD8R
V2YuI3fsAvSAY8u43t90Dz86rRAWEmzFM6azFAwRF7/Oak6jxoL2l2vS+Ka9kn/V/k9l5zkpnrXD
srV2Gy+sqp6Uggk/gCDhTc+E4M6sau6spd0cnagW4Un0w6PY7xiOCr4YUUbn2DnZo/oISojOAr+n
0+Nx9SeK+9wZVqoT4uSLXbJriDoG49GZjlZjFJmksNy2AY7C9sF51q3VZYSzLOhbr3N1Fmrymry8
K0+dv4SMW6hFLYQ9o1vrskSNsuTnw7z12pmUbWx1vYA+QzEkoAMzpzMGB9+305UjZmr8SgQINbsV
K8yuqKip0N2SK5Ujy3TqVn49A3epoDC0XKd4pgh31CM1b9VGqadYFb4pSB44ZwfGcF7gI8QZOtD3
vKetEOKBw67zGqCXmvAxizpKe++6sHigeoV9F7wpR6CyLmwhmTk9VPpkg/pyZ4WvsK2Um6z3YWFo
vXI9DeLZILhdqtLNdZr6iYz3SvfT3N/9CcBxSXRMLjIbi8Z5sFDmSreW7o4RZ/7QqnZM377JRey2
b6/Hpm/ud2lsvTj+BbgCcDtBdFxHj5rjyB97IvE0mjDx0zqrOvmFhqwbqH6xQe4n7Ech9uwNrJOZ
qamBSWwzoxX3rQYoJ3keDFFzGr+5Ft4PG8sUVV6jlgXLYdCiI3EbyhcHNy8HjpxBegAdYwu+BlRG
1YKXgINchWhrXG6n4GUAywS5OeLUx6Gsgv/gqZQ75choFVUp9E1Zb4omKqvm3jmdVo7O0ziqovPf
wiePbp8dnGOYSTEGfAJ+O50SuMX81RzfiTNm+0zO6MF2eE2n/61dBd0jlnnvFmueLd6/Xt4qz18v
qtyXVkVSjkEHfQnFDYlJKhv3Fa0xAMrmiiSvsSkxM3D6pG8fQR6ojSkZPd+62Y2HYMsf6QAcjUkm
2uL0nuCCDNiOFBIhtNULRX8WaFBrskMwzpK1IXJA2Ptp8Wkp5cuISZhAS5llCW6dodGM6D6S4Mqz
y/5HVCu4m6KwBdm54+4BkAP3byr5/9ifXq4GZ03snBJNd8cNVGgyPbZnuWaD/map8GxVK+GMIr4X
P5txQXILOSzLrYm8ZNC/Iu9HMGwyzd1IFwm4AmX5/k8FaytIdpH4FZK2ar018D/QXmDT580hq66K
FceN1oMrkQBeLuWlBZDxdPG2X8OJ7uYVzEEg1RSiadiORcXk279DoP+SbjSMvxG9JZArhJRL4WyW
7HOmnkLtLto6Ygzv3NnM7TuYiMQpRkFugxpKaX3XbNYwETSYSQuqutXcTbwljf/Dit3uXdTqJl2l
eqz2uUf8+h13lE4sxBzBfkM+hMR9yPdWrUfo+G/wzRJJxKX+oBweifLROxukFMYOwv51yqZBJJ/s
n0yhNWiDjVUIW0P0Fhzjso7bJHMXunuYYwHmPIwvVxwdsyenves7SJ6hG71bsUG93pUGuqIx3xns
ZFf7AQlYxTKHpcBBFnW07Fq5cDmxYHEn12ok1JLsvec1AQEkU0aCYEX2JRZjDodFJdRCdurHN9g2
pRov9MFjN71i84IUbJWbBE0Ft0C1AW0nS6ybT7YT+h2EIP4pN5VzH0Gm1aDLtZjreyjFjV0yUbzL
rs5sPTkVD+3QEBjvb03IMkSGRv6DRNvMnwQkAMWBiVwt+hB9fqU0Ih8gPaneeFVjoAvGAHFtME0S
npcBn6rAJvVxy+vzUBIHhPVZRkGDmInnUOd/SRTu0D7qiuvNzDByyJ6mf+5rap/GRJyDWRUyOeWi
kDerDO/XmRamm5XRKngxyg4bRKgiTh+AlZBffB5RQTxJ7SO0ia/nbTv5DbTrSQwGor91XKQtoEqw
njRSksO6fDLRJOW5DCY3GhF0Hx3KWjOkjaf1YO31s3zhjXEt85N6BYkjFJ9soqEuBKY9B13jevWw
QhsUSY3Wj/IBOh3ChDVmSaLqlnGWBJXYJL65ddnwaFn0oGxtMYInMb+1ZohrmOGuHMpzQXN8jGkO
jZOUdV8hT1HgLyPTfDAgX0kRMlI/HVBCJTuQDcAF7gtMYkuP0FWMEqY4AJn01QRdXqSQ+dJ6MtSE
jjGpAi+E7IGYmHFfMXk8pNW8Zs6w5IF3gME/m1QZUAbRX+H7DU3oLA7JF1JHVGe2GyHQTDScWJwq
4A4h8kwIPGSiZ1fVvAtU3niRBsUI05+Osa8gNMVusyeNt56mjkuo4au4f8viHG6y/JLC80Jd+Gse
SGPwYlN2rT52eV27a4JN2BBQk7FxuqaA26+GoyzeBA06iM4d0UaX/nerHTgq0Ld/YMptrnOF2SUz
AioptFGOd4C80nb1ww8ICKnTW437d//o2HMBuYfqA8oEv6U1nx5CAePkBV7D25JbkDSHimD8I21z
yEJ+AEB43WCuseMrjN/jRqiI1P3TPwf+zdISAcDJ18KVMvStk9TUcDSwAZfyo2iA3OXd/fZl89a7
8DB5QAUgoyIxZizouJQid2HcDuS+rtZhSUpYCMSszN4xCgGtgRd2OyxtEaEdLCZRzgPfnJXu/l/m
wNaFF2NZeVGNQvjPld5TZYmx/DWU1BbTu0lTnzoeNA8Lz5PCQuBdDeATyF4MR/kJOC7TelgJz23y
dZ5Q5wxgglwQe5dWN3OfRkCvJHlN04Vkrq7dKkBwzl1Y6GEJlAqoTT51kJ3dyYRY3df1VHF1C0h5
2a6K7BsI6SXrLjeifkpEKVY7x6naUV6SwuH9wXIm+oc1XherGyFa9KWblZstjyhvMNoWPdp9+OCQ
46scWoArGTPe1omCNFdTDosI1LMaH+gSSKXypkrt3RWIxJ6kE6eOQRLoe582zH0b78gLuLiPc5zh
MX8/XzGUfKEq3/kH5nnmN0jCKy3v77UhC5TJ52PAOG9WaR9xXZQU5phrHCwTUsAWqYzPHC2pmQWc
zyAfV0s7gtJg9nbUz9fQeSuPaSglAQbAF1JuCNZO33IAZ9PSFgfCsdd4FIqDdLMa2ffObG69kJqG
+W9ZUpFjQ3nXa3hfBJqTUojUaLOvcS3FelJRuCr6sWgzPvnRGq88Qgvdafixm0g2HYiSl5aTXkBT
Yg9DNdOLgHKhrOQbxEDU9U0L8jgfg82ZW1PS6of0rmXuioznTYa2qDIAAIgsYBVMY2Pvh5JjDi8w
f9q0bx89y3gnUE4v61DrMuPFoW9m+UQtsRmg5f3yCYcqx21Zh8HM9PchNVRIH1jWWgBRv5raylsa
rO+dfmkiSqKjRtiuVML7iCZhGsUymHDZLq3GX8682dZW+0VtE/UNsgBBrDVJB+pZMugLCdOxHU4R
qMJiT+XTmFqCkhXzHPgCltOlim1SLbjOgwu2ZuITQdS5yivDytUHvzvRXhNWeoem6WQfimDsIUY9
NhOwgxYg93E9aiUv6d0Qg0ek5ghiIxqlW9wUs/JWaWBeFeOV+6BeCLR8fM3tTdiX8CRcaOjGTicd
DSNhlttT7InuW/SAo/yxkwik5k6gWiEhD1JWfZdmvDhAXHT0n21RVIsJMXTjuvVOuKuXVAaBnD3+
b+IdzozSXfCKpAJks6g0TLUjjfZYMA3sCFsePUFX0vg8nRsARjXIDzN/vOv6ry0Ucp6ERLeVt71F
u1KNSQyL45w4mdh/3e4OtdPYzVnF56MzF3QONeAaTAqW0eTHKIqzSmksj6Nl8s/ZvyaQLAyBm2Ao
XBD+Tk+QcB+O7A1vWRB8kBlSD/6ehR/C8fKTdq8xL9OwHEJVJaWhv2FsJaya11GuORfoy8CYfAHr
P+gYA2fIg9xJoaCsh+kI/fGaVfVaxx0iZBSrL67Qo9xWosVx7tdNrwDrmxrn3TNewS0L6dcBM9cF
Z/ORldfvL3VCtlMnqQDTDd4gX+dfWN32j843MoY0GIIQrc1e4um1zc+rwoKHp1ZeyGK8pzFsOXHx
lXzTNtRbZ33r7VYCsPGoM/AaEWHHNSJ9czD1bEnX1LpXGE1y2Qq/BEllO6D6o7hkp6ai7M3GLieb
fU3kLmCcKr5uABuynJVTbsM+9DpdTNBEn+pYrhnJcsKq6Pdja8pvbNXp+SGyn0DkRxYmgRW1Yriv
LQn/dDxHK3VPqz3nxMGNHPJzZa64eOvlbbffejPaLuv4rYK6yLwrFgvAEenMe+yY+VPn5pUCUyKV
ReLJt3TVUklfMdlV8b1tP6K2aRh0D7e5z1NoOHxnO9JDR1qk6f186YHQuIp6y9xN1++AP01Zl0j6
4gh837yppxspnY5YsyqGOOjBeUku2OpWH/NIUE7Ndz7SJoaiQNjwJfZtwqetkAvHvusuJbl/Bvwx
OECOF8+Wx2TTE/T8IuAdIezbFyQm1ptHKWVO66rDlZiCjjGAYpA86E2c9uBMlHXMZd41EXnVmM3w
JH0YwRP6A1ZAqEF/vs0YvGR+jf0DoETpdoLniZkLJWcTVm8iMKQ1FZuIRzyxD5vQRE/o+gg9XuOW
IsAjWi9EZN184XUyWG60J0CeK6a+7IbaHITcgtHLaBuvyD9JOWT9HtSVUm2oEXx32Y1/2hJPdllp
L7BlVEDU2DIVrYdkPB6ewU16XB+ZKwkH5JphO41gUYfF85z5haMo93A5QAOVILfzTjKLu/BDUG+p
80JJwqE/UjmrnQ+MSqJqsb6UXeykNgP6W8WZlLekbmlNvNo840rjCHeEdr7d0boModLLqYD6pOM+
wt3Y9CyVlWUDOWqVs0jelQgUAazNgoKvSp1kvia+PPXxu9+HV8+cbKDAywcV5FB7dQmtkT6AMqNP
2aCGHAawMwvPKYhaQUREGwWtLI6+2pTTCzT6gHYlwc1iMFrs/TYnQuuOfonXgSH7xRRNfvHIdccN
3AVOlGECNFiOzyaZsp3rJPydqf/RaieVL7Qxp8G+UIYZ7cO68lvKctyYMQt4endBraW/k5+S4nzc
rI87Hj+fqNbjAj4MHCjdL/2cUNlXa3Qv4q2LjFtIkKcH7X2Gegk3bBCJCmWMdknYXGPaaoQayMm0
EcMvKdosLdkbcVHPgUPutNrOZQ4YRILFzi9PjAvveVy5EIz0Yw4BGwN/81rClP8YKkExmHhbwIte
Z5RQBIPthSrSvSYEbumRnUnmEBptske0T+kFPyIzt04wCv9q1/U1lTzB5wL+ECKPA7eMYCzTubLB
HqHWOVs1bZVthKSE0Cc1gKB3EleMsx4ucCt7TxZvTyrQmmDyC1bjFuXdeg/XK0xfpABIvt6blqHk
U1X5FNvt7rmtlh7eCqOXhD+VGGSCupTtDfj31Zs4OvX1y422YMCQSGbPVtXAeh52M52qyqhi9r9a
5Uxr+nXZbgFTvdAZ3Olsb+AGnf01pNbTAk+8d//qCCBNvyciq7Ku+kD7yKUw5MWxzEgBhHniuXil
XnKhLrUqqWPukoNXf/NN5z88YS8hZKAA4PaNPFlfAk9QLGTUE/B2d8FIZzw/McNvqP8bbVgbZBdS
wBDzC56zAM4IQwSGN07aPZNlHtDXOB40+Hi+iJSgVaWGjk9+loMGS2Yao9TRHRfEP6uReHb76QBe
T9LbI0agyDtGmd0MXoX4Bjm6oahxhpRbMV5XRySmBx+vWg3qTEMstbJxMyTut4kfTSpumBhKDmLD
4zwdRQMixRPtMRRidWWpbjiU7rJ1nFb4in3T2Gh5XSUTusTwkzYPCnEAfdftOQ9yIWLF5+0L/J2f
urIcx6RJS1Ahf2RINDGvu4Qoq/JbnMJv6Sj/8EFEm8uWbEijjCDq6GDX00WgdozPWhUCx+NDJgsw
dPrNk3B6V7Arqn9ZIqS0AT21kbDgEjIoft5y/aelkVy2xJ2/I2NDuN/WvLBj3GowDTVLWnBVE4wG
0KG1PGjTwq5g9b0KSGwYHVu9dnzWt0fUSNz+TuYvz6PaHKJR93Lm0vpxxjTN5t8XUp2I9TBVR97j
tVVlETrWdKh/WGE3KYLhWTrNgECi5x0jfyMqgdwiTBXe9Nbnd5Ga49YQIpS5AM2GG+jtYlbv54QQ
+QWffzh71ICKd9m/1DvdNVyjbOVK/atb+xDoCCHZ4mA/KDjJsGlVo7mfr0J+B7EdizhLNsn404GS
6eLbUsaLCuiVA4S7lylOd3rs4fE+ZebRJsXpNI6IYYItdsqAJYzKRJyP+pAGfks11B77zrfD9eaX
NVc+2vVOQLGqxUU9d9zfxaU+JdcPG6jqHe0E07YnpYy59/uxgFt8eQRU1G50bn+ZkcB0Pp4y8NsB
1GtaTjhzPBskUf4BIbajq5cxxssi7j3snZGSDbB4iWexOXuGoY/+yk87yjPjvFdsLyRua7nS8wfV
gON1pbENN6rV2YLjM0BSm3GPl8IeE/3g4IrNG9Ji3MLSgnbS5b3s/RHVKokM3gEdxIdJf/ftTnNC
wB2b9ECTD0VyacvBmgQ00oWYo7Wl7YNifzFZCBKE+L2XTDVew3vFdCwYtFCTwTI6iRZVWPMZVH7m
00tPzAdTcLBr3yMPSAHKogqmcHdIDC0S+KNPw+JwQz9Qd2DO0P/RWBdfn+J9qCdP6zHg5RaAvRuz
icvSqgECLO+mMw4Ta6TOmD7jWvhPRj9CwO0vuezkMjZOJPZtF0xTvqWLqFeO5ZABAfriAZoPG/T9
igt6MvxGahX2HPWHAlBo7H3FrJx/klg+JVX38KUV9dPIlggS8FGmfQzhHfxWKIDa3nhY6fRY1y0n
Qgod0SLwH/kp3PHWCAY3hDB2qLTWZaMgNAnSLxCpi3c3kpRAZC0HnMbsaO+bSFeKf4369Qhdxyi4
M/eNGDaQ1sG/YwTi3aaxnTkczczKJ1b3bOJq8jA3yNBMD9NOnYC6WyAjFWOvjHV65lnc19qJCzcm
l6LsJOudtjqkLYrMqsgnKE7VUP8yvqZy6ZJ3uEJUyY0AKwXmoiSkQ9WIV0STCKf519XVRFLUJzcz
81QlXor7jnpXK9L6LVyosm5BcdiOQzcPGZXnnfHHEnGYGUlP8h4aMmzXJ8EoRof3lFY2mdMrgPem
wCpFIqIY0Q5WrNcYhkTa00ZpVBAygFWC+V+dtWYgZxNZej30cVzHzM0qRrmn+DEN892Wtyzkiasy
9w/pTY4US5SDm4SobP1qkSTuk6gU+J6RkJKrP7Zw9hO7HJk/q5NyUHGru64qbBmTwt4+NZdrGoMZ
+Q6/6djRkt3znVjMRaLt2TLY0qvbZpIBVFuQkX0+lsdq5ImK1CA8HDujztR7Z4I7+QUTB459nJAu
Kl2ayIWttECnsfTOytleUIPVGPX0Jc/T0yBvsQgEIRatHb6AOxKbFQJ0EIELcXERuzUnt0l072kf
RBlDb8agSe3XDzPuraYBHNBbwynX2YTZNcd+BmuuRP0Y1XKME40TmsGM27jeVo4fKD9qZXaxmCb6
v+LEnoxvwSQL/3PR4Satc5JX7bsMfK0OLfK1RO+diFSwj7kmapETmsN15lRHjhHoH3vYSREa5jce
MLgCwerfIez9ak/DvYDR4bXZYJ056zMVqnjbXJf/3O5KDQdAVQtlF3MslEse5S5i8UC+Ft1gynQN
jeff3dK6OdFQk9mUpTNtA2SSJ/bKIuOP/BFTfgjMnInhjunnT8IuL/Q35dDJ5JSBd1qK9DX0CQJz
RVMGud3G8h12pgeCJKOtZZQveIKSz+TsED4LDTZKNqsgzwSHYTKltK6tHSh2Ogt8tNPJznnlZsoN
EiX3wAokbITgAC2fe84N2QUIdv30babxwspdj0mKruZva/FhlhsOveEe7UgrrcTx0ueqBUJYC6XV
9j93d0U7mZQqdxVGHAOa8aO7Y9bbqB/T0+UpGjf5Oto3MYH2EEwbyHokYi22qzHHpu5mCV1k+f41
/kQcUCghHkablpay52VKHjb8yucuPieFI6/NFrG77spT3MmSXgXIGsUOqud5ciHgIQmpE1UOVmhP
NFhjUT9fG0JgCdXo2yZdEoSf5pGDQi55SX6TlibfNXRpNQQJ8Q7xSclcZYm6bdylnUlMu32fsjzC
fgjC0OXAfJaqYE1czn8LzulzFLLXgDAJDBy7I8OgBjTUit5GkDXq21OSjnfrtZy85KI73QNpQNRT
Vl+HWVsjKOfJPLZTwm7V3ezOhuRSqQvCBGV1x5nA9LaeyC6Jxz4kxKCUsLiDo2tO6rtzA3yEhFXm
hZ9KJHG0NCg+JXVL6IfMC/mdCdPx5yaVYyMI6cfYYOdUSQjd8bPf7KLtTXdnyGKRtv13t3fqV+6w
YfmXPEV/MzozTP/ludaCmrKw3t8gQbNFfVafxpPNH+/TCFKF/Y8dbPqOctIOVppJhxtYe5gd3bm2
l5hIgZ5e9J4fr908ao5e2t+d4N/0S4xjPYRcI8jzWvjS8BDGnLYSH64FU9FPu/Z6hUcJ3yLjPw0p
0ncXw264G1Mj2DboQAKxF+mM9SsEyy2GXMXfx82dCk6fkoc6nf9oC31W1ktuHdYjD5/zqYL3OiC+
pItoIo0mhFljgj8yzSC60BOMa8smi8iWZyn9Pa0Tw2eP8EQChDtOCBJn1w5fzEJ51GBwsmcIYUYQ
DlFvGk5MlrCBo3pF9OeqboTLPp4TNrRJcmCb2+AMdLv3T5Ro+B60UiRFppLPcZH1t6AhrJqDCRB6
W9k1NggRAv9/r7WzJYJOYeY0R7DYElBXjkh1acr2YSIHCai10hi7hrbe1oL/9YHg6mnAYnHjkQrx
srNk4uSCIDF4Ip5iJT/95f8RP19YeiAwK2R7wfh32dwcXpDch5C3beRt1PkD+CCuZmwr1fcVrE2Z
3BGxE9Q8iuqGsGtOLGIEjxGOnNvd6sSmUef9J5LKGc5D82h97Ncj02g4MJDbFogsEZciwUb1CSFy
lK/GpOazx9v70QMAcWtOXpVr26OGfgdO9YOSSj9FOiBy5RZ/Xs/b5OBSFIHHIoSnJp1XnwAhzIma
hQgzM6g0lNVrcQpsi+vSkbRvX5mjOKNtujRadUjfsUtzETW8AFBCyLfdFd/JHY4vK+KG67zc4USI
rC2nOfYUxxotwA9NUOaV2LYeXVTh9LiOD6rVVQn8XdkMdYpc8NluW2Nf8vNSyh2fbGEVeBkrNWmV
r7cmvqN5sXQIy/1c3Wq/OLfOi0TEfImg+cmLrZ94qnQKKq+9khNf75sWPmYGI10c5BXbHcXog8tt
KQWlmkrqGCt8pk3Zp17Mk4+eL+4j/SLU+ZtUbTDJNS7K36AO5yM4k/xP6tKGwgds8hHJeqN4fGqL
LlTtMU6Lgeket+Cibk7rIpMSkSAVu7V5uEhmos1cl7bnr6dJuPtJqimG9X14jRxdWYyLUEcytydV
hTws7GfrWRyUQAA947hM2J5zv3PRVidX0/FhmKFhc03KjMrAh74q9kKPfNKvXGZmmtueip3uyKZn
jdcTSh7yOfnTSpTW9+KaLxBCaU19J4H/rKsxjWiNpuv14q8WDrrFOubmJIYpkYdeX6ZYhSUGe5ap
FF3/E8zbNmq3E/D9G0UG5xcnHImfu5+frSuVwAAwaizmDSxRqTaCPjzwRVOJeI+3NcSkLEuOR55K
J7n+q35ZlvNLNw68pOzvdwp4mgnvc7sJDj+vNhaiS8gIJvYAzI8yoBazVHAf+PUvngAP2lKSTPVe
BSxT9lIjCJvhZr/il+XYGszFv4dTYzfRydujRguWFetz6ACCU4NEyrA+XhA3efdKvwRtzWgMzRB3
VsEB9msvJpi7mn+1YDNjHpG79q8ZATZ2shFhuYwg3d23V5hMKGUClDMe1RqHzLwDJ7kef4jfCaU2
Q6gJFRFP1ap7SQHb94luNl+g6jDc3TN1oBZG3xw6kJclmf8dsmWPF2xJcBbzz/DuyLSGXB0qmK8B
lh/GvK9WXK5EOb+QEHLGQV6O1fxY2i7vn6n6G2Hj0WICLz5lhNDjm5TRRC29DqH0OiarQUHE2b4k
PfSa1NJo934/sXk9lHaAcqeDMh6OHMcxeTNqJallKGwuw6Ne0D8JX6bcmVhUWc4ljOkNJoNLkNv2
FvxPMtDORKjG+KZ0ENt0BhvfecH22zszF3EaEnQqjyA6QSLaBXo61pyBmN5N8afupFWJnhJVZnSl
vduQ2kth6vp8Ca9oXNRJnp22BqbSjAT2vWl7kySApNJbNRnRaorFH2gqwnyJiew8/aOrVTCA9XjW
2B1ToaVEk0wnJENwVEH4Zie/X8EOqYPYzb6ciiaUpsL4IxgEypNoqKzWuB8/1briOyFiK+Wuci1K
PinaDnza45wJn7WIOZwzpnnqPVctzrtndejJV6wX+qfw4l2mbgHJd/3LhY2Lcw156caEBFGBSfSB
qXflJxQ530zhRIYtVUE0bByFAfNADS1t+m5GD83e266gnNuguumusuVOSrE4rZlLUuhP+gvNlyPE
b8eLjz0XPUfGSxXEZ24ZcsSPpPdmOxGObXhFlZ/IPILHpZbuysrB2g53T5s16KeCdvzUmqRWhju1
jeCvCaZylrxyoyOdJ8k7n2hZwcPmJOgFljWy3nVL6gplBhkr2I2QQXybQJwJmQlVYaNQMxhmnXrB
8K/03UIK6uc/4JThJk9/iMeNEEEA4SuT7KdwZ37RQfiK4b44xXecdDIix9mt4w50NLi1sXwz8isU
bqrjbviM7eCBT3CFBvCnZH5pWimuCTmna8/x4k8hId9Y/T7xmE9cmPcrwVK9GUO82CyurLb/kpsg
gOFH7iz+RXerGtRUmRpDdZO8zD82ljvkOZXIlEeo6l3uEnpge7JXvEaf7e7WUrHyKIRULo7h52lN
HzL2Qkqu0DbYRmYc8sOyhKGaewK+dqpfdB9RuEhIaSwY1N1hcpohTBRaLSewkp0xl952ZI8tH7D9
RUGx65lhJKbBYVBjayO0BO7b3WXow/2JNM5vjn/i6ZzFcurLxakfVnCUR0CES7r3X0LSTOlGhJT7
f17ahD0vQvWFeBeWKnNqjfJ/u4ccNxabhhl9i8swiXLJDGU82ipwh5835SiGejOF+uMJhJf3GSfC
+dMF3XalJkUyTO1D7ng/Ts7kLccDi1hejtzcLQGYllvRGf3HmXCaEHiwrr0bz+4vTKmi8vHSoIoN
aF4XceRTZkTnXz/lYMngv4NAL/7P/QK+jaXLdN8ohA7e2JfnQh5CnhjLEVQaNfTcKthFJy2wCt4e
suDBhmLOj6MBWPAFCYUAFvlfRJIxAjrbKsz5n2gLiunqjEAZue0D3q3h82qd3y4b1tUIQpIHIBC5
tBuJSa7IYXpeseFnYEbWrzFVxM/XAbjAdbBiwpnqgpZ5RaZjT0h3mBk/vsJ91VQVYVqLc9EUC2Nr
M015xFQtpIIYVRZ8P1IkCdzjQM7qtDRFJGzz60OikxnO+3+XzSZOrmbkmuM/JGjNBBrnYUUsuv27
vJdiKGjSKD3jTl09P+bgFWA8tlIiYfVB7AebJeqcAa8os0BRMn0ZX5F6hCQqEGg6mKmOQnT3Xhx+
MlEBzYb3BnxSkiDHMp6nxgqK+hwSB4A7CbAWf62pv1zFLhwEs3FxwJlaypvpC1xM0WE/7IhOZBox
CmdRKl4iwzF5nrTkk18l6+b/lRAnLhPEi1hSTIUGBdgWloLdsWW45PXYABtzVDAY2PnTFMb3d3sS
D9OKTP26QkELsC5ikPjPdgrMJDDVd8JKif+cKCHA/OdSFz+8pNd/ECreMDl4kDOKRgi/l2Kp9qxH
5lg4LhxztjeA4mN4LkQSwSQDrNRPDdYx19dzN2tIGVuEfxfSaVw4DfXWLs71TRVcSYh1JXiE+0uI
FsUC3PuiDVU0tbcgk/ZMLyCWKePj3fw4IfwfCrnm06D0VQWnru2d9S+JZfqZD8oxJhVQkaBJ5/+/
m0cmXisHvTgOgpo53eXn8nmDOp90lexPV88D9phar7grjRrfwFjvS1AezkhjySKAcSsmCH2LVN/e
xF83MMvsleOkWUgv7/7vWl0dY+oouDz4CxIqMUZfRW0TFDD4ZaThfW0lgJlhuWFtihg1jXoyWlRN
25KlzubdQbDpW8pcoU+hgSWC1w+8DWIfsivIR9Dzbn8nvd6OgKP2r/+VDywT++TzeGEUGSjUloRU
H8UxVcyfO6DDdDafvGOHN9c8yAAzOA8o4DKfFfxmvnBamTDoH3wzHGxGA7RzMCMmjEoB67XCbGlZ
svW/foNl5plB5UdeRyZoW1AkOl7s+258WXJyW77IUfACa6Yie1/PKkEIeiCPLVNU9geQzxxtZJao
VfXBLlqXTHWC6Q8jC1J/xq7E0v6YCzkOjo1WaPfR+Tq16iBJZJY1JbBX1PPy2hYHNzw76Xo+eVJZ
Y2ibO3r2Vt+eoAC3+aDcMyPyQo2u9MgTPBflvwULaL0DK0k4v4xjGM8qswWWQX8oocx6H0AqE2RX
arDaxEQHaWJFDQNDVB7PMu9LhsOoRAGkC+u0+Kc2dUG4CPR0tSs8xxAdRPPuQ+1WoDIsVWlPjDjg
h51Vq+27FLftK0nT6WVjbtFJjkmpSFPhJ9pp7XWHCqlO1RBPPaZyw33ECbkVZkwMcxK5epmrj+L9
uOXS9iVHRwxmGZO720vHjoQXJ4HP2fKLyY/mVC9HygDHq5tWk5/lVk5Wef3neEQzzhW+V9CSPrnR
i3RgMIVW8jYp1XbBCzO6ZuLlzrqIRmXc1CZrEJdzalM2NrxbYw/P/R1GQlhQB38MDGEWQQnm5/G5
YdS5IFs0VglETioECA1Dt322jSl0Ef2XD6WCcl+zjsEEEJE7FSC+qYTU2MdnmB79vRcmeFCMakh5
UPEgZLNkHM0iyDiUSWlNV+O2aMfMzMXZeOg0o+BN4SSCEtxY6DSLUy/bBYAnUKIPNJ7+bdU+CVqt
LByJkg+Vyp40BQncjQszcXAnxbop/50qqjUwIx42o8RJ5PRpf7wPX5QKyATVQFFPVoGGWPMO3kiv
qYcfVO9eGd4VLMmXzFxQ6zpAOa99UIzuf70R8808//dJEoQbFaad0fYg1+eVHk+v7XRip7y5p5Q0
k+eZ7lbt057OJacNSRfQXMjtZ49O7juownKCAQNvbXEDVaoYFBJcND00mOASVRdYg0LonXPHdBkB
wVqfnhqkyh73brH4txc5ifmp4rjrmgdvMTnEzdUMlo17uApC+Ce6mY14n4GPU5MgGCukabidqCMR
KloLdqap76cwaJucVKxr4v53TGZQFW9PymivFqxfnyoI00lgE+3IEgDgBfeW0xbqR+uR7bj+aZl6
rooWrw4Wz8S3MqvkLxcm9fbmXXfZrJYTsfrVNbhs3+2yTHieK6eFi2nEnFMLiYGsa+fOmL5p3h/g
5lsqhioIo9Wd4D1XtNwl7FPmPo+UoctY5G+GWSWYFO3WolfGM2Vx9OkoNTHrUkeAJ16EfZb4iDyC
RCsjAeEHyt5K7q42pPnx59aLAiRe2kYNhFnJSIX7wL4wgGFzQG+i5yiUjxsFN2m9+uvs4i21bg67
bHh5mM3sRVRgon/wPHiVwz8bftJMng6ZeFTcpCuYf7RSDSZXur1k7lV4UZgXzOEMHS3t4JA/GKfg
3IbrmwZKksmT+CAbY0jsth2AVE2FUSS95p1LhnXfDrF5efLxPNhrzsq0I8Mm83WAEdTQTRtCcWlv
XIQyh1wnPfJSeboTv8SfmDRWT7QGQtVqQEf71oyRV4gOMN0BoUcbgwGqspLLke5o8lmOYflqHURK
iCqAO8Omgo/MDpWTnOxK5j85yzW657u0mFjSCpy9MiM/zb5FKhJlp413V2c6A2UoXwcqZ/RVTdLK
jj6BVDALDxjGMNjF/6wG8tfKtfwQKI8ZiVrh52F5LSgsOKV3r44pIB95etOm8dAw0UoWer49bBkz
MyfVaaoPGKq1ID9z1s3cKHogh4ZzdEKZKspYlUCXSfapEGdL6ODnrpEOUlpw0ZLGO4DB8Ync2OP+
hpQSLKZGdVcsCNgLvAmggeFOn6tEP/hm7QLFPFzsAVmAkxBu1jPfKojhMoDG7y/hHjO8/9Wa8BI4
+zqYOcWoUXISK3skJT5Rtgs9qrGKfFyEvAS1PYVQGldaYGVKpTqj74KjrB+Evd8nNrQOGay7nsWt
dn3xopKn/sRhX6pZIrd0wwz6qXWgm+851kLmLzIBIzLFFfJ9uZv1eWcNkZMQGQx2QpMMZVuppBDr
FLWD//cyHPYpl9S2yjwinIwc9gXmbsv9ZtDumeFj4HIaRYF99mtX+6LJNTAp9C4SuX4m6yIZUAIN
0OvzHcmccJG9W5A2F7CaNWKADLWi91VZr0XaT0ZEDXK/8ziV5iFAzNRAKEHL3uBG2Fksl0lU0A8i
49SKjdl2VT24B6npeNNuwT+czqPdLZxvop1jrXpPDigOgmGqP2rOU4KSD7U9V61CwEV4R4QCUYOD
ul48jWC2v9RVFtCPHFa2mQZiHksuL7YGKVNPC+mDA+ND+oWEeniM1gP5pRhdK9e0bCKq+uoAdzIz
1Rl4hgmsJzj9dL93hkJPprEeBvLSsp5H5zDLPr9BlaUztY4EEibyvEYKTnrKoHukvBQlgOdESArH
ECBb2zQXdjIYWNtSlokSLl9VMCXYIcx4KqcnDGPhifjeh6CV5BSyk55K3GjQZEZkiXJLSVx6pcAH
WKDKVnwLvyM+Q0f1lJItYxpK/krjPoROU87F0Hqjq8jLy4hpblVRZanMM+FTypMPrwl4xfQaSWjV
jzdnO7StZZn79BEZVJ765mUDJSd3WTGy2hjNPdhwbcJ7cw5YN3L5aCPlzD9mDeBQxIq8dwuU4LwP
yCp3elorZZtqwWj9/wN3d1NCdn4jRnPHa88lap0pK8l92IsUC4nEunfLiTg9/ler8mR0i/K4iBwT
yldXH7SE/njBYV3xlTDJrDQ+nTr0Liqrlf+Ie0ll7JyA1ErYS5m/Zk0Pnh/nUM2X4I/eMrcJU4VO
GvZG9lSl9FXGWzeyw4PfDZwysxF+ItYoUj+XK/Sesg84A3HSnNu6G5J+UsCReuIJXGG8M2e8IcTj
zE1y/6sCWQG41pzIO+s6hsM/8/rAlLsXpSFUp3U3iOmTq2VyCrpBSHnDcAjnnDkzUItR/Wo6+Jng
qRP/5NKzzWTDP2rD+yABxq+omj39OfBbRRru7X5cybhR/pMXb7yZbwHBXA0cgdLrkdBwbm+XIVkG
MpWCsdulRtZjdyGespqo04kpYUGLBG3DjepxM1avaVsgPhnNaaTgq2+2nsJURR3tXLob1acuCSf0
Ya4c3yFInKmIYcHl2aRuFg2NMhfsLyxP09r1ikGo6P/wrx1HgmrjoX5s2RgRd6aAraQKIZIvBwp4
WVWVpBefnnFgGqWXlCyqpV3aOB8juY40c2tslT2XPqwMaGzngVApGf1JQtycmAm2jr1gA+pm2wK3
rjHnp3qiP2Eb/UI0XoJL7fmkp+qdup8jKtkknD4BBRrwTGxvRpUzyY2H6wPEwc7o+EdvKbSp7WKT
Yh1xGwMEoVLb4ugRcaAe0MB5OxzeQ9Zki8COH0i5jZfXw0D7Xjxk/5OvzrPRWMhPXjOTYawH3GkG
j7+JZ81chRA29ozLsoPhRKFuSoSuBys2mPUSK3WfeoO6ga8sJWy+X7uTa+bWLFM4UEIaSYyh9yx1
7DdFv2hxbvTWgTtt/Ad7ETEXLIDVJvTt0kDEAqtavVja+2r6Yr16/zBSit13w67tn5kwPo/UW+77
UuvJmuhFEkKjPYEKfdXdfix4Mek8VuBCCubX0tq6rtxOlSkcKfkl7rz+sulDWptVdE5PG4QB0eSj
0b1pJlWuz9aAYmpjHKxU83CDhrf0qlHBbEBUs46uKHDOdEtfKiR4LuOQBdeONE+jxy85YfmtBiXA
oW4pbuxoDSZwV+yV4unUHdOHYzvQ5/NFeGpzajtFBCPg/cySJ0j85aXM5xBGS0gu1uBh4JKVY896
/FPgrddD8qxxIdUOxsFNJp+TBGDcFGmItoWc6X6jav55ZK8RdoK3OXckypH5jHHIE852kS6AhQp9
sTP2JNq95H+FpouWJ4J7EYGfj/GYzmpSUrpMxfanyFr3mtiwTbjLSKSe6I/eLsbQkZUBfvVomcrU
+RlDdXlVTcETVSfesVBWpVvmiyoyhSPj1GMnw5zx99IBcOykLL/5KS/zb7VfQ81Ug5xmN8lkIVMu
2SGB9aJ0D8YxMnwykEeQWOZriDyzdE9RJUAFu/VbgeO0Jrxn7jlnSdjJIBe89uXv2mnIZd4+osO2
BqDL6GcA7flCNjyybthrE64F6hZ7yYzyG/W2c8t73Lifs/uoTNs5lJozR+cFHnJgz6gHSPrx3s8H
ViYztKEmgesm/PZpJ2gL+7YV058wrXsPkRyqELsd/AD23Z46DWcQd7tHTJOrM4k9JZaAOy6XBDib
oDbky8HlKX9frramLQiWGCChDfraXuBOPxbJ9kWbbiK6hKVwdeVCYwA0rEcQH8lWpl31bM61IjS4
nn0xBMJNA5BCDhO1kJLq6oRqez7ebJEOP9ge6wL0GrXKJsWM2HtLZY6eJWsUV8gAtgWvtHsofw/U
S58qvSq952S5knq6I9UbXpJ1zQmQX7zU/mJQsWlH0a46wQpQCKJhZFRoradcdZvdlFxqbgjtGmBg
/9lBtokV5t4X8Sn7URm5N2iFdJ3UFjsl+p3rfd8wipJP/EPyFomLcrTh+6cV2cFoa3EGOKmMH/uN
2nmHMWRMyHUhi4epIGNV/zmBC2SLZ66AITDo9ioURewQiPgmix+5IcLm6E6NY/tsAAzk28wNouI/
nBDkiJuQ1Je/9Psd2fAeq9uFJJ3iUwSSe0QyfbDH8NLwL92SFAAGY+0N/je+oSSruNtxTkHWPRg6
SqZ3t0vGKcOuGfrw++w7nLDMU+u39RaPbIGf8CPfhL8rdNxZEDG5Gz2JMdjptfLKksE+BJhlirde
d/P+rg9UTWBjradWgNAKKL6ru1TNqkexI/FeTZMsfqD4r/9X1Wm3O3E3H1E9CryryoNdMcyXSIWO
W6Gzj3jfN2qs3Zk5n/3lZWYyFUBNtQE0NjTfsSI8/+qM+yryyzqogQ8prIggyjNShxi9SXow5wBy
xamX/hmybsJjBcoPUwoC7suRmavtHT6czHe2U1PCJmClZhbO8mSJGQhwHbkT+CewWJGbH72kSgae
uTmXRtSGWWT1Dkgme3X7rGPXPc5cykaM/oBr2oC/2mDifVrglRGNcxyDkPfmwiYKz978aPvk4V70
1F3sJQumxhraIyESt3De9jBwroMCKYRQFHgDSDZrtGnKj6UhMTfpKPAOXVOBgKFcvXA2zdFUhJVS
snhJ6j50KdAUKu/fUtMgk2DThqlpfv6ZVGNbUE9gMEJmO8FpVG2yj9f5bu6cxcKNnfa8w2tTFfyF
OlswJyIyqgJV0gXZOuGWd0mxxQyCeU9VRzfzCK1XqHAdr+Bf4mmY6cmOu4dC2776vnw1OoSZa2FY
nJj1nIIkPDhz7SvnAZMHdytgTcu7fmhwf6LP/+GQHSKDUiezfEaixsW/C+blkd1geJJ7NantovcR
kevPa153omIippO3csBWoR6+mN7Onx352LLR0kf2poTt6Ji5Ajp9/jvrYelUPJdW11hohvpwERCM
evD/VDd1BntfBc5PKCXLq1v8TlDY1ZAPUgon2qeJ/8sBDzaVqbco1cuBFTwQBOKjQ2Ob/xyAYD1q
/hBsKt59cKOuNTbyPLmvjPw92DuLpJD06j0LFhXDJpPZY1W4eQ40yWDBkyEEK8RKhckmQug+KXwW
bqClpqEKqNKy2Op5sC6mQadIvsfgC3V+ZspOLaSTmXvhdVFQuKSzDwlZ+sLp7xo42RTlGCVy9Dmo
di/G5cFtZ2DWGB/5TBqejgwmJFva38QEmaJNW/LHRUAirSArojH/ul7xDMwSUgx0iEqlWVbDc2Oz
wAjza5Pobuu6lYCUVFw0lwI/fJYR7ftQtApdO4rxWrx5xoEBu4UIpohOUJBLjhsw0lKhX2h9Vs+n
HtS2WspgKwgESBWsTTvtCk5NpvFlqRL9r89yrXeLUCVp8mjPS8NWqgUslnCjTNpyzFj8fs1+RR9w
APXtJFTqk1eM/3TiRwh48kIq8p46jUAI0HHyS3MXPjzpLUr34eZwwvH/LGFkyaUQgWRjR0q0c9rq
u/X0xt03zbLIoH6kN+ODyLcSrcXAFsgwaRymBSze4RTBrBqURWI5Iqyok+VnZ5OMSXGiR4pd/cxT
zi5Wi3CATtaR/Yf/IMwdlc3mVmG0COYOn8XMWEsa3KUnjGrlAT3S1qsPGeOCswGVZ8Cab0TyoC/+
0xvesPYI0ypA/pNpdbYy4tlm2twj/klRU8MmldwBtOGKhPWB9cm5v9CldRmHKiy5Yv7UtHzWQPFv
IuBr6/6zKiY2BP8+Tg4A7OFT5oqbBOoLlDXtw6mo7w==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0 is
  port (
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC;
    shutdown_requested : out STD_LOGIC;
    in_shutdown : out STD_LOGIC;
    irq : out STD_LOGIC;
    wr_irq : out STD_LOGIC;
    rd_irq : out STD_LOGIC;
    wr_in_shutdown : out STD_LOGIC;
    rd_in_shutdown : out STD_LOGIC;
    request_shutdown : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 30 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC;
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 30 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC;
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 30 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC;
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 30 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC;
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_dfx_axi_shutdown_man_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_dfx_axi_shutdown_man_0_0 : entity is "design_1_dfx_axi_shutdown_man_0_0,dfx_axi_shutdown_manager_v1_0_0,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of design_1_dfx_axi_shutdown_man_0_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of design_1_dfx_axi_shutdown_man_0_0 : entity is "dfx_axi_shutdown_manager_v1_0_0,Vivado 2020.2";
end design_1_dfx_axi_shutdown_man_0_0;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0 is
  signal NLW_U0_s_axi_ctrl_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_ctrl_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_ctrl_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_ctrl_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_ctrl_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_ctrl_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ctrl_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_s_axi_ctrl_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_CTRL_ADDR_WIDTH : integer;
  attribute C_CTRL_ADDR_WIDTH of U0 : label is 32;
  attribute C_CTRL_DATA_WIDTH : integer;
  attribute C_CTRL_DATA_WIDTH of U0 : label is 32;
  attribute C_CTRL_INTERFACE_TYPE : integer;
  attribute C_CTRL_INTERFACE_TYPE of U0 : label is 0;
  attribute C_DP_AXI_ADDR_WIDTH : integer;
  attribute C_DP_AXI_ADDR_WIDTH of U0 : label is 31;
  attribute C_DP_AXI_ARUSER_WIDTH : integer;
  attribute C_DP_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_DP_AXI_AWUSER_WIDTH : integer;
  attribute C_DP_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_DP_AXI_BUSER_WIDTH : integer;
  attribute C_DP_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_DP_AXI_DATA_WIDTH : integer;
  attribute C_DP_AXI_DATA_WIDTH of U0 : label is 128;
  attribute C_DP_AXI_ID_WIDTH : integer;
  attribute C_DP_AXI_ID_WIDTH of U0 : label is 6;
  attribute C_DP_AXI_RESP : integer;
  attribute C_DP_AXI_RESP of U0 : label is 0;
  attribute C_DP_AXI_RUSER_WIDTH : integer;
  attribute C_DP_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_DP_AXI_WUSER_WIDTH : integer;
  attribute C_DP_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_DP_PROTOCOL : string;
  attribute C_DP_PROTOCOL of U0 : label is "AXI4MM";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynquplus";
  attribute C_RESET_ACTIVE_LEVEL : string;
  attribute C_RESET_ACTIVE_LEVEL of U0 : label is "1'b0";
  attribute C_RP_IS_MASTER : string;
  attribute C_RP_IS_MASTER of U0 : label is "1'b1";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute x_interface_info : string;
  attribute x_interface_info of clk : signal is "xilinx.com:signal:clock:1.0 clk_intf CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clk : signal is "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF M_AXI:S_AXI:S_AXI_CTRL, ASSOCIATED_RESET resetn:reset, FREQ_HZ 240000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN design_1_clk_250MHz, INSERT_VIP 0";
  attribute x_interface_info of irq : signal is "xilinx.com:signal:interrupt:1.0 irq_intf INTERRUPT";
  attribute x_interface_parameter of irq : signal is "XIL_INTERFACENAME irq_intf, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute x_interface_info of m_axi_arlock : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARLOCK";
  attribute x_interface_info of m_axi_arready : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARREADY";
  attribute x_interface_info of m_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARVALID";
  attribute x_interface_info of m_axi_awlock : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWLOCK";
  attribute x_interface_info of m_axi_awready : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWREADY";
  attribute x_interface_info of m_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWVALID";
  attribute x_interface_info of m_axi_bready : signal is "xilinx.com:interface:aximm:1.0 M_AXI BREADY";
  attribute x_interface_info of m_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI BVALID";
  attribute x_interface_info of m_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI RLAST";
  attribute x_interface_info of m_axi_rready : signal is "xilinx.com:interface:aximm:1.0 M_AXI RREADY";
  attribute x_interface_info of m_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI RVALID";
  attribute x_interface_info of m_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI WLAST";
  attribute x_interface_info of m_axi_wready : signal is "xilinx.com:interface:aximm:1.0 M_AXI WREADY";
  attribute x_interface_info of m_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI WVALID";
  attribute x_interface_info of rd_irq : signal is "xilinx.com:signal:interrupt:1.0 rd_irq_intf INTERRUPT";
  attribute x_interface_parameter of rd_irq : signal is "XIL_INTERFACENAME rd_irq_intf, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute x_interface_info of resetn : signal is "xilinx.com:signal:reset:1.0 resetn_intf RST";
  attribute x_interface_parameter of resetn : signal is "XIL_INTERFACENAME resetn_intf, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of s_axi_arlock : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARLOCK";
  attribute x_interface_info of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute x_interface_info of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute x_interface_info of s_axi_awlock : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWLOCK";
  attribute x_interface_info of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute x_interface_info of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute x_interface_info of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute x_interface_info of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute x_interface_info of s_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI RLAST";
  attribute x_interface_info of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute x_interface_info of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute x_interface_info of s_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI WLAST";
  attribute x_interface_info of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute x_interface_info of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute x_interface_info of wr_irq : signal is "xilinx.com:signal:interrupt:1.0 wr_irq_intf INTERRUPT";
  attribute x_interface_parameter of wr_irq : signal is "XIL_INTERFACENAME wr_irq_intf, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute x_interface_info of m_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute x_interface_info of m_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARBURST";
  attribute x_interface_info of m_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARCACHE";
  attribute x_interface_info of m_axi_arid : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARID";
  attribute x_interface_info of m_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARLEN";
  attribute x_interface_info of m_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARPROT";
  attribute x_interface_info of m_axi_arqos : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARQOS";
  attribute x_interface_info of m_axi_arregion : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARREGION";
  attribute x_interface_info of m_axi_arsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARSIZE";
  attribute x_interface_info of m_axi_aruser : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARUSER";
  attribute x_interface_info of m_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute x_interface_info of m_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWBURST";
  attribute x_interface_info of m_axi_awcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWCACHE";
  attribute x_interface_info of m_axi_awid : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWID";
  attribute x_interface_parameter of m_axi_awid : signal is "XIL_INTERFACENAME M_AXI, DATA_WIDTH 128, PROTOCOL AXI4, FREQ_HZ 240000000, ID_WIDTH 6, ADDR_WIDTH 31, AWUSER_WIDTH 1, ARUSER_WIDTH 1, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_BURST_LENGTH 256, PHASE 0.000, CLK_DOMAIN design_1_clk_250MHz, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of m_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWLEN";
  attribute x_interface_info of m_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWPROT";
  attribute x_interface_info of m_axi_awqos : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWQOS";
  attribute x_interface_info of m_axi_awregion : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWREGION";
  attribute x_interface_info of m_axi_awsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWSIZE";
  attribute x_interface_info of m_axi_awuser : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWUSER";
  attribute x_interface_info of m_axi_bid : signal is "xilinx.com:interface:aximm:1.0 M_AXI BID";
  attribute x_interface_info of m_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI BRESP";
  attribute x_interface_info of m_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI RDATA";
  attribute x_interface_info of m_axi_rid : signal is "xilinx.com:interface:aximm:1.0 M_AXI RID";
  attribute x_interface_info of m_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI RRESP";
  attribute x_interface_info of m_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute x_interface_info of m_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 M_AXI WSTRB";
  attribute x_interface_info of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute x_interface_info of s_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARBURST";
  attribute x_interface_info of s_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARCACHE";
  attribute x_interface_info of s_axi_arid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARID";
  attribute x_interface_info of s_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARLEN";
  attribute x_interface_info of s_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARPROT";
  attribute x_interface_info of s_axi_arqos : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARQOS";
  attribute x_interface_info of s_axi_arregion : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREGION";
  attribute x_interface_info of s_axi_arsize : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARSIZE";
  attribute x_interface_info of s_axi_aruser : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARUSER";
  attribute x_interface_info of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute x_interface_info of s_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWBURST";
  attribute x_interface_info of s_axi_awcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWCACHE";
  attribute x_interface_info of s_axi_awid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWID";
  attribute x_interface_parameter of s_axi_awid : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 128, PROTOCOL AXI4, FREQ_HZ 240000000, ID_WIDTH 6, ADDR_WIDTH 31, AWUSER_WIDTH 1, ARUSER_WIDTH 1, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_BURST_LENGTH 4, PHASE 0.000, CLK_DOMAIN design_1_clk_250MHz, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of s_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWLEN";
  attribute x_interface_info of s_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWPROT";
  attribute x_interface_info of s_axi_awqos : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWQOS";
  attribute x_interface_info of s_axi_awregion : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREGION";
  attribute x_interface_info of s_axi_awsize : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWSIZE";
  attribute x_interface_info of s_axi_awuser : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWUSER";
  attribute x_interface_info of s_axi_bid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BID";
  attribute x_interface_info of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute x_interface_info of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute x_interface_info of s_axi_rid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RID";
  attribute x_interface_info of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute x_interface_info of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute x_interface_info of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
U0: entity work.design_1_dfx_axi_shutdown_man_0_0_dfx_axi_shutdown_manager_v1_0_0
     port map (
      clk => clk,
      in_shutdown => in_shutdown,
      irq => irq,
      m_axi_araddr(30 downto 0) => m_axi_araddr(30 downto 0),
      m_axi_arburst(1 downto 0) => m_axi_arburst(1 downto 0),
      m_axi_arcache(3 downto 0) => m_axi_arcache(3 downto 0),
      m_axi_arid(5 downto 0) => m_axi_arid(5 downto 0),
      m_axi_arlen(7 downto 0) => m_axi_arlen(7 downto 0),
      m_axi_arlock => m_axi_arlock,
      m_axi_arprot(2 downto 0) => m_axi_arprot(2 downto 0),
      m_axi_arqos(3 downto 0) => m_axi_arqos(3 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arregion(3 downto 0) => m_axi_arregion(3 downto 0),
      m_axi_arsize(2 downto 0) => m_axi_arsize(2 downto 0),
      m_axi_aruser(0) => m_axi_aruser(0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(30 downto 0) => m_axi_awaddr(30 downto 0),
      m_axi_awburst(1 downto 0) => m_axi_awburst(1 downto 0),
      m_axi_awcache(3 downto 0) => m_axi_awcache(3 downto 0),
      m_axi_awid(5 downto 0) => m_axi_awid(5 downto 0),
      m_axi_awlen(7 downto 0) => m_axi_awlen(7 downto 0),
      m_axi_awlock => m_axi_awlock,
      m_axi_awprot(2 downto 0) => m_axi_awprot(2 downto 0),
      m_axi_awqos(3 downto 0) => m_axi_awqos(3 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awregion(3 downto 0) => m_axi_awregion(3 downto 0),
      m_axi_awsize(2 downto 0) => m_axi_awsize(2 downto 0),
      m_axi_awuser(0) => m_axi_awuser(0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bid(5 downto 0) => m_axi_bid(5 downto 0),
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_buser(0) => '0',
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(127 downto 0) => m_axi_rdata(127 downto 0),
      m_axi_rid(5 downto 0) => m_axi_rid(5 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_ruser(0) => '0',
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(127 downto 0) => m_axi_wdata(127 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(15 downto 0) => m_axi_wstrb(15 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => m_axi_wvalid,
      rd_in_shutdown => rd_in_shutdown,
      rd_irq => rd_irq,
      request_shutdown => request_shutdown,
      reset => '0',
      resetn => resetn,
      s_axi_araddr(30 downto 0) => s_axi_araddr(30 downto 0),
      s_axi_arburst(1 downto 0) => s_axi_arburst(1 downto 0),
      s_axi_arcache(3 downto 0) => s_axi_arcache(3 downto 0),
      s_axi_arid(5 downto 0) => s_axi_arid(5 downto 0),
      s_axi_arlen(7 downto 0) => s_axi_arlen(7 downto 0),
      s_axi_arlock => s_axi_arlock,
      s_axi_arprot(2 downto 0) => s_axi_arprot(2 downto 0),
      s_axi_arqos(3 downto 0) => s_axi_arqos(3 downto 0),
      s_axi_arready => s_axi_arready,
      s_axi_arregion(3 downto 0) => s_axi_arregion(3 downto 0),
      s_axi_arsize(2 downto 0) => s_axi_arsize(2 downto 0),
      s_axi_aruser(0) => s_axi_aruser(0),
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(30 downto 0) => s_axi_awaddr(30 downto 0),
      s_axi_awburst(1 downto 0) => s_axi_awburst(1 downto 0),
      s_axi_awcache(3 downto 0) => s_axi_awcache(3 downto 0),
      s_axi_awid(5 downto 0) => s_axi_awid(5 downto 0),
      s_axi_awlen(7 downto 0) => s_axi_awlen(7 downto 0),
      s_axi_awlock => s_axi_awlock,
      s_axi_awprot(2 downto 0) => s_axi_awprot(2 downto 0),
      s_axi_awqos(3 downto 0) => s_axi_awqos(3 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awregion(3 downto 0) => s_axi_awregion(3 downto 0),
      s_axi_awsize(2 downto 0) => s_axi_awsize(2 downto 0),
      s_axi_awuser(0) => s_axi_awuser(0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bid(5 downto 0) => s_axi_bid(5 downto 0),
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_ctrl_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_ctrl_arready => NLW_U0_s_axi_ctrl_arready_UNCONNECTED,
      s_axi_ctrl_arvalid => '0',
      s_axi_ctrl_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_ctrl_awready => NLW_U0_s_axi_ctrl_awready_UNCONNECTED,
      s_axi_ctrl_awvalid => '0',
      s_axi_ctrl_bready => '0',
      s_axi_ctrl_bresp(1 downto 0) => NLW_U0_s_axi_ctrl_bresp_UNCONNECTED(1 downto 0),
      s_axi_ctrl_bvalid => NLW_U0_s_axi_ctrl_bvalid_UNCONNECTED,
      s_axi_ctrl_rdata(31 downto 0) => NLW_U0_s_axi_ctrl_rdata_UNCONNECTED(31 downto 0),
      s_axi_ctrl_rready => '0',
      s_axi_ctrl_rresp(1 downto 0) => NLW_U0_s_axi_ctrl_rresp_UNCONNECTED(1 downto 0),
      s_axi_ctrl_rvalid => NLW_U0_s_axi_ctrl_rvalid_UNCONNECTED,
      s_axi_ctrl_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_ctrl_wready => NLW_U0_s_axi_ctrl_wready_UNCONNECTED,
      s_axi_ctrl_wvalid => '0',
      s_axi_rdata(127 downto 0) => s_axi_rdata(127 downto 0),
      s_axi_rid(5 downto 0) => s_axi_rid(5 downto 0),
      s_axi_rlast => s_axi_rlast,
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(127 downto 0) => s_axi_wdata(127 downto 0),
      s_axi_wlast => s_axi_wlast,
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(15 downto 0) => s_axi_wstrb(15 downto 0),
      s_axi_wuser(0) => '0',
      s_axi_wvalid => s_axi_wvalid,
      shutdown_requested => shutdown_requested,
      wr_in_shutdown => wr_in_shutdown,
      wr_irq => wr_irq
    );
end STRUCTURE;
