#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Aug 14 16:56:45 2023
# Process ID: 11992
# Current directory: D:/Study/Xlinx/FPGA/uart
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6956 D:\Study\Xlinx\FPGA\uart\uart.xpr
# Log file: D:/Study/Xlinx/FPGA/uart/vivado.log
# Journal file: D:/Study/Xlinx/FPGA/uart\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Study/Xlinx/FPGA/uart/uart.xpr
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
place_ports i_clk K17
place_ports i_uart_rx C12
save_constraints
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
open_run synth_1 -name synth_1
