[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.SystemVerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"verilog/logicBlocks"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Alu|Alu>io_q",
    "sources":[
      "~Alu|Alu>io_ctrl",
      "~Alu|Alu>io_gndOuts",
      "~Alu|Alu>io_loopBreak",
      "~Alu|Alu>io_config",
      "~Alu|Alu>io_ib32",
      "~Alu|Alu>io_i1",
      "~Alu|Alu>io_i0"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Alu|Alu>io_ob32",
    "sources":[
      "~Alu|Alu>io_gndOuts",
      "~Alu|Alu>io_loopBreak",
      "~Alu|Alu>io_config",
      "~Alu|Alu>io_ib32",
      "~Alu|Alu>io_ctrl",
      "~Alu|Alu>io_i1",
      "~Alu|Alu>io_i0"
    ]
  }
]