<?xml version="1.0" encoding="utf-8" standalone="yes" ?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>Behnam Ghavami | Seyed Milad Ebrahimipour</title>
    <link>https://miladebrahimipour.github.io/author/behnam-ghavami/</link>
      <atom:link href="https://miladebrahimipour.github.io/author/behnam-ghavami/index.xml" rel="self" type="application/rss+xml" />
    <description>Behnam Ghavami</description>
    <generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><copyright>Â© Seyed Milad Ebrahimipour 2020</copyright><lastBuildDate>Tue, 02 Feb 2021 00:00:00 +0000</lastBuildDate>
    <image>
      <url>https://miladebrahimipour.github.io/images/icon_hu0b7a4cb9992c9ac0e91bd28ffd38dd00_9727_512x512_fill_lanczos_center_2.png</url>
      <title>Behnam Ghavami</title>
      <link>https://miladebrahimipour.github.io/author/behnam-ghavami/</link>
    </image>
    
    <item>
      <title>LEAP: A Deep Learning based Aging-Aware Architecture Exploration Framework for FPGAs</title>
      <link>https://miladebrahimipour.github.io/publication/fpga-leap/</link>
      <pubDate>Tue, 02 Feb 2021 00:00:00 +0000</pubDate>
      <guid>https://miladebrahimipour.github.io/publication/fpga-leap/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Aadam: A Fast, Accurate, and Versatile Aging-Aware Cell Library Delay Model using Feed-Forward Neural Network</title>
      <link>https://miladebrahimipour.github.io/publication/iccad-adaam/</link>
      <pubDate>Mon, 02 Nov 2020 00:00:00 +0000</pubDate>
      <guid>https://miladebrahimipour.github.io/publication/iccad-adaam/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Aging and Process Variation-aware Statistical Gate Sizing using Incremental-based Criticality Computation</title>
      <link>https://miladebrahimipour.github.io/publication/tvlsi-criticality/</link>
      <pubDate>Sat, 31 Oct 2020 12:14:19 +0330</pubDate>
      <guid>https://miladebrahimipour.github.io/publication/tvlsi-criticality/</guid>
      <description></description>
    </item>
    
    <item>
      <title>A Statistical Gate Sizing Method for Timing Yield and Lifetime Reliability Optimization of Integrated Circuits</title>
      <link>https://miladebrahimipour.github.io/publication/tetc-yield-guardband/</link>
      <pubDate>Thu, 16 Apr 2020 00:00:00 +0000</pubDate>
      <guid>https://miladebrahimipour.github.io/publication/tetc-yield-guardband/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Adjacency criticality: a simple yet effective metric for statistical timing yield optimisation of digital integrated circuits</title>
      <link>https://miladebrahimipour.github.io/publication/iet-adjacency-criticality/</link>
      <pubDate>Mon, 13 May 2019 00:00:00 +0000</pubDate>
      <guid>https://miladebrahimipour.github.io/publication/iet-adjacency-criticality/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Aging-aware Instruction Set Encoding using a Graph-based Scheme for Lifetime Reliability Enhancement of Instruction Cache</title>
      <link>https://miladebrahimipour.github.io/publication/csicc-icache/</link>
      <pubDate>Fri, 01 Mar 2019 10:46:49 +0330</pubDate>
      <guid>https://miladebrahimipour.github.io/publication/csicc-icache/</guid>
      <description></description>
    </item>
    
    <item>
      <title>A Partitioning-based lifetime Reliability Improvement of Digital Circuits using Logic Re-synthesis</title>
      <link>https://miladebrahimipour.github.io/publication/cicis-logic-resynthesis/</link>
      <pubDate>Fri, 01 Feb 2019 11:39:11 +0330</pubDate>
      <guid>https://miladebrahimipour.github.io/publication/cicis-logic-resynthesis/</guid>
      <description></description>
    </item>
    
    <item>
      <title>A Fast Method for Aging Effects Mitigation in Digital Circuits using Logic Re-synthesis</title>
      <link>https://miladebrahimipour.github.io/publication/csicc-logic-resynthesis/</link>
      <pubDate>Thu, 01 Mar 2018 12:25:50 +0330</pubDate>
      <guid>https://miladebrahimipour.github.io/publication/csicc-logic-resynthesis/</guid>
      <description></description>
    </item>
    
  </channel>
</rss>
