============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  06:10:38 pm
  Module:                 carry_select_adder_46814_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-218 ps) Path Delay Check
     Startpoint: (F) B[19]
       Endpoint: (R) S[31]

                   Capture    Launch  
      Path Delay:+    1870         -  
      Drv Adjust:+       0         0  
         Arrival:=    1870            
                                      
   Required Time:=    1870            
       Data Path:-    2088            
           Slack:=    -218            

Exceptions/Constraints:
  max_delay             1870            constraints.sdc_line_1 

#-------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags   Arc   Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------------
  B[19]                                                    -       -     F     (arrival)                      2  5.9  1000     0       0    (-,-) 
  g315_dup/X                                               -       A->X  F     sky130_fd_sc_hd__clkbuf_1      1  6.1    64   328     328    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[1].FA/g204/Y        -       A->Y  R     sky130_fd_sc_hd__clkinv_2      2 11.1    49    67     395    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[1].FA/g196__4733/Y  -       B->Y  F     sky130_fd_sc_hd__nand2_2       1  9.6    49    64     459    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[1].FA/g194__5115/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    61     520    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[1].FA/g192__6131/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50     570    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[2].FA/g124__2883/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56     627    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[2].FA/g122__9315/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50     677    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[3].FA/g124__2398/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56     734    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[3].FA/g122__6417/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50     784    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[4].FA/g124__6783/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56     840    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[4].FA/g122__8428/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50     891    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[5].FA/g124__8246/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56     947    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[5].FA/g122__1705/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50     998    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[6].FA/g124__4733/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1054    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[6].FA/g122__5115/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1104    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[7].FA/g124__1666/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1161    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[7].FA/g122__2883/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1211    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[8].FA/g124__6260/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1268    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[8].FA/g122__2398/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1318    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[9].FA/g124__1617/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1374    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[9].FA/g122__6783/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1425    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[10].FA/g124__7098/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1481    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[10].FA/g122__8246/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    39    50    1532    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[11].FA/g125__9315/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    57    1589    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[11].FA/g123__4733/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       3 15.3    46    56    1644    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[12].FA/g125__6417/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    60    1704    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[12].FA/g123__1666/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       3 11.8    39    50    1754    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[13].FA/g16/Y        -       A->Y  R     sky130_fd_sc_hd__clkinv_2      1  5.9    30    43    1798    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[13].FA/g15/Y        -       A->Y  F     sky130_fd_sc_hd__nand2_2       1  5.6    33    41    1838    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[13].FA/g13/Y        -       A->Y  R     sky130_fd_sc_hd__nand2_2       1 10.1    73    68    1907    (-,-) 
  g55/Y                                                    -       A->Y  F     sky130_fd_sc_hd__nand2_4       1 17.6    52    66    1972    (-,-) 
  g53/Y                                                    -       B->Y  R     sky130_fd_sc_hd__nand2_8       1 51.3   108   115    2087    (-,-) 
  S[31]                                                    <<<     -     R     (port)                         -    -     -     0    2088    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------------

