// Verilog code for an AND gate module

module and_gate( 
input a, 
input b, 
output out );

// Implementing AND gate functionality
assign out = a & b;

endmodule