// Seed: 2530978297
module module_0 (
    input wire id_0,
    input supply0 id_1,
    input tri1 id_2,
    input wire id_3,
    input tri id_4,
    input supply1 id_5,
    input wand id_6,
    input tri0 id_7,
    input wor id_8,
    input wire id_9
    , id_17,
    output supply0 id_10,
    input supply0 id_11,
    input wire id_12,
    input supply1 id_13,
    output uwire id_14,
    input supply1 id_15
    , id_18
);
  wire id_19;
endmodule
module module_1 #(
    parameter id_2 = 32'd94,
    parameter id_3 = 32'd60,
    parameter id_8 = 32'd63
) (
    input tri0 id_0,
    output supply0 id_1,
    input tri0 _id_2,
    input tri1 _id_3
);
  wire [id_3 : -1] id_5;
  assign id_1 = id_3;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0
  );
  assign modCall_1.id_3 = 0;
  wand id_6, id_7, _id_8;
  wire [1 : 1] id_9;
  assign id_6 = -1'b0;
  logic [{  id_8  ,  id_2  } : -1] id_10;
  ;
endmodule
