<?xml version="1.0" encoding="UTF-8"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en-gb">
<link rel="self" type="application/atom+xml" href="http://forums.nesdev.com/feed.php?f=3&amp;t=6425" />

<title>nesdev.com</title>
<subtitle>NES Development and Strangulation Records message boards</subtitle>
<link href="http://forums.nesdev.com/index.php" />
<updated>2010-05-30T14:40:19-07:00</updated>

<author><name><![CDATA[nesdev.com]]></name></author>
<id>http://forums.nesdev.com/feed.php?f=3&amp;t=6425</id>
<entry>
<author><name><![CDATA[Zepper]]></name></author>
<updated>2010-05-30T14:40:19-07:00</updated>
<published>2010-05-30T14:40:19-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=6425&amp;p=62141#p62141</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=6425&amp;p=62141#p62141"/>
<title type="html"><![CDATA[How to tell diff between MMC1A, MMC1B, MMC1C, etc etc]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=6425&amp;p=62141#p62141"><![CDATA[
- Well, you could provide a manual switcher perhaps..?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=39">Zepper</a> — Sun May 30, 2010 2:40 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[blargg]]></name></author>
<updated>2010-05-30T06:18:34-07:00</updated>
<published>2010-05-30T06:18:34-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=6425&amp;p=62101#p62101</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=6425&amp;p=62101#p62101"/>
<title type="html"><![CDATA[How to tell diff between MMC1A, MMC1B, MMC1C, etc etc]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=6425&amp;p=62101#p62101"><![CDATA[
Because the SRAM can corrupt bytes if it's put into <a href="http://www2.renesas.com/faq/en/images/dr2.gif" class="postlink">low-power retention mode</a> improperly (note that the MMC1's main SRAM enable line uses CE2, which is active-high, while that timing diagram shows /CE1, which is active low). It doesn't matter whether it's being read or written. Keeping it unselected except when saving/loading a game reduces chances of this. Some later MMCs do allow read-only access, presumably because they improved the controller or found that the benefits outweighed the drawbacks.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=17">blargg</a> — Sun May 30, 2010 6:18 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[tepples]]></name></author>
<updated>2010-05-30T04:23:45-07:00</updated>
<published>2010-05-30T04:23:45-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=6425&amp;p=62100#p62100</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=6425&amp;p=62100#p62100"/>
<title type="html"><![CDATA[How to tell diff between MMC1A, MMC1B, MMC1C, etc etc]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=6425&amp;p=62100#p62100"><![CDATA[
<div class="quotetitle">blargg wrote:</div><div class="quotecontent"><br />Enabled WRAM opens the possibility of corruption of saved games, due to [...] writes<br /></div><br />Then why does it only read-enable WRAM while WRAM is write-enabled?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=9">tepples</a> — Sun May 30, 2010 4:23 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[jwdonal]]></name></author>
<updated>2010-05-29T18:56:28-07:00</updated>
<published>2010-05-29T18:56:28-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=6425&amp;p=62071#p62071</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=6425&amp;p=62071#p62071"/>
<title type="html"><![CDATA[How to tell diff between MMC1A, MMC1B, MMC1C, etc etc]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=6425&amp;p=62071#p62071"><![CDATA[
<div class="quotetitle">blargg wrote:</div><div class="quotecontent"><br />Enabled WRAM opens the possibility of corruption of saved games, due to powering on and off, errant writes by NES when powering up and down, or errant writes by the game program itself.<br /></div><br />Ah, gotchya. Thanks Blargg!<br /><br /><div class="quotetitle">blargg wrote:</div><div class="quotecontent"><br />Note how the MMC5 devotes <a href="http://wiki.nesdev.com/w/index.php/MMC5#PRG_RAM_Protect_1_.28.245102.29" class="postlink">two registers</a> to WRAM enable, with different values that must be written to each, to lessen the chance of it getting enabled even if the CPU goes wild.<br /></div><br />I have not looked into Mapper 5 in any detail yet, but that is _really_ cool!!<br /><br />Thanks!<br /><br />Jonathon <img src="http://forums.nesdev.com/images/smilies/icon_smile.gif" alt=":)" title="Smile" /><p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3962">jwdonal</a> — Sat May 29, 2010 6:56 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[blargg]]></name></author>
<updated>2010-05-29T18:50:34-07:00</updated>
<published>2010-05-29T18:50:34-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=6425&amp;p=62070#p62070</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=6425&amp;p=62070#p62070"/>
<title type="html"><![CDATA[How to tell diff between MMC1A, MMC1B, MMC1C, etc etc]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=6425&amp;p=62070#p62070"><![CDATA[
Enabled WRAM opens the possibility of corruption of saved games, due to powering on and off, errant writes by NES when powering up and down, or errant writes by the game program itself. Note how the MMC5 devotes <a href="http://wiki.nesdev.com/w/index.php/MMC5#PRG_RAM_Protect_1_.28.245102.29" class="postlink">two registers</a> to WRAM enable, with different values that must be written to each, to lessen the chance of it getting enabled even if the CPU goes wild.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=17">blargg</a> — Sat May 29, 2010 6:50 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[jwdonal]]></name></author>
<updated>2010-05-29T17:32:43-07:00</updated>
<published>2010-05-29T17:32:43-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=6425&amp;p=62068#p62068</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=6425&amp;p=62068#p62068"/>
<title type="html"><![CDATA[how about this?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=6425&amp;p=62068#p62068"><![CDATA[
What if I just leave the WRAM enabled permanently??  Is that a major "no-no"?  Why did they even make this bit anyway?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3962">jwdonal</a> — Sat May 29, 2010 5:32 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[blargg]]></name></author>
<updated>2010-05-29T16:18:28-07:00</updated>
<published>2010-05-29T16:18:28-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=6425&amp;p=62063#p62063</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=6425&amp;p=62063#p62063"/>
<title type="html"><![CDATA[How to tell diff between MMC1A, MMC1B, MMC1C, etc etc]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=6425&amp;p=62063#p62063"><![CDATA[
MMC1 boards can also wire the 8K SRAM's other chip enable to one of the CHR address lines, usually CHR A16. I don't think there's any way to determine which board wiring/MMC revision is used by the iNES header alone, one reason that iNES 2.0 was attempted. Emulators just try to choose a set of behaviors that work for most games they know of, or use a database of known games. Neither is a good solution.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=17">blargg</a> — Sat May 29, 2010 4:18 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Zepper]]></name></author>
<updated>2010-05-29T16:03:20-07:00</updated>
<published>2010-05-29T16:03:20-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=6425&amp;p=62062#p62062</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=6425&amp;p=62062#p62062"/>
<title type="html"><![CDATA[How to tell diff between MMC1A, MMC1B, MMC1C, etc etc]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=6425&amp;p=62062#p62062"><![CDATA[
- I don't know any known games that would use a copy protection (example) about the PRG RAM state, of I/O. Well, for my best, basically:<br /><br />a) always enabled: you catch reads/writes from/to $6000-$7FFF.<br />b) enabled or disabled by default: there's a write to a certain register $8xxx-$Fxxx that changes a certain bit that controls PRG RAM state.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=39">Zepper</a> — Sat May 29, 2010 4:03 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[jwdonal]]></name></author>
<updated>2010-05-29T15:19:27-07:00</updated>
<published>2010-05-29T15:19:27-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=6425&amp;p=62058#p62058</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=6425&amp;p=62058#p62058"/>
<title type="html"><![CDATA[How to tell diff between MMC1A, MMC1B, MMC1C, etc etc]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=6425&amp;p=62058#p62058"><![CDATA[
Got this from the NesDev wiki:<br /><br /><div class="quotetitle"><b>Quote:</b></div><div class="quotecontent"><br />At least 6 different versions of the MMC1 are known to exist: MMC1, MMC1A, MMC1B1, MMC1B2, MMC1B3, and MMC1C. The known differences are as follows:<br /><br />MMC1A: PRG RAM is always enabled<br />MMC1B: PRG RAM is enabled by default.<br />MMC1C: PRG RAM is disabled by default.<br /></div><br />My only real concern here is MMC1A in which the PRG RAM can _not_ be disabled.  I can totally see some game writing a 1 to bit 4 of the PRG register because the programmer believes that the PRG RAM can never be disabled anyway.<br /><br />Is there any way at all (outside of CRC/hash) that I can tell if the cart is a MMC1A cart, so that I know not to allow the user to ever disable the PRG RAM when they're not supposed to?<br /><br />Thanks!<br /><br />Jonathon<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3962">jwdonal</a> — Sat May 29, 2010 3:19 pm</p><hr />
]]></content>
</entry>
</feed>