/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [11:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [17:0] celloutsig_0_15z;
  wire [18:0] celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire [17:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  reg [8:0] celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [10:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [13:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire [15:0] celloutsig_1_0z;
  wire [10:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [10:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [17:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = celloutsig_1_2z[6] ? celloutsig_1_0z[3] : in_data[119];
  assign celloutsig_1_5z = in_data[156] ? celloutsig_1_2z[5] : celloutsig_1_0z[2];
  assign celloutsig_1_13z = ~(celloutsig_1_11z & celloutsig_1_8z);
  assign celloutsig_0_18z = ~(celloutsig_0_16z[0] & celloutsig_0_9z[2]);
  assign celloutsig_0_2z = ~(celloutsig_0_1z[2] & in_data[90]);
  assign celloutsig_1_7z = !(celloutsig_1_4z[15] ? celloutsig_1_4z[6] : celloutsig_1_3z);
  assign celloutsig_0_7z = celloutsig_0_6z[3] ^ in_data[56];
  assign celloutsig_0_10z = celloutsig_0_0z[2] ^ celloutsig_0_6z[10];
  assign celloutsig_1_19z = { celloutsig_1_2z[6:5], celloutsig_1_14z, celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_15z } & { celloutsig_1_4z[14:5], celloutsig_1_18z };
  assign celloutsig_0_17z = { in_data[73], celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_14z } / { 1'h1, celloutsig_0_0z[10:9], in_data[0] };
  assign celloutsig_0_4z = in_data[34:29] == celloutsig_0_1z[6:1];
  assign celloutsig_1_11z = celloutsig_1_0z[12:3] === { celloutsig_1_10z[9:1], celloutsig_1_5z };
  assign celloutsig_0_24z = { celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_22z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_20z } > { celloutsig_0_0z[8:2], celloutsig_0_4z, celloutsig_0_19z, celloutsig_0_13z, celloutsig_0_20z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_12z = celloutsig_0_0z[4:0] && { celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_0_22z = { celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_2z } && in_data[17:13];
  assign celloutsig_1_8z = { in_data[118:113], celloutsig_1_5z } || in_data[140:134];
  assign celloutsig_1_14z = celloutsig_1_2z[6:1] || celloutsig_1_0z[8:3];
  assign celloutsig_1_15z = { celloutsig_1_10z[8:2], celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_3z } || celloutsig_1_4z[11:2];
  assign celloutsig_0_20z = { celloutsig_0_17z, celloutsig_0_6z } || { celloutsig_0_17z[1], celloutsig_0_8z };
  assign celloutsig_0_3z = in_data[56] & ~(celloutsig_0_2z);
  assign celloutsig_0_23z = { celloutsig_0_21z, celloutsig_0_14z, celloutsig_0_2z } % { 1'h1, celloutsig_0_8z[10:9] };
  assign celloutsig_1_12z = celloutsig_1_0z[4:1] * celloutsig_1_0z[13:10];
  assign celloutsig_0_15z = { celloutsig_0_8z[8:4], celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_10z } * celloutsig_0_1z;
  assign celloutsig_0_9z = celloutsig_0_5z ? in_data[82:79] : celloutsig_0_0z[8:5];
  assign celloutsig_0_8z = ~ in_data[82:69];
  assign celloutsig_1_0z = ~ in_data[150:135];
  assign celloutsig_1_6z = ~^ celloutsig_1_0z[14:4];
  assign celloutsig_1_9z = ~^ { in_data[117:108], celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_1z = ~^ in_data[182:176];
  assign celloutsig_0_5z = ^ celloutsig_0_1z[16:4];
  assign celloutsig_0_21z = ^ { celloutsig_0_19z[1:0], celloutsig_0_19z };
  assign celloutsig_1_2z = celloutsig_1_0z[8:0] >> in_data[108:100];
  assign celloutsig_0_6z = { celloutsig_0_1z[12:3], celloutsig_0_2z } <<< in_data[84:74];
  assign celloutsig_0_0z = in_data[11:0] - in_data[25:14];
  assign celloutsig_0_1z = { in_data[48:43], celloutsig_0_0z } - in_data[58:41];
  assign celloutsig_0_16z = { celloutsig_0_0z[9:1], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_12z } - { celloutsig_0_15z[8:6], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_12z };
  assign celloutsig_0_19z = celloutsig_0_16z[18:16] - { celloutsig_0_0z[7:6], celloutsig_0_2z };
  assign celloutsig_1_4z = in_data[137:120] - { in_data[169:153], celloutsig_1_1z };
  assign celloutsig_1_10z = { celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_5z } ^ { celloutsig_1_2z[4:3], celloutsig_1_2z };
  assign celloutsig_0_26z = { celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_24z } ^ { celloutsig_0_23z[1:0], celloutsig_0_12z };
  assign celloutsig_1_18z = ~((celloutsig_1_15z & celloutsig_1_12z[0]) | celloutsig_1_9z);
  always_latch
    if (celloutsig_1_18z) celloutsig_0_25z = 9'h000;
    else if (clkin_data[0]) celloutsig_0_25z = { celloutsig_0_0z[3:0], celloutsig_0_7z, celloutsig_0_23z, celloutsig_0_3z };
  assign celloutsig_0_13z = ~((celloutsig_0_6z[7] & celloutsig_0_9z[1]) | (celloutsig_0_1z[3] & celloutsig_0_4z));
  assign celloutsig_0_14z = ~((celloutsig_0_5z & celloutsig_0_5z) | (in_data[88] & celloutsig_0_8z[7]));
  assign { out_data[128], out_data[106:96], out_data[40:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_25z, celloutsig_0_26z };
endmodule
