// Seed: 1823220525
module module_0 ();
  assign id_0 = id_0[1'b0];
  assign id_1[1] = 1;
  type_2(
      1, 1 - id_0[1 : 1]
  );
endmodule
module module_1 (
    input logic id_0,
    output logic id_1,
    input logic id_2,
    input id_3,
    input logic id_4,
    output id_5,
    output id_6
);
  assign id_1 = 1;
endmodule
