// Seed: 1556958655
module module_0 (
    input tri1 id_0,
    output wor id_1,
    input tri id_2,
    output supply1 id_3,
    output tri1 id_4,
    input uwire id_5,
    output supply1 id_6
);
  wire id_8;
endmodule
module module_1 (
    output tri0 id_0,
    input tri id_1,
    input wire id_2,
    input wand id_3,
    input tri0 id_4,
    input uwire id_5,
    input tri0 id_6,
    output wor id_7,
    output supply0 id_8,
    input uwire id_9
);
  id_11 :
  assert property (@(posedge id_4) id_1(id_9))
  else;
  module_0(
      id_2, id_7, id_1, id_7, id_7, id_1, id_11
  );
endmodule
