Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Aug 18 19:52:33 2018
| Host         : WIN-MJ2I8SI0RJV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file base_wrapper_timing_summary_routed.rpt -pb base_wrapper_timing_summary_routed.pb -rpx base_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : base_wrapper
| Device       : 7z020-clg400
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 166 register/latch pins with no clock driven by root clock pin: AC_BCLK (HIGH)

 There are 2654 register/latch pins with no clock driven by root clock pin: HDMI_RX_PCLK (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5735 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 29 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.179        0.000                      0                43987        0.057        0.000                      0                43855        0.264        0.000                       0                 20314  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
base_gmii_to_rgmii_0_0_rgmii_rx_clk                                                         {0.000 4.000}        8.000           125.000         
base_gmii_to_rgmii_1_0_rgmii_rx_clk                                                         {0.000 4.000}        8.000           125.000         
base_i/audio/clk_wiz_0/inst/clk_in1                                                         {0.000 5.000}        10.000          100.000         
  clk_out1_base_clk_wiz_0_1                                                                 {0.000 41.663}       83.326          12.001          
  clkfbout_base_clk_wiz_0_1                                                                 {0.000 30.000}       60.000          16.667          
clk_fpga_0                                                                                  {0.000 10.000}       20.000          50.000          
clk_fpga_1                                                                                  {0.000 5.000}        10.000          100.000         
  clk_out1_base_clk_wiz_0_0                                                                 {0.000 6.734}        13.467          74.254          
  clkfbout_base_clk_wiz_0_0                                                                 {0.000 10.000}       20.000          50.000          
clk_fpga_2                                                                                  {0.000 3.250}        6.500           153.846         
clk_fpga_3                                                                                  {0.000 2.500}        5.000           200.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
eth0_clk125                                                                                 {0.000 4.000}        8.000           125.000         
  base_gmii_to_rgmii_0_0_rgmii_tx_clk                                                       {0.000 4.000}        8.000           125.000         
eth0_rgmii_rxclk                                                                            {0.000 4.000}        8.000           125.000         
eth1_clk125                                                                                 {0.000 4.000}        8.000           125.000         
  base_gmii_to_rgmii_1_0_rgmii_tx_clk                                                       {0.000 4.000}        8.000           125.000         
eth1_rgmii_rxclk                                                                            {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
base_i/audio/clk_wiz_0/inst/clk_in1                                                                                                                                                                                                           3.000        0.000                       0                     1  
  clk_out1_base_clk_wiz_0_1                                                                                                                                                                                                                  81.733        0.000                       0                     2  
  clkfbout_base_clk_wiz_0_1                                                                                                                                                                                                                  40.000        0.000                       0                     3  
clk_fpga_1                                                                                        1.235        0.000                      0                36967        0.057        0.000                      0                36967        3.000        0.000                       0                 16725  
  clk_out1_base_clk_wiz_0_0                                                                       5.093        0.000                      0                 5173        0.079        0.000                      0                 5173        5.964        0.000                       0                  2721  
  clkfbout_base_clk_wiz_0_0                                                                                                                                                                                                                  18.408        0.000                       0                     3  
clk_fpga_3                                                                                        2.055        0.000                      0                  394        0.087        0.000                      0                  394        0.264        0.000                       0                   233  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.444        0.000                      0                  943        0.090        0.000                      0                  943       15.450        0.000                       0                   495  
eth0_clk125                                                                                       4.606        0.000                      0                   53        0.191        0.000                      0                   53        3.500        0.000                       0                    47  
eth0_rgmii_rxclk                                                                                  4.925        0.000                      0                   22        0.309        0.000                      0                   22        3.500        0.000                       0                    19  
eth1_clk125                                                                                       4.605        0.000                      0                   53        0.608        0.000                      0                   53        3.500        0.000                       0                    46  
eth1_rgmii_rxclk                                                                                  4.881        0.000                      0                   22        0.225        0.000                      0                   22        3.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                                                                                            clk_fpga_1                                                                                      999.004        0.000                      0                   12                                                                        
clk_out1_base_clk_wiz_0_0                                                                   clk_fpga_1                                                                                       11.868        0.000                      0                   39                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_fpga_1                                                                                       32.094        0.000                      0                    8                                                                        
clk_fpga_1                                                                                  clk_out1_base_clk_wiz_0_0                                                                         8.885        0.000                      0                   53                                                                        
clk_fpga_1                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        9.018        0.000                      0                    8                                                                        
eth0_clk125                                                                                 base_gmii_to_rgmii_0_0_rgmii_tx_clk                                                               0.730        0.000                      0                    5        1.053        0.000                      0                    5  
base_gmii_to_rgmii_0_0_rgmii_rx_clk                                                         eth0_rgmii_rxclk                                                                                  0.179        0.000                      0                    5        0.819        0.000                      0                    5  
eth1_clk125                                                                                 base_gmii_to_rgmii_1_0_rgmii_tx_clk                                                               0.494        0.000                      0                    5        0.867        0.000                      0                    5  
base_gmii_to_rgmii_1_0_rgmii_rx_clk                                                         eth1_rgmii_rxclk                                                                                  0.250        0.000                      0                    5        0.745        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_fpga_1                                                                                  clk_fpga_1                                                                                        7.426        0.000                      0                  108        0.326        0.000                      0                  108  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.514        0.000                      0                  100        0.326        0.000                      0                  100  
**default**                                                                                 clk_fpga_1                                                                                                                                                                                    9.085        0.000                      0                   12                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  base_i/audio/clk_wiz_0/inst/clk_in1
  To Clock:  base_i/audio/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         base_i/audio/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { base_i/audio/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  base_i/audio/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  base_i/audio/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  base_i/audio/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  base_i/audio/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  base_i/audio/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  base_i/audio/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_base_clk_wiz_0_1
  To Clock:  clk_out1_base_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       81.733ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_base_clk_wiz_0_1
Waveform(ns):       { 0.000 41.663 }
Period(ns):         83.326
Sources:            { base_i/audio/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         83.326      81.733     BUFGCTRL_X0Y1    base_i/audio/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         83.326      82.077     MMCME2_ADV_X0Y0  base_i/audio/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.326      130.034    MMCME2_ADV_X0Y0  base_i/audio/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_base_clk_wiz_0_1
  To Clock:  clkfbout_base_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_base_clk_wiz_0_1
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { base_i/audio/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         60.000      58.408     BUFGCTRL_X0Y4    base_i/audio/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         60.000      58.751     MMCME2_ADV_X0Y0  base_i/audio/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         60.000      58.751     MMCME2_ADV_X0Y0  base_i/audio/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       60.000      40.000     MMCME2_ADV_X0Y0  base_i/audio/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       60.000      153.360    MMCME2_ADV_X0Y0  base_i/audio/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        1.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.235ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.213ns  (logic 4.794ns (58.368%)  route 3.419ns (41.632%))
  Logic Levels:           5  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.054ns = ( 12.054 - 10.000 ) 
    Source Clock Delay      (SCD):    2.280ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.338     2.280    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/ap_clk
    DSP48_X2Y11          DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     5.378 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/PCOUT[47]
                         net (fo=1, routed)           0.002     5.380    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/PCOUT[47]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.107     6.487 f  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/P[8]
                         net (fo=482, routed)         1.371     7.858    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/sel[3]
    SLICE_X49Y36         LUT4 (Prop_lut4_I1_O)        0.097     7.955 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/g21_b15/O
                         net (fo=2, routed)           0.532     8.488    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/g21_b15_n_3
    SLICE_X52Y37         LUT5 (Prop_lut5_I2_O)        0.239     8.727 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_78/O
                         net (fo=1, routed)           0.722     9.449    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_78_n_3
    SLICE_X50Y33         LUT6 (Prop_lut6_I3_O)        0.097     9.546 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_32/O
                         net (fo=1, routed)           0.000     9.546    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_32_n_3
    SLICE_X50Y33         MUXF7 (Prop_muxf7_I0_O)      0.156     9.702 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_7/O
                         net (fo=1, routed)           0.791    10.493    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/A[14]
    DSP48_X2Y10          DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    10.786    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.858 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.196    12.054    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/ap_clk
    DSP48_X2Y10          DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/CLK
                         clock pessimism              0.201    12.255    
                         clock uncertainty           -0.154    12.101    
    DSP48_X2Y10          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.372    11.729    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p
  -------------------------------------------------------------------
                         required time                         11.729    
                         arrival time                         -10.493    
  -------------------------------------------------------------------
                         slack                                  1.235    

Slack (MET) :             1.366ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.201ns  (logic 4.739ns (57.784%)  route 3.462ns (42.216%))
  Logic Levels:           5  (DSP48E1=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.054ns = ( 12.054 - 10.000 ) 
    Source Clock Delay      (SCD):    2.280ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.338     2.280    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/ap_clk
    DSP48_X2Y11          DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     5.378 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/PCOUT[47]
                         net (fo=1, routed)           0.002     5.380    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/PCOUT[47]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.107     6.487 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/P[7]
                         net (fo=480, routed)         1.375     7.862    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/sel[2]
    SLICE_X48Y36         LUT5 (Prop_lut5_I1_O)        0.101     7.963 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/g9_b13/O
                         net (fo=1, routed)           0.598     8.561    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/g9_b13_n_3
    SLICE_X48Y36         LUT6 (Prop_lut6_I3_O)        0.239     8.800 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_89/O
                         net (fo=1, routed)           0.617     9.417    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_89_n_3
    SLICE_X47Y34         LUT6 (Prop_lut6_I1_O)        0.097     9.514 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_36/O
                         net (fo=1, routed)           0.356     9.869    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_36_n_3
    SLICE_X47Y28         LUT5 (Prop_lut5_I4_O)        0.097     9.966 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_8/O
                         net (fo=1, routed)           0.515    10.481    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/A[13]
    DSP48_X2Y10          DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    10.786    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.858 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.196    12.054    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/ap_clk
    DSP48_X2Y10          DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/CLK
                         clock pessimism              0.201    12.255    
                         clock uncertainty           -0.154    12.101    
    DSP48_X2Y10          DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -0.254    11.847    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p
  -------------------------------------------------------------------
                         required time                         11.847    
                         arrival time                         -10.481    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             1.554ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.013ns  (logic 4.892ns (61.048%)  route 3.121ns (38.952%))
  Logic Levels:           6  (DSP48E1=1 LUT3=1 LUT4=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.054ns = ( 12.054 - 10.000 ) 
    Source Clock Delay      (SCD):    2.280ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.338     2.280    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/ap_clk
    DSP48_X2Y11          DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     5.378 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/PCOUT[47]
                         net (fo=1, routed)           0.002     5.380    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/PCOUT[47]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.107     6.487 f  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/P[7]
                         net (fo=480, routed)         1.339     7.826    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/sel[2]
    SLICE_X47Y36         LUT4 (Prop_lut4_I0_O)        0.097     7.923 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/g11_b16/O
                         net (fo=2, routed)           0.430     8.353    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/g11_b16_n_3
    SLICE_X47Y35         LUT4 (Prop_lut4_I0_O)        0.097     8.450 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_196/O
                         net (fo=1, routed)           0.396     8.846    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_196_n_3
    SLICE_X47Y35         LUT6 (Prop_lut6_I5_O)        0.097     8.943 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_68/O
                         net (fo=1, routed)           0.000     8.943    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_68_n_3
    SLICE_X47Y35         MUXF7 (Prop_muxf7_I1_O)      0.167     9.110 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_26/O
                         net (fo=1, routed)           0.396     9.506    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_26_n_3
    SLICE_X43Y33         LUT3 (Prop_lut3_I1_O)        0.229     9.735 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_5__0/O
                         net (fo=1, routed)           0.558    10.293    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/A[16]
    DSP48_X2Y10          DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    10.786    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.858 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.196    12.054    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/ap_clk
    DSP48_X2Y10          DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/CLK
                         clock pessimism              0.201    12.255    
                         clock uncertainty           -0.154    12.101    
    DSP48_X2Y10          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.254    11.847    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p
  -------------------------------------------------------------------
                         required time                         11.847    
                         arrival time                         -10.293    
  -------------------------------------------------------------------
                         slack                                  1.554    

Slack (MET) :             1.561ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.006ns  (logic 4.593ns (57.372%)  route 3.413ns (42.628%))
  Logic Levels:           5  (DSP48E1=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.054ns = ( 12.054 - 10.000 ) 
    Source Clock Delay      (SCD):    2.280ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.338     2.280    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/ap_clk
    DSP48_X2Y11          DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     5.378 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/PCOUT[47]
                         net (fo=1, routed)           0.002     5.380    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/PCOUT[47]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.107     6.487 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/P[6]
                         net (fo=472, routed)         1.483     7.970    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/sel[1]
    SLICE_X50Y38         LUT6 (Prop_lut6_I1_O)        0.097     8.067 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/g0_b15/O
                         net (fo=1, routed)           0.468     8.535    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/g0_b15_n_3
    SLICE_X50Y38         LUT6 (Prop_lut6_I5_O)        0.097     8.632 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_75/O
                         net (fo=1, routed)           0.406     9.037    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_75_n_3
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.097     9.134 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_31/O
                         net (fo=1, routed)           0.383     9.518    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_31_n_3
    SLICE_X49Y35         LUT6 (Prop_lut6_I5_O)        0.097     9.615 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_6__0/O
                         net (fo=1, routed)           0.671    10.286    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/A[15]
    DSP48_X2Y10          DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    10.786    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.858 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.196    12.054    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/ap_clk
    DSP48_X2Y10          DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/CLK
                         clock pessimism              0.201    12.255    
                         clock uncertainty           -0.154    12.101    
    DSP48_X2Y10          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -0.254    11.847    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p
  -------------------------------------------------------------------
                         required time                         11.847    
                         arrival time                         -10.286    
  -------------------------------------------------------------------
                         slack                                  1.561    

Slack (MET) :             1.667ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.767ns  (logic 4.926ns (63.419%)  route 2.841ns (36.581%))
  Logic Levels:           6  (DSP48E1=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.054ns = ( 12.054 - 10.000 ) 
    Source Clock Delay      (SCD):    2.280ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.338     2.280    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/ap_clk
    DSP48_X2Y11          DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     5.378 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/PCOUT[47]
                         net (fo=1, routed)           0.002     5.380    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/PCOUT[47]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.107     6.487 f  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/P[5]
                         net (fo=463, routed)         1.465     7.952    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/sel[0]
    SLICE_X50Y31         LUT6 (Prop_lut6_I0_O)        0.097     8.049 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/g27_b12/O
                         net (fo=1, routed)           0.000     8.049    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/g27_b12_n_3
    SLICE_X50Y31         MUXF7 (Prop_muxf7_I1_O)      0.160     8.209 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_225/O
                         net (fo=1, routed)           0.000     8.209    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_225_n_3
    SLICE_X50Y31         MUXF8 (Prop_muxf8_I1_O)      0.067     8.276 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_97/O
                         net (fo=1, routed)           0.710     8.986    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_97_n_3
    SLICE_X47Y31         LUT6 (Prop_lut6_I1_O)        0.230     9.216 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_38/O
                         net (fo=1, routed)           0.000     9.216    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_38_n_3
    SLICE_X47Y31         MUXF7 (Prop_muxf7_I1_O)      0.167     9.383 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_9/O
                         net (fo=1, routed)           0.664    10.047    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/A[12]
    DSP48_X2Y10          DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    10.786    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.858 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.196    12.054    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/ap_clk
    DSP48_X2Y10          DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/CLK
                         clock pessimism              0.201    12.255    
                         clock uncertainty           -0.154    12.101    
    DSP48_X2Y10          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.386    11.715    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p
  -------------------------------------------------------------------
                         required time                         11.715    
                         arrival time                         -10.047    
  -------------------------------------------------------------------
                         slack                                  1.667    

Slack (MET) :             1.733ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.702ns  (logic 4.943ns (64.179%)  route 2.759ns (35.821%))
  Logic Levels:           6  (DSP48E1=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.054ns = ( 12.054 - 10.000 ) 
    Source Clock Delay      (SCD):    2.280ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.338     2.280    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/ap_clk
    DSP48_X2Y11          DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     5.378 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/PCOUT[47]
                         net (fo=1, routed)           0.002     5.380    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/PCOUT[47]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.107     6.487 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/P[6]
                         net (fo=472, routed)         1.461     7.948    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/sel[1]
    SLICE_X47Y37         LUT6 (Prop_lut6_I1_O)        0.097     8.045 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/g7_b9/O
                         net (fo=1, routed)           0.000     8.045    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/g7_b9_n_3
    SLICE_X47Y37         MUXF7 (Prop_muxf7_I1_O)      0.167     8.212 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_267/O
                         net (fo=1, routed)           0.000     8.212    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_267_n_3
    SLICE_X47Y37         MUXF8 (Prop_muxf8_I1_O)      0.072     8.284 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_118/O
                         net (fo=1, routed)           0.609     8.893    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_118_n_3
    SLICE_X47Y34         LUT6 (Prop_lut6_I3_O)        0.239     9.132 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_43/O
                         net (fo=1, routed)           0.000     9.132    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_43_n_3
    SLICE_X47Y34         MUXF7 (Prop_muxf7_I0_O)      0.163     9.295 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_12/O
                         net (fo=1, routed)           0.686     9.982    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/A[9]
    DSP48_X2Y10          DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    10.786    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.858 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.196    12.054    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/ap_clk
    DSP48_X2Y10          DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/CLK
                         clock pessimism              0.201    12.255    
                         clock uncertainty           -0.154    12.101    
    DSP48_X2Y10          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -0.386    11.715    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p
  -------------------------------------------------------------------
                         required time                         11.715    
                         arrival time                          -9.982    
  -------------------------------------------------------------------
                         slack                                  1.733    

Slack (MET) :             1.778ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.657ns  (logic 4.952ns (64.677%)  route 2.705ns (35.323%))
  Logic Levels:           6  (DSP48E1=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.054ns = ( 12.054 - 10.000 ) 
    Source Clock Delay      (SCD):    2.280ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.338     2.280    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/ap_clk
    DSP48_X2Y11          DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     5.378 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/PCOUT[47]
                         net (fo=1, routed)           0.002     5.380    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/PCOUT[47]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.107     6.487 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/P[5]
                         net (fo=463, routed)         1.448     7.935    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/sel[0]
    SLICE_X42Y37         LUT6 (Prop_lut6_I0_O)        0.097     8.032 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/g8_b4/O
                         net (fo=1, routed)           0.000     8.032    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/g8_b4_n_3
    SLICE_X42Y37         MUXF7 (Prop_muxf7_I0_O)      0.182     8.214 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_344/O
                         net (fo=1, routed)           0.000     8.214    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_344_n_3
    SLICE_X42Y37         MUXF8 (Prop_muxf8_I0_O)      0.075     8.289 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_157/O
                         net (fo=1, routed)           0.456     8.745    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_157_n_3
    SLICE_X41Y37         LUT6 (Prop_lut6_I1_O)        0.230     8.975 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_53/O
                         net (fo=1, routed)           0.000     8.975    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_53_n_3
    SLICE_X41Y37         MUXF7 (Prop_muxf7_I0_O)      0.163     9.138 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_17/O
                         net (fo=1, routed)           0.798     9.936    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/A[4]
    DSP48_X2Y10          DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    10.786    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.858 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.196    12.054    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/ap_clk
    DSP48_X2Y10          DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/CLK
                         clock pessimism              0.201    12.255    
                         clock uncertainty           -0.154    12.101    
    DSP48_X2Y10          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -0.386    11.715    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p
  -------------------------------------------------------------------
                         required time                         11.715    
                         arrival time                          -9.936    
  -------------------------------------------------------------------
                         slack                                  1.778    

Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.629ns  (logic 4.964ns (65.065%)  route 2.665ns (34.935%))
  Logic Levels:           6  (DSP48E1=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.054ns = ( 12.054 - 10.000 ) 
    Source Clock Delay      (SCD):    2.280ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.338     2.280    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/ap_clk
    DSP48_X2Y11          DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     5.378 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/PCOUT[47]
                         net (fo=1, routed)           0.002     5.380    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/PCOUT[47]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.107     6.487 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/P[5]
                         net (fo=463, routed)         1.362     7.849    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/sel[0]
    SLICE_X41Y36         LUT6 (Prop_lut6_I0_O)        0.097     7.946 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/g26_b2/O
                         net (fo=1, routed)           0.000     7.946    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/g26_b2_n_3
    SLICE_X41Y36         MUXF7 (Prop_muxf7_I0_O)      0.163     8.109 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_385/O
                         net (fo=1, routed)           0.000     8.109    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_385_n_3
    SLICE_X41Y36         MUXF8 (Prop_muxf8_I1_O)      0.072     8.181 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_177/O
                         net (fo=1, routed)           0.586     8.767    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_177_n_3
    SLICE_X41Y37         LUT6 (Prop_lut6_I1_O)        0.239     9.006 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_58/O
                         net (fo=1, routed)           0.000     9.006    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_58_n_3
    SLICE_X41Y37         MUXF7 (Prop_muxf7_I1_O)      0.188     9.194 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_19/O
                         net (fo=1, routed)           0.715     9.909    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/A[2]
    DSP48_X2Y10          DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    10.786    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.858 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.196    12.054    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/ap_clk
    DSP48_X2Y10          DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/CLK
                         clock pessimism              0.201    12.255    
                         clock uncertainty           -0.154    12.101    
    DSP48_X2Y10          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.384    11.717    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p
  -------------------------------------------------------------------
                         required time                         11.717    
                         arrival time                          -9.909    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.846ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.589ns  (logic 4.965ns (65.425%)  route 2.624ns (34.575%))
  Logic Levels:           6  (DSP48E1=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.054ns = ( 12.054 - 10.000 ) 
    Source Clock Delay      (SCD):    2.280ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.338     2.280    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/ap_clk
    DSP48_X2Y11          DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     5.378 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/PCOUT[47]
                         net (fo=1, routed)           0.002     5.380    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/PCOUT[47]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.107     6.487 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/P[6]
                         net (fo=472, routed)         1.510     7.997    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/sel[1]
    SLICE_X41Y28         LUT6 (Prop_lut6_I1_O)        0.097     8.094 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/g24_b8/O
                         net (fo=1, routed)           0.000     8.094    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/g24_b8_n_3
    SLICE_X41Y28         MUXF7 (Prop_muxf7_I0_O)      0.181     8.275 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_288/O
                         net (fo=1, routed)           0.000     8.275    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_288_n_3
    SLICE_X41Y28         MUXF8 (Prop_muxf8_I0_O)      0.076     8.351 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_129/O
                         net (fo=1, routed)           0.548     8.899    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_129_n_3
    SLICE_X41Y30         LUT6 (Prop_lut6_I1_O)        0.239     9.138 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_46/O
                         net (fo=1, routed)           0.000     9.138    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_46_n_3
    SLICE_X41Y30         MUXF7 (Prop_muxf7_I1_O)      0.167     9.305 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_13/O
                         net (fo=1, routed)           0.564     9.869    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/A[8]
    DSP48_X2Y10          DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    10.786    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.858 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.196    12.054    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/ap_clk
    DSP48_X2Y10          DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/CLK
                         clock pessimism              0.201    12.255    
                         clock uncertainty           -0.154    12.101    
    DSP48_X2Y10          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -0.386    11.715    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p
  -------------------------------------------------------------------
                         required time                         11.715    
                         arrival time                          -9.869    
  -------------------------------------------------------------------
                         slack                                  1.846    

Slack (MET) :             1.854ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.583ns  (logic 4.940ns (65.147%)  route 2.643ns (34.853%))
  Logic Levels:           6  (DSP48E1=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.054ns = ( 12.054 - 10.000 ) 
    Source Clock Delay      (SCD):    2.280ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.338     2.280    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/ap_clk
    DSP48_X2Y11          DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     5.378 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_Ngs_U84/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/PCOUT[47]
                         net (fo=1, routed)           0.002     5.380    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/PCOUT[47]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.107     6.487 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/P[6]
                         net (fo=472, routed)         1.369     7.856    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/sel[1]
    SLICE_X42Y34         LUT6 (Prop_lut6_I1_O)        0.097     7.953 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/g15_b3/O
                         net (fo=1, routed)           0.000     7.953    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/g15_b3_n_3
    SLICE_X42Y34         MUXF7 (Prop_muxf7_I1_O)      0.160     8.113 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_359/O
                         net (fo=1, routed)           0.000     8.113    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_359_n_3
    SLICE_X42Y34         MUXF8 (Prop_muxf8_I1_O)      0.067     8.180 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_164/O
                         net (fo=1, routed)           0.631     8.810    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_164_n_3
    SLICE_X39Y34         LUT6 (Prop_lut6_I0_O)        0.230     9.040 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_55/O
                         net (fo=1, routed)           0.000     9.040    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_55_n_3
    SLICE_X39Y34         MUXF7 (Prop_muxf7_I0_O)      0.181     9.221 r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mac_muladd_OgC_U85/base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p_i_18/O
                         net (fo=1, routed)           0.641     9.863    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/A[3]
    DSP48_X2Y10          DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    10.786    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.858 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.196    12.054    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/ap_clk
    DSP48_X2Y10          DSP48E1                                      r  base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p/CLK
                         clock pessimism              0.201    12.255    
                         clock uncertainty           -0.154    12.101    
    DSP48_X2Y10          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -0.384    11.717    base_i/hdmi/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/v_tpg_mul_mul_9nsPgM_U86/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/p
  -------------------------------------------------------------------
                         required time                         11.717    
                         arrival time                          -9.863    
  -------------------------------------------------------------------
                         slack                                  1.854    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 base_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1070]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.088%)  route 0.100ns (37.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.563     0.899    base_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X32Y42         FDRE                                         r  base_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1070]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  base_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1070]/Q
                         net (fo=1, routed)           0.100     1.163    base_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_axi_mm2s_rdata[11]
    RAMB36_X2Y8          RAMB36E1                                     r  base_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.865     1.231    base_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_axi_mm2s_aclk
    RAMB36_X2Y8          RAMB36E1                                     r  base_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.280     0.950    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[17])
                                                      0.155     1.105    base_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 base_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1076]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.088%)  route 0.100ns (37.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.563     0.899    base_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X32Y42         FDRE                                         r  base_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1076]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  base_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1076]/Q
                         net (fo=1, routed)           0.100     1.163    base_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_axi_mm2s_rdata[17]
    RAMB36_X2Y8          RAMB36E1                                     r  base_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.865     1.231    base_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_axi_mm2s_aclk
    RAMB36_X2Y8          RAMB36E1                                     r  base_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.280     0.950    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[26])
                                                      0.155     1.105    base_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 base_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.582     0.918    base_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/m_axi_s2mm_aclk
    SLICE_X31Y30         FDRE                                         r  base_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  base_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[1]/Q
                         net (fo=1, routed)           0.055     1.113    base_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X30Y30         SRL16E                                       r  base_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.848     1.214    base_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X30Y30         SRL16E                                       r  base_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.283     0.931    
    SLICE_X30Y30         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.048    base_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 base_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][4]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.492%)  route 0.065ns (31.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.587     0.923    base_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X31Y37         FDRE                                         r  base_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  base_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[12]/Q
                         net (fo=2, routed)           0.065     1.128    base_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INDET_BTT.lsig_eop_reg_reg[14]
    SLICE_X30Y37         SRL16E                                       r  base_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][4]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.854     1.220    base_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X30Y37         SRL16E                                       r  base_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][4]_srl6/CLK
                         clock pessimism             -0.284     0.936    
    SLICE_X30Y37         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.053    base_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][4]_srl6
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 base_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][12]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.492%)  route 0.065ns (31.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.586     0.922    base_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X31Y35         FDRE                                         r  base_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  base_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[4]/Q
                         net (fo=2, routed)           0.065     1.127    base_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INDET_BTT.lsig_eop_reg_reg[6]
    SLICE_X30Y35         SRL16E                                       r  base_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][12]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.853     1.219    base_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X30Y35         SRL16E                                       r  base_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][12]_srl6/CLK
                         clock pessimism             -0.284     0.935    
    SLICE_X30Y35         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.052    base_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][12]_srl6
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 base_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][134]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.147%)  route 0.115ns (44.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.558     0.894    base_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X35Y54         FDRE                                         r  base_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][134]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  base_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][134]/Q
                         net (fo=1, routed)           0.115     1.149    base_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/DIB0
    SLICE_X32Y54         RAMD32                                       r  base_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.825     1.191    base_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/WCLK
    SLICE_X32Y54         RAMD32                                       r  base_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMB/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X32Y54         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.073    base_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMB
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 base_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][132]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.818%)  route 0.116ns (45.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.558     0.894    base_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X35Y53         FDRE                                         r  base_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][132]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  base_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][132]/Q
                         net (fo=1, routed)           0.116     1.151    base_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/DIA0
    SLICE_X32Y54         RAMD32                                       r  base_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.825     1.191    base_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/WCLK
    SLICE_X32Y54         RAMD32                                       r  base_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X32Y54         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.074    base_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.079%)  route 0.120ns (45.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.583     0.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X56Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y6          FDRE (Prop_fdre_C_Q)         0.141     1.059 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/Q
                         net (fo=1, routed)           0.120     1.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X54Y6          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.850     1.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X54Y6          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.263     0.952    
    SLICE_X54Y6          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 base_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1061]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[7].srl_nx1/shift_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (59.051%)  route 0.114ns (40.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.593     0.929    base_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X14Y37         FDRE                                         r  base_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1061]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.164     1.093 r  base_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1061]/Q
                         net (fo=3, routed)           0.114     1.206    base_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[7].srl_nx1/s_axi_awaddr[0]
    SLICE_X12Y36         SRLC32E                                      r  base_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[7].srl_nx1/shift_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.860     1.226    base_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[7].srl_nx1/aclk
    SLICE_X12Y36         SRLC32E                                      r  base_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[7].srl_nx1/shift_reg_reg[0]_srl32/CLK
                         clock pessimism             -0.283     0.942    
    SLICE_X12Y36         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.125    base_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[7].srl_nx1/shift_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.466%)  route 0.116ns (47.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.575     0.911    base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y92         FDRE                                         r  base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.128     1.039 r  base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.116     1.155    base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X26Y92         SRLC32E                                      r  base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.842     1.208    base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y92         SRLC32E                                      r  base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.074    base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X4Y3      base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB18_X2Y0      base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X4Y0      base_i/hdmi/hdmi_rx_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB18_X3Y2      base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X3Y3      base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X3Y2      base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X3Y4      base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X1Y1      base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X1Y1      base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X0Y0      base_i/hdmi/stream_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X32Y55     base_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X32Y55     base_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X32Y55     base_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X32Y55     base_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X32Y55     base_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X32Y55     base_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.050         5.000       3.950      SLICE_X32Y55     base_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.050         5.000       3.950      SLICE_X32Y55     base_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X32Y55     base_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X32Y55     base_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X32Y55     base_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X32Y55     base_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X32Y55     base_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X32Y55     base_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.050         5.000       3.950      SLICE_X32Y55     base_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.050         5.000       3.950      SLICE_X32Y55     base_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_base_clk_wiz_0_0
  To Clock:  clk_out1_base_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.093ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.964ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.093ns  (required time - arrival time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out1_base_clk_wiz_0_0 rise@13.467ns - clk_out1_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.268ns  (logic 0.687ns (8.310%)  route 7.581ns (91.690%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.976ns = ( 15.443 - 13.467 ) 
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.426     2.368    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.929    -0.561 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.427     0.866    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     0.945 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        1.275     2.220    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X31Y75         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.313     2.533 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=368, routed)         7.581    10.114    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]_0
    SLICE_X39Y94         LUT6 (Prop_lut6_I4_O)        0.211    10.325 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][25]_i_2__0/O
                         net (fo=1, routed)           0.000    10.325    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][25]_i_2__0_n_0
    SLICE_X39Y94         MUXF7 (Prop_muxf7_I0_O)      0.163    10.488 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][25]_i_1__0/O
                         net (fo=1, routed)           0.000    10.488    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_6
    SLICE_X39Y94         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                     13.467    13.467 r  
    PS7_X0Y0             PS7                          0.000    13.467 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    14.254    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    14.326 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.273    15.599    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.643    12.955 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.300    14.256    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.328 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        1.115    15.443    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X39Y94         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][25]/C
                         clock pessimism              0.170    15.613    
                         clock uncertainty           -0.089    15.524    
    SLICE_X39Y94         FDRE (Setup_fdre_C_D)        0.057    15.581    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][25]
  -------------------------------------------------------------------
                         required time                         15.581    
                         arrival time                         -10.488    
  -------------------------------------------------------------------
                         slack                                  5.093    

Slack (MET) :             5.203ns  (required time - arrival time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out1_base_clk_wiz_0_0 rise@13.467ns - clk_out1_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.225ns  (logic 0.712ns (8.656%)  route 7.513ns (91.344%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.118ns = ( 15.585 - 13.467 ) 
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.426     2.368    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.929    -0.561 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.427     0.866    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     0.945 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        1.275     2.220    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X31Y75         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.313     2.533 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=368, routed)         7.513    10.046    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]_0
    SLICE_X43Y103        LUT6 (Prop_lut6_I4_O)        0.211    10.257 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][22]_i_3__0/O
                         net (fo=1, routed)           0.000    10.257    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][22]_i_3__0_n_0
    SLICE_X43Y103        MUXF7 (Prop_muxf7_I1_O)      0.188    10.445 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22]_i_1__0/O
                         net (fo=1, routed)           0.000    10.445    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_9
    SLICE_X43Y103        FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                     13.467    13.467 r  
    PS7_X0Y0             PS7                          0.000    13.467 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    14.254    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    14.326 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.273    15.599    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.643    12.955 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.300    14.256    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.328 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        1.257    15.585    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X43Y103        FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22]/C
                         clock pessimism              0.096    15.681    
                         clock uncertainty           -0.089    15.591    
    SLICE_X43Y103        FDRE (Setup_fdre_C_D)        0.057    15.648    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22]
  -------------------------------------------------------------------
                         required time                         15.648    
                         arrival time                         -10.445    
  -------------------------------------------------------------------
                         slack                                  5.203    

Slack (MET) :             5.244ns  (required time - arrival time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out1_base_clk_wiz_0_0 rise@13.467ns - clk_out1_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.091ns  (logic 0.524ns (6.476%)  route 7.567ns (93.524%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.975ns = ( 15.442 - 13.467 ) 
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.426     2.368    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.929    -0.561 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.427     0.866    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     0.945 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        1.275     2.220    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X31Y75         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.313     2.533 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=368, routed)         7.567    10.100    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X41Y92         LUT3 (Prop_lut3_I1_O)        0.211    10.311 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][25]_i_1/O
                         net (fo=1, routed)           0.000    10.311    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][25]
    SLICE_X41Y92         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                     13.467    13.467 r  
    PS7_X0Y0             PS7                          0.000    13.467 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    14.254    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    14.326 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.273    15.599    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.643    12.955 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.300    14.256    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.328 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        1.114    15.442    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X41Y92         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][25]/C
                         clock pessimism              0.170    15.612    
                         clock uncertainty           -0.089    15.523    
    SLICE_X41Y92         FDRE (Setup_fdre_C_D)        0.032    15.555    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][25]
  -------------------------------------------------------------------
                         required time                         15.555    
                         arrival time                         -10.311    
  -------------------------------------------------------------------
                         slack                                  5.244    

Slack (MET) :             5.272ns  (required time - arrival time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out1_base_clk_wiz_0_0 rise@13.467ns - clk_out1_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.095ns  (logic 0.528ns (6.522%)  route 7.567ns (93.478%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.975ns = ( 15.442 - 13.467 ) 
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.426     2.368    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.929    -0.561 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.427     0.866    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     0.945 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        1.275     2.220    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X31Y75         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.313     2.533 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=368, routed)         7.567    10.100    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X41Y92         LUT3 (Prop_lut3_I1_O)        0.215    10.315 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][26]_i_1/O
                         net (fo=1, routed)           0.000    10.315    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][26]
    SLICE_X41Y92         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                     13.467    13.467 r  
    PS7_X0Y0             PS7                          0.000    13.467 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    14.254    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    14.326 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.273    15.599    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.643    12.955 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.300    14.256    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.328 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        1.114    15.442    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X41Y92         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][26]/C
                         clock pessimism              0.170    15.612    
                         clock uncertainty           -0.089    15.523    
    SLICE_X41Y92         FDRE (Setup_fdre_C_D)        0.064    15.587    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][26]
  -------------------------------------------------------------------
                         required time                         15.587    
                         arrival time                         -10.315    
  -------------------------------------------------------------------
                         slack                                  5.272    

Slack (MET) :             5.286ns  (required time - arrival time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out1_base_clk_wiz_0_0 rise@13.467ns - clk_out1_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.074ns  (logic 0.712ns (8.818%)  route 7.362ns (91.182%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.975ns = ( 15.442 - 13.467 ) 
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.426     2.368    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.929    -0.561 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.427     0.866    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     0.945 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        1.275     2.220    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X31Y75         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.313     2.533 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=368, routed)         7.362     9.895    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]_1
    SLICE_X41Y94         LUT6 (Prop_lut6_I4_O)        0.211    10.106 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][4]_i_3__0/O
                         net (fo=1, routed)           0.000    10.106    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][4]_i_3__0_n_0
    SLICE_X41Y94         MUXF7 (Prop_muxf7_I1_O)      0.188    10.294 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][4]_i_1__0/O
                         net (fo=1, routed)           0.000    10.294    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_27
    SLICE_X41Y94         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                     13.467    13.467 r  
    PS7_X0Y0             PS7                          0.000    13.467 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    14.254    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    14.326 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.273    15.599    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.643    12.955 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.300    14.256    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.328 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        1.114    15.442    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X41Y94         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][4]/C
                         clock pessimism              0.170    15.612    
                         clock uncertainty           -0.089    15.523    
    SLICE_X41Y94         FDRE (Setup_fdre_C_D)        0.057    15.580    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][4]
  -------------------------------------------------------------------
                         required time                         15.580    
                         arrival time                         -10.294    
  -------------------------------------------------------------------
                         slack                                  5.286    

Slack (MET) :             5.292ns  (required time - arrival time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out1_base_clk_wiz_0_0 rise@13.467ns - clk_out1_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.069ns  (logic 0.712ns (8.824%)  route 7.357ns (91.176%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.976ns = ( 15.443 - 13.467 ) 
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.426     2.368    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.929    -0.561 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.427     0.866    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     0.945 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        1.275     2.220    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X31Y75         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.313     2.533 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=368, routed)         7.357     9.890    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]_0
    SLICE_X39Y94         LUT6 (Prop_lut6_I4_O)        0.211    10.101 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][27]_i_3__0/O
                         net (fo=1, routed)           0.000    10.101    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][27]_i_3__0_n_0
    SLICE_X39Y94         MUXF7 (Prop_muxf7_I1_O)      0.188    10.289 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][27]_i_1__0/O
                         net (fo=1, routed)           0.000    10.289    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_4
    SLICE_X39Y94         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                     13.467    13.467 r  
    PS7_X0Y0             PS7                          0.000    13.467 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    14.254    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    14.326 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.273    15.599    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.643    12.955 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.300    14.256    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.328 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        1.115    15.443    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X39Y94         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][27]/C
                         clock pessimism              0.170    15.613    
                         clock uncertainty           -0.089    15.524    
    SLICE_X39Y94         FDRE (Setup_fdre_C_D)        0.057    15.581    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][27]
  -------------------------------------------------------------------
                         required time                         15.581    
                         arrival time                         -10.289    
  -------------------------------------------------------------------
                         slack                                  5.292    

Slack (MET) :             5.326ns  (required time - arrival time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out1_base_clk_wiz_0_0 rise@13.467ns - clk_out1_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.008ns  (logic 0.524ns (6.543%)  route 7.484ns (93.457%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.975ns = ( 15.442 - 13.467 ) 
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.426     2.368    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.929    -0.561 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.427     0.866    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     0.945 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        1.275     2.220    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X31Y75         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.313     2.533 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=368, routed)         7.484    10.017    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X41Y92         LUT3 (Prop_lut3_I1_O)        0.211    10.228 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][25]_i_1/O
                         net (fo=1, routed)           0.000    10.228    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][25]
    SLICE_X41Y92         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                     13.467    13.467 r  
    PS7_X0Y0             PS7                          0.000    13.467 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    14.254    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    14.326 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.273    15.599    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.643    12.955 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.300    14.256    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.328 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        1.114    15.442    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X41Y92         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][25]/C
                         clock pessimism              0.170    15.612    
                         clock uncertainty           -0.089    15.523    
    SLICE_X41Y92         FDRE (Setup_fdre_C_D)        0.032    15.555    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][25]
  -------------------------------------------------------------------
                         required time                         15.555    
                         arrival time                         -10.228    
  -------------------------------------------------------------------
                         slack                                  5.326    

Slack (MET) :             5.336ns  (required time - arrival time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out1_base_clk_wiz_0_0 rise@13.467ns - clk_out1_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.092ns  (logic 0.712ns (8.799%)  route 7.380ns (91.201%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.118ns = ( 15.585 - 13.467 ) 
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.426     2.368    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.929    -0.561 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.427     0.866    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     0.945 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        1.275     2.220    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X31Y75         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.313     2.533 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=368, routed)         7.380     9.913    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]_1
    SLICE_X45Y103        LUT6 (Prop_lut6_I4_O)        0.211    10.124 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][11]_i_3__0/O
                         net (fo=1, routed)           0.000    10.124    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][11]_i_3__0_n_0
    SLICE_X45Y103        MUXF7 (Prop_muxf7_I1_O)      0.188    10.312 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11]_i_1__0/O
                         net (fo=1, routed)           0.000    10.312    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_20
    SLICE_X45Y103        FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                     13.467    13.467 r  
    PS7_X0Y0             PS7                          0.000    13.467 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    14.254    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    14.326 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.273    15.599    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.643    12.955 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.300    14.256    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.328 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        1.257    15.585    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X45Y103        FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11]/C
                         clock pessimism              0.096    15.681    
                         clock uncertainty           -0.089    15.591    
    SLICE_X45Y103        FDRE (Setup_fdre_C_D)        0.057    15.648    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11]
  -------------------------------------------------------------------
                         required time                         15.648    
                         arrival time                         -10.312    
  -------------------------------------------------------------------
                         slack                                  5.336    

Slack (MET) :             5.352ns  (required time - arrival time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out1_base_clk_wiz_0_0 rise@13.467ns - clk_out1_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.523ns  (logic 0.313ns (4.160%)  route 7.210ns (95.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.975ns = ( 15.442 - 13.467 ) 
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.426     2.368    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.929    -0.561 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.427     0.866    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     0.945 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        1.275     2.220    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X31Y75         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.313     2.533 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=368, routed)         7.210     9.743    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/ipif_Addr[0]
    SLICE_X40Y92         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                     13.467    13.467 r  
    PS7_X0Y0             PS7                          0.000    13.467 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    14.254    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    14.326 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.273    15.599    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.643    12.955 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.300    14.256    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.328 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        1.114    15.442    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X40Y92         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][25]/C
                         clock pessimism              0.170    15.612    
                         clock uncertainty           -0.089    15.523    
    SLICE_X40Y92         FDRE (Setup_fdre_C_R)       -0.428    15.095    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][25]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                          -9.743    
  -------------------------------------------------------------------
                         slack                                  5.352    

Slack (MET) :             5.352ns  (required time - arrival time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out1_base_clk_wiz_0_0 rise@13.467ns - clk_out1_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.523ns  (logic 0.313ns (4.160%)  route 7.210ns (95.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.975ns = ( 15.442 - 13.467 ) 
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.426     2.368    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.929    -0.561 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.427     0.866    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     0.945 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        1.275     2.220    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X31Y75         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.313     2.533 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=368, routed)         7.210     9.743    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/ipif_Addr[0]
    SLICE_X40Y92         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                     13.467    13.467 r  
    PS7_X0Y0             PS7                          0.000    13.467 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    14.254    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    14.326 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.273    15.599    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.643    12.955 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.300    14.256    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.328 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        1.114    15.442    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X40Y92         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][26]/C
                         clock pessimism              0.170    15.612    
                         clock uncertainty           -0.089    15.523    
    SLICE_X40Y92         FDRE (Setup_fdre_C_R)       -0.428    15.095    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][26]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                          -9.743    
  -------------------------------------------------------------------
                         slack                                  5.352    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_clk_wiz_0_0 rise@0.000ns - clk_out1_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.274ns (60.995%)  route 0.175ns (39.005%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.597     0.933    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        0.550     0.888    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X50Y84         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][17]/Q
                         net (fo=1, routed)           0.175     1.227    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/core_regs[150]
    SLICE_X49Y84         LUT6 (Prop_lut6_I1_O)        0.045     1.272 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][17]_i_3/O
                         net (fo=1, routed)           0.000     1.272    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][17]_i_3_n_0
    SLICE_X49Y84         MUXF7 (Prop_muxf7_I1_O)      0.065     1.337 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][17]_i_1/O
                         net (fo=1, routed)           0.000     1.337    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_46
    SLICE_X49Y84         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.864     1.230    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        0.820     1.188    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X49Y84         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][17]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X49Y84         FDRE (Hold_fdre_C_D)         0.105     1.258    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][17]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_clk_wiz_0_0 rise@0.000ns - clk_out1_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.248ns (66.517%)  route 0.125ns (33.483%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.597     0.933    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        0.641     0.979    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X43Y100        FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.141     1.120 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][24]/Q
                         net (fo=1, routed)           0.125     1.245    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/core_regs[226]
    SLICE_X41Y99         LUT6 (Prop_lut6_I3_O)        0.045     1.290 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][24]_i_2__0/O
                         net (fo=1, routed)           0.000     1.290    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][24]_i_2__0_n_0
    SLICE_X41Y99         MUXF7 (Prop_muxf7_I0_O)      0.062     1.352 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][24]_i_1__0/O
                         net (fo=1, routed)           0.000     1.352    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_7
    SLICE_X41Y99         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.864     1.230    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        0.827     1.195    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X41Y99         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][24]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X41Y99         FDRE (Hold_fdre_C_D)         0.105     1.265    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][24]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_clk_wiz_0_0 rise@0.000ns - clk_out1_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.526%)  route 0.205ns (52.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    1.002ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.597     0.933    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        0.664     1.002    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X60Y101        FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y101        FDRE (Prop_fdre_C_Q)         0.141     1.143 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][7]/Q
                         net (fo=1, routed)           0.205     1.348    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2[7]
    SLICE_X58Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.393 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][7]_i_1/O
                         net (fo=1, routed)           0.000     1.393    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][7]_i_1_n_0
    SLICE_X58Y99         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.864     1.230    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        0.850     1.218    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X58Y99         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][7]/C
                         clock pessimism             -0.035     1.183    
    SLICE_X58Y99         FDRE (Hold_fdre_C_D)         0.121     1.304    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][7]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_clk_wiz_0_0 rise@0.000ns - clk_out1_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.128ns (54.208%)  route 0.108ns (45.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.597     0.933    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        0.576     0.914    base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/clk
    SLICE_X63Y18         FDRE                                         r  base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.128     1.042 r  base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[0][7]/Q
                         net (fo=1, routed)           0.108     1.150    base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg_n_0_[0][7]
    SLICE_X62Y18         SRL16E                                       r  base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.864     1.230    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        0.842     1.210    base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/clk
    SLICE_X62Y18         SRL16E                                       r  base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl7/CLK
                         clock pessimism             -0.283     0.926    
    SLICE_X62Y18         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.056    base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl7
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_clk_wiz_0_0 rise@0.000ns - clk_out1_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.251ns (55.330%)  route 0.203ns (44.670%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.597     0.933    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        0.553     0.891    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X49Y84         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][17]/Q
                         net (fo=1, routed)           0.203     1.234    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2[17]
    SLICE_X51Y81         LUT5 (Prop_lut5_I4_O)        0.045     1.279 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/AXI4_LITE_INTERFACE.ipif_RdData[17]_i_3/O
                         net (fo=1, routed)           0.000     1.279    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][17]_0
    SLICE_X51Y81         MUXF7 (Prop_muxf7_I1_O)      0.065     1.344 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.ipif_RdData_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     1.344    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_621
    SLICE_X51Y81         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.864     1.230    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        0.813     1.181    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X51Y81         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[17]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X51Y81         FDRE (Hold_fdre_C_D)         0.105     1.251    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_clk_wiz_0_0 rise@0.000ns - clk_out1_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.251ns (53.804%)  route 0.216ns (46.196%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.597     0.933    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        0.640     0.978    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X49Y102        FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.141     1.119 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][10]/Q
                         net (fo=1, routed)           0.216     1.335    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/core_regs[170]
    SLICE_X51Y102        LUT6 (Prop_lut6_I0_O)        0.045     1.380 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][10]_i_3/O
                         net (fo=1, routed)           0.000     1.380    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][10]_i_3_n_0
    SLICE_X51Y102        MUXF7 (Prop_muxf7_I1_O)      0.065     1.445 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][10]_i_1/O
                         net (fo=1, routed)           0.000     1.445    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_53
    SLICE_X51Y102        FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.864     1.230    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        0.909     1.277    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X51Y102        FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][10]/C
                         clock pessimism             -0.039     1.238    
    SLICE_X51Y102        FDRE (Hold_fdre_C_D)         0.105     1.343    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][10]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_clk_wiz_0_0 rise@0.000ns - clk_out1_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.372%)  route 0.198ns (48.628%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.597     0.933    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        0.637     0.975    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X50Y101        FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][6]/Q
                         net (fo=1, routed)           0.198     1.337    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2[6]
    SLICE_X50Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.382 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][6]_i_1/O
                         net (fo=1, routed)           0.000     1.382    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][6]_i_1_n_0
    SLICE_X50Y99         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.864     1.230    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        0.823     1.191    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X50Y99         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][6]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X50Y99         FDRE (Hold_fdre_C_D)         0.121     1.277    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][6]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_clk_wiz_0_0 rise@0.000ns - clk_out1_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.186ns (77.176%)  route 0.055ns (22.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.597     0.933    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        0.552     0.890    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X37Y82         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][19]/Q
                         net (fo=1, routed)           0.055     1.086    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20[19]
    SLICE_X36Y82         LUT6 (Prop_lut6_I2_O)        0.045     1.131 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][19]_i_1/O
                         net (fo=1, routed)           0.000     1.131    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][19]_i_1_n_0
    SLICE_X36Y82         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.864     1.230    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        0.818     1.186    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X36Y82         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][19]/C
                         clock pessimism             -0.283     0.903    
    SLICE_X36Y82         FDRE (Hold_fdre_C_D)         0.120     1.023    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][19]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_clk_wiz_0_0 rise@0.000ns - clk_out1_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.183ns (45.411%)  route 0.220ns (54.589%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    1.000ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.597     0.933    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        0.662     1.000    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X56Y100        FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDRE (Prop_fdre_C_Q)         0.141     1.141 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][12]/Q
                         net (fo=1, routed)           0.220     1.361    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/genr_regs[11]
    SLICE_X57Y99         LUT3 (Prop_lut3_I2_O)        0.042     1.403 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][12]_i_1/O
                         net (fo=1, routed)           0.000     1.403    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][12]
    SLICE_X57Y99         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.864     1.230    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        0.850     1.218    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X57Y99         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][12]/C
                         clock pessimism             -0.035     1.183    
    SLICE_X57Y99         FDRE (Hold_fdre_C_D)         0.107     1.290    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][12]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/hdmi/vtc_gen/U0/gen_v0chroma_start_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_clk_wiz_0_0 rise@0.000ns - clk_out1_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.695%)  route 0.063ns (25.305%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.597     0.933    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        0.578     0.916    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X63Y87         FDSE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDSE (Prop_fdse_C_Q)         0.141     1.057 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][1]/Q
                         net (fo=2, routed)           0.063     1.120    base_i/hdmi/vtc_gen/U0/time_control_regs[18][1]
    SLICE_X62Y87         LUT4 (Prop_lut4_I3_O)        0.045     1.165 r  base_i/hdmi/vtc_gen/U0/gen_v0chroma_start[0]_i_1/O
                         net (fo=1, routed)           0.000     1.165    base_i/hdmi/vtc_gen/U0/gen_v0chroma_start[0]_i_1_n_0
    SLICE_X62Y87         FDRE                                         r  base_i/hdmi/vtc_gen/U0/gen_v0chroma_start_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.864     1.230    base_i/hdmi/clk_wiz_0/inst/lopt_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/hdmi/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2720, routed)        0.846     1.214    base_i/hdmi/vtc_gen/U0/clk
    SLICE_X62Y87         FDRE                                         r  base_i/hdmi/vtc_gen/U0/gen_v0chroma_start_reg[0]/C
                         clock pessimism             -0.285     0.929    
    SLICE_X62Y87         FDRE (Hold_fdre_C_D)         0.121     1.050    base_i/hdmi/vtc_gen/U0/gen_v0chroma_start_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_base_clk_wiz_0_0
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.467
Sources:            { base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         13.467      11.505     RAMB18_X3Y2      base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         13.467      11.505     RAMB36_X3Y3      base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         13.467      11.505     RAMB36_X3Y2      base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         13.467      11.505     RAMB36_X3Y4      base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         13.467      11.875     BUFGCTRL_X0Y0    base_i/hdmi/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.467      12.218     MMCME2_ADV_X1Y0  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         13.467      12.467     SLICE_X59Y95     base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_clr_d_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.467      12.467     SLICE_X61Y85     base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_clr_d_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.467      12.467     SLICE_X59Y86     base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_clr_d_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.467      12.467     SLICE_X59Y86     base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_clr_d_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.467      199.893    MMCME2_ADV_X1Y0  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         6.734       5.964      SLICE_X42Y80     base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         6.734       5.964      SLICE_X42Y80     base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         6.734       5.964      SLICE_X42Y80     base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         6.734       5.964      SLICE_X62Y17     base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         6.734       5.964      SLICE_X62Y17     base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         6.734       5.964      SLICE_X62Y17     base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         6.734       5.964      SLICE_X62Y17     base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         6.734       5.964      SLICE_X62Y17     base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         6.734       5.964      SLICE_X62Y17     base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         6.734       5.964      SLICE_X54Y20     base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         6.734       5.964      SLICE_X62Y18     base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         6.734       5.964      SLICE_X62Y17     base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         6.734       5.964      SLICE_X62Y17     base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         6.734       5.964      SLICE_X62Y17     base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         6.734       5.964      SLICE_X62Y17     base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         6.734       5.964      SLICE_X62Y17     base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         6.734       5.964      SLICE_X62Y17     base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         6.734       5.964      SLICE_X54Y17     base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         6.734       5.964      SLICE_X54Y17     base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         6.734       5.964      SLICE_X54Y17     base_i/hdmi/hdmi_tx_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl7/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_base_clk_wiz_0_0
  To Clock:  clkfbout_base_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_base_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y5    base_i/hdmi/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  base_i/hdmi/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_3
  To Clock:  clk_fpga_3

Setup :            0  Failing Endpoints,  Worst Slack        2.055ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.055ns  (required time - arrival time)
  Source:                 base_i/ethernet/proc_sys_reset_200MHz/U0/EXT_LPF/lpf_asr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/proc_sys_reset_200MHz/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.438ns (37.743%)  route 0.722ns (62.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 6.509 - 5.000 ) 
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          3.242     3.242    base_i/ethernet/proc_sys_reset_200MHz/U0/EXT_LPF/slowest_sync_clk
    SLICE_X83Y104        FDRE                                         r  base_i/ethernet/proc_sys_reset_200MHz/U0/EXT_LPF/lpf_asr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y104        FDRE (Prop_fdre_C_Q)         0.341     3.583 r  base_i/ethernet/proc_sys_reset_200MHz/U0/EXT_LPF/lpf_asr_reg/Q
                         net (fo=2, routed)           0.722     4.306    base_i/ethernet/proc_sys_reset_200MHz/U0/EXT_LPF/lpf_asr
    SLICE_X83Y103        LUT3 (Prop_lut3_I1_O)        0.097     4.403 r  base_i/ethernet/proc_sys_reset_200MHz/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     4.403    base_i/ethernet/proc_sys_reset_200MHz/U0/EXT_LPF/lpf_int0__0
    SLICE_X83Y103        FDRE                                         r  base_i/ethernet/proc_sys_reset_200MHz/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          1.509     6.509    base_i/ethernet/proc_sys_reset_200MHz/U0/EXT_LPF/slowest_sync_clk
    SLICE_X83Y103        FDRE                                         r  base_i/ethernet/proc_sys_reset_200MHz/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.000     6.509    
                         clock uncertainty           -0.083     6.426    
    SLICE_X83Y103        FDRE (Setup_fdre_C_D)        0.032     6.458    base_i/ethernet/proc_sys_reset_200MHz/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                          6.458    
                         arrival time                          -4.403    
  -------------------------------------------------------------------
                         slack                                  2.055    

Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_r/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 0.587ns (28.486%)  route 1.474ns (71.514%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 7.024 - 5.000 ) 
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.863     0.863    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         1.307     2.249    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X82Y99         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDRE (Prop_fdre_C_Q)         0.393     2.642 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.651     3.293    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X85Y99         LUT2 (Prop_lut2_I0_O)        0.097     3.390 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=19, routed)          0.239     3.628    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X84Y99         LUT6 (Prop_lut6_I5_O)        0.097     3.725 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.584     4.310    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X86Y98         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_r/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.786     5.786    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.858 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         1.165     7.024    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X86Y98         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_r/C
                         clock pessimism              0.168     7.192    
                         clock uncertainty           -0.083     7.109    
    SLICE_X86Y98         FDRE (Setup_fdre_C_R)       -0.373     6.736    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_r
  -------------------------------------------------------------------
                         required time                          6.736    
                         arrival time                          -4.310    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_r_0/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 0.587ns (28.486%)  route 1.474ns (71.514%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 7.024 - 5.000 ) 
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.863     0.863    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         1.307     2.249    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X82Y99         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDRE (Prop_fdre_C_Q)         0.393     2.642 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.651     3.293    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X85Y99         LUT2 (Prop_lut2_I0_O)        0.097     3.390 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=19, routed)          0.239     3.628    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X84Y99         LUT6 (Prop_lut6_I5_O)        0.097     3.725 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.584     4.310    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X86Y98         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_r_0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.786     5.786    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.858 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         1.165     7.024    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X86Y98         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_r_0/C
                         clock pessimism              0.168     7.192    
                         clock uncertainty           -0.083     7.109    
    SLICE_X86Y98         FDRE (Setup_fdre_C_R)       -0.373     6.736    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_r_0
  -------------------------------------------------------------------
                         required time                          6.736    
                         arrival time                          -4.310    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_r_1/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 0.587ns (28.486%)  route 1.474ns (71.514%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 7.024 - 5.000 ) 
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.863     0.863    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         1.307     2.249    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X82Y99         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDRE (Prop_fdre_C_Q)         0.393     2.642 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.651     3.293    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X85Y99         LUT2 (Prop_lut2_I0_O)        0.097     3.390 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=19, routed)          0.239     3.628    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X84Y99         LUT6 (Prop_lut6_I5_O)        0.097     3.725 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.584     4.310    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X86Y98         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_r_1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.786     5.786    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.858 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         1.165     7.024    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X86Y98         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_r_1/C
                         clock pessimism              0.168     7.192    
                         clock uncertainty           -0.083     7.109    
    SLICE_X86Y98         FDRE (Setup_fdre_C_R)       -0.373     6.736    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_r_1
  -------------------------------------------------------------------
                         required time                          6.736    
                         arrival time                          -4.310    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.485ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 0.587ns (28.486%)  route 1.474ns (71.514%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 7.024 - 5.000 ) 
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.863     0.863    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         1.307     2.249    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X82Y99         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDRE (Prop_fdre_C_Q)         0.393     2.642 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.651     3.293    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X85Y99         LUT2 (Prop_lut2_I0_O)        0.097     3.390 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=19, routed)          0.239     3.628    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X84Y99         LUT6 (Prop_lut6_I5_O)        0.097     3.725 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.584     4.310    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X87Y98         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.786     5.786    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.858 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         1.165     7.024    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X87Y98         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[12]/C
                         clock pessimism              0.168     7.192    
                         clock uncertainty           -0.083     7.109    
    SLICE_X87Y98         FDRE (Setup_fdre_C_R)       -0.314     6.795    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[12]
  -------------------------------------------------------------------
                         required time                          6.795    
                         arrival time                          -4.310    
  -------------------------------------------------------------------
                         slack                                  2.485    

Slack (MET) :             2.485ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 0.587ns (28.486%)  route 1.474ns (71.514%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 7.024 - 5.000 ) 
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.863     0.863    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         1.307     2.249    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X82Y99         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDRE (Prop_fdre_C_Q)         0.393     2.642 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.651     3.293    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X85Y99         LUT2 (Prop_lut2_I0_O)        0.097     3.390 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=19, routed)          0.239     3.628    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X84Y99         LUT6 (Prop_lut6_I5_O)        0.097     3.725 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.584     4.310    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X87Y98         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.786     5.786    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.858 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         1.165     7.024    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X87Y98         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[7]/C
                         clock pessimism              0.168     7.192    
                         clock uncertainty           -0.083     7.109    
    SLICE_X87Y98         FDRE (Setup_fdre_C_R)       -0.314     6.795    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[7]
  -------------------------------------------------------------------
                         required time                          6.795    
                         arrival time                          -4.310    
  -------------------------------------------------------------------
                         slack                                  2.485    

Slack (MET) :             2.724ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        1.822ns  (logic 0.587ns (32.221%)  route 1.235ns (67.779%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 7.024 - 5.000 ) 
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.863     0.863    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         1.307     2.249    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X82Y99         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDRE (Prop_fdre_C_Q)         0.393     2.642 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.651     3.293    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X85Y99         LUT2 (Prop_lut2_I0_O)        0.097     3.390 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=19, routed)          0.239     3.628    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X84Y99         LUT6 (Prop_lut6_I5_O)        0.097     3.725 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.346     4.071    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X88Y99         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.786     5.786    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.858 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         1.165     7.024    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X88Y99         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[0]/C
                         clock pessimism              0.168     7.192    
                         clock uncertainty           -0.083     7.109    
    SLICE_X88Y99         FDRE (Setup_fdre_C_R)       -0.314     6.795    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[0]
  -------------------------------------------------------------------
                         required time                          6.795    
                         arrival time                          -4.071    
  -------------------------------------------------------------------
                         slack                                  2.724    

Slack (MET) :             2.724ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        1.822ns  (logic 0.587ns (32.221%)  route 1.235ns (67.779%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 7.024 - 5.000 ) 
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.863     0.863    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         1.307     2.249    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X82Y99         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDRE (Prop_fdre_C_Q)         0.393     2.642 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.651     3.293    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X85Y99         LUT2 (Prop_lut2_I0_O)        0.097     3.390 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=19, routed)          0.239     3.628    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X84Y99         LUT6 (Prop_lut6_I5_O)        0.097     3.725 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.346     4.071    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X88Y99         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.786     5.786    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.858 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         1.165     7.024    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X88Y99         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[14]/C
                         clock pessimism              0.168     7.192    
                         clock uncertainty           -0.083     7.109    
    SLICE_X88Y99         FDRE (Setup_fdre_C_R)       -0.314     6.795    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[14]
  -------------------------------------------------------------------
                         required time                          6.795    
                         arrival time                          -4.071    
  -------------------------------------------------------------------
                         slack                                  2.724    

Slack (MET) :             2.724ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        1.822ns  (logic 0.587ns (32.221%)  route 1.235ns (67.779%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 7.024 - 5.000 ) 
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.863     0.863    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         1.307     2.249    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X82Y99         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDRE (Prop_fdre_C_Q)         0.393     2.642 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.651     3.293    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X85Y99         LUT2 (Prop_lut2_I0_O)        0.097     3.390 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=19, routed)          0.239     3.628    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X84Y99         LUT6 (Prop_lut6_I5_O)        0.097     3.725 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.346     4.071    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X88Y99         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.786     5.786    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.858 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         1.165     7.024    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X88Y99         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[1]/C
                         clock pessimism              0.168     7.192    
                         clock uncertainty           -0.083     7.109    
    SLICE_X88Y99         FDRE (Setup_fdre_C_R)       -0.314     6.795    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[1]
  -------------------------------------------------------------------
                         required time                          6.795    
                         arrival time                          -4.071    
  -------------------------------------------------------------------
                         slack                                  2.724    

Slack (MET) :             2.724ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        1.822ns  (logic 0.587ns (32.221%)  route 1.235ns (67.779%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 7.024 - 5.000 ) 
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.863     0.863    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         1.307     2.249    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X82Y99         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDRE (Prop_fdre_C_Q)         0.393     2.642 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.651     3.293    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X85Y99         LUT2 (Prop_lut2_I0_O)        0.097     3.390 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=19, routed)          0.239     3.628    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X84Y99         LUT6 (Prop_lut6_I5_O)        0.097     3.725 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.346     4.071    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X88Y99         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.786     5.786    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.858 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         1.165     7.024    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X88Y99         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[2]/C
                         clock pessimism              0.168     7.192    
                         clock uncertainty           -0.083     7.109    
    SLICE_X88Y99         FDRE (Setup_fdre_C_R)       -0.314     6.795    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[2]
  -------------------------------------------------------------------
                         required time                          6.795    
                         arrival time                          -4.071    
  -------------------------------------------------------------------
                         slack                                  2.724    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 base_i/ethernet/proc_sys_reset_200MHz/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/proc_sys_reset_200MHz/U0/SEQ/seq_clr_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.274ns (38.349%)  route 0.440ns (61.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          1.509     1.509    base_i/ethernet/proc_sys_reset_200MHz/U0/EXT_LPF/slowest_sync_clk
    SLICE_X83Y103        FDRE                                         r  base_i/ethernet/proc_sys_reset_200MHz/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDRE (Prop_fdre_C_Q)         0.274     1.783 r  base_i/ethernet/proc_sys_reset_200MHz/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.440     2.223    base_i/ethernet/proc_sys_reset_200MHz/U0/SEQ/lpf_int
    SLICE_X83Y101        FDRE                                         r  base_i/ethernet/proc_sys_reset_200MHz/U0/SEQ/seq_clr_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          2.158     2.158    base_i/ethernet/proc_sys_reset_200MHz/U0/SEQ/slowest_sync_clk
    SLICE_X83Y101        FDRE                                         r  base_i/ethernet/proc_sys_reset_200MHz/U0/SEQ/seq_clr_reg/C
                         clock pessimism              0.000     2.158    
    SLICE_X83Y101        FDRE (Hold_fdre_C_R)        -0.021     2.137    base_i/ethernet/proc_sys_reset_200MHz/U0/SEQ/seq_clr_reg
  -------------------------------------------------------------------
                         required time                         -2.137    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_IN_REG3_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_IN_REG4_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.141ns (70.228%)  route 0.060ns (29.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.310     0.310    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         0.582     0.918    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X84Y90         FDSE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_IN_REG3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y90         FDSE (Prop_fdse_C_Q)         0.141     1.059 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_IN_REG3_reg/Q
                         net (fo=1, routed)           0.060     1.118    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_IN_REG3
    SLICE_X84Y90         FDSE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_IN_REG4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.337     0.337    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         0.851     1.217    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X84Y90         FDSE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_IN_REG4_reg/C
                         clock pessimism             -0.299     0.918    
    SLICE_X84Y90         FDSE (Hold_fdse_C_D)         0.078     0.996    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_IN_REG4_reg
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.186ns (32.827%)  route 0.381ns (67.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.310     0.310    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         0.584     0.920    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X88Y98         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[8]/Q
                         net (fo=2, routed)           0.381     1.441    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_n_0_[8]
    SLICE_X87Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.486 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/DUPLEX_MODE_REG_i_1/O
                         net (fo=1, routed)           0.000     1.486    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_n_8
    SLICE_X87Y100        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.337     0.337    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         0.940     1.306    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X87Y100        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
                         clock pessimism             -0.035     1.271    
    SLICE_X87Y100        FDRE (Hold_fdre_C_D)         0.091     1.362    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.211%)  route 0.063ns (30.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.310     0.310    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         0.584     0.920    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X84Y98         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y98         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[3]/Q
                         net (fo=1, routed)           0.063     1.123    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg_n_0_[3]
    SLICE_X84Y98         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.337     0.337    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         0.853     1.219    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X84Y98         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[0]/C
                         clock pessimism             -0.299     0.920    
    SLICE_X84Y98         FDRE (Hold_fdre_C_D)         0.075     0.995    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.186ns (32.182%)  route 0.392ns (67.818%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.310     0.310    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         0.584     0.920    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X88Y98         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[13]/Q
                         net (fo=2, routed)           0.392     1.453    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_n_1
    SLICE_X87Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.498 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG[0]_i_1/O
                         net (fo=1, routed)           0.000     1.498    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG[0]_i_1_n_0
    SLICE_X87Y100        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.337     0.337    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         0.940     1.306    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X87Y100        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
                         clock pessimism             -0.035     1.271    
    SLICE_X87Y100        FDRE (Hold_fdre_C_D)         0.092     1.363    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.186ns (32.005%)  route 0.395ns (67.995%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.310     0.310    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         0.584     0.920    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X88Y98         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[6]/Q
                         net (fo=2, routed)           0.395     1.456    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_n_2
    SLICE_X87Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.501 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG[1]_i_1/O
                         net (fo=1, routed)           0.000     1.501    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG[1]_i_1_n_0
    SLICE_X87Y100        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.337     0.337    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         0.940     1.306    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X87Y100        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
                         clock pessimism             -0.035     1.271    
    SLICE_X87Y100        FDRE (Hold_fdre_C_D)         0.092     1.363    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 base_i/ethernet/proc_sys_reset_200MHz/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/proc_sys_reset_200MHz/U0/SEQ/Core_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.274ns (30.965%)  route 0.611ns (69.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          1.509     1.509    base_i/ethernet/proc_sys_reset_200MHz/U0/EXT_LPF/slowest_sync_clk
    SLICE_X83Y103        FDRE                                         r  base_i/ethernet/proc_sys_reset_200MHz/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDRE (Prop_fdre_C_Q)         0.274     1.783 r  base_i/ethernet/proc_sys_reset_200MHz/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.611     2.394    base_i/ethernet/proc_sys_reset_200MHz/U0/SEQ/lpf_int
    SLICE_X84Y101        FDSE                                         r  base_i/ethernet/proc_sys_reset_200MHz/U0/SEQ/Core_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          2.270     2.270    base_i/ethernet/proc_sys_reset_200MHz/U0/SEQ/slowest_sync_clk
    SLICE_X84Y101        FDSE                                         r  base_i/ethernet/proc_sys_reset_200MHz/U0/SEQ/Core_reg/C
                         clock pessimism              0.000     2.270    
    SLICE_X84Y101        FDSE (Hold_fdse_C_S)        -0.021     2.249    base_i/ethernet/proc_sys_reset_200MHz/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                         -2.249    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 base_i/ethernet/proc_sys_reset_200MHz/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/proc_sys_reset_200MHz/U0/SEQ/from_sys_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.274ns (30.965%)  route 0.611ns (69.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          1.509     1.509    base_i/ethernet/proc_sys_reset_200MHz/U0/EXT_LPF/slowest_sync_clk
    SLICE_X83Y103        FDRE                                         r  base_i/ethernet/proc_sys_reset_200MHz/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDRE (Prop_fdre_C_Q)         0.274     1.783 r  base_i/ethernet/proc_sys_reset_200MHz/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.611     2.394    base_i/ethernet/proc_sys_reset_200MHz/U0/SEQ/lpf_int
    SLICE_X84Y101        FDSE                                         r  base_i/ethernet/proc_sys_reset_200MHz/U0/SEQ/from_sys_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          2.270     2.270    base_i/ethernet/proc_sys_reset_200MHz/U0/SEQ/slowest_sync_clk
    SLICE_X84Y101        FDSE                                         r  base_i/ethernet/proc_sys_reset_200MHz/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.000     2.270    
    SLICE_X84Y101        FDSE (Hold_fdse_C_S)        -0.021     2.249    base_i/ethernet/proc_sys_reset_200MHz/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                         -2.249    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 base_i/ethernet/proc_sys_reset_200MHz/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/proc_sys_reset_200MHz/U0/SEQ/pr_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.274ns (30.965%)  route 0.611ns (69.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          1.509     1.509    base_i/ethernet/proc_sys_reset_200MHz/U0/EXT_LPF/slowest_sync_clk
    SLICE_X83Y103        FDRE                                         r  base_i/ethernet/proc_sys_reset_200MHz/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDRE (Prop_fdre_C_Q)         0.274     1.783 r  base_i/ethernet/proc_sys_reset_200MHz/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.611     2.394    base_i/ethernet/proc_sys_reset_200MHz/U0/SEQ/lpf_int
    SLICE_X84Y101        FDSE                                         r  base_i/ethernet/proc_sys_reset_200MHz/U0/SEQ/pr_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          2.270     2.270    base_i/ethernet/proc_sys_reset_200MHz/U0/SEQ/slowest_sync_clk
    SLICE_X84Y101        FDSE                                         r  base_i/ethernet/proc_sys_reset_200MHz/U0/SEQ/pr_reg/C
                         clock pessimism              0.000     2.270    
    SLICE_X84Y101        FDSE (Hold_fdse_C_S)        -0.021     2.249    base_i/ethernet/proc_sys_reset_200MHz/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                         -2.249    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_r_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.693%)  route 0.050ns (19.307%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.310     0.310    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         0.584     0.920    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X86Y98         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_r_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDRE (Prop_fdre_C_Q)         0.164     1.084 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_r_1/Q
                         net (fo=1, routed)           0.050     1.134    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_r_1_n_0
    SLICE_X87Y98         LUT2 (Prop_lut2_I1_O)        0.045     1.179 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_gate/O
                         net (fo=1, routed)           0.000     1.179    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_gate_n_0
    SLICE_X87Y98         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=35, routed)          0.337     0.337    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         0.854     1.220    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X87Y98         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[12]/C
                         clock pessimism             -0.287     0.933    
    SLICE_X87Y98         FDRE (Hold_fdre_C_D)         0.091     1.024    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y1  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_idelayctrl/REFCLK
Min Period        n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y17   base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/I
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X96Y96     base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X97Y96     base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X97Y96     base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X97Y96     base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X97Y96     base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X96Y96     base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X96Y96     base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X96Y96     base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_idelayctrl/REFCLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.770         2.500       1.730      SLICE_X82Y103    base_i/ethernet/proc_sys_reset_200MHz/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.770         2.500       1.730      SLICE_X82Y91     base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]_srl2___i_gmii_to_rgmii_i_MANAGEMENT_MDIO_INTERFACE_1_SHIFT_REG_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.770         2.500       1.730      SLICE_X82Y91     base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]_srl2___i_gmii_to_rgmii_i_MANAGEMENT_MDIO_INTERFACE_1_SHIFT_REG_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.770         2.500       1.730      SLICE_X86Y97     base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]_srl2___i_gmii_to_rgmii_i_MANAGEMENT_MDIO_INTERFACE_1_SHIFT_REG_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.770         2.500       1.730      SLICE_X86Y97     base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]_srl2___i_gmii_to_rgmii_i_MANAGEMENT_MDIO_INTERFACE_1_SHIFT_REG_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.770         2.500       1.730      SLICE_X82Y103    base_i/ethernet/proc_sys_reset_200MHz/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X84Y89     base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X84Y89     base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X86Y89     base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X84Y89     base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK         n/a            0.770         2.500       1.730      SLICE_X82Y91     base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]_srl2___i_gmii_to_rgmii_i_MANAGEMENT_MDIO_INTERFACE_1_SHIFT_REG_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.770         2.500       1.730      SLICE_X86Y97     base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]_srl2___i_gmii_to_rgmii_i_MANAGEMENT_MDIO_INTERFACE_1_SHIFT_REG_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.770         2.500       1.730      SLICE_X86Y97     base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]_srl2___i_gmii_to_rgmii_i_MANAGEMENT_MDIO_INTERFACE_1_SHIFT_REG_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.770         2.500       1.730      SLICE_X82Y103    base_i/ethernet/proc_sys_reset_200MHz/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.770         2.500       1.730      SLICE_X82Y91     base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]_srl2___i_gmii_to_rgmii_i_MANAGEMENT_MDIO_INTERFACE_1_SHIFT_REG_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.770         2.500       1.730      SLICE_X82Y103    base_i/ethernet/proc_sys_reset_200MHz/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X96Y96     base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X97Y96     base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X97Y96     base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X97Y96     base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.444ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.450ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.444ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 0.729ns (17.515%)  route 3.433ns (82.485%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 35.770 - 33.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.751     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.079     1.830 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.308     3.138    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X78Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y23         FDRE (Prop_fdre_C_Q)         0.341     3.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.617     4.097    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X78Y23         LUT6 (Prop_lut6_I3_O)        0.097     4.194 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.321     4.515    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X78Y23         LUT5 (Prop_lut5_I3_O)        0.097     4.612 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.343     5.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X69Y11         LUT4 (Prop_lut4_I1_O)        0.097     6.051 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.929     6.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X69Y11         LUT5 (Prop_lut5_I4_O)        0.097     7.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.224     7.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X71Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.520    34.520    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    34.592 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.178    35.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X71Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.324    36.094    
                         clock uncertainty           -0.035    36.059    
    SLICE_X71Y11         FDRE (Setup_fdre_C_R)       -0.314    35.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         35.745    
                         arrival time                          -7.300    
  -------------------------------------------------------------------
                         slack                                 28.444    

Slack (MET) :             28.444ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 0.729ns (17.515%)  route 3.433ns (82.485%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 35.770 - 33.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.751     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.079     1.830 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.308     3.138    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X78Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y23         FDRE (Prop_fdre_C_Q)         0.341     3.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.617     4.097    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X78Y23         LUT6 (Prop_lut6_I3_O)        0.097     4.194 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.321     4.515    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X78Y23         LUT5 (Prop_lut5_I3_O)        0.097     4.612 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.343     5.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X69Y11         LUT4 (Prop_lut4_I1_O)        0.097     6.051 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.929     6.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X69Y11         LUT5 (Prop_lut5_I4_O)        0.097     7.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.224     7.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X71Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.520    34.520    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    34.592 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.178    35.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X71Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.324    36.094    
                         clock uncertainty           -0.035    36.059    
    SLICE_X71Y11         FDRE (Setup_fdre_C_R)       -0.314    35.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         35.745    
                         arrival time                          -7.300    
  -------------------------------------------------------------------
                         slack                                 28.444    

Slack (MET) :             28.444ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 0.729ns (17.515%)  route 3.433ns (82.485%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 35.770 - 33.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.751     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.079     1.830 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.308     3.138    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X78Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y23         FDRE (Prop_fdre_C_Q)         0.341     3.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.617     4.097    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X78Y23         LUT6 (Prop_lut6_I3_O)        0.097     4.194 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.321     4.515    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X78Y23         LUT5 (Prop_lut5_I3_O)        0.097     4.612 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.343     5.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X69Y11         LUT4 (Prop_lut4_I1_O)        0.097     6.051 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.929     6.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X69Y11         LUT5 (Prop_lut5_I4_O)        0.097     7.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.224     7.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X71Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.520    34.520    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    34.592 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.178    35.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X71Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.324    36.094    
                         clock uncertainty           -0.035    36.059    
    SLICE_X71Y11         FDRE (Setup_fdre_C_R)       -0.314    35.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         35.745    
                         arrival time                          -7.300    
  -------------------------------------------------------------------
                         slack                                 28.444    

Slack (MET) :             28.444ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 0.729ns (17.515%)  route 3.433ns (82.485%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 35.770 - 33.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.751     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.079     1.830 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.308     3.138    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X78Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y23         FDRE (Prop_fdre_C_Q)         0.341     3.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.617     4.097    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X78Y23         LUT6 (Prop_lut6_I3_O)        0.097     4.194 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.321     4.515    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X78Y23         LUT5 (Prop_lut5_I3_O)        0.097     4.612 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.343     5.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X69Y11         LUT4 (Prop_lut4_I1_O)        0.097     6.051 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.929     6.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X69Y11         LUT5 (Prop_lut5_I4_O)        0.097     7.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.224     7.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X71Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.520    34.520    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    34.592 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.178    35.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X71Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.324    36.094    
                         clock uncertainty           -0.035    36.059    
    SLICE_X71Y11         FDRE (Setup_fdre_C_R)       -0.314    35.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         35.745    
                         arrival time                          -7.300    
  -------------------------------------------------------------------
                         slack                                 28.444    

Slack (MET) :             28.444ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 0.729ns (17.515%)  route 3.433ns (82.485%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 35.770 - 33.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.751     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.079     1.830 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.308     3.138    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X78Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y23         FDRE (Prop_fdre_C_Q)         0.341     3.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.617     4.097    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X78Y23         LUT6 (Prop_lut6_I3_O)        0.097     4.194 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.321     4.515    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X78Y23         LUT5 (Prop_lut5_I3_O)        0.097     4.612 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.343     5.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X69Y11         LUT4 (Prop_lut4_I1_O)        0.097     6.051 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.929     6.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X69Y11         LUT5 (Prop_lut5_I4_O)        0.097     7.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.224     7.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X71Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.520    34.520    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    34.592 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.178    35.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X71Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.324    36.094    
                         clock uncertainty           -0.035    36.059    
    SLICE_X71Y11         FDRE (Setup_fdre_C_R)       -0.314    35.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         35.745    
                         arrival time                          -7.300    
  -------------------------------------------------------------------
                         slack                                 28.444    

Slack (MET) :             28.444ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 0.729ns (17.515%)  route 3.433ns (82.485%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 35.770 - 33.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.751     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.079     1.830 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.308     3.138    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X78Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y23         FDRE (Prop_fdre_C_Q)         0.341     3.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.617     4.097    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X78Y23         LUT6 (Prop_lut6_I3_O)        0.097     4.194 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.321     4.515    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X78Y23         LUT5 (Prop_lut5_I3_O)        0.097     4.612 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.343     5.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X69Y11         LUT4 (Prop_lut4_I1_O)        0.097     6.051 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.929     6.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X69Y11         LUT5 (Prop_lut5_I4_O)        0.097     7.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.224     7.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X71Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.520    34.520    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    34.592 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.178    35.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X71Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.324    36.094    
                         clock uncertainty           -0.035    36.059    
    SLICE_X71Y11         FDRE (Setup_fdre_C_R)       -0.314    35.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         35.745    
                         arrival time                          -7.300    
  -------------------------------------------------------------------
                         slack                                 28.444    

Slack (MET) :             28.644ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.297ns  (logic 1.023ns (23.807%)  route 3.274ns (76.193%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 35.761 - 33.000 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.751     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.079     1.830 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.311     3.141    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y22         FDRE (Prop_fdre_C_Q)         0.313     3.454 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.555     5.009    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X87Y24         LUT4 (Prop_lut4_I1_O)        0.215     5.224 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_4/O
                         net (fo=2, routed)           0.611     5.835    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[28]
    SLICE_X85Y24         LUT6 (Prop_lut6_I1_O)        0.097     5.932 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_6/O
                         net (fo=1, routed)           0.000     5.932    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_6_n_0
    SLICE_X85Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.233 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.108     7.341    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X79Y23         LUT5 (Prop_lut5_I2_O)        0.097     7.438 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     7.438    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X79Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.520    34.520    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    34.592 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.169    35.761    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X79Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.324    36.085    
                         clock uncertainty           -0.035    36.050    
    SLICE_X79Y23         FDRE (Setup_fdre_C_D)        0.032    36.082    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.082    
                         arrival time                          -7.438    
  -------------------------------------------------------------------
                         slack                                 28.644    

Slack (MET) :             28.684ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 1.023ns (24.031%)  route 3.234ns (75.969%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 35.763 - 33.000 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.751     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.079     1.830 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.311     3.141    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y22         FDRE (Prop_fdre_C_Q)         0.313     3.454 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.555     5.009    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X87Y24         LUT4 (Prop_lut4_I1_O)        0.215     5.224 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_4/O
                         net (fo=2, routed)           0.611     5.835    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[28]
    SLICE_X85Y24         LUT6 (Prop_lut6_I1_O)        0.097     5.932 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_6/O
                         net (fo=1, routed)           0.000     5.932    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_6_n_0
    SLICE_X85Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.233 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.068     7.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X79Y22         LUT6 (Prop_lut6_I4_O)        0.097     7.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     7.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X79Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.520    34.520    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    34.592 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.171    35.763    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X79Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.324    36.087    
                         clock uncertainty           -0.035    36.052    
    SLICE_X79Y22         FDRE (Setup_fdre_C_D)        0.030    36.082    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.082    
                         arrival time                          -7.398    
  -------------------------------------------------------------------
                         slack                                 28.684    

Slack (MET) :             28.767ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 1.023ns (24.526%)  route 3.148ns (75.474%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 35.760 - 33.000 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.751     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.079     1.830 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.311     3.141    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y22         FDRE (Prop_fdre_C_Q)         0.313     3.454 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.555     5.009    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X87Y24         LUT4 (Prop_lut4_I1_O)        0.215     5.224 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_4/O
                         net (fo=2, routed)           0.611     5.835    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[28]
    SLICE_X85Y24         LUT6 (Prop_lut6_I1_O)        0.097     5.932 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_6/O
                         net (fo=1, routed)           0.000     5.932    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_6_n_0
    SLICE_X85Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.233 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.982     7.215    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X79Y24         LUT5 (Prop_lut5_I2_O)        0.097     7.312 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     7.312    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X79Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.520    34.520    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    34.592 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.168    35.760    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X79Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.324    36.084    
                         clock uncertainty           -0.035    36.049    
    SLICE_X79Y24         FDRE (Setup_fdre_C_D)        0.030    36.079    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.079    
                         arrival time                          -7.312    
  -------------------------------------------------------------------
                         slack                                 28.767    

Slack (MET) :             28.769ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 1.023ns (24.526%)  route 3.148ns (75.474%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 35.760 - 33.000 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.751     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.079     1.830 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.311     3.141    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y22         FDRE (Prop_fdre_C_Q)         0.313     3.454 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.555     5.009    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X87Y24         LUT4 (Prop_lut4_I1_O)        0.215     5.224 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_4/O
                         net (fo=2, routed)           0.611     5.835    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[28]
    SLICE_X85Y24         LUT6 (Prop_lut6_I1_O)        0.097     5.932 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_6/O
                         net (fo=1, routed)           0.000     5.932    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_6_n_0
    SLICE_X85Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.233 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.982     7.215    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X79Y24         LUT5 (Prop_lut5_I2_O)        0.097     7.312 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     7.312    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X79Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.520    34.520    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    34.592 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.168    35.760    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X79Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.324    36.084    
                         clock uncertainty           -0.035    36.049    
    SLICE_X79Y24         FDRE (Setup_fdre_C_D)        0.032    36.081    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.081    
                         arrival time                          -7.312    
  -------------------------------------------------------------------
                         slack                                 28.769    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.128ns (65.429%)  route 0.068ns (34.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.021 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.582     1.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X67Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y7          FDCE (Prop_fdce_C_Q)         0.128     1.731 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.068     1.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X66Y7          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.127    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.156 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.850     2.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X66Y7          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.390     1.616    
    SLICE_X66Y7          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     1.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.963%)  route 0.116ns (45.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.021 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.582     1.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X67Y9          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDCE (Prop_fdce_C_Q)         0.141     1.744 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.116     1.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X66Y8          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.127    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.156 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.850     2.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X66Y8          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.387     1.619    
    SLICE_X66Y8          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.683%)  route 0.122ns (46.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.021 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.582     1.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X67Y9          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDCE (Prop_fdce_C_Q)         0.141     1.744 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.122     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X66Y9          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.127    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.156 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.850     2.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X66Y9          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.390     1.616    
    SLICE_X66Y9          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.479%)  route 0.051ns (21.521%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.021 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.597     1.618    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X91Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y25         FDRE (Prop_fdre_C_Q)         0.141     1.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[29]/Q
                         net (fo=1, routed)           0.051     1.810    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[29]
    SLICE_X90Y25         LUT2 (Prop_lut2_I1_O)        0.045     1.855 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[28]_i_1/O
                         net (fo=1, routed)           0.000     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[28]_i_1_n_0
    SLICE_X90Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.127    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.156 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.863     2.019    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X90Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[28]/C
                         clock pessimism             -0.388     1.631    
    SLICE_X90Y25         FDRE (Hold_fdre_C_D)         0.121     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.783%)  route 0.211ns (62.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.021 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.584     1.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X69Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y8          FDCE (Prop_fdce_C_Q)         0.128     1.733 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.211     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X66Y9          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.127    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.156 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.850     2.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X66Y9          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.368     1.638    
    SLICE_X66Y9          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.783%)  route 0.211ns (62.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.021 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.584     1.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X69Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y8          FDCE (Prop_fdce_C_Q)         0.128     1.733 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.211     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X66Y9          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.127    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.156 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.850     2.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X66Y9          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.368     1.638    
    SLICE_X66Y9          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.783%)  route 0.211ns (62.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.021 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.584     1.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X69Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y8          FDCE (Prop_fdce_C_Q)         0.128     1.733 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.211     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X66Y9          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.127    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.156 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.850     2.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X66Y9          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.368     1.638    
    SLICE_X66Y9          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.783%)  route 0.211ns (62.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.021 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.584     1.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X69Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y8          FDCE (Prop_fdce_C_Q)         0.128     1.733 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.211     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X66Y9          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.127    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.156 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.850     2.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X66Y9          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.368     1.638    
    SLICE_X66Y9          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.783%)  route 0.211ns (62.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.021 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.584     1.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X69Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y8          FDCE (Prop_fdce_C_Q)         0.128     1.733 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.211     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X66Y9          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.127    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.156 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.850     2.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X66Y9          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.368     1.638    
    SLICE_X66Y9          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.783%)  route 0.211ns (62.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.021 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.584     1.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X69Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y8          FDCE (Prop_fdce_C_Q)         0.128     1.733 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.211     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X66Y9          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.127    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.156 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.850     2.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X66Y9          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.368     1.638    
    SLICE_X66Y9          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.000      31.408     BUFGCTRL_X0Y2  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X55Y12   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X55Y12   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X57Y12   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X57Y12   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X57Y12   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X57Y12   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X57Y12   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X65Y12   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X66Y12   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X66Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X66Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X66Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X66Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X66Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X66Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.050         16.500      15.450     SLICE_X66Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.050         16.500      15.450     SLICE_X66Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X66Y8    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X66Y8    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X66Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X66Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X66Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X66Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X66Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X66Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X66Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X66Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X66Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X66Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth0_clk125
  To Clock:  eth0_clk125

Setup :            0  Failing Endpoints,  Worst Slack        4.606ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.606ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/D2
                            (rising edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_clk125 rise@8.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.493ns (18.985%)  route 2.104ns (81.015%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.432ns = ( 12.432 - 8.000 ) 
    Source Clock Delay      (SCD):    4.728ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     1.412 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     3.421 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.307     4.728    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X86Y96         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y96         FDRE (Prop_fdre_C_Q)         0.393     5.121 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[3]/Q
                         net (fo=2, routed)           0.972     6.093    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int[3]
    SLICE_X86Y96         LUT3 (Prop_lut3_I2_O)        0.100     6.193 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out_i_1/O
                         net (fo=1, routed)           1.131     7.325    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out_i_1_n_0
    OLOGIC_X1Y95         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     9.344 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    11.167 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.265    12.432    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y95         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                         clock pessimism              0.339    12.770    
                         clock uncertainty           -0.035    12.735    
    OLOGIC_X1Y95         ODDR (Setup_oddr_C_D2)      -0.804    11.931    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out
  -------------------------------------------------------------------
                         required time                         11.931    
                         arrival time                          -7.325    
  -------------------------------------------------------------------
                         slack                                  4.606    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/D2
                            (rising edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_clk125 rise@8.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        2.545ns  (logic 0.442ns (17.370%)  route 2.103ns (82.630%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.431ns = ( 12.431 - 8.000 ) 
    Source Clock Delay      (SCD):    4.727ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     1.412 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     3.421 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.306     4.727    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X88Y93         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDRE (Prop_fdre_C_Q)         0.341     5.068 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[1]/Q
                         net (fo=2, routed)           0.968     6.035    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int[1]
    SLICE_X88Y93         LUT3 (Prop_lut3_I2_O)        0.101     6.136 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out_i_1/O
                         net (fo=1, routed)           1.135     7.271    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out_i_1_n_0
    OLOGIC_X1Y91         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     9.344 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    11.167 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.264    12.431    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y91         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                         clock pessimism              0.339    12.769    
                         clock uncertainty           -0.035    12.734    
    OLOGIC_X1Y91         ODDR (Setup_oddr_C_D2)      -0.809    11.925    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out
  -------------------------------------------------------------------
                         required time                         11.925    
                         arrival time                          -7.271    
  -------------------------------------------------------------------
                         slack                                  4.653    

Slack (MET) :             4.804ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_clk125 rise@8.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 1.541ns (53.225%)  route 1.354ns (46.775%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 12.413 - 8.000 ) 
    Source Clock Delay      (SCD):    4.919ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     1.412 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     3.421 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.498     4.919    base_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[6])
                                                      1.541     6.460 r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[6]
                         net (fo=1, routed)           1.354     7.814    base_i/processing_system7_0/inst/ENET0_GMII_TXD_i[6]
    SLICE_X52Y107        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     9.344 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    11.167 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.246    12.413    base_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X52Y107        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[6]/C
                         clock pessimism              0.279    12.692    
                         clock uncertainty           -0.035    12.657    
    SLICE_X52Y107        FDRE (Setup_fdre_C_D)       -0.039    12.618    base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[6]
  -------------------------------------------------------------------
                         required time                         12.618    
                         arrival time                          -7.814    
  -------------------------------------------------------------------
                         slack                                  4.804    

Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_clk125 rise@8.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        2.884ns  (logic 1.541ns (53.434%)  route 1.343ns (46.566%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 12.413 - 8.000 ) 
    Source Clock Delay      (SCD):    4.919ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     1.412 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     3.421 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.498     4.919    base_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[7])
                                                      1.541     6.460 r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[7]
                         net (fo=1, routed)           1.343     7.803    base_i/processing_system7_0/inst/ENET0_GMII_TXD_i[7]
    SLICE_X52Y107        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     9.344 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    11.167 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.246    12.413    base_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X52Y107        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[7]/C
                         clock pessimism              0.279    12.692    
                         clock uncertainty           -0.035    12.657    
    SLICE_X52Y107        FDRE (Setup_fdre_C_D)       -0.049    12.608    base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[7]
  -------------------------------------------------------------------
                         required time                         12.608    
                         arrival time                          -7.803    
  -------------------------------------------------------------------
                         slack                                  4.805    

Slack (MET) :             4.819ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_clk125 rise@8.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 1.541ns (53.512%)  route 1.339ns (46.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 12.413 - 8.000 ) 
    Source Clock Delay      (SCD):    4.919ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     1.412 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     3.421 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.498     4.919    base_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[2])
                                                      1.541     6.460 r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[2]
                         net (fo=1, routed)           1.339     7.799    base_i/processing_system7_0/inst/ENET0_GMII_TXD_i[2]
    SLICE_X53Y107        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     9.344 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    11.167 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.246    12.413    base_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X53Y107        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[2]/C
                         clock pessimism              0.279    12.692    
                         clock uncertainty           -0.035    12.657    
    SLICE_X53Y107        FDRE (Setup_fdre_C_D)       -0.039    12.618    base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[2]
  -------------------------------------------------------------------
                         required time                         12.618    
                         arrival time                          -7.799    
  -------------------------------------------------------------------
                         slack                                  4.819    

Slack (MET) :             4.834ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_clk125 rise@8.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 1.541ns (53.698%)  route 1.329ns (46.302%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 12.413 - 8.000 ) 
    Source Clock Delay      (SCD):    4.919ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     1.412 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     3.421 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.498     4.919    base_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[4])
                                                      1.541     6.460 r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[4]
                         net (fo=1, routed)           1.329     7.789    base_i/processing_system7_0/inst/ENET0_GMII_TXD_i[4]
    SLICE_X53Y107        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     9.344 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    11.167 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.246    12.413    base_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X53Y107        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[4]/C
                         clock pessimism              0.279    12.692    
                         clock uncertainty           -0.035    12.657    
    SLICE_X53Y107        FDRE (Setup_fdre_C_D)       -0.034    12.623    base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[4]
  -------------------------------------------------------------------
                         required time                         12.623    
                         arrival time                          -7.789    
  -------------------------------------------------------------------
                         slack                                  4.834    

Slack (MET) :             4.896ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_clk125 rise@8.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 1.541ns (54.157%)  route 1.304ns (45.843%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 12.466 - 8.000 ) 
    Source Clock Delay      (SCD):    4.919ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     1.412 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     3.421 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.498     4.919    base_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[1])
                                                      1.541     6.460 r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[1]
                         net (fo=1, routed)           1.304     7.764    base_i/processing_system7_0/inst/ENET0_GMII_TXD_i[1]
    SLICE_X56Y107        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     9.344 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    11.167 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.299    12.466    base_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X56Y107        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[1]/C
                         clock pessimism              0.279    12.745    
                         clock uncertainty           -0.035    12.710    
    SLICE_X56Y107        FDRE (Setup_fdre_C_D)       -0.049    12.661    base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[1]
  -------------------------------------------------------------------
                         required time                         12.661    
                         arrival time                          -7.764    
  -------------------------------------------------------------------
                         slack                                  4.896    

Slack (MET) :             4.902ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET0_GMII_TX_ER_reg/D
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_clk125 rise@8.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        2.806ns  (logic 1.477ns (52.631%)  route 1.329ns (47.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 12.413 - 8.000 ) 
    Source Clock Delay      (SCD):    4.919ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     1.412 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     3.421 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.498     4.919    base_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXER)
                                                      1.477     6.396 r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXER
                         net (fo=1, routed)           1.329     7.725    base_i/processing_system7_0/inst/ENET0_GMII_TX_ER_i
    SLICE_X52Y107        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_TX_ER_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     9.344 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    11.167 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.246    12.413    base_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X52Y107        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_TX_ER_reg/C
                         clock pessimism              0.279    12.692    
                         clock uncertainty           -0.035    12.657    
    SLICE_X52Y107        FDRE (Setup_fdre_C_D)       -0.030    12.627    base_i/processing_system7_0/inst/ENET0_GMII_TX_ER_reg
  -------------------------------------------------------------------
                         required time                         12.627    
                         arrival time                          -7.725    
  -------------------------------------------------------------------
                         slack                                  4.902    

Slack (MET) :             4.902ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_clk125 rise@8.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 1.541ns (54.069%)  route 1.309ns (45.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 12.466 - 8.000 ) 
    Source Clock Delay      (SCD):    4.919ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     1.412 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     3.421 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.498     4.919    base_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[0])
                                                      1.541     6.460 r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[0]
                         net (fo=1, routed)           1.309     7.769    base_i/processing_system7_0/inst/ENET0_GMII_TXD_i[0]
    SLICE_X56Y107        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     9.344 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    11.167 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.299    12.466    base_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X56Y107        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[0]/C
                         clock pessimism              0.279    12.745    
                         clock uncertainty           -0.035    12.710    
    SLICE_X56Y107        FDRE (Setup_fdre_C_D)       -0.039    12.671    base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[0]
  -------------------------------------------------------------------
                         required time                         12.671    
                         arrival time                          -7.769    
  -------------------------------------------------------------------
                         slack                                  4.902    

Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_clk125 rise@8.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 1.541ns (55.513%)  route 1.235ns (44.487%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 12.413 - 8.000 ) 
    Source Clock Delay      (SCD):    4.919ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     1.412 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     3.421 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.498     4.919    base_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[3])
                                                      1.541     6.460 r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[3]
                         net (fo=1, routed)           1.235     7.695    base_i/processing_system7_0/inst/ENET0_GMII_TXD_i[3]
    SLICE_X53Y107        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     9.344 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    11.167 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.246    12.413    base_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X53Y107        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[3]/C
                         clock pessimism              0.279    12.692    
                         clock uncertainty           -0.035    12.657    
    SLICE_X53Y107        FDRE (Setup_fdre_C_D)       -0.049    12.608    base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[3]
  -------------------------------------------------------------------
                         required time                         12.608    
                         arrival time                          -7.695    
  -------------------------------------------------------------------
                         slack                                  4.913    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_clk125 rise@0.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.190ns (57.131%)  route 0.143ns (42.869%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.198 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.583     1.781    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_dv/gmii_tx_clk
    SLICE_X81Y95         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y95         FDRE (Prop_fdre_C_Q)         0.141     1.922 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/Q
                         net (fo=2, routed)           0.143     2.065    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_er/data_out
    SLICE_X83Y95         LUT5 (Prop_lut5_I2_O)        0.049     2.114 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_er/gmii_crs_INST_0/O
                         net (fo=1, routed)           0.000     2.114    base_i/processing_system7_0/inst/ENET0_GMII_CRS
    SLICE_X83Y95         FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.455 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.852     2.307    base_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X83Y95         FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/C
                         clock pessimism             -0.491     1.816    
    SLICE_X83Y95         FDRE (Hold_fdre_C_D)         0.107     1.923    base_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_clk125 rise@0.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.531%)  route 0.056ns (30.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.198 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.583     1.781    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X84Y94         FDPE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDPE (Prop_fdpe_C_Q)         0.128     1.909 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/Q
                         net (fo=1, routed)           0.056     1.965    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg1_0
    SLICE_X84Y94         FDPE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.455 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.852     2.307    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X84Y94         FDPE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
                         clock pessimism             -0.526     1.781    
    SLICE_X84Y94         FDPE (Hold_fdpe_C_D)        -0.008     1.773    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_clk125 rise@0.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.609%)  route 0.143ns (43.391%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.198 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.583     1.781    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_dv/gmii_tx_clk
    SLICE_X81Y95         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y95         FDRE (Prop_fdre_C_Q)         0.141     1.922 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/Q
                         net (fo=2, routed)           0.143     2.065    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_er/data_out
    SLICE_X83Y95         LUT5 (Prop_lut5_I3_O)        0.045     2.110 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_er/gmii_col_INST_0/O
                         net (fo=1, routed)           0.000     2.110    base_i/processing_system7_0/inst/ENET0_GMII_COL
    SLICE_X83Y95         FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.455 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.852     2.307    base_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X83Y95         FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/C
                         clock pessimism             -0.491     1.816    
    SLICE_X83Y95         FDRE (Hold_fdre_C_D)         0.092     1.908    base_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/D
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_clk125 rise@0.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.757%)  route 0.197ns (58.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.198 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.583     1.781    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X84Y94         FDPE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDPE (Prop_fdpe_C_Q)         0.141     1.922 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/Q
                         net (fo=1, routed)           0.197     2.119    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg4_3
    SLICE_X84Y94         FDPE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.455 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.852     2.307    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X84Y94         FDPE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
                         clock pessimism             -0.526     1.781    
    SLICE_X84Y94         FDPE (Hold_fdpe_C_D)         0.076     1.857    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/D
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_clk125 rise@0.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.555%)  route 0.198ns (58.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.198 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.583     1.781    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X84Y94         FDPE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDPE (Prop_fdpe_C_Q)         0.141     1.922 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/Q
                         net (fo=1, routed)           0.198     2.120    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg2_1
    SLICE_X84Y94         FDPE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.455 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.852     2.307    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X84Y94         FDPE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C
                         clock pessimism             -0.526     1.781    
    SLICE_X84Y94         FDPE (Hold_fdpe_C_D)         0.071     1.852    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_clk125 rise@0.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.240%)  route 0.182ns (58.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.198 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.583     1.781    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X84Y94         FDPE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDPE (Prop_fdpe_C_Q)         0.128     1.909 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/Q
                         net (fo=1, routed)           0.182     2.091    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg5_4
    SLICE_X84Y95         FDPE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.455 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.852     2.307    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X84Y95         FDPE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                         clock pessimism             -0.510     1.797    
    SLICE_X84Y95         FDPE (Hold_fdpe_C_D)         0.022     1.819    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/D
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_clk125 rise@0.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.778%)  route 0.202ns (61.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.198 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.583     1.781    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X84Y94         FDPE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDPE (Prop_fdpe_C_Q)         0.128     1.909 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/Q
                         net (fo=1, routed)           0.202     2.111    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg3_2
    SLICE_X84Y94         FDPE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.455 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.852     2.307    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X84Y94         FDPE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C
                         clock pessimism             -0.526     1.781    
    SLICE_X84Y94         FDPE (Hold_fdpe_C_D)        -0.006     1.775    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_en_int_reg/R
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_clk125 rise@0.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.932%)  route 0.163ns (56.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.198 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.583     1.781    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X84Y95         FDPE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y95         FDPE (Prop_fdpe_C_Q)         0.128     1.909 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          0.163     2.072    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/tx_reset_sync_5
    SLICE_X83Y96         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_en_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.455 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.852     2.307    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X83Y96         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_en_int_reg/C
                         clock pessimism             -0.510     1.797    
    SLICE_X83Y96         FDRE (Hold_fdre_C_R)        -0.072     1.725    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_en_int_reg
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_er_int_reg/R
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_clk125 rise@0.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.932%)  route 0.163ns (56.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.198 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.583     1.781    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X84Y95         FDPE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y95         FDPE (Prop_fdpe_C_Q)         0.128     1.909 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          0.163     2.072    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/tx_reset_sync_5
    SLICE_X83Y96         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_er_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.455 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.852     2.307    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X83Y96         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_er_int_reg/C
                         clock pessimism             -0.510     1.797    
    SLICE_X83Y96         FDRE (Hold_fdre_C_R)        -0.072     1.725    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_er_int_reg
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_clk125 rise@0.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.732%)  route 0.230ns (64.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.198 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.583     1.781    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X84Y95         FDPE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y95         FDPE (Prop_fdpe_C_Q)         0.128     1.909 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          0.230     2.139    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/tx_reset_sync_5
    SLICE_X86Y96         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.455 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.853     2.308    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X86Y96         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[2]/C
                         clock pessimism             -0.491     1.817    
    SLICE_X86Y96         FDRE (Hold_fdre_C_R)        -0.045     1.772    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.367    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth0_clk125
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ETH0_CLK125 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         8.000       6.408      BUFGCTRL_X0Y18  ETH0_CLK125_IBUF_BUFG_inst/I
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y94    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y89    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y92    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y91    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y96    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y95    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X83Y95    base_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X83Y95    base_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X56Y107   base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X56Y107   base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X56Y107   base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X83Y95    base_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X83Y95    base_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X56Y107   base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X56Y107   base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X53Y107   base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X53Y107   base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X53Y107   base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X53Y107   base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X88Y93    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X88Y93    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X86Y96    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X86Y96    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X88Y93    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X88Y93    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X86Y96    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X86Y96    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X83Y95    base_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X83Y95    base_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  eth0_rgmii_rxclk
  To Clock:  eth0_rgmii_rxclk

Setup :            0  Failing Endpoints,  Worst Slack        4.925ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.309ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.925ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[6]
                            (rising edge-triggered cell PS7 clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_rgmii_rxclk rise@8.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.941ns  (logic 0.341ns (17.571%)  route 1.600ns (82.429%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 12.204 - 8.000 ) 
    Source Clock Delay      (SCD):    4.547ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.346     1.346 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.009    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     3.088 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.459     4.547    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X64Y107        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y107        FDRE (Prop_fdre_C_Q)         0.341     4.888 r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/Q
                         net (fo=1, routed)           1.600     6.488    base_i/processing_system7_0/inst/ENET0_GMII_RXD_i[6]
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.279     9.279 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.788    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    10.860 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.344    12.204    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.254    12.457    
                         clock uncertainty           -0.035    12.422    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[6])
                                                     -1.009    11.413    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.413    
                         arrival time                          -6.488    
  -------------------------------------------------------------------
                         slack                                  4.925    

Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[5]
                            (rising edge-triggered cell PS7 clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_rgmii_rxclk rise@8.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.909ns  (logic 0.341ns (17.867%)  route 1.568ns (82.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 12.204 - 8.000 ) 
    Source Clock Delay      (SCD):    4.547ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.346     1.346 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.009    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     3.088 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.459     4.547    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X64Y107        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y107        FDRE (Prop_fdre_C_Q)         0.341     4.888 r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/Q
                         net (fo=1, routed)           1.568     6.456    base_i/processing_system7_0/inst/ENET0_GMII_RXD_i[5]
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[5]
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.279     9.279 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.788    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    10.860 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.344    12.204    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.254    12.457    
                         clock uncertainty           -0.035    12.422    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[5])
                                                     -1.009    11.413    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.413    
                         arrival time                          -6.456    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             4.974ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[4]
                            (rising edge-triggered cell PS7 clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_rgmii_rxclk rise@8.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.341ns (18.029%)  route 1.550ns (81.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 12.204 - 8.000 ) 
    Source Clock Delay      (SCD):    4.547ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.346     1.346 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.009    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     3.088 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.459     4.547    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X64Y107        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y107        FDRE (Prop_fdre_C_Q)         0.341     4.888 r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/Q
                         net (fo=1, routed)           1.550     6.439    base_i/processing_system7_0/inst/ENET0_GMII_RXD_i[4]
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[4]
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.279     9.279 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.788    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    10.860 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.344    12.204    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.254    12.457    
                         clock uncertainty           -0.035    12.422    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[4])
                                                     -1.009    11.413    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.413    
                         arrival time                          -6.439    
  -------------------------------------------------------------------
                         slack                                  4.974    

Slack (MET) :             5.038ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/ENET0_GMII_RX_DV_i_reg/C
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXDV
                            (rising edge-triggered cell PS7 clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_rgmii_rxclk rise@8.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.341ns (17.616%)  route 1.595ns (82.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 12.204 - 8.000 ) 
    Source Clock Delay      (SCD):    4.547ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.346     1.346 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.009    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     3.088 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.459     4.547    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X64Y107        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RX_DV_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y107        FDRE (Prop_fdre_C_Q)         0.341     4.888 r  base_i/processing_system7_0/inst/ENET0_GMII_RX_DV_i_reg/Q
                         net (fo=1, routed)           1.595     6.483    base_i/processing_system7_0/inst/ENET0_GMII_RX_DV_i
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXDV
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.279     9.279 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.788    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    10.860 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.344    12.204    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.254    12.457    
                         clock uncertainty           -0.035    12.422    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXDV)
                                                     -0.901    11.521    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.521    
                         arrival time                          -6.483    
  -------------------------------------------------------------------
                         slack                                  5.038    

Slack (MET) :             5.067ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[2]
                            (rising edge-triggered cell PS7 clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_rgmii_rxclk rise@8.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.341ns (18.959%)  route 1.458ns (81.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 12.204 - 8.000 ) 
    Source Clock Delay      (SCD):    4.547ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.346     1.346 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.009    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     3.088 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.459     4.547    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X65Y107        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y107        FDRE (Prop_fdre_C_Q)         0.341     4.888 r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/Q
                         net (fo=1, routed)           1.458     6.346    base_i/processing_system7_0/inst/ENET0_GMII_RXD_i[2]
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[2]
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.279     9.279 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.788    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    10.860 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.344    12.204    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.254    12.457    
                         clock uncertainty           -0.035    12.422    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[2])
                                                     -1.009    11.413    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.413    
                         arrival time                          -6.346    
  -------------------------------------------------------------------
                         slack                                  5.067    

Slack (MET) :             5.067ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[3]
                            (rising edge-triggered cell PS7 clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_rgmii_rxclk rise@8.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.341ns (18.959%)  route 1.458ns (81.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 12.204 - 8.000 ) 
    Source Clock Delay      (SCD):    4.547ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.346     1.346 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.009    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     3.088 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.459     4.547    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X65Y107        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y107        FDRE (Prop_fdre_C_Q)         0.341     4.888 r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/Q
                         net (fo=1, routed)           1.458     6.346    base_i/processing_system7_0/inst/ENET0_GMII_RXD_i[3]
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[3]
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.279     9.279 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.788    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    10.860 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.344    12.204    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.254    12.457    
                         clock uncertainty           -0.035    12.422    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[3])
                                                     -1.009    11.413    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.413    
                         arrival time                          -6.346    
  -------------------------------------------------------------------
                         slack                                  5.067    

Slack (MET) :             5.099ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[0]
                            (rising edge-triggered cell PS7 clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_rgmii_rxclk rise@8.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.766ns  (logic 0.341ns (19.307%)  route 1.425ns (80.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 12.204 - 8.000 ) 
    Source Clock Delay      (SCD):    4.547ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.346     1.346 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.009    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     3.088 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.459     4.547    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X65Y107        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y107        FDRE (Prop_fdre_C_Q)         0.341     4.888 r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/Q
                         net (fo=1, routed)           1.425     6.314    base_i/processing_system7_0/inst/ENET0_GMII_RXD_i[0]
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[0]
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.279     9.279 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.788    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    10.860 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.344    12.204    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.254    12.457    
                         clock uncertainty           -0.035    12.422    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[0])
                                                     -1.009    11.413    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.413    
                         arrival time                          -6.314    
  -------------------------------------------------------------------
                         slack                                  5.099    

Slack (MET) :             5.158ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i_reg/C
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXER
                            (rising edge-triggered cell PS7 clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_rgmii_rxclk rise@8.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.787ns  (logic 0.341ns (19.082%)  route 1.446ns (80.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 12.204 - 8.000 ) 
    Source Clock Delay      (SCD):    4.545ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.346     1.346 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.009    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     3.088 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.457     4.545    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X60Y106        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y106        FDRE (Prop_fdre_C_Q)         0.341     4.886 r  base_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i_reg/Q
                         net (fo=1, routed)           1.446     6.333    base_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXER
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.279     9.279 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.788    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    10.860 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.344    12.204    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.254    12.457    
                         clock uncertainty           -0.035    12.422    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXER)
                                                     -0.931    11.491    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.491    
                         arrival time                          -6.333    
  -------------------------------------------------------------------
                         slack                                  5.158    

Slack (MET) :             5.179ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[7]
                            (rising edge-triggered cell PS7 clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_rgmii_rxclk rise@8.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.688ns  (logic 0.341ns (20.200%)  route 1.347ns (79.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 12.204 - 8.000 ) 
    Source Clock Delay      (SCD):    4.545ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.346     1.346 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.009    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     3.088 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.457     4.545    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X60Y106        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y106        FDRE (Prop_fdre_C_Q)         0.341     4.886 r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/Q
                         net (fo=1, routed)           1.347     6.234    base_i/processing_system7_0/inst/ENET0_GMII_RXD_i[7]
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.279     9.279 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.788    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    10.860 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.344    12.204    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.254    12.457    
                         clock uncertainty           -0.035    12.422    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[7])
                                                     -1.009    11.413    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.413    
                         arrival time                          -6.234    
  -------------------------------------------------------------------
                         slack                                  5.179    

Slack (MET) :             5.194ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[1]
                            (rising edge-triggered cell PS7 clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_rgmii_rxclk rise@8.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.341ns (20.406%)  route 1.330ns (79.594%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 12.204 - 8.000 ) 
    Source Clock Delay      (SCD):    4.547ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.346     1.346 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.009    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     3.088 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.459     4.547    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X65Y107        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y107        FDRE (Prop_fdre_C_Q)         0.341     4.888 r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/Q
                         net (fo=1, routed)           1.330     6.219    base_i/processing_system7_0/inst/ENET0_GMII_RXD_i[1]
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[1]
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.279     9.279 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.788    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    10.860 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.344    12.204    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.254    12.457    
                         clock uncertainty           -0.035    12.422    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[1])
                                                     -1.009    11.413    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.413    
                         arrival time                          -6.219    
  -------------------------------------------------------------------
                         slack                                  5.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk rise@0.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.358ns (17.758%)  route 1.658ns (82.242%))
  Logic Levels:           0  
  Clock Path Skew:        1.607ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.545ns
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.279     1.279 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.324     1.603    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.076     2.679 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.192     2.872    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y85         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y85         IDDR (Prop_iddr_C_Q2)        0.358     3.230 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/Q2
                         net (fo=1, routed)           1.658     4.888    base_i/processing_system7_0/inst/ENET0_GMII_RXD[7]
    SLICE_X60Y106        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.346     1.346 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.009    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     3.088 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.457     4.545    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X60Y106        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/C
                         clock pessimism             -0.067     4.478    
    SLICE_X60Y106        FDRE (Hold_fdre_C_D)         0.100     4.578    base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.578    
                         arrival time                           4.888    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk rise@0.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        2.095ns  (logic 0.358ns (17.090%)  route 1.737ns (82.910%))
  Logic Levels:           0  
  Clock Path Skew:        1.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.547ns
    Source Clock Delay      (SCD):    2.864ns
    Clock Pessimism Removal (CPR):    0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.279     1.279 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.324     1.603    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.076     2.679 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.184     2.864    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y79         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y79         IDDR (Prop_iddr_C_Q2)        0.358     3.222 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/Q2
                         net (fo=1, routed)           1.737     4.959    base_i/processing_system7_0/inst/ENET0_GMII_RXD[5]
    SLICE_X64Y107        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.346     1.346 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.009    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     3.088 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.459     4.547    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X64Y107        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/C
                         clock pessimism             -0.067     4.480    
    SLICE_X64Y107        FDRE (Hold_fdre_C_D)         0.091     4.571    base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.571    
                         arrival time                           4.959    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk rise@0.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.382ns  (logic 0.180ns (13.028%)  route 1.202ns (86.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.022ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.445    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.483     0.928 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.094     1.022    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y85         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y85         IDDR (Prop_iddr_C_Q1)        0.180     1.202 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           1.202     2.404    base_i/processing_system7_0/inst/ENET0_GMII_RXD[3]
    SLICE_X65Y107        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.731     1.185    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.214 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.933     2.147    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X65Y107        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/C
                         clock pessimism             -0.188     1.959    
    SLICE_X65Y107        FDRE (Hold_fdre_C_D)         0.047     2.006    base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk rise@0.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.180ns (12.703%)  route 1.237ns (87.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.017ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.445    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.483     0.928 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.089     1.017    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y79         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y79         IDDR (Prop_iddr_C_Q1)        0.180     1.197 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           1.237     2.434    base_i/processing_system7_0/inst/ENET0_GMII_RXD[1]
    SLICE_X65Y107        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.731     1.185    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.214 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.933     2.147    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X65Y107        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/C
                         clock pessimism             -0.188     1.959    
    SLICE_X65Y107        FDRE (Hold_fdre_C_D)         0.041     2.000    base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/D
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk rise@0.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.352ns  (logic 0.180ns (13.309%)  route 1.172ns (86.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.445    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.483     0.928 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.084     1.012    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y75         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y75         IDDR (Prop_iddr_C_Q1)        0.180     1.192 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q1
                         net (fo=3, routed)           1.172     2.365    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv
    SLICE_X80Y95         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.731     1.185    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.214 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.852     2.066    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_clk
    SLICE_X80Y95         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
                         clock pessimism             -0.188     1.878    
    SLICE_X80Y95         FDRE (Hold_fdre_C_D)         0.045     1.923    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk rise@0.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.180ns (12.564%)  route 1.253ns (87.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.022ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.445    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.483     0.928 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.094     1.022    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y86         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y86         IDDR (Prop_iddr_C_Q1)        0.180     1.202 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           1.253     2.455    base_i/processing_system7_0/inst/ENET0_GMII_RXD[2]
    SLICE_X65Y107        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.731     1.185    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.214 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.933     2.147    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X65Y107        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/C
                         clock pessimism             -0.188     1.959    
    SLICE_X65Y107        FDRE (Hold_fdre_C_D)         0.045     2.004    base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk rise@0.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.453ns  (logic 0.179ns (12.320%)  route 1.274ns (87.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.022ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.445    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.483     0.928 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.094     1.022    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y86         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y86         IDDR (Prop_iddr_C_Q2)        0.179     1.201 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/Q2
                         net (fo=1, routed)           1.274     2.475    base_i/processing_system7_0/inst/ENET0_GMII_RXD[6]
    SLICE_X64Y107        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.731     1.185    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.214 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.933     2.147    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X64Y107        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/C
                         clock pessimism             -0.188     1.959    
    SLICE_X64Y107        FDRE (Hold_fdre_C_D)         0.045     2.004    base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk rise@0.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.498ns  (logic 0.180ns (12.016%)  route 1.318ns (87.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.017ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.445    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.483     0.928 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.089     1.017    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y80         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y80         IDDR (Prop_iddr_C_Q1)        0.180     1.197 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           1.318     2.515    base_i/processing_system7_0/inst/ENET0_GMII_RXD[0]
    SLICE_X65Y107        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.731     1.185    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.214 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.933     2.147    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X65Y107        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
                         clock pessimism             -0.188     1.959    
    SLICE_X65Y107        FDRE (Hold_fdre_C_D)         0.045     2.004    base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.515    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/D
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk rise@0.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.473ns  (logic 0.249ns (16.904%)  route 1.224ns (83.096%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.445    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.483     0.928 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.084     1.012    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y75         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y75         IDDR (Prop_iddr_C_Q2)        0.179     1.191 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q2
                         net (fo=1, routed)           0.739     1.930    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in__0
    SLICE_X96Y90         LUT2 (Prop_lut2_I0_O)        0.070     2.000 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_INST_0/O
                         net (fo=2, routed)           0.485     2.485    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er
    SLICE_X82Y95         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.731     1.185    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.214 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.852     2.066    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_clk
    SLICE_X82Y95         FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
                         clock pessimism             -0.188     1.878    
    SLICE_X82Y95         FDRE (Hold_fdre_C_D)         0.059     1.937    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_reg_int_reg
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.485    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk rise@0.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.547ns  (logic 0.179ns (11.568%)  route 1.368ns (88.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.017ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.445    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.483     0.928 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.089     1.017    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y80         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y80         IDDR (Prop_iddr_C_Q2)        0.179     1.196 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/Q2
                         net (fo=1, routed)           1.368     2.564    base_i/processing_system7_0/inst/ENET0_GMII_RXD[4]
    SLICE_X64Y107        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.731     1.185    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.214 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.933     2.147    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X64Y107        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/C
                         clock pessimism             -0.188     1.959    
    SLICE_X64Y107        FDRE (Hold_fdre_C_D)         0.045     2.004    base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.564    
  -------------------------------------------------------------------
                         slack                                  0.560    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth0_rgmii_rxclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ETH0_RGMII_rxc }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         8.000       6.408      BUFGCTRL_X0Y19  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/I
Min Period        n/a     BUFIO/I  n/a            1.470         8.000       6.530      BUFIO_X1Y6      base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/I
Min Period        n/a     IDDR/C   n/a            1.263         8.000       6.737      ILOGIC_X1Y75    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
Min Period        n/a     IDDR/C   n/a            1.263         8.000       6.737      ILOGIC_X1Y80    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C   n/a            1.263         8.000       6.737      ILOGIC_X1Y79    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C   n/a            1.263         8.000       6.737      ILOGIC_X1Y86    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C   n/a            1.263         8.000       6.737      ILOGIC_X1Y85    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X65Y107   base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X65Y107   base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X65Y107   base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X80Y95    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X82Y95    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X65Y107   base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X65Y107   base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X65Y107   base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X65Y107   base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X64Y107   base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X64Y107   base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X64Y107   base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X60Y106   base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X65Y107   base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X65Y107   base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X65Y107   base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X65Y107   base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X65Y107   base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X65Y107   base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X65Y107   base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X65Y107   base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X64Y107   base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X64Y107   base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  eth1_clk125
  To Clock:  eth1_clk125

Setup :            0  Failing Endpoints,  Worst Slack        4.605ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.608ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.605ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_clk125 rise@8.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 1.381ns (49.694%)  route 1.398ns (50.306%))
  Logic Levels:           0  
  Clock Path Skew:        -0.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.791ns = ( 10.791 - 8.000 ) 
    Source Clock Delay      (SCD):    3.443ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          2.120     3.443    base_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[2])
                                                      1.381     4.824 r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXD[2]
                         net (fo=1, routed)           1.398     6.222    base_i/processing_system7_0/inst/ENET1_GMII_TXD_i[2]
    SLICE_X56Y112        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.256     9.256 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.535    10.791    base_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X56Y112        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[2]/C
                         clock pessimism              0.111    10.902    
                         clock uncertainty           -0.035    10.866    
    SLICE_X56Y112        FDRE (Setup_fdre_C_D)       -0.039    10.827    base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[2]
  -------------------------------------------------------------------
                         required time                         10.827    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  4.605    

Slack (MET) :             4.615ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_clk125 rise@8.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 1.381ns (49.862%)  route 1.389ns (50.138%))
  Logic Levels:           0  
  Clock Path Skew:        -0.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.791ns = ( 10.791 - 8.000 ) 
    Source Clock Delay      (SCD):    3.443ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          2.120     3.443    base_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[1])
                                                      1.381     4.824 r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXD[1]
                         net (fo=1, routed)           1.389     6.213    base_i/processing_system7_0/inst/ENET1_GMII_TXD_i[1]
    SLICE_X57Y112        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.256     9.256 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.535    10.791    base_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X57Y112        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[1]/C
                         clock pessimism              0.111    10.902    
                         clock uncertainty           -0.035    10.866    
    SLICE_X57Y112        FDRE (Setup_fdre_C_D)       -0.039    10.827    base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[1]
  -------------------------------------------------------------------
                         required time                         10.827    
                         arrival time                          -6.213    
  -------------------------------------------------------------------
                         slack                                  4.615    

Slack (MET) :             4.694ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_clk125 rise@8.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 1.381ns (51.233%)  route 1.315ns (48.767%))
  Logic Levels:           0  
  Clock Path Skew:        -0.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.791ns = ( 10.791 - 8.000 ) 
    Source Clock Delay      (SCD):    3.443ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          2.120     3.443    base_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[6])
                                                      1.381     4.824 r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXD[6]
                         net (fo=1, routed)           1.315     6.139    base_i/processing_system7_0/inst/ENET1_GMII_TXD_i[6]
    SLICE_X56Y112        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.256     9.256 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.535    10.791    base_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X56Y112        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[6]/C
                         clock pessimism              0.111    10.902    
                         clock uncertainty           -0.035    10.866    
    SLICE_X56Y112        FDRE (Setup_fdre_C_D)       -0.034    10.832    base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[6]
  -------------------------------------------------------------------
                         required time                         10.832    
                         arrival time                          -6.139    
  -------------------------------------------------------------------
                         slack                                  4.694    

Slack (MET) :             4.733ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_clk125 rise@8.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 1.381ns (52.281%)  route 1.261ns (47.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.791ns = ( 10.791 - 8.000 ) 
    Source Clock Delay      (SCD):    3.443ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          2.120     3.443    base_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[3])
                                                      1.381     4.824 r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXD[3]
                         net (fo=1, routed)           1.261     6.085    base_i/processing_system7_0/inst/ENET1_GMII_TXD_i[3]
    SLICE_X56Y112        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.256     9.256 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.535    10.791    base_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X56Y112        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[3]/C
                         clock pessimism              0.111    10.902    
                         clock uncertainty           -0.035    10.866    
    SLICE_X56Y112        FDRE (Setup_fdre_C_D)       -0.049    10.817    base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[3]
  -------------------------------------------------------------------
                         required time                         10.817    
                         arrival time                          -6.085    
  -------------------------------------------------------------------
                         slack                                  4.733    

Slack (MET) :             4.787ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/D2
                            (rising edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_clk125 rise@8.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.490ns (21.313%)  route 1.809ns (78.687%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.527ns = ( 10.527 - 8.000 ) 
    Source Clock Delay      (SCD):    2.849ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.526     2.849    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X90Y102        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y102        FDRE (Prop_fdre_C_Q)         0.393     3.242 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[2]/Q
                         net (fo=2, routed)           0.815     4.057    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int[2]
    SLICE_X90Y101        LUT3 (Prop_lut3_I2_O)        0.097     4.154 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out_i_1/O
                         net (fo=1, routed)           0.994     5.148    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out_i_1_n_0
    OLOGIC_X1Y97         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.256     9.256 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.271    10.527    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y97         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                         clock pessimism              0.111    10.638    
                         clock uncertainty           -0.035    10.602    
    OLOGIC_X1Y97         ODDR (Setup_oddr_C_D2)      -0.667     9.935    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out
  -------------------------------------------------------------------
                         required time                          9.935    
                         arrival time                          -5.148    
  -------------------------------------------------------------------
                         slack                                  4.787    

Slack (MET) :             4.790ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/D2
                            (rising edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_clk125 rise@8.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 0.493ns (18.779%)  route 2.132ns (81.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns = ( 10.848 - 8.000 ) 
    Source Clock Delay      (SCD):    2.704ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.381     2.704    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X90Y101        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y101        FDRE (Prop_fdre_C_Q)         0.393     3.097 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[1]/Q
                         net (fo=2, routed)           0.832     3.930    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int[1]
    SLICE_X90Y101        LUT3 (Prop_lut3_I2_O)        0.100     4.030 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out_i_1/O
                         net (fo=1, routed)           1.300     5.330    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out_i_1_n_0
    OLOGIC_X1Y88         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.256     9.256 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.592    10.848    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y88         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                         clock pessimism              0.111    10.959    
                         clock uncertainty           -0.035    10.923    
    OLOGIC_X1Y88         ODDR (Setup_oddr_C_D2)      -0.804    10.119    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out
  -------------------------------------------------------------------
                         required time                         10.119    
                         arrival time                          -5.330    
  -------------------------------------------------------------------
                         slack                                  4.790    

Slack (MET) :             4.827ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_clk125 rise@8.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        2.566ns  (logic 1.381ns (53.813%)  route 1.185ns (46.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.791ns = ( 10.791 - 8.000 ) 
    Source Clock Delay      (SCD):    3.443ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          2.120     3.443    base_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[7])
                                                      1.381     4.824 r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXD[7]
                         net (fo=1, routed)           1.185     6.010    base_i/processing_system7_0/inst/ENET1_GMII_TXD_i[7]
    SLICE_X56Y112        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.256     9.256 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.535    10.791    base_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X56Y112        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[7]/C
                         clock pessimism              0.111    10.902    
                         clock uncertainty           -0.035    10.866    
    SLICE_X56Y112        FDRE (Setup_fdre_C_D)       -0.030    10.836    base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[7]
  -------------------------------------------------------------------
                         required time                         10.836    
                         arrival time                          -6.010    
  -------------------------------------------------------------------
                         slack                                  4.827    

Slack (MET) :             4.838ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/D2
                            (rising edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_clk125 rise@8.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        2.230ns  (logic 0.493ns (22.109%)  route 1.737ns (77.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.517ns = ( 10.517 - 8.000 ) 
    Source Clock Delay      (SCD):    2.704ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.381     2.704    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X90Y101        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y101        FDRE (Prop_fdre_C_Q)         0.393     3.097 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[3]/Q
                         net (fo=2, routed)           0.746     3.843    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int[3]
    SLICE_X90Y101        LUT3 (Prop_lut3_I2_O)        0.100     3.943 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out_i_1/O
                         net (fo=1, routed)           0.991     4.934    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out_i_1_n_0
    OLOGIC_X1Y98         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.256     9.256 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.261    10.517    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y98         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                         clock pessimism              0.111    10.628    
                         clock uncertainty           -0.035    10.593    
    OLOGIC_X1Y98         ODDR (Setup_oddr_C_D2)      -0.820     9.773    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out
  -------------------------------------------------------------------
                         required time                          9.773    
                         arrival time                          -4.934    
  -------------------------------------------------------------------
                         slack                                  4.838    

Slack (MET) :             4.974ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_en_int_reg/C
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/D2
                            (rising edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_clk125 rise@8.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.438ns (19.006%)  route 1.867ns (80.994%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 10.751 - 8.000 ) 
    Source Clock Delay      (SCD):    2.881ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.558     2.881    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X88Y102        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_en_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y102        FDRE (Prop_fdre_C_Q)         0.341     3.222 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_en_int_reg/Q
                         net (fo=4, routed)           0.801     4.022    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/D1
    SLICE_X90Y102        LUT2 (Prop_lut2_I1_O)        0.097     4.119 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out_i_1/O
                         net (fo=1, routed)           1.066     5.185    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/D2
    OLOGIC_X1Y90         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.256     9.256 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.495    10.751    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y90         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                         clock pessimism              0.111    10.862    
                         clock uncertainty           -0.035    10.827    
    OLOGIC_X1Y90         ODDR (Setup_oddr_C_D2)      -0.667    10.160    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out
  -------------------------------------------------------------------
                         required time                         10.160    
                         arrival time                          -5.185    
  -------------------------------------------------------------------
                         slack                                  4.974    

Slack (MET) :             4.989ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET1_GMII_TX_EN_reg/D
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_clk125 rise@8.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 1.334ns (53.038%)  route 1.181ns (46.962%))
  Logic Levels:           0  
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 10.878 - 8.000 ) 
    Source Clock Delay      (SCD):    3.443ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          2.120     3.443    base_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXEN)
                                                      1.334     4.777 r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXEN
                         net (fo=1, routed)           1.181     5.958    base_i/processing_system7_0/inst/ENET1_GMII_TX_EN_i
    SLICE_X50Y113        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_TX_EN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.256     9.256 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.623    10.878    base_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X50Y113        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_TX_EN_reg/C
                         clock pessimism              0.111    10.989    
                         clock uncertainty           -0.035    10.954    
    SLICE_X50Y113        FDRE (Setup_fdre_C_D)       -0.007    10.947    base_i/processing_system7_0/inst/ENET1_GMII_TX_EN_reg
  -------------------------------------------------------------------
                         required time                         10.947    
                         arrival time                          -5.958    
  -------------------------------------------------------------------
                         slack                                  4.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_er_int_reg/C
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET1_GMII_CRS_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_clk125 rise@0.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.184ns (23.383%)  route 0.603ns (76.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.481ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          0.883     1.125    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X88Y102        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_er_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y102        FDRE (Prop_fdre_C_Q)         0.141     1.266 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_er_int_reg/Q
                         net (fo=3, routed)           0.603     1.869    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_er/gmii_tx_er_int
    SLICE_X87Y102        LUT5 (Prop_lut5_I3_O)        0.043     1.912 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_er/gmii_crs_INST_0/O
                         net (fo=1, routed)           0.000     1.912    base_i/processing_system7_0/inst/ENET1_GMII_CRS
    SLICE_X87Y102        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_CRS_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.051     1.481    base_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X87Y102        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_CRS_i_reg/C
                         clock pessimism             -0.284     1.198    
    SLICE_X87Y102        FDRE (Hold_fdre_C_D)         0.107     1.305    base_i/processing_system7_0/inst/ENET1_GMII_CRS_i_reg
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_er_int_reg/C
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET1_GMII_COL_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_clk125 rise@0.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.186ns (23.577%)  route 0.603ns (76.423%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.481ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          0.883     1.125    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X88Y102        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_er_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y102        FDRE (Prop_fdre_C_Q)         0.141     1.266 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_er_int_reg/Q
                         net (fo=3, routed)           0.603     1.869    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_er/gmii_tx_er_int
    SLICE_X87Y102        LUT5 (Prop_lut5_I1_O)        0.045     1.914 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_er/gmii_col_INST_0/O
                         net (fo=1, routed)           0.000     1.914    base_i/processing_system7_0/inst/ENET1_GMII_COL
    SLICE_X87Y102        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_COL_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.051     1.481    base_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X87Y102        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_COL_i_reg/C
                         clock pessimism             -0.284     1.198    
    SLICE_X87Y102        FDRE (Hold_fdre_C_D)         0.092     1.290    base_i/processing_system7_0/inst/ENET1_GMII_COL_i_reg
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/D1
                            (rising edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_clk125 rise@0.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.164ns (18.526%)  route 0.721ns (81.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.563ns
    Source Clock Delay      (SCD):    1.008ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          0.765     1.008    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X90Y101        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y101        FDRE (Prop_fdre_C_Q)         0.164     1.172 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[1]/Q
                         net (fo=2, routed)           0.721     1.893    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int[1]
    OLOGIC_X1Y88         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.133     1.563    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y88         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                         clock pessimism             -0.219     1.345    
    OLOGIC_X1Y88         ODDR (Hold_oddr_C_D1)       -0.093     1.252    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/R
                            (rising edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_clk125 rise@0.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.128ns (12.839%)  route 0.869ns (87.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.338ns
    Source Clock Delay      (SCD):    1.192ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          0.949     1.192    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X89Y97         FDPE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y97         FDPE (Prop_fdpe_C_Q)         0.128     1.320 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          0.869     2.189    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/tx_reset_sync_5
    OLOGIC_X1Y98         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/R
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          0.907     1.338    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y98         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                         clock pessimism             -0.219     1.119    
    OLOGIC_X1Y98         ODDR (Hold_oddr_C_R)         0.422     1.541    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_clk125 rise@0.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.141ns (19.989%)  route 0.564ns (80.011%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.439ns
    Source Clock Delay      (SCD):    1.224ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          0.981     1.224    base_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X56Y112        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y112        FDRE (Prop_fdre_C_Q)         0.141     1.365 r  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[2]/Q
                         net (fo=1, routed)           0.564     1.929    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd[2]
    SLICE_X90Y102        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.008     1.439    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X90Y102        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[2]/C
                         clock pessimism             -0.219     1.220    
    SLICE_X90Y102        FDRE (Hold_fdre_C_D)         0.059     1.279    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/R
                            (rising edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_clk125 rise@0.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.128ns (11.109%)  route 1.024ns (88.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.487ns
    Source Clock Delay      (SCD):    1.192ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          0.949     1.192    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X89Y97         FDPE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y97         FDPE (Prop_fdpe_C_Q)         0.128     1.320 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          1.024     2.344    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/tx_reset_sync_5
    OLOGIC_X1Y90         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/R
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.057     1.487    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y90         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                         clock pessimism             -0.219     1.269    
    OLOGIC_X1Y90         ODDR (Hold_oddr_C_R)         0.422     1.691    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
                            (rising edge-triggered cell FDPE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/D
                            (rising edge-triggered cell FDPE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_clk125 rise@0.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.141ns (19.412%)  route 0.585ns (80.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    1.244ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.001     1.244    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X89Y96         FDPE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y96         FDPE (Prop_fdpe_C_Q)         0.141     1.385 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/Q
                         net (fo=1, routed)           0.585     1.971    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg2_1
    SLICE_X89Y96         FDPE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.159     1.590    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X89Y96         FDPE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C
                         clock pessimism             -0.346     1.244    
    SLICE_X89Y96         FDPE (Hold_fdpe_C_D)         0.071     1.315    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/R
                            (rising edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_clk125 rise@0.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        1.232ns  (logic 0.128ns (10.393%)  route 1.104ns (89.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.563ns
    Source Clock Delay      (SCD):    1.192ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          0.949     1.192    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X89Y97         FDPE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y97         FDPE (Prop_fdpe_C_Q)         0.128     1.320 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          1.104     2.424    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/tx_reset_sync_5
    OLOGIC_X1Y88         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/R
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.133     1.563    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y88         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                         clock pessimism             -0.219     1.345    
    OLOGIC_X1Y88         ODDR (Hold_oddr_C_R)         0.422     1.767    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C
                            (rising edge-triggered cell FDPE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/D
                            (rising edge-triggered cell FDPE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_clk125 rise@0.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.128ns (19.305%)  route 0.535ns (80.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    1.244ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.001     1.244    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X89Y96         FDPE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y96         FDPE (Prop_fdpe_C_Q)         0.128     1.372 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/Q
                         net (fo=1, routed)           0.535     1.907    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg3_2
    SLICE_X89Y96         FDPE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.159     1.590    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X89Y96         FDPE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C
                         clock pessimism             -0.346     1.244    
    SLICE_X89Y96         FDPE (Hold_fdpe_C_D)        -0.006     1.238    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/D1
                            (rising edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_clk125 rise@0.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.164ns (17.336%)  route 0.782ns (82.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.569ns
    Source Clock Delay      (SCD):    1.008ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          0.765     1.008    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X90Y101        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y101        FDRE (Prop_fdre_C_Q)         0.164     1.172 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[0]/Q
                         net (fo=2, routed)           0.782     1.954    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int[0]
    OLOGIC_X1Y87         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.138     1.569    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y87         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                         clock pessimism             -0.219     1.350    
    OLOGIC_X1Y87         ODDR (Hold_oddr_C_D1)       -0.093     1.257    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.697    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth1_clk125
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ETH1_CLK125 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y93   base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y90   base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y87   base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y88   base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y97   base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y98   base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X87Y102  base_i/processing_system7_0/inst/ENET1_GMII_COL_i_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X87Y102  base_i/processing_system7_0/inst/ENET1_GMII_CRS_i_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X51Y113  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X57Y112  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X51Y113  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X57Y112  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X56Y112  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X56Y112  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X50Y113  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X50Y113  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X56Y112  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X56Y112  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X50Y113  base_i/processing_system7_0/inst/ENET1_GMII_TX_EN_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X50Y113  base_i/processing_system7_0/inst/ENET1_GMII_TX_ER_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X87Y102  base_i/processing_system7_0/inst/ENET1_GMII_COL_i_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X87Y102  base_i/processing_system7_0/inst/ENET1_GMII_CRS_i_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X51Y113  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X50Y113  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X50Y113  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X50Y113  base_i/processing_system7_0/inst/ENET1_GMII_TX_EN_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X50Y113  base_i/processing_system7_0/inst/ENET1_GMII_TX_ER_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X88Y102  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_en_int_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X88Y102  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_er_int_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X90Y101  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  eth1_rgmii_rxclk
  To Clock:  eth1_rgmii_rxclk

Setup :            0  Failing Endpoints,  Worst Slack        4.881ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.881ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[4]
                            (rising edge-triggered cell PS7 clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_rgmii_rxclk rise@8.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.964ns  (logic 0.393ns (20.005%)  route 1.571ns (79.995%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 12.290 - 8.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.101    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     3.180 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.458     4.638    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X66Y108        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y108        FDRE (Prop_fdre_C_Q)         0.393     5.031 r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[4]/Q
                         net (fo=1, routed)           1.571     6.602    base_i/processing_system7_0/inst/ENET1_GMII_RXD_i[4]
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[4]
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.369     9.369 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.878    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    10.950 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.340    12.290    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.254    12.544    
                         clock uncertainty           -0.035    12.509    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[4])
                                                     -1.026    11.483    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.483    
                         arrival time                          -6.602    
  -------------------------------------------------------------------
                         slack                                  4.881    

Slack (MET) :             4.898ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[5]
                            (rising edge-triggered cell PS7 clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_rgmii_rxclk rise@8.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 0.341ns (17.517%)  route 1.606ns (82.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 12.290 - 8.000 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.101    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     3.180 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.459     4.639    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X64Y106        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y106        FDRE (Prop_fdre_C_Q)         0.341     4.980 r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[5]/Q
                         net (fo=1, routed)           1.606     6.585    base_i/processing_system7_0/inst/ENET1_GMII_RXD_i[5]
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[5]
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.369     9.369 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.878    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    10.950 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.340    12.290    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.254    12.544    
                         clock uncertainty           -0.035    12.509    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[5])
                                                     -1.026    11.483    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.483    
                         arrival time                          -6.585    
  -------------------------------------------------------------------
                         slack                                  4.898    

Slack (MET) :             4.915ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[0]
                            (rising edge-triggered cell PS7 clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_rgmii_rxclk rise@8.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.931ns  (logic 0.393ns (20.356%)  route 1.538ns (79.644%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 12.290 - 8.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.101    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     3.180 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.458     4.638    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X66Y108        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y108        FDRE (Prop_fdre_C_Q)         0.393     5.031 r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/Q
                         net (fo=1, routed)           1.538     6.568    base_i/processing_system7_0/inst/ENET1_GMII_RXD_i[0]
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[0]
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.369     9.369 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.878    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    10.950 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.340    12.290    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.254    12.544    
                         clock uncertainty           -0.035    12.509    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[0])
                                                     -1.026    11.483    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.483    
                         arrival time                          -6.568    
  -------------------------------------------------------------------
                         slack                                  4.915    

Slack (MET) :             4.927ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[3]
                            (rising edge-triggered cell PS7 clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_rgmii_rxclk rise@8.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.919ns  (logic 0.393ns (20.484%)  route 1.526ns (79.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 12.290 - 8.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.101    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     3.180 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.458     4.638    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X66Y108        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y108        FDRE (Prop_fdre_C_Q)         0.393     5.031 r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]/Q
                         net (fo=1, routed)           1.526     6.556    base_i/processing_system7_0/inst/ENET1_GMII_RXD_i[3]
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[3]
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.369     9.369 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.878    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    10.950 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.340    12.290    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.254    12.544    
                         clock uncertainty           -0.035    12.509    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[3])
                                                     -1.026    11.483    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.483    
                         arrival time                          -6.556    
  -------------------------------------------------------------------
                         slack                                  4.927    

Slack (MET) :             4.935ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[1]
                            (rising edge-triggered cell PS7 clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_rgmii_rxclk rise@8.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.909ns  (logic 0.341ns (17.861%)  route 1.568ns (82.139%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 12.290 - 8.000 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.101    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     3.180 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.459     4.639    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X65Y106        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y106        FDRE (Prop_fdre_C_Q)         0.341     4.980 r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/Q
                         net (fo=1, routed)           1.568     6.548    base_i/processing_system7_0/inst/ENET1_GMII_RXD_i[1]
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[1]
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.369     9.369 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.878    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    10.950 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.340    12.290    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.254    12.544    
                         clock uncertainty           -0.035    12.509    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[1])
                                                     -1.026    11.483    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.483    
                         arrival time                          -6.548    
  -------------------------------------------------------------------
                         slack                                  4.935    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[2]
                            (rising edge-triggered cell PS7 clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_rgmii_rxclk rise@8.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.904ns  (logic 0.341ns (17.910%)  route 1.563ns (82.090%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 12.290 - 8.000 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.101    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     3.180 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.459     4.639    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X64Y106        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y106        FDRE (Prop_fdre_C_Q)         0.341     4.980 r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/Q
                         net (fo=1, routed)           1.563     6.543    base_i/processing_system7_0/inst/ENET1_GMII_RXD_i[2]
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[2]
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.369     9.369 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.878    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    10.950 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.340    12.290    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.254    12.544    
                         clock uncertainty           -0.035    12.509    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[2])
                                                     -1.026    11.483    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.483    
                         arrival time                          -6.543    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.972ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[7]
                            (rising edge-triggered cell PS7 clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_rgmii_rxclk rise@8.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 0.341ns (18.210%)  route 1.532ns (81.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 12.290 - 8.000 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.101    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     3.180 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.459     4.639    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X64Y106        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y106        FDRE (Prop_fdre_C_Q)         0.341     4.980 r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[7]/Q
                         net (fo=1, routed)           1.532     6.511    base_i/processing_system7_0/inst/ENET1_GMII_RXD_i[7]
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.369     9.369 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.878    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    10.950 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.340    12.290    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.254    12.544    
                         clock uncertainty           -0.035    12.509    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[7])
                                                     -1.026    11.483    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.483    
                         arrival time                          -6.511    
  -------------------------------------------------------------------
                         slack                                  4.972    

Slack (MET) :             4.990ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[6]
                            (rising edge-triggered cell PS7 clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_rgmii_rxclk rise@8.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.854ns  (logic 0.341ns (18.391%)  route 1.513ns (81.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 12.290 - 8.000 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.101    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     3.180 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.459     4.639    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X64Y106        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y106        FDRE (Prop_fdre_C_Q)         0.341     4.980 r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[6]/Q
                         net (fo=1, routed)           1.513     6.493    base_i/processing_system7_0/inst/ENET1_GMII_RXD_i[6]
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.369     9.369 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.878    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    10.950 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.340    12.290    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.254    12.544    
                         clock uncertainty           -0.035    12.509    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[6])
                                                     -1.026    11.483    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.483    
                         arrival time                          -6.493    
  -------------------------------------------------------------------
                         slack                                  4.990    

Slack (MET) :             5.044ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/ENET1_GMII_RX_DV_i_reg/C
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXDV
                            (rising edge-triggered cell PS7 clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_rgmii_rxclk rise@8.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.393ns (19.904%)  route 1.581ns (80.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 12.290 - 8.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.101    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     3.180 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.458     4.638    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X66Y108        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RX_DV_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y108        FDRE (Prop_fdre_C_Q)         0.393     5.031 r  base_i/processing_system7_0/inst/ENET1_GMII_RX_DV_i_reg/Q
                         net (fo=1, routed)           1.581     6.612    base_i/processing_system7_0/inst/ENET1_GMII_RX_DV_i
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXDV
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.369     9.369 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.878    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    10.950 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.340    12.290    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.254    12.544    
                         clock uncertainty           -0.035    12.509    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXDV)
                                                     -0.853    11.656    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.656    
                         arrival time                          -6.612    
  -------------------------------------------------------------------
                         slack                                  5.044    

Slack (MET) :             5.122ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i_reg/C
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXER
                            (rising edge-triggered cell PS7 clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_rgmii_rxclk rise@8.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.341ns (18.885%)  route 1.465ns (81.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 12.290 - 8.000 ) 
    Source Clock Delay      (SCD):    4.634ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.101    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     3.180 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.454     4.634    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X56Y109        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y109        FDRE (Prop_fdre_C_Q)         0.341     4.975 r  base_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i_reg/Q
                         net (fo=1, routed)           1.465     6.439    base_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXER
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.369     9.369 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.878    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    10.950 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.340    12.290    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.254    12.544    
                         clock uncertainty           -0.035    12.509    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXER)
                                                     -0.948    11.561    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.561    
                         arrival time                          -6.439    
  -------------------------------------------------------------------
                         slack                                  5.122    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/D
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk rise@0.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.951ns  (logic 0.363ns (18.610%)  route 1.588ns (81.390%))
  Logic Levels:           0  
  Clock Path Skew:        1.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.645ns
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.068ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.324     1.693    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       1.076     2.769 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.182     2.951    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y77         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y77         IDDR (Prop_iddr_C_Q1)        0.363     3.314 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q1
                         net (fo=3, routed)           1.588     4.902    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv
    SLICE_X85Y102        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.101    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     3.180 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.465     4.645    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_clk
    SLICE_X85Y102        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
                         clock pessimism             -0.068     4.576    
    SLICE_X85Y102        FDRE (Hold_fdre_C_D)         0.100     4.676    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg
  -------------------------------------------------------------------
                         required time                         -4.676    
                         arrival time                           4.902    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk rise@0.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        2.045ns  (logic 0.363ns (17.751%)  route 1.682ns (82.249%))
  Logic Levels:           0  
  Clock Path Skew:        1.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.638ns
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.068ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.324     1.693    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       1.076     2.769 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.190     2.959    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y83         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         IDDR (Prop_iddr_C_Q1)        0.363     3.322 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           1.682     5.004    base_i/processing_system7_0/inst/ENET1_GMII_RXD[0]
    SLICE_X66Y108        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.101    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     3.180 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.458     4.638    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X66Y108        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/C
                         clock pessimism             -0.068     4.569    
    SLICE_X66Y108        FDRE (Hold_fdre_C_D)         0.140     4.709    base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.709    
                         arrival time                           5.004    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk rise@0.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.363ns (17.480%)  route 1.714ns (82.520%))
  Logic Levels:           0  
  Clock Path Skew:        1.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.638ns
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.068ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.324     1.693    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       1.076     2.769 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.187     2.956    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y82         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y82         IDDR (Prop_iddr_C_Q1)        0.363     3.319 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           1.714     5.033    base_i/processing_system7_0/inst/ENET1_GMII_RXD[3]
    SLICE_X66Y108        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.101    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     3.180 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.458     4.638    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X66Y108        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]/C
                         clock pessimism             -0.068     4.569    
    SLICE_X66Y108        FDRE (Hold_fdre_C_D)         0.132     4.701    base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.701    
                         arrival time                           5.033    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk rise@0.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 0.363ns (17.729%)  route 1.685ns (82.271%))
  Logic Levels:           0  
  Clock Path Skew:        1.611ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.639ns
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.068ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.324     1.693    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       1.076     2.769 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.190     2.959    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y84         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y84         IDDR (Prop_iddr_C_Q1)        0.363     3.322 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           1.685     5.007    base_i/processing_system7_0/inst/ENET1_GMII_RXD[1]
    SLICE_X65Y106        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.101    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     3.180 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.459     4.639    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X65Y106        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/C
                         clock pessimism             -0.068     4.570    
    SLICE_X65Y106        FDRE (Hold_fdre_C_D)         0.100     4.670    base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.670    
                         arrival time                           5.007    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/D
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk rise@0.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 0.476ns (21.917%)  route 1.696ns (78.083%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.645ns
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.068ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.324     1.693    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       1.076     2.769 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.182     2.951    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y77         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y77         IDDR (Prop_iddr_C_Q2)        0.358     3.309 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q2
                         net (fo=1, routed)           1.057     4.366    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in__0
    SLICE_X96Y90         LUT2 (Prop_lut2_I0_O)        0.118     4.484 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_INST_0/O
                         net (fo=2, routed)           0.638     5.123    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er
    SLICE_X86Y101        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.101    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     3.180 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.465     4.645    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_clk
    SLICE_X86Y101        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
                         clock pessimism             -0.068     4.576    
    SLICE_X86Y101        FDRE (Hold_fdre_C_D)         0.180     4.756    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_reg_int_reg
  -------------------------------------------------------------------
                         required time                         -4.756    
                         arrival time                           5.123    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk rise@0.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.179ns (13.076%)  route 1.190ns (86.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.109ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.535    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       0.483     1.018 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.091     1.109    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y84         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y84         IDDR (Prop_iddr_C_Q2)        0.179     1.288 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/Q2
                         net (fo=1, routed)           1.190     2.478    base_i/processing_system7_0/inst/ENET1_GMII_RXD[5]
    SLICE_X64Y106        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.545     0.545 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.731     1.276    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.305 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.934     2.239    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X64Y106        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[5]/C
                         clock pessimism             -0.189     2.050    
    SLICE_X64Y106        FDRE (Hold_fdre_C_D)         0.041     2.091    base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.478    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk rise@0.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.179ns (12.962%)  route 1.202ns (87.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.109ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.535    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       0.483     1.018 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.091     1.109    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y81         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y81         IDDR (Prop_iddr_C_Q2)        0.179     1.288 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/Q2
                         net (fo=1, routed)           1.202     2.490    base_i/processing_system7_0/inst/ENET1_GMII_RXD[6]
    SLICE_X64Y106        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.545     0.545 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.731     1.276    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.305 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.934     2.239    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X64Y106        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[6]/C
                         clock pessimism             -0.189     2.050    
    SLICE_X64Y106        FDRE (Hold_fdre_C_D)         0.045     2.095    base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.490    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET1_GMII_RX_DV_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk rise@0.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.470ns  (logic 0.180ns (12.245%)  route 1.290ns (87.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.104ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.535    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       0.483     1.018 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.086     1.104    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y77         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y77         IDDR (Prop_iddr_C_Q1)        0.180     1.284 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q1
                         net (fo=3, routed)           1.290     2.574    base_i/processing_system7_0/inst/ENET1_GMII_RX_DV
    SLICE_X66Y108        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RX_DV_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.545     0.545 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.731     1.276    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.305 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.933     2.238    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X66Y108        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RX_DV_i_reg/C
                         clock pessimism             -0.189     2.049    
    SLICE_X66Y108        FDRE (Hold_fdre_C_D)         0.038     2.087    base_i/processing_system7_0/inst/ENET1_GMII_RX_DV_i_reg
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk rise@0.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.488ns  (logic 0.179ns (12.031%)  route 1.309ns (87.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.109ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.535    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       0.483     1.018 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.091     1.109    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y83         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         IDDR (Prop_iddr_C_Q2)        0.179     1.288 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/Q2
                         net (fo=1, routed)           1.309     2.597    base_i/processing_system7_0/inst/ENET1_GMII_RXD[4]
    SLICE_X66Y108        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.545     0.545 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.731     1.276    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.305 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.933     2.238    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X66Y108        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[4]/C
                         clock pessimism             -0.189     2.049    
    SLICE_X66Y108        FDRE (Hold_fdre_C_D)         0.038     2.087    base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk rise@0.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.529ns  (logic 0.180ns (11.772%)  route 1.349ns (88.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.109ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.535    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       0.483     1.018 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.091     1.109    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y81         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y81         IDDR (Prop_iddr_C_Q1)        0.180     1.289 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           1.349     2.638    base_i/processing_system7_0/inst/ENET1_GMII_RXD[2]
    SLICE_X64Y106        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.545     0.545 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.731     1.276    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.305 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.934     2.239    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X64Y106        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/C
                         clock pessimism             -0.189     2.050    
    SLICE_X64Y106        FDRE (Hold_fdre_C_D)         0.045     2.095    base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.638    
  -------------------------------------------------------------------
                         slack                                  0.543    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth1_rgmii_rxclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ETH1_RGMII_rxc }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         8.000       6.408      BUFGCTRL_X0Y20  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/I
Min Period        n/a     BUFIO/I  n/a            1.470         8.000       6.530      BUFIO_X1Y7      base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/I
Min Period        n/a     IDDR/C   n/a            1.263         8.000       6.737      ILOGIC_X1Y77    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
Min Period        n/a     IDDR/C   n/a            1.263         8.000       6.737      ILOGIC_X1Y83    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C   n/a            1.263         8.000       6.737      ILOGIC_X1Y84    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C   n/a            1.263         8.000       6.737      ILOGIC_X1Y81    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C   n/a            1.263         8.000       6.737      ILOGIC_X1Y82    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X66Y108   base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X65Y106   base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X64Y106   base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X56Y109   base_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y108   base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y108   base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X65Y106   base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X65Y106   base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X64Y106   base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X64Y106   base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y108   base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y108   base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y108   base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y108   base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y108   base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X65Y106   base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X64Y106   base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y108   base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y108   base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y108   base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y108   base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X64Y106   base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X64Y106   base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack      999.004ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             999.004ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.854ns  (logic 0.313ns (36.635%)  route 0.541ns (63.365%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDRE                         0.000     0.000 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X24Y23         FDRE (Prop_fdre_C_Q)         0.313     0.313 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.541     0.854    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X22Y25         FDRE                                         r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X22Y25         FDRE (Setup_fdre_C_D)       -0.142   999.858    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.858    
                         arrival time                          -0.854    
  -------------------------------------------------------------------
                         slack                                999.004    

Slack (MET) :             999.004ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.853ns  (logic 0.313ns (36.697%)  route 0.540ns (63.303%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDRE                         0.000     0.000 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X24Y23         FDRE (Prop_fdre_C_Q)         0.313     0.313 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.540     0.853    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X22Y21         FDRE                                         r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X22Y21         FDRE (Setup_fdre_C_D)       -0.143   999.857    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                        999.857    
                         arrival time                          -0.853    
  -------------------------------------------------------------------
                         slack                                999.004    

Slack (MET) :             999.030ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.824ns  (logic 0.313ns (38.006%)  route 0.511ns (61.994%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y22         FDRE                         0.000     0.000 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X24Y22         FDRE (Prop_fdre_C_Q)         0.313     0.313 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.511     0.824    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X20Y24         FDRE                                         r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X20Y24         FDRE (Setup_fdre_C_D)       -0.146   999.854    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.854    
                         arrival time                          -0.824    
  -------------------------------------------------------------------
                         slack                                999.030    

Slack (MET) :             999.094ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.839ns  (logic 0.341ns (40.653%)  route 0.498ns (59.347%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y20         FDRE                         0.000     0.000 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X23Y20         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.498     0.839    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X21Y20         FDRE                                         r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X21Y20         FDRE (Setup_fdre_C_D)       -0.067   999.933    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.933    
                         arrival time                          -0.839    
  -------------------------------------------------------------------
                         slack                                999.094    

Slack (MET) :             999.102ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.717ns  (logic 0.313ns (43.643%)  route 0.404ns (56.357%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDRE                         0.000     0.000 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X24Y23         FDRE (Prop_fdre_C_Q)         0.313     0.313 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.404     0.717    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X21Y24         FDRE                                         r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X21Y24         FDRE (Setup_fdre_C_D)       -0.181   999.819    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.819    
                         arrival time                          -0.717    
  -------------------------------------------------------------------
                         slack                                999.102    

Slack (MET) :             999.108ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.827ns  (logic 0.341ns (41.251%)  route 0.486ns (58.749%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDRE                         0.000     0.000 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X24Y23         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.486     0.827    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X21Y24         FDRE                                         r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X21Y24         FDRE (Setup_fdre_C_D)       -0.065   999.935    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                        999.935    
                         arrival time                          -0.827    
  -------------------------------------------------------------------
                         slack                                999.108    

Slack (MET) :             999.205ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.767ns  (logic 0.341ns (44.461%)  route 0.426ns (55.539%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDRE                         0.000     0.000 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X24Y23         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.426     0.767    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X22Y25         FDRE                                         r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X22Y25         FDRE (Setup_fdre_C_D)       -0.028   999.972    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        999.972    
                         arrival time                          -0.767    
  -------------------------------------------------------------------
                         slack                                999.205    

Slack (MET) :             999.228ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.744ns  (logic 0.341ns (45.828%)  route 0.403ns (54.172%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDRE                         0.000     0.000 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X24Y23         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.403     0.744    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X20Y23         FDRE                                         r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X20Y23         FDRE (Setup_fdre_C_D)       -0.028   999.972    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        999.972    
                         arrival time                          -0.744    
  -------------------------------------------------------------------
                         slack                                999.228    

Slack (MET) :             999.237ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.735ns  (logic 0.341ns (46.398%)  route 0.394ns (53.602%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y22         FDRE                         0.000     0.000 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X24Y22         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.394     0.735    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X22Y21         FDRE                                         r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X22Y21         FDRE (Setup_fdre_C_D)       -0.028   999.972    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.972    
                         arrival time                          -0.735    
  -------------------------------------------------------------------
                         slack                                999.237    

Slack (MET) :             999.290ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.527ns  (logic 0.313ns (59.342%)  route 0.214ns (40.658%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDRE                         0.000     0.000 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X24Y23         FDRE (Prop_fdre_C_Q)         0.313     0.313 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.214     0.527    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[11]
    SLICE_X25Y23         FDRE                                         r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X25Y23         FDRE (Setup_fdre_C_D)       -0.183   999.817    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                        999.817    
                         arrival time                          -0.527    
  -------------------------------------------------------------------
                         slack                                999.290    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_base_clk_wiz_0_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       11.868ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.868ns  (required time - arrival time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        1.582ns  (logic 0.393ns (24.837%)  route 1.189ns (75.163%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99                                      0.000     0.000 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[10]/C
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.393     0.393 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[10]/Q
                         net (fo=1, routed)           1.189     1.582    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[10]
    SLICE_X54Y81         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X54Y81         FDRE (Setup_fdre_C_D)       -0.017    13.450    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][10]
  -------------------------------------------------------------------
                         required time                         13.450    
                         arrival time                          -1.582    
  -------------------------------------------------------------------
                         slack                                 11.868    

Slack (MET) :             12.107ns  (required time - arrival time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        1.335ns  (logic 0.393ns (29.445%)  route 0.942ns (70.555%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99                                      0.000     0.000 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]/C
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.393     0.393 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]/Q
                         net (fo=1, routed)           0.942     1.335    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[6]
    SLICE_X54Y81         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X54Y81         FDRE (Setup_fdre_C_D)       -0.025    13.442    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         13.442    
                         arrival time                          -1.335    
  -------------------------------------------------------------------
                         slack                                 12.107    

Slack (MET) :             12.226ns  (required time - arrival time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        1.174ns  (logic 0.341ns (29.044%)  route 0.833ns (70.956%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97                                      0.000     0.000 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/C
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/Q
                         net (fo=1, routed)           0.833     1.174    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[21]
    SLICE_X40Y79         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X40Y79         FDRE (Setup_fdre_C_D)       -0.067    13.400    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]
  -------------------------------------------------------------------
                         required time                         13.400    
                         arrival time                          -1.174    
  -------------------------------------------------------------------
                         slack                                 12.226    

Slack (MET) :             12.255ns  (required time - arrival time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        1.147ns  (logic 0.341ns (29.741%)  route 0.806ns (70.259%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99                                      0.000     0.000 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[11]/C
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[11]/Q
                         net (fo=1, routed)           0.806     1.147    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[11]
    SLICE_X55Y80         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X55Y80         FDRE (Setup_fdre_C_D)       -0.065    13.402    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][11]
  -------------------------------------------------------------------
                         required time                         13.402    
                         arrival time                          -1.147    
  -------------------------------------------------------------------
                         slack                                 12.255    

Slack (MET) :             12.294ns  (required time - arrival time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        1.106ns  (logic 0.341ns (30.845%)  route 0.765ns (69.155%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98                                      0.000     0.000 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[5]/C
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[5]/Q
                         net (fo=1, routed)           0.765     1.106    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[5]
    SLICE_X55Y81         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X55Y81         FDRE (Setup_fdre_C_D)       -0.067    13.400    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         13.400    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                 12.294    

Slack (MET) :             12.297ns  (required time - arrival time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        1.105ns  (logic 0.341ns (30.854%)  route 0.764ns (69.146%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99                                      0.000     0.000 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/C
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/Q
                         net (fo=1, routed)           0.764     1.105    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[9]
    SLICE_X55Y81         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X55Y81         FDRE (Setup_fdre_C_D)       -0.065    13.402    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][9]
  -------------------------------------------------------------------
                         required time                         13.402    
                         arrival time                          -1.105    
  -------------------------------------------------------------------
                         slack                                 12.297    

Slack (MET) :             12.320ns  (required time - arrival time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        1.119ns  (logic 0.393ns (35.116%)  route 0.726ns (64.884%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96                                      0.000     0.000 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[8]/C
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.393     0.393 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[8]/Q
                         net (fo=1, routed)           0.726     1.119    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[8]
    SLICE_X58Y80         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X58Y80         FDRE (Setup_fdre_C_D)       -0.028    13.439    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][8]
  -------------------------------------------------------------------
                         required time                         13.439    
                         arrival time                          -1.119    
  -------------------------------------------------------------------
                         slack                                 12.320    

Slack (MET) :             12.325ns  (required time - arrival time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        1.075ns  (logic 0.341ns (31.713%)  route 0.734ns (68.287%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97                                      0.000     0.000 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[22]/C
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[22]/Q
                         net (fo=1, routed)           0.734     1.075    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[22]
    SLICE_X40Y80         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][22]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X40Y80         FDRE (Setup_fdre_C_D)       -0.067    13.400    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][22]
  -------------------------------------------------------------------
                         required time                         13.400    
                         arrival time                          -1.075    
  -------------------------------------------------------------------
                         slack                                 12.325    

Slack (MET) :             12.336ns  (required time - arrival time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        1.066ns  (logic 0.341ns (31.999%)  route 0.725ns (68.001%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96                                      0.000     0.000 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[23]/C
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[23]/Q
                         net (fo=1, routed)           0.725     1.066    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[23]
    SLICE_X40Y80         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][23]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X40Y80         FDRE (Setup_fdre_C_D)       -0.065    13.402    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][23]
  -------------------------------------------------------------------
                         required time                         13.402    
                         arrival time                          -1.066    
  -------------------------------------------------------------------
                         slack                                 12.336    

Slack (MET) :             12.373ns  (required time - arrival time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        1.029ns  (logic 0.341ns (33.131%)  route 0.688ns (66.869%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96                                      0.000     0.000 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[24]/C
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[24]/Q
                         net (fo=1, routed)           0.688     1.029    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[24]
    SLICE_X43Y79         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X43Y79         FDRE (Setup_fdre_C_D)       -0.065    13.402    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][24]
  -------------------------------------------------------------------
                         required time                         13.402    
                         arrival time                          -1.029    
  -------------------------------------------------------------------
                         slack                                 12.373    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       32.094ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.094ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.765ns  (logic 0.313ns (40.899%)  route 0.452ns (59.101%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X55Y9          FDCE (Prop_fdce_C_Q)         0.313     0.313 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.452     0.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X58Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X58Y7          FDCE (Setup_fdce_C_D)       -0.141    32.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.859    
                         arrival time                          -0.765    
  -------------------------------------------------------------------
                         slack                                 32.094    

Slack (MET) :             32.096ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.724ns  (logic 0.313ns (43.234%)  route 0.411ns (56.766%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y7                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X69Y7          FDCE (Prop_fdce_C_Q)         0.313     0.313 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.411     0.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X71Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X71Y7          FDCE (Setup_fdce_C_D)       -0.180    32.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.820    
                         arrival time                          -0.724    
  -------------------------------------------------------------------
                         slack                                 32.096    

Slack (MET) :             32.180ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.640ns  (logic 0.313ns (48.936%)  route 0.327ns (51.064%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X55Y8          FDCE (Prop_fdce_C_Q)         0.313     0.313 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.327     0.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X57Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X57Y7          FDCE (Setup_fdce_C_D)       -0.180    32.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.820    
                         arrival time                          -0.640    
  -------------------------------------------------------------------
                         slack                                 32.180    

Slack (MET) :             32.229ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.632ns  (logic 0.313ns (49.537%)  route 0.319ns (50.463%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X55Y8          FDCE (Prop_fdce_C_Q)         0.313     0.313 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.319     0.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X58Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X58Y7          FDCE (Setup_fdce_C_D)       -0.139    32.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.861    
                         arrival time                          -0.632    
  -------------------------------------------------------------------
                         slack                                 32.229    

Slack (MET) :             32.273ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.660ns  (logic 0.341ns (51.662%)  route 0.319ns (48.338%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y7                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X69Y7          FDCE (Prop_fdce_C_Q)         0.341     0.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.319     0.660    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X70Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X70Y7          FDCE (Setup_fdce_C_D)       -0.067    32.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.933    
                         arrival time                          -0.660    
  -------------------------------------------------------------------
                         slack                                 32.273    

Slack (MET) :             32.282ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.651ns  (logic 0.341ns (52.405%)  route 0.310ns (47.595%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X55Y8          FDCE (Prop_fdce_C_Q)         0.341     0.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.310     0.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X57Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X57Y7          FDCE (Setup_fdce_C_D)       -0.067    32.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.933    
                         arrival time                          -0.651    
  -------------------------------------------------------------------
                         slack                                 32.282    

Slack (MET) :             32.291ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.642ns  (logic 0.341ns (53.120%)  route 0.301ns (46.880%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y7                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X69Y7          FDCE (Prop_fdce_C_Q)         0.341     0.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.301     0.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X71Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X71Y7          FDCE (Setup_fdce_C_D)       -0.067    32.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.933    
                         arrival time                          -0.642    
  -------------------------------------------------------------------
                         slack                                 32.291    

Slack (MET) :             32.383ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.552ns  (logic 0.341ns (61.730%)  route 0.211ns (38.270%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y7                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X72Y7          FDCE (Prop_fdce_C_Q)         0.341     0.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.211     0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X71Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X71Y7          FDCE (Setup_fdce_C_D)       -0.065    32.935    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.935    
                         arrival time                          -0.552    
  -------------------------------------------------------------------
                         slack                                 32.383    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_out1_base_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.885ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.885ns  (required time - arrival time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.933ns  (logic 0.313ns (33.559%)  route 0.620ns (66.441%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72                                      0.000     0.000 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[39]/C
    SLICE_X31Y72         FDRE (Prop_fdre_C_Q)         0.313     0.313 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[39]/Q
                         net (fo=1, routed)           0.620     0.933    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][39]
    SLICE_X40Y76         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][39]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X40Y76         FDRE (Setup_fdre_C_D)       -0.182     9.818    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][39]
  -------------------------------------------------------------------
                         required time                          9.818    
                         arrival time                          -0.933    
  -------------------------------------------------------------------
                         slack                                  8.885    

Slack (MET) :             8.994ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.952ns  (logic 0.341ns (35.812%)  route 0.611ns (64.188%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y19                                      0.000     0.000 r  base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
    SLICE_X56Y19         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.611     0.952    base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[2]
    SLICE_X57Y19         FDRE                                         r  base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X57Y19         FDRE (Setup_fdre_C_D)       -0.054     9.946    base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.946    
                         arrival time                          -0.952    
  -------------------------------------------------------------------
                         slack                                  8.994    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.904ns  (logic 0.341ns (37.732%)  route 0.563ns (62.268%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18                                      0.000     0.000 r  base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
    SLICE_X55Y18         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.563     0.904    base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[4]
    SLICE_X59Y18         FDRE                                         r  base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X59Y18         FDRE (Setup_fdre_C_D)       -0.067     9.933    base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.933    
                         arrival time                          -0.904    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.069ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.746ns  (logic 0.313ns (41.933%)  route 0.433ns (58.067%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y19                                      0.000     0.000 r  base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
    SLICE_X56Y19         FDRE (Prop_fdre_C_Q)         0.313     0.313 r  base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.433     0.746    base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[1]
    SLICE_X59Y20         FDRE                                         r  base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X59Y20         FDRE (Setup_fdre_C_D)       -0.185     9.815    base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.815    
                         arrival time                          -0.746    
  -------------------------------------------------------------------
                         slack                                  9.069    

Slack (MET) :             9.098ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.835ns  (logic 0.341ns (40.824%)  route 0.494ns (59.176%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y19                                      0.000     0.000 r  base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X56Y19         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.494     0.835    base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X53Y17         FDRE                                         r  base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X53Y17         FDRE (Setup_fdre_C_D)       -0.067     9.933    base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.933    
                         arrival time                          -0.835    
  -------------------------------------------------------------------
                         slack                                  9.098    

Slack (MET) :             9.102ns  (required time - arrival time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][43]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.716ns  (logic 0.313ns (43.717%)  route 0.403ns (56.283%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71                                      0.000     0.000 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[43]/C
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.313     0.313 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[43]/Q
                         net (fo=1, routed)           0.403     0.716    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][43]
    SLICE_X29Y74         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][43]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X29Y74         FDRE (Setup_fdre_C_D)       -0.182     9.818    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][43]
  -------------------------------------------------------------------
                         required time                          9.818    
                         arrival time                          -0.716    
  -------------------------------------------------------------------
                         slack                                  9.102    

Slack (MET) :             9.104ns  (required time - arrival time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][38]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.715ns  (logic 0.313ns (43.785%)  route 0.402ns (56.215%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79                                      0.000     0.000 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[38]/C
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.313     0.313 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[38]/Q
                         net (fo=1, routed)           0.402     0.715    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][38]
    SLICE_X41Y80         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][38]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X41Y80         FDRE (Setup_fdre_C_D)       -0.181     9.819    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][38]
  -------------------------------------------------------------------
                         required time                          9.819    
                         arrival time                          -0.715    
  -------------------------------------------------------------------
                         slack                                  9.104    

Slack (MET) :             9.162ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.656ns  (logic 0.313ns (47.747%)  route 0.343ns (52.253%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y19                                      0.000     0.000 r  base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X56Y19         FDRE (Prop_fdre_C_Q)         0.313     0.313 r  base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.343     0.656    base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X56Y18         FDRE                                         r  base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X56Y18         FDRE (Setup_fdre_C_D)       -0.182     9.818    base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.818    
                         arrival time                          -0.656    
  -------------------------------------------------------------------
                         slack                                  9.162    

Slack (MET) :             9.168ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.649ns  (logic 0.313ns (48.227%)  route 0.336ns (51.773%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17                                      0.000     0.000 r  base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X59Y17         FDRE (Prop_fdre_C_Q)         0.313     0.313 r  base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.336     0.649    base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X60Y17         FDRE                                         r  base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X60Y17         FDRE (Setup_fdre_C_D)       -0.183     9.817    base_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.817    
                         arrival time                          -0.649    
  -------------------------------------------------------------------
                         slack                                  9.168    

Slack (MET) :             9.173ns  (required time - arrival time)
  Source:                 base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             clk_out1_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.642ns  (logic 0.313ns (48.736%)  route 0.329ns (51.264%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72                                      0.000     0.000 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[34]/C
    SLICE_X31Y72         FDRE (Prop_fdre_C_Q)         0.313     0.313 r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[34]/Q
                         net (fo=1, routed)           0.329     0.642    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][34]
    SLICE_X31Y75         FDRE                                         r  base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][34]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y75         FDRE (Setup_fdre_C_D)       -0.185     9.815    base_i/hdmi/vtc_gen/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][34]
  -------------------------------------------------------------------
                         required time                          9.815    
                         arrival time                          -0.642    
  -------------------------------------------------------------------
                         slack                                  9.173    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        9.018ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.018ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.932ns  (logic 0.341ns (36.591%)  route 0.591ns (63.409%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y7                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X70Y7          FDCE (Prop_fdce_C_Q)         0.341     0.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.591     0.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X70Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X70Y8          FDCE (Setup_fdce_C_D)       -0.050     9.950    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.950    
                         arrival time                          -0.932    
  -------------------------------------------------------------------
                         slack                                  9.018    

Slack (MET) :             9.057ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.761ns  (logic 0.313ns (41.133%)  route 0.448ns (58.867%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y7                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X57Y7          FDCE (Prop_fdce_C_Q)         0.313     0.313 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.448     0.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X55Y9          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X55Y9          FDCE (Setup_fdce_C_D)       -0.182     9.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.818    
                         arrival time                          -0.761    
  -------------------------------------------------------------------
                         slack                                  9.057    

Slack (MET) :             9.173ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.760ns  (logic 0.341ns (44.889%)  route 0.419ns (55.111%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y7                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X57Y7          FDCE (Prop_fdce_C_Q)         0.341     0.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.419     0.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X55Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X55Y8          FDCE (Setup_fdce_C_D)       -0.067     9.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.933    
                         arrival time                          -0.760    
  -------------------------------------------------------------------
                         slack                                  9.173    

Slack (MET) :             9.182ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.635ns  (logic 0.313ns (49.254%)  route 0.322ns (50.746%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y7                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X71Y7          FDCE (Prop_fdce_C_Q)         0.313     0.313 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.322     0.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X71Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X71Y8          FDCE (Setup_fdce_C_D)       -0.183     9.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.817    
                         arrival time                          -0.635    
  -------------------------------------------------------------------
                         slack                                  9.182    

Slack (MET) :             9.185ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.633ns  (logic 0.313ns (49.431%)  route 0.320ns (50.569%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y7                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X70Y7          FDCE (Prop_fdce_C_Q)         0.313     0.313 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.320     0.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X69Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X69Y7          FDCE (Setup_fdce_C_D)       -0.182     9.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.818    
                         arrival time                          -0.633    
  -------------------------------------------------------------------
                         slack                                  9.185    

Slack (MET) :             9.186ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.747ns  (logic 0.341ns (45.639%)  route 0.406ns (54.361%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y7                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X57Y7          FDCE (Prop_fdce_C_Q)         0.341     0.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.406     0.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X56Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X56Y7          FDCE (Setup_fdce_C_D)       -0.067     9.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.933    
                         arrival time                          -0.747    
  -------------------------------------------------------------------
                         slack                                  9.186    

Slack (MET) :             9.188ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.631ns  (logic 0.313ns (49.640%)  route 0.318ns (50.360%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y7                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X57Y7          FDCE (Prop_fdce_C_Q)         0.313     0.313 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.318     0.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X56Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X56Y7          FDCE (Setup_fdce_C_D)       -0.181     9.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.819    
                         arrival time                          -0.631    
  -------------------------------------------------------------------
                         slack                                  9.188    

Slack (MET) :             9.207ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.614ns  (logic 0.313ns (51.014%)  route 0.301ns (48.986%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y7                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X70Y7          FDCE (Prop_fdce_C_Q)         0.313     0.313 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.301     0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X71Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X71Y8          FDCE (Setup_fdce_C_D)       -0.179     9.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.821    
                         arrival time                          -0.614    
  -------------------------------------------------------------------
                         slack                                  9.207    





---------------------------------------------------------------------------------------------------
From Clock:  eth0_clk125
  To Clock:  base_gmii_to_rgmii_0_0_rgmii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH0_RGMII_td[3]
                            (output port clocked by base_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (base_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - eth0_clk125 fall@4.000ns)
  Data Path Delay:        3.113ns  (logic 3.112ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.311ns = ( 19.311 - 12.000 ) 
    Source Clock Delay      (SCD):    4.853ns = ( 8.853 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.385ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     5.412 f  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     7.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     7.421 f  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.432     8.853    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y95         ODDR                                         f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y95         ODDR (Prop_oddr_C_Q)         0.395     9.248 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     9.249    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[3]
    U12                  OBUF (Prop_obuf_I_O)         2.717    11.965 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    11.965    ETH0_RGMII_td[3]
    U12                                                               r  ETH0_RGMII_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     5.344 f  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751     7.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     7.167 f  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.264     8.431    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y94         ODDR (Prop_oddr_C_Q)         0.344     8.775 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     8.776    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    U13                  OBUF (Prop_obuf_I_O)         2.535    11.311 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.311    ETH0_RGMII_txc
    U13                                                               f  ETH0_RGMII_txc (OUT)
                         clock pessimism              0.385    11.695    
                         output delay                 1.000    12.695    
  -------------------------------------------------------------------
                         required time                         12.695    
                         arrival time                         -11.965    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.736ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH0_RGMII_td[2]
                            (output port clocked by base_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (base_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - eth0_clk125 fall@4.000ns)
  Data Path Delay:        3.107ns  (logic 3.106ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.311ns = ( 19.311 - 12.000 ) 
    Source Clock Delay      (SCD):    4.853ns = ( 8.853 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.385ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     5.412 f  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     7.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     7.421 f  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.432     8.853    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y96         ODDR                                         f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y96         ODDR (Prop_oddr_C_Q)         0.395     9.248 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     9.249    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[2]
    T12                  OBUF (Prop_obuf_I_O)         2.711    11.959 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    11.959    ETH0_RGMII_td[2]
    T12                                                               r  ETH0_RGMII_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     5.344 f  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751     7.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     7.167 f  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.264     8.431    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y94         ODDR (Prop_oddr_C_Q)         0.344     8.775 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     8.776    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    U13                  OBUF (Prop_obuf_I_O)         2.535    11.311 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.311    ETH0_RGMII_txc
    U13                                                               f  ETH0_RGMII_txc (OUT)
                         clock pessimism              0.385    11.695    
                         output delay                 1.000    12.695    
  -------------------------------------------------------------------
                         required time                         12.695    
                         arrival time                         -11.959    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH0_RGMII_td[0]
                            (output port clocked by base_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (base_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - eth0_clk125 fall@4.000ns)
  Data Path Delay:        3.089ns  (logic 3.088ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.311ns = ( 19.311 - 12.000 ) 
    Source Clock Delay      (SCD):    4.851ns = ( 8.851 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.385ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     5.412 f  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     7.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     7.421 f  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.430     8.851    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y92         ODDR                                         f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y92         ODDR (Prop_oddr_C_Q)         0.395     9.246 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     9.247    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[0]
    V12                  OBUF (Prop_obuf_I_O)         2.693    11.939 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    11.939    ETH0_RGMII_td[0]
    V12                                                               r  ETH0_RGMII_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     5.344 f  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751     7.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     7.167 f  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.264     8.431    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y94         ODDR (Prop_oddr_C_Q)         0.344     8.775 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     8.776    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    U13                  OBUF (Prop_obuf_I_O)         2.535    11.311 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.311    ETH0_RGMII_txc
    U13                                                               f  ETH0_RGMII_txc (OUT)
                         clock pessimism              0.385    11.695    
                         output delay                 1.000    12.695    
  -------------------------------------------------------------------
                         required time                         12.695    
                         arrival time                         -11.939    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.771ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH0_RGMII_td[1]
                            (output port clocked by base_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (base_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - eth0_clk125 fall@4.000ns)
  Data Path Delay:        3.074ns  (logic 3.073ns (99.967%)  route 0.001ns (0.033%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.311ns = ( 19.311 - 12.000 ) 
    Source Clock Delay      (SCD):    4.851ns = ( 8.851 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.385ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     5.412 f  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     7.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     7.421 f  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.430     8.851    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y91         ODDR                                         f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y91         ODDR (Prop_oddr_C_Q)         0.395     9.246 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     9.247    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[1]
    W13                  OBUF (Prop_obuf_I_O)         2.678    11.924 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    11.924    ETH0_RGMII_td[1]
    W13                                                               r  ETH0_RGMII_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     5.344 f  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751     7.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     7.167 f  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.264     8.431    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y94         ODDR (Prop_oddr_C_Q)         0.344     8.775 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     8.776    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    U13                  OBUF (Prop_obuf_I_O)         2.535    11.311 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.311    ETH0_RGMII_txc
    U13                                                               f  ETH0_RGMII_txc (OUT)
                         clock pessimism              0.385    11.695    
                         output delay                 1.000    12.695    
  -------------------------------------------------------------------
                         required time                         12.695    
                         arrival time                         -11.924    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                            (falling edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH0_RGMII_tx_ctl
                            (output port clocked by base_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (base_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - eth0_clk125 fall@4.000ns)
  Data Path Delay:        3.066ns  (logic 3.065ns (99.967%)  route 0.001ns (0.033%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.311ns = ( 19.311 - 12.000 ) 
    Source Clock Delay      (SCD):    4.850ns = ( 8.850 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.385ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     5.412 f  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     7.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     7.421 f  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.429     8.850    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y89         ODDR                                         f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y89         ODDR (Prop_oddr_C_Q)         0.395     9.245 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/Q
                         net (fo=1, routed)           0.001     9.246    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf
    T15                  OBUF (Prop_obuf_I_O)         2.670    11.915 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000    11.915    ETH0_RGMII_tx_ctl
    T15                                                               r  ETH0_RGMII_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     5.344 f  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751     7.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     7.167 f  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.264     8.431    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y94         ODDR (Prop_oddr_C_Q)         0.344     8.775 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     8.776    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    U13                  OBUF (Prop_obuf_I_O)         2.535    11.311 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.311    ETH0_RGMII_txc
    U13                                                               f  ETH0_RGMII_txc (OUT)
                         clock pessimism              0.385    11.695    
                         output delay                 1.000    12.695    
  -------------------------------------------------------------------
                         required time                         12.695    
                         arrival time                         -11.915    
  -------------------------------------------------------------------
                         slack                                  0.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.053ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                            (rising edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH0_RGMII_tx_ctl
                            (output port clocked by base_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (base_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - eth0_clk125 rise@8.000ns)
  Data Path Delay:        2.835ns  (logic 2.834ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.962ns = ( 11.962 - 4.000 ) 
    Source Clock Delay      (SCD):    4.430ns = ( 12.430 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     9.344 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    11.167 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.263    12.430    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y89         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y89         ODDR (Prop_oddr_C_Q)         0.344    12.774 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/Q
                         net (fo=1, routed)           0.001    12.775    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf
    T15                  OBUF (Prop_obuf_I_O)         2.490    15.265 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000    15.265    ETH0_RGMII_tx_ctl
    T15                                                               r  ETH0_RGMII_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     5.412 f  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     7.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     7.421 f  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.430     8.851    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y94         ODDR (Prop_oddr_C_Q)         0.395     9.246 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     9.247    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    U13                  OBUF (Prop_obuf_I_O)         2.715    11.962 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.962    ETH0_RGMII_txc
    U13                                                               f  ETH0_RGMII_txc (OUT)
                         clock pessimism             -0.385    11.577    
                         clock uncertainty            0.035    11.612    
                         output delay                 2.600    14.212    
  -------------------------------------------------------------------
                         required time                        -14.212    
                         arrival time                          15.265    
  -------------------------------------------------------------------
                         slack                                  1.053    

Slack (MET) :             1.061ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH0_RGMII_td[1]
                            (output port clocked by base_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (base_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - eth0_clk125 rise@8.000ns)
  Data Path Delay:        2.843ns  (logic 2.842ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.962ns = ( 11.962 - 4.000 ) 
    Source Clock Delay      (SCD):    4.431ns = ( 12.431 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     9.344 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    11.167 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.264    12.431    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y91         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y91         ODDR (Prop_oddr_C_Q)         0.344    12.775 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    12.776    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[1]
    W13                  OBUF (Prop_obuf_I_O)         2.498    15.274 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    15.274    ETH0_RGMII_td[1]
    W13                                                               r  ETH0_RGMII_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     5.412 f  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     7.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     7.421 f  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.430     8.851    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y94         ODDR (Prop_oddr_C_Q)         0.395     9.246 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     9.247    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    U13                  OBUF (Prop_obuf_I_O)         2.715    11.962 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.962    ETH0_RGMII_txc
    U13                                                               f  ETH0_RGMII_txc (OUT)
                         clock pessimism             -0.385    11.577    
                         clock uncertainty            0.035    11.612    
                         output delay                 2.600    14.212    
  -------------------------------------------------------------------
                         required time                        -14.212    
                         arrival time                          15.274    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.076ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH0_RGMII_td[0]
                            (output port clocked by base_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (base_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - eth0_clk125 rise@8.000ns)
  Data Path Delay:        2.858ns  (logic 2.857ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.962ns = ( 11.962 - 4.000 ) 
    Source Clock Delay      (SCD):    4.431ns = ( 12.431 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     9.344 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    11.167 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.264    12.431    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y92         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y92         ODDR (Prop_oddr_C_Q)         0.344    12.775 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    12.776    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[0]
    V12                  OBUF (Prop_obuf_I_O)         2.513    15.289 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    15.289    ETH0_RGMII_td[0]
    V12                                                               r  ETH0_RGMII_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     5.412 f  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     7.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     7.421 f  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.430     8.851    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y94         ODDR (Prop_oddr_C_Q)         0.395     9.246 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     9.247    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    U13                  OBUF (Prop_obuf_I_O)         2.715    11.962 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.962    ETH0_RGMII_txc
    U13                                                               f  ETH0_RGMII_txc (OUT)
                         clock pessimism             -0.385    11.577    
                         clock uncertainty            0.035    11.612    
                         output delay                 2.600    14.212    
  -------------------------------------------------------------------
                         required time                        -14.212    
                         arrival time                          15.289    
  -------------------------------------------------------------------
                         slack                                  1.076    

Slack (MET) :             1.095ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH0_RGMII_td[2]
                            (output port clocked by base_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (base_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - eth0_clk125 rise@8.000ns)
  Data Path Delay:        2.876ns  (logic 2.875ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.962ns = ( 11.962 - 4.000 ) 
    Source Clock Delay      (SCD):    4.432ns = ( 12.432 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     9.344 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    11.167 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.265    12.432    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y96         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y96         ODDR (Prop_oddr_C_Q)         0.344    12.776 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    12.777    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[2]
    T12                  OBUF (Prop_obuf_I_O)         2.531    15.307 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    15.307    ETH0_RGMII_td[2]
    T12                                                               r  ETH0_RGMII_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     5.412 f  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     7.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     7.421 f  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.430     8.851    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y94         ODDR (Prop_oddr_C_Q)         0.395     9.246 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     9.247    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    U13                  OBUF (Prop_obuf_I_O)         2.715    11.962 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.962    ETH0_RGMII_txc
    U13                                                               f  ETH0_RGMII_txc (OUT)
                         clock pessimism             -0.385    11.577    
                         clock uncertainty            0.035    11.612    
                         output delay                 2.600    14.212    
  -------------------------------------------------------------------
                         required time                        -14.212    
                         arrival time                          15.307    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.101ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH0_RGMII_td[3]
                            (output port clocked by base_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (base_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - eth0_clk125 rise@8.000ns)
  Data Path Delay:        2.882ns  (logic 2.881ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.962ns = ( 11.962 - 4.000 ) 
    Source Clock Delay      (SCD):    4.432ns = ( 12.432 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     9.344 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    11.167 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.265    12.432    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y95         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y95         ODDR (Prop_oddr_C_Q)         0.344    12.776 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    12.777    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[3]
    U12                  OBUF (Prop_obuf_I_O)         2.537    15.314 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    15.314    ETH0_RGMII_td[3]
    U12                                                               r  ETH0_RGMII_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     5.412 f  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     7.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     7.421 f  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.430     8.851    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y94         ODDR (Prop_oddr_C_Q)         0.395     9.246 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     9.247    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    U13                  OBUF (Prop_obuf_I_O)         2.715    11.962 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.962    ETH0_RGMII_txc
    U13                                                               f  ETH0_RGMII_txc (OUT)
                         clock pessimism             -0.385    11.577    
                         clock uncertainty            0.035    11.612    
                         output delay                 2.600    14.212    
  -------------------------------------------------------------------
                         required time                        -14.212    
                         arrival time                          15.314    
  -------------------------------------------------------------------
                         slack                                  1.101    





---------------------------------------------------------------------------------------------------
From Clock:  base_gmii_to_rgmii_0_0_rgmii_rx_clk
  To Clock:  eth0_rgmii_rxclk

Setup :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.819ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 ETH0_RGMII_rd[1]
                            (input port clocked by base_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk fall@4.000ns - base_gmii_to_rgmii_0_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.311ns  (logic 2.311ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.017ns = ( 13.017 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    W15                                               0.000     2.500 r  ETH0_RGMII_rd[1] (IN)
                         net (fo=0)                   0.000     2.500    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[1]
    W15                  IBUF (Prop_ibuf_I_O)         0.535     3.035 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.035    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[1]
    IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.811 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.811    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_1
    ILOGIC_X1Y79         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     4.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.266     4.266 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.445    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.483     4.928 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.089     5.017    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y79         IDDR                                         f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.017    
                         clock uncertainty           -0.025     4.992    
    ILOGIC_X1Y79         IDDR (Setup_iddr_C_D)       -0.002     4.990    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.990    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 ETH0_RGMII_rd[0]
                            (input port clocked by base_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk fall@4.000ns - base_gmii_to_rgmii_0_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.311ns  (logic 2.311ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.017ns = ( 13.017 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    V15                                               0.000     2.500 r  ETH0_RGMII_rd[0] (IN)
                         net (fo=0)                   0.000     2.500    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[0]
    V15                  IBUF (Prop_ibuf_I_O)         0.534     3.034 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.034    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[0]
    IDELAY_X1Y80         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.811 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.811    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_0
    ILOGIC_X1Y80         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     4.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.266     4.266 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.445    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.483     4.928 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.089     5.017    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y80         IDDR                                         f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.017    
                         clock uncertainty           -0.025     4.992    
    ILOGIC_X1Y80         IDDR (Setup_iddr_C_D)       -0.002     4.990    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.990    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.193ns  (required time - arrival time)
  Source:                 ETH0_RGMII_rd[2]
                            (input port clocked by base_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk fall@4.000ns - base_gmii_to_rgmii_0_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.302ns  (logic 2.302ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.022ns = ( 13.022 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    Y16                                               0.000     2.500 r  ETH0_RGMII_rd[2] (IN)
                         net (fo=0)                   0.000     2.500    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[2]
    Y16                  IBUF (Prop_ibuf_I_O)         0.525     3.025 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.025    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[2]
    IDELAY_X1Y86         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.802 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.802    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_2
    ILOGIC_X1Y86         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     4.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.266     4.266 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.445    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.483     4.928 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.094     5.022    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y86         IDDR                                         f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.022    
                         clock uncertainty           -0.025     4.997    
    ILOGIC_X1Y86         IDDR (Setup_iddr_C_D)       -0.002     4.995    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.995    
                         arrival time                          -4.802    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 ETH0_RGMII_rd[3]
                            (input port clocked by base_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk fall@4.000ns - base_gmii_to_rgmii_0_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.299ns  (logic 2.299ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.022ns = ( 13.022 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    Y17                                               0.000     2.500 r  ETH0_RGMII_rd[3] (IN)
                         net (fo=0)                   0.000     2.500    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[3]
    Y17                  IBUF (Prop_ibuf_I_O)         0.522     3.022 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.022    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[3]
    IDELAY_X1Y85         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.799 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.799    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_3
    ILOGIC_X1Y85         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     4.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.266     4.266 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.445    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.483     4.928 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.094     5.022    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y85         IDDR                                         f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.022    
                         clock uncertainty           -0.025     4.997    
    ILOGIC_X1Y85         IDDR (Setup_iddr_C_D)       -0.002     4.995    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.995    
                         arrival time                          -4.799    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 ETH0_RGMII_rx_ctl
                            (input port clocked by base_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk fall@4.000ns - base_gmii_to_rgmii_0_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.236ns  (logic 2.236ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.012ns = ( 13.012 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    U19                                               0.000     2.500 r  ETH0_RGMII_rx_ctl (IN)
                         net (fo=0)                   0.000     2.500    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl
    U19                  IBUF (Prop_ibuf_I_O)         0.459     2.959 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000     2.959    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rx_ctl
    IDELAY_X1Y75         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.736 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     4.736    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rx_ctl_delay
    ILOGIC_X1Y75         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     4.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.266     4.266 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.445    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.483     4.928 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.084     5.012    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y75         IDDR                                         f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                         clock pessimism              0.000     5.012    
                         clock uncertainty           -0.025     4.987    
    ILOGIC_X1Y75         IDDR (Setup_iddr_C_D)       -0.002     4.985    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          4.985    
                         arrival time                          -4.736    
  -------------------------------------------------------------------
                         slack                                  0.249    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.819ns  (arrival time - required time)
  Source:                 ETH0_RGMII_rx_ctl
                            (input port clocked by base_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (eth0_rgmii_rxclk fall@-4.000ns - base_gmii_to_rgmii_0_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 2.861ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.079ns = ( 7.079 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    U19                                               0.000    -2.800 r  ETH0_RGMII_rx_ctl (IN)
                         net (fo=0)                   0.000    -2.800    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl
    U19                  IBUF (Prop_ibuf_I_O)         1.284    -1.516 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.516    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rx_ctl
    IDELAY_X1Y75         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.577     0.061 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     0.061    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rx_ctl_delay
    ILOGIC_X1Y75         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk fall edge)
                                                     -4.000    -4.000 f  
    U18                                               0.000    -4.000 f  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000    -4.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.346    -2.654 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.362    -2.292    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.160    -1.132 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.211    -0.921    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y75         IDDR                                         f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                         clock pessimism              0.000    -0.921    
                         clock uncertainty            0.025    -0.896    
    ILOGIC_X1Y75         IDDR (Hold_iddr_C_D)         0.138    -0.758    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          0.758    
                         arrival time                           0.061    
  -------------------------------------------------------------------
                         slack                                  0.819    

Slack (MET) :             0.864ns  (arrival time - required time)
  Source:                 ETH0_RGMII_rd[3]
                            (input port clocked by base_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (eth0_rgmii_rxclk fall@-4.000ns - base_gmii_to_rgmii_0_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.924ns  (logic 2.924ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns = ( 7.097 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    Y17                                               0.000    -2.800 r  ETH0_RGMII_rd[3] (IN)
                         net (fo=0)                   0.000    -2.800    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[3]
    Y17                  IBUF (Prop_ibuf_I_O)         1.347    -1.453 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.453    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[3]
    IDELAY_X1Y85         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.577     0.124 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.124    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_3
    ILOGIC_X1Y85         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk fall edge)
                                                     -4.000    -4.000 f  
    U18                                               0.000    -4.000 f  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000    -4.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.346    -2.654 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.362    -2.292    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.160    -1.132 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.229    -0.903    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y85         IDDR                                         f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000    -0.903    
                         clock uncertainty            0.025    -0.878    
    ILOGIC_X1Y85         IDDR (Hold_iddr_C_D)         0.138    -0.740    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.740    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 ETH0_RGMII_rd[2]
                            (input port clocked by base_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (eth0_rgmii_rxclk fall@-4.000ns - base_gmii_to_rgmii_0_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.927ns  (logic 2.927ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns = ( 7.097 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    Y16                                               0.000    -2.800 r  ETH0_RGMII_rd[2] (IN)
                         net (fo=0)                   0.000    -2.800    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[2]
    Y16                  IBUF (Prop_ibuf_I_O)         1.349    -1.451 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.451    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[2]
    IDELAY_X1Y86         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.577     0.127 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.127    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_2
    ILOGIC_X1Y86         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk fall edge)
                                                     -4.000    -4.000 f  
    U18                                               0.000    -4.000 f  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000    -4.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.346    -2.654 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.362    -2.292    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.160    -1.132 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.229    -0.903    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y86         IDDR                                         f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000    -0.903    
                         clock uncertainty            0.025    -0.878    
    ILOGIC_X1Y86         IDDR (Hold_iddr_C_D)         0.138    -0.740    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.740    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 ETH0_RGMII_rd[0]
                            (input port clocked by base_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (eth0_rgmii_rxclk fall@-4.000ns - base_gmii_to_rgmii_0_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.935ns  (logic 2.935ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.087ns = ( 7.087 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    V15                                               0.000    -2.800 r  ETH0_RGMII_rd[0] (IN)
                         net (fo=0)                   0.000    -2.800    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[0]
    V15                  IBUF (Prop_ibuf_I_O)         1.358    -1.442 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.442    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[0]
    IDELAY_X1Y80         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.577     0.135 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.135    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_0
    ILOGIC_X1Y80         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk fall edge)
                                                     -4.000    -4.000 f  
    U18                                               0.000    -4.000 f  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000    -4.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.346    -2.654 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.362    -2.292    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.160    -1.132 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.219    -0.913    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y80         IDDR                                         f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000    -0.913    
                         clock uncertainty            0.025    -0.888    
    ILOGIC_X1Y80         IDDR (Hold_iddr_C_D)         0.138    -0.750    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 ETH0_RGMII_rd[1]
                            (input port clocked by base_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (eth0_rgmii_rxclk fall@-4.000ns - base_gmii_to_rgmii_0_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 2.936ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.087ns = ( 7.087 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    W15                                               0.000    -2.800 r  ETH0_RGMII_rd[1] (IN)
                         net (fo=0)                   0.000    -2.800    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[1]
    W15                  IBUF (Prop_ibuf_I_O)         1.359    -1.441 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.441    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[1]
    IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.577     0.136 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.136    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_1
    ILOGIC_X1Y79         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk fall edge)
                                                     -4.000    -4.000 f  
    U18                                               0.000    -4.000 f  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000    -4.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.346    -2.654 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.362    -2.292    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.160    -1.132 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.219    -0.913    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y79         IDDR                                         f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000    -0.913    
                         clock uncertainty            0.025    -0.888    
    ILOGIC_X1Y79         IDDR (Hold_iddr_C_D)         0.138    -0.750    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.886    





---------------------------------------------------------------------------------------------------
From Clock:  eth1_clk125
  To Clock:  base_gmii_to_rgmii_1_0_rgmii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.494ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_RGMII_td[1]
                            (output port clocked by base_gmii_to_rgmii_1_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_1_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (base_gmii_to_rgmii_1_0_rgmii_tx_clk fall@4.000ns - eth1_clk125 fall@4.000ns)
  Data Path Delay:        3.045ns  (logic 3.044ns (99.967%)  route 0.001ns (0.033%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.532ns = ( 17.532 - 12.000 ) 
    Source Clock Delay      (SCD):    3.198ns = ( 7.198 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.323     5.323 f  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.875     7.198    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y88         ODDR                                         f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y88         ODDR (Prop_oddr_C_Q)         0.395     7.593 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     7.594    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_txd_obuf[1]
    P14                  OBUF (Prop_obuf_I_O)         2.649    10.243 r  base_i/ethernet/gmii_to_rgmii_1/U0/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.243    ETH1_RGMII_td[1]
    P14                                                               r  ETH1_RGMII_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_1_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.395     6.651    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.344     6.995 f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     6.996    base_i/ethernet/gmii_to_rgmii_1/U0/I
    V13                  OBUF (Prop_obuf_I_O)         2.536     9.532 f  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     9.532    ETH1_RGMII_txc
    V13                                                               f  ETH1_RGMII_txc (OUT)
                         clock pessimism              0.204     9.736    
                         output delay                 1.000    10.736    
  -------------------------------------------------------------------
                         required time                         10.736    
                         arrival time                         -10.243    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.511ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_RGMII_td[0]
                            (output port clocked by base_gmii_to_rgmii_1_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_1_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (base_gmii_to_rgmii_1_0_rgmii_tx_clk fall@4.000ns - eth1_clk125 fall@4.000ns)
  Data Path Delay:        3.017ns  (logic 3.016ns (99.967%)  route 0.001ns (0.033%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.532ns = ( 17.532 - 12.000 ) 
    Source Clock Delay      (SCD):    3.208ns = ( 7.208 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.323     5.323 f  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.885     7.208    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y87         ODDR                                         f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y87         ODDR (Prop_oddr_C_Q)         0.395     7.603 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     7.604    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_txd_obuf[0]
    R14                  OBUF (Prop_obuf_I_O)         2.621    10.225 r  base_i/ethernet/gmii_to_rgmii_1/U0/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.225    ETH1_RGMII_td[0]
    R14                                                               r  ETH1_RGMII_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_1_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.395     6.651    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.344     6.995 f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     6.996    base_i/ethernet/gmii_to_rgmii_1/U0/I
    V13                  OBUF (Prop_obuf_I_O)         2.536     9.532 f  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     9.532    ETH1_RGMII_txc
    V13                                                               f  ETH1_RGMII_txc (OUT)
                         clock pessimism              0.204     9.736    
                         output delay                 1.000    10.736    
  -------------------------------------------------------------------
                         required time                         10.736    
                         arrival time                         -10.225    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                            (falling edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_RGMII_tx_ctl
                            (output port clocked by base_gmii_to_rgmii_1_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_1_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (base_gmii_to_rgmii_1_0_rgmii_tx_clk fall@4.000ns - eth1_clk125 fall@4.000ns)
  Data Path Delay:        3.071ns  (logic 3.070ns (99.967%)  route 0.001ns (0.033%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.532ns = ( 17.532 - 12.000 ) 
    Source Clock Delay      (SCD):    3.083ns = ( 7.083 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.323     5.323 f  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.760     7.083    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y90         ODDR                                         f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y90         ODDR (Prop_oddr_C_Q)         0.395     7.478 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/Q
                         net (fo=1, routed)           0.001     7.479    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_tx_ctl_obuf
    T14                  OBUF (Prop_obuf_I_O)         2.675    10.154 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000    10.154    ETH1_RGMII_tx_ctl
    T14                                                               r  ETH1_RGMII_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_1_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.395     6.651    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.344     6.995 f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     6.996    base_i/ethernet/gmii_to_rgmii_1/U0/I
    V13                  OBUF (Prop_obuf_I_O)         2.536     9.532 f  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     9.532    ETH1_RGMII_txc
    V13                                                               f  ETH1_RGMII_txc (OUT)
                         clock pessimism              0.204     9.736    
                         output delay                 1.000    10.736    
  -------------------------------------------------------------------
                         required time                         10.736    
                         arrival time                         -10.154    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_RGMII_td[3]
                            (output port clocked by base_gmii_to_rgmii_1_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_1_0_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            0.000ns  (base_gmii_to_rgmii_1_0_rgmii_tx_clk fall@4.000ns - eth1_clk125 fall@4.000ns)
  Data Path Delay:        1.623ns  (logic 1.622ns (99.938%)  route 0.001ns (0.062%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.518ns = ( 14.518 - 12.000 ) 
    Source Clock Delay      (SCD):    1.338ns = ( 5.338 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     4.431 f  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          0.907     5.338    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y98         ODDR                                         f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y98         ODDR (Prop_oddr_C_Q)         0.204     5.542 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     5.543    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_txd_obuf[3]
    T11                  OBUF (Prop_obuf_I_O)         1.418     6.960 r  base_i/ethernet/gmii_to_rgmii_1/U0/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     6.960    ETH1_RGMII_td[3]
    T11                                                               r  ETH1_RGMII_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_1_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     4.243 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          0.850     5.093    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.177     5.270 f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     5.271    base_i/ethernet/gmii_to_rgmii_1/U0/I
    V13                  OBUF (Prop_obuf_I_O)         1.248     6.518 f  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     6.518    ETH1_RGMII_txc
    V13                                                               f  ETH1_RGMII_txc (OUT)
                         clock pessimism              0.275     6.793    
                         output delay                 1.000     7.793    
  -------------------------------------------------------------------
                         required time                          7.793    
                         arrival time                          -6.960    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_RGMII_td[2]
                            (output port clocked by base_gmii_to_rgmii_1_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_1_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (base_gmii_to_rgmii_1_0_rgmii_tx_clk fall@4.000ns - eth1_clk125 fall@4.000ns)
  Data Path Delay:        3.085ns  (logic 3.084ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.532ns = ( 17.532 - 12.000 ) 
    Source Clock Delay      (SCD):    2.818ns = ( 6.818 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.323     5.323 f  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.495     6.818    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y97         ODDR                                         f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y97         ODDR (Prop_oddr_C_Q)         0.395     7.213 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     7.214    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_txd_obuf[2]
    T10                  OBUF (Prop_obuf_I_O)         2.689     9.903 r  base_i/ethernet/gmii_to_rgmii_1/U0/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     9.903    ETH1_RGMII_td[2]
    T10                                                               r  ETH1_RGMII_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_1_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.395     6.651    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.344     6.995 f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     6.996    base_i/ethernet/gmii_to_rgmii_1/U0/I
    V13                  OBUF (Prop_obuf_I_O)         2.536     9.532 f  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     9.532    ETH1_RGMII_txc
    V13                                                               f  ETH1_RGMII_txc (OUT)
                         clock pessimism              0.204     9.736    
                         output delay                 1.000    10.736    
  -------------------------------------------------------------------
                         required time                         10.736    
                         arrival time                          -9.903    
  -------------------------------------------------------------------
                         slack                                  0.833    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_RGMII_td[3]
                            (output port clocked by base_gmii_to_rgmii_1_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_1_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (base_gmii_to_rgmii_1_0_rgmii_tx_clk fall@4.000ns - eth1_clk125 rise@8.000ns)
  Data Path Delay:        2.861ns  (logic 2.860ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.080ns = ( 10.080 - 4.000 ) 
    Source Clock Delay      (SCD):    2.517ns = ( 10.517 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.256     9.256 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.261    10.517    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y98         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y98         ODDR (Prop_oddr_C_Q)         0.344    10.861 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    10.862    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_txd_obuf[3]
    T11                  OBUF (Prop_obuf_I_O)         2.516    13.378 r  base_i/ethernet/gmii_to_rgmii_1/U0/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    13.378    ETH1_RGMII_td[3]
    T11                                                               r  ETH1_RGMII_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_1_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.645     6.968    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.395     7.363 f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     7.364    base_i/ethernet/gmii_to_rgmii_1/U0/I
    V13                  OBUF (Prop_obuf_I_O)         2.716    10.080 f  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    10.080    ETH1_RGMII_txc
    V13                                                               f  ETH1_RGMII_txc (OUT)
                         clock pessimism             -0.204     9.876    
                         clock uncertainty            0.035     9.911    
                         output delay                 2.600    12.511    
  -------------------------------------------------------------------
                         required time                        -12.511    
                         arrival time                          13.378    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_RGMII_td[2]
                            (output port clocked by base_gmii_to_rgmii_1_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_1_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (base_gmii_to_rgmii_1_0_rgmii_tx_clk fall@4.000ns - eth1_clk125 rise@8.000ns)
  Data Path Delay:        2.855ns  (logic 2.854ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.080ns = ( 10.080 - 4.000 ) 
    Source Clock Delay      (SCD):    2.527ns = ( 10.527 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.256     9.256 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.271    10.527    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y97         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y97         ODDR (Prop_oddr_C_Q)         0.344    10.871 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    10.872    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_txd_obuf[2]
    T10                  OBUF (Prop_obuf_I_O)         2.510    13.382 r  base_i/ethernet/gmii_to_rgmii_1/U0/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    13.382    ETH1_RGMII_td[2]
    T10                                                               r  ETH1_RGMII_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_1_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.645     6.968    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.395     7.363 f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     7.364    base_i/ethernet/gmii_to_rgmii_1/U0/I
    V13                  OBUF (Prop_obuf_I_O)         2.716    10.080 f  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    10.080    ETH1_RGMII_txc
    V13                                                               f  ETH1_RGMII_txc (OUT)
                         clock pessimism             -0.204     9.876    
                         clock uncertainty            0.035     9.911    
                         output delay                 2.600    12.511    
  -------------------------------------------------------------------
                         required time                        -12.511    
                         arrival time                          13.382    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             1.080ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                            (rising edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_RGMII_tx_ctl
                            (output port clocked by base_gmii_to_rgmii_1_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_1_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (base_gmii_to_rgmii_1_0_rgmii_tx_clk fall@4.000ns - eth1_clk125 rise@8.000ns)
  Data Path Delay:        2.840ns  (logic 2.839ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.080ns = ( 10.080 - 4.000 ) 
    Source Clock Delay      (SCD):    2.751ns = ( 10.751 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.256     9.256 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.495    10.751    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y90         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y90         ODDR (Prop_oddr_C_Q)         0.344    11.095 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/Q
                         net (fo=1, routed)           0.001    11.096    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_tx_ctl_obuf
    T14                  OBUF (Prop_obuf_I_O)         2.495    13.591 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000    13.591    ETH1_RGMII_tx_ctl
    T14                                                               r  ETH1_RGMII_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_1_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          1.645     6.968    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.395     7.363 f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     7.364    base_i/ethernet/gmii_to_rgmii_1/U0/I
    V13                  OBUF (Prop_obuf_I_O)         2.716    10.080 f  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    10.080    ETH1_RGMII_txc
    V13                                                               f  ETH1_RGMII_txc (OUT)
                         clock pessimism             -0.204     9.876    
                         clock uncertainty            0.035     9.911    
                         output delay                 2.600    12.511    
  -------------------------------------------------------------------
                         required time                        -12.511    
                         arrival time                          13.591    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.114ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_RGMII_td[0]
                            (output port clocked by base_gmii_to_rgmii_1_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_1_0_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -4.000ns  (base_gmii_to_rgmii_1_0_rgmii_tx_clk fall@4.000ns - eth1_clk125 rise@8.000ns)
  Data Path Delay:        1.332ns  (logic 1.331ns (99.925%)  route 0.001ns (0.075%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        1.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.072ns = ( 7.072 - 4.000 ) 
    Source Clock Delay      (SCD):    1.215ns = ( 9.215 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     8.243 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          0.972     9.215    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y87         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y87         ODDR (Prop_oddr_C_Q)         0.177     9.392 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     9.393    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_txd_obuf[0]
    R14                  OBUF (Prop_obuf_I_O)         1.154    10.546 r  base_i/ethernet/gmii_to_rgmii_1/U0/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.546    ETH1_RGMII_td[0]
    R14                                                               r  ETH1_RGMII_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_1_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     4.431 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          0.999     5.429    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.204     5.633 f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     5.634    base_i/ethernet/gmii_to_rgmii_1/U0/I
    V13                  OBUF (Prop_obuf_I_O)         1.438     7.072 f  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     7.072    ETH1_RGMII_txc
    V13                                                               f  ETH1_RGMII_txc (OUT)
                         clock pessimism             -0.275     6.798    
                         clock uncertainty            0.035     6.833    
                         output delay                 2.600     9.433    
  -------------------------------------------------------------------
                         required time                         -9.433    
                         arrival time                          10.546    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_RGMII_td[1]
                            (output port clocked by base_gmii_to_rgmii_1_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_1_0_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -4.000ns  (base_gmii_to_rgmii_1_0_rgmii_tx_clk fall@4.000ns - eth1_clk125 rise@8.000ns)
  Data Path Delay:        1.359ns  (logic 1.358ns (99.926%)  route 0.001ns (0.074%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        1.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.072ns = ( 7.072 - 4.000 ) 
    Source Clock Delay      (SCD):    1.210ns = ( 9.210 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     8.243 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          0.967     9.210    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y88         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y88         ODDR (Prop_oddr_C_Q)         0.177     9.387 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     9.388    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_txd_obuf[1]
    P14                  OBUF (Prop_obuf_I_O)         1.181    10.569 r  base_i/ethernet/gmii_to_rgmii_1/U0/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.569    ETH1_RGMII_td[1]
    P14                                                               r  ETH1_RGMII_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_1_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     4.431 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=47, routed)          0.999     5.429    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.204     5.633 f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     5.634    base_i/ethernet/gmii_to_rgmii_1/U0/I
    V13                  OBUF (Prop_obuf_I_O)         1.438     7.072 f  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     7.072    ETH1_RGMII_txc
    V13                                                               f  ETH1_RGMII_txc (OUT)
                         clock pessimism             -0.275     6.798    
                         clock uncertainty            0.035     6.833    
                         output delay                 2.600     9.433    
  -------------------------------------------------------------------
                         required time                         -9.433    
                         arrival time                          10.569    
  -------------------------------------------------------------------
                         slack                                  1.136    





---------------------------------------------------------------------------------------------------
From Clock:  base_gmii_to_rgmii_1_0_rgmii_rx_clk
  To Clock:  eth1_rgmii_rxclk

Setup :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.745ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 ETH1_RGMII_rd[1]
                            (input port clocked by base_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk fall@4.000ns - base_gmii_to_rgmii_1_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.333ns  (logic 2.333ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.109ns = ( 13.109 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    W14                                               0.000     2.500 r  ETH1_RGMII_rd[1] (IN)
                         net (fo=0)                   0.000     2.500    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxd[1]
    W14                  IBUF (Prop_ibuf_I_O)         0.556     3.056 r  base_i/ethernet/gmii_to_rgmii_1/U0/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.056    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[1]
    IDELAY_X1Y84         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.833 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.833    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_1
    ILOGIC_X1Y84         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk fall edge)
                                                      4.000     4.000 f  
    U14                                               0.000     4.000 f  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     4.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.356     4.356 f  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.535    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       0.483     5.018 f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.091     5.109    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y84         IDDR                                         f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.109    
                         clock uncertainty           -0.025     5.084    
    ILOGIC_X1Y84         IDDR (Setup_iddr_C_D)       -0.002     5.082    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.082    
                         arrival time                          -4.833    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 ETH1_RGMII_rx_ctl
                            (input port clocked by base_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk fall@4.000ns - base_gmii_to_rgmii_1_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.317ns  (logic 2.317ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.104ns = ( 13.104 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    U15                                               0.000     2.500 r  ETH1_RGMII_rx_ctl (IN)
                         net (fo=0)                   0.000     2.500    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rx_ctl
    U15                  IBUF (Prop_ibuf_I_O)         0.540     3.040 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000     3.040    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rx_ctl
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.817 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     4.817    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rx_ctl_delay
    ILOGIC_X1Y77         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk fall edge)
                                                      4.000     4.000 f  
    U14                                               0.000     4.000 f  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     4.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.356     4.356 f  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.535    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       0.483     5.018 f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.086     5.104    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y77         IDDR                                         f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                         clock pessimism              0.000     5.104    
                         clock uncertainty           -0.025     5.079    
    ILOGIC_X1Y77         IDDR (Setup_iddr_C_D)       -0.002     5.077    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          5.077    
                         arrival time                          -4.817    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 ETH1_RGMII_rd[0]
                            (input port clocked by base_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk fall@4.000ns - base_gmii_to_rgmii_1_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.321ns  (logic 2.321ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.109ns = ( 13.109 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    Y14                                               0.000     2.500 r  ETH1_RGMII_rd[0] (IN)
                         net (fo=0)                   0.000     2.500    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxd[0]
    Y14                  IBUF (Prop_ibuf_I_O)         0.544     3.044 r  base_i/ethernet/gmii_to_rgmii_1/U0/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.044    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[0]
    IDELAY_X1Y83         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.821 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.821    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_0
    ILOGIC_X1Y83         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk fall edge)
                                                      4.000     4.000 f  
    U14                                               0.000     4.000 f  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     4.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.356     4.356 f  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.535    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       0.483     5.018 f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.091     5.109    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y83         IDDR                                         f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.109    
                         clock uncertainty           -0.025     5.084    
    ILOGIC_X1Y83         IDDR (Setup_iddr_C_D)       -0.002     5.082    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.082    
                         arrival time                          -4.821    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 ETH1_RGMII_rd[2]
                            (input port clocked by base_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk fall@4.000ns - base_gmii_to_rgmii_1_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.281ns  (logic 2.281ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.109ns = ( 13.109 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    U17                                               0.000     2.500 r  ETH1_RGMII_rd[2] (IN)
                         net (fo=0)                   0.000     2.500    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxd[2]
    U17                  IBUF (Prop_ibuf_I_O)         0.504     3.004 r  base_i/ethernet/gmii_to_rgmii_1/U0/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.004    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[2]
    IDELAY_X1Y81         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.781 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.781    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_2
    ILOGIC_X1Y81         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk fall edge)
                                                      4.000     4.000 f  
    U14                                               0.000     4.000 f  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     4.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.356     4.356 f  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.535    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       0.483     5.018 f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.091     5.109    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y81         IDDR                                         f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.109    
                         clock uncertainty           -0.025     5.084    
    ILOGIC_X1Y81         IDDR (Setup_iddr_C_D)       -0.002     5.082    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.082    
                         arrival time                          -4.781    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 ETH1_RGMII_rd[3]
                            (input port clocked by base_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk fall@4.000ns - base_gmii_to_rgmii_1_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.263ns  (logic 2.263ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.109ns = ( 13.109 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    T16                                               0.000     2.500 r  ETH1_RGMII_rd[3] (IN)
                         net (fo=0)                   0.000     2.500    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxd[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.486     2.986 r  base_i/ethernet/gmii_to_rgmii_1/U0/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     2.986    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[3]
    IDELAY_X1Y82         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.763 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.763    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_3
    ILOGIC_X1Y82         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk fall edge)
                                                      4.000     4.000 f  
    U14                                               0.000     4.000 f  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     4.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.356     4.356 f  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.535    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       0.483     5.018 f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.091     5.109    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y82         IDDR                                         f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.109    
                         clock uncertainty           -0.025     5.084    
    ILOGIC_X1Y82         IDDR (Setup_iddr_C_D)       -0.002     5.082    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.082    
                         arrival time                          -4.763    
  -------------------------------------------------------------------
                         slack                                  0.320    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 ETH1_RGMII_rd[3]
                            (input port clocked by base_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (eth1_rgmii_rxclk rise@-8.000ns - base_gmii_to_rgmii_1_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.888ns  (logic 2.888ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.180ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    T16                                               0.000    -6.800 r  ETH1_RGMII_rd[3] (IN)
                         net (fo=0)                   0.000    -6.800    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxd[3]
    T16                  IBUF (Prop_ibuf_I_O)         1.311    -5.489 r  base_i/ethernet/gmii_to_rgmii_1/U0/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.489    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[3]
    IDELAY_X1Y82         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.577    -3.912 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -3.912    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_3
    ILOGIC_X1Y82         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                     -8.000    -8.000 r  
    U14                                               0.000    -8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000    -8.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438    -6.562 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.362    -6.200    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       1.160    -5.040 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.221    -4.820    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y82         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.820    
                         clock uncertainty            0.025    -4.795    
    ILOGIC_X1Y82         IDDR (Hold_iddr_C_D)         0.138    -4.657    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.657    
                         arrival time                          -3.912    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 ETH1_RGMII_rd[2]
                            (input port clocked by base_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (eth1_rgmii_rxclk rise@-8.000ns - base_gmii_to_rgmii_1_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.906ns  (logic 2.906ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.180ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    U17                                               0.000    -6.800 r  ETH1_RGMII_rd[2] (IN)
                         net (fo=0)                   0.000    -6.800    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxd[2]
    U17                  IBUF (Prop_ibuf_I_O)         1.328    -5.472 r  base_i/ethernet/gmii_to_rgmii_1/U0/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.472    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[2]
    IDELAY_X1Y81         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.577    -3.894 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -3.894    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_2
    ILOGIC_X1Y81         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                     -8.000    -8.000 r  
    U14                                               0.000    -8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000    -8.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438    -6.562 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.362    -6.200    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       1.160    -5.040 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.221    -4.820    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y81         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.820    
                         clock uncertainty            0.025    -4.795    
    ILOGIC_X1Y81         IDDR (Hold_iddr_C_D)         0.138    -4.657    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.657    
                         arrival time                          -3.894    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.799ns  (arrival time - required time)
  Source:                 ETH1_RGMII_rd[0]
                            (input port clocked by base_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (eth1_rgmii_rxclk rise@-8.000ns - base_gmii_to_rgmii_1_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.946ns  (logic 2.946ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.184ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    Y14                                               0.000    -6.800 r  ETH1_RGMII_rd[0] (IN)
                         net (fo=0)                   0.000    -6.800    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxd[0]
    Y14                  IBUF (Prop_ibuf_I_O)         1.369    -5.431 r  base_i/ethernet/gmii_to_rgmii_1/U0/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.431    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[0]
    IDELAY_X1Y83         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.577    -3.854 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -3.854    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_0
    ILOGIC_X1Y83         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                     -8.000    -8.000 r  
    U14                                               0.000    -8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000    -8.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438    -6.562 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.362    -6.200    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       1.160    -5.040 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.225    -4.816    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y83         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.816    
                         clock uncertainty            0.025    -4.791    
    ILOGIC_X1Y83         IDDR (Hold_iddr_C_D)         0.138    -4.653    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.653    
                         arrival time                          -3.854    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.804ns  (arrival time - required time)
  Source:                 ETH1_RGMII_rx_ctl
                            (input port clocked by base_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (eth1_rgmii_rxclk rise@-8.000ns - base_gmii_to_rgmii_1_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.942ns  (logic 2.942ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.175ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    U15                                               0.000    -6.800 r  ETH1_RGMII_rx_ctl (IN)
                         net (fo=0)                   0.000    -6.800    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rx_ctl
    U15                  IBUF (Prop_ibuf_I_O)         1.365    -5.435 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.435    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rx_ctl
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.577    -3.858 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000    -3.858    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rx_ctl_delay
    ILOGIC_X1Y77         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                     -8.000    -8.000 r  
    U14                                               0.000    -8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000    -8.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438    -6.562 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.362    -6.200    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       1.160    -5.040 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.216    -4.825    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y77         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                         clock pessimism              0.000    -4.825    
                         clock uncertainty            0.025    -4.800    
    ILOGIC_X1Y77         IDDR (Hold_iddr_C_D)         0.138    -4.662    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          4.662    
                         arrival time                          -3.858    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 ETH1_RGMII_rd[1]
                            (input port clocked by base_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (eth1_rgmii_rxclk rise@-8.000ns - base_gmii_to_rgmii_1_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.957ns  (logic 2.957ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.184ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    W14                                               0.000    -6.800 r  ETH1_RGMII_rd[1] (IN)
                         net (fo=0)                   0.000    -6.800    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxd[1]
    W14                  IBUF (Prop_ibuf_I_O)         1.380    -5.420 r  base_i/ethernet/gmii_to_rgmii_1/U0/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.420    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[1]
    IDELAY_X1Y84         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.577    -3.843 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -3.843    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_1
    ILOGIC_X1Y84         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                     -8.000    -8.000 r  
    U14                                               0.000    -8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000    -8.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438    -6.562 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.362    -6.200    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       1.160    -5.040 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.225    -4.816    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y84         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.816    
                         clock uncertainty            0.025    -4.791    
    ILOGIC_X1Y84         IDDR (Hold_iddr_C_D)         0.138    -4.653    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.653    
                         arrival time                          -3.843    
  -------------------------------------------------------------------
                         slack                                  0.810    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        7.426ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.326ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.426ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.341ns (16.411%)  route 1.737ns (83.589%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.040ns = ( 12.040 - 10.000 ) 
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.318     2.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X56Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDRE (Prop_fdre_C_Q)         0.341     2.601 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=179, routed)         1.737     4.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X65Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    10.786    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.858 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.182    12.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X65Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.171    12.211    
                         clock uncertainty           -0.154    12.057    
    SLICE_X65Y7          FDCE (Recov_fdce_C_CLR)     -0.293    11.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.764    
                         arrival time                          -4.338    
  -------------------------------------------------------------------
                         slack                                  7.426    

Slack (MET) :             7.460ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.341ns (16.411%)  route 1.737ns (83.589%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.040ns = ( 12.040 - 10.000 ) 
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.318     2.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X56Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDRE (Prop_fdre_C_Q)         0.341     2.601 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=179, routed)         1.737     4.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X65Y7          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    10.786    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.858 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.182    12.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X65Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.171    12.211    
                         clock uncertainty           -0.154    12.057    
    SLICE_X65Y7          FDPE (Recov_fdpe_C_PRE)     -0.259    11.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         11.798    
                         arrival time                          -4.338    
  -------------------------------------------------------------------
                         slack                                  7.460    

Slack (MET) :             7.659ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.844ns  (logic 0.341ns (18.491%)  route 1.503ns (81.509%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.039ns = ( 12.039 - 10.000 ) 
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.318     2.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X56Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDRE (Prop_fdre_C_Q)         0.341     2.601 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=179, routed)         1.503     4.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X63Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    10.786    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.858 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.181    12.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X63Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism              0.171    12.210    
                         clock uncertainty           -0.154    12.056    
    SLICE_X63Y7          FDCE (Recov_fdce_C_CLR)     -0.293    11.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.763    
                         arrival time                          -4.104    
  -------------------------------------------------------------------
                         slack                                  7.659    

Slack (MET) :             7.659ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.844ns  (logic 0.341ns (18.491%)  route 1.503ns (81.509%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.039ns = ( 12.039 - 10.000 ) 
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.318     2.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X56Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDRE (Prop_fdre_C_Q)         0.341     2.601 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=179, routed)         1.503     4.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X63Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    10.786    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.858 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.181    12.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X63Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism              0.171    12.210    
                         clock uncertainty           -0.154    12.056    
    SLICE_X63Y7          FDCE (Recov_fdce_C_CLR)     -0.293    11.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.763    
                         arrival time                          -4.104    
  -------------------------------------------------------------------
                         slack                                  7.659    

Slack (MET) :             7.659ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.844ns  (logic 0.341ns (18.491%)  route 1.503ns (81.509%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.039ns = ( 12.039 - 10.000 ) 
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.318     2.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X56Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDRE (Prop_fdre_C_Q)         0.341     2.601 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=179, routed)         1.503     4.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X63Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    10.786    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.858 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.181    12.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X63Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.171    12.210    
                         clock uncertainty           -0.154    12.056    
    SLICE_X63Y7          FDCE (Recov_fdce_C_CLR)     -0.293    11.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         11.763    
                         arrival time                          -4.104    
  -------------------------------------------------------------------
                         slack                                  7.659    

Slack (MET) :             7.659ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.844ns  (logic 0.341ns (18.491%)  route 1.503ns (81.509%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.039ns = ( 12.039 - 10.000 ) 
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.318     2.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X56Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDRE (Prop_fdre_C_Q)         0.341     2.601 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=179, routed)         1.503     4.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X63Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    10.786    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.858 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.181    12.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X63Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.171    12.210    
                         clock uncertainty           -0.154    12.056    
    SLICE_X63Y7          FDCE (Recov_fdce_C_CLR)     -0.293    11.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         11.763    
                         arrival time                          -4.104    
  -------------------------------------------------------------------
                         slack                                  7.659    

Slack (MET) :             7.865ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.638ns  (logic 0.341ns (20.820%)  route 1.297ns (79.180%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.039ns = ( 12.039 - 10.000 ) 
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.318     2.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X56Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDRE (Prop_fdre_C_Q)         0.341     2.601 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=179, routed)         1.297     3.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X60Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    10.786    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.858 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.181    12.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X60Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.171    12.210    
                         clock uncertainty           -0.154    12.056    
    SLICE_X60Y7          FDCE (Recov_fdce_C_CLR)     -0.293    11.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         11.763    
                         arrival time                          -3.898    
  -------------------------------------------------------------------
                         slack                                  7.865    

Slack (MET) :             7.865ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.638ns  (logic 0.341ns (20.820%)  route 1.297ns (79.180%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.039ns = ( 12.039 - 10.000 ) 
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.318     2.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X56Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDRE (Prop_fdre_C_Q)         0.341     2.601 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=179, routed)         1.297     3.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X60Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    10.786    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.858 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.181    12.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X60Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/C
                         clock pessimism              0.171    12.210    
                         clock uncertainty           -0.154    12.056    
    SLICE_X60Y7          FDCE (Recov_fdce_C_CLR)     -0.293    11.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]
  -------------------------------------------------------------------
                         required time                         11.763    
                         arrival time                          -3.898    
  -------------------------------------------------------------------
                         slack                                  7.865    

Slack (MET) :             7.865ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.638ns  (logic 0.341ns (20.820%)  route 1.297ns (79.180%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.039ns = ( 12.039 - 10.000 ) 
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.318     2.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X56Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDRE (Prop_fdre_C_Q)         0.341     2.601 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=179, routed)         1.297     3.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X60Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    10.786    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.858 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.181    12.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X60Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[1]/C
                         clock pessimism              0.171    12.210    
                         clock uncertainty           -0.154    12.056    
    SLICE_X60Y7          FDCE (Recov_fdce_C_CLR)     -0.293    11.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[1]
  -------------------------------------------------------------------
                         required time                         11.763    
                         arrival time                          -3.898    
  -------------------------------------------------------------------
                         slack                                  7.865    

Slack (MET) :             7.938ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.597ns  (logic 0.528ns (33.060%)  route 1.069ns (66.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.039ns = ( 12.039 - 10.000 ) 
    Source Clock Delay      (SCD):    2.262ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.863     0.863    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.320     2.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X57Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDRE (Prop_fdre_C_Q)         0.313     2.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.606     3.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X57Y8          LUT2 (Prop_lut2_I1_O)        0.215     3.396 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.463     3.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X61Y7          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.786    10.786    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.858 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       1.181    12.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X61Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.171    12.210    
                         clock uncertainty           -0.154    12.056    
    SLICE_X61Y7          FDPE (Recov_fdpe_C_PRE)     -0.259    11.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.797    
                         arrival time                          -3.859    
  -------------------------------------------------------------------
                         slack                                  7.938    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.852%)  route 0.126ns (47.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.587     0.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X73Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDPE (Prop_fdpe_C_Q)         0.141     1.064 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.126     1.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X71Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.853     1.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X71Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.263     0.956    
    SLICE_X71Y7          FDCE (Remov_fdce_C_CLR)     -0.092     0.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.852%)  route 0.126ns (47.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.587     0.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X73Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDPE (Prop_fdpe_C_Q)         0.141     1.064 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.126     1.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X71Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.853     1.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X71Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.263     0.956    
    SLICE_X71Y7          FDCE (Remov_fdce_C_CLR)     -0.092     0.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.852%)  route 0.126ns (47.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.587     0.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X73Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDPE (Prop_fdpe_C_Q)         0.141     1.064 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.126     1.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X71Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.853     1.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X71Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.263     0.956    
    SLICE_X71Y7          FDCE (Remov_fdce_C_CLR)     -0.092     0.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.852%)  route 0.126ns (47.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.587     0.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X73Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDPE (Prop_fdpe_C_Q)         0.141     1.064 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.126     1.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X71Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.853     1.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X71Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.263     0.956    
    SLICE_X71Y7          FDCE (Remov_fdce_C_CLR)     -0.092     0.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.852%)  route 0.126ns (47.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.587     0.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X73Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDPE (Prop_fdpe_C_Q)         0.141     1.064 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.126     1.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X71Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.853     1.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X71Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.263     0.956    
    SLICE_X71Y7          FDCE (Remov_fdce_C_CLR)     -0.092     0.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.852%)  route 0.126ns (47.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.587     0.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X73Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDPE (Prop_fdpe_C_Q)         0.141     1.064 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.126     1.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X71Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.853     1.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X71Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.263     0.956    
    SLICE_X71Y7          FDCE (Remov_fdce_C_CLR)     -0.092     0.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.852%)  route 0.126ns (47.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.587     0.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X73Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDPE (Prop_fdpe_C_Q)         0.141     1.064 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.126     1.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X71Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.853     1.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X71Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.263     0.956    
    SLICE_X71Y7          FDCE (Remov_fdce_C_CLR)     -0.092     0.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.852%)  route 0.126ns (47.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.587     0.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X73Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDPE (Prop_fdpe_C_Q)         0.141     1.064 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.126     1.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X71Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.853     1.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X71Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.263     0.956    
    SLICE_X71Y7          FDCE (Remov_fdce_C_CLR)     -0.092     0.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.214%)  route 0.129ns (47.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.587     0.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X73Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDPE (Prop_fdpe_C_Q)         0.141     1.064 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.129     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X70Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.853     1.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X70Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.263     0.956    
    SLICE_X70Y7          FDCE (Remov_fdce_C_CLR)     -0.092     0.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.214%)  route 0.129ns (47.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.587     0.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X73Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDPE (Prop_fdpe_C_Q)         0.141     1.064 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.129     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X70Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/FCLK_CLK1_BUFG_collapsed_inst/O
                         net (fo=16733, routed)       0.853     1.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X70Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.263     0.956    
    SLICE_X70Y7          FDCE (Remov_fdce_C_CLR)     -0.092     0.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.329    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.514ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.326ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.514ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.632ns (20.300%)  route 2.481ns (79.700%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 35.770 - 33.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.751     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.079     1.830 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.308     3.138    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X78Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y23         FDRE (Prop_fdre_C_Q)         0.341     3.479 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.617     4.097    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X78Y23         LUT6 (Prop_lut6_I3_O)        0.097     4.194 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.660     4.854    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X78Y23         LUT4 (Prop_lut4_I3_O)        0.097     4.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.708     5.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X70Y12         LUT1 (Prop_lut1_I0_O)        0.097     5.756 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.496     6.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X70Y11         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.520    34.520    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    34.592 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.178    35.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X70Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.324    36.094    
                         clock uncertainty           -0.035    36.059    
    SLICE_X70Y11         FDCE (Recov_fdce_C_CLR)     -0.293    35.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.766    
                         arrival time                          -6.252    
  -------------------------------------------------------------------
                         slack                                 29.514    

Slack (MET) :             29.514ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.632ns (20.300%)  route 2.481ns (79.700%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 35.770 - 33.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.751     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.079     1.830 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.308     3.138    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X78Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y23         FDRE (Prop_fdre_C_Q)         0.341     3.479 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.617     4.097    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X78Y23         LUT6 (Prop_lut6_I3_O)        0.097     4.194 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.660     4.854    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X78Y23         LUT4 (Prop_lut4_I3_O)        0.097     4.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.708     5.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X70Y12         LUT1 (Prop_lut1_I0_O)        0.097     5.756 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.496     6.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X70Y11         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.520    34.520    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    34.592 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.178    35.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X70Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.324    36.094    
                         clock uncertainty           -0.035    36.059    
    SLICE_X70Y11         FDCE (Recov_fdce_C_CLR)     -0.293    35.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.766    
                         arrival time                          -6.252    
  -------------------------------------------------------------------
                         slack                                 29.514    

Slack (MET) :             29.514ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.632ns (20.300%)  route 2.481ns (79.700%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 35.770 - 33.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.751     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.079     1.830 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.308     3.138    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X78Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y23         FDRE (Prop_fdre_C_Q)         0.341     3.479 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.617     4.097    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X78Y23         LUT6 (Prop_lut6_I3_O)        0.097     4.194 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.660     4.854    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X78Y23         LUT4 (Prop_lut4_I3_O)        0.097     4.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.708     5.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X70Y12         LUT1 (Prop_lut1_I0_O)        0.097     5.756 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.496     6.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X70Y11         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.520    34.520    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    34.592 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.178    35.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X70Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.324    36.094    
                         clock uncertainty           -0.035    36.059    
    SLICE_X70Y11         FDCE (Recov_fdce_C_CLR)     -0.293    35.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.766    
                         arrival time                          -6.252    
  -------------------------------------------------------------------
                         slack                                 29.514    

Slack (MET) :             29.514ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.632ns (20.300%)  route 2.481ns (79.700%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 35.770 - 33.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.751     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.079     1.830 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.308     3.138    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X78Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y23         FDRE (Prop_fdre_C_Q)         0.341     3.479 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.617     4.097    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X78Y23         LUT6 (Prop_lut6_I3_O)        0.097     4.194 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.660     4.854    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X78Y23         LUT4 (Prop_lut4_I3_O)        0.097     4.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.708     5.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X70Y12         LUT1 (Prop_lut1_I0_O)        0.097     5.756 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.496     6.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X70Y11         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.520    34.520    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    34.592 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.178    35.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X70Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.324    36.094    
                         clock uncertainty           -0.035    36.059    
    SLICE_X70Y11         FDCE (Recov_fdce_C_CLR)     -0.293    35.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.766    
                         arrival time                          -6.252    
  -------------------------------------------------------------------
                         slack                                 29.514    

Slack (MET) :             29.514ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.632ns (20.300%)  route 2.481ns (79.700%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 35.770 - 33.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.751     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.079     1.830 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.308     3.138    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X78Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y23         FDRE (Prop_fdre_C_Q)         0.341     3.479 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.617     4.097    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X78Y23         LUT6 (Prop_lut6_I3_O)        0.097     4.194 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.660     4.854    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X78Y23         LUT4 (Prop_lut4_I3_O)        0.097     4.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.708     5.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X70Y12         LUT1 (Prop_lut1_I0_O)        0.097     5.756 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.496     6.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X70Y11         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.520    34.520    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    34.592 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.178    35.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X70Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.324    36.094    
                         clock uncertainty           -0.035    36.059    
    SLICE_X70Y11         FDCE (Recov_fdce_C_CLR)     -0.293    35.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.766    
                         arrival time                          -6.252    
  -------------------------------------------------------------------
                         slack                                 29.514    

Slack (MET) :             29.514ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.632ns (20.300%)  route 2.481ns (79.700%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 35.770 - 33.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.751     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.079     1.830 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.308     3.138    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X78Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y23         FDRE (Prop_fdre_C_Q)         0.341     3.479 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.617     4.097    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X78Y23         LUT6 (Prop_lut6_I3_O)        0.097     4.194 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.660     4.854    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X78Y23         LUT4 (Prop_lut4_I3_O)        0.097     4.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.708     5.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X70Y12         LUT1 (Prop_lut1_I0_O)        0.097     5.756 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.496     6.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X70Y11         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.520    34.520    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    34.592 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.178    35.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X70Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.324    36.094    
                         clock uncertainty           -0.035    36.059    
    SLICE_X70Y11         FDCE (Recov_fdce_C_CLR)     -0.293    35.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.766    
                         arrival time                          -6.252    
  -------------------------------------------------------------------
                         slack                                 29.514    

Slack (MET) :             29.514ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.632ns (20.300%)  route 2.481ns (79.700%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 35.770 - 33.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.751     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.079     1.830 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.308     3.138    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X78Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y23         FDRE (Prop_fdre_C_Q)         0.341     3.479 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.617     4.097    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X78Y23         LUT6 (Prop_lut6_I3_O)        0.097     4.194 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.660     4.854    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X78Y23         LUT4 (Prop_lut4_I3_O)        0.097     4.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.708     5.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X70Y12         LUT1 (Prop_lut1_I0_O)        0.097     5.756 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.496     6.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X70Y11         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.520    34.520    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    34.592 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.178    35.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X70Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.324    36.094    
                         clock uncertainty           -0.035    36.059    
    SLICE_X70Y11         FDCE (Recov_fdce_C_CLR)     -0.293    35.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.766    
                         arrival time                          -6.252    
  -------------------------------------------------------------------
                         slack                                 29.514    

Slack (MET) :             29.514ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.632ns (20.300%)  route 2.481ns (79.700%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 35.770 - 33.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.751     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.079     1.830 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.308     3.138    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X78Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y23         FDRE (Prop_fdre_C_Q)         0.341     3.479 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.617     4.097    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X78Y23         LUT6 (Prop_lut6_I3_O)        0.097     4.194 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.660     4.854    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X78Y23         LUT4 (Prop_lut4_I3_O)        0.097     4.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.708     5.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X70Y12         LUT1 (Prop_lut1_I0_O)        0.097     5.756 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.496     6.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X70Y11         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.520    34.520    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    34.592 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.178    35.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X70Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.324    36.094    
                         clock uncertainty           -0.035    36.059    
    SLICE_X70Y11         FDCE (Recov_fdce_C_CLR)     -0.293    35.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.766    
                         arrival time                          -6.252    
  -------------------------------------------------------------------
                         slack                                 29.514    

Slack (MET) :             29.665ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.963ns  (logic 0.632ns (21.331%)  route 2.331ns (78.669%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 35.770 - 33.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.751     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.079     1.830 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.308     3.138    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X78Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y23         FDRE (Prop_fdre_C_Q)         0.341     3.479 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.617     4.097    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X78Y23         LUT6 (Prop_lut6_I3_O)        0.097     4.194 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.660     4.854    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X78Y23         LUT4 (Prop_lut4_I3_O)        0.097     4.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.708     5.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X70Y12         LUT1 (Prop_lut1_I0_O)        0.097     5.756 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.345     6.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X70Y12         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.520    34.520    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    34.592 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.178    35.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X70Y12         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.324    36.094    
                         clock uncertainty           -0.035    36.059    
    SLICE_X70Y12         FDCE (Recov_fdce_C_CLR)     -0.293    35.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.766    
                         arrival time                          -6.101    
  -------------------------------------------------------------------
                         slack                                 29.665    

Slack (MET) :             29.665ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.963ns  (logic 0.632ns (21.331%)  route 2.331ns (78.669%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 35.770 - 33.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.751     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.079     1.830 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.308     3.138    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X78Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y23         FDRE (Prop_fdre_C_Q)         0.341     3.479 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.617     4.097    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X78Y23         LUT6 (Prop_lut6_I3_O)        0.097     4.194 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.660     4.854    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X78Y23         LUT4 (Prop_lut4_I3_O)        0.097     4.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.708     5.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X70Y12         LUT1 (Prop_lut1_I0_O)        0.097     5.756 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.345     6.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X70Y12         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.520    34.520    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    34.592 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.178    35.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X70Y12         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.324    36.094    
                         clock uncertainty           -0.035    36.059    
    SLICE_X70Y12         FDCE (Recov_fdce_C_CLR)     -0.293    35.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.766    
                         arrival time                          -6.101    
  -------------------------------------------------------------------
                         slack                                 29.665    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.252%)  route 0.134ns (48.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.021 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.554     1.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X51Y10         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDPE (Prop_fdpe_C_Q)         0.141     1.716 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.134     1.850    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X50Y11         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.127    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.156 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.821     1.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X50Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.386     1.591    
    SLICE_X50Y11         FDCE (Remov_fdce_C_CLR)     -0.067     1.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.252%)  route 0.134ns (48.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.021 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.554     1.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X51Y10         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDPE (Prop_fdpe_C_Q)         0.141     1.716 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.134     1.850    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X50Y11         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.127    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.156 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.821     1.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X50Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.386     1.591    
    SLICE_X50Y11         FDCE (Remov_fdce_C_CLR)     -0.067     1.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.252%)  route 0.134ns (48.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.021 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.554     1.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X51Y10         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDPE (Prop_fdpe_C_Q)         0.141     1.716 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.134     1.850    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X50Y11         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.127    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.156 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.821     1.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X50Y11         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.386     1.591    
    SLICE_X50Y11         FDPE (Remov_fdpe_C_PRE)     -0.071     1.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.252%)  route 0.134ns (48.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.021 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.554     1.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X51Y10         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDPE (Prop_fdpe_C_Q)         0.141     1.716 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.134     1.850    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X50Y11         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.127    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.156 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.821     1.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X50Y11         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.386     1.591    
    SLICE_X50Y11         FDPE (Remov_fdpe_C_PRE)     -0.071     1.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.252%)  route 0.134ns (48.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.021 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.554     1.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X51Y10         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDPE (Prop_fdpe_C_Q)         0.141     1.716 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.134     1.850    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X50Y11         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.127    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.156 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.821     1.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X50Y11         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.386     1.591    
    SLICE_X50Y11         FDPE (Remov_fdpe_C_PRE)     -0.071     1.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.879%)  route 0.196ns (58.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.021 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.554     1.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X51Y10         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDPE (Prop_fdpe_C_Q)         0.141     1.716 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.196     1.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X50Y10         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.127    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.156 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.821     1.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X50Y10         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.389     1.588    
    SLICE_X50Y10         FDCE (Remov_fdce_C_CLR)     -0.067     1.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.879%)  route 0.196ns (58.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.021 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.554     1.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X51Y10         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDPE (Prop_fdpe_C_Q)         0.141     1.716 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.196     1.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X50Y10         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.127    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.156 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.821     1.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X50Y10         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.389     1.588    
    SLICE_X50Y10         FDPE (Remov_fdpe_C_PRE)     -0.071     1.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.879%)  route 0.196ns (58.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.021 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.554     1.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X51Y10         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDPE (Prop_fdpe_C_Q)         0.141     1.716 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.196     1.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X50Y10         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.127    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.156 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.821     1.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X50Y10         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.389     1.588    
    SLICE_X50Y10         FDPE (Remov_fdpe_C_PRE)     -0.071     1.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.879%)  route 0.196ns (58.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.021 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.554     1.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X51Y10         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDPE (Prop_fdpe_C_Q)         0.141     1.716 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.196     1.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X50Y10         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.127    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.156 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.821     1.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X50Y10         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.389     1.588    
    SLICE_X50Y10         FDPE (Remov_fdpe_C_PRE)     -0.071     1.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.879%)  route 0.196ns (58.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.995     0.995    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.021 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.554     1.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X51Y10         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDPE (Prop_fdpe_C_Q)         0.141     1.716 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.196     1.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X50Y10         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.127    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.156 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.821     1.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X50Y10         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.389     1.588    
    SLICE_X50Y10         FDPE (Remov_fdpe_C_PRE)     -0.071     1.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.395    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_fpga_1
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        9.085ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.085ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.730ns  (logic 0.313ns (42.868%)  route 0.417ns (57.132%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22                                      0.000     0.000 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.313     0.313 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.417     0.730    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X29Y22         FDRE                                         r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X29Y22         FDRE (Setup_fdre_C_D)       -0.185     9.815    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.815    
                         arrival time                          -0.730    
  -------------------------------------------------------------------
                         slack                                  9.085    

Slack (MET) :             9.167ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.806ns  (logic 0.341ns (42.308%)  route 0.465ns (57.692%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20                                      0.000     0.000 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.465     0.806    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X30Y20         FDRE                                         r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X30Y20         FDRE (Setup_fdre_C_D)       -0.027     9.973    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.973    
                         arrival time                          -0.806    
  -------------------------------------------------------------------
                         slack                                  9.167    

Slack (MET) :             9.192ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.628ns  (logic 0.313ns (49.852%)  route 0.315ns (50.148%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20                                      0.000     0.000 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.313     0.313 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.315     0.628    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X29Y19         FDRE                                         r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X29Y19         FDRE (Setup_fdre_C_D)       -0.180     9.820    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.820    
                         arrival time                          -0.628    
  -------------------------------------------------------------------
                         slack                                  9.192    

Slack (MET) :             9.210ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.609ns  (logic 0.313ns (51.388%)  route 0.296ns (48.612%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20                                      0.000     0.000 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.313     0.313 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.296     0.609    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X29Y19         FDRE                                         r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X29Y19         FDRE (Setup_fdre_C_D)       -0.181     9.819    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.819    
                         arrival time                          -0.609    
  -------------------------------------------------------------------
                         slack                                  9.210    

Slack (MET) :             9.218ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.637ns  (logic 0.313ns (49.131%)  route 0.324ns (50.869%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y22                                      0.000     0.000 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X27Y22         FDRE (Prop_fdre_C_Q)         0.313     0.313 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.324     0.637    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X26Y23         FDRE                                         r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X26Y23         FDRE (Setup_fdre_C_D)       -0.145     9.855    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.855    
                         arrival time                          -0.637    
  -------------------------------------------------------------------
                         slack                                  9.218    

Slack (MET) :             9.233ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.621ns  (logic 0.313ns (50.397%)  route 0.308ns (49.603%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20                                      0.000     0.000 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.313     0.313 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.308     0.621    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X30Y20         FDRE                                         r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X30Y20         FDRE (Setup_fdre_C_D)       -0.146     9.854    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.854    
                         arrival time                          -0.621    
  -------------------------------------------------------------------
                         slack                                  9.233    

Slack (MET) :             9.273ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.662ns  (logic 0.341ns (51.529%)  route 0.321ns (48.471%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20                                      0.000     0.000 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.321     0.662    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X28Y21         FDRE                                         r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X28Y21         FDRE (Setup_fdre_C_D)       -0.065     9.935    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.935    
                         arrival time                          -0.662    
  -------------------------------------------------------------------
                         slack                                  9.273    

Slack (MET) :             9.283ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.550ns  (logic 0.361ns (65.628%)  route 0.189ns (34.372%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y25                                      0.000     0.000 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X26Y25         FDRE (Prop_fdre_C_Q)         0.361     0.361 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.189     0.550    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[11]
    SLICE_X25Y25         FDRE                                         r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X25Y25         FDRE (Setup_fdre_C_D)       -0.167     9.833    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          9.833    
                         arrival time                          -0.550    
  -------------------------------------------------------------------
                         slack                                  9.283    

Slack (MET) :             9.304ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.668ns  (logic 0.341ns (51.024%)  route 0.327ns (48.976%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20                                      0.000     0.000 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.327     0.668    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X30Y21         FDRE                                         r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X30Y21         FDRE (Setup_fdre_C_D)       -0.028     9.972    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.972    
                         arrival time                          -0.668    
  -------------------------------------------------------------------
                         slack                                  9.304    

Slack (MET) :             9.330ns  (required time - arrival time)
  Source:                 base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.642ns  (logic 0.341ns (53.150%)  route 0.301ns (46.850%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y22                                      0.000     0.000 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X27Y22         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.301     0.642    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X26Y23         FDRE                                         r  base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X26Y23         FDRE (Setup_fdre_C_D)       -0.028     9.972    base_i/hdmi/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.972    
                         arrival time                          -0.642    
  -------------------------------------------------------------------
                         slack                                  9.330    





