// Seed: 722984056
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout tri1 id_2;
  inout supply0 id_1;
  assign #id_5 id_1 = "" - id_2;
  assign id_2 = -1;
  assign id_1 = -1;
  wire id_6;
  ;
  assign id_1 = !id_6 ? id_1 : -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd99
) (
    output wor   _id_0,
    output wire  id_1,
    input  uwire id_2,
    output tri   id_3,
    input  wire  id_4,
    output wor   id_5
);
  logic [id_0 : -1] id_7;
  ;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7
  );
endmodule
