<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
rc: 0 (means success: 1)
should_fail: 0
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/cpx_buf_p1.v.html" target="file-frame">third_party/tests/utd-sv/cpx_buf_p1.v</a>
time_elapsed: 0.020s
ram usage: 11536 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/tests/utd-sv -e cpx_buf_p1 <a href="../../../../third_party/tests/utd-sv/cpx_buf_p1.v.html" target="file-frame">third_party/tests/utd-sv/cpx_buf_p1.v</a>
entity @cpx_buf_p1 (i8$ %scache0_cpx_req_bufp0_cq, i1$ %scache0_cpx_atom_bufp0_cq, i8$ %cpx_scache0_grant_ca, i1$ %cpx_spc0_data_rdy_cx, i1$ %cpx_spc1_data_rdy_cx, i1$ %cpx_spc2_data_rdy_cx, i1$ %arbcp0_cpxdp_grant_arbbf_ca_0, i1$ %arbcp0_cpxdp_q0_hold_arbbf_ca_l_0, i1$ %arbcp0_cpxdp_qsel0_arbbf_ca_0, i1$ %arbcp0_cpxdp_qsel1_arbbf_ca_l_0, i1$ %arbcp0_cpxdp_shift_arbbf_cx_0, i1$ %arbcp1_cpxdp_grant_arbbf_ca_0, i1$ %arbcp1_cpxdp_q0_hold_arbbf_ca_l_0, i1$ %arbcp1_cpxdp_qsel0_arbbf_ca_0, i1$ %arbcp1_cpxdp_qsel1_arbbf_ca_l_0, i1$ %arbcp1_cpxdp_shift_arbbf_cx_0, i1$ %arbcp2_cpxdp_grant_arbbf_ca_0, i1$ %arbcp2_cpxdp_q0_hold_arbbf_ca_l_0, i1$ %arbcp2_cpxdp_qsel0_arbbf_ca_0, i1$ %arbcp2_cpxdp_qsel1_arbbf_ca_l_0, i1$ %arbcp2_cpxdp_shift_arbbf_cx_0, i1$ %arbcp3_cpxdp_grant_arbbf_ca_0, i1$ %arbcp3_cpxdp_q0_hold_arbbf_ca_l_0, i1$ %arbcp3_cpxdp_qsel0_arbbf_ca_0, i1$ %arbcp3_cpxdp_qsel1_arbbf_ca_l_0, i1$ %arbcp3_cpxdp_shift_arbbf_cx_0, i1$ %arbcp4_cpxdp_grant_arbbf_ca_0, i1$ %arbcp4_cpxdp_q0_hold_arbbf_ca_l_0, i1$ %arbcp4_cpxdp_qsel0_arbbf_ca_0, i1$ %arbcp4_cpxdp_qsel1_arbbf_ca_l_0, i1$ %arbcp4_cpxdp_shift_arbbf_cx_0, i1$ %arbcp5_cpxdp_grant_arbbf_ca_0, i1$ %arbcp5_cpxdp_q0_hold_arbbf_ca_l_0, i1$ %arbcp5_cpxdp_qsel0_arbbf_ca_0, i1$ %arbcp5_cpxdp_qsel1_arbbf_ca_l_0, i1$ %arbcp5_cpxdp_shift_arbbf_cx_0, i1$ %arbcp6_cpxdp_grant_arbbf_ca_0, i1$ %arbcp6_cpxdp_q0_hold_arbbf_ca_l_0, i1$ %arbcp6_cpxdp_qsel0_arbbf_ca_0, i1$ %arbcp6_cpxdp_qsel1_arbbf_ca_l_0, i1$ %arbcp6_cpxdp_shift_arbbf_cx_0, i1$ %arbcp7_cpxdp_grant_arbbf_ca_0, i1$ %arbcp7_cpxdp_q0_hold_arbbf_ca_l_0, i1$ %arbcp7_cpxdp_qsel0_arbbf_ca_0, i1$ %arbcp7_cpxdp_qsel1_arbbf_ca_l_0, i1$ %arbcp7_cpxdp_shift_arbbf_cx_0, i1$ %arbcp0_cpxdp_grant_arbbf_ca_1, i1$ %arbcp0_cpxdp_q0_hold_arbbf_ca_l_1, i1$ %arbcp0_cpxdp_qsel0_arbbf_ca_1, i1$ %arbcp0_cpxdp_qsel1_arbbf_ca_l_1, i1$ %arbcp0_cpxdp_shift_arbbf_cx_1, i1$ %arbcp1_cpxdp_grant_arbbf_ca_1, i1$ %arbcp1_cpxdp_q0_hold_arbbf_ca_l_1, i1$ %arbcp1_cpxdp_qsel0_arbbf_ca_1, i1$ %arbcp1_cpxdp_qsel1_arbbf_ca_l_1, i1$ %arbcp1_cpxdp_shift_arbbf_cx_1, i1$ %arbcp2_cpxdp_grant_arbbf_ca_1, i1$ %arbcp2_cpxdp_q0_hold_arbbf_ca_l_1, i1$ %arbcp2_cpxdp_qsel0_arbbf_ca_1, i1$ %arbcp2_cpxdp_qsel1_arbbf_ca_l_1, i1$ %arbcp2_cpxdp_shift_arbbf_cx_1, i1$ %arbcp3_cpxdp_grant_arbbf_ca_1, i1$ %arbcp3_cpxdp_q0_hold_arbbf_ca_l_1, i1$ %arbcp3_cpxdp_qsel0_arbbf_ca_1, i1$ %arbcp3_cpxdp_qsel1_arbbf_ca_l_1, i1$ %arbcp3_cpxdp_shift_arbbf_cx_1, i1$ %arbcp4_cpxdp_grant_arbbf_ca_1, i1$ %arbcp4_cpxdp_q0_hold_arbbf_ca_l_1, i1$ %arbcp4_cpxdp_qsel0_arbbf_ca_1, i1$ %arbcp4_cpxdp_qsel1_arbbf_ca_l_1, i1$ %arbcp4_cpxdp_shift_arbbf_cx_1, i1$ %arbcp5_cpxdp_grant_arbbf_ca_1, i1$ %arbcp5_cpxdp_q0_hold_arbbf_ca_l_1, i1$ %arbcp5_cpxdp_qsel0_arbbf_ca_1, i1$ %arbcp5_cpxdp_qsel1_arbbf_ca_l_1, i1$ %arbcp5_cpxdp_shift_arbbf_cx_1, i1$ %arbcp6_cpxdp_grant_arbbf_ca_1, i1$ %arbcp6_cpxdp_q0_hold_arbbf_ca_l_1, i1$ %arbcp6_cpxdp_qsel0_arbbf_ca_1, i1$ %arbcp6_cpxdp_qsel1_arbbf_ca_l_1, i1$ %arbcp6_cpxdp_shift_arbbf_cx_1, i1$ %arbcp7_cpxdp_grant_arbbf_ca_1, i1$ %arbcp7_cpxdp_q0_hold_arbbf_ca_l_1, i1$ %arbcp7_cpxdp_qsel0_arbbf_ca_1, i1$ %arbcp7_cpxdp_qsel1_arbbf_ca_l_1, i1$ %arbcp7_cpxdp_shift_arbbf_cx_1) -&gt; (i8$ %scache0_cpx_req_bufp1_cq, i1$ %scache0_cpx_atom_bufp1_cq, i8$ %cpx_scache0_grant_bufp1_ca_l, i1$ %cpx_spc0_data_rdy_bufp1_cx, i1$ %cpx_spc1_data_rdy_bufp1_cx, i1$ %cpx_spc2_data_rdy_bufp1_cx, i1$ %arbcp0_cpxdp_grant_bufp1_ca_l_0, i1$ %arbcp0_cpxdp_q0_hold_bufp1_ca_0, i1$ %arbcp0_cpxdp_qsel0_bufp1_ca_l_0, i1$ %arbcp0_cpxdp_qsel1_bufp1_ca_0, i1$ %arbcp0_cpxdp_shift_bufp1_cx_l_0, i1$ %arbcp1_cpxdp_grant_bufp1_ca_l_0, i1$ %arbcp1_cpxdp_q0_hold_bufp1_ca_0, i1$ %arbcp1_cpxdp_qsel0_bufp1_ca_l_0, i1$ %arbcp1_cpxdp_qsel1_bufp1_ca_0, i1$ %arbcp1_cpxdp_shift_bufp1_cx_l_0, i1$ %arbcp2_cpxdp_grant_bufp1_ca_l_0, i1$ %arbcp2_cpxdp_q0_hold_bufp1_ca_0, i1$ %arbcp2_cpxdp_qsel0_bufp1_ca_l_0, i1$ %arbcp2_cpxdp_qsel1_bufp1_ca_0, i1$ %arbcp2_cpxdp_shift_bufp1_cx_l_0, i1$ %arbcp3_cpxdp_grant_bufp1_ca_l_0, i1$ %arbcp3_cpxdp_q0_hold_bufp1_ca_0, i1$ %arbcp3_cpxdp_qsel0_bufp1_ca_l_0, i1$ %arbcp3_cpxdp_qsel1_bufp1_ca_0, i1$ %arbcp3_cpxdp_shift_bufp1_cx_l_0, i1$ %arbcp4_cpxdp_grant_bufp1_ca_l_0, i1$ %arbcp4_cpxdp_q0_hold_bufp1_ca_0, i1$ %arbcp4_cpxdp_qsel0_bufp1_ca_l_0, i1$ %arbcp4_cpxdp_qsel1_bufp1_ca_0, i1$ %arbcp4_cpxdp_shift_bufp1_cx_l_0, i1$ %arbcp5_cpxdp_grant_bufp1_ca_l_0, i1$ %arbcp5_cpxdp_q0_hold_bufp1_ca_0, i1$ %arbcp5_cpxdp_qsel0_bufp1_ca_l_0, i1$ %arbcp5_cpxdp_qsel1_bufp1_ca_0, i1$ %arbcp5_cpxdp_shift_bufp1_cx_l_0, i1$ %arbcp6_cpxdp_grant_bufp1_ca_l_0, i1$ %arbcp6_cpxdp_q0_hold_bufp1_ca_0, i1$ %arbcp6_cpxdp_qsel0_bufp1_ca_l_0, i1$ %arbcp6_cpxdp_qsel1_bufp1_ca_0, i1$ %arbcp6_cpxdp_shift_bufp1_cx_l_0, i1$ %arbcp7_cpxdp_grant_bufp1_ca_l_0, i1$ %arbcp7_cpxdp_q0_hold_bufp1_ca_0, i1$ %arbcp7_cpxdp_qsel0_bufp1_ca_l_0, i1$ %arbcp7_cpxdp_qsel1_bufp1_ca_0, i1$ %arbcp7_cpxdp_shift_bufp1_cx_l_0, i1$ %arbcp0_cpxdp_grant_bufp1_ca_l_1, i1$ %arbcp0_cpxdp_q0_hold_bufp1_ca_1, i1$ %arbcp0_cpxdp_qsel0_bufp1_ca_l_1, i1$ %arbcp0_cpxdp_qsel1_bufp1_ca_1, i1$ %arbcp0_cpxdp_shift_bufp1_cx_l_1, i1$ %arbcp1_cpxdp_grant_bufp1_ca_l_1, i1$ %arbcp1_cpxdp_q0_hold_bufp1_ca_1, i1$ %arbcp1_cpxdp_qsel0_bufp1_ca_l_1, i1$ %arbcp1_cpxdp_qsel1_bufp1_ca_1, i1$ %arbcp1_cpxdp_shift_bufp1_cx_l_1, i1$ %arbcp2_cpxdp_grant_bufp1_ca_l_1, i1$ %arbcp2_cpxdp_q0_hold_bufp1_ca_1, i1$ %arbcp2_cpxdp_qsel0_bufp1_ca_l_1, i1$ %arbcp2_cpxdp_qsel1_bufp1_ca_1, i1$ %arbcp2_cpxdp_shift_bufp1_cx_l_1, i1$ %arbcp3_cpxdp_grant_bufp1_ca_l_1, i1$ %arbcp3_cpxdp_q0_hold_bufp1_ca_1, i1$ %arbcp3_cpxdp_qsel0_bufp1_ca_l_1, i1$ %arbcp3_cpxdp_qsel1_bufp1_ca_1, i1$ %arbcp3_cpxdp_shift_bufp1_cx_l_1, i1$ %arbcp4_cpxdp_grant_bufp1_ca_l_1, i1$ %arbcp4_cpxdp_q0_hold_bufp1_ca_1, i1$ %arbcp4_cpxdp_qsel0_bufp1_ca_l_1, i1$ %arbcp4_cpxdp_qsel1_bufp1_ca_1, i1$ %arbcp4_cpxdp_shift_bufp1_cx_l_1, i1$ %arbcp5_cpxdp_grant_bufp1_ca_l_1, i1$ %arbcp5_cpxdp_q0_hold_bufp1_ca_1, i1$ %arbcp5_cpxdp_qsel0_bufp1_ca_l_1, i1$ %arbcp5_cpxdp_qsel1_bufp1_ca_1, i1$ %arbcp5_cpxdp_shift_bufp1_cx_l_1, i1$ %arbcp6_cpxdp_grant_bufp1_ca_l_1, i1$ %arbcp6_cpxdp_q0_hold_bufp1_ca_1, i1$ %arbcp6_cpxdp_qsel0_bufp1_ca_l_1, i1$ %arbcp6_cpxdp_qsel1_bufp1_ca_1, i1$ %arbcp6_cpxdp_shift_bufp1_cx_l_1, i1$ %arbcp7_cpxdp_grant_bufp1_ca_l_1, i1$ %arbcp7_cpxdp_q0_hold_bufp1_ca_1, i1$ %arbcp7_cpxdp_qsel0_bufp1_ca_l_1, i1$ %arbcp7_cpxdp_qsel1_bufp1_ca_1, i1$ %arbcp7_cpxdp_shift_bufp1_cx_l_1) {
    %0 = exts i8$, i8$ %scache0_cpx_req_bufp1_cq, 0, 8
    %scache0_cpx_req_bufp0_cq1 = prb i8$ %scache0_cpx_req_bufp0_cq
    %1 = const time 0s 1e
    drv i8$ %0, %scache0_cpx_req_bufp0_cq1, %1
    %scache0_cpx_atom_bufp0_cq1 = prb i1$ %scache0_cpx_atom_bufp0_cq
    drv i1$ %scache0_cpx_atom_bufp1_cq, %scache0_cpx_atom_bufp0_cq1, %1
    %cpx_scache0_grant_ca1 = prb i8$ %cpx_scache0_grant_ca
    %2 = not i8 %cpx_scache0_grant_ca1
    drv i8$ %cpx_scache0_grant_bufp1_ca_l, %2, %1
    %cpx_spc0_data_rdy_cx1 = prb i1$ %cpx_spc0_data_rdy_cx
    drv i1$ %cpx_spc0_data_rdy_bufp1_cx, %cpx_spc0_data_rdy_cx1, %1
    %cpx_spc1_data_rdy_cx1 = prb i1$ %cpx_spc1_data_rdy_cx
    drv i1$ %cpx_spc1_data_rdy_bufp1_cx, %cpx_spc1_data_rdy_cx1, %1
    %cpx_spc2_data_rdy_cx1 = prb i1$ %cpx_spc2_data_rdy_cx
    drv i1$ %cpx_spc2_data_rdy_bufp1_cx, %cpx_spc2_data_rdy_cx1, %1
    %arbcp0_cpxdp_grant_arbbf_ca_01 = prb i1$ %arbcp0_cpxdp_grant_arbbf_ca_0
    %3 = not i1 %arbcp0_cpxdp_grant_arbbf_ca_01
    drv i1$ %arbcp0_cpxdp_grant_bufp1_ca_l_0, %3, %1
    %arbcp0_cpxdp_q0_hold_arbbf_ca_l_01 = prb i1$ %arbcp0_cpxdp_q0_hold_arbbf_ca_l_0
    %4 = not i1 %arbcp0_cpxdp_q0_hold_arbbf_ca_l_01
    drv i1$ %arbcp0_cpxdp_q0_hold_bufp1_ca_0, %4, %1
    %arbcp0_cpxdp_qsel0_arbbf_ca_01 = prb i1$ %arbcp0_cpxdp_qsel0_arbbf_ca_0
    %5 = not i1 %arbcp0_cpxdp_qsel0_arbbf_ca_01
    drv i1$ %arbcp0_cpxdp_qsel0_bufp1_ca_l_0, %5, %1
    %arbcp0_cpxdp_qsel1_arbbf_ca_l_01 = prb i1$ %arbcp0_cpxdp_qsel1_arbbf_ca_l_0
    %6 = not i1 %arbcp0_cpxdp_qsel1_arbbf_ca_l_01
    drv i1$ %arbcp0_cpxdp_qsel1_bufp1_ca_0, %6, %1
    %arbcp0_cpxdp_shift_arbbf_cx_01 = prb i1$ %arbcp0_cpxdp_shift_arbbf_cx_0
    %7 = not i1 %arbcp0_cpxdp_shift_arbbf_cx_01
    drv i1$ %arbcp0_cpxdp_shift_bufp1_cx_l_0, %7, %1
    %arbcp1_cpxdp_grant_arbbf_ca_01 = prb i1$ %arbcp1_cpxdp_grant_arbbf_ca_0
    %8 = not i1 %arbcp1_cpxdp_grant_arbbf_ca_01
    drv i1$ %arbcp1_cpxdp_grant_bufp1_ca_l_0, %8, %1
    %arbcp1_cpxdp_q0_hold_arbbf_ca_l_01 = prb i1$ %arbcp1_cpxdp_q0_hold_arbbf_ca_l_0
    %9 = not i1 %arbcp1_cpxdp_q0_hold_arbbf_ca_l_01
    drv i1$ %arbcp1_cpxdp_q0_hold_bufp1_ca_0, %9, %1
    %arbcp1_cpxdp_qsel0_arbbf_ca_01 = prb i1$ %arbcp1_cpxdp_qsel0_arbbf_ca_0
    %10 = not i1 %arbcp1_cpxdp_qsel0_arbbf_ca_01
    drv i1$ %arbcp1_cpxdp_qsel0_bufp1_ca_l_0, %10, %1
    %arbcp1_cpxdp_qsel1_arbbf_ca_l_01 = prb i1$ %arbcp1_cpxdp_qsel1_arbbf_ca_l_0
    %11 = not i1 %arbcp1_cpxdp_qsel1_arbbf_ca_l_01
    drv i1$ %arbcp1_cpxdp_qsel1_bufp1_ca_0, %11, %1
    %arbcp1_cpxdp_shift_arbbf_cx_01 = prb i1$ %arbcp1_cpxdp_shift_arbbf_cx_0
    %12 = not i1 %arbcp1_cpxdp_shift_arbbf_cx_01
    drv i1$ %arbcp1_cpxdp_shift_bufp1_cx_l_0, %12, %1
    %arbcp2_cpxdp_grant_arbbf_ca_01 = prb i1$ %arbcp2_cpxdp_grant_arbbf_ca_0
    %13 = not i1 %arbcp2_cpxdp_grant_arbbf_ca_01
    drv i1$ %arbcp2_cpxdp_grant_bufp1_ca_l_0, %13, %1
    %arbcp2_cpxdp_q0_hold_arbbf_ca_l_01 = prb i1$ %arbcp2_cpxdp_q0_hold_arbbf_ca_l_0
    %14 = not i1 %arbcp2_cpxdp_q0_hold_arbbf_ca_l_01
    drv i1$ %arbcp2_cpxdp_q0_hold_bufp1_ca_0, %14, %1
    %arbcp2_cpxdp_qsel0_arbbf_ca_01 = prb i1$ %arbcp2_cpxdp_qsel0_arbbf_ca_0
    %15 = not i1 %arbcp2_cpxdp_qsel0_arbbf_ca_01
    drv i1$ %arbcp2_cpxdp_qsel0_bufp1_ca_l_0, %15, %1
    %arbcp2_cpxdp_qsel1_arbbf_ca_l_01 = prb i1$ %arbcp2_cpxdp_qsel1_arbbf_ca_l_0
    %16 = not i1 %arbcp2_cpxdp_qsel1_arbbf_ca_l_01
    drv i1$ %arbcp2_cpxdp_qsel1_bufp1_ca_0, %16, %1
    %arbcp2_cpxdp_shift_arbbf_cx_01 = prb i1$ %arbcp2_cpxdp_shift_arbbf_cx_0
    %17 = not i1 %arbcp2_cpxdp_shift_arbbf_cx_01
    drv i1$ %arbcp2_cpxdp_shift_bufp1_cx_l_0, %17, %1
    %arbcp3_cpxdp_grant_arbbf_ca_01 = prb i1$ %arbcp3_cpxdp_grant_arbbf_ca_0
    %18 = not i1 %arbcp3_cpxdp_grant_arbbf_ca_01
    drv i1$ %arbcp3_cpxdp_grant_bufp1_ca_l_0, %18, %1
    %arbcp3_cpxdp_q0_hold_arbbf_ca_l_01 = prb i1$ %arbcp3_cpxdp_q0_hold_arbbf_ca_l_0
    %19 = not i1 %arbcp3_cpxdp_q0_hold_arbbf_ca_l_01
    drv i1$ %arbcp3_cpxdp_q0_hold_bufp1_ca_0, %19, %1
    %arbcp3_cpxdp_qsel0_arbbf_ca_01 = prb i1$ %arbcp3_cpxdp_qsel0_arbbf_ca_0
    %20 = not i1 %arbcp3_cpxdp_qsel0_arbbf_ca_01
    drv i1$ %arbcp3_cpxdp_qsel0_bufp1_ca_l_0, %20, %1
    %arbcp3_cpxdp_qsel1_arbbf_ca_l_01 = prb i1$ %arbcp3_cpxdp_qsel1_arbbf_ca_l_0
    %21 = not i1 %arbcp3_cpxdp_qsel1_arbbf_ca_l_01
    drv i1$ %arbcp3_cpxdp_qsel1_bufp1_ca_0, %21, %1
    %arbcp3_cpxdp_shift_arbbf_cx_01 = prb i1$ %arbcp3_cpxdp_shift_arbbf_cx_0
    %22 = not i1 %arbcp3_cpxdp_shift_arbbf_cx_01
    drv i1$ %arbcp3_cpxdp_shift_bufp1_cx_l_0, %22, %1
    %arbcp4_cpxdp_grant_arbbf_ca_01 = prb i1$ %arbcp4_cpxdp_grant_arbbf_ca_0
    %23 = not i1 %arbcp4_cpxdp_grant_arbbf_ca_01
    drv i1$ %arbcp4_cpxdp_grant_bufp1_ca_l_0, %23, %1
    %arbcp4_cpxdp_q0_hold_arbbf_ca_l_01 = prb i1$ %arbcp4_cpxdp_q0_hold_arbbf_ca_l_0
    %24 = not i1 %arbcp4_cpxdp_q0_hold_arbbf_ca_l_01
    drv i1$ %arbcp4_cpxdp_q0_hold_bufp1_ca_0, %24, %1
    %arbcp4_cpxdp_qsel0_arbbf_ca_01 = prb i1$ %arbcp4_cpxdp_qsel0_arbbf_ca_0
    %25 = not i1 %arbcp4_cpxdp_qsel0_arbbf_ca_01
    drv i1$ %arbcp4_cpxdp_qsel0_bufp1_ca_l_0, %25, %1
    %arbcp4_cpxdp_qsel1_arbbf_ca_l_01 = prb i1$ %arbcp4_cpxdp_qsel1_arbbf_ca_l_0
    %26 = not i1 %arbcp4_cpxdp_qsel1_arbbf_ca_l_01
    drv i1$ %arbcp4_cpxdp_qsel1_bufp1_ca_0, %26, %1
    %arbcp4_cpxdp_shift_arbbf_cx_01 = prb i1$ %arbcp4_cpxdp_shift_arbbf_cx_0
    %27 = not i1 %arbcp4_cpxdp_shift_arbbf_cx_01
    drv i1$ %arbcp4_cpxdp_shift_bufp1_cx_l_0, %27, %1
    %arbcp5_cpxdp_grant_arbbf_ca_01 = prb i1$ %arbcp5_cpxdp_grant_arbbf_ca_0
    %28 = not i1 %arbcp5_cpxdp_grant_arbbf_ca_01
    drv i1$ %arbcp5_cpxdp_grant_bufp1_ca_l_0, %28, %1
    %arbcp5_cpxdp_q0_hold_arbbf_ca_l_01 = prb i1$ %arbcp5_cpxdp_q0_hold_arbbf_ca_l_0
    %29 = not i1 %arbcp5_cpxdp_q0_hold_arbbf_ca_l_01
    drv i1$ %arbcp5_cpxdp_q0_hold_bufp1_ca_0, %29, %1
    %arbcp5_cpxdp_qsel0_arbbf_ca_01 = prb i1$ %arbcp5_cpxdp_qsel0_arbbf_ca_0
    %30 = not i1 %arbcp5_cpxdp_qsel0_arbbf_ca_01
    drv i1$ %arbcp5_cpxdp_qsel0_bufp1_ca_l_0, %30, %1
    %arbcp5_cpxdp_qsel1_arbbf_ca_l_01 = prb i1$ %arbcp5_cpxdp_qsel1_arbbf_ca_l_0
    %31 = not i1 %arbcp5_cpxdp_qsel1_arbbf_ca_l_01
    drv i1$ %arbcp5_cpxdp_qsel1_bufp1_ca_0, %31, %1
    %arbcp5_cpxdp_shift_arbbf_cx_01 = prb i1$ %arbcp5_cpxdp_shift_arbbf_cx_0
    %32 = not i1 %arbcp5_cpxdp_shift_arbbf_cx_01
    drv i1$ %arbcp5_cpxdp_shift_bufp1_cx_l_0, %32, %1
    %arbcp6_cpxdp_grant_arbbf_ca_01 = prb i1$ %arbcp6_cpxdp_grant_arbbf_ca_0
    %33 = not i1 %arbcp6_cpxdp_grant_arbbf_ca_01
    drv i1$ %arbcp6_cpxdp_grant_bufp1_ca_l_0, %33, %1
    %arbcp6_cpxdp_q0_hold_arbbf_ca_l_01 = prb i1$ %arbcp6_cpxdp_q0_hold_arbbf_ca_l_0
    %34 = not i1 %arbcp6_cpxdp_q0_hold_arbbf_ca_l_01
    drv i1$ %arbcp6_cpxdp_q0_hold_bufp1_ca_0, %34, %1
    %arbcp6_cpxdp_qsel0_arbbf_ca_01 = prb i1$ %arbcp6_cpxdp_qsel0_arbbf_ca_0
    %35 = not i1 %arbcp6_cpxdp_qsel0_arbbf_ca_01
    drv i1$ %arbcp6_cpxdp_qsel0_bufp1_ca_l_0, %35, %1
    %arbcp6_cpxdp_qsel1_arbbf_ca_l_01 = prb i1$ %arbcp6_cpxdp_qsel1_arbbf_ca_l_0
    %36 = not i1 %arbcp6_cpxdp_qsel1_arbbf_ca_l_01
    drv i1$ %arbcp6_cpxdp_qsel1_bufp1_ca_0, %36, %1
    %arbcp6_cpxdp_shift_arbbf_cx_01 = prb i1$ %arbcp6_cpxdp_shift_arbbf_cx_0
    %37 = not i1 %arbcp6_cpxdp_shift_arbbf_cx_01
    drv i1$ %arbcp6_cpxdp_shift_bufp1_cx_l_0, %37, %1
    %arbcp7_cpxdp_grant_arbbf_ca_01 = prb i1$ %arbcp7_cpxdp_grant_arbbf_ca_0
    %38 = not i1 %arbcp7_cpxdp_grant_arbbf_ca_01
    drv i1$ %arbcp7_cpxdp_grant_bufp1_ca_l_0, %38, %1
    %arbcp7_cpxdp_q0_hold_arbbf_ca_l_01 = prb i1$ %arbcp7_cpxdp_q0_hold_arbbf_ca_l_0
    %39 = not i1 %arbcp7_cpxdp_q0_hold_arbbf_ca_l_01
    drv i1$ %arbcp7_cpxdp_q0_hold_bufp1_ca_0, %39, %1
    %arbcp7_cpxdp_qsel0_arbbf_ca_01 = prb i1$ %arbcp7_cpxdp_qsel0_arbbf_ca_0
    %40 = not i1 %arbcp7_cpxdp_qsel0_arbbf_ca_01
    drv i1$ %arbcp7_cpxdp_qsel0_bufp1_ca_l_0, %40, %1
    %arbcp7_cpxdp_qsel1_arbbf_ca_l_01 = prb i1$ %arbcp7_cpxdp_qsel1_arbbf_ca_l_0
    %41 = not i1 %arbcp7_cpxdp_qsel1_arbbf_ca_l_01
    drv i1$ %arbcp7_cpxdp_qsel1_bufp1_ca_0, %41, %1
    %arbcp7_cpxdp_shift_arbbf_cx_01 = prb i1$ %arbcp7_cpxdp_shift_arbbf_cx_0
    %42 = not i1 %arbcp7_cpxdp_shift_arbbf_cx_01
    drv i1$ %arbcp7_cpxdp_shift_bufp1_cx_l_0, %42, %1
    %arbcp0_cpxdp_grant_arbbf_ca_11 = prb i1$ %arbcp0_cpxdp_grant_arbbf_ca_1
    %43 = not i1 %arbcp0_cpxdp_grant_arbbf_ca_11
    drv i1$ %arbcp0_cpxdp_grant_bufp1_ca_l_1, %43, %1
    %arbcp0_cpxdp_q0_hold_arbbf_ca_l_11 = prb i1$ %arbcp0_cpxdp_q0_hold_arbbf_ca_l_1
    %44 = not i1 %arbcp0_cpxdp_q0_hold_arbbf_ca_l_11
    drv i1$ %arbcp0_cpxdp_q0_hold_bufp1_ca_1, %44, %1
    %arbcp0_cpxdp_qsel0_arbbf_ca_11 = prb i1$ %arbcp0_cpxdp_qsel0_arbbf_ca_1
    %45 = not i1 %arbcp0_cpxdp_qsel0_arbbf_ca_11
    drv i1$ %arbcp0_cpxdp_qsel0_bufp1_ca_l_1, %45, %1
    %arbcp0_cpxdp_qsel1_arbbf_ca_l_11 = prb i1$ %arbcp0_cpxdp_qsel1_arbbf_ca_l_1
    %46 = not i1 %arbcp0_cpxdp_qsel1_arbbf_ca_l_11
    drv i1$ %arbcp0_cpxdp_qsel1_bufp1_ca_1, %46, %1
    %arbcp0_cpxdp_shift_arbbf_cx_11 = prb i1$ %arbcp0_cpxdp_shift_arbbf_cx_1
    %47 = not i1 %arbcp0_cpxdp_shift_arbbf_cx_11
    drv i1$ %arbcp0_cpxdp_shift_bufp1_cx_l_1, %47, %1
    %arbcp1_cpxdp_grant_arbbf_ca_11 = prb i1$ %arbcp1_cpxdp_grant_arbbf_ca_1
    %48 = not i1 %arbcp1_cpxdp_grant_arbbf_ca_11
    drv i1$ %arbcp1_cpxdp_grant_bufp1_ca_l_1, %48, %1
    %arbcp1_cpxdp_q0_hold_arbbf_ca_l_11 = prb i1$ %arbcp1_cpxdp_q0_hold_arbbf_ca_l_1
    %49 = not i1 %arbcp1_cpxdp_q0_hold_arbbf_ca_l_11
    drv i1$ %arbcp1_cpxdp_q0_hold_bufp1_ca_1, %49, %1
    %arbcp1_cpxdp_qsel0_arbbf_ca_11 = prb i1$ %arbcp1_cpxdp_qsel0_arbbf_ca_1
    %50 = not i1 %arbcp1_cpxdp_qsel0_arbbf_ca_11
    drv i1$ %arbcp1_cpxdp_qsel0_bufp1_ca_l_1, %50, %1
    %arbcp1_cpxdp_qsel1_arbbf_ca_l_11 = prb i1$ %arbcp1_cpxdp_qsel1_arbbf_ca_l_1
    %51 = not i1 %arbcp1_cpxdp_qsel1_arbbf_ca_l_11
    drv i1$ %arbcp1_cpxdp_qsel1_bufp1_ca_1, %51, %1
    %arbcp1_cpxdp_shift_arbbf_cx_11 = prb i1$ %arbcp1_cpxdp_shift_arbbf_cx_1
    %52 = not i1 %arbcp1_cpxdp_shift_arbbf_cx_11
    drv i1$ %arbcp1_cpxdp_shift_bufp1_cx_l_1, %52, %1
    %arbcp2_cpxdp_grant_arbbf_ca_11 = prb i1$ %arbcp2_cpxdp_grant_arbbf_ca_1
    %53 = not i1 %arbcp2_cpxdp_grant_arbbf_ca_11
    drv i1$ %arbcp2_cpxdp_grant_bufp1_ca_l_1, %53, %1
    %arbcp2_cpxdp_q0_hold_arbbf_ca_l_11 = prb i1$ %arbcp2_cpxdp_q0_hold_arbbf_ca_l_1
    %54 = not i1 %arbcp2_cpxdp_q0_hold_arbbf_ca_l_11
    drv i1$ %arbcp2_cpxdp_q0_hold_bufp1_ca_1, %54, %1
    %arbcp2_cpxdp_qsel0_arbbf_ca_11 = prb i1$ %arbcp2_cpxdp_qsel0_arbbf_ca_1
    %55 = not i1 %arbcp2_cpxdp_qsel0_arbbf_ca_11
    drv i1$ %arbcp2_cpxdp_qsel0_bufp1_ca_l_1, %55, %1
    %arbcp2_cpxdp_qsel1_arbbf_ca_l_11 = prb i1$ %arbcp2_cpxdp_qsel1_arbbf_ca_l_1
    %56 = not i1 %arbcp2_cpxdp_qsel1_arbbf_ca_l_11
    drv i1$ %arbcp2_cpxdp_qsel1_bufp1_ca_1, %56, %1
    %arbcp2_cpxdp_shift_arbbf_cx_11 = prb i1$ %arbcp2_cpxdp_shift_arbbf_cx_1
    %57 = not i1 %arbcp2_cpxdp_shift_arbbf_cx_11
    drv i1$ %arbcp2_cpxdp_shift_bufp1_cx_l_1, %57, %1
    %arbcp3_cpxdp_grant_arbbf_ca_11 = prb i1$ %arbcp3_cpxdp_grant_arbbf_ca_1
    %58 = not i1 %arbcp3_cpxdp_grant_arbbf_ca_11
    drv i1$ %arbcp3_cpxdp_grant_bufp1_ca_l_1, %58, %1
    %arbcp3_cpxdp_q0_hold_arbbf_ca_l_11 = prb i1$ %arbcp3_cpxdp_q0_hold_arbbf_ca_l_1
    %59 = not i1 %arbcp3_cpxdp_q0_hold_arbbf_ca_l_11
    drv i1$ %arbcp3_cpxdp_q0_hold_bufp1_ca_1, %59, %1
    %arbcp3_cpxdp_qsel0_arbbf_ca_11 = prb i1$ %arbcp3_cpxdp_qsel0_arbbf_ca_1
    %60 = not i1 %arbcp3_cpxdp_qsel0_arbbf_ca_11
    drv i1$ %arbcp3_cpxdp_qsel0_bufp1_ca_l_1, %60, %1
    %arbcp3_cpxdp_qsel1_arbbf_ca_l_11 = prb i1$ %arbcp3_cpxdp_qsel1_arbbf_ca_l_1
    %61 = not i1 %arbcp3_cpxdp_qsel1_arbbf_ca_l_11
    drv i1$ %arbcp3_cpxdp_qsel1_bufp1_ca_1, %61, %1
    %arbcp3_cpxdp_shift_arbbf_cx_11 = prb i1$ %arbcp3_cpxdp_shift_arbbf_cx_1
    %62 = not i1 %arbcp3_cpxdp_shift_arbbf_cx_11
    drv i1$ %arbcp3_cpxdp_shift_bufp1_cx_l_1, %62, %1
    %arbcp4_cpxdp_grant_arbbf_ca_11 = prb i1$ %arbcp4_cpxdp_grant_arbbf_ca_1
    %63 = not i1 %arbcp4_cpxdp_grant_arbbf_ca_11
    drv i1$ %arbcp4_cpxdp_grant_bufp1_ca_l_1, %63, %1
    %arbcp4_cpxdp_q0_hold_arbbf_ca_l_11 = prb i1$ %arbcp4_cpxdp_q0_hold_arbbf_ca_l_1
    %64 = not i1 %arbcp4_cpxdp_q0_hold_arbbf_ca_l_11
    drv i1$ %arbcp4_cpxdp_q0_hold_bufp1_ca_1, %64, %1
    %arbcp4_cpxdp_qsel0_arbbf_ca_11 = prb i1$ %arbcp4_cpxdp_qsel0_arbbf_ca_1
    %65 = not i1 %arbcp4_cpxdp_qsel0_arbbf_ca_11
    drv i1$ %arbcp4_cpxdp_qsel0_bufp1_ca_l_1, %65, %1
    %arbcp4_cpxdp_qsel1_arbbf_ca_l_11 = prb i1$ %arbcp4_cpxdp_qsel1_arbbf_ca_l_1
    %66 = not i1 %arbcp4_cpxdp_qsel1_arbbf_ca_l_11
    drv i1$ %arbcp4_cpxdp_qsel1_bufp1_ca_1, %66, %1
    %arbcp4_cpxdp_shift_arbbf_cx_11 = prb i1$ %arbcp4_cpxdp_shift_arbbf_cx_1
    %67 = not i1 %arbcp4_cpxdp_shift_arbbf_cx_11
    drv i1$ %arbcp4_cpxdp_shift_bufp1_cx_l_1, %67, %1
    %arbcp5_cpxdp_grant_arbbf_ca_11 = prb i1$ %arbcp5_cpxdp_grant_arbbf_ca_1
    %68 = not i1 %arbcp5_cpxdp_grant_arbbf_ca_11
    drv i1$ %arbcp5_cpxdp_grant_bufp1_ca_l_1, %68, %1
    %arbcp5_cpxdp_q0_hold_arbbf_ca_l_11 = prb i1$ %arbcp5_cpxdp_q0_hold_arbbf_ca_l_1
    %69 = not i1 %arbcp5_cpxdp_q0_hold_arbbf_ca_l_11
    drv i1$ %arbcp5_cpxdp_q0_hold_bufp1_ca_1, %69, %1
    %arbcp5_cpxdp_qsel0_arbbf_ca_11 = prb i1$ %arbcp5_cpxdp_qsel0_arbbf_ca_1
    %70 = not i1 %arbcp5_cpxdp_qsel0_arbbf_ca_11
    drv i1$ %arbcp5_cpxdp_qsel0_bufp1_ca_l_1, %70, %1
    %arbcp5_cpxdp_qsel1_arbbf_ca_l_11 = prb i1$ %arbcp5_cpxdp_qsel1_arbbf_ca_l_1
    %71 = not i1 %arbcp5_cpxdp_qsel1_arbbf_ca_l_11
    drv i1$ %arbcp5_cpxdp_qsel1_bufp1_ca_1, %71, %1
    %arbcp5_cpxdp_shift_arbbf_cx_11 = prb i1$ %arbcp5_cpxdp_shift_arbbf_cx_1
    %72 = not i1 %arbcp5_cpxdp_shift_arbbf_cx_11
    drv i1$ %arbcp5_cpxdp_shift_bufp1_cx_l_1, %72, %1
    %arbcp6_cpxdp_grant_arbbf_ca_11 = prb i1$ %arbcp6_cpxdp_grant_arbbf_ca_1
    %73 = not i1 %arbcp6_cpxdp_grant_arbbf_ca_11
    drv i1$ %arbcp6_cpxdp_grant_bufp1_ca_l_1, %73, %1
    %arbcp6_cpxdp_q0_hold_arbbf_ca_l_11 = prb i1$ %arbcp6_cpxdp_q0_hold_arbbf_ca_l_1
    %74 = not i1 %arbcp6_cpxdp_q0_hold_arbbf_ca_l_11
    drv i1$ %arbcp6_cpxdp_q0_hold_bufp1_ca_1, %74, %1
    %arbcp6_cpxdp_qsel0_arbbf_ca_11 = prb i1$ %arbcp6_cpxdp_qsel0_arbbf_ca_1
    %75 = not i1 %arbcp6_cpxdp_qsel0_arbbf_ca_11
    drv i1$ %arbcp6_cpxdp_qsel0_bufp1_ca_l_1, %75, %1
    %arbcp6_cpxdp_qsel1_arbbf_ca_l_11 = prb i1$ %arbcp6_cpxdp_qsel1_arbbf_ca_l_1
    %76 = not i1 %arbcp6_cpxdp_qsel1_arbbf_ca_l_11
    drv i1$ %arbcp6_cpxdp_qsel1_bufp1_ca_1, %76, %1
    %arbcp6_cpxdp_shift_arbbf_cx_11 = prb i1$ %arbcp6_cpxdp_shift_arbbf_cx_1
    %77 = not i1 %arbcp6_cpxdp_shift_arbbf_cx_11
    drv i1$ %arbcp6_cpxdp_shift_bufp1_cx_l_1, %77, %1
    %arbcp7_cpxdp_grant_arbbf_ca_11 = prb i1$ %arbcp7_cpxdp_grant_arbbf_ca_1
    %78 = not i1 %arbcp7_cpxdp_grant_arbbf_ca_11
    drv i1$ %arbcp7_cpxdp_grant_bufp1_ca_l_1, %78, %1
    %arbcp7_cpxdp_q0_hold_arbbf_ca_l_11 = prb i1$ %arbcp7_cpxdp_q0_hold_arbbf_ca_l_1
    %79 = not i1 %arbcp7_cpxdp_q0_hold_arbbf_ca_l_11
    drv i1$ %arbcp7_cpxdp_q0_hold_bufp1_ca_1, %79, %1
    %arbcp7_cpxdp_qsel0_arbbf_ca_11 = prb i1$ %arbcp7_cpxdp_qsel0_arbbf_ca_1
    %80 = not i1 %arbcp7_cpxdp_qsel0_arbbf_ca_11
    drv i1$ %arbcp7_cpxdp_qsel0_bufp1_ca_l_1, %80, %1
    %arbcp7_cpxdp_qsel1_arbbf_ca_l_11 = prb i1$ %arbcp7_cpxdp_qsel1_arbbf_ca_l_1
    %81 = not i1 %arbcp7_cpxdp_qsel1_arbbf_ca_l_11
    drv i1$ %arbcp7_cpxdp_qsel1_bufp1_ca_1, %81, %1
    %arbcp7_cpxdp_shift_arbbf_cx_11 = prb i1$ %arbcp7_cpxdp_shift_arbbf_cx_1
    %82 = not i1 %arbcp7_cpxdp_shift_arbbf_cx_11
    drv i1$ %arbcp7_cpxdp_shift_bufp1_cx_l_1, %82, %1
    %83 = const i8 0
    %84 = const time 0s
    drv i8$ %scache0_cpx_req_bufp1_cq, %83, %84
    halt
}

</pre>
</body>