{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543972767965 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543972767975 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 21:19:27 2018 " "Processing started: Tue Dec 04 21:19:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543972767975 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972767975 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Torre_Processor -c Torre_Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Torre_Processor -c Torre_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972767975 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543972769436 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543972769436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/unidadedecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/unidadedecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadedeControle-behavior " "Found design unit 1: UnidadedeControle-behavior" {  } { { "Componentes/UnidadedeControle.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/UnidadedeControle.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543972789323 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadedeControle " "Found entity 1: UnidadedeControle" {  } { { "Componentes/UnidadedeControle.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/UnidadedeControle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543972789323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972789323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-behavior " "Found design unit 1: ULA-behavior" {  } { { "Componentes/ULA.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/ULA.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543972789329 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "Componentes/ULA.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/ULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543972789329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972789329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/somadorpc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/somadorpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SomadorPC-behavior " "Found design unit 1: SomadorPC-behavior" {  } { { "Componentes/SomadorPC.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/SomadorPC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543972789334 ""} { "Info" "ISGN_ENTITY_NAME" "1 SomadorPC " "Found entity 1: SomadorPC" {  } { { "Componentes/SomadorPC.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/SomadorPC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543972789334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972789334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/somadorde16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/somadorde16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somadorde16bits-BEHAVIOR " "Found design unit 1: Somadorde16bits-BEHAVIOR" {  } { { "Componentes/Somadorde16bits.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/Somadorde16bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543972789340 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somadorde16bits " "Found entity 1: Somadorde16bits" {  } { { "Componentes/Somadorde16bits.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/Somadorde16bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543972789340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972789340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/shiftesquerda.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/shiftesquerda.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftEsquerda-BEHAVIOR " "Found design unit 1: ShiftEsquerda-BEHAVIOR" {  } { { "Componentes/ShiftEsquerda.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/ShiftEsquerda.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543972789344 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftEsquerda " "Found entity 1: ShiftEsquerda" {  } { { "Componentes/ShiftEsquerda.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/ShiftEsquerda.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543972789344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972789344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/qsll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/qsll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Qsll-behavior " "Found design unit 1: Qsll-behavior" {  } { { "Componentes/Qsll.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/Qsll.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543972789350 ""} { "Info" "ISGN_ENTITY_NAME" "1 Qsll " "Found entity 1: Qsll" {  } { { "Componentes/Qsll.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/Qsll.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543972789350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972789350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/qandbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/qandbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QandBIT-behavior " "Found design unit 1: QandBIT-behavior" {  } { { "Componentes/QAndBIT.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/QAndBIT.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543972789355 ""} { "Info" "ISGN_ENTITY_NAME" "1 QAndBIT " "Found entity 1: QAndBIT" {  } { { "Componentes/QAndBIT.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/QAndBIT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543972789355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972789355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behavior " "Found design unit 1: PC-behavior" {  } { { "Componentes/PC.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/PC.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543972789361 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "Componentes/PC.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/PC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543972789361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972789361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/operacaodaula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/operacaodaula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OperacaoDaULA-BEHAVIOR " "Found design unit 1: OperacaoDaULA-BEHAVIOR" {  } { { "Componentes/OperacaoDaULA.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/OperacaoDaULA.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543972789366 ""} { "Info" "ISGN_ENTITY_NAME" "1 OperacaoDaULA " "Found entity 1: OperacaoDaULA" {  } { { "Componentes/OperacaoDaULA.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/OperacaoDaULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543972789366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972789366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/multiplexador2x1_16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/multiplexador2x1_16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexador2x1_16bits-Multiplexador2x1_16bits " "Found design unit 1: Multiplexador2x1_16bits-Multiplexador2x1_16bits" {  } { { "Componentes/Multiplexador2x1_16bits.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/Multiplexador2x1_16bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543972789372 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador2x1_16bits " "Found entity 1: Multiplexador2x1_16bits" {  } { { "Componentes/Multiplexador2x1_16bits.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/Multiplexador2x1_16bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543972789372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972789372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/multiplexador2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/multiplexador2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexador2x1-Multiplexador2x1 " "Found design unit 1: Multiplexador2x1-Multiplexador2x1" {  } { { "Componentes/Multiplexador2x1.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/Multiplexador2x1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543972789378 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador2x1 " "Found entity 1: Multiplexador2x1" {  } { { "Componentes/Multiplexador2x1.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/Multiplexador2x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543972789378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972789378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/memram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/memram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memram-behavior " "Found design unit 1: memram-behavior" {  } { { "Componentes/memram.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/memram.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543972789383 ""} { "Info" "ISGN_ENTITY_NAME" "1 memram " "Found entity 1: memram" {  } { { "Componentes/memram.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/memram.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543972789383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972789383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/memoria_rom2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/memoria_rom2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_ROM2-behavior " "Found design unit 1: memoria_ROM2-behavior" {  } { { "Componentes/memoria_rom2.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/memoria_rom2.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543972789389 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria_ROM2 " "Found entity 1: memoria_ROM2" {  } { { "Componentes/memoria_rom2.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/memoria_rom2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543972789389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972789389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/extensordesinal6to16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/extensordesinal6to16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ExtensordeSinal6To16bits-BEHAVIOR " "Found design unit 1: ExtensordeSinal6To16bits-BEHAVIOR" {  } { { "Componentes/ExtensordeSinal6To16bits.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/ExtensordeSinal6To16bits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543972789395 ""} { "Info" "ISGN_ENTITY_NAME" "1 ExtensordeSinal6To16bits " "Found entity 1: ExtensordeSinal6To16bits" {  } { { "Componentes/ExtensordeSinal6To16bits.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/ExtensordeSinal6To16bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543972789395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972789395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataPath-behavior " "Found design unit 1: DataPath-behavior" {  } { { "Componentes/DataPath.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/DataPath.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543972789401 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "Componentes/DataPath.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/DataPath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543972789401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972789401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BancoRegistradores-behavior " "Found design unit 1: BancoRegistradores-behavior" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543972789407 ""} { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistradores " "Found entity 1: BancoRegistradores" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543972789407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972789407 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DataPath " "Elaborating entity \"DataPath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543972789636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:G1 " "Elaborating entity \"PC\" for hierarchy \"PC:G1\"" {  } { { "Componentes/DataPath.vhd" "G1" { Text "E:/Documentos/Torre_Processor/Componentes/DataPath.vhd" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543972789662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomadorPC SomadorPC:G2 " "Elaborating entity \"SomadorPC\" for hierarchy \"SomadorPC:G2\"" {  } { { "Componentes/DataPath.vhd" "G2" { Text "E:/Documentos/Torre_Processor/Componentes/DataPath.vhd" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543972789666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsll Qsll:G3 " "Elaborating entity \"Qsll\" for hierarchy \"Qsll:G3\"" {  } { { "Componentes/DataPath.vhd" "G3" { Text "E:/Documentos/Torre_Processor/Componentes/DataPath.vhd" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543972789669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_ROM2 memoria_ROM2:G4 " "Elaborating entity \"memoria_ROM2\" for hierarchy \"memoria_ROM2:G4\"" {  } { { "Componentes/DataPath.vhd" "G4" { Text "E:/Documentos/Torre_Processor/Componentes/DataPath.vhd" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543972789672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadedeControle UnidadedeControle:G5 " "Elaborating entity \"UnidadedeControle\" for hierarchy \"UnidadedeControle:G5\"" {  } { { "Componentes/DataPath.vhd" "G5" { Text "E:/Documentos/Torre_Processor/Componentes/DataPath.vhd" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543972790034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexador2x1 Multiplexador2x1:G6 " "Elaborating entity \"Multiplexador2x1\" for hierarchy \"Multiplexador2x1:G6\"" {  } { { "Componentes/DataPath.vhd" "G6" { Text "E:/Documentos/Torre_Processor/Componentes/DataPath.vhd" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543972790036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoRegistradores BancoRegistradores:G7 " "Elaborating entity \"BancoRegistradores\" for hierarchy \"BancoRegistradores:G7\"" {  } { { "Componentes/DataPath.vhd" "G7" { Text "E:/Documentos/Torre_Processor/Componentes/DataPath.vhd" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543972790039 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Reg BancoRegistradores.vhd(26) " "VHDL Process Statement warning at BancoRegistradores.vhd(26): inferring latch(es) for signal or variable \"Reg\", which holds its previous value in one or more paths through the process" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543972790059 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[7\]\[0\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[7\]\[0\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790059 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[7\]\[1\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[7\]\[1\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790059 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[7\]\[2\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[7\]\[2\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790059 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[7\]\[3\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[7\]\[3\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790059 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[7\]\[4\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[7\]\[4\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790059 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[7\]\[5\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[7\]\[5\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790059 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[7\]\[6\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[7\]\[6\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790059 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[7\]\[7\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[7\]\[7\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790059 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[7\]\[8\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[7\]\[8\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790059 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[7\]\[9\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[7\]\[9\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790059 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[7\]\[10\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[7\]\[10\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790059 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[7\]\[11\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[7\]\[11\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790059 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[7\]\[12\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[7\]\[12\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790059 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[7\]\[13\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[7\]\[13\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790059 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[7\]\[14\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[7\]\[14\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790060 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[7\]\[15\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[7\]\[15\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790060 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[6\]\[0\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[6\]\[0\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790060 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[6\]\[1\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[6\]\[1\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790060 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[6\]\[2\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[6\]\[2\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790060 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[6\]\[3\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[6\]\[3\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790060 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[6\]\[4\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[6\]\[4\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790060 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[6\]\[5\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[6\]\[5\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790060 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[6\]\[6\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[6\]\[6\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790060 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[6\]\[7\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[6\]\[7\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790060 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[6\]\[8\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[6\]\[8\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790060 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[6\]\[9\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[6\]\[9\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790060 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[6\]\[10\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[6\]\[10\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790060 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[6\]\[11\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[6\]\[11\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790060 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[6\]\[12\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[6\]\[12\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790060 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[6\]\[13\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[6\]\[13\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790060 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[6\]\[14\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[6\]\[14\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790060 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[6\]\[15\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[6\]\[15\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790060 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[5\]\[0\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[5\]\[0\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790061 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[5\]\[1\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[5\]\[1\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790061 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[5\]\[2\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[5\]\[2\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790061 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[5\]\[3\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[5\]\[3\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790061 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[5\]\[4\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[5\]\[4\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790061 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[5\]\[5\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[5\]\[5\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790061 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[5\]\[6\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[5\]\[6\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790061 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[5\]\[7\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[5\]\[7\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790061 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[5\]\[8\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[5\]\[8\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790061 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[5\]\[9\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[5\]\[9\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790061 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[5\]\[10\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[5\]\[10\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790061 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[5\]\[11\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[5\]\[11\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790061 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[5\]\[12\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[5\]\[12\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790061 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[5\]\[13\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[5\]\[13\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790061 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[5\]\[14\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[5\]\[14\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790061 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[5\]\[15\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[5\]\[15\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790061 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[4\]\[0\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[4\]\[0\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790061 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[4\]\[1\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[4\]\[1\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790061 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[4\]\[2\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[4\]\[2\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790061 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[4\]\[3\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[4\]\[3\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790061 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[4\]\[4\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[4\]\[4\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790061 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[4\]\[5\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[4\]\[5\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790061 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[4\]\[6\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[4\]\[6\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790062 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[4\]\[7\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[4\]\[7\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790062 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[4\]\[8\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[4\]\[8\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790062 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[4\]\[9\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[4\]\[9\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790062 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[4\]\[10\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[4\]\[10\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790062 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[4\]\[11\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[4\]\[11\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790062 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[4\]\[12\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[4\]\[12\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790062 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[4\]\[13\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[4\]\[13\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790062 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[4\]\[14\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[4\]\[14\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790062 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[4\]\[15\] BancoRegistradores.vhd(32) " "Inferred latch for \"Reg\[4\]\[15\]\" at BancoRegistradores.vhd(32)" {  } { { "Componentes/BancoRegistradores.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/BancoRegistradores.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972790062 "|DataPath|BancoRegistradores:G7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExtensordeSinal6To16bits ExtensordeSinal6To16bits:G8 " "Elaborating entity \"ExtensordeSinal6To16bits\" for hierarchy \"ExtensordeSinal6To16bits:G8\"" {  } { { "Componentes/DataPath.vhd" "G8" { Text "E:/Documentos/Torre_Processor/Componentes/DataPath.vhd" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543972790064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftEsquerda ShiftEsquerda:G9 " "Elaborating entity \"ShiftEsquerda\" for hierarchy \"ShiftEsquerda:G9\"" {  } { { "Componentes/DataPath.vhd" "G9" { Text "E:/Documentos/Torre_Processor/Componentes/DataPath.vhd" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543972790067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somadorde16bits Somadorde16bits:G10 " "Elaborating entity \"Somadorde16bits\" for hierarchy \"Somadorde16bits:G10\"" {  } { { "Componentes/DataPath.vhd" "G10" { Text "E:/Documentos/Torre_Processor/Componentes/DataPath.vhd" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543972790070 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ENTRADA1 Somadorde16bits.vhd(18) " "VHDL Process Statement warning at Somadorde16bits.vhd(18): signal \"ENTRADA1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/Somadorde16bits.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/Somadorde16bits.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543972790090 "|DataPath|Somadorde16bits:G10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ENTRADA2 Somadorde16bits.vhd(18) " "VHDL Process Statement warning at Somadorde16bits.vhd(18): signal \"ENTRADA2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/Somadorde16bits.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/Somadorde16bits.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543972790090 "|DataPath|Somadorde16bits:G10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QAndBIT QAndBIT:G11 " "Elaborating entity \"QAndBIT\" for hierarchy \"QAndBIT:G11\"" {  } { { "Componentes/DataPath.vhd" "G11" { Text "E:/Documentos/Torre_Processor/Componentes/DataPath.vhd" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543972790092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexador2x1_16bits Multiplexador2x1_16bits:G12 " "Elaborating entity \"Multiplexador2x1_16bits\" for hierarchy \"Multiplexador2x1_16bits:G12\"" {  } { { "Componentes/DataPath.vhd" "G12" { Text "E:/Documentos/Torre_Processor/Componentes/DataPath.vhd" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543972790095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OperacaoDaULA OperacaoDaULA:G15 " "Elaborating entity \"OperacaoDaULA\" for hierarchy \"OperacaoDaULA:G15\"" {  } { { "Componentes/DataPath.vhd" "G15" { Text "E:/Documentos/Torre_Processor/Componentes/DataPath.vhd" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543972790099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:G16 " "Elaborating entity \"ULA\" for hierarchy \"ULA:G16\"" {  } { { "Componentes/DataPath.vhd" "G16" { Text "E:/Documentos/Torre_Processor/Componentes/DataPath.vhd" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543972790102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memram memram:G17 " "Elaborating entity \"memram\" for hierarchy \"memram:G17\"" {  } { { "Componentes/DataPath.vhd" "G17" { Text "E:/Documentos/Torre_Processor/Componentes/DataPath.vhd" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543972790107 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1543972791636 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543972792234 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543972792234 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clock_Sistema " "No output dependent on input pin \"Clock_Sistema\"" {  } { { "Componentes/DataPath.vhd" "" { Text "E:/Documentos/Torre_Processor/Componentes/DataPath.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543972792979 "|DataPath|Clock_Sistema"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543972792979 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543972792980 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543972792980 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543972792980 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4907 " "Peak virtual memory: 4907 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543972793002 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 21:19:53 2018 " "Processing ended: Tue Dec 04 21:19:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543972793002 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543972793002 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543972793002 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543972793002 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543972813356 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543972813365 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 21:20:13 2018 " "Processing started: Tue Dec 04 21:20:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543972813365 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1543972813365 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Torre_Processor -c Torre_Processor --netlist_type=sgate " "Command: quartus_npp Torre_Processor -c Torre_Processor --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1543972813365 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1543972813848 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4554 " "Peak virtual memory: 4554 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543972827308 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 21:20:27 2018 " "Processing ended: Tue Dec 04 21:20:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543972827308 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543972827308 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543972827308 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1543972827308 ""}
