
Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v19.16-s053_1, built Mon Aug 31 13:16:01 PDT 2020
Options:	
Date:		Thu May  4 15:07:49 2023
Host:		auto.ece.pdx.edu (x86_64 w/Linux 3.10.0-1160.88.1.el7.x86_64) (1core*60cpus*Intel Xeon E312xx (Sandy Bridge, IBRS update) 16384KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	19.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (170 mbytes). Set global soft_stack_size_limit to change the value.
Sourcing startup file ./enc.tcl
<CMD> alias fs set top_design fifo1_sram
<CMD> alias f set top_design fifo1
<CMD> alias o set top_design ORCA_TOP
<CMD> alias e set top_design ExampleRocketSystem
<CMD> set_table_style -name report_timing -max_widths { 8,6,23,70} -no_frame_fix_width
**WARN: (TCLCMD-1083):	'-no_frame_fix_width are global controls that affect all of the various timing reports.  The -name option is used to specify a report-specific behavior, and therefore cannot be used with these global options. You should use a separate set_table_style command to specify the desired global options. You can then use additional set_table_style commands to refine the behaviors of specific timing reports.'
<CMD> set_global report_timing_format  {delay arrival slew load fanout cell hpin}

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> o
### Start verbose source output (echo mode) for '../../ORCA_TOP.design_config.tcl' ...
# set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK
# set top_design ORCA_TOP
# set FCL 1
# set add_ios 0
# set pad_design 0
# set design_size {1000 800}
# set design_io_border 10
# set dc_floorplanning 1
# set enable_dft 1
# set innovus_enable_manual_macro_placement 1
# set split_constraints 0
# set rtl_list [list ../rtl/$top_design.sv ]
# set slow_corner "ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
# set fast_corner "ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
# set slow_metal 1p9m_Cmax_-40
# set fast_metal 1p9m_Cmax_-40
# set synth_corners $slow_corner
# set synth_corners_slow $slow_corner
# set synth_corners_fast $fast_corner
# set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram"
# set sub_lib_type "saed32?vt_ saed32sram_ saed32?vt_ulvl_ saed32?vt_dlvl_ "
# if { 0 } {
    set corners ""
    #Add Worst corners
    set corners "$corners ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
    #Add Best corners
    set corners "$corners ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
    #Add Leakage corners
    set corners "$corners ff0p95v125c f0p95v125c_i1p16v ff0p95v125c_i0p95v ff1p16v125c ff1p16v125c_i1p16v ff1p16v125c ff1p16v125c_i0p95v"
    set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram_lp"
    # Get the main standard cells, and also the level shifters.  Plus srams.
    set sub_lib_type "saed32?vt_ saed32?vt_ulvl_ saed32?vt_dlvl_ saed32sram_"
}
# set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
# set sub_block {SDRAM_TOP 
				BLENDER_0 
				PCI_TOP 
				CONTEXT_MEM 
				RISC_CORE 
				CLOCKING 
				BLENDER_1 
				PARSER 
				}
# set sub_block_I {I_SDRAM_TOP I_BLENDER_1  I_BLENDER_0 I_RISC_CORE I_CONTEXT_MEM I_PCI_TOP I_PARSER I_CLOCKING}
# set macro_block {I_SDRAM_TOP I_PCI_TOP I_RISC_CORE I_CONTEXT_MEM}
### End verbose source output for '../../ORCA_TOP.design_config.tcl'.
<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> set search_path {}
<CMD> set init_lef_file {../../cadence_cap_tech/tech.lef saed32sram.lef saed32nm_lvt_1p9m.lef saed32nm_hvt_1p9m.lef saed32nm_rvt_1p9m.lef}
<CMD> set init_mmmc_file mmmc.tcl
<CMD> set init_design_netlisttype Verilog
<CMD> set init_verilog ../../syn/outputs/ORCA_TOP.genus_phys.vg
<CMD> set init_top_cell ORCA_TOP
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> init_design
#% Begin Load MMMC data ... (date=05/04 15:09:42, mem=486.9M)
#% End Load MMMC data ... (date=05/04 15:09:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=487.1M, current mem=487.1M)
cmin cmax

Loading LEF file ../../cadence_cap_tech/tech.lef ...

Loading LEF file saed32sram.lef ...
Set DBUPerIGU to M2 pitch 152.
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32sram.lef at line 197399.

Loading LEF file saed32nm_lvt_1p9m.lef ...
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32nm_lvt_1p9m.lef at line 67466.

Loading LEF file saed32nm_hvt_1p9m.lef ...
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32nm_hvt_1p9m.lef at line 191962.

Loading LEF file saed32nm_rvt_1p9m.lef ...
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32nm_rvt_1p9m.lef at line 148040.

viaInitial starts at Thu May  4 15:09:44 2023
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12BAR_C' and 'VIA12SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12LG_C' and 'VIA12SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12BAR' and 'VIA12SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12LG' and 'VIA12SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23BAR_C' and 'VIA23SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23LG_C' and 'VIA23SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23BAR' and 'VIA23SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23LG' and 'VIA23SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34BAR_C' and 'VIA34SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34LG_C' and 'VIA34SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34BAR' and 'VIA34SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34LG' and 'VIA34SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45BAR_C' and 'VIA45SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45LG_C' and 'VIA45SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45BAR' and 'VIA45SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45LG' and 'VIA45SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56BAR_C' and 'VIA56SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56LG_C' and 'VIA56SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56BAR' and 'VIA56SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56LG' and 'VIA56SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (EMS-27):	Message (IMPPP-543) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
viaInitial ends at Thu May  4 15:09:44 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from mmmc.tcl
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib' ...
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 84713)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 84764)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 84815)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 120153)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 120204)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 120255)
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226791 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226792 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 226793 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
Read 294 cells in library 'saed32hvt_ss0p75vn40c' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.lib' ...
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 6569 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 6570 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 6571 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.lib)
Read 24 cells in library 'saed32hvt_dlvl_ss0p75vn40c_i0p95v' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.lib' ...
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 3945 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 3946 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 3947 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.lib)
Read 12 cells in library 'saed32hvt_ulvl_ss0p75vn40c_i0p75v' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.lib' ...
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 6569 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 6570 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 6571 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.lib)
Read 24 cells in library 'saed32hvt_dlvl_ss0p75vn40c_i0p75v' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib' ...
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 84613)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 84664)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 84715)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 120053)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 120104)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 120155)
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226348 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226349 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 226350 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
Read 294 cells in library 'saed32hvt_ss0p95vn40c' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.lib' ...
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 3945 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 3946 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 3947 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.lib)
Read 12 cells in library 'saed32hvt_ulvl_ss0p95vn40c_i0p75v' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib' ...
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 84611)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 84662)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 84713)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 120051)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 120102)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 120153)
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226658 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226659 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
Message <TECHLIB-1161> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**WARN: (TECHLIB-302):	No function defined for cell 'PMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
Read 294 cells in library 'saed32rvt_ss0p75vn40c' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.lib' ...
Read 24 cells in library 'saed32rvt_dlvl_ss0p75vn40c_i0p95v' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.lib' ...
Read 12 cells in library 'saed32rvt_ulvl_ss0p75vn40c_i0p75v' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.lib' ...
Read 24 cells in library 'saed32rvt_dlvl_ss0p75vn40c_i0p75v' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib' ...
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib, Line 84607)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib, Line 84658)
Message <TECHLIB-1277> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**WARN: (TECHLIB-302):	No function defined for cell 'PMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 294 cells in library 'saed32rvt_ss0p95vn40c' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.lib' ...
Read 12 cells in library 'saed32rvt_ulvl_ss0p95vn40c_i0p75v' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib' ...
Read 294 cells in library 'saed32lvt_ss0p75vn40c' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.lib' ...
Read 24 cells in library 'saed32lvt_dlvl_ss0p75vn40c_i0p95v' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.lib' ...
Read 12 cells in library 'saed32lvt_ulvl_ss0p75vn40c_i0p75v' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p75v.lib' ...
Read 24 cells in library 'saed32lvt_dlvl_ss0p75vn40c_i0p75v' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib' ...
Read 294 cells in library 'saed32lvt_ss0p95vn40c' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p75v.lib' ...
Read 12 cells in library 'saed32lvt_ulvl_ss0p95vn40c_i0p75v' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95vn40c.lib' ...
Read 35 cells in library 'saed32sram_ss0p95vn40c' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff0p95vn40c.lib' ...
Read 294 cells in library 'saed32hvt_ff0p95vn40c' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff0p95vn40c_i1p16v.lib' ...
Read 24 cells in library 'saed32hvt_dlvl_ff0p95vn40c_i1p16v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff0p95vn40c_i0p95v.lib' ...
Read 12 cells in library 'saed32hvt_ulvl_ff0p95vn40c_i0p95v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff0p95vn40c_i0p95v.lib' ...
Read 24 cells in library 'saed32hvt_dlvl_ff0p95vn40c_i0p95v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff1p16vn40c.lib' ...
Read 294 cells in library 'saed32hvt_ff1p16vn40c' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff1p16vn40c_i1p16v.lib' ...
Read 12 cells in library 'saed32hvt_ulvl_ff1p16vn40c_i1p16v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff1p16vn40c_i1p16v.lib' ...
Read 24 cells in library 'saed32hvt_dlvl_ff1p16vn40c_i1p16v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff1p16vn40c_i0p95v.lib' ...
Read 12 cells in library 'saed32hvt_ulvl_ff1p16vn40c_i0p95v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib' ...
Read 294 cells in library 'saed32rvt_ff0p95vn40c' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ff0p95vn40c_i1p16v.lib' ...
Read 24 cells in library 'saed32rvt_dlvl_ff0p95vn40c_i1p16v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ff0p95vn40c_i0p95v.lib' ...
Read 12 cells in library 'saed32rvt_ulvl_ff0p95vn40c_i0p95v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ff0p95vn40c_i0p95v.lib' ...
Read 24 cells in library 'saed32rvt_dlvl_ff0p95vn40c_i0p95v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16vn40c.lib' ...
Read 294 cells in library 'saed32rvt_ff1p16vn40c' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ff1p16vn40c_i1p16v.lib' ...
Read 12 cells in library 'saed32rvt_ulvl_ff1p16vn40c_i1p16v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ff1p16vn40c_i1p16v.lib' ...
Read 24 cells in library 'saed32rvt_dlvl_ff1p16vn40c_i1p16v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ff1p16vn40c_i0p95v.lib' ...
Read 12 cells in library 'saed32rvt_ulvl_ff1p16vn40c_i0p95v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ff0p95vn40c.lib' ...
Read 294 cells in library 'saed32lvt_ff0p95vn40c' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ff0p95vn40c_i1p16v.lib' ...
Read 24 cells in library 'saed32lvt_dlvl_ff0p95vn40c_i1p16v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ff0p95vn40c_i0p95v.lib' ...
Read 12 cells in library 'saed32lvt_ulvl_ff0p95vn40c_i0p95v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ff0p95vn40c_i0p95v.lib' ...
Read 24 cells in library 'saed32lvt_dlvl_ff0p95vn40c_i0p95v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ff1p16vn40c.lib' ...
Read 294 cells in library 'saed32lvt_ff1p16vn40c' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ff1p16vn40c_i1p16v.lib' ...
Read 12 cells in library 'saed32lvt_ulvl_ff1p16vn40c_i1p16v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ff1p16vn40c_i1p16v.lib' ...
Read 24 cells in library 'saed32lvt_dlvl_ff1p16vn40c_i1p16v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ff1p16vn40c_i0p95v.lib' ...
Read 12 cells in library 'saed32lvt_ulvl_ff1p16vn40c_i0p95v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ff1p16vn40c.lib' ...
Read 35 cells in library 'saed32sram_ff1p16vn40c' 
*** End library_loading (cpu=0.20min, real=0.18min, mem=56.4M, fe_cpu=0.84min, fe_real=2.10min, fe_mem=852.4M) ***
#% Begin Load netlist data ... (date=05/04 15:09:55, mem=558.2M)
*** Begin netlist parsing (mem=852.4M) ***
Created 1025 new cells from 44 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../../syn/outputs/ORCA_TOP.genus_phys.vg'

*** Memory Usage v#1 (Current mem = 865.383M, initial mem = 297.684M) ***
*** End netlist parsing (cpu=0:00:00.4, real=0:00:00.0, mem=865.4M) ***
#% End Load netlist data ... (date=05/04 15:09:55, total cpu=0:00:00.4, real=0:00:00.0, peak res=611.1M, current mem=611.1M)
Set top cell to ORCA_TOP.
Hooked 4138 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell ORCA_TOP ...
*** Netlist is unique.
** info: there are 4263 modules.
** info: there are 45560 stdCell insts.
** info: there are 40 macros.
** info: there are 35 multi-height stdCell insts (7 stdCells)

*** Memory Usage v#1 (Current mem = 993.809M, initial mem = 297.684M) ***
**WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 0 (derived)
Vertical Layer M2 offset = 0 (derived)
Generated pitch 0.228 in M9 is different from 2.432 defined in technology file in preferred direction.
Generated pitch 0.152 in M8 is different from 1.216 defined in technology file in preferred direction.
Generated pitch 0.152 in M7 is different from 1.216 defined in technology file in preferred direction.
Generated pitch 0.152 in M6 is different from 0.608 defined in technology file in preferred direction.
Generated pitch 0.152 in M5 is different from 0.608 defined in technology file in preferred direction.
Generated pitch 0.152 in M4 is different from 0.304 defined in technology file in preferred direction.
Generated pitch 0.152 in M3 is different from 0.304 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File ../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap ...
Process name: saed32nm_1p9m_Cmax.
Reading Capacitance Table File ../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap ...
Process name: saed32nm_1p9m_Cmin.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: test_worst_scenario
    RC-Corner Name        : cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: func_worst_scenario
    RC-Corner Name        : cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: test_best_scenario
    RC-Corner Name        : cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: func_best_scenario
    RC-Corner Name        : cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '../../constraints/ORCA_TOP_func_best.sdc' ...
Current (total cpu=0:00:53.9, real=0:02:10, peak res=953.5M, current mem=925.8M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../constraints/ORCA_TOP_func_best.sdc, Line 8).

**WARN: (TCLCMD-1142):	Virtual clock 'v_PCI_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 261).

**WARN: (TCLCMD-1142):	Virtual clock 'v_SDRAM_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 286).

**WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLK was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 289).

**WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLKn was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 292).

**WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 786).

**WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 787).

**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
INFO (CTE): Reading of timing constraints file ../../constraints/ORCA_TOP_func_best.sdc completed, with 7 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:00.0, peak res=948.5M, current mem=948.5M)
Current (total cpu=0:00:54.1, real=0:02:10, peak res=953.5M, current mem=948.5M)
Reading timing constraints file '../../constraints/ORCA_TOP_test_best.sdc' ...
Current (total cpu=0:00:54.2, real=0:02:10, peak res=953.5M, current mem=948.6M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../constraints/ORCA_TOP_test_best.sdc, Line 8).

**WARN: (TCLCMD-1142):	Virtual clock 'v_PCI_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 265).

**WARN: (TCLCMD-1142):	Virtual clock 'v_SDRAM_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 290).

**WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLK was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 293).

**WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLKn was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 296).

**WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 822).

**WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 823).

**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
INFO (CTE): Reading of timing constraints file ../../constraints/ORCA_TOP_test_best.sdc completed, with 7 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=971.3M, current mem=971.3M)
Current (total cpu=0:00:54.3, real=0:02:10, peak res=971.3M, current mem=971.3M)
Reading timing constraints file '../../constraints/ORCA_TOP_func_worst.sdc' ...
Current (total cpu=0:00:54.4, real=0:02:10, peak res=971.3M, current mem=971.3M)
**WARN: (TCLCMD-1142):	Virtual clock 'v_PCI_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_func_worst.sdc, Line 263).

**WARN: (TCLCMD-1142):	Virtual clock 'v_SDRAM_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_func_worst.sdc, Line 288).

**WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLK was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_func_worst.sdc, Line 291).

**WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLKn was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_func_worst.sdc, Line 298).

INFO (CTE): Reading of timing constraints file ../../constraints/ORCA_TOP_func_worst.sdc completed, with 4 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=971.8M, current mem=971.8M)
Current (total cpu=0:00:54.4, real=0:02:10, peak res=971.8M, current mem=971.8M)
Reading timing constraints file '../../constraints/ORCA_TOP_test_worst.sdc' ...
Current (total cpu=0:00:54.5, real=0:02:10, peak res=971.8M, current mem=971.8M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 8).

**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 9).

**WARN: (TCLCMD-1142):	Virtual clock 'v_PCI_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 266).

**WARN: (TCLCMD-1142):	Virtual clock 'v_SDRAM_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 291).

**WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLK was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 294).

**WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLKn was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 301).

**WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 831).

**WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 832).

**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
INFO (CTE): Reading of timing constraints file ../../constraints/ORCA_TOP_test_worst.sdc completed, with 8 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=972.3M, current mem=972.3M)
Current (total cpu=0:00:54.6, real=0:02:10, peak res=972.3M, current mem=972.3M)
Total number of combinational cells: 402
Total number of sequential cells: 396
Total number of tristate cells: 18
Total number of level shifter cells: 108
Total number of power gating cells: 0
Total number of isolation cells: 48
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: NBUFFX2_LVT NBUFFX16_LVT NBUFFX32_LVT NBUFFX4_LVT NBUFFX8_LVT
Total number of usable buffers: 5
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: IBUFFX2_LVT IBUFFX16_LVT IBUFFX32_LVT INVX0_LVT IBUFFX4_LVT IBUFFX8_LVT INVX16_LVT INVX1_LVT INVX2_LVT INVX32_LVT INVX4_LVT IBUFFX2_RVT INVX8_LVT IBUFFX16_RVT IBUFFX32_RVT INVX0_RVT IBUFFX4_RVT IBUFFX8_RVT INVX16_RVT INVX1_RVT INVX2_RVT INVX32_RVT INVX4_RVT IBUFFX2_HVT INVX8_RVT IBUFFX16_HVT IBUFFX32_HVT INVX0_HVT IBUFFX4_HVT IBUFFX8_HVT INVX16_HVT INVX1_HVT INVX2_HVT INVX32_HVT INVX4_HVT INVX8_HVT
Total number of usable inverters: 36
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DELLN1X2_LVT DELLN2X2_LVT DELLN3X2_LVT DELLN1X2_RVT DELLN2X2_RVT DELLN3X2_RVT NBUFFX2_RVT NBUFFX16_RVT NBUFFX32_RVT NBUFFX4_RVT NBUFFX8_RVT DELLN1X2_HVT DELLN2X2_HVT DELLN3X2_HVT NBUFFX2_HVT NBUFFX16_HVT NBUFFX32_HVT NBUFFX4_HVT NBUFFX8_HVT
Total number of identified usable delay cells: 19
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
WARNING   IMPPP-543           28  Inconsistent cut size definition in VIAR...
ERROR     DMMMC-271            9  The software does not currently support ...
WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
WARNING   TCLCMD-1015          6  The %s command is not currently supporte...
WARNING   TCLCMD-1142          8  Virtual clock '%s' is being created with...
WARNING   TCLCMD-1333          8  The combinational generated clock %s was...
WARNING   TCLCMD-1461          3  Skipped unsupported command: %s          
WARNING   TECHLIB-302         72  No function defined for cell '%s'. The c...
WARNING   TECHLIB-1161       132  The library level attribute %s on line %...
WARNING   TECHLIB-1277        72  The %s '%s' has been defined for %s %s '...
*** Message Summary: 334 warning(s), 9 error(s)

<CMD> defIn ../outputs/ORCA_TOP.floorplan.innovus.def
Reading DEF file '../outputs/ORCA_TOP.floorplan.innovus.def', current time is Thu May  4 15:09:59 2023 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
**WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 0 (derived)
Vertical Layer M2 offset = 0 (derived)
Generated pitch 0.228 in M9 is different from 2.432 defined in technology file in preferred direction.
Generated pitch 0.152 in M8 is different from 1.216 defined in technology file in preferred direction.
Generated pitch 0.152 in M7 is different from 1.216 defined in technology file in preferred direction.
Generated pitch 0.152 in M6 is different from 0.608 defined in technology file in preferred direction.
Generated pitch 0.152 in M5 is different from 0.608 defined in technology file in preferred direction.
Generated pitch 0.152 in M4 is different from 0.304 defined in technology file in preferred direction.
Generated pitch 0.152 in M3 is different from 0.304 defined in technology file in preferred direction.
--- DIEAREA (0 0) (820040 740088)
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_8' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_8' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_8' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_8' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_7' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_7' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_7' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_7' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_6' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_6' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_6' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_6' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_5' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_5' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_5' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_5' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_4' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_4' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_4' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_4' is only supported by defIn/defOut, but not other applications.
**WARN: (EMS-27):	Message (IMPDF-141) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
defIn read 10000 lines...
defIn read 20000 lines...
defIn read 30000 lines...
defIn read 40000 lines...
defIn read 50000 lines...
defIn read 60000 lines...
DEF file '../outputs/ORCA_TOP.floorplan.innovus.def' is parsed, current time is Thu May  4 15:10:00 2023.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Updating the floorplan ...
<CMD> add_tracks -honor_pitch
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
<CMD> defIn ../../syn/outputs/ORCA_TOP.genus.scan.def
Reading DEF file '../../syn/outputs/ORCA_TOP.genus.scan.def', current time is Thu May  4 15:10:00 2023 ...
--- CASESENSITIVE ON
--- DIVIDERCHAR '/'
DEF file '../../syn/outputs/ORCA_TOP.genus.scan.def' is parsed, current time is Thu May  4 15:10:00 2023.
<CMD> read_power_intent ../../syn/outputs/ORCA_TOP.genus.upf -1801
Reading power intent file ../../syn/outputs/ORCA_TOP.genus.upf ...
Checking power intent
Checking scoped supply_net connected to top-level supply_net
IEEE1801_RUNTIME: checking scoped supply_net: cpu=0:00:00.00 real=0:00:00.00
Checking supply_set/supply_net
IEEE1801_RUNTIME: checking pst supplies: cpu=0:00:00.00 real=0:00:00.00
Setting boundaryports(3) from port_attr
IEEE1801_RUNTIME: checking port_attribute: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: checking related_supply_net: cpu=0:00:00.00 real=0:00:00.00
<CMD> commit_power_intent
IEEE1801_RUNTIME: freeTimingGraph: cpu=0:00:00.19 real=0:00:01.00
IEEE1801_RUNTIME: commit_logic_port/net: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: commit_supply_net: cpu=0:00:00.00 real=0:00:00.00
worst_corner best_corner
**WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
INFO: restore power domain PD_RISC_CORE fence = 435.328 10.032 740.254 265.032
IEEE1801_RUNTIME: commit_power_domain: cpu=0:00:00.29 real=0:00:00.00
IEEE1801_RUNTIME: commit_global_connect: cpu=0:00:00.07 real=0:00:00.00
IEEE1801_RUNTIME: commit_power_mode: cpu=0:00:00.00 real=0:00:00.00
worst_corner best_corner
worst_corner best_corner
IEEE1801_RUNTIME: define_low_power_cells: cpu=0:00:00.08 real=0:00:00.00
Current (total cpu=0:00:56.6, real=0:02:12, peak res=1046.5M, current mem=1036.2M)
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1052.5M, current mem=1052.5M)
Current (total cpu=0:00:56.8, real=0:02:13, peak res=1052.5M, current mem=1052.5M)
Current (total cpu=0:00:56.8, real=0:02:13, peak res=1052.5M, current mem=1052.5M)
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1055.0M, current mem=1055.0M)
Current (total cpu=0:00:56.9, real=0:02:13, peak res=1055.0M, current mem=1055.0M)
Current (total cpu=0:00:56.9, real=0:02:13, peak res=1055.0M, current mem=1055.0M)
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1055.3M, current mem=1055.3M)
Current (total cpu=0:00:57.0, real=0:02:13, peak res=1055.3M, current mem=1055.3M)
Current (total cpu=0:00:57.0, real=0:02:13, peak res=1055.3M, current mem=1055.3M)
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1055.6M, current mem=1055.6M)
Current (total cpu=0:00:57.1, real=0:02:13, peak res=1055.6M, current mem=1055.6M)
IEEE1801_RUNTIME: buildTimingGraph: cpu=0:00:00.78 real=0:00:01.00
Cell 'LSUPX8_LVT' has been added to powerDomain PD_RISC_CORE connection specification.
Cell 'LSUPX1_LVT' has been added to powerDomain PD_RISC_CORE connection specification.
Cell 'LSUPX8_HVT' has been added to powerDomain PD_RISC_CORE connection specification.
Cell 'LSUPX4_LVT' has been added to powerDomain PD_RISC_CORE connection specification.
Cell 'LSUPX2_LVT' has been added to powerDomain PD_RISC_CORE connection specification.
Cell 'LSUPX4_HVT' has been added to powerDomain PD_RISC_CORE connection specification.
Cell 'LSUPX2_HVT' has been added to powerDomain PD_RISC_CORE connection specification.
IEEE1801_RUNTIME: GNC_connect_existing_iso_shifter: cpu=0:00:00.32 real=0:00:00.00
IEEE1801_RUNTIME: connectAlwaysOnBuf: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: replaceAlwaysOnAssignBuffer: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: commit_power_switch: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: commit_retention: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: commit_isolation: cpu=0:00:00.00 real=0:00:00.00
INFO: level_shifter strategy ls_out: added 0 level_shifter insts
INFO: level_shifter strategy ls_in: added 1 level_shifter insts
IEEE1801_RUNTIME: commit_level_shifter: cpu=0:00:00.02 real=0:00:00.00
IEEE1801_RUNTIME: connectAlwaysOnBuf: cpu=0:00:00.00 real=0:00:00.00
Total number of combinational cells: 384
Total number of sequential cells: 204
Total number of tristate cells: 18
Total number of level shifter cells: 108
Total number of power gating cells: 0
Total number of isolation cells: 48
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 30
Total number of retention cells: 180
List of usable buffers: NBUFFX2_LVT NBUFFX16_LVT NBUFFX32_LVT NBUFFX4_LVT NBUFFX8_LVT
Total number of usable buffers: 5
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: IBUFFX2_LVT IBUFFX16_LVT IBUFFX32_LVT INVX0_LVT IBUFFX4_LVT IBUFFX8_LVT INVX16_LVT INVX1_LVT INVX2_LVT INVX32_LVT INVX4_LVT IBUFFX2_RVT INVX8_LVT IBUFFX16_RVT IBUFFX32_RVT INVX0_RVT IBUFFX4_RVT IBUFFX8_RVT INVX16_RVT INVX1_RVT INVX2_RVT INVX32_RVT INVX4_RVT IBUFFX2_HVT INVX8_RVT IBUFFX16_HVT IBUFFX32_HVT INVX0_HVT IBUFFX4_HVT IBUFFX8_HVT INVX16_HVT INVX1_HVT INVX2_HVT INVX32_HVT INVX4_HVT INVX8_HVT
Total number of usable inverters: 36
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DELLN1X2_LVT DELLN2X2_LVT DELLN3X2_LVT DELLN1X2_RVT DELLN2X2_RVT DELLN3X2_RVT NBUFFX2_RVT NBUFFX16_RVT NBUFFX32_RVT NBUFFX4_RVT NBUFFX8_RVT DELLN1X2_HVT DELLN2X2_HVT DELLN3X2_HVT NBUFFX2_HVT NBUFFX16_HVT NBUFFX32_HVT NBUFFX4_HVT NBUFFX8_HVT
Total number of identified usable delay cells: 19
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> modifyPowerDomainAttr PD_RISC_CORE -box 505 10 810 265
**WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Power Domain 'PD_RISC_CORE'.
	  Boundary = 504.9440 10.0320 809.9440 265.0320
	   minGaps = T:0.0560 B:0.0560 L:0.0560 R:0.0560
	   rsExts  = T:0.0000 B:0.0000 L:0.0000 R:0.0000
	   core2Side = T:0.0000 B:0.0000 L:0.0000 R:0.0000
	   rowSpaceType = 0
	   rowSpacing = 0.0000
	   rowFlip = first
	   site = unit
**WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (EMS-27):	Message (IMPFP-3961) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
<CMD> setNanoRouteMode -drouteEndIteration 10
<CMD> set_ccopt_property target_max_trans 0.3ns
<CMD> setNanoRouteMode -drouteEndIteration 5
<CMD> setNanoRouteMode -routeWithViaOnlyForMacroCellPin false
<CMD> setNanoRouteMode -routeWithViaOnlyForStandardCellPin 1:1
<CMD> setOptMode -usefulSkew false
<CMD> setOptMode -usefulSkewCCOpt none
<CMD> setOptMode -usefulSkewPostRoute false
<CMD> setOptMode -usefulSkewPreCTS false
<CMD> all_constraint_modes -active
func_best_mode test_best_mode func_worst_mode test_worst_mode
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units
<CMD> setDontUse *DELLN* true
<CMD> createBasicPathGroups -expanded
Created reg2reg path group
Effort level <high> specified for reg2reg path_group
Created reg2cgate path group
Effort level <high> specified for reg2cgate path_group
<CMD> saveDesign ORCA_TOP_floorplan.innovus
#% Begin save design ... (date=05/04 15:10:05, mem=1115.1M)
% Begin Save ccopt configuration ... (date=05/04 15:10:05, mem=1118.1M)
% End Save ccopt configuration ... (date=05/04 15:10:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=1119.8M, current mem=1119.8M)
% Begin Save netlist data ... (date=05/04 15:10:05, mem=1119.8M)
Writing Binary DB to ORCA_TOP_floorplan.innovus.dat/ORCA_TOP.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/04 15:10:06, total cpu=0:00:00.1, real=0:00:01.0, peak res=1123.7M, current mem=1121.2M)
Saving congestion map file ORCA_TOP_floorplan.innovus.dat/ORCA_TOP.route.congmap.gz ...
% Begin Save AAE data ... (date=05/04 15:10:06, mem=1122.4M)
Saving AAE Data ...
% End Save AAE data ... (date=05/04 15:10:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1122.4M, current mem=1122.4M)
% Begin Save clock tree data ... (date=05/04 15:10:08, mem=1122.9M)
% End Save clock tree data ... (date=05/04 15:10:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1122.9M, current mem=1122.9M)
Saving preference file ORCA_TOP_floorplan.innovus.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=05/04 15:10:08, mem=1123.3M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/04 15:10:09, total cpu=0:00:00.1, real=0:00:01.0, peak res=1124.3M, current mem=1124.0M)
Saving PG file ORCA_TOP_floorplan.innovus.dat/ORCA_TOP.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1329.0M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=05/04 15:10:09, mem=1125.4M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=05/04 15:10:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1125.5M, current mem=1125.5M)
% Begin Save routing data ... (date=05/04 15:10:09, mem=1125.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1329.0M) ***
% End Save routing data ... (date=05/04 15:10:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=1126.9M, current mem=1125.9M)
Saving SCANDEF file ...
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:01.0): 
Successfully traced 5 scan chains (total 5076 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_573" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_82_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_97" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s1_op1_reg_8_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_141" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_83" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op1_reg_27_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_29_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_22_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_24_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_26_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_80" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_95" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_110" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_571" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_78" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_27_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_30_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_21_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_20_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 5 scan chains passed sanity check.
Saving property file ORCA_TOP_floorplan.innovus.dat/ORCA_TOP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1525.0M) ***
Saving power intent database ...
% Begin Save power constraints data ... (date=05/04 15:10:10, mem=1129.9M)
% End Save power constraints data ... (date=05/04 15:10:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1130.0M, current mem=1130.0M)
cmin cmax
Generated self-contained design ORCA_TOP_floorplan.innovus.dat
#% End save design ... (date=05/04 15:10:13, total cpu=0:00:04.3, real=0:00:08.0, peak res=1134.5M, current mem=1134.1M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSC-1138          41  In scan chain "%s" DEF ordered section, ...
*** Message Summary: 41 warning(s), 0 error(s)

<CMD> setOptMode -usefulSkew false
<CMD> setOptMode -usefulSkewCCOpt none
<CMD> setOptMode -usefulSkewPostRoute false
<CMD> setOptMode -usefulSkewPreCTS false
### Start verbose source output (echo mode) for '../scripts/ORCA_TOP.pre.place.tcl' ...
# if { [info exists synopsys_program_name ] } {
    source -echo -verbose ../scripts/fix_macro_outputs_place.tcl
    echo READING SCANDEF
    read_def ../../syn/outputs/ORCA_TOP.dct.scan.def
    echo FINISHED READING SCANDEF

    # Creating seperate voltage area for core area. 
    create_voltage_area -power_domains PD_RISC_CORE -region {{11 400} {450 640}}
    # Commit the UPF settings for ORCA.
    commit_upf
} else {
  source ../scripts/update_vddh_libs.tcl

  setEcoMode -batchMode true

  foreach_in_collection i [ get_cells -hier -filter "ref_name=~LSD*||ref_name==LSUP" ] {
     set vt [regsub  ".VT" [get_db $i .base_cell.base_name ] LVT ] 
      ecoChangeCell -inst [get_db $i .name ] -cell $vt  
  }
  setEcoMode -batchMode false
}
<CMD> create_library_set -name worst_libs_vddh -timing {
<CMD> update_delay_corner -name worst_corner -power_domain PD_RISC_CORE -library_set worst_libs_vddh
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/reset_n_UPF_LS', cell 'LSUPX8_HVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/test_si1_UPF_LS', cell 'LSUPX4_HVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/scan_enable_UPF_LS', cell 'LSUPX2_HVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/reset_n_UPF_LS', cell 'LSUPX8_HVT', in powerdomain 'PD_RISC_CORE', of view 'func_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/test_si1_UPF_LS', cell 'LSUPX4_HVT', in powerdomain 'PD_RISC_CORE', of view 'func_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/scan_enable_UPF_LS', cell 'LSUPX2_HVT', in powerdomain 'PD_RISC_CORE', of view 'func_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-424):	 Missing library for some instance found in view(s). Please check the library binding of instances in active views and set the missing library in corresponding views.
<CMD> setEcoMode -batchMode true
**WARN: (IMPOPT-6115):	ECO batch mode has been activated, and '(batch mode)' has been added to the prompt as a reminder of that situation. Specify 'setEcoMode -batchMode  false' after all ECOs are over.
Type 'man IMPOPT-6115' for more detail.
**WARN: (IMPOPT-6103):	Timing updates for ECO operations done inside batch mode will happen when exiting batch mode.
<CMD> ecoChangeCell -inst Xecutng_Instrn_0__UPF_LS -cell LSDNSSX8_LVT
**WARN: (IMPSP-362):	Site 'unit' has one std.Cell height, so ignoring its X-symmetry.
Type 'man IMPSP-362' for more detail.
Estimated cell power/ground rail width = 0.104 um

#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE DB initialization (MEM=1530.8 CPU=0:00:00.3 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1530.80 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1538.80 MB )
[NR-eGR] Read 96879 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1538.80 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 15484
[NR-eGR] #PG Blockages       : 96879
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] There are 48198 nets connecting to unplaced instances which will not be routed.
[NR-eGR] Read numTotalNets=48198  numIgnoredNets=48198
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] No Net to Route
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] No Net to Route
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M2  (2V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M3  (3H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M4  (4V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 0.000000e+00um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.59 sec, Real: 0.59 sec, Curr Mem: 1546.85 MB )
Extraction called for design 'ORCA_TOP' of instances=45601 and nets=49127 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1546.848M)
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLKn' in view 'test_worst_scenario'
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLKn' in view 'func_worst_scenario'
Using master clock 'SYS_2x_CLK' for generated clock 'SYS_CLK' in view 'test_worst_scenario'
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLK' in view 'test_worst_scenario'
Using master clock 'SYS_2x_CLK' for generated clock 'SYS_CLK' in view 'func_worst_scenario'
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLK' in view 'func_worst_scenario'
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1567.1)
Total number of fetched objects 53369
End delay calculation. (MEM=1729.78 CPU=0:00:08.5 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=1664.55 CPU=0:00:11.5 REAL=0:00:11.0)
   _____________________________________________________________
  /  Design State
 +--------------------------------------------------------------
 | unconnected nets:      341
 | signal nets: 
 |    routed nets:        0 (0.0% routed)
 |     total nets:    48091
 | clock nets: 
 |    routed nets:        0 (0.0% routed)
 |     total nets:      107
 +--------------------------------------------------------------
**INFO: Less than half the nets are routed, this design is not in postRoute stage
Resize Xecutng_Instrn_0__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_1__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_1__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_2__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_2__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_3__UPF_LS -cell LSDNSSX4_LVT
Resize Xecutng_Instrn_3__UPF_LS (LSDNSSX4_LVT) to LSDNSSX4_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_4__UPF_LS -cell LSDNSSX4_LVT
Resize Xecutng_Instrn_4__UPF_LS (LSDNSSX4_LVT) to LSDNSSX4_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_5__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_5__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_6__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_6__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_7__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_7__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_8__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_8__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_9__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_9__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_10__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_10__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_11__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_11__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_12__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_12__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_14__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_14__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_15__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_15__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_16__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_16__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_17__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_17__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_18__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_18__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_19__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_19__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_20__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_20__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_21__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_21__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_22__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_22__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_23__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_23__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_24__UPF_LS -cell LSDNSSX4_LVT
Resize Xecutng_Instrn_24__UPF_LS (LSDNSSX4_LVT) to LSDNSSX4_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_25__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_25__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_26__UPF_LS -cell LSDNSSX4_LVT
Resize Xecutng_Instrn_26__UPF_LS (LSDNSSX4_LVT) to LSDNSSX4_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_27__UPF_LS -cell LSDNSSX4_LVT
Resize Xecutng_Instrn_27__UPF_LS (LSDNSSX4_LVT) to LSDNSSX4_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_28__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_28__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_30__UPF_LS -cell LSDNSSX4_LVT
Resize Xecutng_Instrn_30__UPF_LS (LSDNSSX4_LVT) to LSDNSSX4_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_31__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_31__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst PSW_2__UPF_LS -cell LSDNSSX8_LVT
Resize PSW_2__UPF_LS (LSDNSSX8_HVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst PSW_3__UPF_LS -cell LSDNSSX2_LVT
Resize PSW_3__UPF_LS (LSDNSSX2_HVT) to LSDNSSX2_LVT.
<CMD> ecoChangeCell -inst PSW_4__UPF_LS -cell LSDNSSX8_LVT
Resize PSW_4__UPF_LS (LSDNSSX8_HVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst PSW_6__UPF_LS -cell LSDNSSX4_LVT
Resize PSW_6__UPF_LS (LSDNSSX4_HVT) to LSDNSSX4_LVT.
<CMD> ecoChangeCell -inst PSW_8__UPF_LS -cell LSDNSSX4_LVT
Resize PSW_8__UPF_LS (LSDNSSX4_HVT) to LSDNSSX4_LVT.
<CMD> ecoChangeCell -inst PSW_9__UPF_LS -cell LSDNSSX4_LVT
Resize PSW_9__UPF_LS (LSDNSSX4_HVT) to LSDNSSX4_LVT.
<CMD> ecoChangeCell -inst PSW_10__UPF_LS -cell LSDNSSX4_LVT
Resize PSW_10__UPF_LS (LSDNSSX4_HVT) to LSDNSSX4_LVT.
<CMD> ecoChangeCell -inst RESULT_DATA_0__UPF_LS -cell LSDNSSX8_LVT
Resize RESULT_DATA_0__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst RESULT_DATA_1__UPF_LS -cell LSDNSSX8_LVT
Resize RESULT_DATA_1__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst RESULT_DATA_2__UPF_LS -cell LSDNSSX8_LVT
Resize RESULT_DATA_2__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst RESULT_DATA_3__UPF_LS -cell LSDNSSX8_LVT
Resize RESULT_DATA_3__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst RESULT_DATA_4__UPF_LS -cell LSDNSSX8_LVT
Resize RESULT_DATA_4__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst RESULT_DATA_5__UPF_LS -cell LSDNSSX8_LVT
Resize RESULT_DATA_5__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst RESULT_DATA_6__UPF_LS -cell LSDNSSX8_LVT
Resize RESULT_DATA_6__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst RESULT_DATA_7__UPF_LS -cell LSDNSSX8_LVT
Resize RESULT_DATA_7__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst RESULT_DATA_8__UPF_LS -cell LSDNSSX8_LVT
Resize RESULT_DATA_8__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst RESULT_DATA_9__UPF_LS -cell LSDNSSX8_LVT
Resize RESULT_DATA_9__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst RESULT_DATA_10__UPF_LS -cell LSDNSSX8_LVT
Resize RESULT_DATA_10__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst RESULT_DATA_11__UPF_LS -cell LSDNSSX8_LVT
Resize RESULT_DATA_11__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst RESULT_DATA_12__UPF_LS -cell LSDNSSX8_LVT
Resize RESULT_DATA_12__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst RESULT_DATA_13__UPF_LS -cell LSDNSSX8_LVT
Resize RESULT_DATA_13__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst RESULT_DATA_14__UPF_LS -cell LSDNSSX8_LVT
Resize RESULT_DATA_14__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst RESULT_DATA_15__UPF_LS -cell LSDNSSX8_LVT
Resize RESULT_DATA_15__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst EndOfInstrn_UPF_LS -cell LSDNSSX2_LVT
Resize EndOfInstrn_UPF_LS (LSDNSSX2_HVT) to LSDNSSX2_LVT.
<CMD> ecoChangeCell -inst OUT_VALID_UPF_LS -cell LSDNSSX4_LVT
Resize OUT_VALID_UPF_LS (LSDNSSX4_HVT) to LSDNSSX4_LVT.
<CMD> ecoChangeCell -inst PSW_7__UPF_LS -cell LSDNSSX4_LVT
Resize PSW_7__UPF_LS (LSDNSSX4_HVT) to LSDNSSX4_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_13__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_13__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_29__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_29__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst STACK_FULL_UPF_LS -cell LSDNSSX2_LVT
Resize STACK_FULL_UPF_LS (LSDNSSX2_LVT) to LSDNSSX2_LVT.
<CMD> ecoChangeCell -inst Rd_Instr_UPF_LS -cell LSDNSSX2_LVT
Resize Rd_Instr_UPF_LS (LSDNSSX2_LVT) to LSDNSSX2_LVT.
<CMD> ecoChangeCell -inst PSW_5__UPF_LS -cell LSDNSSX4_LVT
Resize PSW_5__UPF_LS (LSDNSSX4_LVT) to LSDNSSX4_LVT.
<CMD> setEcoMode -batchMode false

*** Starting refinePlace (0:01:25 mem=1664.5M) ***
Total net bbox length = 7.797e+05 (3.794e+05 4.003e+05) (ext = 2.231e+05)
**WARN: (IMPSP-2022):	No instances to legalize in design.
Type 'man IMPSP-2022' for more detail.
Total net bbox length = 7.797e+05 (3.794e+05 4.003e+05) (ext = 2.231e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1664.5MB
*** Finished refinePlace (0:01:25 mem=1664.5M) ***
### End verbose source output for '../scripts/ORCA_TOP.pre.place.tcl'.
<CMD> place_opt_design
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
**INFO: user set opt options
setOptMode -usefulSkew false -usefulSkewCCOpt none -usefulSkewPostRoute false -usefulSkewPreCTS false

-place_design_floorplan_mode false         # bool, default=false
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 5 scan chains (total 5076 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_573" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_82_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_97" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s1_op1_reg_8_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_141" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_83" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op1_reg_27_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_29_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_22_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_24_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_26_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_80" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_95" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_110" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_571" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_78" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_27_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_30_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_21_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_20_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 5 scan chains passed sanity check.
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
*** Start deleteBufferTree ***
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLKn' in view 'test_worst_scenario'
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLKn' in view 'func_worst_scenario'
Using master clock 'SYS_2x_CLK' for generated clock 'SYS_CLK' in view 'test_worst_scenario'
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLK' in view 'test_worst_scenario'
Using master clock 'SYS_2x_CLK' for generated clock 'SYS_CLK' in view 'func_worst_scenario'
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLK' in view 'func_worst_scenario'
Turning on -handlePartition option for MSV flow
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 3296 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:05.4) ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 26052 (57.8%) nets
3		: 9498 (21.1%) nets
4     -	14	: 8838 (19.6%) nets
15    -	39	: 621 (1.4%) nets
40    -	79	: 10 (0.0%) nets
80    -	159	: 1 (0.0%) nets
160   -	319	: 2 (0.0%) nets
320   -	639	: 18 (0.0%) nets
640   -	1279	: 5 (0.0%) nets
1280  -	2559	: 6 (0.0%) nets
2560  -	5119	: 3 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 5 scan chains (total 5076 scan bits).
Start applying DEF ordered sections ...
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 5 scan chains passed sanity check.
#std cell=42417 (0 fixed + 42417 movable) #buf cell=32 #inv cell=3967 #block=40 (0 floating + 40 preplaced)
#ioInst=0 #net=44717 #term=167037 #term/net=3.74, #fixedIo=0, #floatIo=0, #fixedPin=199, #floatPin=0
stdCell: 42381 single + 36 double + 0 multi
Total standard cell length = 84.0821 (mm), area = 0.1408 (mm^2)




Average module density = 0.628.
Density for module 'PD_RISC_CORE' = 0.351.
       = stdcell_area 22532 sites (5726 um^2) / alloc_area 64186 sites (16313 um^2).
Density for the rest of the design = 0.640.
       = stdcell_area 531348 sites (135039 um^2) / alloc_area 830109 sites (210967 um^2).
Density for the design = 0.619.
       = stdcell_area 553880 sites (140765 um^2) / alloc_area 894295 sites (227280 um^2).
Pin Density = 0.07381.
            = total # of pins 167037 / total area 2263090.



Identified 426 spare or floating instances, with no clusters.

=== lastAutoLevel = 10 
Init WL Bound For Global Placement... 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 5.328e+05 (2.77e+05 2.56e+05)
              Est.  stn bbox = 5.807e+05 (3.01e+05 2.80e+05)
              cpu = 0:00:01.9 real = 0:00:02.0 mem = 1825.2M
Iteration  2: Total net bbox = 5.328e+05 (2.77e+05 2.56e+05)
              Est.  stn bbox = 5.807e+05 (3.01e+05 2.80e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1826.2M
*** Finished SKP initialization (cpu=0:00:21.5, real=0:00:21.0)***

Active views After View pruning: 
func_worst_scenario
Iteration  3: Total net bbox = 4.821e+05 (2.26e+05 2.56e+05)
              Est.  stn bbox = 5.788e+05 (2.68e+05 3.11e+05)
              cpu = 0:00:46.0 real = 0:00:46.0 mem = 2151.4M
Iteration  4: Total net bbox = 5.482e+05 (2.59e+05 2.89e+05)
              Est.  stn bbox = 6.715e+05 (3.16e+05 3.55e+05)
              cpu = 0:00:39.8 real = 0:00:40.0 mem = 2249.9M
Iteration  5: Total net bbox = 5.482e+05 (2.59e+05 2.89e+05)
              Est.  stn bbox = 6.715e+05 (3.16e+05 3.55e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2249.9M
Iteration  6: Total net bbox = 6.386e+05 (3.23e+05 3.16e+05)
              Est.  stn bbox = 7.778e+05 (3.91e+05 3.87e+05)
              cpu = 0:00:39.6 real = 0:00:39.0 mem = 2136.5M
Iteration  7: Total net bbox = 6.575e+05 (3.32e+05 3.25e+05)
              Est.  stn bbox = 7.972e+05 (4.01e+05 3.97e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2136.5M
Iteration  8: Total net bbox = 6.575e+05 (3.32e+05 3.25e+05)
              Est.  stn bbox = 7.972e+05 (4.01e+05 3.97e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2136.5M
Iteration  9: Total net bbox = 7.206e+05 (3.68e+05 3.53e+05)
              Est.  stn bbox = 8.769e+05 (4.45e+05 4.32e+05)
              cpu = 0:00:42.6 real = 0:00:42.0 mem = 2105.1M
Iteration 10: Total net bbox = 7.206e+05 (3.68e+05 3.53e+05)
              Est.  stn bbox = 8.769e+05 (4.45e+05 4.32e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2105.1M
Iteration 11: Total net bbox = 7.451e+05 (3.80e+05 3.65e+05)
              Est.  stn bbox = 9.053e+05 (4.61e+05 4.45e+05)
              cpu = 0:00:36.4 real = 0:00:37.0 mem = 2102.5M
Iteration 12: Total net bbox = 7.451e+05 (3.80e+05 3.65e+05)
              Est.  stn bbox = 9.053e+05 (4.61e+05 4.45e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2102.5M
Iteration 13: Total net bbox = 7.934e+05 (4.07e+05 3.87e+05)
              Est.  stn bbox = 9.553e+05 (4.88e+05 4.67e+05)
              cpu = 0:00:57.1 real = 0:00:57.0 mem = 2094.6M
Iteration 14: Total net bbox = 7.934e+05 (4.07e+05 3.87e+05)
              Est.  stn bbox = 9.553e+05 (4.88e+05 4.67e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2094.6M
Iteration 15: Total net bbox = 8.029e+05 (4.09e+05 3.94e+05)
              Est.  stn bbox = 9.609e+05 (4.88e+05 4.73e+05)
              cpu = 0:00:45.6 real = 0:00:45.0 mem = 2106.4M
Iteration 16: Total net bbox = 8.029e+05 (4.09e+05 3.94e+05)
              Est.  stn bbox = 9.609e+05 (4.88e+05 4.73e+05)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 2106.4M
Iteration 17: Total net bbox = 8.029e+05 (4.09e+05 3.94e+05)
              Est.  stn bbox = 9.609e+05 (4.88e+05 4.73e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2106.4M
Finished Global Placement (cpu=0:05:11, real=0:05:13, mem=2106.4M)
0 delay mode for cte disabled.
Info: 37 clock gating cells identified, 35 (on average) moved 281/8
net ignore based on current view = 0
**WARN: (IMPSC-1750):	scanReorder is running on autoFlow mode, it probably overwrite other user setting, see the detail in logv.
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 5 scan chains (total 5076 scan bits).
*** Scan Skip Mode Summary:
Begin flexRegrouping ...
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 5 scan chains (total 5076 scan bits).
Start applying DEF ordered sections ...
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 5 scan chains passed sanity check.
INFO: running scan reGrouping ...
SC-INFO: saving current scan group ...
Regrouping fail in 0 partitions (total 5 partitions).
ReGrouping: total 5 chains and success 5 chains
INFO: finish scan reGrouping 
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 5 scan chains (total 5076 scan bits).
Start applying DEF ordered sections ...
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 5 scan chains passed sanity check.
INFO: Auto effort scan reorder.
*** Summary: Scan Reorder within scan chain
        Total scan reorder time: cpu: 0:00:00.7 , real: 0:00:01.0
Successfully reordered 5 scan chains.
Initial total scan wire length:   226087.883 (floating:   215409.986)
Final   total scan wire length:    54224.309 (floating:    43546.412)
Improvement:   171863.574   percent 76.02 (floating improvement:   171863.574   percent 79.78)
Current max long connection 424.529
Base max long connection 424.529
Base total floating scan len 43546.412
*** End of ScanReorder (cpu=0:00:00.9, real=0:00:01.0, mem=2288.4M) ***
Total net length = 8.086e+05 (4.121e+05 3.965e+05) (ext = 5.497e+04)
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 5 scan chains (total 5076 scan bits).
Start applying DEF ordered sections ...
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 5 scan chains passed sanity check.
INFO: running scan reGrouping ...
SC-INFO: saving current scan group ...
Regrouping fail in 0 partitions (total 5 partitions).
ReGrouping: total 5 chains and success 5 chains
INFO: finish scan reGrouping 
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 5 scan chains (total 5076 scan bits).
Start applying DEF ordered sections ...
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 5 scan chains passed sanity check.
INFO: Auto effort scan reorder.
*** Summary: Scan Reorder within scan chain
        Total scan reorder time: cpu: 0:00:00.6 , real: 0:00:00.0
Successfully reordered 5 scan chains.
Initial total scan wire length:    54975.173 (floating:    44297.276)
Final   total scan wire length:    54257.565 (floating:    43579.668)
Improvement:      717.608   percent  1.31 (floating improvement:      717.608   percent  1.62)
Current max long connection 418.543
From the base to this iteration, long connection reduced  1.41%, total floating scan length reduced -0.08%
The best result is iteration 2
*info: starting wep ...
........heap done
INFO: Finished netlist update for 5 scan groups.
  ........
INFO: Auto effort scan reorder.
*** Summary: Scan Reorder within scan chain
        Total scan reorder time: cpu: 0:00:01.8 , real: 0:00:02.0
Successfully reordered 5 scan chains.
Final   total scan wire length:    54076.707 (floating:    43398.810)
Current max long connection 396.514
Input  to flexRegrouping total scan wire length:   226087.883 (floating:   215409.986)
Output of flexRegrouping total scan wire length:    54076.707 (floating:    43398.810)
Improvement:   172011.176   percent 76.08 (floating improvement:   172011.176   percent 79.85)
Input  to flexRegrouping max long connection:     1092.883
Output of flexRegrouping max long connection:      396.514
Improvement:      696.369   percent 63.72
*info: wep done.
*** End of ScanReorder (cpu=0:00:02.7, real=0:00:02.0, mem=2288.4M) ***
Total net length = 8.088e+05 (4.122e+05 3.966e+05) (ext = 5.497e+04)
Finished flexRegrouping

*** Starting refinePlace (0:06:59 mem=2298.4M) ***
Total net bbox length = 8.284e+05 (4.245e+05 4.039e+05) (ext = 4.680e+04)
97 shifters have been successfully placed.
97 shifters were given a new location.
Move report: Detail placement moves 42320 insts, mean move: 1.10 um, max move: 39.01 um
	Max move on inst (I_CONTEXT_MEM/U134): (204.38, 487.78) --> (201.70, 451.44)
	Runtime: CPU: 0:00:08.7 REAL: 0:00:08.0 MEM: 2298.4MB
Summary Report:
Instances move: 42417 (out of 42417 movable)
Instances flipped: 0
Mean displacement: 1.18 um
Max displacement: 159.89 um (Instance: I_RISC_CORE/Instrn_21__UPF_LS) (505.094, 99.121) -> (511.632, 252.472)
	Length: 22 sites, height: 2 rows, site name: unit, cell type: LSUPX8_LVT, constraint:Fence
Total net bbox length = 7.988e+05 (3.923e+05 4.065e+05) (ext = 4.664e+04)
Runtime: CPU: 0:00:08.9 REAL: 0:00:08.0 MEM: 2298.4MB
*** Finished refinePlace (0:07:08 mem=2298.4M) ***
*** Finished Initial Placement (cpu=0:05:32, real=0:05:33, mem=2288.4M) ***

powerDomain PD_ORCA_TOP: bins with density > 0.750 = 25.24 % ( 521 / 2064 )
powerDomain PD_RISC_CORE: bins with density > 0.750 = 52.96 % ( 161 / 304 )

*** Start incrementalPlace ***
Init WL Bound for IncrIp in placeDesign ... 
SKP will enable view:
  func_worst_scenario
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2288.42 MB )
[NR-eGR] Read 96879 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2288.42 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 15484
[NR-eGR] #PG Blockages       : 96879
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=45054  numIgnoredNets=0
[NR-eGR] There are 107 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 45054 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 45054 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.40% H + 0.08% V. EstWL: 9.730555e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       201( 0.15%)        50( 0.04%)        29( 0.02%)         1( 0.00%)   ( 0.21%) 
[NR-eGR]      M3  (3)      1317( 0.98%)       126( 0.09%)        12( 0.01%)        13( 0.01%)   ( 1.09%) 
[NR-eGR]      M4  (4)        69( 0.05%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]      M5  (5)       307( 0.23%)         4( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.23%) 
[NR-eGR]      M6  (6)        70( 0.03%)         7( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]      M7  (7)       424( 0.21%)         7( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.21%) 
[NR-eGR]      M8  (8)         4( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         3( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total             2395( 0.17%)       195( 0.01%)        41( 0.00%)        14( 0.00%)   ( 0.19%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.31% H + 0.04% V
[NR-eGR] Overflow after earlyGlobalRoute 0.36% H + 0.06% V
Early Global Route congestion estimation runtime: 1.58 seconds, mem = 1895.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 4.07, normalized total congestion hotspot area = 8.52 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 171976
[NR-eGR]     M2  (2V) length: 2.818383e+05um, number of vias: 234923
[NR-eGR]     M3  (3H) length: 3.189543e+05um, number of vias: 75781
[NR-eGR]     M4  (4V) length: 1.639746e+05um, number of vias: 15272
[NR-eGR]     M5  (5H) length: 1.053567e+05um, number of vias: 4329
[NR-eGR]     M6  (6V) length: 8.033903e+04um, number of vias: 2079
[NR-eGR]     M7  (7H) length: 5.207163e+04um, number of vias: 410
[NR-eGR]     M8  (8V) length: 8.510944e+03um, number of vias: 161
[NR-eGR]     M9  (9H) length: 8.312705e+03um, number of vias: 4
[NR-eGR]   MRDL (10V) length: 7.296000e+00um, number of vias: 0
[NR-eGR] Total length: 1.019366e+06um, number of vias: 504935
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.572075e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 1.23 seconds, mem = 1889.0M
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:02.9, real=0:00:03.0)***
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.
**placeDesign ... cpu = 0: 5:46, real = 0: 5:45, mem = 1879.0M **
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1559.2M, totSessionCpu=0:07:12 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[GPS-MSV] UPF Flow. Number of Power Domains: 2
[GPS-MSV]   Power Domain 'PD_RISC_CORE' (tag=1)
[GPS-MSV]   Power Domain 'PD_ORCA_TOP' (tag=2) Default
GigaOpt running with 1 threads.

**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FOOT2X16_HVT, site unit.
	Cell FOOT2X16_LVT, site unit.
	Cell FOOT2X16_RVT, site unit.
	Cell FOOT2X2_HVT, site unit.
	Cell FOOT2X2_LVT, site unit.
	Cell FOOT2X2_RVT, site unit.
	Cell FOOT2X32_HVT, site unit.
	Cell FOOT2X32_LVT, site unit.
	Cell FOOT2X32_RVT, site unit.
	Cell FOOT2X4_HVT, site unit.
	Cell FOOT2X4_LVT, site unit.
	Cell FOOT2X4_RVT, site unit.
	Cell FOOT2X8_HVT, site unit.
	Cell FOOT2X8_LVT, site unit.
	Cell FOOT2X8_RVT, site unit.
	Cell FOOTX16_HVT, site unit.
	Cell FOOTX16_LVT, site unit.
	Cell FOOTX16_RVT, site unit.
	Cell FOOTX2_HVT, site unit.
	Cell FOOTX2_LVT, site unit.
	...
	Reporting only the 20 first cells found...
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.

**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1491.3M, totSessionCpu=0:07:14 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.

Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1825.17 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1850.54 MB )
[NR-eGR] Read 96879 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1850.54 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 15484
[NR-eGR] #PG Blockages       : 96879
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=45054  numIgnoredNets=0
[NR-eGR] There are 107 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 45054 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 45054 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.45% H + 0.05% V. EstWL: 9.827815e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       192( 0.14%)        52( 0.04%)         9( 0.01%)   ( 0.19%) 
[NR-eGR]      M3  (3)      1376( 1.03%)       200( 0.15%)        13( 0.01%)   ( 1.18%) 
[NR-eGR]      M4  (4)        73( 0.05%)         1( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]      M5  (5)       330( 0.24%)         4( 0.00%)         0( 0.00%)   ( 0.25%) 
[NR-eGR]      M6  (6)       104( 0.05%)         8( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]      M7  (7)       672( 0.33%)         5( 0.00%)         0( 0.00%)   ( 0.33%) 
[NR-eGR]      M8  (8)         4( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)        24( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             2775( 0.20%)       270( 0.02%)        22( 0.00%)   ( 0.22%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.39% H + 0.02% V
[NR-eGR] Overflow after earlyGlobalRoute 0.42% H + 0.03% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 171976
[NR-eGR]     M2  (2V) length: 2.835828e+05um, number of vias: 236472
[NR-eGR]     M3  (3H) length: 3.230070e+05um, number of vias: 74904
[NR-eGR]     M4  (4V) length: 1.645744e+05um, number of vias: 15647
[NR-eGR]     M5  (5H) length: 1.066464e+05um, number of vias: 4302
[NR-eGR]     M6  (6V) length: 8.125821e+04um, number of vias: 2155
[NR-eGR]     M7  (7H) length: 5.467783e+04um, number of vias: 393
[NR-eGR]     M8  (8V) length: 8.299516e+03um, number of vias: 171
[NR-eGR]     M9  (9H) length: 7.937570e+03um, number of vias: 2
[NR-eGR]   MRDL (10V) length: 4.864000e+00um, number of vias: 0
[NR-eGR] Total length: 1.029989e+06um, number of vias: 506022
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.731169e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 3.05 sec, Real: 3.06 sec, Curr Mem: 1840.39 MB )
Extraction called for design 'ORCA_TOP' of instances=42457 and nets=46067 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1827.387M)

Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1856.19)
Total number of fetched objects 50225
End delay calculation. (MEM=1923.52 CPU=0:00:10.4 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=1923.52 CPU=0:00:14.5 REAL=0:00:14.0)
*** Done Building Timing Graph (cpu=0:00:18.6 real=0:00:18.0 totSessionCpu=0:07:38 mem=1923.5M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -18.902 |
|           TNS (ns):|-13558.2 |
|    Violating Paths:|  1841   |
|          All Paths:|  14715  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1562 (1562)    |   -6.257   |   1593 (1593)    |
|   max_tran     |   4137 (15751)   |  -24.295   |   4139 (15801)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 41.461%
------------------------------------------------------------
**optDesign ... cpu = 0:00:29, real = 0:00:30, mem = 1589.9M, totSessionCpu=0:07:41 **
** INFO : this run is activating medium effort placeOptDesign flow


*** Starting optimizing excluded clock nets MEM= 1896.5M) ***
*info: Found 2 Excluded clock net(s) with DRVs or Setup violation.
*info: List of excluded clock nets to be optimized :
	ate_clk	 Setup Violation(slack=-0.441ns)
	occ_int2/n5	 Setup Violation(slack=-0.441ns)
*** Starting optFanout (1916.6M)
*info: 2 nets specified in /tmp/innovus_temp_50844_auto.ece.pdx.edu_ekke_qcNNZQ/innovs0s074 selected
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 3 special nets excluded.
*info: 983 no-driver nets excluded.
*** Starting multi-driver net buffering ***


*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.5, MEM=1916.6M) ***
Initializing placement sections/sites ...
Density before buffering = 0.415532

Footprint cell information for insertRepeater
*info: There are 18 candidate always on buffer/inverter cells
*info: There are 23 candidate Buffer cells
*info: There are 15 candidate Inverter cells
Buffers found for each power domain:
	PowerDomain "PD_RISC_CORE" has 38 buffer(s) to use
	PowerDomain "PD_ORCA_TOP" has 38 buffer(s) to use
Always on buffers found for each power domain:
	PowerDomain "PD_RISC_CORE" (pd tag = "1") has 18 always on buffer(s) to use
	PowerDomain "PD_ORCA_TOP" (pd tag = "2") has 18 always on buffer(s) to use

Start fixing timing ... (0:00:00.5 1917.6M)

Footprint cell information for calculating maxBufDist
*info: There are 18 candidate always on buffer/inverter cells
Buffers found for each power domain:
	PowerDomain "PD_RISC_CORE" has 38 buffer(s) to use
	PowerDomain "PD_ORCA_TOP" has 38 buffer(s) to use
Always on buffers found for each power domain:
	PowerDomain "PD_RISC_CORE" (pd tag = "1") has 18 always on buffer(s) to use
	PowerDomain "PD_ORCA_TOP" (pd tag = "2") has 18 always on buffer(s) to use

*info: Buffered 0 large fanout net (> 100 terms)
Finished fixing timing (0:00:03.3 2087.9M)

Start fixing design rules ... (0:00:03.3 2087.9M)
Finished fixing design rule (0:00:04.1 2087.9M)

Summary:
1 buffer added on 1 net (with 0 driver resized)

Density after buffering = 0.415563
*** Completed optFanout (0:00:04.8 2087.9M)

*** Finished optimizing excluded clock nets (CPU Time= 0:00:06.8  MEM= 2068.9M) ***
*** Starting optimizing excluded clock nets MEM= 2068.9M) ***
*info: Found 3 Excluded clock net(s) with DRVs or Setup violation.
*info: List of excluded clock nets to be optimized :
	ate_clk	 Setup Violation(slack=-0.224ns)
	FE_OFN152_ate_clk	 Setup Violation(slack=-0.224ns)
	occ_int2/n5	 Setup Violation(slack=-0.224ns)
*** Starting optFanout (2087.9M)
*info: 3 nets specified in /tmp/innovus_temp_50844_auto.ece.pdx.edu_ekke_qcNNZQ/innovypBcfA selected
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 3 special nets excluded.
*info: 983 no-driver nets excluded.
*** Starting multi-driver net buffering ***


*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.5, MEM=2087.9M) ***

Footprint cell information for insertRepeater
Buffers found for each power domain:
	PowerDomain "PD_RISC_CORE" has 38 buffer(s) to use
	PowerDomain "PD_ORCA_TOP" has 38 buffer(s) to use
Always on buffers found for each power domain:
	PowerDomain "PD_RISC_CORE" (pd tag = "1") has 18 always on buffer(s) to use
	PowerDomain "PD_ORCA_TOP" (pd tag = "2") has 18 always on buffer(s) to use

Start fixing timing ... (0:00:00.5 2087.9M)
*info: Buffered 0 large fanout net (> 100 terms)
Finished fixing timing (0:00:01.8 2087.9M)

Start fixing design rules ... (0:00:01.8 2087.9M)
Finished fixing design rule (0:00:02.6 2087.9M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.415563
*** Completed optFanout (0:00:03.3 2087.9M)

*** Finished optimizing excluded clock nets (CPU Time= 0:00:03.8  MEM= 2068.9M) ***
The useful skew maximum allowed delay is: 0.3
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 108 clock nets excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:54.4/0:09:12.0 (0.9), mem = 2068.9M


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 97 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:04.5/0:00:04.5 (1.0), totSession cpu/real = 0:07:59.0/0:09:16.5 (0.9), mem = 2068.9M
**INFO: Always on buffers available for drv fixing
Begin: GigaOpt high fanout net optimization
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 108 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:01.3/0:09:18.9 (0.9), mem = 1985.9M

+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    41.56%|        -| -18.902|-13561.903|   0:00:00.0| 2004.9M|
|    42.87%|     2187| -17.521|-11327.789|   0:00:13.0| 2109.2M|
+----------+---------+--------+----------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:12.5 real=0:00:13.0 mem=2109.2M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 5 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.

*** DrvOpt [finish] : cpu/real = 0:00:17.8/0:00:17.8 (1.0), totSession cpu/real = 0:08:19.1/0:09:36.7 (0.9), mem = 2090.1M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 108 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:19.3/0:09:36.8 (0.9), mem = 2090.1M

+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  6066| 18143|   -24.38|  2148|  4296|    -0.61|     0|     0|     0|     0|   -17.52|-11327.79|       0|       0|       0|  42.87|          |         |
|    27|    27|    -0.03|    46|    92|    -0.00|     0|     0|     0|     0|    -3.02|  -467.52|    1675|     445|     892|  44.69| 0:00:31.0|  2136.3M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -3.02|  -467.71|      36|       0|      34|  44.72| 0:00:00.0|  2136.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:33.8 real=0:00:34.0 mem=2136.3M) ***

*** DrvOpt [finish] : cpu/real = 0:00:37.9/0:00:37.9 (1.0), totSession cpu/real = 0:08:57.2/0:10:14.7 (0.9), mem = 2117.2M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:46, real = 0:01:46, mem = 1735.7M, totSessionCpu=0:08:57 **

Active setup views:
 func_worst_scenario
  Dominating endpoints: 9397
  Dominating TNS: -430.337

 test_worst_scenario
  Dominating endpoints: 4487
  Dominating TNS: -37.053

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 108 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:59.5/0:10:17.0 (0.9), mem = 2053.2M

*info: 108 clock nets excluded
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 3 special nets excluded.
*info: 1029 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -3.020  TNS Slack -467.711 
+--------+--------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+--------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -3.020|-467.711|    44.72%|   0:00:00.0| 2088.3M|test_worst_scenario|  default| I_BLENDER_0/s4_op1_reg_21_/D                       |
|  -2.719|-296.670|    44.97%|   0:00:19.0| 2157.8M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_16_/D                       |
|  -2.719|-297.329|    44.98%|   0:00:03.0| 2160.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_16_/D                       |
|  -2.719|-297.329|    44.98%|   0:00:01.0| 2160.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_16_/D                       |
|  -1.315|-105.966|    45.03%|   0:00:10.0| 2160.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_26_/D                       |
|  -1.291| -93.658|    45.08%|   0:00:10.0| 2159.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_26_/D                       |
|  -1.291| -93.624|    45.09%|   0:00:02.0| 2159.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_26_/D                       |
|  -1.291| -93.624|    45.09%|   0:00:00.0| 2159.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_26_/D                       |
|  -1.273| -89.254|    45.09%|   0:00:03.0| 2159.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_26_/D                       |
|  -1.273| -88.053|    45.12%|   0:00:04.0| 2159.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_26_/D                       |
|  -1.273| -88.023|    45.12%|   0:00:01.0| 2159.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_26_/D                       |
|  -1.273| -88.023|    45.12%|   0:00:01.0| 2159.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_26_/D                       |
|  -1.273| -87.969|    45.12%|   0:00:01.0| 2159.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_26_/D                       |
|  -1.273| -87.608|    45.14%|   0:00:03.0| 2159.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_26_/D                       |
|  -1.273| -87.572|    45.14%|   0:00:01.0| 2159.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_26_/D                       |
|  -1.273| -87.572|    45.14%|   0:00:01.0| 2159.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_26_/D                       |
|  -1.273| -87.420|    45.14%|   0:00:01.0| 2159.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_26_/D                       |
|  -1.273| -86.935|    45.16%|   0:00:03.0| 2159.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_26_/D                       |
|  -1.273| -86.935|    45.16%|   0:00:01.0| 2159.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_26_/D                       |
|  -1.273| -86.935|    45.16%|   0:00:01.0| 2159.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_26_/D                       |
|  -1.273| -86.805|    45.17%|   0:00:01.0| 2159.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_26_/D                       |
|  -1.273| -86.757|    45.17%|   0:00:03.0| 2159.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_26_/D                       |
|  -1.273| -86.757|    45.17%|   0:00:01.0| 2159.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_26_/D                       |
|  -1.273| -86.757|    45.17%|   0:00:00.0| 2159.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_26_/D                       |
|  -1.273| -86.743|    45.18%|   0:00:01.0| 2159.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_26_/D                       |
|  -1.273| -86.590|    45.18%|   0:00:04.0| 2159.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_26_/D                       |
+--------+--------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:01:16 real=0:01:16 mem=2159.6M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:01:16 real=0:01:16 mem=2159.6M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -1.273  TNS Slack -86.590 
*** SetupOpt [finish] : cpu/real = 0:01:24.1/0:01:24.0 (1.0), totSession cpu/real = 0:10:23.6/0:11:41.1 (0.9), mem = 2124.5M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -1.273
*** Check timing (0:00:00.0)
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 108 clock nets excluded from IPO operation.


Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:26.3/0:11:43.7 (0.9), mem = 2112.6M
Reclaim Optimization WNS Slack -1.273  TNS Slack -86.590 Density 45.18
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    45.18%|        -|  -1.273| -86.590|   0:00:00.0| 2112.6M|
|    45.18%|       11|  -1.273| -86.589|   0:00:04.0| 2150.7M|
|    45.18%|        2|  -1.273| -86.589|   0:00:00.0| 2150.7M|
|    45.18%|        0|  -1.273| -86.589|   0:00:00.0| 2150.7M|
|    45.05%|      204|  -1.273| -86.201|   0:00:07.0| 2150.7M|
|    44.66%|     2713|  -1.273| -85.262|   0:00:19.0| 2150.7M|
|    44.66%|       43|  -1.273| -85.259|   0:00:01.0| 2150.7M|
|    44.66%|        0|  -1.273| -85.259|   0:00:01.0| 2150.7M|
|    44.66%|        0|  -1.273| -85.259|   0:00:00.0| 2150.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.273  TNS Slack -85.259 Density 44.66
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:33.8) (real = 0:00:34.0) **
*** AreaOpt [finish] : cpu/real = 0:00:33.2/0:00:33.1 (1.0), totSession cpu/real = 0:10:59.4/0:12:16.9 (0.9), mem = 2150.7M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:34, real=0:00:34, mem=2077.66M, totSessionCpu=0:11:00).


*** Start incrementalPlace ***
Collecting buffer chain nets ...
SKP will enable view:
  func_worst_scenario
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2103.04 MB )
[NR-eGR] Read 96879 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2103.04 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 15484
[NR-eGR] #PG Blockages       : 96879
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=49707  numIgnoredNets=0
[NR-eGR] There are 108 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 49707 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 49707 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.47% H + 0.09% V. EstWL: 1.008539e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       196( 0.15%)        40( 0.03%)        29( 0.02%)         0( 0.00%)   ( 0.20%) 
[NR-eGR]      M3  (3)      1589( 1.18%)       171( 0.13%)        42( 0.03%)        14( 0.01%)   ( 1.35%) 
[NR-eGR]      M4  (4)        71( 0.05%)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]      M5  (5)       416( 0.31%)         6( 0.00%)         1( 0.00%)         0( 0.00%)   ( 0.31%) 
[NR-eGR]      M6  (6)       100( 0.05%)        10( 0.00%)         1( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]      M7  (7)       350( 0.17%)        17( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.18%) 
[NR-eGR]      M8  (8)         9( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)        39( 0.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total             2770( 0.20%)       246( 0.02%)        73( 0.01%)        14( 0.00%)   ( 0.22%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.35% H + 0.03% V
[NR-eGR] Overflow after earlyGlobalRoute 0.43% H + 0.05% V
Early Global Route congestion estimation runtime: 1.66 seconds, mem = 2122.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 4.98, normalized total congestion hotspot area = 12.59 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===


Identified 426 spare or floating instances, with no clusters.

*** Finished SKP initialization (cpu=0:00:11.0, real=0:00:11.0)***
Iteration  8: Total net bbox = 8.174e+05 (4.09e+05 4.09e+05)
              Est.  stn bbox = 9.590e+05 (4.79e+05 4.80e+05)
              cpu = 0:00:33.1 real = 0:00:33.0 mem = 2317.6M
Iteration  9: Total net bbox = 8.408e+05 (4.23e+05 4.17e+05)
              Est.  stn bbox = 9.843e+05 (4.94e+05 4.90e+05)
              cpu = 0:00:39.0 real = 0:00:38.0 mem = 2309.9M
Iteration 10: Total net bbox = 8.455e+05 (4.26e+05 4.19e+05)
              Est.  stn bbox = 9.899e+05 (4.98e+05 4.92e+05)
              cpu = 0:00:16.6 real = 0:00:16.0 mem = 2308.3M
Iteration 11: Total net bbox = 8.675e+05 (4.36e+05 4.31e+05)
              Est.  stn bbox = 1.012e+06 (5.07e+05 5.05e+05)
              cpu = 0:00:14.6 real = 0:00:14.0 mem = 2311.5M
Iteration 12: Total net bbox = 8.748e+05 (4.39e+05 4.35e+05)
              Est.  stn bbox = 1.019e+06 (5.10e+05 5.09e+05)
              cpu = 0:00:13.1 real = 0:00:14.0 mem = 2315.7M
Move report: Timing Driven Placement moves 46584 insts, mean move: 14.43 um, max move: 480.87 um
	Max move on inst (occ_int2/slow_clk_1_clkgt/u_icg): (348.54, 414.66) --> (553.39, 690.67)

Finished Incremental Placement (cpu=0:02:23, real=0:02:23, mem=2305.7M)
**WARN: (IMPSC-1750):	scanReorder is running on autoFlow mode, it probably overwrite other user setting, see the detail in logv.
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 5 scan chains (total 5076 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_573" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_82_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_97" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s1_op1_reg_8_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_2_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_8_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_1_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_11_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_15_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_9_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_0_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_10_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_13_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_98" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_141" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_83" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_567" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s2_op1_reg_1_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_38_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_676_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 5 scan chains passed sanity check.
INFO: Auto effort scan reorder.
*** Summary: Scan Reorder within scan chain
        Total scan reorder time: cpu: 0:00:01.3 , real: 0:00:01.0
Successfully reordered 5 scan chains.
Initial total scan wire length:    54926.823 (floating:    42039.752)
Final   total scan wire length:    51185.791 (floating:    38298.720)
Improvement:     3741.032   percent  6.81 (floating improvement:     3741.032   percent  8.90)
Current max long connection 378.623
*** End of ScanReorder (cpu=0:00:01.4, real=0:00:01.0, mem=2497.7M) ***
Total net length = 1.600e+06 (8.269e+05 7.728e+05) (ext = 1.583e+04)

*** Starting refinePlace (0:13:27 mem=2507.7M) ***
Total net bbox length = 8.939e+05 (4.537e+05 4.402e+05) (ext = 1.223e+04)
97 shifters were already placed.
97 shifters have been successfully placed.
Move report: Detail placement moves 46635 insts, mean move: 0.84 um, max move: 47.77 um
	Max move on inst (FE_OFC2588_net_sd_sys_read_data_37): (175.78, 109.25) --> (222.98, 108.68)
	Runtime: CPU: 0:00:07.6 REAL: 0:00:07.0 MEM: 2507.7MB
Summary Report:
Instances move: 46635 (out of 47070 movable)
Instances flipped: 54
Mean displacement: 0.84 um
Max displacement: 47.77 um (Instance: FE_OFC2588_net_sd_sys_read_data_37) (175.781, 109.25) -> (222.984, 108.68)
	Length: 8 sites, height: 1 rows, site name: unit, cell type: INVX4_LVT
Total net bbox length = 8.636e+05 (4.210e+05 4.426e+05) (ext = 1.216e+04)
Runtime: CPU: 0:00:07.8 REAL: 0:00:07.0 MEM: 2507.7MB
*** Finished refinePlace (0:13:35 mem=2507.7M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2507.71 MB )
[NR-eGR] Read 96879 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2507.71 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 15484
[NR-eGR] #PG Blockages       : 96879
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=49707  numIgnoredNets=0
[NR-eGR] There are 108 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 49707 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 49707 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.53% H + 0.08% V. EstWL: 9.682619e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       225( 0.17%)        19( 0.01%)        18( 0.01%)        14( 0.01%)   ( 0.21%) 
[NR-eGR]      M3  (3)      1334( 0.99%)       162( 0.12%)        31( 0.02%)         0( 0.00%)   ( 1.14%) 
[NR-eGR]      M4  (4)        95( 0.07%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]      M5  (5)       439( 0.33%)         4( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.33%) 
[NR-eGR]      M6  (6)        49( 0.02%)        14( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M7  (7)       560( 0.27%)         9( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.28%) 
[NR-eGR]      M8  (8)         2( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)        90( 0.06%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total             2794( 0.20%)       208( 0.02%)        49( 0.00%)        14( 0.00%)   ( 0.22%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.44% H + 0.02% V
[NR-eGR] Overflow after earlyGlobalRoute 0.50% H + 0.05% V
Early Global Route congestion estimation runtime: 1.42 seconds, mem = 2507.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 1.84, normalized total congestion hotspot area = 5.25 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 181238
[NR-eGR]     M2  (2V) length: 2.840523e+05um, number of vias: 246435
[NR-eGR]     M3  (3H) length: 3.170233e+05um, number of vias: 77343
[NR-eGR]     M4  (4V) length: 1.627652e+05um, number of vias: 17589
[NR-eGR]     M5  (5H) length: 1.098048e+05um, number of vias: 5074
[NR-eGR]     M6  (6V) length: 7.981931e+04um, number of vias: 2381
[NR-eGR]     M7  (7H) length: 5.024293e+04um, number of vias: 433
[NR-eGR]     M8  (8V) length: 8.203398e+03um, number of vias: 175
[NR-eGR]     M9  (9H) length: 6.458462e+03um, number of vias: 0
[NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.018370e+06um, number of vias: 530668
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.318111e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 1.36 seconds, mem = 2245.7M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:02:37, real=0:02:37)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2236.9M)
Extraction called for design 'ORCA_TOP' of instances=47110 and nets=50775 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 2236.891M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:06:30, real = 0:06:30, mem = 1697.8M, totSessionCpu=0:13:41 **
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2118.43)
Total number of fetched objects 54878
End delay calculation. (MEM=2177.73 CPU=0:00:10.9 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=2177.73 CPU=0:00:15.2 REAL=0:00:15.0)
**INFO: Always on buffers available for drv fixing
Begin: GigaOpt DRV Optimization
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 108 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:14:05.3/0:15:22.6 (0.9), mem = 2177.7M

+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   224|   224|    -0.35|   736|  1472|    -0.03|     0|     0|     0|     0|    -0.94|   -59.57|       0|       0|       0|  44.66|          |         |
|     0|     0|     0.00|     4|     8|    -0.00|     0|     0|     0|     0|    -1.75|  -157.06|     345|       4|     481|  44.99| 0:00:14.0|  2296.2M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.75|  -157.06|       2|       0|       2|  44.99| 0:00:00.0|  2296.2M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.75|  -157.06|       0|       0|       0|  44.99| 0:00:00.0|  2296.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:16.2 real=0:00:16.0 mem=2296.2M) ***


*** Starting refinePlace (0:14:29 mem=2312.2M) ***
Total net bbox length = 8.663e+05 (4.224e+05 4.439e+05) (ext = 1.216e+04)
Move report: Detail placement moves 1086 insts, mean move: 0.49 um, max move: 4.56 um
	Max move on inst (I_RISC_CORE/FE_OFC6744_n1259): (635.97, 254.14) --> (634.75, 250.80)
	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 2312.2MB
Summary Report:
Instances move: 1086 (out of 47421 movable)
Instances flipped: 0
Mean displacement: 0.49 um
Max displacement: 4.56 um (Instance: I_RISC_CORE/FE_OFC6744_n1259) (635.968, 254.144) -> (634.752, 250.8)
	Length: 8 sites, height: 1 rows, site name: unit, cell type: NBUFFX2_LVT, constraint:Fence
Total net bbox length = 8.665e+05 (4.225e+05 4.439e+05) (ext = 1.216e+04)
Runtime: CPU: 0:00:02.3 REAL: 0:00:03.0 MEM: 2312.2MB
*** Finished refinePlace (0:14:32 mem=2312.2M) ***
*** maximum move = 4.56 um ***
*** Finished re-routing un-routed nets (2312.2M) ***


*** Finish Physical Update (cpu=0:00:04.5 real=0:00:04.0 mem=2312.2M) ***
*** DrvOpt [finish] : cpu/real = 0:00:27.8/0:00:27.8 (1.0), totSession cpu/real = 0:14:33.1/0:15:50.3 (0.9), mem = 2277.1M
End: GigaOpt DRV Optimization


------------------------------------------------------------
     Summary (cpu=0.47min real=0.47min mem=2160.1M)                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.749  | -1.749  |  0.152  |  0.218  |  0.165  | -0.304  |  0.638  |
|           TNS (ns):|-156.579 |-146.870 |  0.000  |  0.000  |  0.000  | -9.709  |  0.000  |
|    Violating Paths:|   231   |   199   |    0    |    0    |    0    |   32    |    0    |
|          All Paths:|  14715  |  14451  |   26    |   122   |   116   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     31 (31)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.888%
Routing Overflow: 0.50% H and 0.05% V
------------------------------------------------------------
**optDesign ... cpu = 0:07:25, real = 0:07:25, mem = 1769.4M, totSessionCpu=0:14:36 **
*** Timing NOT met, worst failing slack is -1.749
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 108 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:14:36.6/0:15:53.8 (0.9), mem = 2160.1M

*info: 108 clock nets excluded
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 3 special nets excluded.
*info: 1044 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.749 TNS Slack -157.061 Density 44.99
OptDebug: Start of Optimizer WNS Pass 0:
+-----------------------------+------+--------+
|Path Group                   |   WNS|     TNS|
+-----------------------------+------+--------+
|in2out in2reg reg2out default|-0.303| -10.192|
|reg2cgate                    | 0.152|   0.000|
|reg2reg                      |-1.749|-146.869|
|HEPG                         |-1.749|-146.869|
|All Paths                    |-1.749|-157.061|
+-----------------------------+------+--------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -1.749|   -1.749|-146.869| -157.061|    44.99%|   0:00:00.0| 2195.2M|test_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_26_/D                       |
|  -1.616|   -1.616|-144.707| -154.899|    44.99%|   0:00:01.0| 2233.4M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_28_/D                       |
|  -1.559|   -1.559|-144.082| -154.274|    44.99%|   0:00:00.0| 2233.4M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_26_/D                       |
|  -1.548|   -1.548|-143.182| -153.373|    44.99%|   0:00:00.0| 2233.4M|func_worst_scenario|  reg2reg| I_BLENDER_1/s4_op2_reg_18_/D                       |
|  -1.538|   -1.538|-141.271| -151.463|    44.99%|   0:00:00.0| 2234.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_28_/D                       |
|  -1.508|   -1.508|-137.339| -147.531|    44.99%|   0:00:01.0| 2236.4M|func_worst_scenario|  reg2reg| I_BLENDER_1/s4_op2_reg_18_/D                       |
|  -1.493|   -1.493| -96.081| -106.273|    44.99%|   0:00:00.0| 2236.4M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_24_/D                       |
|  -1.435|   -1.435| -94.580| -104.772|    44.99%|   0:00:00.0| 2236.4M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_24_/D                       |
|  -1.389|   -1.389| -91.742| -101.934|    44.99%|   0:00:00.0| 2236.4M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_24_/D                       |
|  -1.219|   -1.219| -54.154|  -64.346|    44.99%|   0:00:00.0| 2236.4M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_391/D                                |
|  -0.659|   -0.659| -43.792|  -53.984|    44.99%|   0:00:00.0| 2236.4M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_24_/D                       |
|  -0.621|   -0.621| -43.153|  -53.345|    44.99%|   0:00:00.0| 2236.4M|func_worst_scenario|  reg2reg| I_BLENDER_1/s4_op2_reg_18_/D                       |
|  -0.604|   -0.604| -42.024|  -52.216|    44.99%|   0:00:00.0| 2236.4M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_24_/D                       |
|  -0.573|   -0.573| -39.736|  -49.928|    44.99%|   0:00:00.0| 2236.4M|func_worst_scenario|  reg2reg| I_BLENDER_1/s4_op2_reg_18_/D                       |
|  -0.506|   -0.506| -36.780|  -46.972|    44.99%|   0:00:01.0| 2236.4M|func_worst_scenario|  reg2reg| I_BLENDER_1/s3_op1_reg_22_/D                       |
|  -0.462|   -0.462| -31.709|  -41.901|    44.99%|   0:00:00.0| 2236.4M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_28_/D                       |
|  -0.454|   -0.454| -29.844|  -40.035|    44.99%|   0:00:00.0| 2236.4M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_24_/D                       |
|  -0.420|   -0.420| -28.456|  -38.648|    44.99%|   0:00:00.0| 2236.4M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_239/D                                |
|  -0.408|   -0.408| -28.070|  -38.262|    44.99%|   0:00:00.0| 2236.4M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_239/D                                |
|  -0.401|   -0.401| -27.593|  -37.785|    44.99%|   0:00:00.0| 2236.4M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_24_/D                       |
|  -0.389|   -0.389| -26.654|  -36.846|    44.99%|   0:00:00.0| 2236.4M|func_worst_scenario|  reg2reg| I_BLENDER_1/s4_op2_reg_18_/D                       |
|  -0.376|   -0.376| -23.635|  -33.827|    44.99%|   0:00:00.0| 2236.4M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_24_/D                       |
|  -0.345|   -0.345| -19.922|  -30.114|    44.99%|   0:00:00.0| 2236.4M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_24_/D                       |
|  -0.327|   -0.327| -19.108|  -29.300|    44.99%|   0:00:01.0| 2236.4M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_28_/D                       |
|  -0.317|   -0.317| -19.098|  -29.290|    44.99%|   0:00:00.0| 2236.4M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_28_/D                       |
|  -0.304|   -0.304| -18.733|  -28.925|    44.99%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_24_/D                       |
|  -0.292|   -0.303| -18.461|  -28.653|    44.99%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_28_/D                       |
|  -0.287|   -0.303| -16.286|  -26.478|    44.99%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_/D   |
|  -0.278|   -0.303| -16.052|  -26.244|    44.99%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_620/D                                |
|  -0.269|   -0.303| -16.927|  -27.119|    44.99%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_24_/D                       |
|  -0.262|   -0.303| -16.703|  -26.895|    44.99%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_620/D                                |
|  -0.256|   -0.303| -15.645|  -25.837|    44.99%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/D   |
|  -0.245|   -0.303| -13.013|  -23.205|    44.99%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_24_/D                       |
|  -0.223|   -0.303| -12.833|  -23.024|    44.99%|   0:00:01.0| 2239.5M|func_worst_scenario|  reg2reg| I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_23_/D   |
|  -0.220|   -0.303| -11.241|  -21.433|    44.99%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_24_/D                       |
|  -0.209|   -0.303| -11.092|  -21.284|    44.99%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/s4_op2_reg_18_/D                       |
|  -0.194|   -0.303| -10.392|  -20.584|    45.00%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_24_/D                       |
|  -0.187|   -0.303|  -9.995|  -20.187|    45.00%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_28_/D                       |
|  -0.171|   -0.303|  -9.215|  -19.407|    45.00%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/s4_op2_reg_18_/D                       |
|  -0.162|   -0.303|  -8.931|  -19.123|    45.00%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_24_/D                       |
|  -0.155|   -0.303|  -8.697|  -18.889|    45.00%|   0:00:01.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_28_/D                       |
|  -0.149|   -0.303|  -7.561|  -17.753|    45.00%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_28_/D                       |
|  -0.142|   -0.303|  -6.248|  -16.440|    45.00%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_626/D                                |
|  -0.131|   -0.303|  -6.186|  -16.378|    45.01%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_24_/D                       |
|  -0.125|   -0.303|  -5.942|  -16.134|    45.01%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_638/D                                |
|  -0.120|   -0.303|  -5.546|  -15.738|    45.01%|   0:00:01.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_24_/D                       |
|  -0.116|   -0.303|  -5.459|  -15.651|    45.01%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_24_/D                       |
|  -0.114|   -0.303|  -5.153|  -15.345|    45.01%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_24_/D                       |
|  -0.112|   -0.303|  -5.095|  -15.286|    45.01%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_620/D                                |
|  -0.102|   -0.303|  -4.609|  -14.801|    45.02%|   0:00:01.0| 2239.5M|func_worst_scenario|  reg2reg| I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/D   |
|  -0.094|   -0.303|  -4.272|  -14.463|    45.02%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_391/D                                |
|  -0.090|   -0.303|  -3.738|  -13.930|    45.03%|   0:00:01.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_239/D                                |
|  -0.084|   -0.303|  -3.531|  -13.722|    45.03%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_432/D                                |
|  -0.077|   -0.303|  -3.160|  -13.352|    45.03%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_432/D                                |
|  -0.071|   -0.303|  -2.802|  -12.993|    45.03%|   0:00:01.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_626/D                                |
|  -0.069|   -0.303|  -2.667|  -12.858|    45.04%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_24_/D                       |
|  -0.065|   -0.303|  -2.654|  -12.846|    45.04%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_626/D                                |
|  -0.059|   -0.303|  -1.875|  -12.066|    45.05%|   0:00:01.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_391/D                                |
|  -0.053|   -0.303|  -1.370|  -11.562|    45.04%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_391/D                                |
|  -0.047|   -0.303|  -0.981|  -11.173|    45.05%|   0:00:01.0| 2239.5M|func_worst_scenario|  reg2reg| I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__3_/D   |
|  -0.041|   -0.303|  -0.823|  -11.015|    45.05%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_28_/D                       |
|  -0.039|   -0.303|  -0.815|  -11.007|    45.06%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_28_/D                       |
|  -0.033|   -0.303|  -0.700|  -10.892|    45.06%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_310/D                                |
|  -0.027|   -0.303|  -0.585|  -10.777|    45.07%|   0:00:01.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/s4_op2_reg_18_/D                       |
|  -0.023|   -0.303|  -0.377|  -10.569|    45.07%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_26_/D                       |
|  -0.025|   -0.303|  -0.320|  -10.512|    45.07%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/s4_op2_reg_18_/D                       |
|  -0.019|   -0.303|  -0.301|  -10.493|    45.07%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/s4_op2_reg_18_/D                       |
|  -0.013|   -0.303|  -0.183|  -10.375|    45.07%|   0:00:01.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_239/D                                |
|  -0.007|   -0.303|  -0.026|  -10.218|    45.10%|   0:00:01.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_29_/D                       |
|  -0.001|   -0.303|  -0.004|  -10.195|    45.10%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_377/D                                |
|   0.005|   -0.303|   0.000|  -10.192|    45.11%|   0:00:01.0| 2239.5M|func_worst_scenario|  reg2reg| I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__30_/D       |
|   0.005|   -0.303|   0.000|  -10.192|    45.12%|   0:00:01.0| 2239.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_391/D                                |
|   0.011|   -0.303|   0.000|  -10.192|    45.12%|   0:00:00.0| 2239.5M|func_worst_scenario|  reg2reg| I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__16_/D  |
|   0.016|   -0.303|   0.000|  -10.192|    45.13%|   0:00:01.0| 2239.5M|                 NA|       NA| NA                                                 |
|   0.016|   -0.303|   0.000|  -10.192|    45.13%|   0:00:00.0| 2239.5M|test_worst_scenario|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:17.6 real=0:00:18.0 mem=2239.5M) ***
Active Path Group: in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.303|   -0.303| -10.192|  -10.192|    45.13%|   0:00:00.0| 2239.5M|test_worst_scenario|   in2out| sd_DQ_out[16]                                      |
|  -0.265|   -0.265|  -8.891|   -8.891|    45.13%|   0:00:00.0| 2239.5M|func_worst_scenario|   in2out| sd_DQ_out[16]                                      |
|  -0.265|   -0.265|  -8.890|   -8.890|    45.13%|   0:00:00.0| 2239.5M|test_worst_scenario|   in2out| sd_DQ_out[16]                                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=2239.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:18.3 real=0:00:18.0 mem=2239.5M) ***
OptDebug: End of Optimizer WNS Pass 0:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.890|
|reg2cgate                    | 0.152| 0.000|
|reg2reg                      | 0.017| 0.000|
|HEPG                         | 0.017| 0.000|
|All Paths                    |-0.265|-8.890|
+-----------------------------+------+------+

** GigaOpt Optimizer WNS Slack -0.265 TNS Slack -8.890 Density 45.13

*** Starting refinePlace (0:15:10 mem=2239.5M) ***
Total net bbox length = 8.679e+05 (4.232e+05 4.446e+05) (ext = 1.216e+04)
Move report: Detail placement moves 1250 insts, mean move: 0.65 um, max move: 3.65 um
	Max move on inst (I_PCI_TOP/FE_RC_287_0): (516.19, 535.04) --> (514.22, 536.71)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2253.9MB
Summary Report:
Instances move: 1250 (out of 47758 movable)
Instances flipped: 0
Mean displacement: 0.65 um
Max displacement: 3.65 um (Instance: I_PCI_TOP/FE_RC_287_0) (516.192, 535.04) -> (514.216, 536.712)
	Length: 6 sites, height: 1 rows, site name: unit, cell type: NAND2X0_LVT
Total net bbox length = 8.685e+05 (4.237e+05 4.448e+05) (ext = 1.216e+04)
Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2253.9MB
*** Finished refinePlace (0:15:11 mem=2253.9M) ***
*** maximum move = 3.65 um ***
*** Finished re-routing un-routed nets (2253.9M) ***


*** Finish Physical Update (cpu=0:00:03.5 real=0:00:04.0 mem=2253.9M) ***
** GigaOpt Optimizer WNS Slack -0.265 TNS Slack -8.890 Density 45.13
OptDebug: Start of Optimizer WNS Pass 1:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.890|
|reg2cgate                    | 0.152| 0.000|
|reg2reg                      | 0.017| 0.000|
|HEPG                         | 0.017| 0.000|
|All Paths                    |-0.265|-8.890|
+-----------------------------+------+------+

Active Path Group: in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.265|   -0.265|  -8.890|   -8.890|    45.13%|   0:00:00.0| 2253.9M|test_worst_scenario|   in2out| sd_DQ_out[16]                                      |
|  -0.265|   -0.265|  -8.890|   -8.890|    45.13%|   0:00:00.0| 2253.9M|test_worst_scenario|   in2out| sd_DQ_out[16]                                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2253.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.4 real=0:00:00.0 mem=2253.9M) ***
OptDebug: End of Optimizer WNS Pass 1:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.890|
|reg2cgate                    | 0.152| 0.000|
|reg2reg                      | 0.017| 0.000|
|HEPG                         | 0.017| 0.000|
|All Paths                    |-0.265|-8.890|
+-----------------------------+------+------+

OptDebug: End of Setup Fixing:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.890|
|reg2cgate                    | 0.152| 0.000|
|reg2reg                      | 0.017| 0.000|
|HEPG                         | 0.017| 0.000|
|All Paths                    |-0.265|-8.890|
+-----------------------------+------+------+

**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:29.7 real=0:00:30.0 mem=2253.9M) ***

*** SetupOpt [finish] : cpu/real = 0:00:37.2/0:00:37.2 (1.0), totSession cpu/real = 0:15:13.9/0:16:31.0 (0.9), mem = 2218.8M
End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -0.265
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 108 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:15:14.6/0:16:31.8 (0.9), mem = 2163.8M

*info: 108 clock nets excluded
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 3 special nets excluded.
*info: 1045 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.265 TNS Slack -8.890 Density 45.13
OptDebug: Start of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.890|
|reg2cgate                    | 0.152| 0.000|
|reg2reg                      | 0.017| 0.000|
|HEPG                         | 0.017| 0.000|
|All Paths                    |-0.265|-8.890|
+-----------------------------+------+------+

Active Path Group: in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.265|   -0.265|  -8.890|   -8.890|    45.13%|   0:00:00.0| 2200.9M|test_worst_scenario|   in2out| sd_DQ_out[16]                                      |
|  -0.265|   -0.265|  -8.808|   -8.808|    45.13%|   0:00:01.0| 2242.1M|test_worst_scenario|   in2out| sd_DQ_out[16]                                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=2242.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.1 real=0:00:01.0 mem=2242.1M) ***
OptDebug: End of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.808|
|reg2cgate                    | 0.152| 0.000|
|reg2reg                      | 0.017| 0.000|
|HEPG                         | 0.017| 0.000|
|All Paths                    |-0.265|-8.808|
+-----------------------------+------+------+

** GigaOpt Optimizer WNS Slack -0.265 TNS Slack -8.808 Density 45.13

*** Starting refinePlace (0:15:25 mem=2242.1M) ***
Total net bbox length = 8.685e+05 (4.237e+05 4.448e+05) (ext = 1.211e+04)
Move report: Detail placement moves 14 insts, mean move: 1.66 um, max move: 4.26 um
	Max move on inst (occ_int2/FE_OCPC7053_n1): (558.60, 628.67) --> (561.18, 627.00)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2253.6MB
Summary Report:
Instances move: 14 (out of 47759 movable)
Instances flipped: 110
Mean displacement: 1.66 um
Max displacement: 4.26 um (Instance: occ_int2/FE_OCPC7053_n1) (558.6, 628.672) -> (561.184, 627)
	Length: 8 sites, height: 1 rows, site name: unit, cell type: NBUFFX2_LVT
Total net bbox length = 8.685e+05 (4.237e+05 4.448e+05) (ext = 1.211e+04)
Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 2253.6MB
*** Finished refinePlace (0:15:26 mem=2253.6M) ***
*** maximum move = 4.26 um ***
*** Finished re-routing un-routed nets (2253.6M) ***


*** Finish Physical Update (cpu=0:00:03.6 real=0:00:04.0 mem=2253.6M) ***
** GigaOpt Optimizer WNS Slack -0.265 TNS Slack -8.808 Density 45.13
OptDebug: End of Setup Fixing:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.808|
|reg2cgate                    | 0.152| 0.000|
|reg2reg                      | 0.017| 0.000|
|HEPG                         | 0.017| 0.000|
|All Paths                    |-0.265|-8.808|
+-----------------------------+------+------+

**** Begin NDR-Layer Usage Statistics ****
Layer 9 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:05.9 real=0:00:06.0 mem=2253.6M) ***

*** SetupOpt [finish] : cpu/real = 0:00:13.6/0:00:13.6 (1.0), totSession cpu/real = 0:15:28.2/0:16:45.3 (0.9), mem = 2218.5M
End: GigaOpt Optimization in TNS mode
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 108 clock nets excluded from IPO operation.

Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:15:29.4/0:16:46.6 (0.9), mem = 2184.6M
Reclaim Optimization WNS Slack -0.265  TNS Slack -8.808 Density 45.13
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    45.13%|        -|  -0.265|  -8.808|   0:00:00.0| 2184.6M|
|    45.13%|        0|  -0.265|  -8.808|   0:00:01.0| 2203.7M|
|    44.79%|      545|  -0.265|  -8.808|   0:00:11.0| 2224.3M|
|    44.58%|     1455|  -0.265|  -8.819|   0:00:13.0| 2224.3M|
|    44.57%|       57|  -0.265|  -8.819|   0:00:02.0| 2224.3M|
|    44.57%|        3|  -0.265|  -8.819|   0:00:00.0| 2224.3M|
|    44.57%|        0|  -0.265|  -8.819|   0:00:01.0| 2224.3M|
|    44.57%|        0|  -0.265|  -8.819|   0:00:00.0| 2224.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.265  TNS Slack -8.819 Density 44.57
**** Begin NDR-Layer Usage Statistics ****
Layer 9 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:29.5) (real = 0:00:29.0) **

*** Starting refinePlace (0:16:00 mem=2240.3M) ***
Total net bbox length = 8.661e+05 (4.225e+05 4.436e+05) (ext = 1.211e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2240.3MB
Summary Report:
Instances move: 0 (out of 47199 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.661e+05 (4.225e+05 4.436e+05) (ext = 1.211e+04)
Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2240.3MB
*** Finished refinePlace (0:16:01 mem=2240.3M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2240.3M) ***


*** Finish Physical Update (cpu=0:00:03.4 real=0:00:03.0 mem=2240.3M) ***
*** AreaOpt [finish] : cpu/real = 0:00:32.9/0:00:32.8 (1.0), totSession cpu/real = 0:16:02.2/0:17:19.4 (0.9), mem = 2240.3M
End: Area Reclaim Optimization (cpu=0:00:33, real=0:00:33, mem=2167.21M, totSessionCpu=0:16:02).
Begin: GigaOpt postEco DRV Optimization
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 108 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:16:03.5/0:17:20.7 (0.9), mem = 2167.2M

+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|     1|    -0.01|     2|     4|    -0.00|     0|     0|     0|     0|    -0.26|    -8.82|       0|       0|       0|  44.57|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.26|    -9.18|       1|       0|       2|  44.58| 0:00:01.0|  2226.0M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.26|    -9.18|       0|       0|       0|  44.58| 0:00:00.0|  2226.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 9 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:02.3 real=0:00:02.0 mem=2226.0M) ***


*** Starting refinePlace (0:16:11 mem=2242.0M) ***
Total net bbox length = 8.661e+05 (4.225e+05 4.436e+05) (ext = 1.211e+04)
Move report: Detail placement moves 3 insts, mean move: 0.81 um, max move: 1.37 um
	Max move on inst (FE_OFC762_scan_enable): (547.66, 623.66) --> (546.29, 623.66)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2242.0MB
Summary Report:
Instances move: 3 (out of 47200 movable)
Instances flipped: 0
Mean displacement: 0.81 um
Max displacement: 1.37 um (Instance: FE_OFC762_scan_enable) (547.656, 623.656) -> (546.288, 623.656)
	Length: 8 sites, height: 1 rows, site name: unit, cell type: INVX4_LVT
Total net bbox length = 8.661e+05 (4.225e+05 4.436e+05) (ext = 1.211e+04)
Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2242.0MB
*** Finished refinePlace (0:16:12 mem=2242.0M) ***
*** maximum move = 1.37 um ***
*** Finished re-routing un-routed nets (2242.0M) ***


*** Finish Physical Update (cpu=0:00:03.4 real=0:00:03.0 mem=2242.0M) ***
*** DrvOpt [finish] : cpu/real = 0:00:09.9/0:00:09.8 (1.0), totSession cpu/real = 0:16:13.4/0:17:30.5 (0.9), mem = 2206.9M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after postEco optimization: -0.019 -> -0.071 (bump = 0.052)
Begin: GigaOpt nonLegal postEco optimization
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 108 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:16:14.0/0:17:31.1 (0.9), mem = 2206.9M

*info: 108 clock nets excluded
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 3 special nets excluded.
*info: 1044 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.265 TNS Slack -9.183 Density 44.58
OptDebug: Start of Optimizer WNS Pass 0:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.808|
|reg2cgate                    | 0.162| 0.000|
|reg2reg                      |-0.060|-0.375|
|HEPG                         |-0.060|-0.375|
|All Paths                    |-0.265|-9.183|
+-----------------------------+------+------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.060|   -0.265|  -0.375|   -9.183|    44.58%|   0:00:01.0| 2242.0M|test_worst_scenario|  reg2reg| I_BLENDER_1/s4_op2_reg_18_/D                       |
|   0.000|   -0.265|   0.000|   -8.808|    44.58%|   0:00:00.0| 2261.1M|test_worst_scenario|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=2261.1M) ***
Active Path Group: in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.265|   -0.265|  -8.808|   -8.808|    44.58%|   0:00:00.0| 2261.1M|test_worst_scenario|   in2out| sd_DQ_out[16]                                      |
|  -0.265|   -0.265|  -8.808|   -8.808|    44.58%|   0:00:00.0| 2261.1M|test_worst_scenario|   in2out| sd_DQ_out[16]                                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2261.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.7 real=0:00:01.0 mem=2261.1M) ***
OptDebug: End of Optimizer WNS Pass 0:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.808|
|reg2cgate                    | 0.162| 0.000|
|reg2reg                      | 0.000| 0.000|
|HEPG                         | 0.000| 0.000|
|All Paths                    |-0.265|-8.808|
+-----------------------------+------+------+

** GigaOpt Optimizer WNS Slack -0.265 TNS Slack -8.808 Density 44.58

*** Starting refinePlace (0:16:23 mem=2261.1M) ***
Total net bbox length = 8.661e+05 (4.225e+05 4.436e+05) (ext = 1.211e+04)
Move report: Detail placement moves 1 insts, mean move: 0.76 um, max move: 0.76 um
	Max move on inst (I_BLENDER_1/FE_OCPC7006_n5117): (115.67, 300.96) --> (114.91, 300.96)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2261.1MB
Summary Report:
Instances move: 1 (out of 47200 movable)
Instances flipped: 0
Mean displacement: 0.76 um
Max displacement: 0.76 um (Instance: I_BLENDER_1/FE_OCPC7006_n5117) (115.672, 300.96) -> (114.912, 300.96)
	Length: 15 sites, height: 1 rows, site name: unit, cell type: NBUFFX8_LVT
Total net bbox length = 8.661e+05 (4.225e+05 4.436e+05) (ext = 1.211e+04)
Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 2261.1MB
*** Finished refinePlace (0:16:24 mem=2261.1M) ***
*** maximum move = 0.76 um ***
*** Finished re-routing un-routed nets (2261.1M) ***


*** Finish Physical Update (cpu=0:00:03.6 real=0:00:04.0 mem=2261.1M) ***
** GigaOpt Optimizer WNS Slack -0.265 TNS Slack -8.808 Density 44.58
OptDebug: End of Setup Fixing:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.808|
|reg2cgate                    | 0.162| 0.000|
|reg2reg                      | 0.000| 0.000|
|HEPG                         | 0.000| 0.000|
|All Paths                    |-0.265|-8.808|
+-----------------------------+------+------+

**** Begin NDR-Layer Usage Statistics ****
Layer 9 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:05.4 real=0:00:05.0 mem=2261.1M) ***

*** SetupOpt [finish] : cpu/real = 0:00:12.2/0:00:12.2 (1.0), totSession cpu/real = 0:16:26.2/0:17:43.3 (0.9), mem = 2226.0M
End: GigaOpt nonLegal postEco optimization
Design TNS changes after trial route: -8.819 -> -8.808
Begin: GigaOpt TNS non-legal recovery
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 108 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:16:27.4/0:17:44.5 (0.9), mem = 2226.0M

*info: 108 clock nets excluded
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 3 special nets excluded.
*info: 1044 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.265 TNS Slack -8.808 Density 44.58
OptDebug: Start of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.808|
|reg2cgate                    | 0.162| 0.000|
|reg2reg                      | 0.000| 0.000|
|HEPG                         | 0.000| 0.000|
|All Paths                    |-0.265|-8.808|
+-----------------------------+------+------+

Active Path Group: in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.265|   -0.265|  -8.808|   -8.808|    44.58%|   0:00:01.0| 2261.1M|test_worst_scenario|   in2out| sd_DQ_out[16]                                      |
|  -0.265|   -0.265|  -8.808|   -8.808|    44.58%|   0:00:00.0| 2261.1M|test_worst_scenario|   in2out| sd_DQ_out[16]                                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=2261.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:01.0 mem=2261.1M) ***
OptDebug: End of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.808|
|reg2cgate                    | 0.162| 0.000|
|reg2reg                      | 0.000| 0.000|
|HEPG                         | 0.000| 0.000|
|All Paths                    |-0.265|-8.808|
+-----------------------------+------+------+

OptDebug: End of Setup Fixing:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.808|
|reg2cgate                    | 0.162| 0.000|
|reg2reg                      | 0.000| 0.000|
|HEPG                         | 0.000| 0.000|
|All Paths                    |-0.265|-8.808|
+-----------------------------+------+------+

**** Begin NDR-Layer Usage Statistics ****
Layer 9 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=2261.1M) ***

*** SetupOpt [finish] : cpu/real = 0:00:07.4/0:00:07.4 (1.0), totSession cpu/real = 0:16:34.7/0:17:51.8 (0.9), mem = 2226.0M
End: GigaOpt TNS non-legal recovery

Begin: GigaOpt Optimization in post-eco TNS mode
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 108 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:16:35.2/0:17:52.3 (0.9), mem = 2226.0M

*info: 108 clock nets excluded
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 3 special nets excluded.
*info: 1044 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.265 TNS Slack -8.808 Density 44.58
OptDebug: Start of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.808|
|reg2cgate                    | 0.162| 0.000|
|reg2reg                      | 0.000| 0.000|
|HEPG                         | 0.000| 0.000|
|All Paths                    |-0.265|-8.808|
+-----------------------------+------+------+

Active Path Group: in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.265|   -0.265|  -8.808|   -8.808|    44.58%|   0:00:01.0| 2261.1M|test_worst_scenario|   in2out| sd_DQ_out[16]                                      |
|  -0.265|   -0.265|  -8.808|   -8.808|    44.58%|   0:00:00.0| 2261.1M|test_worst_scenario|   in2out| sd_DQ_out[16]                                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=2261.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:01.0 mem=2261.1M) ***
OptDebug: End of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.808|
|reg2cgate                    | 0.162| 0.000|
|reg2reg                      | 0.000| 0.000|
|HEPG                         | 0.000| 0.000|
|All Paths                    |-0.265|-8.808|
+-----------------------------+------+------+

OptDebug: End of Setup Fixing:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.808|
|reg2cgate                    | 0.162| 0.000|
|reg2reg                      | 0.000| 0.000|
|HEPG                         | 0.000| 0.000|
|All Paths                    |-0.265|-8.808|
+-----------------------------+------+------+

**** Begin NDR-Layer Usage Statistics ****
Layer 9 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=2261.1M) ***

*** SetupOpt [finish] : cpu/real = 0:00:07.6/0:00:07.6 (1.0), totSession cpu/real = 0:16:42.8/0:17:59.9 (0.9), mem = 2226.0M
End: GigaOpt Optimization in post-eco TNS mode

Active setup views:
 func_worst_scenario
  Dominating endpoints: 9422
  Dominating TNS: -8.644

 test_worst_scenario
  Dominating endpoints: 4460
  Dominating TNS: -0.164

Extraction called for design 'ORCA_TOP' of instances=47240 and nets=50897 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 2127.367M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2178.14 MB )
[NR-eGR] Read 96879 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2178.14 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 15484
[NR-eGR] #PG Blockages       : 96879
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=49823  numIgnoredNets=0
[NR-eGR] There are 108 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 49823 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 49823 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.61% H + 0.04% V. EstWL: 9.690043e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       207( 0.15%)        21( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.17%) 
[NR-eGR]      M3  (3)      1356( 1.01%)       164( 0.12%)        40( 0.03%)         1( 0.00%)   ( 1.16%) 
[NR-eGR]      M4  (4)        33( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M5  (5)       400( 0.30%)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.30%) 
[NR-eGR]      M6  (6)        48( 0.02%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M7  (7)       583( 0.28%)         7( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.29%) 
[NR-eGR]      M8  (8)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)       215( 0.14%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.14%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total             2843( 0.21%)       195( 0.01%)        40( 0.00%)         1( 0.00%)   ( 0.22%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.49% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.57% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.61 sec, Real: 1.60 sec, Curr Mem: 2197.89 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          3.41 |          7.48 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 3.41, normalized total congestion hotspot area = 7.48 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   280.90    93.63   307.65   120.38 |        3.15   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   200.64    93.63   227.39   120.38 |        2.75   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   227.39    93.63   254.14   120.38 |        0.79   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |    93.63    93.63   120.38   120.38 |        0.52   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |   173.89    93.63   200.64   120.38 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2187.89)
Total number of fetched objects 54992
End delay calculation. (MEM=2237.66 CPU=0:00:11.0 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=2237.66 CPU=0:00:15.1 REAL=0:00:15.0)
*** Done Building Timing Graph (cpu=0:00:19.5 real=0:00:19.0 totSessionCpu=0:17:08 mem=2237.7M)
**WARN: (IMPOPT-3555):	Final critical path includes at least one clock net connected to an output port. This may limit optimization capabilities. To stop CTE clock phase propagation on these ports, you can use `set_global timing_set_clock_source_to_output_as_data true`.
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:09:57, real = 0:09:57, mem = 1787.6M, totSessionCpu=0:17:09 **


------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.265  | -0.004  |  0.162  |  0.218  |  0.165  | -0.265  |  0.638  |
|           TNS (ns):| -8.487  | -0.023  |  0.000  |  0.000  |  0.000  | -8.464  |  0.000  |
|    Violating Paths:|   40    |    8    |    0    |    0    |    0    |   32    |    0    |
|          All Paths:|  14715  |  14451  |   26    |   122   |   116   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     31 (31)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.476%
Routing Overflow: 0.57% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:10:03, real = 0:10:04, mem = 1782.1M, totSessionCpu=0:17:15 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
**place_opt_design ... cpu = 0:15:50, real = 0:15:50, mem = 2075.9M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPSC-1138         114  In scan chain "%s" DEF ordered section, ...
WARNING   IMPSC-1750           2  scanReorder is running on autoFlow mode,...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-3555          1  Final critical path includes at least on...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 124 warning(s), 0 error(s)

<CMD> redirect -tee ../reports/ORCA_TOP.innovus.place.congestion.2d.rpt { reportCongestion -hotSpot -overflow -includeBlockage }
<CMD> redirect -tee ../reports/ORCA_TOP.innovus.place.congestion.3d.rpt { reportCongestion -hotSpot -overflow -includeBlockage -3d }
<CMD> timeDesign -preCTS -prefix place -outDir ../reports/ORCA_TOP.innovus -expandedViews
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2075.9M)


------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.265  | -0.004  |  0.162  |  0.218  |  0.165  | -0.265  |  0.638  |
|           TNS (ns):| -8.487  | -0.023  |  0.000  |  0.000  |  0.000  | -8.464  |  0.000  |
|    Violating Paths:|   40    |    8    |    0    |    0    |    0    |   32    |    0    |
|          All Paths:|  14715  |  14451  |   26    |   122   |   116   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|test_worst_scenario | -0.265  |  0.171  |  0.162  |  0.701  |  0.165  | -0.265  | 14.464  |
|                    | -8.464  |  0.000  |  0.000  |  0.000  |  0.000  | -8.464  |  0.000  |
|                    |   32    |    0    |    0    |    0    |    0    |   32    |    0    |
|                    |  5986   |  5812   |    8    |   54    |   116   |   32    |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|func_worst_scenario | -0.265  | -0.004  |  0.662  |  0.218  |  0.165  | -0.265  |  0.638  |
|                    | -8.487  | -0.023  |  0.000  |  0.000  |  0.000  | -8.464  |  0.000  |
|                    |   40    |    8    |    0    |    0    |    0    |   32    |    0    |
|                    |  9876   |  9640   |   18    |   104   |   110   |   32    |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     31 (31)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.476%
Routing Overflow: 0.57% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ../reports/ORCA_TOP.innovus
Total CPU time: 10.55 sec
Total Real time: 12.0 sec
Total Memory Usage: 2076.070312 Mbytes
<CMD> redirect -tee ../reports/ORCA_TOP.innovus.place.density.rpt { reportDensityMap }
<CMD> summaryReport -noHtml -outfile ../reports/ORCA_TOP.innovus.place.summary.rpt
Start to collect the design information.
Build netlist information for Cell ORCA_TOP.
Finished collecting the design information.
Generating macro cells used in the design report.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file ../reports/ORCA_TOP.innovus.place.summary.rpt.
<CMD> saveDesign ORCA_TOP_place.innovus
#% Begin save design ... (date=05/04 15:26:37, mem=1671.0M)
% Begin Save ccopt configuration ... (date=05/04 15:26:37, mem=1671.0M)
% End Save ccopt configuration ... (date=05/04 15:26:37, total cpu=0:00:00.1, real=0:00:00.0, peak res=1671.2M, current mem=1671.2M)
% Begin Save netlist data ... (date=05/04 15:26:37, mem=1671.2M)
Writing Binary DB to ORCA_TOP_place.innovus.dat/ORCA_TOP.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/04 15:26:37, total cpu=0:00:00.1, real=0:00:01.0, peak res=1671.2M, current mem=1671.2M)
Saving congestion map file ORCA_TOP_place.innovus.dat/ORCA_TOP.route.congmap.gz ...
% Begin Save AAE data ... (date=05/04 15:26:38, mem=1672.1M)
Saving AAE Data ...
% End Save AAE data ... (date=05/04 15:26:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1672.1M, current mem=1672.1M)
% Begin Save clock tree data ... (date=05/04 15:26:40, mem=1672.1M)
% End Save clock tree data ... (date=05/04 15:26:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1672.1M, current mem=1672.1M)
Saving preference file ORCA_TOP_place.innovus.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=05/04 15:26:40, mem=1672.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/04 15:26:41, total cpu=0:00:00.2, real=0:00:01.0, peak res=1672.2M, current mem=1672.1M)
Saving PG file ORCA_TOP_place.innovus.dat/ORCA_TOP.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2076.1M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=05/04 15:26:41, mem=1672.1M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
func_worst_scenario
% End Save placement data ... (date=05/04 15:26:41, total cpu=0:00:00.1, real=0:00:00.0, peak res=1672.1M, current mem=1672.1M)
% Begin Save routing data ... (date=05/04 15:26:41, mem=1672.1M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=2076.1M) ***
% End Save routing data ... (date=05/04 15:26:42, total cpu=0:00:00.6, real=0:00:01.0, peak res=1672.4M, current mem=1672.4M)
Saving SCANDEF file ...
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 5 scan chains (total 5076 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_573" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_82_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_97" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s1_op1_reg_8_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_2_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_8_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_1_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_3_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_11_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_7_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_15_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_9_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_0_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_10_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_13_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_98" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_85" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_141" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_83" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_567" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 5 scan chains passed sanity check.
Saving property file ORCA_TOP_place.innovus.dat/ORCA_TOP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2270.1M) ***
Saving rc congestion map ORCA_TOP_place.innovus.dat/ORCA_TOP.congmap.gz ...
Saving power intent database ...
% Begin Save power constraints data ... (date=05/04 15:26:43, mem=1671.2M)
% End Save power constraints data ... (date=05/04 15:26:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1671.2M, current mem=1671.2M)
cmin cmax
Generated self-contained design ORCA_TOP_place.innovus.dat
#% End save design ... (date=05/04 15:26:46, total cpu=0:00:05.2, real=0:00:09.0, peak res=1672.4M, current mem=1671.7M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSC-1138          72  In scan chain "%s" DEF ordered section, ...
*** Message Summary: 72 warning(s), 0 error(s)

<CMD> setDesignMode -process 28
##  Process: 28            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 28nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
<CMD> setOptMode -usefulSkew false
<CMD> setOptMode -usefulSkewCCOpt none
<CMD> setOptMode -usefulSkewPostRoute false
<CMD> setOptMode -usefulSkewPreCTS false
<CMD> set_ccopt_property update_io_latency false
<CMD> set_ccopt_property routing_top_min_fanout 10000
<CMD> add_ndr -name CTS_RULE -spacing {M1 0.1 M2:M8 0.112 } -width_multiplier {M3:M8 2 } -generate_via
Start generating vias ...
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "VIA1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "VIA2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "VIA3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "VIA4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "VIA5" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "VIA6" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "VIA7" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "VIA8" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "VIARDL" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Generating vias for nondefault rule CTS_RULE ...
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA5" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA6" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA7" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA8" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIARDL" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (EMS-27):	Message (IMPRM-143) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total 72 vias added to nondefault rule CTS_RULE
Via generation for nondefault rule CTS_RULE completed.
Via generation completed successfully.
<CMD> create_route_type -name top_type -non_default_rule CTS_RULE -top_preferred_layer M8 -bottom_preferred_layer M7
<CMD> set_ccopt_property -net_type top route_type top_type
<CMD> create_route_type -name trunk_type -non_default_rule CTS_RULE -top_preferred_layer M6 -bottom_preferred_layer M5
<CMD> set_ccopt_property -net_type trunk route_type trunk_type
<CMD> setNanoRouteMode -droutePostRouteSpreadWire false
### Start verbose source output (echo mode) for '../scripts/ORCA_TOP.pre.cts.tcl' ...
# set_ccopt_property use_inverters false 
<CMD> set_ccopt_property use_inverters false
# set_ccopt_property buffer_cells [ get_db [get_lib_cells */NBUF*LVT* ] .base_name ]
<CMD> set_ccopt_property buffer_cells [ get_db [get_lib_cells */NBUF*LVT* ] .base_name ]
### End verbose source output for '../scripts/ORCA_TOP.pre.cts.tcl'.
<CMD> ccopt_design
#% Begin ccopt_design (date=05/04 15:26:46, mem=1611.9M)
Setting ::DelayCal::PrerouteDcFastMode 0
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): test_worst_mode func_worst_mode test_best_mode func_best_mode
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
**WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLK has source pin sd_CK, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
Type 'man IMPCCOPT-4144' for more detail.
**WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLKn has source pin sd_CKn, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
Type 'man IMPCCOPT-4144' for more detail.
**WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLK has source pin sd_CK, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
Type 'man IMPCCOPT-4144' for more detail.
**WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLKn has source pin sd_CKn, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
Type 'man IMPCCOPT-4144' for more detail.
**WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLK has source pin sd_CK, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
Type 'man IMPCCOPT-4144' for more detail.
**WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLKn has source pin sd_CKn, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
Type 'man IMPCCOPT-4144' for more detail.
**WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLK has source pin sd_CK, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
Type 'man IMPCCOPT-4144' for more detail.
**WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLKn has source pin sd_CKn, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
Type 'man IMPCCOPT-4144' for more detail.
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for ate_clk...
  clock_tree ate_clk contains 5228 sinks and 27 clock gates.
    Found 32 clock convergence points while defining clock tree.
  Extraction for ate_clk complete.
Extracting original clock gating for ate_clk done.
Extracting original clock gating for SYS_2x_CLK...
  clock_tree SYS_2x_CLK contains 205 sinks and 17 clock gates.
  Extraction for SYS_2x_CLK complete.
Extracting original clock gating for SYS_2x_CLK done.
Extracting original clock gating for SDRAM_CLK...
  clock_tree SDRAM_CLK contains 2926 sinks and 3 clock gates.
    Found 32 clock convergence points while defining clock tree.
  Extraction for SDRAM_CLK complete.
Extracting original clock gating for SDRAM_CLK done.
Extracting original clock gating for PCI_CLK...
  clock_tree PCI_CLK contains 394 sinks and 2 clock gates.
  Extraction for PCI_CLK complete.
Extracting original clock gating for PCI_CLK done.
Extracting original clock gating for SYS_CLK...
  clock_tree SYS_CLK contains 1724 sinks and 5 clock gates.
  Extraction for SYS_CLK complete.
Extracting original clock gating for SYS_CLK done.
Found 1 generator input for clock tree SYS_CLK.
The skew group PCI_CLK/test_worst_mode was created. It contains 394 sinks and 1 sources.
The skew group SDRAM_CLK/test_worst_mode was created. It contains 2894 sinks and 1 sources.
The skew group SYS_2x_CLK/test_worst_mode was created. It contains 1928 sinks and 1 sources.
The skew group SYS_CLK/test_worst_mode was created. It contains 1724 sinks and 1 sources.
The skew group ate_clk/test_worst_mode was created. It contains 5196 sinks and 1 sources.
The skew group PCI_CLK/func_worst_mode was created. It contains 394 sinks and 1 sources.
The skew group SDRAM_CLK/func_worst_mode was created. It contains 2894 sinks and 1 sources.
The skew group SYS_2x_CLK/func_worst_mode was created. It contains 1928 sinks and 1 sources.
The skew group SYS_CLK/func_worst_mode was created. It contains 1724 sinks and 1 sources.
The skew group PCI_CLK/test_best_mode was created. It contains 394 sinks and 1 sources.
The skew group SDRAM_CLK/test_best_mode was created. It contains 2894 sinks and 1 sources.
The skew group SYS_2x_CLK/test_best_mode was created. It contains 1928 sinks and 1 sources.
The skew group SYS_CLK/test_best_mode was created. It contains 1724 sinks and 1 sources.
The skew group ate_clk/test_best_mode was created. It contains 5196 sinks and 1 sources.
The skew group PCI_CLK/func_best_mode was created. It contains 394 sinks and 1 sources.
The skew group SDRAM_CLK/func_best_mode was created. It contains 2894 sinks and 1 sources.
The skew group SYS_2x_CLK/func_best_mode was created. It contains 1928 sinks and 1 sources.
The skew group SYS_CLK/func_best_mode was created. It contains 1724 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort none.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...

Begin checking placement ... (start mem=2067.9M, init mem=2078.0M)
Region/Fence Violation:	2
*info: Placed = 47240          (Fixed = 137)
*info: Unplaced = 0           
Placement Density:44.48%(150370/338090)
Placement Density (including fixed std cells):44.57%(150961/338681)
PowerDomain Density <PD_RISC_CORE>:18.24%(5297/29045)
PowerDomain Density <PD_ORCA_TOP>:46.94%(145073/309044)
Finished checkPlace (total: cpu=0:00:00.5, real=0:00:01.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=2067.9M)
**WARN: (IMPCCOPT-2030):	Found placement violations. Run checkPlace for more details.
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.5 real=0:00:00.5)
Validating CTS configuration...
CCOpt power management detected and enabled.
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
buffer_cells is set for at least one key
primary_delay_corner: worst_corner (default: )
route_type is set for at least one key
routing_top_min_fanout is set for at least one key
source_driver is set for at least one key
target_max_trans is set for at least one key
target_max_trans_sdc is set for at least one key
update_io_latency: 0 (default: true)
use_inverters is set for at least one key
Using cell based legalization.

Route type trimming info:
  No route type modifications were made.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M6. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M5. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M6. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M5. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M6. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M5. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M6. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M5. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M6. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M5. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M6. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M5. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M6. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M5. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M6. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M5. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M8. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M7. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M8. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M7. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Clock tree balancer configuration for clock_tree SYS_CLK:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): trunk_type (default: default)
  route_type (top): top_type (default: default)
  routing_top_min_fanout: 10000 (default: unset)
  use_inverters: false (default: auto)
For power domain PD_RISC_CORE:
  Buffers:     NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT 
  Inverters:   {IBUFFX32_RVT IBUFFX16_LVT IBUFFX8_HVT IBUFFX4_HVT}
  Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_LVT CGLPPSX4_RVT CGLPPSX16_HVT CGLPPSX8_HVT CGLPPSX2_LVT CGLPPSX4_HVT CGLPPSX2_RVT CGLPPSX2_HVT 
For power domain PD_ORCA_TOP:
  Buffers:     NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT 
  Inverters:   {IBUFFX32_RVT IBUFFX16_LVT}
  Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX4_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_RVT CGLPPSX2_LVT CGLPPSX2_RVT CGLPPSX8_HVT CGLPPSX16_HVT CGLPPSX4_HVT CGLPPSX2_HVT 
  Unblocked area available for placement of any clock cells in power_domain PD_RISC_CORE: 29404.969um^2
  Unblocked area available for placement of any clock cells in power_domain PD_ORCA_TOP: 309197.944um^2
Top Routing info:
  Route-type name: top_type; Top/bottom preferred layer name: M8/M7; 
  Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: trunk_type; Top/bottom preferred layer name: M6/M5; 
  Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner worst_corner:setup, late and power domain PD_ORCA_TOP:
  Slew time target (leaf):    0.300ns
  Slew time target (trunk):   0.300ns
  Slew time target (top):     0.300ns
  Buffer unit delay: 0.177ns
  Buffer max distance: 1320.000um
Fastest wire driving cells and distances:
  For nets routed with trunk routing rules:
    Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.191ns, speed=4416.193um per ns, cellArea=8.086um^2 per 1000um}
    Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.224ns, speed=2999.659um per ns, cellArea=8.857um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=480.000um, saturatedSlew=0.241ns, speed=869.880um per ns, cellArea=17.472um^2 per 1000um}
  For nets routed with top routing rules:
    Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1440.000um, saturatedSlew=0.203ns, speed=4577.241um per ns, cellArea=7.413um^2 per 1000um}
    Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1440.000um, saturatedSlew=0.235ns, speed=3165.879um per ns, cellArea=8.118um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=520.000um, saturatedSlew=0.242ns, speed=938.798um per ns, cellArea=16.128um^2 per 1000um}
For timing_corner worst_corner:setup, late and power domain PD_RISC_CORE:
  Slew time target (leaf):    0.300ns
  Slew time target (trunk):   0.300ns
  Slew time target (top):     0.300ns
  Buffer unit delay: 0.085ns
  Buffer max distance: 1320.000um
Fastest wire driving cells and distances:
  For nets routed with trunk routing rules:
    Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1004.767um, saturatedSlew=0.094ns, speed=7371.731um per ns, cellArea=10.623um^2 per 1000um}
    Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.143ns, speed=5919.283um per ns, cellArea=8.857um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX16_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=640.000um, saturatedSlew=0.147ns, speed=2089.455um per ns, cellArea=16.281um^2 per 1000um}
  For nets routed with top routing rules:
    Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1041.342um, saturatedSlew=0.093ns, speed=7679.513um per ns, cellArea=10.250um^2 per 1000um}
    Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1440.000um, saturatedSlew=0.155ns, speed=6135.492um per ns, cellArea=8.118um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=520.000um, saturatedSlew=0.114ns, speed=2236.559um per ns, cellArea=16.128um^2 per 1000um}

Clock tree balancer configuration for clock_trees PCI_CLK SDRAM_CLK SYS_2x_CLK ate_clk:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): trunk_type (default: default)
  route_type (top): top_type (default: default)
  routing_top_min_fanout: 10000 (default: unset)
  source_driver: INVX8_HVT/A INVX8_HVT/Y (default: )
  use_inverters: false (default: auto)
For power domain PD_RISC_CORE:
  Buffers:     NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT 
  Inverters:   {IBUFFX32_RVT IBUFFX16_LVT IBUFFX8_HVT IBUFFX4_HVT}
  Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_LVT CGLPPSX4_RVT CGLPPSX16_HVT CGLPPSX8_HVT CGLPPSX2_LVT CGLPPSX4_HVT CGLPPSX2_RVT CGLPPSX2_HVT 
For power domain PD_ORCA_TOP:
  Buffers:     NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT 
  Inverters:   {IBUFFX32_RVT IBUFFX16_LVT}
  Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX4_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_RVT CGLPPSX2_LVT CGLPPSX2_RVT CGLPPSX8_HVT CGLPPSX16_HVT CGLPPSX4_HVT CGLPPSX2_HVT 
  Unblocked area available for placement of any clock cells in power_domain PD_RISC_CORE: 29404.969um^2
  Unblocked area available for placement of any clock cells in power_domain PD_ORCA_TOP: 309197.944um^2
Top Routing info:
  Route-type name: top_type; Top/bottom preferred layer name: M8/M7; 
  Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: trunk_type; Top/bottom preferred layer name: M6/M5; 
  Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner worst_corner:setup, late and power domain PD_ORCA_TOP:
  Slew time target (leaf):    0.300ns
  Slew time target (trunk):   0.300ns
  Slew time target (top):     0.300ns
  Buffer unit delay: 0.177ns
  Buffer max distance: 1320.000um
Fastest wire driving cells and distances:
  For nets routed with trunk routing rules:
    Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.191ns, speed=4416.193um per ns, cellArea=8.086um^2 per 1000um}
    Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.224ns, speed=2999.659um per ns, cellArea=8.857um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=480.000um, saturatedSlew=0.241ns, speed=869.880um per ns, cellArea=17.472um^2 per 1000um}
  For nets routed with top routing rules:
    Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1440.000um, saturatedSlew=0.203ns, speed=4577.241um per ns, cellArea=7.413um^2 per 1000um}
    Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1440.000um, saturatedSlew=0.235ns, speed=3165.879um per ns, cellArea=8.118um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=520.000um, saturatedSlew=0.242ns, speed=938.798um per ns, cellArea=16.128um^2 per 1000um}
For timing_corner worst_corner:setup, late and power domain PD_RISC_CORE:
  Slew time target (leaf):    0.300ns
  Slew time target (trunk):   0.300ns
  Slew time target (top):     0.300ns
  Buffer unit delay: 0.085ns
  Buffer max distance: 1320.000um
Fastest wire driving cells and distances:
  For nets routed with trunk routing rules:
    Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1004.767um, saturatedSlew=0.094ns, speed=7371.731um per ns, cellArea=10.623um^2 per 1000um}
    Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.143ns, speed=5919.283um per ns, cellArea=8.857um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX16_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=640.000um, saturatedSlew=0.147ns, speed=2089.455um per ns, cellArea=16.281um^2 per 1000um}
  For nets routed with top routing rules:
    Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1041.342um, saturatedSlew=0.093ns, speed=7679.513um per ns, cellArea=10.250um^2 per 1000um}
    Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1440.000um, saturatedSlew=0.155ns, speed=6135.492um per ns, cellArea=8.118um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=520.000um, saturatedSlew=0.114ns, speed=2236.559um per ns, cellArea=16.128um^2 per 1000um}


Logic Sizing Table:

------------------------------------------------------------------------------------------------------------------
Cell          Instance count    Source         Eligible library cells
------------------------------------------------------------------------------------------------------------------
AO21X1_HVT           1          library set    {AO21X2_LVT AO21X2_RVT AO21X1_LVT AO21X2_HVT AO21X1_RVT AO21X1_HVT}
AO21X2_HVT           3          library set    {AO21X2_LVT AO21X2_RVT AO21X1_LVT AO21X2_HVT AO21X1_RVT AO21X1_HVT}
AO22X1_HVT          32          library set    {AO22X2_HVT AO22X1_HVT}
LSUPX1_LVT           1          library set    {LSUPX8_LVT LSUPX4_LVT LSUPX2_LVT LSUPX1_LVT}
------------------------------------------------------------------------------------------------------------------


Clock tree balancer configuration for skew_group PCI_CLK/func_best_mode:
  Sources:                     pin pclk
  Total number of sinks:       394
  Delay constrained sinks:     394
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst_corner:setup.late:
  Skew target:                 0.177ns
Clock tree balancer configuration for skew_group PCI_CLK/func_worst_mode:
  Sources:                     pin pclk
  Total number of sinks:       394
  Delay constrained sinks:     394
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst_corner:setup.late:
  Skew target:                 0.177ns
Clock tree balancer configuration for skew_group PCI_CLK/test_best_mode:
  Sources:                     pin pclk
  Total number of sinks:       394
  Delay constrained sinks:     394
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst_corner:setup.late:
  Skew target:                 0.177ns
Clock tree balancer configuration for skew_group PCI_CLK/test_worst_mode:
  Sources:                     pin pclk
  Total number of sinks:       394
  Delay constrained sinks:     394
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst_corner:setup.late:
  Skew target:                 0.177ns
Clock tree balancer configuration for skew_group SDRAM_CLK/func_best_mode:
  Sources:                     pin sdram_clk
  Total number of sinks:       2894
  Delay constrained sinks:     2860
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst_corner:setup.late:
  Skew target:                 0.177ns
Clock tree balancer configuration for skew_group SDRAM_CLK/func_worst_mode:
  Sources:                     pin sdram_clk
  Total number of sinks:       2894
  Delay constrained sinks:     2860
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst_corner:setup.late:
  Skew target:                 0.177ns
Clock tree balancer configuration for skew_group SDRAM_CLK/test_best_mode:
  Sources:                     pin sdram_clk
  Total number of sinks:       2894
  Delay constrained sinks:     2860
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst_corner:setup.late:
  Skew target:                 0.177ns
Clock tree balancer configuration for skew_group SDRAM_CLK/test_worst_mode:
  Sources:                     pin sdram_clk
  Total number of sinks:       2894
  Delay constrained sinks:     2860
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst_corner:setup.late:
  Skew target:                 0.177ns
Clock tree balancer configuration for skew_group SYS_2x_CLK/func_best_mode:
  Sources:                     pin sys_2x_clk
  Total number of sinks:       1928
  Delay constrained sinks:     1928
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst_corner:setup.late:
  Skew target:                 0.177ns
Clock tree balancer configuration for skew_group SYS_2x_CLK/func_worst_mode:
  Sources:                     pin sys_2x_clk
  Total number of sinks:       1928
  Delay constrained sinks:     1928
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst_corner:setup.late:
  Skew target:                 0.177ns
Clock tree balancer configuration for skew_group SYS_2x_CLK/test_best_mode:
  Sources:                     pin sys_2x_clk
  Total number of sinks:       1928
  Delay constrained sinks:     1928
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst_corner:setup.late:
  Skew target:                 0.177ns
Clock tree balancer configuration for skew_group SYS_2x_CLK/test_worst_mode:
  Sources:                     pin sys_2x_clk
  Total number of sinks:       1928
  Delay constrained sinks:     1928
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst_corner:setup.late:
  Skew target:                 0.177ns
Clock tree balancer configuration for skew_group ate_clk/test_best_mode:
  Sources:                     pin ate_clk
  Total number of sinks:       5196
  Delay constrained sinks:     5162
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst_corner:setup.late:
  Skew target:                 0.177ns
Clock tree balancer configuration for skew_group ate_clk/test_worst_mode:
  Sources:                     pin ate_clk
  Total number of sinks:       5196
  Delay constrained sinks:     5162
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst_corner:setup.late:
  Skew target:                 0.177ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree SYS_CLK: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree SYS_CLK: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree SYS_CLK: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree PCI_CLK: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree PCI_CLK: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree PCI_CLK: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree SDRAM_CLK: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree SDRAM_CLK: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree SDRAM_CLK: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree SYS_2x_CLK: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree SYS_2x_CLK: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree SYS_2x_CLK: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree ate_clk: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree ate_clk: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree ate_clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group SYS_2x_CLK/func_best_mode with 1928 clock sinks

Distribution of half-perimeter wire length by ICG depth:

-----------------------------------------------------------------------------
Min ICG    Max ICG    Count    HPWL
Depth      Depth               (um)
-----------------------------------------------------------------------------
   0          0        89      [min=4, max=868, avg=109, sd=150, total=9709]
   0          1        13      [min=3, max=1483, avg=273, sd=486, total=3550]
   0          2         6      [min=24, max=136, avg=66, sd=42, total=394]
-----------------------------------------------------------------------------


Via Selection for Estimated Routes (rule default):

---------------------------------------------------------------
Layer      Via Cell     Res.     Cap.     RC       Top of Stack
Range                   (Ohm)    (fF)     (fs)     Only
---------------------------------------------------------------
M1-M2      VIA12SQ_C    0.500    0.019    0.010    false
M2-M3      VIA23SQ_C    0.500    0.015    0.008    false
M3-M4      VIA34SQ_C    0.500    0.011    0.005    false
M4-M5      VIA45SQ_C    0.500    0.015    0.008    false
M5-M6      VIA56SQ_C    0.500    0.011    0.005    false
M6-M7      VIA67SQ_C    0.500    0.015    0.008    false
M7-M8      VIA78SQ_C    0.500    0.011    0.005    false
M8-M9      VIA89_C      0.100    0.046    0.005    false
M9-MRDL    VIA9RDL      0.050    4.398    0.220    false
---------------------------------------------------------------

Via Selection for Estimated Routes (rule CTS_RULE):

-----------------------------------------------------------------------------
Layer      Via Cell                   Res.     Cap.     RC       Top of Stack
Range                                 (Ohm)    (fF)     (fs)     Only
-----------------------------------------------------------------------------
M1-M2      CTS_RULE_VIA12SQ_C_HV_S    0.500    0.019    0.010    false
M2-M3      CTS_RULE_VIA23SQ_C_VH      0.500    0.010    0.005    false
M2-M3      CTS_RULE_VIA23SQ_C_M_NH    0.500    0.019    0.009    true
M3-M4      CTS_RULE_VIA34SQ_C_HV      0.500    0.010    0.005    false
M3-M4      CTS_RULE_VIA34SQ_C_M_EV    0.500    0.011    0.006    true
M4-M5      CTS_RULE_VIA45SQ_C_VH      0.500    0.010    0.005    false
M4-M5      CTS_RULE_VIA45SQ_C_M_NH    0.500    0.011    0.006    true
M5-M6      CTS_RULE_VIA56SQ_C_HV      0.500    0.010    0.005    false
M5-M6      CTS_RULE_VIA56SQ_C_M_EV    0.500    0.011    0.006    true
M6-M7      CTS_RULE_VIA67SQ_C_VH      0.500    0.010    0.005    false
M6-M7      CTS_RULE_VIA67SQ_C_M_NH    0.500    0.011    0.006    true
M7-M8      CTS_RULE_VIA78SQ_C_HV      0.500    0.010    0.005    false
M7-M8      CTS_RULE_VIA78SQ_C_M_EV    0.500    0.011    0.006    true
M8-M9      CTS_RULE_VIA89_C_VH        0.100    0.025    0.002    false
M9-MRDL    VIA9RDL                    0.050    4.398    0.220    false
-----------------------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
**WARN: (IMPCCOPT-2387):	CCOpt found 1 clock tree hnets marked as dont_touch. These will not be buffered.

dont_touch hnet fanout counts:

------------------------------------------------------
Min fanout    Max fanout    Number of dont_touch hnets
------------------------------------------------------
      1            10                   1
     11           100                   0
    101          1000                   0
   1001         10000                   0
  10001           +                     0
------------------------------------------------------

Top dont_touch hnets by fanout:

----------------------------
HNet name          Fanout ()
----------------------------
I_RISC_CORE/clk        1
----------------------------


Validating CTS configuration done. (took cpu=0:00:03.8 real=0:00:03.8)
CCOpt configuration status: all checks passed.
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:04.4 real=0:00:04.4)
CCOpt::Phase::Initialization done. (took cpu=0:00:04.4 real=0:00:04.4)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 5228 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 5228 clock tree sinks)
**WARN: (IMPCCOPT-1127):	The skew group default.PCI_CLK/func_worst_mode has been identified as a duplicate of: PCI_CLK/func_best_mode
**WARN: (IMPCCOPT-1127):	The skew group default.PCI_CLK/test_best_mode has been identified as a duplicate of: PCI_CLK/func_best_mode
**WARN: (IMPCCOPT-1127):	The skew group default.PCI_CLK/test_worst_mode has been identified as a duplicate of: PCI_CLK/func_best_mode
**WARN: (IMPCCOPT-1127):	The skew group default.SDRAM_CLK/func_worst_mode has been identified as a duplicate of: SDRAM_CLK/func_best_mode
**WARN: (IMPCCOPT-1127):	The skew group default.SDRAM_CLK/test_best_mode has been identified as a duplicate of: SDRAM_CLK/func_best_mode
**WARN: (IMPCCOPT-1127):	The skew group default.SDRAM_CLK/test_worst_mode has been identified as a duplicate of: SDRAM_CLK/func_best_mode
**WARN: (IMPCCOPT-1127):	The skew group default.SYS_2x_CLK/func_worst_mode has been identified as a duplicate of: SYS_2x_CLK/func_best_mode
**WARN: (IMPCCOPT-1127):	The skew group default.SYS_2x_CLK/test_best_mode has been identified as a duplicate of: SYS_2x_CLK/func_best_mode
**WARN: (IMPCCOPT-1127):	The skew group default.SYS_2x_CLK/test_worst_mode has been identified as a duplicate of: SYS_2x_CLK/func_best_mode
**WARN: (IMPCCOPT-1127):	The skew group default.ate_clk/test_worst_mode has been identified as a duplicate of: ate_clk/test_best_mode
The skew group PCI_CLK/func_worst_mode has been identified as a duplicate of: PCI_CLK/func_best_mode, so it will not be cloned.
The skew group PCI_CLK/test_best_mode has been identified as a duplicate of: PCI_CLK/func_best_mode, so it will not be cloned.
The skew group PCI_CLK/test_worst_mode has been identified as a duplicate of: PCI_CLK/func_best_mode, so it will not be cloned.
The skew group SDRAM_CLK/func_worst_mode has been identified as a duplicate of: SDRAM_CLK/func_best_mode, so it will not be cloned.
The skew group SDRAM_CLK/test_best_mode has been identified as a duplicate of: SDRAM_CLK/func_best_mode, so it will not be cloned.
The skew group SDRAM_CLK/test_worst_mode has been identified as a duplicate of: SDRAM_CLK/func_best_mode, so it will not be cloned.
The skew group SYS_2x_CLK/func_worst_mode has been identified as a duplicate of: SYS_2x_CLK/func_best_mode, so it will not be cloned.
The skew group SYS_2x_CLK/test_best_mode has been identified as a duplicate of: SYS_2x_CLK/func_best_mode, so it will not be cloned.
The skew group SYS_2x_CLK/test_worst_mode has been identified as a duplicate of: SYS_2x_CLK/func_best_mode, so it will not be cloned.
The skew group ate_clk/test_worst_mode has been identified as a duplicate of: ate_clk/test_best_mode, so it will not be cloned.
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2142.97 MB )
[NR-eGR] Read 96879 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2142.97 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 15484
[NR-eGR] #PG Blockages       : 96879
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=49823  numIgnoredNets=0
[NR-eGR] There are 108 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 49823 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 49823 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.61% H + 0.04% V. EstWL: 9.690043e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       207( 0.15%)        21( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.17%) 
[NR-eGR]      M3  (3)      1356( 1.01%)       164( 0.12%)        40( 0.03%)         1( 0.00%)   ( 1.16%) 
[NR-eGR]      M4  (4)        28( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M5  (5)       400( 0.30%)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.30%) 
[NR-eGR]      M6  (6)        48( 0.02%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M7  (7)       583( 0.28%)         7( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.29%) 
[NR-eGR]      M8  (8)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)       215( 0.14%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.14%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total             2838( 0.21%)       195( 0.01%)        40( 0.00%)         1( 0.00%)   ( 0.22%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.49% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.57% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 181543
[NR-eGR]     M2  (2V) length: 2.836480e+05um, number of vias: 247011
[NR-eGR]     M3  (3H) length: 3.191541e+05um, number of vias: 77890
[NR-eGR]     M4  (4V) length: 1.642637e+05um, number of vias: 17753
[NR-eGR]     M5  (5H) length: 1.086507e+05um, number of vias: 5118
[NR-eGR]     M6  (6V) length: 7.871266e+04um, number of vias: 2332
[NR-eGR]     M7  (7H) length: 4.943929e+04um, number of vias: 428
[NR-eGR]     M8  (8V) length: 8.157829e+03um, number of vias: 182
[NR-eGR]     M9  (9H) length: 6.811558e+03um, number of vias: 2
[NR-eGR]   MRDL (10V) length: 6.300400e+02um, number of vias: 0
[NR-eGR] Total length: 1.019468e+06um, number of vias: 532259
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.323656e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.74 sec, Real: 2.74 sec, Curr Mem: 2064.97 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:02.9 real=0:00:02.9)
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.

Legalization setup done. (took cpu=0:00:00.6 real=0:00:00.6)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
buffer_cells is set for at least one key
cts_merge_clock_gates is set for at least one key
cts_merge_clock_logic is set for at least one key
primary_delay_corner: worst_corner (default: )
route_type is set for at least one key
routing_top_min_fanout is set for at least one key
source_driver is set for at least one key
target_max_trans is set for at least one key
target_max_trans_sdc is set for at least one key
update_io_latency: 0 (default: true)
use_inverters is set for at least one key
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_tree SYS_CLK:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): trunk_type (default: default)
  route_type (top): top_type (default: default)
  routing_top_min_fanout: 10000 (default: unset)
  use_inverters: false (default: auto)
For power domain PD_RISC_CORE:
  Buffers:     NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT 
  Inverters:   {IBUFFX32_RVT IBUFFX16_LVT IBUFFX8_HVT IBUFFX4_HVT}
  Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_LVT CGLPPSX4_RVT CGLPPSX16_HVT CGLPPSX8_HVT CGLPPSX2_LVT CGLPPSX4_HVT CGLPPSX2_RVT CGLPPSX2_HVT 
For power domain PD_ORCA_TOP:
  Buffers:     NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT 
  Inverters:   {IBUFFX32_RVT IBUFFX16_LVT}
  Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX4_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_RVT CGLPPSX2_LVT CGLPPSX2_RVT CGLPPSX8_HVT CGLPPSX16_HVT CGLPPSX4_HVT CGLPPSX2_HVT 
  Unblocked area available for placement of any clock cells in power_domain PD_RISC_CORE: 29404.969um^2
  Unblocked area available for placement of any clock cells in power_domain PD_ORCA_TOP: 309197.944um^2
Top Routing info:
  Route-type name: top_type; Top/bottom preferred layer name: M8/M7; 
  Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: trunk_type; Top/bottom preferred layer name: M6/M5; 
  Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner worst_corner:setup, late and power domain PD_ORCA_TOP:
  Slew time target (leaf):    0.300ns
  Slew time target (trunk):   0.300ns
  Slew time target (top):     0.300ns
  Buffer unit delay: 0.176ns
  Buffer max distance: 1320.000um
Fastest wire driving cells and distances:
  For nets routed with trunk routing rules:
    Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.189ns, speed=4450.438um per ns, cellArea=8.086um^2 per 1000um}
    Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.222ns, speed=3018.523um per ns, cellArea=8.857um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=480.000um, saturatedSlew=0.239ns, speed=872.093um per ns, cellArea=17.472um^2 per 1000um}
  For nets routed with top routing rules:
    Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1480.000um, saturatedSlew=0.208ns, speed=4612.029um per ns, cellArea=7.212um^2 per 1000um}
    Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1480.000um, saturatedSlew=0.239ns, speed=3209.020um per ns, cellArea=7.899um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=560.000um, saturatedSlew=0.249ns, speed=996.264um per ns, cellArea=14.976um^2 per 1000um}
For timing_corner worst_corner:setup, late and power domain PD_RISC_CORE:
  Slew time target (leaf):    0.300ns
  Slew time target (trunk):   0.300ns
  Slew time target (top):     0.300ns
  Buffer unit delay: 0.085ns
  Buffer max distance: 1320.000um
Fastest wire driving cells and distances:
  For nets routed with trunk routing rules:
    Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1013.127um, saturatedSlew=0.094ns, speed=7422.176um per ns, cellArea=10.536um^2 per 1000um}
    Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.142ns, speed=5962.060um per ns, cellArea=8.857um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX16_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=640.000um, saturatedSlew=0.146ns, speed=2094.241um per ns, cellArea=16.281um^2 per 1000um}
  For nets routed with top routing rules:
    Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1049.702um, saturatedSlew=0.093ns, speed=7758.330um per ns, cellArea=10.169um^2 per 1000um}
    Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1480.000um, saturatedSlew=0.160ns, speed=6183.413um per ns, cellArea=7.899um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=560.000um, saturatedSlew=0.117ns, speed=2363.867um per ns, cellArea=14.976um^2 per 1000um}

Clock tree balancer configuration for clock_trees PCI_CLK SDRAM_CLK SYS_2x_CLK ate_clk:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): trunk_type (default: default)
  route_type (top): top_type (default: default)
  routing_top_min_fanout: 10000 (default: unset)
  source_driver: INVX8_HVT/A INVX8_HVT/Y (default: )
  use_inverters: false (default: auto)
For power domain PD_RISC_CORE:
  Buffers:     NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT 
  Inverters:   {IBUFFX32_RVT IBUFFX16_LVT IBUFFX8_HVT IBUFFX4_HVT}
  Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_LVT CGLPPSX4_RVT CGLPPSX16_HVT CGLPPSX8_HVT CGLPPSX2_LVT CGLPPSX4_HVT CGLPPSX2_RVT CGLPPSX2_HVT 
For power domain PD_ORCA_TOP:
  Buffers:     NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT 
  Inverters:   {IBUFFX32_RVT IBUFFX16_LVT}
  Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX4_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_RVT CGLPPSX2_LVT CGLPPSX2_RVT CGLPPSX8_HVT CGLPPSX16_HVT CGLPPSX4_HVT CGLPPSX2_HVT 
  Unblocked area available for placement of any clock cells in power_domain PD_RISC_CORE: 29404.969um^2
  Unblocked area available for placement of any clock cells in power_domain PD_ORCA_TOP: 309197.944um^2
Top Routing info:
  Route-type name: top_type; Top/bottom preferred layer name: M8/M7; 
  Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: trunk_type; Top/bottom preferred layer name: M6/M5; 
  Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner worst_corner:setup, late and power domain PD_ORCA_TOP:
  Slew time target (leaf):    0.300ns
  Slew time target (trunk):   0.300ns
  Slew time target (top):     0.300ns
  Buffer unit delay: 0.176ns
  Buffer max distance: 1320.000um
Fastest wire driving cells and distances:
  For nets routed with trunk routing rules:
    Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.189ns, speed=4450.438um per ns, cellArea=8.086um^2 per 1000um}
    Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.222ns, speed=3018.523um per ns, cellArea=8.857um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=480.000um, saturatedSlew=0.239ns, speed=872.093um per ns, cellArea=17.472um^2 per 1000um}
  For nets routed with top routing rules:
    Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1480.000um, saturatedSlew=0.208ns, speed=4612.029um per ns, cellArea=7.212um^2 per 1000um}
    Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1480.000um, saturatedSlew=0.239ns, speed=3209.020um per ns, cellArea=7.899um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=560.000um, saturatedSlew=0.249ns, speed=996.264um per ns, cellArea=14.976um^2 per 1000um}
For timing_corner worst_corner:setup, late and power domain PD_RISC_CORE:
  Slew time target (leaf):    0.300ns
  Slew time target (trunk):   0.300ns
  Slew time target (top):     0.300ns
  Buffer unit delay: 0.085ns
  Buffer max distance: 1320.000um
Fastest wire driving cells and distances:
  For nets routed with trunk routing rules:
    Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1013.127um, saturatedSlew=0.094ns, speed=7422.176um per ns, cellArea=10.536um^2 per 1000um}
    Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.142ns, speed=5962.060um per ns, cellArea=8.857um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX16_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=640.000um, saturatedSlew=0.146ns, speed=2094.241um per ns, cellArea=16.281um^2 per 1000um}
  For nets routed with top routing rules:
    Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1049.702um, saturatedSlew=0.093ns, speed=7758.330um per ns, cellArea=10.169um^2 per 1000um}
    Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1480.000um, saturatedSlew=0.160ns, speed=6183.413um per ns, cellArea=7.899um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=560.000um, saturatedSlew=0.117ns, speed=2363.867um per ns, cellArea=14.976um^2 per 1000um}


Logic Sizing Table:

------------------------------------------------------------------------------------------------------------------
Cell          Instance count    Source         Eligible library cells
------------------------------------------------------------------------------------------------------------------
AO21X1_HVT           1          library set    {AO21X2_LVT AO21X2_RVT AO21X1_LVT AO21X2_HVT AO21X1_RVT AO21X1_HVT}
AO21X2_HVT           3          library set    {AO21X2_LVT AO21X2_RVT AO21X1_LVT AO21X2_HVT AO21X1_RVT AO21X1_HVT}
AO22X1_HVT          32          library set    {AO22X2_HVT AO22X1_HVT}
LSUPX1_LVT           1          library set    {LSUPX8_LVT LSUPX4_LVT LSUPX2_LVT LSUPX1_LVT}
------------------------------------------------------------------------------------------------------------------


Clock tree balancer configuration for skew_group PCI_CLK/func_best_mode:
  Sources:                     pin pclk
  Total number of sinks:       394
  Delay constrained sinks:     394
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst_corner:setup.late:
  Skew target:                 0.176ns
Clock tree balancer configuration for skew_group SDRAM_CLK/func_best_mode:
  Sources:                     pin sdram_clk
  Total number of sinks:       2894
  Delay constrained sinks:     2860
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst_corner:setup.late:
  Skew target:                 0.176ns
Clock tree balancer configuration for skew_group SYS_2x_CLK/func_best_mode:
  Sources:                     pin sys_2x_clk
  Total number of sinks:       1928
  Delay constrained sinks:     1928
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst_corner:setup.late:
  Skew target:                 0.176ns
Clock tree balancer configuration for skew_group ate_clk/test_best_mode:
  Sources:                     pin ate_clk
  Total number of sinks:       5196
  Delay constrained sinks:     5162
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst_corner:setup.late:
  Skew target:                 0.176ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree SYS_CLK: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree SYS_CLK: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree SYS_CLK: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree PCI_CLK: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree PCI_CLK: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree PCI_CLK: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree SDRAM_CLK: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree SDRAM_CLK: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree SDRAM_CLK: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree SYS_2x_CLK: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree SYS_2x_CLK: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree SYS_2x_CLK: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree ate_clk: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree ate_clk: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree ate_clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group SYS_2x_CLK/func_best_mode with 1928 clock sinks

Distribution of half-perimeter wire length by ICG depth:

-----------------------------------------------------------------------------
Min ICG    Max ICG    Count    HPWL
Depth      Depth               (um)
-----------------------------------------------------------------------------
   0          0        89      [min=4, max=868, avg=109, sd=150, total=9709]
   0          1        13      [min=3, max=1483, avg=273, sd=486, total=3550]
   0          2         6      [min=24, max=136, avg=66, sd=42, total=394]
-----------------------------------------------------------------------------


Via Selection for Estimated Routes (rule default):

---------------------------------------------------------------
Layer      Via Cell     Res.     Cap.     RC       Top of Stack
Range                   (Ohm)    (fF)     (fs)     Only
---------------------------------------------------------------
M1-M2      VIA12SQ      0.500    0.021    0.011    false
M2-M3      VIA23SQ_C    0.500    0.015    0.008    false
M3-M4      VIA34SQ_C    0.500    0.011    0.005    false
M4-M5      VIA45SQ_C    0.500    0.015    0.008    false
M5-M6      VIA56SQ_C    0.500    0.011    0.005    false
M6-M7      VIA67SQ_C    0.500    0.015    0.008    false
M7-M8      VIA78SQ_C    0.500    0.011    0.005    false
M8-M9      VIA89_C      0.100    0.046    0.005    false
M9-MRDL    VIA9RDL      0.050    4.398    0.220    false
---------------------------------------------------------------

Via Selection for Estimated Routes (rule CTS_RULE):

-----------------------------------------------------------------------------
Layer      Via Cell                   Res.     Cap.     RC       Top of Stack
Range                                 (Ohm)    (fF)     (fs)     Only
-----------------------------------------------------------------------------
M1-M2      CTS_RULE_VIA12SQ_C_HV_S    0.500    0.019    0.010    false
M2-M3      CTS_RULE_VIA23SQ_C_VH      0.500    0.010    0.005    false
M2-M3      CTS_RULE_VIA23SQ_C_M_NH    0.500    0.019    0.009    true
M3-M4      CTS_RULE_VIA34SQ_C_HV      0.500    0.010    0.005    false
M3-M4      CTS_RULE_VIA34SQ_C_M_EV    0.500    0.011    0.006    true
M4-M5      CTS_RULE_VIA45SQ_C_VH      0.500    0.010    0.005    false
M4-M5      CTS_RULE_VIA45SQ_C_M_NH    0.500    0.011    0.006    true
M5-M6      CTS_RULE_VIA56SQ_C_HV      0.500    0.010    0.005    false
M5-M6      CTS_RULE_VIA56SQ_C_M_EV    0.500    0.011    0.006    true
M6-M7      CTS_RULE_VIA67SQ_C_VH      0.500    0.010    0.005    false
M6-M7      CTS_RULE_VIA67SQ_C_M_NH    0.500    0.011    0.006    true
M7-M8      CTS_RULE_VIA78SQ_C_HV      0.500    0.010    0.005    false
M7-M8      CTS_RULE_VIA78SQ_C_M_EV    0.500    0.011    0.006    true
M8-M9      CTS_RULE_VIA89_C_VH        0.100    0.025    0.002    false
M9-MRDL    VIA9RDL                    0.050    4.398    0.220    false
-----------------------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
**WARN: (IMPCCOPT-2387):	CCOpt found 1 clock tree hnets marked as dont_touch. These will not be buffered.

dont_touch hnet fanout counts:

------------------------------------------------------
Min fanout    Max fanout    Number of dont_touch hnets
------------------------------------------------------
      1            10                   1
     11           100                   0
    101          1000                   0
   1001         10000                   0
  10001           +                     0
------------------------------------------------------

Top dont_touch hnets by fanout:

----------------------------
HNet name          Fanout ()
----------------------------
I_RISC_CORE/clk        1
----------------------------


Validating CTS configuration done. (took cpu=0:00:03.7 real=0:00:03.7)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:09.9 real=0:00:09.9)
Synthesizing clock trees...
  Preparing To Balance...

  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=2, icg=31, nicg=0, l=37, total=70
      cell areas       : b=0.000um^2, i=3.558um^2, icg=210.177um^2, nicg=0.000um^2, l=99.370um^2, total=313.105um^2
      hp wire lengths  : top=0.000um, trunk=434.568um, leaf=12824.651um, total=13259.219um
    Clock DAG library cell distribution before merging {count}:
       Invs: INVX2_LVT: 1 INVX4_HVT: 1 
       ICGs: CGLPPRX8_LVT: 16 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 9 
     Logics: LSUPX1_LVT: 1 AO21X2_HVT: 3 AO21X1_HVT: 1 AO22X1_HVT: 32 
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Clock gate merging summary:
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                             31
    Globally unique enables                       29
    Potentially mergeable clock gates              2
    Actually merged clock gates                    0
    ----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                  27
    UndrivenEnablePins               4
    --------------------------------------------
    
    Clock logic merging summary:
    
    -----------------------------------------------------------
    Description                           Number of occurrences
    -----------------------------------------------------------
    Total clock logics                             37
    Globally unique logic expressions              37
    Potentially mergeable clock logics              0
    Actually merged clock logics                    0
    -----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                  37
    --------------------------------------------
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.9 real=0:00:00.9)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=2, icg=31, nicg=0, l=37, total=70
      cell areas       : b=0.000um^2, i=23.381um^2, icg=233.050um^2, nicg=0.000um^2, l=111.823um^2, total=368.255um^2
      hp wire lengths  : top=0.000um, trunk=434.568um, leaf=12824.651um, total=13259.219um
    Clock DAG library cell distribution before clustering {count}:
       Invs: IBUFFX32_RVT: 2 
       ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 22 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_HVT: 32 
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree ate_clk...
        Clock tree timing engine global stage delay update for worst_corner:setup.late...
        Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (EMS-42):	Message (IMPESI-3194) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPESI-3199) has been suppressed from output.
    Clustering clock_tree ate_clk done.
    Clustering clock_tree SYS_2x_CLK...
      Clustering clock_tree SYS_CLK...
      Clustering clock_tree SYS_CLK done.
    Clustering clock_tree SYS_2x_CLK done.
    Clustering clock_tree SDRAM_CLK...
    Clustering clock_tree SDRAM_CLK done.
    Clustering clock_tree PCI_CLK...
    Clustering clock_tree PCI_CLK done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=119, i=2, icg=31, nicg=0, l=37, total=189
      cell areas       : b=1263.350um^2, i=23.381um^2, icg=213.227um^2, nicg=0.000um^2, l=111.823um^2, total=1611.781um^2
      hp wire lengths  : top=0.000um, trunk=8609.584um, leaf=17367.318um, total=25976.902um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: NBUFFX32_LVT: 118 NBUFFX8_LVT: 1 
       Invs: IBUFFX32_RVT: 2 
       ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 9 CGLPPRX2_LVT: 13 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_HVT: 32 
    Bottom-up phase done. (took cpu=0:00:04.3 real=0:00:04.3)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for clock sinks and datapath.

*** Starting refinePlace (0:17:58 mem=2170.4M) ***
Total net bbox length = 8.836e+05 (4.282e+05 4.554e+05) (ext = 1.408e+04)
Move report: Detail placement moves 1362 insts, mean move: 2.43 um, max move: 25.08 um
	Max move on inst (I_SDRAM_TOP/I_SDRAM_IF/U13039): (521.97, 593.56) --> (513.61, 576.84)
	Runtime: CPU: 0:00:03.4 REAL: 0:00:03.0 MEM: 2170.4MB
Summary Report:
Instances move: 1363 (out of 47286 movable)
Instances flipped: 0
Mean displacement: 2.43 um
Max displacement: 25.08 um (Instance: I_SDRAM_TOP/I_SDRAM_IF/U13039) (521.968, 593.56) -> (513.608, 576.84)
	Length: 11 sites, height: 1 rows, site name: unit, cell type: AO22X2_HVT
Total net bbox length = 8.857e+05 (4.292e+05 4.565e+05) (ext = 1.405e+04)
Runtime: CPU: 0:00:03.6 REAL: 0:00:04.0 MEM: 2170.4MB
*** Finished refinePlace (0:18:02 mem=2170.4M) ***
    Moved 331, flipped 122 and cell swapped 0 of 5383 clock instance(s) during refinement.
    The largest move was 25.1 microns for I_SDRAM_TOP/I_SDRAM_IF/U13039.

    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:04.6 real=0:00:04.6)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.

    Clock tree timing engine global stage delay update for worst_corner:setup.late...
    Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
    
    Clock tree legalization - Histogram:
    ====================================
    
    ------------------------------------
    Movement (um)        Number of cells
    ------------------------------------
    [0.304,2.7816)              5
    [2.7816,5.2592)            27
    [5.2592,7.7368)             6
    [7.7368,10.2144)            4
    [10.2144,12.692)            4
    [12.692,15.1696)            3
    [15.1696,17.6472)           9
    [17.6472,20.1248)          11
    [20.1248,22.6024)          15
    [22.6024,25.08)            17
    ------------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
       25.08         (521.968,593.560)    (513.608,576.840)    cell I_SDRAM_TOP/I_SDRAM_IF/U13039 (a lib_cell AO22X2_HVT) at (513.608,576.840), in power domain PD_ORCA_TOP
       24.624        (521.968,593.560)    (507.376,603.592)    cell I_SDRAM_TOP/I_SDRAM_IF/U13038 (a lib_cell AO22X2_HVT) at (507.376,603.592), in power domain PD_ORCA_TOP
       24.624        (521.968,593.560)    (507.376,583.528)    cell I_SDRAM_TOP/I_SDRAM_IF/U13037 (a lib_cell AO22X2_HVT) at (507.376,583.528), in power domain PD_ORCA_TOP
       24.472        (521.968,593.560)    (500.840,590.216)    cell I_SDRAM_TOP/I_SDRAM_IF/U13036 (a lib_cell AO22X2_HVT) at (500.840,590.216), in power domain PD_ORCA_TOP
       24.168        (521.968,593.560)    (501.144,596.904)    cell I_SDRAM_TOP/I_SDRAM_IF/U13035 (a lib_cell AO22X2_HVT) at (501.144,596.904), in power domain PD_ORCA_TOP
       24.016        (521.968,593.560)    (511.328,606.936)    cell I_SDRAM_TOP/I_SDRAM_IF/U13034 (a lib_cell AO22X2_HVT) at (511.328,606.936), in power domain PD_ORCA_TOP
       24.016        (521.968,593.560)    (511.328,580.184)    cell I_SDRAM_TOP/I_SDRAM_IF/U13033 (a lib_cell AO22X2_HVT) at (511.328,580.184), in power domain PD_ORCA_TOP
       23.864        (521.968,593.560)    (518.168,573.496)    cell I_SDRAM_TOP/I_SDRAM_IF/U13031 (a lib_cell AO22X2_HVT) at (518.168,573.496), in power domain PD_ORCA_TOP
       23.864        (521.968,593.560)    (518.168,613.624)    cell I_SDRAM_TOP/I_SDRAM_IF/U13032 (a lib_cell AO22X2_HVT) at (518.168,613.624), in power domain PD_ORCA_TOP
       23.712        (521.968,593.560)    (538.992,586.872)    cell I_SDRAM_TOP/I_SDRAM_IF/U13030 (a lib_cell AO22X2_HVT) at (538.992,586.872), in power domain PD_ORCA_TOP
    -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:05.7 real=0:00:05.7)
    Clock DAG stats after 'Clustering':
      cell counts      : b=119, i=2, icg=31, nicg=0, l=37, total=189
      cell areas       : b=1263.350um^2, i=23.381um^2, icg=213.227um^2, nicg=0.000um^2, l=111.823um^2, total=1611.781um^2
      cell capacitance : b=395.930fF, i=2.754fF, icg=21.923fF, nicg=0.000fF, l=32.721fF, total=453.328fF
      sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=1117.747fF, leaf=3133.618fF, total=4251.364fF
      wire lengths     : top=0.000um, trunk=11151.324um, leaf=32524.317um, total=43675.641um
      hp wire lengths  : top=0.000um, trunk=9665.680um, leaf=17462.470um, total=27128.150um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=32, worst=[0.128ns, 0.128ns, 0.128ns, 0.127ns, 0.122ns, 0.121ns, 0.121ns, 0.118ns, 0.117ns, 0.116ns, ...]} avg=0.097ns sd=0.023ns sum=3.097ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.075ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {1 <= 0.045ns, 0 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.137ns count=1 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
      Trunk : target=0.184ns count=9 avg=0.135ns sd=0.022ns min=0.116ns max=0.172ns {0 <= 0.111ns, 7 <= 0.148ns, 1 <= 0.166ns, 1 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.235ns count=4 avg=0.100ns sd=0.030ns min=0.081ns max=0.144ns {3 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.240ns count=4 avg=0.139ns sd=0.038ns min=0.120ns max=0.196ns {3 <= 0.144ns, 0 <= 0.192ns, 1 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
      Trunk : target=0.300ns count=60 avg=0.242ns sd=0.169ns min=0.000ns max=0.428ns {28 <= 0.180ns, 0 <= 0.240ns, 0 <= 0.270ns, 0 <= 0.285ns, 0 <= 0.300ns} {0 <= 0.315ns, 0 <= 0.330ns, 1 <= 0.360ns, 31 <= 0.450ns, 0 > 0.450ns}
      Leaf  : target=0.078ns count=12 avg=0.055ns sd=0.008ns min=0.037ns max=0.062ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.180ns count=1 avg=0.103ns sd=0.000ns min=0.103ns max=0.103ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Leaf  : target=0.185ns count=1 avg=0.069ns sd=0.000ns min=0.069ns max=0.069ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.240ns count=1 avg=0.127ns sd=0.000ns min=0.127ns max=0.127ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
      Leaf  : target=0.300ns count=97 avg=0.095ns sd=0.033ns min=0.042ns max=0.272ns {92 <= 0.180ns, 4 <= 0.240ns, 0 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: NBUFFX32_LVT: 118 NBUFFX8_LVT: 1 
       Invs: IBUFFX32_RVT: 2 
       ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 9 CGLPPRX2_LVT: 13 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_HVT: 32 
    Primary reporting skew groups after 'Clustering':
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.182, max=1.630, avg=1.516, sd=0.225], skew [1.448 vs 0.176*], 81.1% {1.504, 1.630} (wid=0.100 ws=0.100) (gid=1.588 gs=1.407)
    Skew group summary after 'Clustering':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.100, max=1.065, avg=1.033, sd=0.138], skew [0.965 vs 0.176*], 97.5% {1.041, 1.065} (wid=0.020 ws=0.020) (gid=1.047 gs=0.948)
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.121, max=1.277, avg=1.241, sd=0.077], skew [1.156 vs 0.176*], 93.9% {1.235, 1.277} (wid=0.073 ws=0.073) (gid=1.255 gs=1.135)
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.182, max=1.630, avg=1.516, sd=0.225], skew [1.448 vs 0.176*], 81.1% {1.504, 1.630} (wid=0.100 ws=0.100) (gid=1.588 gs=1.407)
      skew_group ate_clk/test_best_mode: insertion delay [min=0.357, max=1.353, avg=1.277, sd=0.079], skew [0.997 vs 0.176*], 90.7% {1.178, 1.353} (wid=0.102 ws=0.101) (gid=1.310 gs=0.954)
    Legalizer API calls during this step: 3563 succeeded with high effort: 3563 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:10.2 real=0:00:10.2)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:       194 (unrouted=194, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 52989 (unrouted=3380, trialRouted=49609, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3272, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 194 nets for routing of which 194 have one or more fixed wires.
(ccopt eGR): Start to route 194 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2160.42 MB )
[NR-eGR] Read 96879 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2160.42 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 15484
[NR-eGR] #PG Blockages       : 96879
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=49909  numIgnoredNets=49715
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 194 clock nets ( 194 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: CTS_RULE  Nets: 78 
[NR-eGR] Rule id: 1  Nets: 116 
[NR-eGR] Rule id: 2  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 78 net(s) in layer range [5, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.112549e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 3 nets and layer range [5, 8]
[NR-eGR] Layer group 2: route 1 net(s) in layer range [4, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.111378e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 1 nets and layer range [4, 7]
[NR-eGR] Layer group 3: route 116 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.02% H + 0.02% V. EstWL: 4.401038e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 53 nets and layer range [3, 6]
[NR-eGR] Layer group 4: route 3 net(s) in layer range [5, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.01% H + 0.00% V. EstWL: 4.452703e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 3 nets and layer range [5, 10]
[NR-eGR] Layer group 5: route 1 net(s) in layer range [4, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.01% H + 0.00% V. EstWL: 4.452703e+04um
[NR-eGR] 
[NR-eGR] Layer group 6: route 53 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 6: 0.01% H + 0.00% V. EstWL: 6.771266e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 51 nets and layer range [3, 8]
[NR-eGR] Layer group 7: route 3 net(s) in layer range [5, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 7: 0.01% H + 0.00% V. EstWL: 6.851856e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 1 nets and layer range [3, 10]
[NR-eGR] Layer group 8: route 51 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 8: 0.05% H + 0.00% V. EstWL: 8.968106e+04um
[NR-eGR] 
[NR-eGR] Move 50 nets to the existing net group with layer range [3, 10]
[NR-eGR] Layer group 9: route 51 net(s) in layer range [3, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 9: 0.01% H + 0.00% V. EstWL: 1.094608e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 9 nets and layer range [2, 10]
[NR-eGR] Layer group 10: route 9 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 10: 0.01% H + 0.00% V. EstWL: 1.170634e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)        50( 0.04%)         1( 0.00%)   ( 0.04%) 
[NR-eGR]      M6  (6)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)        85( 0.04%)         5( 0.00%)   ( 0.04%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              145( 0.01%)         6( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 181166
[NR-eGR]     M2  (2V) length: 2.736403e+05um, number of vias: 243636
[NR-eGR]     M3  (3H) length: 3.175658e+05um, number of vias: 79007
[NR-eGR]     M4  (4V) length: 1.732585e+05um, number of vias: 18026
[NR-eGR]     M5  (5H) length: 1.130633e+05um, number of vias: 5234
[NR-eGR]     M6  (6V) length: 8.444698e+04um, number of vias: 2286
[NR-eGR]     M7  (7H) length: 4.910748e+04um, number of vias: 396
[NR-eGR]     M8  (8V) length: 7.365453e+03um, number of vias: 179
[NR-eGR]     M9  (9H) length: 6.780094e+03um, number of vias: 2
[NR-eGR]   MRDL (10V) length: 6.300400e+02um, number of vias: 0
[NR-eGR] Total length: 1.025858e+06um, number of vias: 529932
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.387516e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 5608
[NR-eGR]     M2  (2V) length: 3.359409e+03um, number of vias: 6219
[NR-eGR]     M3  (3H) length: 1.064578e+04um, number of vias: 4417
[NR-eGR]     M4  (4V) length: 1.450855e+04um, number of vias: 620
[NR-eGR]     M5  (5H) length: 5.974510e+03um, number of vias: 314
[NR-eGR]     M6  (6V) length: 9.043693e+03um, number of vias: 48
[NR-eGR]     M7  (7H) length: 3.205680e+02um, number of vias: 34
[NR-eGR]     M8  (8V) length: 2.264800e+01um, number of vias: 0
[NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.387516e+04um, number of vias: 17260
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.387516e+04um, number of vias: 17260
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.66 sec, Real: 2.66 sec, Curr Mem: 2104.42 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_50844_auto.ece.pdx.edu_ekke_qcNNZQ/.rgfeMRGeQ
      Early Global Route - eGR->NR step done. (took cpu=0:00:02.8 real=0:00:02.8)
    Routing using eGR only done.
Net route status summary:
  Clock:       194 (unrouted=0, trialRouted=0, noStatus=0, routed=194, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 52989 (unrouted=3380, trialRouted=49609, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3272, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2129.79 MB )
[NR-eGR] Read 96879 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2129.79 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 15484
[NR-eGR] #PG Blockages       : 96879
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 194  Num Prerouted Wires = 19470
[NR-eGR] Read numTotalNets=49909  numIgnoredNets=194
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: CTS_RULE  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] Rule id: 2  Nets: 49715 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 49715 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.68% H + 0.06% V. EstWL: 9.431501e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       183( 0.14%)        16( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.15%) 
[NR-eGR]      M3  (3)      1483( 1.11%)       171( 0.13%)        69( 0.05%)         5( 0.00%)   ( 1.29%) 
[NR-eGR]      M4  (4)        43( 0.03%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M5  (5)       401( 0.30%)         3( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.30%) 
[NR-eGR]      M6  (6)        51( 0.02%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M7  (7)       707( 0.34%)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.35%) 
[NR-eGR]      M8  (8)         2( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)        93( 0.06%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total             2963( 0.21%)       194( 0.01%)        69( 0.00%)         5( 0.00%)   ( 0.23%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.53% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.60% H + 0.00% V
Early Global Route congestion estimation runtime: 1.57 seconds, mem = 2149.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 3.02, normalized total congestion hotspot area = 6.69 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 181713
[NR-eGR]     M2  (2V) length: 2.787132e+05um, number of vias: 244453
[NR-eGR]     M3  (3H) length: 3.209823e+05um, number of vias: 79433
[NR-eGR]     M4  (4V) length: 1.732217e+05um, number of vias: 18513
[NR-eGR]     M5  (5H) length: 1.122672e+05um, number of vias: 5624
[NR-eGR]     M6  (6V) length: 8.691260e+04um, number of vias: 2422
[NR-eGR]     M7  (7H) length: 4.957018e+04um, number of vias: 408
[NR-eGR]     M8  (8V) length: 7.388647e+03um, number of vias: 181
[NR-eGR]     M9  (9H) length: 6.705761e+03um, number of vias: 2
[NR-eGR]   MRDL (10V) length: 6.300400e+02um, number of vias: 0
[NR-eGR] Total length: 1.036392e+06um, number of vias: 532749
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 1.30 seconds, mem = 2118.5M
End of congRepair (cpu=0:00:03.0, real=0:00:03.0)
    Congestion Repair done. (took cpu=0:00:03.1 real=0:00:03.0)
  CCOpt: Starting congestion repair using flow wrapper done.

  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:06.7 real=0:00:06.7)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
Extraction called for design 'ORCA_TOP' of instances=47326 and nets=53183 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 2128.520M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.0 real=0:00:01.0)
  Clock tree timing engine global stage delay update for worst_corner:setup.late...
  Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=119, i=2, icg=31, nicg=0, l=37, total=189
    cell areas       : b=1263.350um^2, i=23.381um^2, icg=213.227um^2, nicg=0.000um^2, l=111.823um^2, total=1611.781um^2
    cell capacitance : b=395.930fF, i=2.754fF, icg=21.923fF, nicg=0.000fF, l=32.721fF, total=453.328fF
    sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
    wire capacitance : top=0.000fF, trunk=1127.635fF, leaf=3140.019fF, total=4267.653fF
    wire lengths     : top=0.000um, trunk=11151.324um, leaf=32524.317um, total=43675.641um
    hp wire lengths  : top=0.000um, trunk=9665.680um, leaf=17462.470um, total=27128.150um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=32, worst=[0.132ns, 0.131ns, 0.131ns, 0.131ns, 0.125ns, 0.124ns, 0.124ns, 0.122ns, 0.119ns, 0.119ns, ...]} avg=0.099ns sd=0.024ns sum=3.171ns
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.075ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {1 <= 0.045ns, 0 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
    Trunk : target=0.137ns count=1 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
    Trunk : target=0.184ns count=9 avg=0.136ns sd=0.022ns min=0.116ns max=0.172ns {0 <= 0.111ns, 7 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
    Trunk : target=0.235ns count=4 avg=0.100ns sd=0.030ns min=0.081ns max=0.145ns {3 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
    Trunk : target=0.240ns count=4 avg=0.139ns sd=0.038ns min=0.120ns max=0.197ns {3 <= 0.144ns, 0 <= 0.192ns, 1 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
    Trunk : target=0.300ns count=60 avg=0.243ns sd=0.170ns min=0.000ns max=0.432ns {28 <= 0.180ns, 0 <= 0.240ns, 0 <= 0.270ns, 0 <= 0.285ns, 0 <= 0.300ns} {0 <= 0.315ns, 0 <= 0.330ns, 1 <= 0.360ns, 31 <= 0.450ns, 0 > 0.450ns}
    Leaf  : target=0.078ns count=12 avg=0.055ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
    Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
    Leaf  : target=0.180ns count=1 avg=0.103ns sd=0.000ns min=0.103ns max=0.103ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
    Leaf  : target=0.185ns count=1 avg=0.069ns sd=0.000ns min=0.069ns max=0.069ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
    Leaf  : target=0.240ns count=1 avg=0.127ns sd=0.000ns min=0.127ns max=0.127ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
    Leaf  : target=0.300ns count=97 avg=0.096ns sd=0.035ns min=0.042ns max=0.272ns {92 <= 0.180ns, 3 <= 0.240ns, 1 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: NBUFFX32_LVT: 118 NBUFFX8_LVT: 1 
     Invs: IBUFFX32_RVT: 2 
     ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 9 CGLPPRX2_LVT: 13 
   Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_HVT: 32 
  Primary reporting skew groups after clustering cong repair call:
    skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.182, max=1.635, avg=1.519, sd=0.225], skew [1.452 vs 0.176*], 81.1% {1.508, 1.635} (wid=0.100 ws=0.100) (gid=1.593 gs=1.411)
  Skew group summary after clustering cong repair call:
    skew_group PCI_CLK/func_best_mode: insertion delay [min=0.101, max=1.066, avg=1.034, sd=0.138], skew [0.965 vs 0.176*], 97.5% {1.042, 1.066} (wid=0.020 ws=0.020) (gid=1.048 gs=0.948)
    skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.120, max=1.278, avg=1.241, sd=0.077], skew [1.158 vs 0.176*], 93.9% {1.234, 1.278} (wid=0.074 ws=0.073) (gid=1.257 gs=1.137)
    skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.182, max=1.635, avg=1.519, sd=0.225], skew [1.452 vs 0.176*], 81.1% {1.508, 1.635} (wid=0.100 ws=0.100) (gid=1.593 gs=1.411)
    skew_group ate_clk/test_best_mode: insertion delay [min=0.359, max=1.356, avg=1.278, sd=0.079], skew [0.997 vs 0.176*], 90.7% {1.180, 1.356} (wid=0.102 ws=0.101) (gid=1.312 gs=0.954)
  CongRepair After Initial Clustering done. (took cpu=0:00:08.3 real=0:00:08.3)
  Stage::Clustering done. (took cpu=0:00:18.6 real=0:00:18.5)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: .    ..20% ...    40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=151, i=2, icg=31, nicg=0, l=37, total=221
      cell areas       : b=1383.814um^2, i=23.381um^2, icg=213.227um^2, nicg=0.000um^2, l=105.216um^2, total=1725.638um^2
      cell capacitance : b=435.359fF, i=2.754fF, icg=21.923fF, nicg=0.000fF, l=32.793fF, total=492.829fF
      sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=1204.997fF, leaf=3143.972fF, total=4348.969fF
      wire lengths     : top=0.000um, trunk=11883.810um, leaf=32567.029um, total=44450.839um
      hp wire lengths  : top=0.000um, trunk=10324.296um, leaf=17469.006um, total=27793.302um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.075ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {1 <= 0.045ns, 0 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.137ns count=1 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
      Trunk : target=0.184ns count=9 avg=0.136ns sd=0.022ns min=0.116ns max=0.172ns {0 <= 0.111ns, 7 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.235ns count=4 avg=0.100ns sd=0.030ns min=0.081ns max=0.145ns {3 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.240ns count=4 avg=0.139ns sd=0.038ns min=0.120ns max=0.197ns {3 <= 0.144ns, 0 <= 0.192ns, 1 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
      Trunk : target=0.300ns count=92 avg=0.150ns sd=0.105ns min=0.000ns max=0.300ns {60 <= 0.180ns, 0 <= 0.240ns, 0 <= 0.270ns, 9 <= 0.285ns, 23 <= 0.300ns}
      Leaf  : target=0.078ns count=12 avg=0.055ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.180ns count=1 avg=0.103ns sd=0.000ns min=0.103ns max=0.103ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Leaf  : target=0.185ns count=1 avg=0.069ns sd=0.000ns min=0.069ns max=0.069ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.240ns count=1 avg=0.127ns sd=0.000ns min=0.127ns max=0.127ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
      Leaf  : target=0.300ns count=97 avg=0.081ns sd=0.040ns min=0.042ns max=0.272ns {92 <= 0.180ns, 3 <= 0.240ns, 1 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: NBUFFX32_LVT: 118 NBUFFX16_LVT: 10 NBUFFX8_LVT: 7 NBUFFX4_LVT: 8 NBUFFX2_LVT: 8 
       Invs: IBUFFX32_RVT: 2 
       ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 9 CGLPPRX2_LVT: 13 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_HVT: 6 AO22X1_HVT: 26 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.182, max=1.635], skew [1.452 vs 0.176*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.101, max=1.066], skew [0.965 vs 0.176*]
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.120, max=1.278], skew [1.158 vs 0.176*]
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.182, max=1.635], skew [1.452 vs 0.176*]
      skew_group ate_clk/test_best_mode: insertion delay [min=0.359, max=1.356], skew [0.997 vs 0.176*]
    Legalizer API calls during this step: 1421 succeeded with high effort: 1407 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 14
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:06.6 real=0:00:06.6)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=151, i=2, icg=31, nicg=0, l=37, total=221
      cell areas       : b=1383.814um^2, i=23.381um^2, icg=213.227um^2, nicg=0.000um^2, l=105.216um^2, total=1725.638um^2
      cell capacitance : b=435.359fF, i=2.754fF, icg=21.923fF, nicg=0.000fF, l=32.793fF, total=492.829fF
      sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=1204.997fF, leaf=3143.972fF, total=4348.969fF
      wire lengths     : top=0.000um, trunk=11883.810um, leaf=32567.029um, total=44450.839um
      hp wire lengths  : top=0.000um, trunk=10324.296um, leaf=17469.006um, total=27793.302um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.075ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {1 <= 0.045ns, 0 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.137ns count=1 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
      Trunk : target=0.184ns count=9 avg=0.136ns sd=0.022ns min=0.116ns max=0.172ns {0 <= 0.111ns, 7 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.235ns count=4 avg=0.100ns sd=0.030ns min=0.081ns max=0.145ns {3 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.240ns count=4 avg=0.139ns sd=0.038ns min=0.120ns max=0.197ns {3 <= 0.144ns, 0 <= 0.192ns, 1 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
      Trunk : target=0.300ns count=92 avg=0.150ns sd=0.105ns min=0.000ns max=0.300ns {60 <= 0.180ns, 0 <= 0.240ns, 0 <= 0.270ns, 9 <= 0.285ns, 23 <= 0.300ns}
      Leaf  : target=0.078ns count=12 avg=0.055ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.180ns count=1 avg=0.103ns sd=0.000ns min=0.103ns max=0.103ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Leaf  : target=0.185ns count=1 avg=0.069ns sd=0.000ns min=0.069ns max=0.069ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.240ns count=1 avg=0.127ns sd=0.000ns min=0.127ns max=0.127ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
      Leaf  : target=0.300ns count=97 avg=0.081ns sd=0.040ns min=0.042ns max=0.272ns {92 <= 0.180ns, 3 <= 0.240ns, 1 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: NBUFFX32_LVT: 118 NBUFFX16_LVT: 10 NBUFFX8_LVT: 7 NBUFFX4_LVT: 8 NBUFFX2_LVT: 8 
       Invs: IBUFFX32_RVT: 2 
       ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 9 CGLPPRX2_LVT: 13 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_HVT: 6 AO22X1_HVT: 26 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.182, max=1.635, avg=1.519, sd=0.225], skew [1.452 vs 0.176*], 81.1% {1.508, 1.635} (wid=0.100 ws=0.100) (gid=1.593 gs=1.411)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.101, max=1.066, avg=1.034, sd=0.138], skew [0.965 vs 0.176*], 97.5% {1.042, 1.066} (wid=0.020 ws=0.020) (gid=1.048 gs=0.948)
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.120, max=1.278, avg=1.241, sd=0.077], skew [1.158 vs 0.176*], 93.9% {1.234, 1.278} (wid=0.074 ws=0.073) (gid=1.257 gs=1.137)
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.182, max=1.635, avg=1.519, sd=0.225], skew [1.452 vs 0.176*], 81.1% {1.508, 1.635} (wid=0.100 ws=0.100) (gid=1.593 gs=1.411)
      skew_group ate_clk/test_best_mode: insertion delay [min=0.359, max=1.356, avg=1.278, sd=0.079], skew [0.997 vs 0.176*], 90.7% {1.180, 1.356} (wid=0.102 ws=0.101) (gid=1.312 gs=0.954)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::DRV Fixing done. (took cpu=0:00:06.7 real=0:00:06.7)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=151, i=2, icg=31, nicg=0, l=37, total=221
      cell areas       : b=1383.814um^2, i=23.381um^2, icg=213.227um^2, nicg=0.000um^2, l=105.216um^2, total=1725.638um^2
      cell capacitance : b=435.359fF, i=2.754fF, icg=21.923fF, nicg=0.000fF, l=32.793fF, total=492.829fF
      sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=1204.997fF, leaf=3143.972fF, total=4348.969fF
      wire lengths     : top=0.000um, trunk=11883.810um, leaf=32567.029um, total=44450.839um
      hp wire lengths  : top=0.000um, trunk=10324.296um, leaf=17469.006um, total=27793.302um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.075ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {1 <= 0.045ns, 0 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.137ns count=1 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
      Trunk : target=0.184ns count=9 avg=0.136ns sd=0.022ns min=0.116ns max=0.172ns {0 <= 0.111ns, 7 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.235ns count=4 avg=0.100ns sd=0.030ns min=0.081ns max=0.145ns {3 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.240ns count=4 avg=0.139ns sd=0.038ns min=0.120ns max=0.197ns {3 <= 0.144ns, 0 <= 0.192ns, 1 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
      Trunk : target=0.300ns count=92 avg=0.150ns sd=0.105ns min=0.000ns max=0.300ns {60 <= 0.180ns, 0 <= 0.240ns, 0 <= 0.270ns, 9 <= 0.285ns, 23 <= 0.300ns}
      Leaf  : target=0.078ns count=12 avg=0.055ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.180ns count=1 avg=0.103ns sd=0.000ns min=0.103ns max=0.103ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Leaf  : target=0.185ns count=1 avg=0.069ns sd=0.000ns min=0.069ns max=0.069ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.240ns count=1 avg=0.127ns sd=0.000ns min=0.127ns max=0.127ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
      Leaf  : target=0.300ns count=97 avg=0.081ns sd=0.040ns min=0.042ns max=0.272ns {92 <= 0.180ns, 3 <= 0.240ns, 1 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: NBUFFX32_LVT: 118 NBUFFX16_LVT: 10 NBUFFX8_LVT: 7 NBUFFX4_LVT: 8 NBUFFX2_LVT: 8 
       Invs: IBUFFX32_RVT: 2 
       ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 9 CGLPPRX2_LVT: 13 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_HVT: 6 AO22X1_HVT: 26 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.182, max=1.635], skew [1.452 vs 0.176*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.101, max=1.066], skew [0.965 vs 0.176*]
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.120, max=1.278], skew [1.158 vs 0.176*]
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.182, max=1.635], skew [1.452 vs 0.176*]
      skew_group ate_clk/test_best_mode: insertion delay [min=0.359, max=1.356], skew [0.997 vs 0.176*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing unconstrained drivers...
    Have 33 candidate drivers for removal.
    Removing drivers: ...20% ...40% ...60% ...80% ...100% 
    Removed 26 unconstrained drivers.
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=125, i=2, icg=31, nicg=0, l=37, total=195
      cell areas       : b=1142.631um^2, i=23.381um^2, icg=213.227um^2, nicg=0.000um^2, l=105.216um^2, total=1484.455um^2
      cell capacitance : b=361.319fF, i=2.754fF, icg=21.923fF, nicg=0.000fF, l=32.793fF, total=418.789fF
      sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=1089.904fF, leaf=3165.183fF, total=4255.087fF
      wire lengths     : top=0.000um, trunk=10787.890um, leaf=32801.869um, total=43589.759um
      hp wire lengths  : top=0.000um, trunk=9235.520um, leaf=17703.542um, total=26939.062um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.075ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {1 <= 0.045ns, 0 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.137ns count=1 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
      Trunk : target=0.184ns count=9 avg=0.136ns sd=0.022ns min=0.116ns max=0.172ns {0 <= 0.111ns, 7 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.235ns count=4 avg=0.100ns sd=0.030ns min=0.081ns max=0.145ns {3 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.240ns count=4 avg=0.139ns sd=0.038ns min=0.120ns max=0.197ns {3 <= 0.144ns, 0 <= 0.192ns, 1 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
      Trunk : target=0.300ns count=66 avg=0.176ns sd=0.111ns min=0.000ns max=0.300ns {34 <= 0.180ns, 0 <= 0.240ns, 0 <= 0.270ns, 15 <= 0.285ns, 17 <= 0.300ns}
      Leaf  : target=0.078ns count=12 avg=0.055ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.180ns count=1 avg=0.103ns sd=0.000ns min=0.103ns max=0.103ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Leaf  : target=0.185ns count=1 avg=0.069ns sd=0.000ns min=0.069ns max=0.069ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.240ns count=1 avg=0.127ns sd=0.000ns min=0.127ns max=0.127ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
      Leaf  : target=0.300ns count=97 avg=0.092ns sd=0.037ns min=0.042ns max=0.272ns {92 <= 0.180ns, 3 <= 0.240ns, 1 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: NBUFFX32_LVT: 92 NBUFFX16_LVT: 21 NBUFFX8_LVT: 4 NBUFFX4_LVT: 2 NBUFFX2_LVT: 6 
       Invs: IBUFFX32_RVT: 2 
       ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 9 CGLPPRX2_LVT: 13 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_HVT: 6 AO22X1_HVT: 26 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.182, max=1.635], skew [1.452 vs 0.176*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.101, max=1.066], skew [0.965 vs 0.176*]
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.120, max=1.278], skew [1.158 vs 0.176*]
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.182, max=1.635], skew [1.452 vs 0.176*]
      skew_group ate_clk/test_best_mode: insertion delay [min=0.359, max=1.356], skew [0.997 vs 0.176*]
    Legalizer API calls during this step: 155 succeeded with high effort: 152 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 3
  Removing unconstrained drivers done. (took cpu=0:00:00.5 real=0:00:00.5)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=126, i=2, icg=31, nicg=0, l=37, total=196
      cell areas       : b=1153.305um^2, i=23.381um^2, icg=213.227um^2, nicg=0.000um^2, l=105.216um^2, total=1495.129um^2
      cell capacitance : b=364.661fF, i=2.754fF, icg=21.923fF, nicg=0.000fF, l=32.793fF, total=422.132fF
      sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=1090.816fF, leaf=3165.183fF, total=4255.999fF
      wire lengths     : top=0.000um, trunk=10795.489um, leaf=32801.869um, total=43597.358um
      hp wire lengths  : top=0.000um, trunk=9238.864um, leaf=17703.542um, total=26942.406um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.075ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {1 <= 0.045ns, 0 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.137ns count=1 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
      Trunk : target=0.184ns count=9 avg=0.136ns sd=0.022ns min=0.116ns max=0.172ns {0 <= 0.111ns, 7 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.235ns count=4 avg=0.100ns sd=0.030ns min=0.081ns max=0.145ns {3 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.240ns count=4 avg=0.120ns sd=0.000ns min=0.120ns max=0.120ns {4 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
      Trunk : target=0.300ns count=67 avg=0.174ns sd=0.111ns min=0.000ns max=0.300ns {35 <= 0.180ns, 0 <= 0.240ns, 0 <= 0.270ns, 15 <= 0.285ns, 17 <= 0.300ns}
      Leaf  : target=0.078ns count=12 avg=0.055ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.180ns count=1 avg=0.103ns sd=0.000ns min=0.103ns max=0.103ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Leaf  : target=0.185ns count=1 avg=0.069ns sd=0.000ns min=0.069ns max=0.069ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.240ns count=1 avg=0.127ns sd=0.000ns min=0.127ns max=0.127ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
      Leaf  : target=0.300ns count=97 avg=0.092ns sd=0.037ns min=0.042ns max=0.272ns {92 <= 0.180ns, 3 <= 0.240ns, 1 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: NBUFFX32_LVT: 93 NBUFFX16_LVT: 21 NBUFFX8_LVT: 4 NBUFFX4_LVT: 2 NBUFFX2_LVT: 6 
       Invs: IBUFFX32_RVT: 2 
       ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 9 CGLPPRX2_LVT: 13 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_HVT: 6 AO22X1_HVT: 26 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.182, max=1.635], skew [1.452 vs 0.176*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.101, max=1.057], skew [0.956 vs 0.176*]
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.120, max=1.278], skew [1.158 vs 0.176*]
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.182, max=1.635], skew [1.452 vs 0.176*]
      skew_group ate_clk/test_best_mode: insertion delay [min=0.359, max=1.356], skew [0.997 vs 0.176*]
    Legalizer API calls during this step: 75 succeeded with high effort: 75 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.3 real=0:00:00.3)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=123, i=2, icg=31, nicg=0, l=37, total=193
      cell areas       : b=1114.421um^2, i=23.381um^2, icg=211.702um^2, nicg=0.000um^2, l=105.216um^2, total=1454.720um^2
      cell capacitance : b=352.708fF, i=2.754fF, icg=21.916fF, nicg=0.000fF, l=32.793fF, total=410.172fF
      sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=1087.498fF, leaf=3165.183fF, total=4252.681fF
      wire lengths     : top=0.000um, trunk=10761.440um, leaf=32801.869um, total=43563.309um
      hp wire lengths  : top=0.000um, trunk=9207.400um, leaf=17703.542um, total=26910.942um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.075ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {1 <= 0.045ns, 0 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.137ns count=1 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
      Trunk : target=0.180ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=9 avg=0.136ns sd=0.022ns min=0.116ns max=0.172ns {0 <= 0.111ns, 7 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.235ns count=4 avg=0.119ns sd=0.037ns min=0.081ns max=0.155ns {2 <= 0.141ns, 2 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.240ns count=3 avg=0.120ns sd=0.000ns min=0.120ns max=0.120ns {3 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
      Trunk : target=0.300ns count=64 avg=0.181ns sd=0.109ns min=0.000ns max=0.300ns {32 <= 0.180ns, 0 <= 0.240ns, 0 <= 0.270ns, 15 <= 0.285ns, 17 <= 0.300ns}
      Leaf  : target=0.078ns count=12 avg=0.055ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.180ns count=1 avg=0.103ns sd=0.000ns min=0.103ns max=0.103ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Leaf  : target=0.185ns count=1 avg=0.069ns sd=0.000ns min=0.069ns max=0.069ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.240ns count=1 avg=0.127ns sd=0.000ns min=0.127ns max=0.127ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
      Leaf  : target=0.300ns count=97 avg=0.092ns sd=0.037ns min=0.042ns max=0.272ns {92 <= 0.180ns, 3 <= 0.240ns, 1 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: NBUFFX32_LVT: 89 NBUFFX16_LVT: 21 NBUFFX8_LVT: 5 NBUFFX4_LVT: 2 NBUFFX2_LVT: 6 
       Invs: IBUFFX32_RVT: 2 
       ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 8 CGLPPRX2_LVT: 14 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_HVT: 6 AO22X1_HVT: 26 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.182, max=1.633], skew [1.451 vs 0.176*]
    Skew group summary after 'Removing longest path buffering':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.101, max=1.057], skew [0.956 vs 0.176*]
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.120, max=1.190], skew [1.069 vs 0.176*]
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.182, max=1.633], skew [1.451 vs 0.176*]
      skew_group ate_clk/test_best_mode: insertion delay [min=0.359, max=1.268], skew [0.909 vs 0.176*]
    Legalizer API calls during this step: 275 succeeded with high effort: 275 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:04.2 real=0:00:04.2)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=123, i=2, icg=31, nicg=0, l=37, total=193
      cell areas       : b=1098.410um^2, i=23.381um^2, icg=205.602um^2, nicg=0.000um^2, l=102.674um^2, total=1430.068um^2
      cell capacitance : b=348.212fF, i=2.754fF, icg=21.892fF, nicg=0.000fF, l=32.823fF, total=405.681fF
      sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=1067.462fF, leaf=3166.696fF, total=4234.159fF
      wire lengths     : top=0.000um, trunk=10556.851um, leaf=32820.566um, total=43377.417um
      hp wire lengths  : top=0.000um, trunk=9142.952um, leaf=17703.542um, total=26846.494um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.077ns count=1 avg=0.038ns sd=0.000ns min=0.038ns max=0.038ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
      Trunk : target=0.137ns count=1 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
      Trunk : target=0.177ns count=1 avg=0.071ns sd=0.000ns min=0.071ns max=0.071ns {1 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=4 avg=0.077ns sd=0.001ns min=0.076ns max=0.079ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=8 avg=0.137ns sd=0.022ns min=0.115ns max=0.171ns {0 <= 0.111ns, 6 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.235ns count=4 avg=0.116ns sd=0.033ns min=0.081ns max=0.146ns {2 <= 0.141ns, 2 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.300ns count=64 avg=0.180ns sd=0.110ns min=0.000ns max=0.300ns {32 <= 0.180ns, 0 <= 0.240ns, 0 <= 0.270ns, 15 <= 0.285ns, 17 <= 0.300ns}
      Leaf  : target=0.078ns count=12 avg=0.055ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.180ns count=1 avg=0.103ns sd=0.000ns min=0.103ns max=0.103ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Leaf  : target=0.185ns count=1 avg=0.069ns sd=0.000ns min=0.069ns max=0.069ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.240ns count=1 avg=0.127ns sd=0.000ns min=0.127ns max=0.127ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
      Leaf  : target=0.300ns count=97 avg=0.092ns sd=0.037ns min=0.042ns max=0.272ns {92 <= 0.180ns, 3 <= 0.240ns, 1 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: NBUFFX32_LVT: 86 NBUFFX16_LVT: 23 NBUFFX8_LVT: 6 NBUFFX4_LVT: 2 NBUFFX2_LVT: 6 
       Invs: IBUFFX32_RVT: 2 
       ICGs: CGLNPRX8_LVT: 8 CGLPPRX8_LVT: 5 CGLPPRX2_LVT: 17 CGLNPRX2_LVT: 1 
     Logics: LSUPX4_LVT: 1 AO21X2_LVT: 4 AO22X2_HVT: 6 AO22X1_HVT: 26 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.182, max=1.512, avg=1.424, sd=0.187], skew [1.330 vs 0.176*], 83.7% {1.337, 1.512} (wid=0.098 ws=0.097) (gid=1.475 gs=1.293)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.096, max=0.943, avg=0.917, sd=0.121], skew [0.847 vs 0.176*], 97.5% {0.922, 0.943} (wid=0.020 ws=0.020) (gid=0.929 gs=0.833)
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.120, max=1.115, avg=1.096, sd=0.061], skew [0.994 vs 0.176*], 99.7% {0.944, 1.115} (wid=0.073 ws=0.072) (gid=1.101 gs=0.981)
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.182, max=1.512, avg=1.424, sd=0.187], skew [1.330 vs 0.176*], 83.7% {1.337, 1.512} (wid=0.098 ws=0.097) (gid=1.475 gs=1.293)
      skew_group ate_clk/test_best_mode: insertion delay [min=0.338, max=1.159, avg=1.113, sd=0.050], skew [0.821 vs 0.176*], 96.7% {0.967, 1.144} (wid=0.102 ws=0.101) (gid=1.148 gs=0.811)
    Legalizer API calls during this step: 1398 succeeded with high effort: 1398 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:06.9 real=0:00:06.9)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:11.9 real=0:00:11.9)
  CCOpt::Phase::Construction done. (took cpu=0:00:37.2 real=0:00:37.2)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=123, i=2, icg=31, nicg=0, l=37, total=193
      cell areas       : b=1098.410um^2, i=23.381um^2, icg=205.602um^2, nicg=0.000um^2, l=102.674um^2, total=1430.068um^2
      cell capacitance : b=348.212fF, i=2.754fF, icg=21.892fF, nicg=0.000fF, l=32.823fF, total=405.681fF
      sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=1066.456fF, leaf=3166.696fF, total=4233.152fF
      wire lengths     : top=0.000um, trunk=10546.819um, leaf=32820.566um, total=43367.385um
      hp wire lengths  : top=0.000um, trunk=9132.920um, leaf=17703.542um, total=26836.462um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.077ns count=1 avg=0.038ns sd=0.000ns min=0.038ns max=0.038ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
      Trunk : target=0.137ns count=1 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
      Trunk : target=0.177ns count=1 avg=0.071ns sd=0.000ns min=0.071ns max=0.071ns {1 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=4 avg=0.077ns sd=0.001ns min=0.076ns max=0.079ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=8 avg=0.137ns sd=0.022ns min=0.115ns max=0.171ns {0 <= 0.111ns, 6 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.235ns count=4 avg=0.116ns sd=0.033ns min=0.081ns max=0.146ns {2 <= 0.141ns, 2 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.300ns count=64 avg=0.180ns sd=0.110ns min=0.000ns max=0.300ns {32 <= 0.180ns, 0 <= 0.240ns, 0 <= 0.270ns, 15 <= 0.285ns, 17 <= 0.300ns}
      Leaf  : target=0.078ns count=12 avg=0.055ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.180ns count=1 avg=0.103ns sd=0.000ns min=0.103ns max=0.103ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Leaf  : target=0.185ns count=1 avg=0.069ns sd=0.000ns min=0.069ns max=0.069ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.240ns count=1 avg=0.127ns sd=0.000ns min=0.127ns max=0.127ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
      Leaf  : target=0.300ns count=97 avg=0.092ns sd=0.037ns min=0.042ns max=0.272ns {92 <= 0.180ns, 3 <= 0.240ns, 1 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: NBUFFX32_LVT: 86 NBUFFX16_LVT: 23 NBUFFX8_LVT: 6 NBUFFX4_LVT: 2 NBUFFX2_LVT: 6 
       Invs: IBUFFX32_RVT: 2 
       ICGs: CGLNPRX8_LVT: 8 CGLPPRX8_LVT: 5 CGLPPRX2_LVT: 17 CGLNPRX2_LVT: 1 
     Logics: LSUPX4_LVT: 1 AO21X2_LVT: 4 AO22X2_HVT: 6 AO22X1_HVT: 26 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.182, max=1.512], skew [1.330 vs 0.176*]
    Skew group summary after 'Improving clock tree routing':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.096, max=0.943], skew [0.847 vs 0.176*]
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.120, max=1.115], skew [0.994 vs 0.176*]
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.182, max=1.512], skew [1.330 vs 0.176*]
      skew_group ate_clk/test_best_mode: insertion delay [min=0.338, max=1.159], skew [0.821 vs 0.176*]
    Legalizer API calls during this step: 74 succeeded with high effort: 74 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.2 real=0:00:00.2)
  Reducing clock tree power 1...
    Resizing gates: ..    .20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=123, i=2, icg=31, nicg=0, l=37, total=193
      cell areas       : b=822.664um^2, i=13.215um^2, icg=204.078um^2, nicg=0.000um^2, l=101.149um^2, total=1141.107um^2
      cell capacitance : b=255.471fF, i=1.537fF, icg=21.885fF, nicg=0.000fF, l=32.840fF, total=311.732fF
      sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=1065.702fF, leaf=3165.798fF, total=4231.500fF
      wire lengths     : top=0.000um, trunk=10541.196um, leaf=32804.453um, total=43345.649um
      hp wire lengths  : top=0.000um, trunk=9132.920um, leaf=17703.542um, total=26836.462um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.077ns count=1 avg=0.035ns sd=0.000ns min=0.035ns max=0.035ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
      Trunk : target=0.137ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
      Trunk : target=0.177ns count=1 avg=0.071ns sd=0.000ns min=0.071ns max=0.071ns {1 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=4 avg=0.074ns sd=0.004ns min=0.068ns max=0.076ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=8 avg=0.136ns sd=0.022ns min=0.113ns max=0.168ns {0 <= 0.111ns, 6 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.235ns count=4 avg=0.102ns sd=0.036ns min=0.062ns max=0.143ns {3 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.300ns count=64 avg=0.157ns sd=0.083ns min=0.000ns max=0.282ns {32 <= 0.180ns, 21 <= 0.240ns, 9 <= 0.270ns, 2 <= 0.285ns, 0 <= 0.300ns}
      Leaf  : target=0.078ns count=12 avg=0.055ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.145ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Leaf  : target=0.180ns count=2 avg=0.106ns sd=0.004ns min=0.103ns max=0.109ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Leaf  : target=0.300ns count=97 avg=0.116ns sd=0.043ns min=0.043ns max=0.272ns {92 <= 0.180ns, 4 <= 0.240ns, 0 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: NBUFFX32_LVT: 61 NBUFFX16_LVT: 5 NBUFFX8_LVT: 3 NBUFFX4_LVT: 39 NBUFFX2_LVT: 15 
       Invs: IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 8 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 1 
     Logics: LSUPX4_LVT: 1 AO21X2_LVT: 4 AO22X1_HVT: 32 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.198, max=1.465], skew [1.267 vs 0.176*]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.097, max=0.907], skew [0.810 vs 0.176*]
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.129, max=1.083], skew [0.954 vs 0.176*]
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.198, max=1.465], skew [1.267 vs 0.176*]
      skew_group ate_clk/test_best_mode: insertion delay [min=0.373, max=1.167], skew [0.793 vs 0.176*]
    Legalizer API calls during this step: 475 succeeded with high effort: 475 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:01.9 real=0:00:01.9)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=123, i=2, icg=31, nicg=0, l=37, total=193
      cell areas       : b=815.548um^2, i=13.215um^2, icg=204.078um^2, nicg=0.000um^2, l=101.149um^2, total=1133.991um^2
      cell capacitance : b=253.198fF, i=1.537fF, icg=21.885fF, nicg=0.000fF, l=32.840fF, total=309.460fF
      sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=1093.137fF, leaf=3195.462fF, total=4288.599fF
      wire lengths     : top=0.000um, trunk=10816.013um, leaf=33136.877um, total=43952.890um
      hp wire lengths  : top=0.000um, trunk=9396.944um, leaf=18026.390um, total=27423.334um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.077ns count=1 avg=0.035ns sd=0.000ns min=0.035ns max=0.035ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
      Trunk : target=0.137ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
      Trunk : target=0.177ns count=1 avg=0.071ns sd=0.000ns min=0.071ns max=0.071ns {1 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=4 avg=0.074ns sd=0.004ns min=0.068ns max=0.076ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=8 avg=0.136ns sd=0.022ns min=0.113ns max=0.168ns {0 <= 0.111ns, 6 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.235ns count=4 avg=0.102ns sd=0.036ns min=0.062ns max=0.143ns {3 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.300ns count=64 avg=0.159ns sd=0.082ns min=0.000ns max=0.282ns {32 <= 0.180ns, 21 <= 0.240ns, 9 <= 0.270ns, 2 <= 0.285ns, 0 <= 0.300ns}
      Leaf  : target=0.078ns count=12 avg=0.055ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.145ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Leaf  : target=0.180ns count=2 avg=0.106ns sd=0.004ns min=0.103ns max=0.109ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Leaf  : target=0.300ns count=97 avg=0.118ns sd=0.042ns min=0.043ns max=0.272ns {92 <= 0.180ns, 4 <= 0.240ns, 0 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: NBUFFX32_LVT: 60 NBUFFX16_LVT: 5 NBUFFX8_LVT: 3 NBUFFX4_LVT: 42 NBUFFX2_LVT: 13 
       Invs: IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 8 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 1 
     Logics: LSUPX4_LVT: 1 AO21X2_LVT: 4 AO22X1_HVT: 32 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.388, max=1.465, avg=1.399, sd=0.147], skew [1.076 vs 0.176*], 83.7% {1.289, 1.465} (wid=0.097 ws=0.097) (gid=1.433 gs=1.046)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.107, max=0.907, avg=0.883, sd=0.114], skew [0.800 vs 0.176*], 97.5% {0.886, 0.907} (wid=0.020 ws=0.020) (gid=0.893 gs=0.787)
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.140, max=1.083, avg=1.068, sd=0.052], skew [0.943 vs 0.176*], 99.7% {0.979, 1.083} (wid=0.072 ws=0.071) (gid=1.070 gs=0.931)
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.388, max=1.465, avg=1.399, sd=0.147], skew [1.076 vs 0.176*], 83.7% {1.289, 1.465} (wid=0.097 ws=0.097) (gid=1.433 gs=1.046)
      skew_group ate_clk/test_best_mode: insertion delay [min=0.378, max=1.166, avg=1.130, sd=0.048], skew [0.788 vs 0.176*], 97.6% {0.992, 1.166} (wid=0.102 ws=0.101) (gid=1.155 gs=0.778)
    Legalizer API calls during this step: 247 succeeded with high effort: 247 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.5 real=0:00:00.5)
  Stage::Reducing Power done. (took cpu=0:00:02.7 real=0:00:02.7)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 4 skew groups; 120 fragments, 131 fraglets and 98 vertices; 267 variables and 794 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.7 real=0:00:00.7)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 4.528ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.2 real=0:00:00.2)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 200 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=123, i=2, icg=31, nicg=0, l=37, total=193
          cell areas       : b=815.548um^2, i=13.215um^2, icg=204.078um^2, nicg=0.000um^2, l=101.149um^2, total=1133.991um^2
          cell capacitance : b=253.198fF, i=1.537fF, icg=21.885fF, nicg=0.000fF, l=32.840fF, total=309.460fF
          sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
          wire capacitance : top=0.000fF, trunk=1093.137fF, leaf=3195.462fF, total=4288.599fF
          wire lengths     : top=0.000um, trunk=10816.013um, leaf=33136.877um, total=43952.890um
          hp wire lengths  : top=0.000um, trunk=9396.944um, leaf=18026.390um, total=27423.334um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.077ns count=1 avg=0.035ns sd=0.000ns min=0.035ns max=0.035ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
          Trunk : target=0.137ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
          Trunk : target=0.177ns count=1 avg=0.071ns sd=0.000ns min=0.071ns max=0.071ns {1 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
          Trunk : target=0.180ns count=4 avg=0.074ns sd=0.004ns min=0.068ns max=0.076ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
          Trunk : target=0.184ns count=8 avg=0.136ns sd=0.022ns min=0.113ns max=0.168ns {0 <= 0.111ns, 6 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
          Trunk : target=0.235ns count=4 avg=0.102ns sd=0.036ns min=0.062ns max=0.143ns {3 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
          Trunk : target=0.300ns count=64 avg=0.159ns sd=0.082ns min=0.000ns max=0.282ns {32 <= 0.180ns, 21 <= 0.240ns, 9 <= 0.270ns, 2 <= 0.285ns, 0 <= 0.300ns}
          Leaf  : target=0.078ns count=12 avg=0.055ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
          Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
          Leaf  : target=0.145ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
          Leaf  : target=0.180ns count=2 avg=0.106ns sd=0.004ns min=0.103ns max=0.109ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
          Leaf  : target=0.300ns count=97 avg=0.118ns sd=0.042ns min=0.043ns max=0.272ns {92 <= 0.180ns, 4 <= 0.240ns, 0 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: NBUFFX32_LVT: 60 NBUFFX16_LVT: 5 NBUFFX8_LVT: 3 NBUFFX4_LVT: 42 NBUFFX2_LVT: 13 
           Invs: IBUFFX16_LVT: 2 
           ICGs: CGLNPRX8_LVT: 8 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 1 
         Logics: LSUPX4_LVT: 1 AO21X2_LVT: 4 AO22X1_HVT: 32 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.1 real=0:00:00.1)
      Approximately balancing fragments bottom up...
        bottom up balancing:         ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=125, i=2, icg=31, nicg=0, l=37, total=195
          cell areas       : b=818.598um^2, i=13.215um^2, icg=202.553um^2, nicg=0.000um^2, l=100.641um^2, total=1135.007um^2
          cell capacitance : b=253.985fF, i=1.537fF, icg=21.880fF, nicg=0.000fF, l=32.878fF, total=310.279fF
          sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
          wire capacitance : top=0.000fF, trunk=1094.208fF, leaf=3195.411fF, total=4289.619fF
          wire lengths     : top=0.000um, trunk=10824.981um, leaf=33136.422um, total=43961.403um
          hp wire lengths  : top=0.000um, trunk=9398.464um, leaf=18026.390um, total=27424.854um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.077ns count=1 avg=0.035ns sd=0.000ns min=0.035ns max=0.035ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
          Trunk : target=0.137ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
          Trunk : target=0.177ns count=2 avg=0.070ns sd=0.002ns min=0.068ns max=0.071ns {2 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
          Trunk : target=0.180ns count=4 avg=0.074ns sd=0.004ns min=0.068ns max=0.076ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
          Trunk : target=0.184ns count=7 avg=0.139ns sd=0.022ns min=0.113ns max=0.168ns {0 <= 0.111ns, 5 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
          Trunk : target=0.209ns count=2 avg=0.080ns sd=0.030ns min=0.059ns max=0.101ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
          Trunk : target=0.235ns count=2 avg=0.132ns sd=0.015ns min=0.121ns max=0.143ns {1 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
          Trunk : target=0.300ns count=66 avg=0.155ns sd=0.084ns min=0.000ns max=0.282ns {34 <= 0.180ns, 21 <= 0.240ns, 9 <= 0.270ns, 2 <= 0.285ns, 0 <= 0.300ns}
          Leaf  : target=0.078ns count=12 avg=0.055ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
          Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
          Leaf  : target=0.145ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
          Leaf  : target=0.180ns count=2 avg=0.106ns sd=0.004ns min=0.103ns max=0.109ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
          Leaf  : target=0.300ns count=97 avg=0.118ns sd=0.042ns min=0.043ns max=0.272ns {92 <= 0.180ns, 4 <= 0.240ns, 0 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: NBUFFX32_LVT: 60 NBUFFX16_LVT: 5 NBUFFX8_LVT: 3 NBUFFX4_LVT: 40 NBUFFX2_LVT: 17 
           Invs: IBUFFX16_LVT: 2 
           ICGs: CGLNPRX8_LVT: 7 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 2 
         Logics: LSUPX4_LVT: 1 AO21X2_LVT: 2 AO21X1_LVT: 2 AO22X1_HVT: 32 
        Legalizer API calls during this step: 42 succeeded with high effort: 42 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.5 real=0:00:00.5)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=161, i=2, icg=31, nicg=0, l=37, total=231
          cell areas       : b=891.791um^2, i=13.215um^2, icg=202.553um^2, nicg=0.000um^2, l=100.641um^2, total=1208.201um^2
          cell capacitance : b=274.232fF, i=1.537fF, icg=21.880fF, nicg=0.000fF, l=32.878fF, total=330.527fF
          sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
          wire capacitance : top=0.000fF, trunk=1480.635fF, leaf=3241.085fF, total=4721.720fF
          wire lengths     : top=0.000um, trunk=14676.357um, leaf=33643.190um, total=48319.547um
          hp wire lengths  : top=0.000um, trunk=13219.592um, leaf=18549.422um, total=31769.014um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.077ns count=1 avg=0.035ns sd=0.000ns min=0.035ns max=0.035ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
          Trunk : target=0.137ns count=1 avg=0.045ns sd=0.000ns min=0.045ns max=0.045ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
          Trunk : target=0.177ns count=2 avg=0.070ns sd=0.002ns min=0.068ns max=0.071ns {2 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
          Trunk : target=0.180ns count=4 avg=0.074ns sd=0.004ns min=0.068ns max=0.076ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
          Trunk : target=0.184ns count=7 avg=0.140ns sd=0.021ns min=0.113ns max=0.168ns {0 <= 0.111ns, 5 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
          Trunk : target=0.209ns count=2 avg=0.080ns sd=0.030ns min=0.059ns max=0.101ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
          Trunk : target=0.235ns count=2 avg=0.132ns sd=0.015ns min=0.121ns max=0.142ns {1 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
          Trunk : target=0.300ns count=102 avg=0.138ns sd=0.072ns min=0.000ns max=0.282ns {70 <= 0.180ns, 21 <= 0.240ns, 9 <= 0.270ns, 2 <= 0.285ns, 0 <= 0.300ns}
          Leaf  : target=0.078ns count=12 avg=0.055ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
          Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
          Leaf  : target=0.145ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
          Leaf  : target=0.180ns count=2 avg=0.106ns sd=0.004ns min=0.103ns max=0.109ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
          Leaf  : target=0.300ns count=97 avg=0.120ns sd=0.041ns min=0.039ns max=0.272ns {92 <= 0.180ns, 4 <= 0.240ns, 0 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: NBUFFX32_LVT: 60 NBUFFX16_LVT: 5 NBUFFX8_LVT: 3 NBUFFX4_LVT: 40 NBUFFX2_LVT: 53 
           Invs: IBUFFX16_LVT: 2 
           ICGs: CGLNPRX8_LVT: 7 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 2 
         Logics: LSUPX4_LVT: 1 AO21X2_LVT: 2 AO21X1_LVT: 2 AO22X1_HVT: 32 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays, iteration 2...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
          cell counts      : b=161, i=2, icg=31, nicg=0, l=37, total=231
          cell areas       : b=891.791um^2, i=13.215um^2, icg=202.553um^2, nicg=0.000um^2, l=100.641um^2, total=1208.201um^2
          cell capacitance : b=274.232fF, i=1.537fF, icg=21.880fF, nicg=0.000fF, l=32.878fF, total=330.527fF
          sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
          wire capacitance : top=0.000fF, trunk=1480.641fF, leaf=3241.085fF, total=4721.726fF
          wire lengths     : top=0.000um, trunk=14676.357um, leaf=33643.190um, total=48319.547um
          hp wire lengths  : top=0.000um, trunk=13218.984um, leaf=18549.422um, total=31768.406um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
          Trunk : target=0.077ns count=1 avg=0.035ns sd=0.000ns min=0.035ns max=0.035ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
          Trunk : target=0.137ns count=1 avg=0.045ns sd=0.000ns min=0.045ns max=0.045ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
          Trunk : target=0.177ns count=2 avg=0.070ns sd=0.002ns min=0.069ns max=0.071ns {2 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
          Trunk : target=0.180ns count=4 avg=0.074ns sd=0.004ns min=0.068ns max=0.076ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
          Trunk : target=0.184ns count=7 avg=0.140ns sd=0.021ns min=0.113ns max=0.168ns {0 <= 0.111ns, 5 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
          Trunk : target=0.209ns count=2 avg=0.080ns sd=0.030ns min=0.059ns max=0.101ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
          Trunk : target=0.235ns count=2 avg=0.132ns sd=0.015ns min=0.121ns max=0.142ns {1 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
          Trunk : target=0.300ns count=102 avg=0.138ns sd=0.072ns min=0.000ns max=0.282ns {70 <= 0.180ns, 21 <= 0.240ns, 9 <= 0.270ns, 2 <= 0.285ns, 0 <= 0.300ns}
          Leaf  : target=0.078ns count=12 avg=0.055ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
          Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
          Leaf  : target=0.145ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
          Leaf  : target=0.180ns count=2 avg=0.106ns sd=0.004ns min=0.103ns max=0.109ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
          Leaf  : target=0.300ns count=97 avg=0.120ns sd=0.041ns min=0.039ns max=0.272ns {92 <= 0.180ns, 4 <= 0.240ns, 0 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
           Bufs: NBUFFX32_LVT: 60 NBUFFX16_LVT: 5 NBUFFX8_LVT: 3 NBUFFX4_LVT: 40 NBUFFX2_LVT: 53 
           Invs: IBUFFX16_LVT: 2 
           ICGs: CGLNPRX8_LVT: 7 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 2 
         Logics: LSUPX4_LVT: 1 AO21X2_LVT: 2 AO21X1_LVT: 2 AO22X1_HVT: 32 
      Approximately balancing fragments, wire and cell delays, iteration 2 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:02.7 real=0:00:02.6)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=161, i=2, icg=31, nicg=0, l=37, total=231
      cell areas       : b=891.791um^2, i=13.215um^2, icg=202.553um^2, nicg=0.000um^2, l=100.641um^2, total=1208.201um^2
      cell capacitance : b=274.232fF, i=1.537fF, icg=21.880fF, nicg=0.000fF, l=32.878fF, total=330.527fF
      sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=1480.641fF, leaf=3241.085fF, total=4721.726fF
      wire lengths     : top=0.000um, trunk=14676.357um, leaf=33643.190um, total=48319.547um
      hp wire lengths  : top=0.000um, trunk=13218.984um, leaf=18549.422um, total=31768.406um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.077ns count=1 avg=0.035ns sd=0.000ns min=0.035ns max=0.035ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
      Trunk : target=0.137ns count=1 avg=0.045ns sd=0.000ns min=0.045ns max=0.045ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
      Trunk : target=0.177ns count=2 avg=0.070ns sd=0.002ns min=0.069ns max=0.071ns {2 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=4 avg=0.074ns sd=0.004ns min=0.068ns max=0.076ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=7 avg=0.140ns sd=0.021ns min=0.113ns max=0.168ns {0 <= 0.111ns, 5 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=2 avg=0.080ns sd=0.030ns min=0.059ns max=0.101ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.235ns count=2 avg=0.132ns sd=0.015ns min=0.121ns max=0.142ns {1 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.300ns count=102 avg=0.138ns sd=0.072ns min=0.000ns max=0.282ns {70 <= 0.180ns, 21 <= 0.240ns, 9 <= 0.270ns, 2 <= 0.285ns, 0 <= 0.300ns}
      Leaf  : target=0.078ns count=12 avg=0.055ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.145ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Leaf  : target=0.180ns count=2 avg=0.106ns sd=0.004ns min=0.103ns max=0.109ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Leaf  : target=0.300ns count=97 avg=0.120ns sd=0.041ns min=0.039ns max=0.272ns {92 <= 0.180ns, 4 <= 0.240ns, 0 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: NBUFFX32_LVT: 60 NBUFFX16_LVT: 5 NBUFFX8_LVT: 3 NBUFFX4_LVT: 40 NBUFFX2_LVT: 53 
       Invs: IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 7 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 2 
     Logics: LSUPX4_LVT: 1 AO21X2_LVT: 2 AO21X1_LVT: 2 AO22X1_HVT: 32 
    Legalizer API calls during this step: 2214 succeeded with high effort: 2214 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:04.3 real=0:00:04.2)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=161, i=2, icg=31, nicg=0, l=37, total=231
    cell areas       : b=891.791um^2, i=13.215um^2, icg=202.553um^2, nicg=0.000um^2, l=100.641um^2, total=1208.201um^2
    cell capacitance : b=274.232fF, i=1.537fF, icg=21.880fF, nicg=0.000fF, l=32.878fF, total=330.527fF
    sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
    wire capacitance : top=0.000fF, trunk=1480.641fF, leaf=3241.085fF, total=4721.726fF
    wire lengths     : top=0.000um, trunk=14676.357um, leaf=33643.190um, total=48319.547um
    hp wire lengths  : top=0.000um, trunk=13218.984um, leaf=18549.422um, total=31768.406um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.077ns count=1 avg=0.035ns sd=0.000ns min=0.035ns max=0.035ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
    Trunk : target=0.137ns count=1 avg=0.045ns sd=0.000ns min=0.045ns max=0.045ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
    Trunk : target=0.177ns count=2 avg=0.070ns sd=0.002ns min=0.069ns max=0.071ns {2 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
    Trunk : target=0.180ns count=4 avg=0.074ns sd=0.004ns min=0.068ns max=0.076ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
    Trunk : target=0.184ns count=7 avg=0.140ns sd=0.021ns min=0.113ns max=0.168ns {0 <= 0.111ns, 5 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
    Trunk : target=0.209ns count=2 avg=0.080ns sd=0.030ns min=0.059ns max=0.101ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
    Trunk : target=0.235ns count=2 avg=0.132ns sd=0.015ns min=0.121ns max=0.142ns {1 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
    Trunk : target=0.300ns count=102 avg=0.138ns sd=0.072ns min=0.000ns max=0.282ns {70 <= 0.180ns, 21 <= 0.240ns, 9 <= 0.270ns, 2 <= 0.285ns, 0 <= 0.300ns}
    Leaf  : target=0.078ns count=12 avg=0.055ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
    Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
    Leaf  : target=0.145ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
    Leaf  : target=0.180ns count=2 avg=0.106ns sd=0.004ns min=0.103ns max=0.109ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
    Leaf  : target=0.300ns count=97 avg=0.120ns sd=0.041ns min=0.039ns max=0.272ns {92 <= 0.180ns, 4 <= 0.240ns, 0 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: NBUFFX32_LVT: 60 NBUFFX16_LVT: 5 NBUFFX8_LVT: 3 NBUFFX4_LVT: 40 NBUFFX2_LVT: 53 
     Invs: IBUFFX16_LVT: 2 
     ICGs: CGLNPRX8_LVT: 7 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 2 
   Logics: LSUPX4_LVT: 1 AO21X2_LVT: 2 AO21X1_LVT: 2 AO22X1_HVT: 32 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.284, max=1.474], skew [0.190 vs 0.177*]
  Skew group summary after Approximately balancing fragments:
    skew_group PCI_CLK/func_best_mode: insertion delay [min=0.734, max=0.907], skew [0.173 vs 0.176]
    skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.930, max=1.083], skew [0.153 vs 0.176]
    skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.284, max=1.474], skew [0.190 vs 0.177*]
    skew_group ate_clk/test_best_mode: insertion delay [min=0.984, max=1.178], skew [0.195 vs 0.176*]
  Improving fragments clock skew...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=161, i=2, icg=31, nicg=0, l=37, total=231
      cell areas       : b=902.211um^2, i=13.215um^2, icg=202.553um^2, nicg=0.000um^2, l=100.641um^2, total=1218.620um^2
      cell capacitance : b=277.867fF, i=1.537fF, icg=21.880fF, nicg=0.000fF, l=32.878fF, total=334.162fF
      sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=1485.439fF, leaf=3243.345fF, total=4728.784fF
      wire lengths     : top=0.000um, trunk=14723.781um, leaf=33667.966um, total=48391.747um
      hp wire lengths  : top=0.000um, trunk=13268.080um, leaf=18578.454um, total=31846.534um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.077ns count=1 avg=0.035ns sd=0.000ns min=0.035ns max=0.035ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
      Trunk : target=0.137ns count=1 avg=0.058ns sd=0.000ns min=0.058ns max=0.058ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
      Trunk : target=0.177ns count=2 avg=0.070ns sd=0.002ns min=0.069ns max=0.071ns {2 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=4 avg=0.074ns sd=0.004ns min=0.068ns max=0.076ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=7 avg=0.140ns sd=0.021ns min=0.113ns max=0.168ns {0 <= 0.111ns, 5 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=2 avg=0.080ns sd=0.030ns min=0.059ns max=0.101ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.235ns count=2 avg=0.132ns sd=0.015ns min=0.121ns max=0.142ns {1 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.300ns count=102 avg=0.138ns sd=0.072ns min=0.000ns max=0.282ns {70 <= 0.180ns, 21 <= 0.240ns, 9 <= 0.270ns, 2 <= 0.285ns, 0 <= 0.300ns}
      Leaf  : target=0.078ns count=12 avg=0.055ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.145ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Leaf  : target=0.180ns count=2 avg=0.106ns sd=0.004ns min=0.103ns max=0.109ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Leaf  : target=0.300ns count=97 avg=0.120ns sd=0.041ns min=0.039ns max=0.272ns {92 <= 0.180ns, 4 <= 0.240ns, 0 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: NBUFFX32_LVT: 61 NBUFFX16_LVT: 5 NBUFFX8_LVT: 4 NBUFFX4_LVT: 40 NBUFFX2_LVT: 51 
       Invs: IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 7 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 2 
     Logics: LSUPX4_LVT: 1 AO21X2_LVT: 2 AO21X1_LVT: 2 AO22X1_HVT: 32 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.299, max=1.474], skew [0.175 vs 0.177]
    Skew group summary after 'Improving fragments clock skew':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.748, max=0.907], skew [0.159 vs 0.176]
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.930, max=1.083], skew [0.153 vs 0.176]
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.299, max=1.474], skew [0.175 vs 0.177]
      skew_group ate_clk/test_best_mode: insertion delay [min=0.992, max=1.166], skew [0.174 vs 0.176]
    Legalizer API calls during this step: 452 succeeded with high effort: 452 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.8 real=0:00:00.8)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 4 skew groups; 120 fragments, 132 fraglets and 99 vertices; 271 variables and 804 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.4 real=0:00:00.4)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=161, i=2, icg=31, nicg=0, l=37, total=231
          cell areas       : b=902.211um^2, i=13.215um^2, icg=202.553um^2, nicg=0.000um^2, l=100.641um^2, total=1218.620um^2
          cell capacitance : b=277.867fF, i=1.537fF, icg=21.880fF, nicg=0.000fF, l=32.878fF, total=334.162fF
          sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
          wire capacitance : top=0.000fF, trunk=1485.439fF, leaf=3243.345fF, total=4728.784fF
          wire lengths     : top=0.000um, trunk=14723.781um, leaf=33667.966um, total=48391.747um
          hp wire lengths  : top=0.000um, trunk=13268.080um, leaf=18578.454um, total=31846.534um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.077ns count=1 avg=0.035ns sd=0.000ns min=0.035ns max=0.035ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
          Trunk : target=0.137ns count=1 avg=0.058ns sd=0.000ns min=0.058ns max=0.058ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
          Trunk : target=0.177ns count=2 avg=0.070ns sd=0.002ns min=0.069ns max=0.071ns {2 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
          Trunk : target=0.180ns count=4 avg=0.074ns sd=0.004ns min=0.068ns max=0.076ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
          Trunk : target=0.184ns count=7 avg=0.140ns sd=0.021ns min=0.113ns max=0.168ns {0 <= 0.111ns, 5 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
          Trunk : target=0.209ns count=2 avg=0.080ns sd=0.030ns min=0.059ns max=0.101ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
          Trunk : target=0.235ns count=2 avg=0.132ns sd=0.015ns min=0.121ns max=0.142ns {1 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
          Trunk : target=0.300ns count=102 avg=0.138ns sd=0.072ns min=0.000ns max=0.282ns {70 <= 0.180ns, 21 <= 0.240ns, 9 <= 0.270ns, 2 <= 0.285ns, 0 <= 0.300ns}
          Leaf  : target=0.078ns count=12 avg=0.055ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
          Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
          Leaf  : target=0.145ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
          Leaf  : target=0.180ns count=2 avg=0.106ns sd=0.004ns min=0.103ns max=0.109ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
          Leaf  : target=0.300ns count=97 avg=0.120ns sd=0.041ns min=0.039ns max=0.272ns {92 <= 0.180ns, 4 <= 0.240ns, 0 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: NBUFFX32_LVT: 61 NBUFFX16_LVT: 5 NBUFFX8_LVT: 4 NBUFFX4_LVT: 40 NBUFFX2_LVT: 51 
           Invs: IBUFFX16_LVT: 2 
           ICGs: CGLNPRX8_LVT: 7 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 2 
         Logics: LSUPX4_LVT: 1 AO21X2_LVT: 2 AO21X1_LVT: 2 AO22X1_HVT: 32 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=161, i=2, icg=31, nicg=0, l=37, total=231
      cell areas       : b=902.211um^2, i=13.215um^2, icg=202.553um^2, nicg=0.000um^2, l=100.641um^2, total=1218.620um^2
      cell capacitance : b=277.867fF, i=1.537fF, icg=21.880fF, nicg=0.000fF, l=32.878fF, total=334.162fF
      sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=1485.439fF, leaf=3243.345fF, total=4728.784fF
      wire lengths     : top=0.000um, trunk=14723.781um, leaf=33667.966um, total=48391.747um
      hp wire lengths  : top=0.000um, trunk=13268.080um, leaf=18578.454um, total=31846.534um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.077ns count=1 avg=0.035ns sd=0.000ns min=0.035ns max=0.035ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
      Trunk : target=0.137ns count=1 avg=0.058ns sd=0.000ns min=0.058ns max=0.058ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
      Trunk : target=0.177ns count=2 avg=0.070ns sd=0.002ns min=0.069ns max=0.071ns {2 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=4 avg=0.074ns sd=0.004ns min=0.068ns max=0.076ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=7 avg=0.140ns sd=0.021ns min=0.113ns max=0.168ns {0 <= 0.111ns, 5 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=2 avg=0.080ns sd=0.030ns min=0.059ns max=0.101ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.235ns count=2 avg=0.132ns sd=0.015ns min=0.121ns max=0.142ns {1 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.300ns count=102 avg=0.138ns sd=0.072ns min=0.000ns max=0.282ns {70 <= 0.180ns, 21 <= 0.240ns, 9 <= 0.270ns, 2 <= 0.285ns, 0 <= 0.300ns}
      Leaf  : target=0.078ns count=12 avg=0.055ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.145ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Leaf  : target=0.180ns count=2 avg=0.106ns sd=0.004ns min=0.103ns max=0.109ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Leaf  : target=0.300ns count=97 avg=0.120ns sd=0.041ns min=0.039ns max=0.272ns {92 <= 0.180ns, 4 <= 0.240ns, 0 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: NBUFFX32_LVT: 61 NBUFFX16_LVT: 5 NBUFFX8_LVT: 4 NBUFFX4_LVT: 40 NBUFFX2_LVT: 51 
       Invs: IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 7 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 2 
     Logics: LSUPX4_LVT: 1 AO21X2_LVT: 2 AO21X1_LVT: 2 AO22X1_HVT: 32 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.299, max=1.474], skew [0.175 vs 0.176]
    Skew group summary after 'Approximately balancing step':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.748, max=0.907], skew [0.159 vs 0.176]
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.930, max=1.083], skew [0.153 vs 0.176]
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.299, max=1.474], skew [0.175 vs 0.176]
      skew_group ate_clk/test_best_mode: insertion delay [min=0.992, max=1.166], skew [0.174 vs 0.176]
    BalancingStep Approximately balancing step has increased max desired latencies (wire and cell)
    {PCI_CLK/func_best_mode,WC: 0.907 -> 0.908, SDRAM_CLK/func_best_mode,WC: 1.084 -> 1.084, SYS_2x_CLK/func_best_mode,WC: 1.465 -> 1.475, ate_clk/test_best_mode,WC: 1.167 -> 1.167}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.6 real=0:00:00.6)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=161, i=2, icg=31, nicg=0, l=37, total=231
      cell areas       : b=902.211um^2, i=13.215um^2, icg=202.553um^2, nicg=0.000um^2, l=100.641um^2, total=1218.620um^2
      cell capacitance : b=277.867fF, i=1.537fF, icg=21.880fF, nicg=0.000fF, l=32.878fF, total=334.162fF
      sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=1485.439fF, leaf=3243.345fF, total=4728.784fF
      wire lengths     : top=0.000um, trunk=14723.781um, leaf=33667.966um, total=48391.747um
      hp wire lengths  : top=0.000um, trunk=13268.080um, leaf=18578.454um, total=31846.534um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.077ns count=1 avg=0.035ns sd=0.000ns min=0.035ns max=0.035ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
      Trunk : target=0.137ns count=1 avg=0.058ns sd=0.000ns min=0.058ns max=0.058ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
      Trunk : target=0.177ns count=2 avg=0.070ns sd=0.002ns min=0.069ns max=0.071ns {2 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=4 avg=0.074ns sd=0.004ns min=0.068ns max=0.076ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=7 avg=0.140ns sd=0.021ns min=0.113ns max=0.168ns {0 <= 0.111ns, 5 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=2 avg=0.080ns sd=0.030ns min=0.059ns max=0.101ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.235ns count=2 avg=0.132ns sd=0.015ns min=0.121ns max=0.142ns {1 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.300ns count=102 avg=0.138ns sd=0.072ns min=0.000ns max=0.282ns {70 <= 0.180ns, 21 <= 0.240ns, 9 <= 0.270ns, 2 <= 0.285ns, 0 <= 0.300ns}
      Leaf  : target=0.078ns count=12 avg=0.055ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.145ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Leaf  : target=0.180ns count=2 avg=0.106ns sd=0.004ns min=0.103ns max=0.109ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Leaf  : target=0.300ns count=97 avg=0.120ns sd=0.041ns min=0.039ns max=0.272ns {92 <= 0.180ns, 4 <= 0.240ns, 0 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: NBUFFX32_LVT: 61 NBUFFX16_LVT: 5 NBUFFX8_LVT: 4 NBUFFX4_LVT: 40 NBUFFX2_LVT: 51 
       Invs: IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 7 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 2 
     Logics: LSUPX4_LVT: 1 AO21X2_LVT: 2 AO21X1_LVT: 2 AO22X1_HVT: 32 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.299, max=1.474], skew [0.175 vs 0.176]
    Skew group summary after 'Fixing clock tree overload':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.748, max=0.907], skew [0.159 vs 0.176]
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.930, max=1.083], skew [0.153 vs 0.176]
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.299, max=1.474], skew [0.175 vs 0.176]
      skew_group ate_clk/test_best_mode: insertion delay [min=0.992, max=1.166], skew [0.174 vs 0.176]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.1 real=0:00:00.1)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=161, i=2, icg=31, nicg=0, l=37, total=231
      cell areas       : b=902.211um^2, i=13.215um^2, icg=202.553um^2, nicg=0.000um^2, l=100.641um^2, total=1218.620um^2
      cell capacitance : b=277.867fF, i=1.537fF, icg=21.880fF, nicg=0.000fF, l=32.878fF, total=334.162fF
      sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=1485.439fF, leaf=3243.345fF, total=4728.784fF
      wire lengths     : top=0.000um, trunk=14723.781um, leaf=33667.966um, total=48391.747um
      hp wire lengths  : top=0.000um, trunk=13268.080um, leaf=18578.454um, total=31846.534um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.077ns count=1 avg=0.035ns sd=0.000ns min=0.035ns max=0.035ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
      Trunk : target=0.137ns count=1 avg=0.058ns sd=0.000ns min=0.058ns max=0.058ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
      Trunk : target=0.177ns count=2 avg=0.070ns sd=0.002ns min=0.069ns max=0.071ns {2 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=4 avg=0.074ns sd=0.004ns min=0.068ns max=0.076ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=7 avg=0.140ns sd=0.021ns min=0.113ns max=0.168ns {0 <= 0.111ns, 5 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=2 avg=0.080ns sd=0.030ns min=0.059ns max=0.101ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.235ns count=2 avg=0.132ns sd=0.015ns min=0.121ns max=0.142ns {1 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.300ns count=102 avg=0.138ns sd=0.072ns min=0.000ns max=0.282ns {70 <= 0.180ns, 21 <= 0.240ns, 9 <= 0.270ns, 2 <= 0.285ns, 0 <= 0.300ns}
      Leaf  : target=0.078ns count=12 avg=0.055ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.145ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Leaf  : target=0.180ns count=2 avg=0.106ns sd=0.004ns min=0.103ns max=0.109ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Leaf  : target=0.300ns count=97 avg=0.120ns sd=0.041ns min=0.039ns max=0.272ns {92 <= 0.180ns, 4 <= 0.240ns, 0 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: NBUFFX32_LVT: 61 NBUFFX16_LVT: 5 NBUFFX8_LVT: 4 NBUFFX4_LVT: 40 NBUFFX2_LVT: 51 
       Invs: IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 7 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 2 
     Logics: LSUPX4_LVT: 1 AO21X2_LVT: 2 AO21X1_LVT: 2 AO22X1_HVT: 32 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.299, max=1.474, avg=1.452, sd=0.033], skew [0.175 vs 0.176], 100% {1.299, 1.474} (wid=0.098 ws=0.090) (gid=1.460 gs=0.183)
    Skew group summary after 'Approximately balancing paths':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.748, max=0.907, avg=0.897, sd=0.023], skew [0.159 vs 0.176], 100% {0.748, 0.907} (wid=0.021 ws=0.018) (gid=0.893 gs=0.156)
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.930, max=1.083, avg=1.070, sd=0.019], skew [0.153 vs 0.176], 100% {0.930, 1.083} (wid=0.072 ws=0.067) (gid=1.070 gs=0.146)
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.299, max=1.474, avg=1.452, sd=0.033], skew [0.175 vs 0.176], 100% {1.299, 1.474} (wid=0.098 ws=0.090) (gid=1.460 gs=0.183)
      skew_group ate_clk/test_best_mode: insertion delay [min=0.992, max=1.166, avg=1.137, sd=0.024], skew [0.174 vs 0.176], 100% {0.992, 1.166} (wid=0.102 ws=0.099) (gid=1.155 gs=0.206)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Balancing done. (took cpu=0:00:06.0 real=0:00:06.0)
  Stage::Polishing...
  Merging balancing drivers for power...
    Clock tree timing engine global stage delay update for worst_corner:setup.late...
    Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
    Tried: 238 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=161, i=2, icg=31, nicg=0, l=37, total=231
      cell areas       : b=902.211um^2, i=13.215um^2, icg=202.553um^2, nicg=0.000um^2, l=100.641um^2, total=1218.620um^2
      cell capacitance : b=277.867fF, i=1.537fF, icg=21.880fF, nicg=0.000fF, l=32.878fF, total=334.162fF
      sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=1485.439fF, leaf=3243.345fF, total=4728.784fF
      wire lengths     : top=0.000um, trunk=14723.781um, leaf=33667.966um, total=48391.747um
      hp wire lengths  : top=0.000um, trunk=13268.080um, leaf=18578.454um, total=31846.534um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.077ns count=1 avg=0.035ns sd=0.000ns min=0.035ns max=0.035ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
      Trunk : target=0.137ns count=1 avg=0.058ns sd=0.000ns min=0.058ns max=0.058ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
      Trunk : target=0.177ns count=2 avg=0.070ns sd=0.002ns min=0.069ns max=0.071ns {2 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=4 avg=0.074ns sd=0.004ns min=0.068ns max=0.076ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=7 avg=0.140ns sd=0.021ns min=0.113ns max=0.168ns {0 <= 0.111ns, 5 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=2 avg=0.080ns sd=0.030ns min=0.059ns max=0.102ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.235ns count=2 avg=0.132ns sd=0.015ns min=0.121ns max=0.142ns {1 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.300ns count=102 avg=0.138ns sd=0.072ns min=0.000ns max=0.282ns {70 <= 0.180ns, 21 <= 0.240ns, 9 <= 0.270ns, 2 <= 0.285ns, 0 <= 0.300ns}
      Leaf  : target=0.078ns count=12 avg=0.055ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.145ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Leaf  : target=0.180ns count=2 avg=0.106ns sd=0.004ns min=0.103ns max=0.109ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Leaf  : target=0.300ns count=97 avg=0.120ns sd=0.041ns min=0.039ns max=0.272ns {92 <= 0.180ns, 4 <= 0.240ns, 0 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: NBUFFX32_LVT: 61 NBUFFX16_LVT: 5 NBUFFX8_LVT: 4 NBUFFX4_LVT: 40 NBUFFX2_LVT: 51 
       Invs: IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 7 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 2 
     Logics: LSUPX4_LVT: 1 AO21X2_LVT: 2 AO21X1_LVT: 2 AO22X1_HVT: 32 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.300, max=1.475], skew [0.175 vs 0.176]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.747, max=0.907], skew [0.160 vs 0.176]
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.929, max=1.084], skew [0.155 vs 0.176]
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.300, max=1.475], skew [0.175 vs 0.176]
      skew_group ate_clk/test_best_mode: insertion delay [min=0.993, max=1.169], skew [0.175 vs 0.176]
    Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.5 real=0:00:00.5)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=161, i=2, icg=31, nicg=0, l=37, total=231
      cell areas       : b=902.211um^2, i=13.215um^2, icg=202.553um^2, nicg=0.000um^2, l=100.641um^2, total=1218.620um^2
      cell capacitance : b=277.867fF, i=1.537fF, icg=21.880fF, nicg=0.000fF, l=32.878fF, total=334.162fF
      sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=1485.439fF, leaf=3243.345fF, total=4728.784fF
      wire lengths     : top=0.000um, trunk=14723.781um, leaf=33667.966um, total=48391.747um
      hp wire lengths  : top=0.000um, trunk=13268.080um, leaf=18578.454um, total=31846.534um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.077ns count=1 avg=0.035ns sd=0.000ns min=0.035ns max=0.035ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
      Trunk : target=0.137ns count=1 avg=0.058ns sd=0.000ns min=0.058ns max=0.058ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
      Trunk : target=0.177ns count=2 avg=0.070ns sd=0.002ns min=0.069ns max=0.071ns {2 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=4 avg=0.074ns sd=0.004ns min=0.068ns max=0.076ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=7 avg=0.140ns sd=0.021ns min=0.113ns max=0.168ns {0 <= 0.111ns, 5 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=2 avg=0.080ns sd=0.030ns min=0.059ns max=0.102ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.235ns count=2 avg=0.132ns sd=0.015ns min=0.121ns max=0.142ns {1 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.300ns count=102 avg=0.138ns sd=0.072ns min=0.000ns max=0.282ns {70 <= 0.180ns, 21 <= 0.240ns, 9 <= 0.270ns, 2 <= 0.285ns, 0 <= 0.300ns}
      Leaf  : target=0.078ns count=12 avg=0.055ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.145ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Leaf  : target=0.180ns count=2 avg=0.106ns sd=0.004ns min=0.103ns max=0.109ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Leaf  : target=0.300ns count=97 avg=0.120ns sd=0.041ns min=0.039ns max=0.272ns {92 <= 0.180ns, 4 <= 0.240ns, 0 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: NBUFFX32_LVT: 61 NBUFFX16_LVT: 5 NBUFFX8_LVT: 4 NBUFFX4_LVT: 40 NBUFFX2_LVT: 51 
       Invs: IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 7 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 2 
     Logics: LSUPX4_LVT: 1 AO21X2_LVT: 2 AO21X1_LVT: 2 AO22X1_HVT: 32 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.300, max=1.475, avg=1.452, sd=0.033], skew [0.175 vs 0.176], 100% {1.300, 1.475} (wid=0.098 ws=0.090) (gid=1.461 gs=0.183)
    Skew group summary after 'Improving clock skew':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.747, max=0.907, avg=0.897, sd=0.023], skew [0.160 vs 0.176], 100% {0.747, 0.907} (wid=0.021 ws=0.018) (gid=0.893 gs=0.156)
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.929, max=1.084, avg=1.071, sd=0.019], skew [0.155 vs 0.176], 100% {0.929, 1.084} (wid=0.073 ws=0.067) (gid=1.070 gs=0.148)
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.300, max=1.475, avg=1.452, sd=0.033], skew [0.175 vs 0.176], 100% {1.300, 1.475} (wid=0.098 ws=0.090) (gid=1.461 gs=0.183)
      skew_group ate_clk/test_best_mode: insertion delay [min=0.993, max=1.169, avg=1.138, sd=0.024], skew [0.175 vs 0.176], 100% {0.993, 1.169} (wid=0.102 ws=0.099) (gid=1.158 gs=0.207)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=4116.419fF fall=3835.133fF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=4111.494fF fall=3830.892fF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=161, i=2, icg=31, nicg=0, l=37, total=231
      cell areas       : b=887.217um^2, i=13.215um^2, icg=201.028um^2, nicg=0.000um^2, l=100.641um^2, total=1202.101um^2
      cell capacitance : b=272.947fF, i=1.537fF, icg=21.876fF, nicg=0.000fF, l=32.878fF, total=329.237fF
      sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=1485.998fF, leaf=3243.731fF, total=4729.729fF
      wire lengths     : top=0.000um, trunk=14727.886um, leaf=33672.222um, total=48400.108um
      hp wire lengths  : top=0.000um, trunk=13268.080um, leaf=18578.454um, total=31846.534um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.077ns count=1 avg=0.035ns sd=0.000ns min=0.035ns max=0.035ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
      Trunk : target=0.137ns count=1 avg=0.050ns sd=0.000ns min=0.050ns max=0.050ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
      Trunk : target=0.177ns count=3 avg=0.087ns sd=0.029ns min=0.069ns max=0.120ns {2 <= 0.106ns, 1 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=4 avg=0.071ns sd=0.006ns min=0.065ns max=0.076ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=6 avg=0.143ns sd=0.022ns min=0.113ns max=0.168ns {0 <= 0.111ns, 4 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=2 avg=0.081ns sd=0.029ns min=0.061ns max=0.102ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.235ns count=2 avg=0.132ns sd=0.015ns min=0.121ns max=0.142ns {1 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.300ns count=102 avg=0.139ns sd=0.071ns min=0.000ns max=0.282ns {70 <= 0.180ns, 21 <= 0.240ns, 9 <= 0.270ns, 2 <= 0.285ns, 0 <= 0.300ns}
      Leaf  : target=0.078ns count=12 avg=0.055ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.145ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Leaf  : target=0.180ns count=2 avg=0.106ns sd=0.004ns min=0.103ns max=0.109ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Leaf  : target=0.300ns count=97 avg=0.120ns sd=0.041ns min=0.039ns max=0.272ns {92 <= 0.180ns, 4 <= 0.240ns, 0 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: NBUFFX32_LVT: 59 NBUFFX16_LVT: 6 NBUFFX8_LVT: 3 NBUFFX4_LVT: 40 NBUFFX2_LVT: 53 
       Invs: IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 3 
     Logics: LSUPX4_LVT: 1 AO21X2_LVT: 2 AO21X1_LVT: 2 AO22X1_HVT: 32 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.300, max=1.475, avg=1.453, sd=0.033], skew [0.175 vs 0.176], 100% {1.300, 1.475} (wid=0.098 ws=0.090) (gid=1.461 gs=0.183)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.745, max=0.886, avg=0.876, sd=0.021], skew [0.141 vs 0.176], 100% {0.745, 0.886} (wid=0.021 ws=0.018) (gid=0.872 gs=0.135)
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.929, max=1.084, avg=1.071, sd=0.019], skew [0.155 vs 0.176], 100% {0.929, 1.084} (wid=0.073 ws=0.067) (gid=1.070 gs=0.148)
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.300, max=1.475, avg=1.453, sd=0.033], skew [0.175 vs 0.176], 100% {1.300, 1.475} (wid=0.098 ws=0.090) (gid=1.461 gs=0.183)
      skew_group ate_clk/test_best_mode: insertion delay [min=0.997, max=1.172, avg=1.142, sd=0.024], skew [0.175 vs 0.176], 100% {0.997, 1.172} (wid=0.102 ws=0.099) (gid=1.161 gs=0.211)
    Legalizer API calls during this step: 489 succeeded with high effort: 489 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:01.1 real=0:00:01.1)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=161, i=2, icg=31, nicg=0, l=37, total=231
      cell areas       : b=887.217um^2, i=13.215um^2, icg=201.028um^2, nicg=0.000um^2, l=100.641um^2, total=1202.101um^2
      cell capacitance : b=272.947fF, i=1.537fF, icg=21.876fF, nicg=0.000fF, l=32.878fF, total=329.237fF
      sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=1485.998fF, leaf=3243.731fF, total=4729.729fF
      wire lengths     : top=0.000um, trunk=14727.886um, leaf=33672.222um, total=48400.108um
      hp wire lengths  : top=0.000um, trunk=13268.080um, leaf=18578.454um, total=31846.534um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.077ns count=1 avg=0.035ns sd=0.000ns min=0.035ns max=0.035ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
      Trunk : target=0.137ns count=1 avg=0.050ns sd=0.000ns min=0.050ns max=0.050ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
      Trunk : target=0.177ns count=3 avg=0.087ns sd=0.029ns min=0.069ns max=0.120ns {2 <= 0.106ns, 1 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=4 avg=0.071ns sd=0.006ns min=0.065ns max=0.076ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=6 avg=0.143ns sd=0.022ns min=0.113ns max=0.168ns {0 <= 0.111ns, 4 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=2 avg=0.081ns sd=0.029ns min=0.061ns max=0.102ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.235ns count=2 avg=0.132ns sd=0.015ns min=0.121ns max=0.142ns {1 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.300ns count=102 avg=0.139ns sd=0.071ns min=0.000ns max=0.282ns {70 <= 0.180ns, 21 <= 0.240ns, 9 <= 0.270ns, 2 <= 0.285ns, 0 <= 0.300ns}
      Leaf  : target=0.078ns count=12 avg=0.055ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.145ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Leaf  : target=0.180ns count=2 avg=0.106ns sd=0.004ns min=0.103ns max=0.109ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Leaf  : target=0.300ns count=97 avg=0.120ns sd=0.041ns min=0.039ns max=0.272ns {92 <= 0.180ns, 4 <= 0.240ns, 0 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: NBUFFX32_LVT: 59 NBUFFX16_LVT: 6 NBUFFX8_LVT: 3 NBUFFX4_LVT: 40 NBUFFX2_LVT: 53 
       Invs: IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 3 
     Logics: LSUPX4_LVT: 1 AO21X2_LVT: 2 AO21X1_LVT: 2 AO22X1_HVT: 32 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.300, max=1.475, avg=1.453, sd=0.033], skew [0.175 vs 0.176], 100% {1.300, 1.475} (wid=0.098 ws=0.090) (gid=1.461 gs=0.183)
    Skew group summary after 'Improving insertion delay':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.745, max=0.886, avg=0.876, sd=0.021], skew [0.141 vs 0.176], 100% {0.745, 0.886} (wid=0.021 ws=0.018) (gid=0.872 gs=0.135)
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.929, max=1.084, avg=1.071, sd=0.019], skew [0.155 vs 0.176], 100% {0.929, 1.084} (wid=0.073 ws=0.067) (gid=1.070 gs=0.148)
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.300, max=1.475, avg=1.453, sd=0.033], skew [0.175 vs 0.176], 100% {1.300, 1.475} (wid=0.098 ws=0.090) (gid=1.461 gs=0.183)
      skew_group ate_clk/test_best_mode: insertion delay [min=0.997, max=1.172, avg=1.142, sd=0.024], skew [0.175 vs 0.176], 100% {0.997, 1.172} (wid=0.102 ws=0.099) (gid=1.161 gs=0.211)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.2 real=0:00:00.2)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
      Global shorten wires A0...
        Legalizer API calls during this step: 113 succeeded with high effort: 113 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.2 real=0:00:00.2)
      Move For Wirelength - core...
        Move for wirelength. considered=236, filtered=236, permitted=230, cannotCompute=0, computed=230, moveTooSmall=15, resolved=208, predictFail=0, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=12, ignoredLeafDriver=0, worse=142, accepted=53
        Max accepted move=126.160um, total accepted move=1825.064um, average move=34.435um
        Move for wirelength. considered=236, filtered=236, permitted=230, cannotCompute=0, computed=230, moveTooSmall=25, resolved=198, predictFail=80, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=19, ignoredLeafDriver=0, worse=69, accepted=30
        Max accepted move=69.616um, total accepted move=494.456um, average move=16.481um
        Move for wirelength. considered=236, filtered=236, permitted=230, cannotCompute=0, computed=230, moveTooSmall=35, resolved=181, predictFail=85, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=32, ignoredLeafDriver=0, worse=44, accepted=20
        Max accepted move=33.896um, total accepted move=199.120um, average move=9.956um
        Legalizer API calls during this step: 422 succeeded with high effort: 422 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:03.8 real=0:00:03.8)
      Global shorten wires A1...
        Legalizer API calls during this step: 120 succeeded with high effort: 120 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - core...
        Move for wirelength. considered=236, filtered=236, permitted=230, cannotCompute=0, computed=230, moveTooSmall=19, resolved=19, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=9, ignoredLeafDriver=0, worse=9, accepted=1
        Max accepted move=5.472um, total accepted move=5.472um, average move=5.472um
        Move for wirelength. considered=236, filtered=236, permitted=230, cannotCompute=0, computed=230, moveTooSmall=16, resolved=15, predictFail=8, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=6, ignoredLeafDriver=0, worse=0, accepted=1
        Max accepted move=3.192um, total accepted move=3.192um, average move=3.192um
        Move for wirelength. considered=236, filtered=236, permitted=230, cannotCompute=0, computed=230, moveTooSmall=9, resolved=11, predictFail=4, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=7, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 33 succeeded with high effort: 33 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:01.0 real=0:00:01.0)
      Global shorten wires B...
        Modifying slew-target multiplier from 1 to 0.95
        Reverting slew-target multiplier from 0.95 to 1
        Legalizer API calls during this step: 481 succeeded with high effort: 481 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:01.3 real=0:00:01.3)
      Move For Wirelength - branch...
        Move for wirelength. considered=236, filtered=236, permitted=230, cannotCompute=0, computed=230, moveTooSmall=0, resolved=91, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=57, accepted=34
        Max accepted move=44.536um, total accepted move=234.992um, average move=6.911um
        Move for wirelength. considered=236, filtered=236, permitted=230, cannotCompute=0, computed=230, moveTooSmall=0, resolved=68, predictFail=28, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=38, accepted=2
        Max accepted move=4.104um, total accepted move=4.712um, average move=2.356um
        Move for wirelength. considered=236, filtered=236, permitted=230, cannotCompute=0, computed=230, moveTooSmall=0, resolved=62, predictFail=33, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=28, accepted=1
        Max accepted move=2.432um, total accepted move=2.432um, average move=2.432um
        Legalizer API calls during this step: 160 succeeded with high effort: 160 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.4 real=0:00:00.4)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=161, i=2, icg=31, nicg=0, l=37, total=231
        cell areas       : b=887.217um^2, i=13.215um^2, icg=201.028um^2, nicg=0.000um^2, l=100.641um^2, total=1202.101um^2
        cell capacitance : b=272.947fF, i=1.537fF, icg=21.876fF, nicg=0.000fF, l=32.878fF, total=329.237fF
        sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
        wire capacitance : top=0.000fF, trunk=1288.578fF, leaf=3221.117fF, total=4509.695fF
        wire lengths     : top=0.000um, trunk=12744.285um, leaf=33444.470um, total=46188.755um
        hp wire lengths  : top=0.000um, trunk=11878.952um, leaf=18567.206um, total=30446.158um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.077ns count=1 avg=0.033ns sd=0.000ns min=0.033ns max=0.033ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
        Trunk : target=0.137ns count=1 avg=0.050ns sd=0.000ns min=0.050ns max=0.050ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
        Trunk : target=0.177ns count=3 avg=0.079ns sd=0.017ns min=0.069ns max=0.099ns {3 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
        Trunk : target=0.180ns count=4 avg=0.073ns sd=0.005ns min=0.069ns max=0.078ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
        Trunk : target=0.184ns count=6 avg=0.142ns sd=0.022ns min=0.113ns max=0.168ns {0 <= 0.111ns, 4 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
        Trunk : target=0.209ns count=2 avg=0.077ns sd=0.024ns min=0.060ns max=0.094ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
        Trunk : target=0.235ns count=2 avg=0.131ns sd=0.013ns min=0.121ns max=0.140ns {2 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
        Trunk : target=0.300ns count=102 avg=0.134ns sd=0.070ns min=0.000ns max=0.256ns {70 <= 0.180ns, 28 <= 0.240ns, 4 <= 0.270ns, 0 <= 0.285ns, 0 <= 0.300ns}
        Leaf  : target=0.078ns count=12 avg=0.055ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
        Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.009ns min=0.070ns max=0.090ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
        Leaf  : target=0.145ns count=1 avg=0.046ns sd=0.000ns min=0.046ns max=0.046ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
        Leaf  : target=0.180ns count=2 avg=0.106ns sd=0.004ns min=0.103ns max=0.109ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
        Leaf  : target=0.300ns count=97 avg=0.122ns sd=0.043ns min=0.039ns max=0.283ns {92 <= 0.180ns, 3 <= 0.240ns, 0 <= 0.270ns, 2 <= 0.285ns, 0 <= 0.300ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: NBUFFX32_LVT: 59 NBUFFX16_LVT: 6 NBUFFX8_LVT: 3 NBUFFX4_LVT: 40 NBUFFX2_LVT: 53 
         Invs: IBUFFX16_LVT: 2 
         ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 3 
       Logics: LSUPX4_LVT: 1 AO21X2_LVT: 2 AO21X1_LVT: 2 AO22X1_HVT: 32 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.297, max=1.465, avg=1.433, sd=0.039], skew [0.168 vs 0.176], 100% {1.297, 1.465} (wid=0.114 ws=0.107) (gid=1.422 gs=0.147)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group PCI_CLK/func_best_mode: insertion delay [min=0.727, max=0.887, avg=0.857, sd=0.023], skew [0.160 vs 0.176], 100% {0.727, 0.887} (wid=0.052 ws=0.050) (gid=0.848 gs=0.128)
        skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.912, max=1.079, avg=1.054, sd=0.019], skew [0.167 vs 0.176], 100% {0.912, 1.079} (wid=0.081 ws=0.076) (gid=1.051 gs=0.145)
        skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.297, max=1.465, avg=1.433, sd=0.039], skew [0.168 vs 0.176], 100% {1.297, 1.465} (wid=0.114 ws=0.107) (gid=1.422 gs=0.147)
        skew_group ate_clk/test_best_mode: insertion delay [min=0.987, max=1.151, avg=1.122, sd=0.024], skew [0.163 vs 0.176], 100% {0.987, 1.151} (wid=0.116 ws=0.114) (gid=1.138 gs=0.196)
      Legalizer API calls during this step: 1329 succeeded with high effort: 1329 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:07.0 real=0:00:07.0)
    Optimizing orientation...
    FlipOpt...
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 238 , Succeeded = 37 , Wirelength increased = 193 , CannotMove = 8 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    FlipOpt done. (took cpu=0:00:00.5 real=0:00:00.5)
    Optimizing orientation done. (took cpu=0:00:00.5 real=0:00:00.5)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=161, i=2, icg=31, nicg=0, l=37, total=231
      cell areas       : b=887.217um^2, i=13.215um^2, icg=201.028um^2, nicg=0.000um^2, l=100.641um^2, total=1202.101um^2
      cell capacitance : b=272.947fF, i=1.537fF, icg=21.876fF, nicg=0.000fF, l=32.878fF, total=329.237fF
      sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=1283.225fF, leaf=3220.189fF, total=4503.414fF
      wire lengths     : top=0.000um, trunk=12691.997um, leaf=33434.591um, total=46126.588um
      hp wire lengths  : top=0.000um, trunk=11878.952um, leaf=18567.206um, total=30446.158um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.077ns count=1 avg=0.033ns sd=0.000ns min=0.033ns max=0.033ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
      Trunk : target=0.137ns count=1 avg=0.050ns sd=0.000ns min=0.050ns max=0.050ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
      Trunk : target=0.177ns count=3 avg=0.079ns sd=0.017ns min=0.069ns max=0.099ns {3 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=4 avg=0.073ns sd=0.005ns min=0.069ns max=0.078ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=6 avg=0.142ns sd=0.022ns min=0.112ns max=0.168ns {0 <= 0.111ns, 4 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=2 avg=0.077ns sd=0.024ns min=0.060ns max=0.094ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.235ns count=2 avg=0.131ns sd=0.013ns min=0.121ns max=0.140ns {2 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.300ns count=102 avg=0.134ns sd=0.070ns min=0.000ns max=0.256ns {70 <= 0.180ns, 28 <= 0.240ns, 4 <= 0.270ns, 0 <= 0.285ns, 0 <= 0.300ns}
      Leaf  : target=0.078ns count=12 avg=0.055ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.009ns min=0.070ns max=0.090ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.145ns count=1 avg=0.046ns sd=0.000ns min=0.046ns max=0.046ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Leaf  : target=0.180ns count=2 avg=0.106ns sd=0.004ns min=0.103ns max=0.109ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Leaf  : target=0.300ns count=97 avg=0.122ns sd=0.043ns min=0.039ns max=0.283ns {92 <= 0.180ns, 3 <= 0.240ns, 0 <= 0.270ns, 2 <= 0.285ns, 0 <= 0.300ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: NBUFFX32_LVT: 59 NBUFFX16_LVT: 6 NBUFFX8_LVT: 3 NBUFFX4_LVT: 40 NBUFFX2_LVT: 53 
       Invs: IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 3 
     Logics: LSUPX4_LVT: 1 AO21X2_LVT: 2 AO21X1_LVT: 2 AO22X1_HVT: 32 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.296, max=1.465, avg=1.433, sd=0.039], skew [0.169 vs 0.176], 100% {1.296, 1.465} (wid=0.114 ws=0.107) (gid=1.422 gs=0.147)
    Skew group summary after 'Wire Opt OverFix':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.727, max=0.887, avg=0.857, sd=0.023], skew [0.160 vs 0.176], 100% {0.727, 0.887} (wid=0.052 ws=0.050) (gid=0.848 gs=0.128)
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.910, max=1.078, avg=1.054, sd=0.020], skew [0.168 vs 0.176], 100% {0.910, 1.078} (wid=0.081 ws=0.076) (gid=1.051 gs=0.146)
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.296, max=1.465, avg=1.433, sd=0.039], skew [0.169 vs 0.176], 100% {1.296, 1.465} (wid=0.114 ws=0.107) (gid=1.422 gs=0.147)
      skew_group ate_clk/test_best_mode: insertion delay [min=0.983, max=1.149, avg=1.120, sd=0.024], skew [0.166 vs 0.176], 100% {0.983, 1.149} (wid=0.115 ws=0.114) (gid=1.134 gs=0.194)
    Legalizer API calls during this step: 1329 succeeded with high effort: 1329 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:08.0 real=0:00:08.0)
  Total capacitance is (rise=8614.909fF fall=8334.306fF), of which (rise=4503.414fF fall=4503.414fF) is wire, and (rise=4111.494fF fall=3830.892fF) is gate.
  Stage::Polishing done. (took cpu=0:00:10.0 real=0:00:10.0)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.

*** Starting refinePlace (0:18:50 mem=2166.7M) ***
Total net bbox length = 8.887e+05 (4.308e+05 4.579e+05) (ext = 1.392e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2166.7MB
Summary Report:
Instances move: 9 (out of 47328 movable)
Instances flipped: 0
Mean displacement: 1.67 um
Max displacement: 1.67 um (Instance: I_CLOCKING/occ_int1/U_clk_control_i_0/CTS_ccl_a_buf_00345) (514.064, 727.32) -> (514.064, 725.648)
	Length: 8 sites, height: 1 rows, site name: unit, cell type: NBUFFX2_LVT
Total net bbox length = 8.887e+05 (4.308e+05 4.579e+05) (ext = 1.392e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2166.7MB
*** Finished refinePlace (0:18:50 mem=2166.7M) ***
  Moved 9, flipped 9 and cell swapped 0 of 5425 clock instance(s) during refinement.
  The largest move was 1.67 microns for snps_clk_chain_1/CTS_cdb_buf_00522.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.7 real=0:00:00.8)
  Stage::Updating netlist done. (took cpu=0:00:01.2 real=0:00:01.2)
  CCOpt::Phase::Implementation done. (took cpu=0:00:19.8 real=0:00:19.8)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       236 (unrouted=236, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 52991 (unrouted=3382, trialRouted=49609, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3274, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR->NR step...
(ccopt eGR): There are 236 nets for routing of which 236 have one or more fixed wires.
(ccopt eGR): Start to route 236 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2166.68 MB )
[NR-eGR] Read 96879 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2166.68 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 15484
[NR-eGR] #PG Blockages       : 96879
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=49951  numIgnoredNets=49715
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 236 clock nets ( 236 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: CTS_RULE  Nets: 120 
[NR-eGR] Rule id: 1  Nets: 116 
[NR-eGR] Rule id: 2  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 120 net(s) in layer range [5, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.267710e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 1 nets and layer range [5, 8]
[NR-eGR] Layer group 2: route 116 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.02% H + 0.02% V. EstWL: 4.656353e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 50 nets and layer range [3, 6]
[NR-eGR] Layer group 3: route 1 net(s) in layer range [5, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.01% H + 0.00% V. EstWL: 4.709522e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 1 nets and layer range [5, 10]
[NR-eGR] Layer group 4: route 50 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.01% H + 0.00% V. EstWL: 6.890814e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 47 nets and layer range [3, 8]
[NR-eGR] Layer group 5: route 1 net(s) in layer range [5, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.01% H + 0.00% V. EstWL: 6.960703e+04um
[NR-eGR] 
[NR-eGR] Layer group 6: route 47 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 6: 0.05% H + 0.00% V. EstWL: 8.898551e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 47 nets and layer range [3, 10]
[NR-eGR] Layer group 7: route 47 net(s) in layer range [3, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 7: 0.01% H + 0.00% V. EstWL: 1.082419e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 4 nets and layer range [2, 10]
[NR-eGR] Layer group 8: route 4 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 8: 0.01% H + 0.00% V. EstWL: 1.114722e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)        30( 0.02%)         2( 0.00%)   ( 0.02%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)       167( 0.08%)         5( 0.00%)   ( 0.08%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              202( 0.01%)         7( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 181250
[NR-eGR]     M2  (2V) length: 2.741416e+05um, number of vias: 243707
[NR-eGR]     M3  (3H) length: 3.203883e+05um, number of vias: 79227
[NR-eGR]     M4  (4V) length: 1.718911e+05um, number of vias: 18448
[NR-eGR]     M5  (5H) length: 1.123438e+05um, number of vias: 5586
[NR-eGR]     M6  (6V) length: 8.680696e+04um, number of vias: 2420
[NR-eGR]     M7  (7H) length: 4.956912e+04um, number of vias: 406
[NR-eGR]     M8  (8V) length: 7.350647e+03um, number of vias: 181
[NR-eGR]     M9  (9H) length: 6.705761e+03um, number of vias: 2
[NR-eGR]   MRDL (10V) length: 6.300400e+02um, number of vias: 0
[NR-eGR] Total length: 1.029827e+06um, number of vias: 531227
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.650643e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 5692
[NR-eGR]     M2  (2V) length: 3.321567e+03um, number of vias: 6291
[NR-eGR]     M3  (3H) length: 1.167178e+04um, number of vias: 4523
[NR-eGR]     M4  (4V) length: 1.465675e+04um, number of vias: 641
[NR-eGR]     M5  (5H) length: 6.513960e+03um, number of vias: 319
[NR-eGR]     M6  (6V) length: 9.879845e+03um, number of vias: 60
[NR-eGR]     M7  (7H) length: 4.426230e+02um, number of vias: 34
[NR-eGR]     M8  (8V) length: 1.991200e+01um, number of vias: 0
[NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.650643e+04um, number of vias: 17560
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.650643e+04um, number of vias: 17560
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.67 sec, Real: 2.66 sec, Curr Mem: 2116.68 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_50844_auto.ece.pdx.edu_ekke_qcNNZQ/.rgfcT0r4O
        Early Global Route - eGR->NR step done. (took cpu=0:00:02.8 real=0:00:02.8)
Set FIXED routing status on 236 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:       236 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=236, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 52991 (unrouted=3382, trialRouted=49609, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3274, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:02.9 real=0:00:02.9)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
Extraction called for design 'ORCA_TOP' of instances=47368 and nets=53227 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 2116.676M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.0 real=0:00:01.0)

    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for worst_corner:setup.late...
        Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
        Reset bufferability constraints done. (took cpu=0:00:00.3 real=0:00:00.3)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=161, i=2, icg=31, nicg=0, l=37, total=231
          cell areas       : b=887.217um^2, i=13.215um^2, icg=201.028um^2, nicg=0.000um^2, l=100.641um^2, total=1202.101um^2
          cell capacitance : b=272.947fF, i=1.537fF, icg=21.876fF, nicg=0.000fF, l=32.878fF, total=329.237fF
          sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
          wire capacitance : top=0.000fF, trunk=1300.956fF, leaf=3269.059fF, total=4570.015fF
          wire lengths     : top=0.000um, trunk=12781.680um, leaf=33724.751um, total=46506.431um
          hp wire lengths  : top=0.000um, trunk=11860.560um, leaf=18565.534um, total=30426.094um
        Clock DAG net violations eGRPC initial state:
          Capacitance : {count=1, worst=[0.236fF]} avg=0.236fF sd=0.000fF sum=0.236fF
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.077ns count=1 avg=0.033ns sd=0.000ns min=0.033ns max=0.033ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
          Trunk : target=0.137ns count=1 avg=0.051ns sd=0.000ns min=0.051ns max=0.051ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
          Trunk : target=0.145ns count=1 avg=0.067ns sd=0.000ns min=0.067ns max=0.067ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
          Trunk : target=0.171ns count=1 avg=0.027ns sd=0.000ns min=0.027ns max=0.027ns {1 <= 0.102ns, 0 <= 0.136ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
          Trunk : target=0.177ns count=3 avg=0.079ns sd=0.018ns min=0.068ns max=0.099ns {3 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
          Trunk : target=0.180ns count=4 avg=0.074ns sd=0.004ns min=0.070ns max=0.079ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
          Trunk : target=0.184ns count=6 avg=0.142ns sd=0.022ns min=0.112ns max=0.168ns {0 <= 0.111ns, 4 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
          Trunk : target=0.209ns count=2 avg=0.078ns sd=0.025ns min=0.060ns max=0.095ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
          Trunk : target=0.224ns count=49 avg=0.095ns sd=0.029ns min=0.038ns max=0.142ns {46 <= 0.134ns, 3 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
          Trunk : target=0.235ns count=2 avg=0.131ns sd=0.012ns min=0.123ns max=0.140ns {2 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
          Trunk : target=0.235ns count=5 avg=0.093ns sd=0.019ns min=0.067ns max=0.112ns {5 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
          Trunk : target=0.244ns count=5 avg=0.085ns sd=0.012ns min=0.074ns max=0.105ns {5 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
          Trunk : target=0.251ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {1 <= 0.150ns, 0 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}
          Trunk : target=0.260ns count=3 avg=0.110ns sd=0.065ns min=0.043ns max=0.174ns {2 <= 0.156ns, 1 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}
          Trunk : target=0.300ns count=37 avg=0.206ns sd=0.061ns min=0.000ns max=0.259ns {5 <= 0.180ns, 26 <= 0.240ns, 6 <= 0.270ns, 0 <= 0.285ns, 0 <= 0.300ns}
          Leaf  : target=0.078ns count=12 avg=0.056ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
          Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
          Leaf  : target=0.145ns count=1 avg=0.046ns sd=0.000ns min=0.046ns max=0.046ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
          Leaf  : target=0.180ns count=2 avg=0.106ns sd=0.004ns min=0.104ns max=0.109ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
          Leaf  : target=0.184ns count=1 avg=0.059ns sd=0.000ns min=0.059ns max=0.059ns {1 <= 0.110ns, 0 <= 0.147ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
          Leaf  : target=0.224ns count=4 avg=0.089ns sd=0.043ns min=0.039ns max=0.132ns {4 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
          Leaf  : target=0.244ns count=49 avg=0.092ns sd=0.004ns min=0.084ns max=0.101ns {49 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
          Leaf  : target=0.251ns count=1 avg=0.125ns sd=0.000ns min=0.125ns max=0.125ns {1 <= 0.150ns, 0 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}
          Leaf  : target=0.260ns count=37 avg=0.148ns sd=0.024ns min=0.056ns max=0.178ns {21 <= 0.156ns, 16 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}
          Leaf  : target=0.300ns count=5 avg=0.246ns sd=0.030ns min=0.212ns max=0.283ns {0 <= 0.180ns, 3 <= 0.240ns, 0 <= 0.270ns, 2 <= 0.285ns, 0 <= 0.300ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: NBUFFX32_LVT: 59 NBUFFX16_LVT: 6 NBUFFX8_LVT: 3 NBUFFX4_LVT: 40 NBUFFX2_LVT: 53 
           Invs: IBUFFX16_LVT: 2 
           ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 3 
         Logics: LSUPX4_LVT: 1 AO21X2_LVT: 2 AO21X1_LVT: 2 AO22X1_HVT: 32 
        Primary reporting skew groups eGRPC initial state:
          skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.302, max=1.467, avg=1.437, sd=0.038], skew [0.165 vs 0.176], 100% {1.302, 1.467} (wid=0.112 ws=0.104) (gid=1.425 gs=0.143)
        Skew group summary eGRPC initial state:
          skew_group PCI_CLK/func_best_mode: insertion delay [min=0.730, max=0.887, avg=0.857, sd=0.023], skew [0.158 vs 0.176], 100% {0.730, 0.887} (wid=0.051 ws=0.050) (gid=0.849 gs=0.126)
          skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.920, max=1.080, avg=1.055, sd=0.019], skew [0.160 vs 0.176], 100% {0.920, 1.080} (wid=0.081 ws=0.078) (gid=1.052 gs=0.138)
          skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.302, max=1.467, avg=1.437, sd=0.038], skew [0.165 vs 0.176], 100% {1.302, 1.467} (wid=0.112 ws=0.104) (gid=1.425 gs=0.143)
          skew_group ate_clk/test_best_mode: insertion delay [min=0.988, max=1.151, avg=1.124, sd=0.024], skew [0.164 vs 0.176], 100% {0.988, 1.151} (wid=0.113 ws=0.111) (gid=1.141 gs=0.195)
        Moving buffers...
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
        Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
        
          Nodes to move:         1
          Processed:             1
          Moved (slew improved): 0
          Moved (slew fixed):    0
          Not moved:             1
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=161, i=2, icg=31, nicg=0, l=37, total=231
          cell areas       : b=887.217um^2, i=13.215um^2, icg=201.028um^2, nicg=0.000um^2, l=100.641um^2, total=1202.101um^2
          cell capacitance : b=272.947fF, i=1.537fF, icg=21.876fF, nicg=0.000fF, l=32.878fF, total=329.237fF
          sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
          wire capacitance : top=0.000fF, trunk=1300.956fF, leaf=3269.059fF, total=4570.015fF
          wire lengths     : top=0.000um, trunk=12781.680um, leaf=33724.751um, total=46506.431um
          hp wire lengths  : top=0.000um, trunk=11860.560um, leaf=18565.534um, total=30426.094um
        Clock DAG net violations eGRPC after moving buffers:
          Capacitance : {count=1, worst=[0.236fF]} avg=0.236fF sd=0.000fF sum=0.236fF
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=0.077ns count=1 avg=0.033ns sd=0.000ns min=0.033ns max=0.033ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
          Trunk : target=0.137ns count=1 avg=0.051ns sd=0.000ns min=0.051ns max=0.051ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
          Trunk : target=0.145ns count=1 avg=0.067ns sd=0.000ns min=0.067ns max=0.067ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
          Trunk : target=0.171ns count=1 avg=0.027ns sd=0.000ns min=0.027ns max=0.027ns {1 <= 0.102ns, 0 <= 0.136ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
          Trunk : target=0.177ns count=3 avg=0.079ns sd=0.018ns min=0.068ns max=0.099ns {3 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
          Trunk : target=0.180ns count=4 avg=0.074ns sd=0.004ns min=0.070ns max=0.079ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
          Trunk : target=0.184ns count=6 avg=0.142ns sd=0.022ns min=0.112ns max=0.168ns {0 <= 0.111ns, 4 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
          Trunk : target=0.209ns count=2 avg=0.078ns sd=0.025ns min=0.060ns max=0.095ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
          Trunk : target=0.224ns count=49 avg=0.095ns sd=0.029ns min=0.038ns max=0.142ns {46 <= 0.134ns, 3 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
          Trunk : target=0.235ns count=2 avg=0.131ns sd=0.012ns min=0.123ns max=0.140ns {2 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
          Trunk : target=0.235ns count=5 avg=0.093ns sd=0.019ns min=0.067ns max=0.112ns {5 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
          Trunk : target=0.244ns count=5 avg=0.085ns sd=0.012ns min=0.074ns max=0.105ns {5 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
          Trunk : target=0.251ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {1 <= 0.150ns, 0 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}
          Trunk : target=0.260ns count=3 avg=0.110ns sd=0.065ns min=0.043ns max=0.174ns {2 <= 0.156ns, 1 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}
          Trunk : target=0.300ns count=37 avg=0.206ns sd=0.061ns min=0.000ns max=0.259ns {5 <= 0.180ns, 26 <= 0.240ns, 6 <= 0.270ns, 0 <= 0.285ns, 0 <= 0.300ns}
          Leaf  : target=0.078ns count=12 avg=0.056ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
          Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
          Leaf  : target=0.145ns count=1 avg=0.046ns sd=0.000ns min=0.046ns max=0.046ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
          Leaf  : target=0.180ns count=2 avg=0.106ns sd=0.004ns min=0.104ns max=0.109ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
          Leaf  : target=0.184ns count=1 avg=0.059ns sd=0.000ns min=0.059ns max=0.059ns {1 <= 0.110ns, 0 <= 0.147ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
          Leaf  : target=0.224ns count=4 avg=0.089ns sd=0.043ns min=0.039ns max=0.132ns {4 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
          Leaf  : target=0.244ns count=49 avg=0.092ns sd=0.004ns min=0.084ns max=0.101ns {49 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
          Leaf  : target=0.251ns count=1 avg=0.125ns sd=0.000ns min=0.125ns max=0.125ns {1 <= 0.150ns, 0 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}
          Leaf  : target=0.260ns count=37 avg=0.148ns sd=0.024ns min=0.056ns max=0.178ns {21 <= 0.156ns, 16 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}
          Leaf  : target=0.300ns count=5 avg=0.246ns sd=0.030ns min=0.212ns max=0.283ns {0 <= 0.180ns, 3 <= 0.240ns, 0 <= 0.270ns, 2 <= 0.285ns, 0 <= 0.300ns}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Bufs: NBUFFX32_LVT: 59 NBUFFX16_LVT: 6 NBUFFX8_LVT: 3 NBUFFX4_LVT: 40 NBUFFX2_LVT: 53 
           Invs: IBUFFX16_LVT: 2 
           ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 3 
         Logics: LSUPX4_LVT: 1 AO21X2_LVT: 2 AO21X1_LVT: 2 AO22X1_HVT: 32 
        Primary reporting skew groups eGRPC after moving buffers:
          skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.302, max=1.467, avg=1.437, sd=0.038], skew [0.165 vs 0.176], 100% {1.302, 1.467} (wid=0.112 ws=0.104) (gid=1.425 gs=0.143)
        Skew group summary eGRPC after moving buffers:
          skew_group PCI_CLK/func_best_mode: insertion delay [min=0.730, max=0.887, avg=0.857, sd=0.023], skew [0.158 vs 0.176], 100% {0.730, 0.887} (wid=0.051 ws=0.050) (gid=0.849 gs=0.126)
          skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.920, max=1.080, avg=1.055, sd=0.019], skew [0.160 vs 0.176], 100% {0.920, 1.080} (wid=0.081 ws=0.078) (gid=1.052 gs=0.138)
          skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.302, max=1.467, avg=1.437, sd=0.038], skew [0.165 vs 0.176], 100% {1.302, 1.467} (wid=0.112 ws=0.104) (gid=1.425 gs=0.143)
          skew_group ate_clk/test_best_mode: insertion delay [min=0.988, max=1.151, avg=1.124, sd=0.024], skew [0.164 vs 0.176], 100% {0.988, 1.151} (wid=0.113 ws=0.111) (gid=1.141 gs=0.195)
        Moving buffers done. (took cpu=0:00:00.3 real=0:00:00.3)
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% .**WARN: (IMPCCOPT-2256):	CCOpt post-route optimization found legalization moved inst 'I_RISC_CORE/ls_in_0_clk' before optimization. Moved 2.584um, from (565.896,255.816), N (0) to (563.312,255.816), N (0).
..60% ...80% ...100% 
        DoDownSizing Summary : numSized = 3, numUnchanged = 207, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 10, numSkippedDueToCloseToSkewTarget = 16
        CCOpt-eGRPC Downsizing: considered: 210, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 2, attempted: 208, unsuccessful: 0, sized: 2
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 3, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
        CCOpt-eGRPC Downsizing: considered: 3, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 3, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=161, i=2, icg=31, nicg=0, l=37, total=231
          cell areas       : b=886.200um^2, i=13.215um^2, icg=201.028um^2, nicg=0.000um^2, l=100.641um^2, total=1201.085um^2
          cell capacitance : b=272.609fF, i=1.537fF, icg=21.876fF, nicg=0.000fF, l=32.878fF, total=328.899fF
          sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
          wire capacitance : top=0.000fF, trunk=1300.956fF, leaf=3269.059fF, total=4570.015fF
          wire lengths     : top=0.000um, trunk=12781.680um, leaf=33724.751um, total=46506.431um
          hp wire lengths  : top=0.000um, trunk=11858.584um, leaf=18565.534um, total=30424.118um
        Clock DAG net violations eGRPC after downsizing:
          Capacitance : {count=1, worst=[0.236fF]} avg=0.236fF sd=0.000fF sum=0.236fF
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=0.077ns count=1 avg=0.033ns sd=0.000ns min=0.033ns max=0.033ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
          Trunk : target=0.137ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
          Trunk : target=0.145ns count=1 avg=0.067ns sd=0.000ns min=0.067ns max=0.067ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
          Trunk : target=0.171ns count=1 avg=0.027ns sd=0.000ns min=0.027ns max=0.027ns {1 <= 0.102ns, 0 <= 0.136ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
          Trunk : target=0.177ns count=3 avg=0.079ns sd=0.018ns min=0.068ns max=0.099ns {3 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
          Trunk : target=0.180ns count=4 avg=0.074ns sd=0.004ns min=0.070ns max=0.079ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
          Trunk : target=0.184ns count=6 avg=0.142ns sd=0.022ns min=0.112ns max=0.168ns {0 <= 0.111ns, 4 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
          Trunk : target=0.209ns count=2 avg=0.078ns sd=0.025ns min=0.060ns max=0.095ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
          Trunk : target=0.224ns count=50 avg=0.094ns sd=0.030ns min=0.038ns max=0.142ns {47 <= 0.134ns, 3 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
          Trunk : target=0.235ns count=2 avg=0.131ns sd=0.012ns min=0.123ns max=0.140ns {2 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
          Trunk : target=0.235ns count=5 avg=0.093ns sd=0.019ns min=0.067ns max=0.112ns {5 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
          Trunk : target=0.244ns count=5 avg=0.085ns sd=0.012ns min=0.074ns max=0.105ns {5 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
          Trunk : target=0.251ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {1 <= 0.150ns, 0 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}
          Trunk : target=0.260ns count=2 avg=0.143ns sd=0.044ns min=0.111ns max=0.174ns {1 <= 0.156ns, 1 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}
          Trunk : target=0.300ns count=37 avg=0.206ns sd=0.061ns min=0.000ns max=0.259ns {5 <= 0.180ns, 26 <= 0.240ns, 6 <= 0.270ns, 0 <= 0.285ns, 0 <= 0.300ns}
          Leaf  : target=0.078ns count=12 avg=0.056ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
          Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
          Leaf  : target=0.145ns count=1 avg=0.046ns sd=0.000ns min=0.046ns max=0.046ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
          Leaf  : target=0.180ns count=2 avg=0.106ns sd=0.004ns min=0.104ns max=0.109ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
          Leaf  : target=0.184ns count=1 avg=0.059ns sd=0.000ns min=0.059ns max=0.059ns {1 <= 0.110ns, 0 <= 0.147ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
          Leaf  : target=0.224ns count=5 avg=0.087ns sd=0.038ns min=0.039ns max=0.132ns {5 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
          Leaf  : target=0.244ns count=49 avg=0.092ns sd=0.004ns min=0.084ns max=0.101ns {49 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
          Leaf  : target=0.251ns count=1 avg=0.125ns sd=0.000ns min=0.125ns max=0.125ns {1 <= 0.150ns, 0 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}
          Leaf  : target=0.260ns count=36 avg=0.151ns sd=0.020ns min=0.056ns max=0.178ns {20 <= 0.156ns, 16 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}
          Leaf  : target=0.300ns count=5 avg=0.246ns sd=0.030ns min=0.212ns max=0.283ns {0 <= 0.180ns, 3 <= 0.240ns, 0 <= 0.270ns, 2 <= 0.285ns, 0 <= 0.300ns}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Bufs: NBUFFX32_LVT: 59 NBUFFX16_LVT: 6 NBUFFX8_LVT: 3 NBUFFX4_LVT: 38 NBUFFX2_LVT: 55 
           Invs: IBUFFX16_LVT: 2 
           ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 3 
         Logics: LSUPX4_LVT: 1 AO21X2_LVT: 2 AO21X1_LVT: 2 AO22X1_HVT: 32 
        Primary reporting skew groups eGRPC after downsizing:
          skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.293, max=1.449, avg=1.420, sd=0.035], skew [0.156 vs 0.176], 100% {1.293, 1.449} (wid=0.112 ws=0.104) (gid=1.406 gs=0.136)
        Skew group summary eGRPC after downsizing:
          skew_group PCI_CLK/func_best_mode: insertion delay [min=0.730, max=0.887, avg=0.857, sd=0.023], skew [0.158 vs 0.176], 100% {0.730, 0.887} (wid=0.051 ws=0.050) (gid=0.849 gs=0.126)
          skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.920, max=1.080, avg=1.055, sd=0.019], skew [0.160 vs 0.176], 100% {0.920, 1.080} (wid=0.081 ws=0.078) (gid=1.052 gs=0.138)
          skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.293, max=1.449, avg=1.420, sd=0.035], skew [0.156 vs 0.176], 100% {1.293, 1.449} (wid=0.112 ws=0.104) (gid=1.406 gs=0.136)
          skew_group ate_clk/test_best_mode: insertion delay [min=0.983, max=1.151, avg=1.124, sd=0.024], skew [0.169 vs 0.176], 100% {0.983, 1.151} (wid=0.113 ws=0.111) (gid=1.141 gs=0.208)
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:01.6 real=0:00:01.6)
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 236, tested: 236, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 1
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ----------------------------------------------------------------------------------------------------------------------------
        Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
        ----------------------------------------------------------------------------------------------------------------------------
        top                0                    0                    0            0                    0                    0
        trunk              1 [100.0%]           1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
        leaf               0                    0                    0            0                    0                    0
        ----------------------------------------------------------------------------------------------------------------------------
        Total              1 [100.0%]           1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
        ----------------------------------------------------------------------------------------------------------------------------
        
        Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.508um^2 (0.042%)
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=161, i=2, icg=31, nicg=0, l=37, total=231
          cell areas       : b=886.708um^2, i=13.215um^2, icg=201.028um^2, nicg=0.000um^2, l=100.641um^2, total=1201.593um^2
          cell capacitance : b=272.778fF, i=1.537fF, icg=21.876fF, nicg=0.000fF, l=32.878fF, total=329.068fF
          sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
          wire capacitance : top=0.000fF, trunk=1300.956fF, leaf=3269.059fF, total=4570.015fF
          wire lengths     : top=0.000um, trunk=12781.680um, leaf=33724.751um, total=46506.431um
          hp wire lengths  : top=0.000um, trunk=11858.584um, leaf=18565.534um, total=30424.118um
        Clock DAG net violations eGRPC after DRV fixing: none
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=0.077ns count=1 avg=0.033ns sd=0.000ns min=0.033ns max=0.033ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
          Trunk : target=0.137ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
          Trunk : target=0.145ns count=1 avg=0.067ns sd=0.000ns min=0.067ns max=0.067ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
          Trunk : target=0.171ns count=1 avg=0.027ns sd=0.000ns min=0.027ns max=0.027ns {1 <= 0.102ns, 0 <= 0.136ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
          Trunk : target=0.177ns count=3 avg=0.079ns sd=0.018ns min=0.068ns max=0.099ns {3 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
          Trunk : target=0.180ns count=4 avg=0.074ns sd=0.004ns min=0.070ns max=0.079ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
          Trunk : target=0.184ns count=6 avg=0.142ns sd=0.022ns min=0.112ns max=0.168ns {0 <= 0.111ns, 4 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
          Trunk : target=0.209ns count=2 avg=0.078ns sd=0.025ns min=0.060ns max=0.095ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
          Trunk : target=0.224ns count=49 avg=0.093ns sd=0.030ns min=0.038ns max=0.136ns {47 <= 0.134ns, 2 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
          Trunk : target=0.235ns count=2 avg=0.131ns sd=0.012ns min=0.123ns max=0.140ns {2 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
          Trunk : target=0.235ns count=5 avg=0.093ns sd=0.019ns min=0.067ns max=0.112ns {5 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
          Trunk : target=0.244ns count=5 avg=0.085ns sd=0.012ns min=0.074ns max=0.105ns {5 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
          Trunk : target=0.251ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {1 <= 0.150ns, 0 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}
          Trunk : target=0.260ns count=3 avg=0.130ns sd=0.038ns min=0.105ns max=0.174ns {2 <= 0.156ns, 1 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}
          Trunk : target=0.300ns count=37 avg=0.206ns sd=0.061ns min=0.000ns max=0.259ns {5 <= 0.180ns, 26 <= 0.240ns, 6 <= 0.270ns, 0 <= 0.285ns, 0 <= 0.300ns}
          Leaf  : target=0.078ns count=12 avg=0.056ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
          Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
          Leaf  : target=0.145ns count=1 avg=0.046ns sd=0.000ns min=0.046ns max=0.046ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
          Leaf  : target=0.180ns count=2 avg=0.106ns sd=0.004ns min=0.104ns max=0.109ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
          Leaf  : target=0.184ns count=1 avg=0.059ns sd=0.000ns min=0.059ns max=0.059ns {1 <= 0.110ns, 0 <= 0.147ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
          Leaf  : target=0.224ns count=5 avg=0.087ns sd=0.038ns min=0.039ns max=0.132ns {5 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
          Leaf  : target=0.244ns count=49 avg=0.092ns sd=0.004ns min=0.084ns max=0.101ns {49 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
          Leaf  : target=0.251ns count=1 avg=0.125ns sd=0.000ns min=0.125ns max=0.125ns {1 <= 0.150ns, 0 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}
          Leaf  : target=0.260ns count=36 avg=0.151ns sd=0.020ns min=0.056ns max=0.178ns {20 <= 0.156ns, 16 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}
          Leaf  : target=0.300ns count=5 avg=0.246ns sd=0.030ns min=0.212ns max=0.283ns {0 <= 0.180ns, 3 <= 0.240ns, 0 <= 0.270ns, 2 <= 0.285ns, 0 <= 0.300ns}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Bufs: NBUFFX32_LVT: 59 NBUFFX16_LVT: 6 NBUFFX8_LVT: 3 NBUFFX4_LVT: 39 NBUFFX2_LVT: 54 
           Invs: IBUFFX16_LVT: 2 
           ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 3 
         Logics: LSUPX4_LVT: 1 AO21X2_LVT: 2 AO21X1_LVT: 2 AO22X1_HVT: 32 
        Primary reporting skew groups eGRPC after DRV fixing:
          skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.293, max=1.449, avg=1.420, sd=0.035], skew [0.156 vs 0.176], 100% {1.293, 1.449} (wid=0.112 ws=0.104) (gid=1.406 gs=0.136)
        Skew group summary eGRPC after DRV fixing:
          skew_group PCI_CLK/func_best_mode: insertion delay [min=0.721, max=0.888, avg=0.858, sd=0.024], skew [0.167 vs 0.176], 100% {0.721, 0.888} (wid=0.051 ws=0.050) (gid=0.850 gs=0.140)
          skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.920, max=1.080, avg=1.055, sd=0.019], skew [0.160 vs 0.176], 100% {0.920, 1.080} (wid=0.081 ws=0.078) (gid=1.052 gs=0.138)
          skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.293, max=1.449, avg=1.420, sd=0.035], skew [0.156 vs 0.176], 100% {1.293, 1.449} (wid=0.112 ws=0.104) (gid=1.406 gs=0.136)
          skew_group ate_clk/test_best_mode: insertion delay [min=0.983, max=1.151, avg=1.124, sd=0.024], skew [0.169 vs 0.176], 100% {0.983, 1.151} (wid=0.113 ws=0.111) (gid=1.141 gs=0.208)
        Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 221 insts, 478 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=161, i=2, icg=31, nicg=0, l=37, total=231
          cell areas       : b=886.708um^2, i=13.215um^2, icg=201.028um^2, nicg=0.000um^2, l=100.641um^2, total=1201.593um^2
          cell capacitance : b=272.778fF, i=1.537fF, icg=21.876fF, nicg=0.000fF, l=32.878fF, total=329.068fF
          sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
          wire capacitance : top=0.000fF, trunk=1300.956fF, leaf=3269.059fF, total=4570.015fF
          wire lengths     : top=0.000um, trunk=12781.680um, leaf=33724.751um, total=46506.431um
          hp wire lengths  : top=0.000um, trunk=11858.584um, leaf=18565.534um, total=30424.118um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.077ns count=1 avg=0.033ns sd=0.000ns min=0.033ns max=0.033ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
          Trunk : target=0.137ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
          Trunk : target=0.145ns count=1 avg=0.067ns sd=0.000ns min=0.067ns max=0.067ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
          Trunk : target=0.171ns count=1 avg=0.027ns sd=0.000ns min=0.027ns max=0.027ns {1 <= 0.102ns, 0 <= 0.136ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
          Trunk : target=0.177ns count=3 avg=0.079ns sd=0.018ns min=0.068ns max=0.099ns {3 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
          Trunk : target=0.180ns count=4 avg=0.074ns sd=0.004ns min=0.070ns max=0.079ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
          Trunk : target=0.184ns count=6 avg=0.142ns sd=0.022ns min=0.112ns max=0.168ns {0 <= 0.111ns, 4 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
          Trunk : target=0.209ns count=2 avg=0.078ns sd=0.025ns min=0.060ns max=0.095ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
          Trunk : target=0.224ns count=49 avg=0.093ns sd=0.030ns min=0.038ns max=0.136ns {47 <= 0.134ns, 2 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
          Trunk : target=0.235ns count=2 avg=0.131ns sd=0.012ns min=0.123ns max=0.140ns {2 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
          Trunk : target=0.235ns count=5 avg=0.093ns sd=0.019ns min=0.067ns max=0.112ns {5 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
          Trunk : target=0.244ns count=5 avg=0.085ns sd=0.012ns min=0.074ns max=0.105ns {5 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
          Trunk : target=0.251ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {1 <= 0.150ns, 0 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}
          Trunk : target=0.260ns count=3 avg=0.130ns sd=0.038ns min=0.105ns max=0.174ns {2 <= 0.156ns, 1 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}
          Trunk : target=0.300ns count=37 avg=0.206ns sd=0.061ns min=0.000ns max=0.259ns {5 <= 0.180ns, 26 <= 0.240ns, 6 <= 0.270ns, 0 <= 0.285ns, 0 <= 0.300ns}
          Leaf  : target=0.078ns count=12 avg=0.056ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
          Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
          Leaf  : target=0.145ns count=1 avg=0.046ns sd=0.000ns min=0.046ns max=0.046ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
          Leaf  : target=0.180ns count=2 avg=0.106ns sd=0.004ns min=0.104ns max=0.109ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
          Leaf  : target=0.184ns count=1 avg=0.059ns sd=0.000ns min=0.059ns max=0.059ns {1 <= 0.110ns, 0 <= 0.147ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
          Leaf  : target=0.224ns count=5 avg=0.087ns sd=0.038ns min=0.039ns max=0.132ns {5 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
          Leaf  : target=0.244ns count=49 avg=0.092ns sd=0.004ns min=0.084ns max=0.101ns {49 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
          Leaf  : target=0.251ns count=1 avg=0.125ns sd=0.000ns min=0.125ns max=0.125ns {1 <= 0.150ns, 0 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}
          Leaf  : target=0.260ns count=36 avg=0.151ns sd=0.020ns min=0.056ns max=0.178ns {20 <= 0.156ns, 16 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}
          Leaf  : target=0.300ns count=5 avg=0.246ns sd=0.030ns min=0.212ns max=0.283ns {0 <= 0.180ns, 3 <= 0.240ns, 0 <= 0.270ns, 2 <= 0.285ns, 0 <= 0.300ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: NBUFFX32_LVT: 59 NBUFFX16_LVT: 6 NBUFFX8_LVT: 3 NBUFFX4_LVT: 39 NBUFFX2_LVT: 54 
           Invs: IBUFFX16_LVT: 2 
           ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 3 
         Logics: LSUPX4_LVT: 1 AO21X2_LVT: 2 AO21X1_LVT: 2 AO22X1_HVT: 32 
        Primary reporting skew groups before routing clock trees:
          skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.293, max=1.449, avg=1.420, sd=0.035], skew [0.156 vs 0.176], 100% {1.293, 1.449} (wid=0.112 ws=0.104) (gid=1.406 gs=0.136)
        Skew group summary before routing clock trees:
          skew_group PCI_CLK/func_best_mode: insertion delay [min=0.721, max=0.888, avg=0.858, sd=0.024], skew [0.167 vs 0.176], 100% {0.721, 0.888} (wid=0.051 ws=0.050) (gid=0.850 gs=0.140)
          skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.920, max=1.080, avg=1.055, sd=0.019], skew [0.160 vs 0.176], 100% {0.920, 1.080} (wid=0.081 ws=0.078) (gid=1.052 gs=0.138)
          skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.293, max=1.449, avg=1.420, sd=0.035], skew [0.156 vs 0.176], 100% {1.293, 1.449} (wid=0.112 ws=0.104) (gid=1.406 gs=0.136)
          skew_group ate_clk/test_best_mode: insertion delay [min=0.983, max=1.151, avg=1.124, sd=0.024], skew [0.169 vs 0.176], 100% {0.983, 1.151} (wid=0.113 ws=0.111) (gid=1.141 gs=0.208)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.

*** Starting refinePlace (0:18:58 mem=2138.9M) ***
Total net bbox length = 8.887e+05 (4.308e+05 4.579e+05) (ext = 1.392e+04)
Move report: Detail placement moves 839 insts, mean move: 0.88 um, max move: 3.65 um
	Max move on inst (I_SDRAM_TOP/I_SDRAM_IF/U2638): (446.73, 402.95) --> (450.38, 402.95)
	Runtime: CPU: 0:00:03.4 REAL: 0:00:04.0 MEM: 2138.9MB
Summary Report:
Instances move: 839 (out of 47328 movable)
Instances flipped: 0
Mean displacement: 0.88 um
Max displacement: 3.65 um (Instance: I_SDRAM_TOP/I_SDRAM_IF/U2638) (446.728, 402.952) -> (450.376, 402.952)
	Length: 10 sites, height: 1 rows, site name: unit, cell type: AO22X1_HVT
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 8.891e+05 (4.310e+05 4.581e+05) (ext = 1.393e+04)
Runtime: CPU: 0:00:03.6 REAL: 0:00:04.0 MEM: 2138.9MB
*** Finished refinePlace (0:19:02 mem=2138.9M) ***
  Moved 71, flipped 2 and cell swapped 0 of 5425 clock instance(s) during refinement.
  The largest move was 3.5 microns for I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_25_.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:04.1 real=0:00:04.1)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:11.7 real=0:00:11.7)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       236 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=236, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 52991 (unrouted=3382, trialRouted=49609, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3274, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 236 nets for routing of which 236 have one or more fixed wires.
(ccopt eGR): Start to route 236 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2146.89 MB )
[NR-eGR] Read 96879 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2146.89 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 15484
[NR-eGR] #PG Blockages       : 96879
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=49951  numIgnoredNets=49715
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 236 clock nets ( 236 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: CTS_RULE  Nets: 120 
[NR-eGR] Rule id: 1  Nets: 116 
[NR-eGR] Rule id: 2  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 120 net(s) in layer range [5, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.267209e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 1 nets and layer range [5, 8]
[NR-eGR] Layer group 2: route 116 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.02% H + 0.02% V. EstWL: 4.659195e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 50 nets and layer range [3, 6]
[NR-eGR] Layer group 3: route 1 net(s) in layer range [5, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.01% H + 0.00% V. EstWL: 4.712030e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 1 nets and layer range [5, 10]
[NR-eGR] Layer group 4: route 50 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.01% H + 0.00% V. EstWL: 6.892318e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 47 nets and layer range [3, 8]
[NR-eGR] Layer group 5: route 1 net(s) in layer range [5, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.01% H + 0.00% V. EstWL: 6.962375e+04um
[NR-eGR] 
[NR-eGR] Layer group 6: route 47 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 6: 0.05% H + 0.00% V. EstWL: 8.899220e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 47 nets and layer range [3, 10]
[NR-eGR] Layer group 7: route 47 net(s) in layer range [3, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 7: 0.01% H + 0.00% V. EstWL: 1.082403e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 3 nets and layer range [2, 10]
[NR-eGR] Layer group 8: route 3 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 8: 0.01% H + 0.00% V. EstWL: 1.105393e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)        32( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)       167( 0.08%)         5( 0.00%)   ( 0.08%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              205( 0.01%)         5( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 181250
[NR-eGR]     M2  (2V) length: 2.741120e+05um, number of vias: 243684
[NR-eGR]     M3  (3H) length: 3.204675e+05um, number of vias: 79241
[NR-eGR]     M4  (4V) length: 1.719864e+05um, number of vias: 18436
[NR-eGR]     M5  (5H) length: 1.123013e+05um, number of vias: 5582
[NR-eGR]     M6  (6V) length: 8.672990e+04um, number of vias: 2418
[NR-eGR]     M7  (7H) length: 4.956471e+04um, number of vias: 406
[NR-eGR]     M8  (8V) length: 7.352775e+03um, number of vias: 181
[NR-eGR]     M9  (9H) length: 6.705761e+03um, number of vias: 2
[NR-eGR]   MRDL (10V) length: 6.300400e+02um, number of vias: 0
[NR-eGR] Total length: 1.029850e+06um, number of vias: 531200
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.652938e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 5692
[NR-eGR]     M2  (2V) length: 3.291926e+03um, number of vias: 6268
[NR-eGR]     M3  (3H) length: 1.175097e+04um, number of vias: 4537
[NR-eGR]     M4  (4V) length: 1.475205e+04um, number of vias: 629
[NR-eGR]     M5  (5H) length: 6.471400e+03um, number of vias: 315
[NR-eGR]     M6  (6V) length: 9.802781e+03um, number of vias: 58
[NR-eGR]     M7  (7H) length: 4.382150e+02um, number of vias: 34
[NR-eGR]     M8  (8V) length: 2.204000e+01um, number of vias: 0
[NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.652938e+04um, number of vias: 17533
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.652938e+04um, number of vias: 17533
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.64 sec, Real: 2.63 sec, Curr Mem: 2118.61 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_50844_auto.ece.pdx.edu_ekke_qcNNZQ/.rgfMlgoMe
      Early Global Route - eGR->NR step done. (took cpu=0:00:02.8 real=0:00:02.8)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 236 clock nets with NanoRoute.
  116 nets are default rule and 120 are CTS_RULE.
  Removed pre-existing routes for 236 nets.
  Preferred NanoRoute mode settings: Current
-drouteEndIteration 0
-droutePostRouteSpreadWire auto
-routeWithViaOnlyForStandardCellPin false
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=05/04 15:28:18, mem=1757.6M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#setNanoRouteMode -routeWithViaOnlyForMacroCellPin "false"
#setNanoRouteMode -routeWithViaOnlyForStandardCellPin "1:1"
#Start globalDetailRoute on Thu May  4 15:28:18 2023
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=53227)
#NanoRoute Version 19.16-s053_1 NR200827-1939/19_16-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Thu May  4 15:28:21 2023
#
#WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.950.
#Voltage range [0.000 - 0.000] has 581 nets.
#Voltage range [0.000 - 0.750] has 49981 nets.
#Voltage range [0.750 - 0.750] has 2 nets.
#Voltage range [0.000 - 0.950] has 2658 nets.
#Voltage range [0.750 - 0.950] has 5 nets.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.10500
# M2           V   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.11400
# M3           H   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
# M4           V   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
# M5           H   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
# M6           V   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
# M7           H   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
# M8           V   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
# M9           H   Track-Pitch = 2.43200    Line-2-Via Pitch = 0.21600
# MRDL         V   Track-Pitch = 4.86400    Line-2-Via Pitch = 4.50000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.30400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1876.55 (MB), peak = 2057.32 (MB)
#Merging special wires: starts on Thu May  4 15:28:27 2023 with memory = 1878.58 (MB), peak = 2057.32 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
#
#Connectivity extraction summary:
#236 (6.72%) nets are without wires.
#3274 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 3510.
#
#Start instance access analysis using 1 thread...
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 6.87 (MB)
#Total memory = 1886.73 (MB)
#Peak memory = 2057.32 (MB)
#reading routing guides ......
#
#Finished routing data preparation on Thu May  4 15:28:29 2023
#
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 95.58 (MB)
#Total memory = 1886.76 (MB)
#Peak memory = 2057.32 (MB)
#
#
#Start global routing on Thu May  4 15:28:29 2023
#
#
#Start global routing initialization on Thu May  4 15:28:29 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Thu May  4 15:28:29 2023
#
#Start routing resource analysis on Thu May  4 15:28:29 2023
#
#Routing resource analysis is done on Thu May  4 15:28:30 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        3004        1864       29666    58.38%
#  M2             V        3344        2050       29666    37.67%
#  M3             H        1503         931       29666    37.66%
#  M4             V        1671        1026       29666    37.97%
#  M5             H         752         464       29666    37.47%
#  M6             V        1348           0       29666     0.25%
#  M7             H         560          48       29666     0.08%
#  M8             V         617          57       29666     1.77%
#  M9             H         304           0       29666     0.00%
#  MRDL           V         164           0       29666     9.89%
#  --------------------------------------------------------------
#  Total                  13268      20.71%      296660    22.11%
#
#  116 nets (0.22%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu May  4 15:28:30 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1893.03 (MB), peak = 2057.32 (MB)
#
#Routing guide is on.
#
#Global routing initialization is done on Thu May  4 15:28:30 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1894.80 (MB), peak = 2057.32 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1901.45 (MB), peak = 2057.32 (MB)
#
#
#Start Track Assignment in HTA flow.
#Done with 0 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
#Done with 0 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
#Complete Track Assignment.
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1914.11 (MB), peak = 2057.32 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 3274 (skipped).
#Total number of selected nets for routing = 236.
#Total number of unselected nets (but routable) for routing = 49717 (skipped).
#Total number of nets in the design = 53227.
#
#49717 skipped nets do not have any wires.
#236 routable nets have only global wires.
#236 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#----------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Avoid Detour   Unconstrained  
#----------------------------------------------------------------------------
#      Default                116            0              0               0  
#     CTS_RULE                  0          120            120               0  
#----------------------------------------------------------------------------
#        Total                116          120            120               0  
#----------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#----------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Avoid Detour   Unconstrained  
#----------------------------------------------------------------------------
#      Default                116            1              0           49716  
#     CTS_RULE                  0          120            120               0  
#----------------------------------------------------------------------------
#        Total                116          121            120           49716  
#----------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)           (5)   OverCon
#  ------------------------------------------------------------
#  M1            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M2            1(0.01%)      0(0.00%)      0(0.00%)   (0.01%)
#  M3            5(0.03%)      0(0.00%)      0(0.00%)   (0.03%)
#  M4            2(0.01%)      0(0.00%)      0(0.00%)   (0.01%)
#  M5            6(0.03%)      0(0.00%)      0(0.00%)   (0.03%)
#  M6            1(0.00%)      3(0.01%)      0(0.00%)   (0.01%)
#  M7            0(0.00%)      2(0.01%)      1(0.00%)   (0.01%)
#  M8            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M9            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  MRDL          0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     15(0.01%)      5(0.00%)      1(0.00%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
#  Overflow after GR: 0.01% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 236
#Total wire length = 45580 um.
#Total half perimeter of net bounding box = 30938 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 2843 um.
#Total wire length on LAYER M3 = 11425 um.
#Total wire length on LAYER M4 = 14631 um.
#Total wire length on LAYER M5 = 6400 um.
#Total wire length on LAYER M6 = 9784 um.
#Total wire length on LAYER M7 = 485 um.
#Total wire length on LAYER M8 = 10 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 12735
#Up-Via Summary (total 12735):
#           
#-----------------------
# M1               5630
# M2               3534
# M3               2620
# M4                545
# M5                319
# M6                 53
# M7                 34
#-----------------------
#                 12735 
#
#Total number of involved priority nets 236
#Maximum src to sink distance for priority net 722.9
#Average of max src_to_sink distance for priority net 121.7
#Average of ave src_to_sink distance for priority net 95.5
#Max overcon = 5 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.03%.
#
#Global routing statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 27.44 (MB)
#Total memory = 1914.20 (MB)
#Peak memory = 2057.32 (MB)
#
#Finished global routing on Thu May  4 15:28:34 2023
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1901.71 (MB), peak = 2057.32 (MB)
#Start Track Assignment.
#Done with 2310 horizontal wires in 2 hboxes and 2567 vertical wires in 2 hboxes.
#Done with 2199 horizontal wires in 2 hboxes and 2488 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 236
#Total wire length = 48426 um.
#Total half perimeter of net bounding box = 30938 um.
#Total wire length on LAYER M1 = 2665 um.
#Total wire length on LAYER M2 = 2748 um.
#Total wire length on LAYER M3 = 11199 um.
#Total wire length on LAYER M4 = 14954 um.
#Total wire length on LAYER M5 = 6533 um.
#Total wire length on LAYER M6 = 9808 um.
#Total wire length on LAYER M7 = 486 um.
#Total wire length on LAYER M8 = 34 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 12735
#Up-Via Summary (total 12735):
#           
#-----------------------
# M1               5630
# M2               3534
# M3               2620
# M4                545
# M5                319
# M6                 53
# M7                 34
#-----------------------
#                 12735 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1923.84 (MB), peak = 2057.32 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:15
#Elapsed time = 00:00:15
#Increased memory = 132.82 (MB)
#Total memory = 1923.85 (MB)
#Peak memory = 2057.32 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 13.2% of the total area was rechecked for DRC, and 49.0% required routing.
#   number of violations = 5
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            5        5
#	Totals        5        5
#cpu time = 00:00:50, elapsed time = 00:00:50, memory = 2007.54 (MB), peak = 2057.32 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2006.83 (MB), peak = 2057.32 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 236
#Total wire length = 47365 um.
#Total half perimeter of net bounding box = 30938 um.
#Total wire length on LAYER M1 = 2 um.
#Total wire length on LAYER M2 = 809 um.
#Total wire length on LAYER M3 = 12794 um.
#Total wire length on LAYER M4 = 16897 um.
#Total wire length on LAYER M5 = 6447 um.
#Total wire length on LAYER M6 = 9878 um.
#Total wire length on LAYER M7 = 497 um.
#Total wire length on LAYER M8 = 40 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 16883
#Up-Via Summary (total 16883):
#           
#-----------------------
# M1               5638
# M2               5429
# M3               4720
# M4                633
# M5                369
# M6                 60
# M7                 34
#-----------------------
#                 16883 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:52
#Elapsed time = 00:00:51
#Increased memory = -11.92 (MB)
#Total memory = 1911.94 (MB)
#Peak memory = 2057.32 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:52
#Elapsed time = 00:00:51
#Increased memory = -11.92 (MB)
#Total memory = 1911.94 (MB)
#Peak memory = 2057.32 (MB)
#Skip updating routing design signature in db-snapshot flow
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
#
#globalDetailRoute statistics:
#Cpu time = 00:01:09
#Elapsed time = 00:01:09
#Increased memory = 114.73 (MB)
#Total memory = 1872.41 (MB)
#Peak memory = 2057.32 (MB)
#Number of warnings = 2
#Total number of warnings = 6
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu May  4 15:29:28 2023
#
% End globalDetailRoute (date=05/04 15:29:28, total cpu=0:01:09, real=0:01:10, peak res=2029.9M, current mem=1872.5M)
        NanoRoute done. (took cpu=0:01:09 real=0:01:09)
      Clock detailed routing done.
Checking guided vs. routed lengths for 236 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000     100.000          121
       100.000     200.000           87
       200.000     300.000           11
       300.000     400.000            4
       400.000     500.000            7
       500.000     600.000            3
       600.000     700.000            1
       700.000     800.000            2
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      --------------------------------------
      From (%)    To (%)     Number of paths
      --------------------------------------
      below         0.000           95
        0.000      10.000          117
       10.000      20.000           16
       20.000      30.000            2
       30.000      40.000            2
       40.000      50.000            2
       50.000      60.000            1
       60.000      70.000            0
       70.000      80.000            0
       80.000      90.000            0
       90.000     100.000            1
      --------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net I_SDRAM_TOP/I_SDRAM_IF/CTS_34 (33 terminals)
    Guided length:  max path =    46.968um, total =   129.200um
    Routed length:  max path =    53.352um, total =   155.916um
    Deviation:      max path =    13.592%,  total =    20.678%

    Net CTS_2 (45 terminals)
    Guided length:  max path =   537.347um, total =  1624.898um
    Routed length:  max path =   645.392um, total =  1704.549um
    Deviation:      max path =    20.107%,  total =     4.902%

    Net I_SDRAM_TOP/I_SDRAM_IF/CTS_5 (100 terminals)
    Guided length:  max path =    84.666um, total =   398.236um
    Routed length:  max path =    99.560um, total =   443.620um
    Deviation:      max path =    17.591%,  total =    11.396%

    Net I_BLENDER_0/CTS_4 (100 terminals)
    Guided length:  max path =    78.736um, total =   334.549um
    Routed length:  max path =    80.970um, total =   390.612um
    Deviation:      max path =     2.837%,  total =    16.758%

    Net sd_DQ_out[15] (2 terminals)
    Guided length:  max path =   145.616um, total =   145.616um
    Routed length:  max path =   167.361um, total =   167.879um
    Deviation:      max path =    14.933%,  total =    15.289%

    Net I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_net23121 (10 terminals)
    Guided length:  max path =    32.376um, total =    48.032um
    Routed length:  max path =    37.088um, total =    49.907um
    Deviation:      max path =    14.554%,  total =     3.904%

    Net I_BLENDER_1/CTS_10 (94 terminals)
    Guided length:  max path =   117.344um, total =   340.480um
    Routed length:  max path =   112.747um, total =   389.333um
    Deviation:      max path =    -3.918%,  total =    14.348%

    Net sd_DQ_out[19] (2 terminals)
    Guided length:  max path =    73.568um, total =    73.568um
    Routed length:  max path =    83.153um, total =    83.671um
    Deviation:      max path =    13.029%,  total =    13.733%

    Net I_SDRAM_TOP/I_SDRAM_IF/CTS_17 (92 terminals)
    Guided length:  max path =    95.002um, total =   367.684um
    Routed length:  max path =    96.824um, total =   417.967um
    Deviation:      max path =     1.918%,  total =    13.676%

    Net I_SDRAM_TOP/I_SDRAM_IF/CTS_3 (98 terminals)
    Guided length:  max path =   135.886um, total =   407.510um
    Routed length:  max path =   138.131um, total =   459.629um
    Deviation:      max path =     1.652%,  total =    12.790%

Set FIXED routing status on 236 net(s)
Set FIXED placed status on 232 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2231.12 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2261.50 MB )
[NR-eGR] Read 96879 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2261.50 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 15484
[NR-eGR] #PG Blockages       : 96879
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 236  Num Prerouted Wires = 19771
[NR-eGR] Read numTotalNets=49951  numIgnoredNets=236
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: CTS_RULE  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] Rule id: 2  Nets: 49715 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 49715 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.66% H + 0.06% V. EstWL: 9.433608e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       200( 0.15%)        16( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.16%) 
[NR-eGR]      M3  (3)      1467( 1.09%)       161( 0.12%)        40( 0.03%)         5( 0.00%)   ( 1.25%) 
[NR-eGR]      M4  (4)        33( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M5  (5)       488( 0.36%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.36%) 
[NR-eGR]      M6  (6)        54( 0.02%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M7  (7)       617( 0.30%)        10( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.31%) 
[NR-eGR]      M8  (8)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)       144( 0.10%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.10%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total             3004( 0.22%)       189( 0.01%)        40( 0.00%)         5( 0.00%)   ( 0.23%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.51% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.59% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 1.627000e+00um, number of vias: 181743
[NR-eGR]     M2  (2V) length: 2.780440e+05um, number of vias: 243654
[NR-eGR]     M3  (3H) length: 3.227971e+05um, number of vias: 80019
[NR-eGR]     M4  (4V) length: 1.753385e+05um, number of vias: 18582
[NR-eGR]     M5  (5H) length: 1.130357e+05um, number of vias: 5719
[NR-eGR]     M6  (6V) length: 8.555092e+04um, number of vias: 2442
[NR-eGR]     M7  (7H) length: 5.029527e+04um, number of vias: 419
[NR-eGR]     M8  (8V) length: 8.226890e+03um, number of vias: 172
[NR-eGR]     M9  (9H) length: 6.366500e+03um, number of vias: 2
[NR-eGR]   MRDL (10V) length: 6.300400e+02um, number of vias: 0
[NR-eGR] Total length: 1.040287e+06um, number of vias: 532752
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.76 sec, Real: 2.76 sec, Curr Mem: 2252.21 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:03.3 real=0:00:03.3)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:       236 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=236, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 52991 (unrouted=3276, trialRouted=49715, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3274, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:01:16 real=0:01:16)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
Extraction called for design 'ORCA_TOP' of instances=47368 and nets=53227 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 2241.215M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.0 real=0:00:01.0)
  Clock tree timing engine global stage delay update for worst_corner:setup.late...
  Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
  Clock DAG stats after routing clock trees:
    cell counts      : b=161, i=2, icg=31, nicg=0, l=37, total=231
    cell areas       : b=886.708um^2, i=13.215um^2, icg=201.028um^2, nicg=0.000um^2, l=100.641um^2, total=1201.593um^2
    cell capacitance : b=272.778fF, i=1.537fF, icg=21.876fF, nicg=0.000fF, l=32.878fF, total=329.068fF
    sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
    wire capacitance : top=0.000fF, trunk=1307.599fF, leaf=3307.162fF, total=4614.761fF
    wire lengths     : top=0.000um, trunk=12849.193um, leaf=34515.936um, total=47365.129um
    hp wire lengths  : top=0.000um, trunk=11858.584um, leaf=18564.166um, total=30422.750um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
    Capacitance          : {count=1, worst=[2.364fF]} avg=2.364fF sd=0.000fF sum=2.364fF
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.077ns count=1 avg=0.033ns sd=0.000ns min=0.033ns max=0.033ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
    Trunk : target=0.137ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
    Trunk : target=0.145ns count=1 avg=0.067ns sd=0.000ns min=0.067ns max=0.067ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
    Trunk : target=0.171ns count=1 avg=0.027ns sd=0.000ns min=0.027ns max=0.027ns {1 <= 0.102ns, 0 <= 0.136ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
    Trunk : target=0.177ns count=3 avg=0.079ns sd=0.018ns min=0.068ns max=0.099ns {3 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
    Trunk : target=0.180ns count=4 avg=0.074ns sd=0.004ns min=0.070ns max=0.079ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
    Trunk : target=0.184ns count=6 avg=0.142ns sd=0.022ns min=0.113ns max=0.168ns {0 <= 0.111ns, 4 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
    Trunk : target=0.209ns count=2 avg=0.079ns sd=0.022ns min=0.063ns max=0.094ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
    Trunk : target=0.224ns count=49 avg=0.093ns sd=0.030ns min=0.038ns max=0.136ns {47 <= 0.134ns, 2 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
    Trunk : target=0.235ns count=2 avg=0.132ns sd=0.013ns min=0.123ns max=0.141ns {1 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
    Trunk : target=0.235ns count=5 avg=0.093ns sd=0.019ns min=0.068ns max=0.112ns {5 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
    Trunk : target=0.244ns count=5 avg=0.085ns sd=0.012ns min=0.075ns max=0.105ns {5 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
    Trunk : target=0.251ns count=1 avg=0.118ns sd=0.000ns min=0.118ns max=0.118ns {1 <= 0.150ns, 0 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}
    Trunk : target=0.260ns count=3 avg=0.130ns sd=0.038ns min=0.105ns max=0.174ns {2 <= 0.156ns, 1 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}
    Trunk : target=0.300ns count=37 avg=0.205ns sd=0.061ns min=0.000ns max=0.263ns {5 <= 0.180ns, 28 <= 0.240ns, 4 <= 0.270ns, 0 <= 0.285ns, 0 <= 0.300ns}
    Leaf  : target=0.078ns count=12 avg=0.056ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
    Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
    Leaf  : target=0.145ns count=1 avg=0.047ns sd=0.000ns min=0.047ns max=0.047ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
    Leaf  : target=0.180ns count=2 avg=0.107ns sd=0.006ns min=0.103ns max=0.112ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
    Leaf  : target=0.184ns count=1 avg=0.060ns sd=0.000ns min=0.060ns max=0.060ns {1 <= 0.110ns, 0 <= 0.147ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
    Leaf  : target=0.224ns count=5 avg=0.087ns sd=0.038ns min=0.039ns max=0.134ns {5 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
    Leaf  : target=0.244ns count=49 avg=0.092ns sd=0.004ns min=0.084ns max=0.101ns {49 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
    Leaf  : target=0.251ns count=1 avg=0.125ns sd=0.000ns min=0.125ns max=0.125ns {1 <= 0.150ns, 0 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}
    Leaf  : target=0.260ns count=36 avg=0.151ns sd=0.020ns min=0.056ns max=0.178ns {19 <= 0.156ns, 17 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}
    Leaf  : target=0.300ns count=5 avg=0.254ns sd=0.032ns min=0.229ns max=0.301ns {0 <= 0.180ns, 3 <= 0.240ns, 0 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns} {1 <= 0.315ns, 0 <= 0.330ns, 0 <= 0.360ns, 0 <= 0.450ns, 0 > 0.450ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: NBUFFX32_LVT: 59 NBUFFX16_LVT: 6 NBUFFX8_LVT: 3 NBUFFX4_LVT: 39 NBUFFX2_LVT: 54 
     Invs: IBUFFX16_LVT: 2 
     ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 3 
   Logics: LSUPX4_LVT: 1 AO21X2_LVT: 2 AO21X1_LVT: 2 AO22X1_HVT: 32 
  Primary reporting skew groups after routing clock trees:
    skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.292, max=1.450, avg=1.420, sd=0.035], skew [0.158 vs 0.176], 100% {1.292, 1.450} (wid=0.126 ws=0.119) (gid=1.407 gs=0.139)
  Skew group summary after routing clock trees:
    skew_group PCI_CLK/func_best_mode: insertion delay [min=0.722, max=0.893, avg=0.863, sd=0.025], skew [0.171 vs 0.176], 100% {0.722, 0.893} (wid=0.050 ws=0.048) (gid=0.856 gs=0.144)
    skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.921, max=1.082, avg=1.058, sd=0.019], skew [0.161 vs 0.176], 100% {0.921, 1.082} (wid=0.082 ws=0.078) (gid=1.054 gs=0.139)
    skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.292, max=1.450, avg=1.420, sd=0.035], skew [0.158 vs 0.176], 100% {1.292, 1.450} (wid=0.126 ws=0.119) (gid=1.407 gs=0.139)
    skew_group ate_clk/test_best_mode: insertion delay [min=0.987, max=1.157, avg=1.127, sd=0.024], skew [0.170 vs 0.176], 100% {0.987, 1.157} (wid=0.127 ws=0.125) (gid=1.141 gs=0.205)
  CCOpt::Phase::Routing done. (took cpu=0:01:18 real=0:01:17)
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.

  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 236, tested: 236, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    -------------------------------------------------------------------------------------------------------------------
    top                0                    0           0            0                    0                  0
    trunk              0                    0           0            0                    0                  0
    leaf               1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=161, i=2, icg=31, nicg=0, l=37, total=231
      cell areas       : b=886.708um^2, i=13.215um^2, icg=201.028um^2, nicg=0.000um^2, l=100.641um^2, total=1201.593um^2
      cell capacitance : b=272.778fF, i=1.537fF, icg=21.876fF, nicg=0.000fF, l=32.878fF, total=329.068fF
      sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=1307.599fF, leaf=3307.162fF, total=4614.761fF
      wire lengths     : top=0.000um, trunk=12849.193um, leaf=34515.936um, total=47365.129um
      hp wire lengths  : top=0.000um, trunk=11858.584um, leaf=18564.166um, total=30422.750um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs:
      Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
      Capacitance          : {count=1, worst=[2.364fF]} avg=2.364fF sd=0.000fF sum=2.364fF
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Trunk : target=0.077ns count=1 avg=0.033ns sd=0.000ns min=0.033ns max=0.033ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
      Trunk : target=0.137ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
      Trunk : target=0.145ns count=1 avg=0.067ns sd=0.000ns min=0.067ns max=0.067ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Trunk : target=0.171ns count=1 avg=0.027ns sd=0.000ns min=0.027ns max=0.027ns {1 <= 0.102ns, 0 <= 0.136ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
      Trunk : target=0.177ns count=3 avg=0.079ns sd=0.018ns min=0.068ns max=0.099ns {3 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=4 avg=0.074ns sd=0.004ns min=0.070ns max=0.079ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=6 avg=0.142ns sd=0.022ns min=0.113ns max=0.168ns {0 <= 0.111ns, 4 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=2 avg=0.079ns sd=0.022ns min=0.063ns max=0.094ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.224ns count=49 avg=0.093ns sd=0.030ns min=0.038ns max=0.136ns {47 <= 0.134ns, 2 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
      Trunk : target=0.235ns count=2 avg=0.132ns sd=0.013ns min=0.123ns max=0.141ns {1 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.235ns count=5 avg=0.093ns sd=0.019ns min=0.068ns max=0.112ns {5 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.244ns count=5 avg=0.085ns sd=0.012ns min=0.075ns max=0.105ns {5 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
      Trunk : target=0.251ns count=1 avg=0.118ns sd=0.000ns min=0.118ns max=0.118ns {1 <= 0.150ns, 0 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}
      Trunk : target=0.260ns count=3 avg=0.130ns sd=0.038ns min=0.105ns max=0.174ns {2 <= 0.156ns, 1 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}
      Trunk : target=0.300ns count=37 avg=0.205ns sd=0.061ns min=0.000ns max=0.263ns {5 <= 0.180ns, 28 <= 0.240ns, 4 <= 0.270ns, 0 <= 0.285ns, 0 <= 0.300ns}
      Leaf  : target=0.078ns count=12 avg=0.056ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.145ns count=1 avg=0.047ns sd=0.000ns min=0.047ns max=0.047ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Leaf  : target=0.180ns count=2 avg=0.107ns sd=0.006ns min=0.103ns max=0.112ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Leaf  : target=0.184ns count=1 avg=0.060ns sd=0.000ns min=0.060ns max=0.060ns {1 <= 0.110ns, 0 <= 0.147ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Leaf  : target=0.224ns count=5 avg=0.087ns sd=0.038ns min=0.039ns max=0.134ns {5 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
      Leaf  : target=0.244ns count=49 avg=0.092ns sd=0.004ns min=0.084ns max=0.101ns {49 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
      Leaf  : target=0.251ns count=1 avg=0.125ns sd=0.000ns min=0.125ns max=0.125ns {1 <= 0.150ns, 0 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}
      Leaf  : target=0.260ns count=36 avg=0.151ns sd=0.020ns min=0.056ns max=0.178ns {19 <= 0.156ns, 17 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}
      Leaf  : target=0.300ns count=5 avg=0.254ns sd=0.032ns min=0.229ns max=0.301ns {0 <= 0.180ns, 3 <= 0.240ns, 0 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns} {1 <= 0.315ns, 0 <= 0.330ns, 0 <= 0.360ns, 0 <= 0.450ns, 0 > 0.450ns}
    Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
       Bufs: NBUFFX32_LVT: 59 NBUFFX16_LVT: 6 NBUFFX8_LVT: 3 NBUFFX4_LVT: 39 NBUFFX2_LVT: 54 
       Invs: IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 3 
     Logics: LSUPX4_LVT: 1 AO21X2_LVT: 2 AO21X1_LVT: 2 AO22X1_HVT: 32 
    Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.292, max=1.450, avg=1.420, sd=0.035], skew [0.158 vs 0.176], 100% {1.292, 1.450} (wid=0.126 ws=0.119) (gid=1.407 gs=0.139)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.722, max=0.893, avg=0.863, sd=0.025], skew [0.171 vs 0.176], 100% {0.722, 0.893} (wid=0.050 ws=0.048) (gid=0.856 gs=0.144)
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.921, max=1.082, avg=1.058, sd=0.019], skew [0.161 vs 0.176], 100% {0.921, 1.082} (wid=0.082 ws=0.078) (gid=1.054 gs=0.139)
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.292, max=1.450, avg=1.420, sd=0.035], skew [0.158 vs 0.176], 100% {1.292, 1.450} (wid=0.126 ws=0.119) (gid=1.407 gs=0.139)
      skew_group ate_clk/test_best_mode: insertion delay [min=0.987, max=1.157, avg=1.127, sd=0.024], skew [0.170 vs 0.176], 100% {0.987, 1.157} (wid=0.127 ws=0.125) (gid=1.141 gs=0.205)
    Upsizing to fix DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 4 skew groups; 120 fragments, 132 fraglets and 99 vertices; 271 variables and 804 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.5 real=0:00:00.5)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 236, tested: 236, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    -------------------------------------------------------------------------------------------------------------------
    top                0                    0           0            0                    0                  0
    trunk              0                    0           0            0                    0                  0
    leaf               1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=161, i=2, icg=31, nicg=0, l=37, total=231
      cell areas       : b=886.708um^2, i=13.215um^2, icg=201.028um^2, nicg=0.000um^2, l=100.641um^2, total=1201.593um^2
      cell capacitance : b=272.778fF, i=1.537fF, icg=21.876fF, nicg=0.000fF, l=32.878fF, total=329.068fF
      sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=1307.599fF, leaf=3307.162fF, total=4614.761fF
      wire lengths     : top=0.000um, trunk=12849.193um, leaf=34515.936um, total=47365.129um
      hp wire lengths  : top=0.000um, trunk=11858.584um, leaf=18564.166um, total=30422.750um
    Clock DAG net violations PostConditioning after DRV fixing:
      Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
      Capacitance          : {count=1, worst=[2.364fF]} avg=2.364fF sd=0.000fF sum=2.364fF
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Trunk : target=0.077ns count=1 avg=0.033ns sd=0.000ns min=0.033ns max=0.033ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
      Trunk : target=0.137ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
      Trunk : target=0.145ns count=1 avg=0.067ns sd=0.000ns min=0.067ns max=0.067ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Trunk : target=0.171ns count=1 avg=0.027ns sd=0.000ns min=0.027ns max=0.027ns {1 <= 0.102ns, 0 <= 0.136ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
      Trunk : target=0.177ns count=3 avg=0.079ns sd=0.018ns min=0.068ns max=0.099ns {3 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=4 avg=0.074ns sd=0.004ns min=0.070ns max=0.079ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=6 avg=0.142ns sd=0.022ns min=0.113ns max=0.168ns {0 <= 0.111ns, 4 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=2 avg=0.079ns sd=0.022ns min=0.063ns max=0.094ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.224ns count=49 avg=0.093ns sd=0.030ns min=0.038ns max=0.136ns {47 <= 0.134ns, 2 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
      Trunk : target=0.235ns count=2 avg=0.132ns sd=0.013ns min=0.123ns max=0.141ns {1 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.235ns count=5 avg=0.093ns sd=0.019ns min=0.068ns max=0.112ns {5 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.244ns count=5 avg=0.085ns sd=0.012ns min=0.075ns max=0.105ns {5 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
      Trunk : target=0.251ns count=1 avg=0.118ns sd=0.000ns min=0.118ns max=0.118ns {1 <= 0.150ns, 0 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}
      Trunk : target=0.260ns count=3 avg=0.130ns sd=0.038ns min=0.105ns max=0.174ns {2 <= 0.156ns, 1 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}
      Trunk : target=0.300ns count=37 avg=0.205ns sd=0.061ns min=0.000ns max=0.263ns {5 <= 0.180ns, 28 <= 0.240ns, 4 <= 0.270ns, 0 <= 0.285ns, 0 <= 0.300ns}
      Leaf  : target=0.078ns count=12 avg=0.056ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.145ns count=1 avg=0.047ns sd=0.000ns min=0.047ns max=0.047ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Leaf  : target=0.180ns count=2 avg=0.107ns sd=0.006ns min=0.103ns max=0.112ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Leaf  : target=0.184ns count=1 avg=0.060ns sd=0.000ns min=0.060ns max=0.060ns {1 <= 0.110ns, 0 <= 0.147ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Leaf  : target=0.224ns count=5 avg=0.087ns sd=0.038ns min=0.039ns max=0.134ns {5 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
      Leaf  : target=0.244ns count=49 avg=0.092ns sd=0.004ns min=0.084ns max=0.101ns {49 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
      Leaf  : target=0.251ns count=1 avg=0.125ns sd=0.000ns min=0.125ns max=0.125ns {1 <= 0.150ns, 0 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}
      Leaf  : target=0.260ns count=36 avg=0.151ns sd=0.020ns min=0.056ns max=0.178ns {19 <= 0.156ns, 17 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}
      Leaf  : target=0.300ns count=5 avg=0.254ns sd=0.032ns min=0.229ns max=0.301ns {0 <= 0.180ns, 3 <= 0.240ns, 0 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns} {1 <= 0.315ns, 0 <= 0.330ns, 0 <= 0.360ns, 0 <= 0.450ns, 0 > 0.450ns}
    Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
       Bufs: NBUFFX32_LVT: 59 NBUFFX16_LVT: 6 NBUFFX8_LVT: 3 NBUFFX4_LVT: 39 NBUFFX2_LVT: 54 
       Invs: IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 3 
     Logics: LSUPX4_LVT: 1 AO21X2_LVT: 2 AO21X1_LVT: 2 AO22X1_HVT: 32 
    Primary reporting skew groups PostConditioning after DRV fixing:
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.292, max=1.450, avg=1.420, sd=0.035], skew [0.158 vs 0.176], 100% {1.292, 1.450} (wid=0.126 ws=0.119) (gid=1.407 gs=0.139)
    Skew group summary PostConditioning after DRV fixing:
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.722, max=0.893, avg=0.863, sd=0.025], skew [0.171 vs 0.176], 100% {0.722, 0.893} (wid=0.050 ws=0.048) (gid=0.856 gs=0.144)
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.921, max=1.082, avg=1.058, sd=0.019], skew [0.161 vs 0.176], 100% {0.921, 1.082} (wid=0.082 ws=0.078) (gid=1.054 gs=0.139)
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.292, max=1.450, avg=1.420, sd=0.035], skew [0.158 vs 0.176], 100% {1.292, 1.450} (wid=0.126 ws=0.119) (gid=1.407 gs=0.139)
      skew_group ate_clk/test_best_mode: insertion delay [min=0.987, max=1.157, avg=1.127, sd=0.024], skew [0.170 vs 0.176], 100% {0.987, 1.157} (wid=0.127 ws=0.125) (gid=1.141 gs=0.205)
    Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...    100% 
    Inserted 2 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 1, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 236, nets tested: 236, nets violation detected: 1, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 1, nets unsuccessful: 0, buffered: 1
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=163, i=2, icg=31, nicg=0, l=37, total=233
      cell areas       : b=894.333um^2, i=13.215um^2, icg=201.028um^2, nicg=0.000um^2, l=100.641um^2, total=1209.217um^2
      cell capacitance : b=275.612fF, i=1.537fF, icg=21.876fF, nicg=0.000fF, l=32.878fF, total=331.902fF
      sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=1309.331fF, leaf=3307.220fF, total=4616.551fF
      wire lengths     : top=0.000um, trunk=12854.817um, leaf=34510.312um, total=47365.129um
      hp wire lengths  : top=0.000um, trunk=11872.264um, leaf=18558.362um, total=30430.626um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.077ns count=1 avg=0.033ns sd=0.000ns min=0.033ns max=0.033ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
      Trunk : target=0.137ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
      Trunk : target=0.145ns count=1 avg=0.067ns sd=0.000ns min=0.067ns max=0.067ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Trunk : target=0.171ns count=1 avg=0.027ns sd=0.000ns min=0.027ns max=0.027ns {1 <= 0.102ns, 0 <= 0.136ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
      Trunk : target=0.177ns count=3 avg=0.079ns sd=0.018ns min=0.068ns max=0.099ns {3 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=4 avg=0.074ns sd=0.004ns min=0.070ns max=0.079ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=6 avg=0.142ns sd=0.022ns min=0.113ns max=0.168ns {0 <= 0.111ns, 4 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=2 avg=0.079ns sd=0.022ns min=0.063ns max=0.094ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.224ns count=49 avg=0.093ns sd=0.030ns min=0.038ns max=0.136ns {47 <= 0.134ns, 2 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
      Trunk : target=0.235ns count=2 avg=0.132ns sd=0.013ns min=0.123ns max=0.141ns {1 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.235ns count=5 avg=0.093ns sd=0.019ns min=0.068ns max=0.112ns {5 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.244ns count=5 avg=0.085ns sd=0.012ns min=0.075ns max=0.105ns {5 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
      Trunk : target=0.251ns count=2 avg=0.082ns sd=0.051ns min=0.046ns max=0.118ns {2 <= 0.150ns, 0 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}
      Trunk : target=0.260ns count=3 avg=0.130ns sd=0.038ns min=0.105ns max=0.174ns {2 <= 0.156ns, 1 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}
      Trunk : target=0.300ns count=37 avg=0.205ns sd=0.061ns min=0.000ns max=0.263ns {5 <= 0.180ns, 28 <= 0.240ns, 4 <= 0.270ns, 0 <= 0.285ns, 0 <= 0.300ns}
      Leaf  : target=0.078ns count=12 avg=0.056ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.145ns count=1 avg=0.047ns sd=0.000ns min=0.047ns max=0.047ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Leaf  : target=0.180ns count=2 avg=0.107ns sd=0.006ns min=0.103ns max=0.112ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Leaf  : target=0.184ns count=1 avg=0.060ns sd=0.000ns min=0.060ns max=0.060ns {1 <= 0.110ns, 0 <= 0.147ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Leaf  : target=0.224ns count=5 avg=0.087ns sd=0.038ns min=0.039ns max=0.134ns {5 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
      Leaf  : target=0.244ns count=49 avg=0.092ns sd=0.004ns min=0.084ns max=0.101ns {49 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
      Leaf  : target=0.251ns count=1 avg=0.125ns sd=0.000ns min=0.125ns max=0.125ns {1 <= 0.150ns, 0 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}
      Leaf  : target=0.260ns count=36 avg=0.151ns sd=0.020ns min=0.056ns max=0.178ns {19 <= 0.156ns, 17 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}
      Leaf  : target=0.300ns count=6 avg=0.232ns sd=0.055ns min=0.132ns max=0.287ns {1 <= 0.180ns, 3 <= 0.240ns, 0 <= 0.270ns, 1 <= 0.285ns, 1 <= 0.300ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: NBUFFX32_LVT: 59 NBUFFX16_LVT: 6 NBUFFX8_LVT: 5 NBUFFX4_LVT: 39 NBUFFX2_LVT: 54 
       Invs: IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 3 
     Logics: LSUPX4_LVT: 1 AO21X2_LVT: 2 AO21X1_LVT: 2 AO22X1_HVT: 32 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.292, max=1.462, avg=1.422, sd=0.034], skew [0.169 vs 0.176], 100% {1.292, 1.462} (wid=0.121 ws=0.114) (gid=1.407 gs=0.140)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.722, max=0.893, avg=0.863, sd=0.025], skew [0.171 vs 0.176], 100% {0.722, 0.893} (wid=0.050 ws=0.048) (gid=0.856 gs=0.144)
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.921, max=1.082, avg=1.058, sd=0.019], skew [0.161 vs 0.176], 100% {0.921, 1.082} (wid=0.082 ws=0.078) (gid=1.054 gs=0.139)
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.292, max=1.462, avg=1.422, sd=0.034], skew [0.169 vs 0.176], 100% {1.292, 1.462} (wid=0.121 ws=0.114) (gid=1.407 gs=0.140)
      skew_group ate_clk/test_best_mode: insertion delay [min=0.987, max=1.167, avg=1.127, sd=0.023], skew [0.181 vs 0.176*], 100% {0.993, 1.167} (wid=0.122 ws=0.120) (gid=1.141 gs=0.205)
    Buffering to fix DRVs done. (took cpu=0:00:00.6 real=0:00:00.6)
    Fixing Skew by cell sizing...
    Resized 4 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    ----------------------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized             Downsized          Swapped Same Size    Total Changed       Not Sized
    ----------------------------------------------------------------------------------------------------------------------------------
    top                0                    0                   0                  0                    0                   0
    trunk             20 [83.3%]            3 (15.0%)           1 (5.0%)           0                    4 (20.0%)          16 (80.0%)
    leaf               4 [16.7%]            0                   0                  0                    0 (0.0%)            4 (100.0%)
    ----------------------------------------------------------------------------------------------------------------------------------
    Total             24 [100.0%]           3 (12.5%)           1 (4.2%)           0                    4 (16.7%)          20 (83.3%)
    ----------------------------------------------------------------------------------------------------------------------------------
    
    Upsized: 3, Downsized: 1, Sized but same area: 0, Unchanged: 20, Area change: 5.845um^2 (0.483%)
    Max. move: 0.912um(I_CLOCKING/CTS_ccl_a_buf_00327 {Ccopt::ClockTree::ClockDriver at 0x7f452deb7e08, uid:A1e78b, a ccl_a NBUFFX16_LVT at (557.840,708.928) in powerdomain PD_ORCA_TOP in usermodule module I_CLOCKING in clock tree ate_clk} and 8 others), Min. move: 0.000um, Avg. move: 0.044um
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=163, i=2, icg=31, nicg=0, l=37, total=233
      cell areas       : b=901.703um^2, i=13.215um^2, icg=199.503um^2, nicg=0.000um^2, l=100.641um^2, total=1215.062um^2
      cell capacitance : b=277.707fF, i=1.537fF, icg=21.871fF, nicg=0.000fF, l=32.878fF, total=333.992fF
      sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=1309.331fF, leaf=3307.220fF, total=4616.551fF
      wire lengths     : top=0.000um, trunk=12854.817um, leaf=34510.312um, total=47365.129um
      hp wire lengths  : top=0.000um, trunk=11873.936um, leaf=18558.362um, total=30432.298um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing: none
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Trunk : target=0.077ns count=1 avg=0.033ns sd=0.000ns min=0.033ns max=0.033ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
      Trunk : target=0.137ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
      Trunk : target=0.145ns count=1 avg=0.067ns sd=0.000ns min=0.067ns max=0.067ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Trunk : target=0.171ns count=1 avg=0.027ns sd=0.000ns min=0.027ns max=0.027ns {1 <= 0.102ns, 0 <= 0.136ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
      Trunk : target=0.177ns count=4 avg=0.088ns sd=0.023ns min=0.068ns max=0.115ns {3 <= 0.106ns, 1 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=4 avg=0.074ns sd=0.004ns min=0.070ns max=0.079ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=5 avg=0.147ns sd=0.022ns min=0.116ns max=0.168ns {0 <= 0.111ns, 3 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=2 avg=0.079ns sd=0.022ns min=0.063ns max=0.094ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.224ns count=48 avg=0.093ns sd=0.030ns min=0.038ns max=0.136ns {46 <= 0.134ns, 2 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
      Trunk : target=0.235ns count=2 avg=0.132ns sd=0.013ns min=0.123ns max=0.141ns {1 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.235ns count=5 avg=0.079ns sd=0.025ns min=0.043ns max=0.110ns {5 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.244ns count=6 avg=0.084ns sd=0.011ns min=0.075ns max=0.105ns {6 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
      Trunk : target=0.251ns count=1 avg=0.118ns sd=0.000ns min=0.118ns max=0.118ns {1 <= 0.150ns, 0 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}
      Trunk : target=0.260ns count=4 avg=0.117ns sd=0.041ns min=0.076ns max=0.174ns {3 <= 0.156ns, 1 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}
      Trunk : target=0.300ns count=37 avg=0.205ns sd=0.061ns min=0.000ns max=0.263ns {5 <= 0.180ns, 28 <= 0.240ns, 4 <= 0.270ns, 0 <= 0.285ns, 0 <= 0.300ns}
      Leaf  : target=0.078ns count=12 avg=0.056ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.145ns count=1 avg=0.047ns sd=0.000ns min=0.047ns max=0.047ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Leaf  : target=0.180ns count=2 avg=0.107ns sd=0.006ns min=0.103ns max=0.112ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Leaf  : target=0.184ns count=1 avg=0.060ns sd=0.000ns min=0.060ns max=0.060ns {1 <= 0.110ns, 0 <= 0.147ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Leaf  : target=0.224ns count=5 avg=0.087ns sd=0.038ns min=0.039ns max=0.134ns {5 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
      Leaf  : target=0.244ns count=49 avg=0.092ns sd=0.004ns min=0.084ns max=0.101ns {49 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
      Leaf  : target=0.251ns count=1 avg=0.125ns sd=0.000ns min=0.125ns max=0.125ns {1 <= 0.150ns, 0 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}
      Leaf  : target=0.260ns count=36 avg=0.151ns sd=0.020ns min=0.056ns max=0.178ns {19 <= 0.156ns, 17 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}
      Leaf  : target=0.300ns count=6 avg=0.232ns sd=0.055ns min=0.132ns max=0.287ns {1 <= 0.180ns, 3 <= 0.240ns, 0 <= 0.270ns, 1 <= 0.285ns, 1 <= 0.300ns}
    Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
       Bufs: NBUFFX32_LVT: 60 NBUFFX16_LVT: 6 NBUFFX8_LVT: 4 NBUFFX4_LVT: 40 NBUFFX2_LVT: 53 
       Invs: IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 5 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 4 
     Logics: LSUPX4_LVT: 1 AO21X2_LVT: 2 AO21X1_LVT: 2 AO22X1_HVT: 32 
    Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.292, max=1.459, avg=1.422, sd=0.034], skew [0.167 vs 0.176], 100% {1.292, 1.459} (wid=0.121 ws=0.114) (gid=1.407 gs=0.140)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.722, max=0.893, avg=0.863, sd=0.025], skew [0.171 vs 0.176], 100% {0.722, 0.893} (wid=0.050 ws=0.048) (gid=0.856 gs=0.144)
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.921, max=1.082, avg=1.058, sd=0.019], skew [0.161 vs 0.176], 100% {0.921, 1.082} (wid=0.082 ws=0.078) (gid=1.054 gs=0.139)
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.292, max=1.459, avg=1.422, sd=0.034], skew [0.167 vs 0.176], 100% {1.292, 1.459} (wid=0.121 ws=0.114) (gid=1.407 gs=0.140)
      skew_group ate_clk/test_best_mode: insertion delay [min=0.959, max=1.150, avg=1.115, sd=0.023], skew [0.191 vs 0.176*], 99.9% {0.976, 1.150} (wid=0.122 ws=0.120) (gid=1.139 gs=0.230)
    Fixing Skew by cell sizing done. (took cpu=0:00:00.5 real=0:00:00.5)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - ClockRefiner...
    Performing Single Pass Refine Place.

*** Starting refinePlace (0:20:23 mem=2292.4M) ***
Total net bbox length = 8.891e+05 (4.310e+05 4.581e+05) (ext = 1.393e+04)
Move report: Detail placement moves 14 insts, mean move: 1.57 um, max move: 3.95 um
	Max move on inst (I_SDRAM_TOP/I_SDRAM_IF/U7589): (543.25, 366.17) --> (539.30, 366.17)
	Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 2292.4MB
Summary Report:
Instances move: 14 (out of 47329 movable)
Instances flipped: 0
Mean displacement: 1.57 um
Max displacement: 3.95 um (Instance: I_SDRAM_TOP/I_SDRAM_IF/U7589) (543.248, 366.168) -> (539.296, 366.168)
	Length: 8 sites, height: 1 rows, site name: unit, cell type: OR2X1_HVT
Total net bbox length = 8.891e+05 (4.310e+05 4.581e+05) (ext = 1.393e+04)
Runtime: CPU: 0:00:02.7 REAL: 0:00:02.0 MEM: 2292.4MB
*** Finished refinePlace (0:20:26 mem=2292.4M) ***
    Moved 0, flipped 0 and cell swapped 0 of 5427 clock instance(s) during refinement.
    The largest move was 0 microns for .
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:03.3 real=0:00:03.3)
    Set dirty flag on 43 insts, 61 nets
  PostConditioning done.
Net route status summary:
  Clock:       238 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=238, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 52991 (unrouted=3276, trialRouted=49715, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3274, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for worst_corner:setup.late...
  Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
  Clock DAG stats after post-conditioning:
    cell counts      : b=163, i=2, icg=31, nicg=0, l=37, total=233
    cell areas       : b=901.703um^2, i=13.215um^2, icg=199.503um^2, nicg=0.000um^2, l=100.641um^2, total=1215.062um^2
    cell capacitance : b=277.707fF, i=1.537fF, icg=21.871fF, nicg=0.000fF, l=32.878fF, total=333.992fF
    sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
    wire capacitance : top=0.000fF, trunk=1309.307fF, leaf=3307.197fF, total=4616.504fF
    wire lengths     : top=0.000um, trunk=12866.597um, leaf=34515.678um, total=47382.275um
    hp wire lengths  : top=0.000um, trunk=11873.936um, leaf=18558.362um, total=30432.298um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.077ns count=1 avg=0.033ns sd=0.000ns min=0.033ns max=0.033ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
    Trunk : target=0.137ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
    Trunk : target=0.145ns count=1 avg=0.067ns sd=0.000ns min=0.067ns max=0.067ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
    Trunk : target=0.171ns count=1 avg=0.027ns sd=0.000ns min=0.027ns max=0.027ns {1 <= 0.102ns, 0 <= 0.136ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
    Trunk : target=0.177ns count=4 avg=0.088ns sd=0.023ns min=0.068ns max=0.115ns {3 <= 0.106ns, 1 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
    Trunk : target=0.180ns count=4 avg=0.074ns sd=0.004ns min=0.070ns max=0.079ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
    Trunk : target=0.184ns count=5 avg=0.147ns sd=0.022ns min=0.116ns max=0.168ns {0 <= 0.111ns, 3 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
    Trunk : target=0.209ns count=2 avg=0.079ns sd=0.022ns min=0.063ns max=0.094ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
    Trunk : target=0.224ns count=48 avg=0.093ns sd=0.030ns min=0.038ns max=0.136ns {46 <= 0.134ns, 2 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
    Trunk : target=0.235ns count=2 avg=0.132ns sd=0.013ns min=0.123ns max=0.141ns {1 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
    Trunk : target=0.235ns count=5 avg=0.079ns sd=0.025ns min=0.043ns max=0.110ns {5 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
    Trunk : target=0.244ns count=6 avg=0.084ns sd=0.011ns min=0.075ns max=0.105ns {6 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
    Trunk : target=0.251ns count=1 avg=0.118ns sd=0.000ns min=0.118ns max=0.118ns {1 <= 0.150ns, 0 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}
    Trunk : target=0.260ns count=4 avg=0.117ns sd=0.041ns min=0.076ns max=0.174ns {3 <= 0.156ns, 1 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}
    Trunk : target=0.300ns count=37 avg=0.205ns sd=0.061ns min=0.000ns max=0.263ns {5 <= 0.180ns, 28 <= 0.240ns, 4 <= 0.270ns, 0 <= 0.285ns, 0 <= 0.300ns}
    Leaf  : target=0.078ns count=12 avg=0.056ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
    Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
    Leaf  : target=0.145ns count=1 avg=0.047ns sd=0.000ns min=0.047ns max=0.047ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
    Leaf  : target=0.180ns count=2 avg=0.107ns sd=0.006ns min=0.103ns max=0.112ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
    Leaf  : target=0.184ns count=1 avg=0.060ns sd=0.000ns min=0.060ns max=0.060ns {1 <= 0.110ns, 0 <= 0.147ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
    Leaf  : target=0.224ns count=5 avg=0.087ns sd=0.038ns min=0.039ns max=0.134ns {5 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
    Leaf  : target=0.244ns count=49 avg=0.092ns sd=0.004ns min=0.084ns max=0.101ns {49 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
    Leaf  : target=0.251ns count=2 avg=0.127ns sd=0.003ns min=0.125ns max=0.130ns {2 <= 0.150ns, 0 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}
    Leaf  : target=0.260ns count=36 avg=0.151ns sd=0.020ns min=0.056ns max=0.178ns {19 <= 0.156ns, 17 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}
    Leaf  : target=0.300ns count=5 avg=0.252ns sd=0.027ns min=0.229ns max=0.287ns {0 <= 0.180ns, 3 <= 0.240ns, 0 <= 0.270ns, 1 <= 0.285ns, 1 <= 0.300ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: NBUFFX32_LVT: 60 NBUFFX16_LVT: 6 NBUFFX8_LVT: 4 NBUFFX4_LVT: 40 NBUFFX2_LVT: 53 
     Invs: IBUFFX16_LVT: 2 
     ICGs: CGLNPRX8_LVT: 5 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 4 
   Logics: LSUPX4_LVT: 1 AO21X2_LVT: 2 AO21X1_LVT: 2 AO22X1_HVT: 32 
  Primary reporting skew groups after post-conditioning:
    skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.292, max=1.459, avg=1.422, sd=0.034], skew [0.167 vs 0.176], 100% {1.292, 1.459} (wid=0.121 ws=0.114) (gid=1.407 gs=0.140)
  Skew group summary after post-conditioning:
    skew_group PCI_CLK/func_best_mode: insertion delay [min=0.722, max=0.893, avg=0.863, sd=0.025], skew [0.171 vs 0.176], 100% {0.722, 0.893} (wid=0.050 ws=0.048) (gid=0.856 gs=0.144)
    skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.921, max=1.082, avg=1.058, sd=0.019], skew [0.161 vs 0.176], 100% {0.921, 1.082} (wid=0.082 ws=0.078) (gid=1.054 gs=0.139)
    skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.292, max=1.459, avg=1.422, sd=0.034], skew [0.167 vs 0.176], 100% {1.292, 1.459} (wid=0.121 ws=0.114) (gid=1.407 gs=0.140)
    skew_group ate_clk/test_best_mode: insertion delay [min=0.959, max=1.150, avg=1.115, sd=0.023], skew [0.191 vs 0.176*], 99.9% {0.976, 1.150} (wid=0.122 ws=0.120) (gid=1.139 gs=0.230)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:06.7 real=0:00:06.7)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------------
  Cell type                     Count    Area        Capacitance
  --------------------------------------------------------------
  Buffers                        163      901.703      277.707
  Inverters                        2       13.215        1.537
  Integrated Clock Gates          31      199.503       21.871
  Non-Integrated Clock Gates       0        0.000        0.000
  Clock Logic                     37      100.641       32.878
  All                            233     1215.062      333.992
  --------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk     12866.597
  Leaf      34515.678
  Total     47382.275
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk      11873.936
  Leaf       18558.362
  Total      30432.298
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  -----------------------------------------
  Type     Gate        Wire        Total
  -----------------------------------------
  Top         0.000       0.000       0.000
  Trunk     320.324    1309.307    1629.631
  Leaf     3795.928    3307.197    7103.125
  Total    4116.252    4616.504    8732.756
  -----------------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  ------------------------------------------------------------
  Count    Total       Average    Std. Dev.    Min      Max
  ------------------------------------------------------------
  5228     3781.575     0.723       0.734      0.000    10.000
  ------------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                Over Target
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.077       1       0.033       0.000      0.033    0.033    {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}           -
  Trunk       0.137       1       0.049       0.000      0.049    0.049    {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}           -
  Trunk       0.145       1       0.067       0.000      0.067    0.067    {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}           -
  Trunk       0.171       1       0.027       0.000      0.027    0.027    {1 <= 0.102ns, 0 <= 0.136ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}           -
  Trunk       0.177       4       0.088       0.023      0.068    0.115    {3 <= 0.106ns, 1 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}           -
  Trunk       0.180       4       0.074       0.004      0.070    0.079    {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}           -
  Trunk       0.184       5       0.147       0.022      0.116    0.168    {0 <= 0.111ns, 3 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}           -
  Trunk       0.209       2       0.079       0.022      0.063    0.094    {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}           -
  Trunk       0.224      48       0.093       0.030      0.038    0.136    {46 <= 0.134ns, 2 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}          -
  Trunk       0.235       2       0.132       0.013      0.123    0.141    {1 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}           -
  Trunk       0.235       5       0.079       0.025      0.043    0.110    {5 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}           -
  Trunk       0.244       6       0.084       0.011      0.075    0.105    {6 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}           -
  Trunk       0.251       1       0.118       0.000      0.118    0.118    {1 <= 0.150ns, 0 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}           -
  Trunk       0.260       4       0.117       0.041      0.076    0.174    {3 <= 0.156ns, 1 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}           -
  Trunk       0.300      37       0.205       0.061      0.000    0.263    {5 <= 0.180ns, 28 <= 0.240ns, 4 <= 0.270ns, 0 <= 0.285ns, 0 <= 0.300ns}          -
  Leaf        0.078      12       0.056       0.008      0.037    0.063    {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}           -
  Leaf        0.110       4       0.076       0.010      0.070    0.091    {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}           -
  Leaf        0.145       1       0.047       0.000      0.047    0.047    {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}           -
  Leaf        0.180       2       0.107       0.006      0.103    0.112    {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}           -
  Leaf        0.184       1       0.060       0.000      0.060    0.060    {1 <= 0.110ns, 0 <= 0.147ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}           -
  Leaf        0.224       5       0.087       0.038      0.039    0.134    {5 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}           -
  Leaf        0.244      49       0.092       0.004      0.084    0.101    {49 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}          -
  Leaf        0.251       2       0.127       0.003      0.125    0.130    {2 <= 0.150ns, 0 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}           -
  Leaf        0.260      36       0.151       0.020      0.056    0.178    {19 <= 0.156ns, 17 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}         -
  Leaf        0.300       5       0.252       0.027      0.229    0.287    {0 <= 0.180ns, 3 <= 0.240ns, 0 <= 0.270ns, 1 <= 0.285ns, 1 <= 0.300ns}           -
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  -----------------------------------------------
  Name            Type        Inst     Inst Area 
                              Count    (um^2)
  -----------------------------------------------
  NBUFFX32_LVT    buffer       60       640.443
  NBUFFX16_LVT    buffer        6        36.597
  NBUFFX8_LVT     buffer        4        15.249
  NBUFFX4_LVT     buffer       40       101.658
  NBUFFX2_LVT     buffer       53       107.757
  IBUFFX16_LVT    inverter      2        13.215
  CGLNPRX8_LVT    icg           5        39.392
  CGLPPRX8_LVT    icg           4        29.481
  CGLPPRX2_LVT    icg          18       105.216
  CGLNPRX2_LVT    icg           4        25.414
  LSUPX4_LVT      logic         1         8.641
  AO21X2_LVT      logic         2         5.591
  AO21X1_LVT      logic         2         5.083
  AO22X1_HVT      logic        32        81.326
  -----------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                Skew Group                   Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  worst_corner:setup.late    SYS_2x_CLK/func_best_mode    1.292     1.459     0.167       0.176         0.114           0.060           1.422        0.034     100% {1.292, 1.459}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                Skew Group                   Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  worst_corner:setup.late    PCI_CLK/func_best_mode       0.722     0.893     0.171       0.176         0.048           0.048           0.863        0.025     100% {0.722, 0.893}
  worst_corner:setup.late    SDRAM_CLK/func_best_mode     0.921     1.082     0.161       0.176         0.078           0.066           1.058        0.019     100% {0.921, 1.082}
  worst_corner:setup.late    SYS_2x_CLK/func_best_mode    1.292     1.459     0.167       0.176         0.114           0.060           1.422        0.034     100% {1.292, 1.459}
  worst_corner:setup.late    ate_clk/test_best_mode       0.959     1.150     0.191    0.176*           0.120           0.066           1.115        0.023     99.9% {0.976, 1.150}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Min/max skew group path pins for unmet skew targets:
  ====================================================
  
  -------------------------------------------------------------------------------------------------------------------------------
  Half-corner                Skew Group                Min/Max    Delay    Pin
  -------------------------------------------------------------------------------------------------------------------------------
  worst_corner:setup.late    ate_clk/test_best_mode    Min        0.959    I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
  worst_corner:setup.late    ate_clk/test_best_mode    Max        1.150    I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_14_/CLK
  -------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.2 real=0:00:00.2)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
func_best_mode test_best_mode func_worst_mode test_worst_mode
External - Set all clocks to propagated mode done. (took cpu=0:00:02.4 real=0:00:02.4)
Clock DAG stats after update timingGraph:
  cell counts      : b=163, i=2, icg=31, nicg=0, l=37, total=233
  cell areas       : b=901.703um^2, i=13.215um^2, icg=199.503um^2, nicg=0.000um^2, l=100.641um^2, total=1215.062um^2
  cell capacitance : b=277.707fF, i=1.537fF, icg=21.871fF, nicg=0.000fF, l=32.878fF, total=333.992fF
  sink capacitance : count=5228, total=3781.575fF, avg=0.723fF, sd=0.734fF, min=0.000fF, max=10.000fF
  wire capacitance : top=0.000fF, trunk=1309.307fF, leaf=3307.197fF, total=4616.504fF
  wire lengths     : top=0.000um, trunk=12866.597um, leaf=34515.678um, total=47382.275um
  hp wire lengths  : top=0.000um, trunk=11873.936um, leaf=18558.362um, total=30432.298um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.077ns count=1 avg=0.033ns sd=0.000ns min=0.033ns max=0.033ns {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}
  Trunk : target=0.137ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
  Trunk : target=0.145ns count=1 avg=0.067ns sd=0.000ns min=0.067ns max=0.067ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
  Trunk : target=0.171ns count=1 avg=0.027ns sd=0.000ns min=0.027ns max=0.027ns {1 <= 0.102ns, 0 <= 0.136ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
  Trunk : target=0.177ns count=4 avg=0.088ns sd=0.023ns min=0.068ns max=0.115ns {3 <= 0.106ns, 1 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
  Trunk : target=0.180ns count=4 avg=0.074ns sd=0.004ns min=0.070ns max=0.079ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
  Trunk : target=0.184ns count=5 avg=0.147ns sd=0.022ns min=0.116ns max=0.168ns {0 <= 0.111ns, 3 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
  Trunk : target=0.209ns count=2 avg=0.079ns sd=0.022ns min=0.063ns max=0.094ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
  Trunk : target=0.224ns count=48 avg=0.093ns sd=0.030ns min=0.038ns max=0.136ns {46 <= 0.134ns, 2 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
  Trunk : target=0.235ns count=2 avg=0.132ns sd=0.013ns min=0.123ns max=0.141ns {1 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
  Trunk : target=0.235ns count=5 avg=0.079ns sd=0.025ns min=0.043ns max=0.110ns {5 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
  Trunk : target=0.244ns count=6 avg=0.084ns sd=0.011ns min=0.075ns max=0.105ns {6 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
  Trunk : target=0.251ns count=1 avg=0.118ns sd=0.000ns min=0.118ns max=0.118ns {1 <= 0.150ns, 0 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}
  Trunk : target=0.260ns count=4 avg=0.117ns sd=0.041ns min=0.076ns max=0.174ns {3 <= 0.156ns, 1 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}
  Trunk : target=0.300ns count=37 avg=0.205ns sd=0.061ns min=0.000ns max=0.263ns {5 <= 0.180ns, 28 <= 0.240ns, 4 <= 0.270ns, 0 <= 0.285ns, 0 <= 0.300ns}
  Leaf  : target=0.078ns count=12 avg=0.056ns sd=0.008ns min=0.037ns max=0.063ns {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
  Leaf  : target=0.110ns count=4 avg=0.076ns sd=0.010ns min=0.070ns max=0.091ns {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
  Leaf  : target=0.145ns count=1 avg=0.047ns sd=0.000ns min=0.047ns max=0.047ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
  Leaf  : target=0.180ns count=2 avg=0.107ns sd=0.006ns min=0.103ns max=0.112ns {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
  Leaf  : target=0.184ns count=1 avg=0.060ns sd=0.000ns min=0.060ns max=0.060ns {1 <= 0.110ns, 0 <= 0.147ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
  Leaf  : target=0.224ns count=5 avg=0.087ns sd=0.038ns min=0.039ns max=0.134ns {5 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
  Leaf  : target=0.244ns count=49 avg=0.092ns sd=0.004ns min=0.084ns max=0.101ns {49 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
  Leaf  : target=0.251ns count=2 avg=0.127ns sd=0.003ns min=0.125ns max=0.130ns {2 <= 0.150ns, 0 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}
  Leaf  : target=0.260ns count=36 avg=0.151ns sd=0.020ns min=0.056ns max=0.178ns {19 <= 0.156ns, 17 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}
  Leaf  : target=0.300ns count=5 avg=0.252ns sd=0.027ns min=0.229ns max=0.287ns {0 <= 0.180ns, 3 <= 0.240ns, 0 <= 0.270ns, 1 <= 0.285ns, 1 <= 0.300ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: NBUFFX32_LVT: 60 NBUFFX16_LVT: 6 NBUFFX8_LVT: 4 NBUFFX4_LVT: 40 NBUFFX2_LVT: 53 
   Invs: IBUFFX16_LVT: 2 
   ICGs: CGLNPRX8_LVT: 5 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 4 
 Logics: LSUPX4_LVT: 1 AO21X2_LVT: 2 AO21X1_LVT: 2 AO22X1_HVT: 32 
Primary reporting skew groups after update timingGraph:
  skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.292, max=1.459, avg=1.422, sd=0.034], skew [0.167 vs 0.176], 100% {1.292, 1.459} (wid=0.121 ws=0.114) (gid=1.407 gs=0.140)
Skew group summary after update timingGraph:
  skew_group PCI_CLK/func_best_mode: insertion delay [min=0.722, max=0.893, avg=0.863, sd=0.025], skew [0.171 vs 0.176], 100% {0.722, 0.893} (wid=0.050 ws=0.048) (gid=0.856 gs=0.144)
  skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.921, max=1.082, avg=1.058, sd=0.019], skew [0.161 vs 0.176], 100% {0.921, 1.082} (wid=0.082 ws=0.078) (gid=1.054 gs=0.139)
  skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.292, max=1.459, avg=1.422, sd=0.034], skew [0.167 vs 0.176], 100% {1.292, 1.459} (wid=0.121 ws=0.114) (gid=1.407 gs=0.140)
  skew_group ate_clk/test_best_mode: insertion delay [min=0.959, max=1.150, avg=1.115, sd=0.023], skew [0.191 vs 0.176*], 99.9% {0.976, 1.150} (wid=0.122 ws=0.120) (gid=1.139 gs=0.230)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:02.7 real=0:00:02.7)
Copying last skew targets (including wire skew targets) from PCI_CLK/func_best_mode to PCI_CLK/func_worst_mode (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from PCI_CLK/func_best_mode to PCI_CLK/func_worst_mode (the duplicate skew group).
Copying last skew targets (including wire skew targets) from PCI_CLK/func_best_mode to PCI_CLK/test_best_mode (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from PCI_CLK/func_best_mode to PCI_CLK/test_best_mode (the duplicate skew group).
Copying last skew targets (including wire skew targets) from PCI_CLK/func_best_mode to PCI_CLK/test_worst_mode (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from PCI_CLK/func_best_mode to PCI_CLK/test_worst_mode (the duplicate skew group).
Copying last skew targets (including wire skew targets) from SDRAM_CLK/func_best_mode to SDRAM_CLK/func_worst_mode (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from SDRAM_CLK/func_best_mode to SDRAM_CLK/func_worst_mode (the duplicate skew group).
Copying last skew targets (including wire skew targets) from SDRAM_CLK/func_best_mode to SDRAM_CLK/test_best_mode (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from SDRAM_CLK/func_best_mode to SDRAM_CLK/test_best_mode (the duplicate skew group).
Copying last skew targets (including wire skew targets) from SDRAM_CLK/func_best_mode to SDRAM_CLK/test_worst_mode (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from SDRAM_CLK/func_best_mode to SDRAM_CLK/test_worst_mode (the duplicate skew group).
Copying last skew targets (including wire skew targets) from SYS_2x_CLK/func_best_mode to SYS_2x_CLK/func_worst_mode (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from SYS_2x_CLK/func_best_mode to SYS_2x_CLK/func_worst_mode (the duplicate skew group).
Copying last skew targets (including wire skew targets) from SYS_2x_CLK/func_best_mode to SYS_2x_CLK/test_best_mode (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from SYS_2x_CLK/func_best_mode to SYS_2x_CLK/test_best_mode (the duplicate skew group).
Copying last skew targets (including wire skew targets) from SYS_2x_CLK/func_best_mode to SYS_2x_CLK/test_worst_mode (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from SYS_2x_CLK/func_best_mode to SYS_2x_CLK/test_worst_mode (the duplicate skew group).
Copying last skew targets (including wire skew targets) from ate_clk/test_best_mode to ate_clk/test_worst_mode (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from ate_clk/test_best_mode to ate_clk/test_worst_mode (the duplicate skew group).
Runtime done. (took cpu=0:02:56 real=0:02:56)
Runtime Summary
===============
Clock Runtime:  (37%) Core CTS          64.65 (Init 11.73, Construction 24.97, Implementation 19.06, eGRPC 3.86, PostConditioning 3.44, Other 1.58)
Clock Runtime:  (55%) CTS services      94.12 (RefinePlace 12.69, EarlyGlobalClock 9.25, NanoRoute 69.26, ExtractRC 2.91, TimingAnalysis 0.00)
Clock Runtime:   (7%) Other CTS         12.10 (Init 3.38, CongRepair/EGR-DP 6.35, TimingUpdate 2.37, Other 0.00)
Clock Runtime: (100%) Total            170.87

Synthesizing clock trees with CCOpt done.
**WARN: (IMPSC-1750):	scanReorder is running on autoFlow mode, it probably overwrite other user setting, see the detail in logv.
DBG: sciUnitLenDelay = 0.123450
Set analysis mode to hold.
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2301.99)
*** Calculating scaling factor for best_libs libraries using the default operating condition of each library.
Total number of fetched objects 55122
End delay calculation. (MEM=2329.59 CPU=0:00:10.7 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=2329.59 CPU=0:00:15.0 REAL=0:00:15.0)
DBG: scgNrActiveHoldView = 2
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 5 scan chains (total 5076 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_573" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_82_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_97" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s1_op1_reg_8_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_2_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_8_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_1_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_3_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_11_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_7_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_15_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_9_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_0_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_10_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_13_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_98" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_85" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_141" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_83" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_567" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 5 scan chains passed sanity check.
INFO: Auto effort scan reorder.
*** Summary: Scan Reorder within scan chain
        Total scan reorder time: cpu: 0:00:00.1 , real: 0:00:00.0
Successfully reordered 5 scan chains.
Initial total scan wire length:    45833.776 (floating:    34371.304)
Final   total scan wire length:    45833.776 (floating:    34371.304)
Improvement:        0.000   percent  0.00 (floating improvement:        0.000   percent  0.00)
Current max long connection 377.872
Restore timing analysis mode.
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2509.98)
*** Calculating scaling factor for worst_libs libraries using the default operating condition of each library.
Total number of fetched objects 55122
End delay calculation. (MEM=2521.59 CPU=0:00:11.3 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=2521.59 CPU=0:00:15.8 REAL=0:00:15.0)
*** End of ScanReorder (cpu=0:00:41.7, real=0:00:42.0, mem=2521.6M) ***
Total net length = 9.070e+05 (4.386e+05 4.684e+05) (ext = 1.505e+04)
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1880.5M, totSessionCpu=0:21:11 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
[GPS-MSV] UPF Flow. Number of Power Domains: 2
[GPS-MSV]   Power Domain 'PD_RISC_CORE' (tag=1)
[GPS-MSV]   Power Domain 'PD_ORCA_TOP' (tag=2) Default
GigaOpt running with 1 threads.

**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FOOT2X16_HVT, site unit.
	Cell FOOT2X16_LVT, site unit.
	Cell FOOT2X16_RVT, site unit.
	Cell FOOT2X2_HVT, site unit.
	Cell FOOT2X2_LVT, site unit.
	Cell FOOT2X2_RVT, site unit.
	Cell FOOT2X32_HVT, site unit.
	Cell FOOT2X32_LVT, site unit.
	Cell FOOT2X32_RVT, site unit.
	Cell FOOT2X4_HVT, site unit.
	Cell FOOT2X4_LVT, site unit.
	Cell FOOT2X4_RVT, site unit.
	Cell FOOT2X8_HVT, site unit.
	Cell FOOT2X8_LVT, site unit.
	Cell FOOT2X8_RVT, site unit.
	Cell FOOTX16_HVT, site unit.
	Cell FOOTX16_LVT, site unit.
	Cell FOOTX16_RVT, site unit.
	Cell FOOTX2_HVT, site unit.
	Cell FOOTX2_LVT, site unit.
	...
	Reporting only the 20 first cells found...
.

**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1886.3M, totSessionCpu=0:21:17 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0

Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2272.8M)


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.743  |
|           TNS (ns):| -3.640  |
|    Violating Paths:|   21    |
|          All Paths:|  14715  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     22 (22)      |   -0.059   |     22 (22)      |
|   max_tran     |     20 (21)      |   -0.648   |     20 (21)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.717%
------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 1876.6M, totSessionCpu=0:21:24 **
** INFO : this run is activating low effort ccoptDesign flow

*** Starting optimizing excluded clock nets MEM= 2276.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2276.8M) ***
*** Starting optimizing excluded clock nets MEM= 2276.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2276.8M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 238 nets with fixed/cover wires excluded.
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 238 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:21:27.0/0:22:49.6 (0.9), mem = 2276.8M

*** DrvOpt [finish] : cpu/real = 0:00:08.5/0:00:08.5 (1.0), totSession cpu/real = 0:21:35.4/0:22:58.1 (0.9), mem = 2445.7M
End: GigaOpt high fanout net optimization
**INFO: Always on buffers available for drv fixing
Begin: GigaOpt DRV Optimization
Info: 238 nets with fixed/cover wires excluded.
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 238 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:21:37.9/0:23:00.5 (0.9), mem = 2445.7M

+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    38|    53|    -0.75|    54|   108|    -0.06|     0|     0|     0|     0|    -0.74|    -3.64|       0|       0|       0|  44.82|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.74|    -2.08|      53|       0|      14|  44.85| 0:00:02.0|  2472.8M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.74|    -2.08|       0|       0|       0|  44.85| 0:00:00.0|  2472.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 118 constrained nets 
Layer 5 has 120 constrained nets 
Layer 9 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:04.2 real=0:00:04.0 mem=2472.8M) ***


*** Starting refinePlace (0:21:48 mem=2488.8M) ***
Total net bbox length = 8.894e+05 (4.312e+05 4.582e+05) (ext = 1.393e+04)
Move report: Detail placement moves 148 insts, mean move: 0.63 um, max move: 3.65 um
	Max move on inst (I_SDRAM_TOP/I_SDRAM_IF/FE_OFC7080_DQ_out_0_27): (507.38, 625.33) --> (507.68, 628.67)
	Runtime: CPU: 0:00:02.4 REAL: 0:00:02.0 MEM: 2488.8MB
Summary Report:
Instances move: 148 (out of 47149 movable)
Instances flipped: 0
Mean displacement: 0.63 um
Max displacement: 3.65 um (Instance: I_SDRAM_TOP/I_SDRAM_IF/FE_OFC7080_DQ_out_0_27) (507.376, 625.328) -> (507.68, 628.672)
	Length: 8 sites, height: 1 rows, site name: unit, cell type: NBUFFX2_LVT
Total net bbox length = 8.895e+05 (4.313e+05 4.582e+05) (ext = 1.393e+04)
Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 2488.8MB
*** Finished refinePlace (0:21:51 mem=2488.8M) ***
*** maximum move = 3.65 um ***
*** Finished re-routing un-routed nets (2488.8M) ***


*** Finish Physical Update (cpu=0:00:04.7 real=0:00:05.0 mem=2488.8M) ***
*** DrvOpt [finish] : cpu/real = 0:00:14.2/0:00:14.1 (1.0), totSession cpu/real = 0:21:52.1/0:23:14.7 (0.9), mem = 2453.7M
End: GigaOpt DRV Optimization


------------------------------------------------------------
     Summary (cpu=0.24min real=0.25min mem=2375.7M)                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.743  |
|           TNS (ns):| -2.084  |
|    Violating Paths:|   21    |
|          All Paths:|  14715  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.755%
Routing Overflow: 0.59% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:44, real = 0:00:44, mem = 1998.1M, totSessionCpu=0:21:55 **
*** Timing NOT met, worst failing slack is -0.743
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
Info: 238 nets with fixed/cover wires excluded.
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 238 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:21:57.0/0:23:19.6 (0.9), mem = 2375.8M

*info: 238 clock nets excluded
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 3 special nets excluded.
*info: 1042 no-driver nets excluded.
*info: 238 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.743 TNS Slack -2.084 Density 44.85
OptDebug: Start of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.057|-0.269|
|reg2cgate                    |-0.743|-1.690|
|reg2reg                      |-0.051|-0.125|
|HEPG                         |-0.743|-1.815|
|All Paths                    |-0.743|-2.084|
+-----------------------------+------+------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.743ns TNS -1.690ns; reg2reg* WNS -0.051ns TNS -0.125ns; HEPG WNS -0.743ns TNS -1.690ns; all paths WNS -0.743ns TNS -2.084ns; Real time 0:04:37
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.743|   -0.743|  -1.815|   -2.084|    44.85%|   0:00:01.0| 2410.8M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_1_clkgt/u_icg/EN                 |
|  -0.673|   -0.673|  -1.006|   -1.275|    44.86%|   0:00:00.0| 2490.2M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_28_/D                       |
|  -0.673|   -0.673|  -1.005|   -1.274|    44.86%|   0:00:00.0| 2490.2M|                 NA|       NA| NA                                                 |
|  -0.673|   -0.673|  -1.005|   -1.274|    44.86%|   0:00:00.0| 2490.2M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_1_clkgt/u_icg/EN                 |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:02.0 mem=2490.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.1 real=0:00:02.0 mem=2490.2M) ***
OptDebug: End of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.057|-0.269|
|reg2cgate                    |-0.673|-1.005|
|reg2reg                      | 0.001| 0.000|
|HEPG                         |-0.673|-1.005|
|All Paths                    |-0.673|-1.274|
+-----------------------------+------+------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.673ns TNS -1.005ns; reg2reg* WNS 0.000ns TNS 0.000ns; HEPG WNS -0.673ns TNS -1.005ns; all paths WNS -0.673ns TNS -1.274ns; Real time 0:04:39
** GigaOpt Optimizer WNS Slack -0.673 TNS Slack -1.274 Density 44.86

*** Starting refinePlace (0:22:13 mem=2490.2M) ***
Total net bbox length = 8.895e+05 (4.313e+05 4.582e+05) (ext = 1.393e+04)
Density distribution unevenness ratio = 31.731%
Move report: Detail placement moves 18 insts, mean move: 1.28 um, max move: 3.34 um
	Max move on inst (I_BLENDER_0/U2717): (416.18, 269.19) --> (416.18, 272.54)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2506.5MB
Summary Report:
Instances move: 18 (out of 47151 movable)
Instances flipped: 0
Mean displacement: 1.28 um
Max displacement: 3.34 um (Instance: I_BLENDER_0/U2717) (416.176, 269.192) -> (416.176, 272.536)
	Length: 6 sites, height: 1 rows, site name: unit, cell type: NAND2X0_LVT
Total net bbox length = 8.895e+05 (4.313e+05 4.582e+05) (ext = 1.393e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 2506.5MB
*** Finished refinePlace (0:22:15 mem=2506.5M) ***
*** maximum move = 3.34 um ***
*** Finished re-routing un-routed nets (2506.5M) ***


*** Finish Physical Update (cpu=0:00:03.8 real=0:00:04.0 mem=2506.5M) ***
** GigaOpt Optimizer WNS Slack -0.673 TNS Slack -1.274 Density 44.86
OptDebug: End of Setup Fixing:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.057|-0.269|
|reg2cgate                    |-0.673|-1.005|
|reg2reg                      | 0.001| 0.000|
|HEPG                         |-0.673|-1.005|
|All Paths                    |-0.673|-1.274|
+-----------------------------+------+------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 118 constrained nets 
Layer 5 has 120 constrained nets 
Layer 9 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:11.9 real=0:00:12.0 mem=2506.5M) ***

*** SetupOpt [finish] : cpu/real = 0:00:19.5/0:00:19.5 (1.0), totSession cpu/real = 0:22:16.5/0:23:39.1 (0.9), mem = 2471.4M
End: GigaOpt Optimization in TNS mode
Begin: GigaOpt Optimization in WNS mode
Info: 238 nets with fixed/cover wires excluded.
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 238 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:22:17.6/0:23:40.1 (0.9), mem = 2379.4M

*info: 238 clock nets excluded
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 3 special nets excluded.
*info: 1042 no-driver nets excluded.
*info: 238 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.673 TNS Slack -1.274 Density 44.86
OptDebug: Start of Optimizer WNS Pass 0:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.057|-0.269|
|reg2cgate                    |-0.673|-1.005|
|reg2reg                      | 0.001| 0.000|
|HEPG                         |-0.673|-1.005|
|All Paths                    |-0.673|-1.274|
+-----------------------------+------+------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.673ns TNS -1.005ns; reg2reg* WNS 0.000ns TNS 0.000ns; HEPG WNS -0.673ns TNS -1.005ns; all paths WNS -0.673ns TNS -1.274ns; Real time 0:04:52
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.673|   -0.673|  -1.005|   -1.274|    44.86%|   0:00:00.0| 2416.5M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_1_clkgt/u_icg/EN                 |
|  -0.332|   -0.332|  -0.332|   -0.601|    44.86%|   0:00:00.0| 2457.7M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.326|   -0.326|  -0.326|   -0.595|    44.86%|   0:00:01.0| 2460.8M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.323|   -0.323|  -0.323|   -0.592|    44.86%|   0:00:00.0| 2460.8M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.317|   -0.317|  -0.317|   -0.586|    44.86%|   0:00:00.0| 2460.8M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.317|   -0.317|  -0.317|   -0.586|    44.86%|   0:00:00.0| 2460.8M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:01.0 mem=2460.8M) ***
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|   0.001|   -0.317|   0.000|   -0.586|    44.86%|   0:00:00.0| 2460.8M|test_worst_scenario|  reg2reg| I_BLENDER_1/s4_op2_reg_18_/D                       |
|   0.003|   -0.317|   0.000|   -0.586|    44.87%|   0:00:01.0| 2460.8M|func_worst_scenario|  reg2reg| I_BLENDER_1/s4_op2_reg_18_/D                       |
|   0.009|   -0.317|   0.000|   -0.586|    44.87%|   0:00:00.0| 2460.8M|func_worst_scenario|  reg2reg| I_BLENDER_1/s4_op2_reg_18_/D                       |
|   0.015|   -0.317|   0.000|   -0.586|    44.87%|   0:00:01.0| 2460.8M|func_worst_scenario|  reg2reg| I_BLENDER_1/s4_op2_reg_18_/D                       |
|   0.015|   -0.317|   0.000|   -0.586|    44.87%|   0:00:00.0| 2460.8M|test_worst_scenario|  reg2reg| I_BLENDER_1/s4_op2_reg_18_/D                       |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.8 real=0:00:02.0 mem=2460.8M) ***
Active Path Group: in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.057|   -0.317|  -0.269|   -0.586|    44.87%|   0:00:00.0| 2460.8M|test_worst_scenario|  reg2out| sd_DQ_out[1]                                       |
|  -0.032|   -0.317|  -0.157|   -0.474|    44.87%|   0:00:00.0| 2460.8M|test_worst_scenario|  reg2out| sd_DQ_out[1]                                       |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=2460.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.1 real=0:00:03.0 mem=2460.8M) ***
OptDebug: End of Optimizer WNS Pass 0:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.032|-0.157|
|reg2cgate                    |-0.317|-0.317|
|reg2reg                      | 0.015| 0.000|
|HEPG                         |-0.317|-0.317|
|All Paths                    |-0.317|-0.474|
+-----------------------------+------+------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.316ns TNS -0.316ns; reg2reg* WNS 0.015ns TNS 0.000ns; HEPG WNS -0.316ns TNS -0.316ns; all paths WNS -0.316ns TNS -0.474ns; Real time 0:04:56
** GigaOpt Optimizer WNS Slack -0.317 TNS Slack -0.474 Density 44.87

*** Starting refinePlace (0:22:30 mem=2460.8M) ***
Total net bbox length = 8.897e+05 (4.314e+05 4.584e+05) (ext = 1.393e+04)
Density distribution unevenness ratio = 31.733%
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2460.8MB
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2475.2MB
Summary Report:
Instances move: 0 (out of 47171 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.897e+05 (4.314e+05 4.584e+05) (ext = 1.393e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2475.2MB
*** Finished refinePlace (0:22:30 mem=2475.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2475.2M) ***


*** Finish Physical Update (cpu=0:00:02.7 real=0:00:02.0 mem=2475.2M) ***
** GigaOpt Optimizer WNS Slack -0.317 TNS Slack -0.474 Density 44.87
OptDebug: Start of Optimizer WNS Pass 1:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.032|-0.157|
|reg2cgate                    |-0.317|-0.317|
|reg2reg                      | 0.015| 0.000|
|HEPG                         |-0.317|-0.317|
|All Paths                    |-0.317|-0.474|
+-----------------------------+------+------+

CCOptDebug: Start of Optimizer WNS Pass 1: reg2cgate* WNS -0.316ns TNS -0.316ns; reg2reg* WNS 0.015ns TNS 0.000ns; HEPG WNS -0.316ns TNS -0.316ns; all paths WNS -0.316ns TNS -0.474ns; Real time 0:04:59
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.317|   -0.317|  -0.317|   -0.474|    44.87%|   0:00:00.0| 2475.2M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.317|   -0.317|  -0.317|   -0.474|    44.87%|   0:00:00.0| 2475.2M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2475.2M) ***
Active Path Group: in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.032|   -0.317|  -0.157|   -0.474|    44.87%|   0:00:01.0| 2475.2M|test_worst_scenario|  reg2out| sd_DQ_out[1]                                       |
|  -0.032|   -0.317|  -0.157|   -0.474|    44.87%|   0:00:00.0| 2475.2M|test_worst_scenario|  reg2out| sd_DQ_out[1]                                       |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=2475.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.6 real=0:00:01.0 mem=2475.2M) ***
OptDebug: End of Optimizer WNS Pass 1:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.032|-0.157|
|reg2cgate                    |-0.317|-0.317|
|reg2reg                      | 0.015| 0.000|
|HEPG                         |-0.317|-0.317|
|All Paths                    |-0.317|-0.474|
+-----------------------------+------+------+

CCOptDebug: End of Optimizer WNS Pass 1: reg2cgate* WNS -0.316ns TNS -0.316ns; reg2reg* WNS 0.015ns TNS 0.000ns; HEPG WNS -0.316ns TNS -0.316ns; all paths WNS -0.316ns TNS -0.474ns; Real time 0:05:00
OptDebug: End of Setup Fixing:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.032|-0.157|
|reg2cgate                    |-0.317|-0.317|
|reg2reg                      | 0.015| 0.000|
|HEPG                         |-0.317|-0.317|
|All Paths                    |-0.317|-0.474|
+-----------------------------+------+------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 118 constrained nets 
Layer 5 has 120 constrained nets 
Layer 9 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:08.5 real=0:00:09.0 mem=2475.2M) ***

*** SetupOpt [finish] : cpu/real = 0:00:16.0/0:00:16.0 (1.0), totSession cpu/real = 0:22:33.6/0:23:56.1 (0.9), mem = 2440.1M
End: GigaOpt Optimization in WNS mode
Begin: GigaOpt Optimization in TNS mode
Info: 238 nets with fixed/cover wires excluded.
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 238 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:22:33.8/0:23:56.4 (0.9), mem = 2382.1M

*info: 238 clock nets excluded
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 3 special nets excluded.
*info: 1042 no-driver nets excluded.
*info: 238 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.317 TNS Slack -0.474 Density 44.87
OptDebug: Start of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.032|-0.157|
|reg2cgate                    |-0.317|-0.317|
|reg2reg                      | 0.015| 0.000|
|HEPG                         |-0.317|-0.317|
|All Paths                    |-0.317|-0.474|
+-----------------------------+------+------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.316ns TNS -0.316ns; reg2reg* WNS 0.015ns TNS 0.000ns; HEPG WNS -0.316ns TNS -0.316ns; all paths WNS -0.316ns TNS -0.474ns; Real time 0:05:08
Active Path Group: reg2cgate  
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.317|   -0.317|  -0.317|   -0.474|    44.87%|   0:00:01.0| 2419.2M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.317|   -0.317|  -0.317|   -0.474|    44.87%|   0:00:00.0| 2463.5M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=2463.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:01.0 mem=2463.5M) ***
OptDebug: End of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.032|-0.157|
|reg2cgate                    |-0.317|-0.317|
|reg2reg                      | 0.015| 0.000|
|HEPG                         |-0.317|-0.317|
|All Paths                    |-0.317|-0.474|
+-----------------------------+------+------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.316ns TNS -0.316ns; reg2reg* WNS 0.015ns TNS 0.000ns; HEPG WNS -0.316ns TNS -0.316ns; all paths WNS -0.316ns TNS -0.474ns; Real time 0:05:09
OptDebug: End of Setup Fixing:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.032|-0.157|
|reg2cgate                    |-0.317|-0.317|
|reg2reg                      | 0.015| 0.000|
|HEPG                         |-0.317|-0.317|
|All Paths                    |-0.317|-0.474|
+-----------------------------+------+------+

**** Begin NDR-Layer Usage Statistics ****
NDR CTS_RULE has 120 constrained nets 
Layer 3 has 118 constrained nets 
Layer 9 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:01.3 real=0:00:01.0 mem=2463.5M) ***

*** SetupOpt [finish] : cpu/real = 0:00:08.6/0:00:08.6 (1.0), totSession cpu/real = 0:22:42.5/0:24:05.0 (0.9), mem = 2428.4M
End: GigaOpt Optimization in TNS mode
Info: 238 nets with fixed/cover wires excluded.
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 238 clock nets excluded from IPO operation.

Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:22:43.7/0:24:06.2 (0.9), mem = 2404.5M
Usable buffer cells for single buffer setup transform:
NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_RVT (always-on) AOBUFX2_RVT (always-on) AOBUFX1_RVT (always-on) AOBUFX4_HVT (always-on) AOBUFX2_HVT (always-on) AOBUFX1_HVT (always-on) AOBUFX4_LVT (always-on) AOBUFX2_LVT (always-on) AOBUFX1_LVT (always-on) 
Number of usable buffer cells above: 14
Reclaim Optimization WNS Slack -0.317  TNS Slack -0.474 Density 44.87
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    44.87%|        -|  -0.317|  -0.474|   0:00:00.0| 2404.5M|
|    44.87%|        4|  -0.317|  -0.474|   0:00:03.0| 2444.1M|
|    44.87%|        0|  -0.317|  -0.474|   0:00:01.0| 2444.1M|
|    44.80%|      115|  -0.317|  -0.474|   0:00:06.0| 2444.1M|
|    44.77%|      247|  -0.317|  -0.474|   0:00:06.0| 2444.1M|
|    44.76%|       10|  -0.317|  -0.474|   0:00:01.0| 2444.1M|
|    44.76%|        0|  -0.317|  -0.474|   0:00:00.0| 2444.1M|
|    44.76%|        0|  -0.317|  -0.474|   0:00:01.0| 2444.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.317  TNS Slack -0.474 Density 44.76
**** Begin NDR-Layer Usage Statistics ****
NDR CTS_RULE has 120 constrained nets 
Layer 3 has 118 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:19.6) (real = 0:00:20.0) **

*** Starting refinePlace (0:23:04 mem=2460.2M) ***
Total net bbox length = 8.889e+05 (4.309e+05 4.580e+05) (ext = 1.393e+04)
Move report: Detail placement moves 53 insts, mean move: 1.39 um, max move: 4.10 um
	Max move on inst (I_SDRAM_TOP/I_SDRAM_IF/FE_OFC1497_n1787): (490.96, 434.72) --> (491.72, 431.38)
	Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 2463.2MB
Summary Report:
Instances move: 53 (out of 47050 movable)
Instances flipped: 0
Mean displacement: 1.39 um
Max displacement: 4.10 um (Instance: I_SDRAM_TOP/I_SDRAM_IF/FE_OFC1497_n1787) (490.96, 434.72) -> (491.72, 431.376)
	Length: 8 sites, height: 1 rows, site name: unit, cell type: NBUFFX2_LVT
Total net bbox length = 8.890e+05 (4.309e+05 4.580e+05) (ext = 1.393e+04)
Runtime: CPU: 0:00:02.4 REAL: 0:00:02.0 MEM: 2463.2MB
*** Finished refinePlace (0:23:06 mem=2463.2M) ***
*** maximum move = 4.10 um ***
*** Finished re-routing un-routed nets (2463.2M) ***


*** Finish Physical Update (cpu=0:00:04.7 real=0:00:04.0 mem=2463.2M) ***
*** AreaOpt [finish] : cpu/real = 0:00:24.2/0:00:24.3 (1.0), totSession cpu/real = 0:23:07.9/0:24:30.4 (0.9), mem = 2463.2M
End: Area Reclaim Optimization (cpu=0:00:24, real=0:00:25, mem=2387.12M, totSessionCpu=0:23:08).
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2403.68 MB )
[NR-eGR] Read 96879 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2403.68 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 15484
[NR-eGR] #PG Blockages       : 96879
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 238  Num Prerouted Wires = 19832
[NR-eGR] Read numTotalNets=49905  numIgnoredNets=238
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 49667 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] Rule id: 2  Rule name: CTS_RULE  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 49667 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.62% H + 0.11% V. EstWL: 9.437370e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       204( 0.15%)        14( 0.01%)        20( 0.01%)        17( 0.01%)   ( 0.19%) 
[NR-eGR]      M3  (3)      1481( 1.10%)       180( 0.13%)        67( 0.05%)         5( 0.00%)   ( 1.29%) 
[NR-eGR]      M4  (4)        76( 0.06%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]      M5  (5)       427( 0.32%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.32%) 
[NR-eGR]      M6  (6)        48( 0.02%)         8( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M7  (7)       490( 0.24%)         3( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.24%) 
[NR-eGR]      M8  (8)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)       141( 0.09%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.09%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total             2868( 0.21%)       206( 0.01%)        87( 0.01%)        22( 0.00%)   ( 0.23%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.48% H + 0.03% V
[NR-eGR] Overflow after earlyGlobalRoute 0.55% H + 0.06% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 1.627000e+00um, number of vias: 181652
[NR-eGR]     M2  (2V) length: 2.781617e+05um, number of vias: 243539
[NR-eGR]     M3  (3H) length: 3.222804e+05um, number of vias: 80118
[NR-eGR]     M4  (4V) length: 1.760488e+05um, number of vias: 18642
[NR-eGR]     M5  (5H) length: 1.133397e+05um, number of vias: 5691
[NR-eGR]     M6  (6V) length: 8.642971e+04um, number of vias: 2474
[NR-eGR]     M7  (7H) length: 5.016926e+04um, number of vias: 415
[NR-eGR]     M8  (8V) length: 7.452212e+03um, number of vias: 175
[NR-eGR]     M9  (9H) length: 6.822953e+03um, number of vias: 0
[NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.040706e+06um, number of vias: 532706
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 3.48 sec, Real: 3.49 sec, Curr Mem: 2356.11 MB )
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
Extraction called for design 'ORCA_TOP' of instances=47324 and nets=50977 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 2343.109M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          2.89 |          6.56 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 2.89, normalized total congestion hotspot area = 6.56 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   200.64    93.63   227.39   120.38 |        2.10   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   267.52    93.63   294.27   120.38 |        1.84   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |    80.26    93.63   107.01   120.38 |        1.05   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   227.39    93.63   254.14   120.38 |        0.79   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |   107.01    93.63   133.76   120.38 |        0.52   |
[hotspot] +-----+-------------------------------------+---------------+
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2350.38)
Total number of fetched objects 55074
End delay calculation. (MEM=2409.69 CPU=0:00:11.0 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=2409.69 CPU=0:00:15.3 REAL=0:00:15.0)
Begin: GigaOpt postEco DRV Optimization
Info: 238 nets with fixed/cover wires excluded.
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 238 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:23:36.5/0:24:58.9 (0.9), mem = 2409.7M

+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    25|    25|    -0.01|    55|   110|    -0.01|     0|     0|     0|     0|    -0.32|    -0.37|       0|       0|       0|  44.76|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.32|    -0.48|      47|       0|      36|  44.80| 0:00:02.0|  2526.1M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.32|    -0.48|       0|       0|       0|  44.80| 0:00:00.0|  2526.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
NDR CTS_RULE has 120 constrained nets 
Layer 3 has 118 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:04.7 real=0:00:04.0 mem=2526.1M) ***


*** Starting refinePlace (0:23:50 mem=2542.1M) ***
Total net bbox length = 8.894e+05 (4.311e+05 4.583e+05) (ext = 1.393e+04)
Move report: Detail placement moves 70 insts, mean move: 1.27 um, max move: 4.10 um
	Max move on inst (I_BLENDER_1/FE_OFC7152_FE_OFN3916_n6653): (354.01, 53.50) --> (358.11, 53.50)
	Runtime: CPU: 0:00:02.6 REAL: 0:00:03.0 MEM: 2542.1MB
Summary Report:
Instances move: 70 (out of 47097 movable)
Instances flipped: 0
Mean displacement: 1.27 um
Max displacement: 4.10 um (Instance: I_BLENDER_1/FE_OFC7152_FE_OFN3916_n6653) (354.008, 53.504) -> (358.112, 53.504)
	Length: 8 sites, height: 1 rows, site name: unit, cell type: NBUFFX2_LVT
Total net bbox length = 8.894e+05 (4.311e+05 4.583e+05) (ext = 1.393e+04)
Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 2542.1MB
*** Finished refinePlace (0:23:53 mem=2542.1M) ***
*** maximum move = 4.10 um ***
*** Finished re-routing un-routed nets (2542.1M) ***


*** Finish Physical Update (cpu=0:00:05.0 real=0:00:05.0 mem=2542.1M) ***
*** DrvOpt [finish] : cpu/real = 0:00:17.6/0:00:17.6 (1.0), totSession cpu/real = 0:23:54.1/0:25:16.5 (0.9), mem = 2507.0M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.167 -> -0.178 (bump = 0.011)
GigaOpt: WNS bump threshold: -10.9
Begin: GigaOpt postEco optimization
Info: 238 nets with fixed/cover wires excluded.
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 238 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:23:54.7/0:25:17.1 (0.9), mem = 2507.0M

*info: 238 clock nets excluded
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 3 special nets excluded.
*info: 1042 no-driver nets excluded.
*info: 238 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.320 TNS Slack -0.483 Density 44.80
OptDebug: Start of Optimizer WNS Pass 0:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.026|-0.053|
|reg2cgate                    |-0.320|-0.320|
|reg2reg                      |-0.020|-0.110|
|HEPG                         |-0.320|-0.430|
|All Paths                    |-0.320|-0.483|
+-----------------------------+------+------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.320ns TNS -0.320ns; reg2reg* WNS -0.020ns TNS -0.110ns; HEPG WNS -0.320ns TNS -0.320ns; all paths WNS -0.320ns TNS -0.483ns; Real time 0:06:28
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.320|   -0.320|  -0.430|   -0.483|    44.80%|   0:00:01.0| 2542.1M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.320|   -0.320|  -0.430|   -0.483|    44.80%|   0:00:00.0| 2542.1M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=2542.1M) ***
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.020|   -0.320|  -0.110|   -0.483|    44.80%|   0:00:00.0| 2542.1M|test_worst_scenario|  reg2reg| I_BLENDER_1/R_414/D                                |
|   0.000|   -0.320|   0.000|   -0.373|    44.80%|   0:00:00.0| 2542.1M|test_worst_scenario|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2542.1M) ***
Active Path Group: in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.026|   -0.320|  -0.053|   -0.373|    44.80%|   0:00:00.0| 2542.1M|test_worst_scenario|  reg2out| sd_DQ_out[17]                                      |
|  -0.008|   -0.320|  -0.015|   -0.335|    44.80%|   0:00:00.0| 2542.1M|test_worst_scenario|  reg2out| sd_DQ_out[17]                                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2542.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.9 real=0:00:01.0 mem=2542.1M) ***
OptDebug: End of Optimizer WNS Pass 0:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.008|-0.015|
|reg2cgate                    |-0.320|-0.320|
|reg2reg                      | 0.002| 0.000|
|HEPG                         |-0.320|-0.320|
|All Paths                    |-0.320|-0.335|
+-----------------------------+------+------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.320ns TNS -0.320ns; reg2reg* WNS 0.002ns TNS 0.000ns; HEPG WNS -0.320ns TNS -0.320ns; all paths WNS -0.320ns TNS -0.335ns; Real time 0:06:29
** GigaOpt Optimizer WNS Slack -0.320 TNS Slack -0.335 Density 44.80

*** Starting refinePlace (0:24:04 mem=2542.1M) ***
Total net bbox length = 8.894e+05 (4.311e+05 4.583e+05) (ext = 1.393e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.2 REAL: 0:00:03.0 MEM: 2542.1MB
Summary Report:
Instances move: 0 (out of 47096 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.894e+05 (4.311e+05 4.583e+05) (ext = 1.393e+04)
Runtime: CPU: 0:00:02.4 REAL: 0:00:03.0 MEM: 2542.1MB
*** Finished refinePlace (0:24:06 mem=2542.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2542.1M) ***


*** Finish Physical Update (cpu=0:00:04.6 real=0:00:05.0 mem=2542.1M) ***
** GigaOpt Optimizer WNS Slack -0.320 TNS Slack -0.335 Density 44.80
OptDebug: End of Setup Fixing:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.008|-0.015|
|reg2cgate                    |-0.320|-0.320|
|reg2reg                      | 0.002| 0.000|
|HEPG                         |-0.320|-0.320|
|All Paths                    |-0.320|-0.335|
+-----------------------------+------+------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 118 constrained nets 
Layer 5 has 120 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:07.0 real=0:00:07.0 mem=2542.1M) ***

*** SetupOpt [finish] : cpu/real = 0:00:13.6/0:00:13.6 (1.0), totSession cpu/real = 0:24:08.3/0:25:30.7 (0.9), mem = 2507.0M
End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.167 -> -0.168 (bump = 0.001)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -0.474 -> -0.335
Begin: GigaOpt TNS recovery
Info: 238 nets with fixed/cover wires excluded.
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 238 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:24:09.4/0:25:31.7 (0.9), mem = 2507.0M

*info: 238 clock nets excluded
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 3 special nets excluded.
*info: 1042 no-driver nets excluded.
*info: 238 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.320 TNS Slack -0.335 Density 44.80
OptDebug: Start of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.008|-0.015|
|reg2cgate                    |-0.320|-0.320|
|reg2reg                      | 0.002| 0.000|
|HEPG                         |-0.320|-0.320|
|All Paths                    |-0.320|-0.335|
+-----------------------------+------+------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.320ns TNS -0.320ns; reg2reg* WNS 0.002ns TNS 0.000ns; HEPG WNS -0.320ns TNS -0.320ns; all paths WNS -0.320ns TNS -0.335ns; Real time 0:06:43
Active Path Group: reg2cgate  
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.320|   -0.320|  -0.320|   -0.335|    44.80%|   0:00:01.0| 2542.1M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.320|   -0.320|  -0.320|   -0.335|    44.80%|   0:00:00.0| 2542.1M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=2542.1M) ***
Active Path Group: in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.008|   -0.320|  -0.015|   -0.335|    44.80%|   0:00:00.0| 2542.1M|test_worst_scenario|  reg2out| sd_DQ_out[17]                                      |
|  -0.008|   -0.320|  -0.015|   -0.335|    44.80%|   0:00:00.0| 2542.1M|test_worst_scenario|  reg2out| sd_DQ_out[17]                                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2542.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.5 real=0:00:01.0 mem=2542.1M) ***
OptDebug: End of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.008|-0.015|
|reg2cgate                    |-0.320|-0.320|
|reg2reg                      | 0.002| 0.000|
|HEPG                         |-0.320|-0.320|
|All Paths                    |-0.320|-0.335|
+-----------------------------+------+------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.320ns TNS -0.320ns; reg2reg* WNS 0.002ns TNS 0.000ns; HEPG WNS -0.320ns TNS -0.320ns; all paths WNS -0.320ns TNS -0.335ns; Real time 0:06:44
OptDebug: End of Setup Fixing:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.008|-0.015|
|reg2cgate                    |-0.320|-0.320|
|reg2reg                      | 0.002| 0.000|
|HEPG                         |-0.320|-0.320|
|All Paths                    |-0.320|-0.335|
+-----------------------------+------+------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 118 constrained nets 
Layer 5 has 120 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:01.5 real=0:00:01.0 mem=2542.1M) ***

*** SetupOpt [finish] : cpu/real = 0:00:08.6/0:00:08.6 (1.0), totSession cpu/real = 0:24:18.0/0:25:40.3 (0.9), mem = 2507.0M
End: GigaOpt TNS recovery
*** Steiner Routed Nets: 0.154%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 238 nets with fixed/cover wires excluded.
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 238 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:24:18.2/0:25:40.5 (0.9), mem = 2507.0M

*info: 238 clock nets excluded
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 3 special nets excluded.
*info: 1042 no-driver nets excluded.
*info: 238 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.320 TNS Slack -0.335 Density 44.80
OptDebug: Start of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.008|-0.015|
|reg2cgate                    |-0.320|-0.320|
|reg2reg                      | 0.002| 0.000|
|HEPG                         |-0.320|-0.320|
|All Paths                    |-0.320|-0.335|
+-----------------------------+------+------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.320ns TNS -0.320ns; reg2reg* WNS 0.002ns TNS 0.000ns; HEPG WNS -0.320ns TNS -0.320ns; all paths WNS -0.320ns TNS -0.335ns; Real time 0:06:52
Active Path Group: reg2cgate  
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.320|   -0.320|  -0.320|   -0.335|    44.80%|   0:00:00.0| 2542.1M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.320|   -0.320|  -0.320|   -0.335|    44.80%|   0:00:00.0| 2542.1M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2542.1M) ***
Active Path Group: in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.008|   -0.320|  -0.015|   -0.335|    44.80%|   0:00:00.0| 2542.1M|test_worst_scenario|  reg2out| sd_DQ_out[17]                                      |
|  -0.008|   -0.320|  -0.015|   -0.335|    44.80%|   0:00:00.0| 2542.1M|test_worst_scenario|  reg2out| sd_DQ_out[17]                                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2542.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.4 real=0:00:00.0 mem=2542.1M) ***
OptDebug: End of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.008|-0.015|
|reg2cgate                    |-0.320|-0.320|
|reg2reg                      | 0.002| 0.000|
|HEPG                         |-0.320|-0.320|
|All Paths                    |-0.320|-0.335|
+-----------------------------+------+------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.320ns TNS -0.320ns; reg2reg* WNS 0.002ns TNS 0.000ns; HEPG WNS -0.320ns TNS -0.320ns; all paths WNS -0.320ns TNS -0.335ns; Real time 0:06:53
OptDebug: End of Setup Fixing:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.008|-0.015|
|reg2cgate                    |-0.320|-0.320|
|reg2reg                      | 0.002| 0.000|
|HEPG                         |-0.320|-0.320|
|All Paths                    |-0.320|-0.335|
+-----------------------------+------+------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 118 constrained nets 
Layer 5 has 120 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:01.5 real=0:00:02.0 mem=2542.1M) ***

*** SetupOpt [finish] : cpu/real = 0:00:08.3/0:00:08.3 (1.0), totSession cpu/real = 0:24:26.5/0:25:48.8 (0.9), mem = 2507.0M
End: GigaOpt Optimization in post-eco TNS mode

Active setup views:
 func_worst_scenario
  Dominating endpoints: 9410
  Dominating TNS: -0.015

 test_worst_scenario
  Dominating endpoints: 4460
  Dominating TNS: -0.320

**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
Extraction called for design 'ORCA_TOP' of instances=47370 and nets=51023 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 2359.430M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2389.80 MB )
[NR-eGR] Read 96879 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2389.80 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 15484
[NR-eGR] #PG Blockages       : 96879
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 238  Num Prerouted Wires = 19832
[NR-eGR] Read numTotalNets=49951  numIgnoredNets=238
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 49713 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] Rule id: 2  Rule name: CTS_RULE  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 49713 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.58% H + 0.11% V. EstWL: 9.438373e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       201( 0.15%)        15( 0.01%)        20( 0.01%)        17( 0.01%)   ( 0.19%) 
[NR-eGR]      M3  (3)      1398( 1.04%)       221( 0.16%)        24( 0.02%)         0( 0.00%)   ( 1.22%) 
[NR-eGR]      M4  (4)        78( 0.06%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]      M5  (5)       407( 0.30%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.30%) 
[NR-eGR]      M6  (6)        75( 0.03%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]      M7  (7)       506( 0.25%)         4( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.25%) 
[NR-eGR]      M8  (8)         2( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)       153( 0.10%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.10%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total             2820( 0.20%)       242( 0.02%)        44( 0.00%)        17( 0.00%)   ( 0.23%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.46% H + 0.03% V
[NR-eGR] Overflow after earlyGlobalRoute 0.51% H + 0.06% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.61 sec, Real: 1.60 sec, Curr Mem: 2409.52 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          2.36 |          3.67 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 2.36, normalized total congestion hotspot area = 3.67 (area is in unit of 4 std-cell row bins)
[hotspot] top 4 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   267.52    93.63   294.27   120.38 |        1.57   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |    93.63    93.63   120.38   120.38 |        1.05   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   227.39    93.63   254.14   120.38 |        0.79   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   173.89    93.63   200.64   120.38 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2399.52)
Total number of fetched objects 55120
End delay calculation. (MEM=2430.21 CPU=0:00:10.9 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=2430.21 CPU=0:00:15.1 REAL=0:00:15.0)
*** Done Building Timing Graph (cpu=0:00:20.8 real=0:00:21.0 totSessionCpu=0:24:51 mem=2430.2M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:42, real = 0:03:41, mem = 2014.3M, totSessionCpu=0:24:53 **


------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.320  |  0.002  | -0.320  |  1.202  | -0.006  |  0.235  |  1.299  |
|           TNS (ns):| -0.326  |  0.000  | -0.320  |  0.000  | -0.006  |  0.000  |  0.000  |
|    Violating Paths:|    2    |    0    |    1    |    0    |    1    |    0    |    0    |
|          All Paths:|  14715  |  14451  |   26    |   122   |   116   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.701%
Routing Overflow: 0.51% H and 0.06% V
------------------------------------------------------------
**optDesign ... cpu = 0:03:48, real = 0:03:48, mem = 2005.3M, totSessionCpu=0:24:59 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6191          5  Using a captable file is not recommended...
WARNING   IMPEXT-6140      21383  The RC table is not interpolated for wir...
WARNING   IMPSC-1138          72  In scan chain "%s" DEF ordered section, ...
WARNING   IMPSC-1750           1  scanReorder is running on autoFlow mode,...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-4144        8  The SDC clock %s has source pin %s, whic...
WARNING   IMPCCOPT-1361       30  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-2387        2  CCOpt found %u clock tree hnets marked a...
WARNING   IMPCCOPT-1127       10  The skew group %s has been identified as...
WARNING   IMPCCOPT-2256        1  CCOpt post-route optimization found lega...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPCCOPT-2030        1  Found placement violations. Run checkPla...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 21517 warning(s), 0 error(s)

#% End ccopt_design (date=05/04 15:34:12, total cpu=0:07:26, real=0:07:26, peak res=2090.9M, current mem=1894.9M)
<CMD> setAnalysisMode -analysisType onChipVariation
Deleting AAE DB due to SOCV option changes -------------------------------
<CMD> setAnalysisMode -cppr both
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1771.9M, totSessionCpu=0:24:59 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
[GPS-MSV] UPF Flow. Number of Power Domains: 2
[GPS-MSV]   Power Domain 'PD_RISC_CORE' (tag=1)
[GPS-MSV]   Power Domain 'PD_ORCA_TOP' (tag=2) Default

**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FOOT2X16_HVT, site unit.
	Cell FOOT2X16_LVT, site unit.
	Cell FOOT2X16_RVT, site unit.
	Cell FOOT2X2_HVT, site unit.
	Cell FOOT2X2_LVT, site unit.
	Cell FOOT2X2_RVT, site unit.
	Cell FOOT2X32_HVT, site unit.
	Cell FOOT2X32_LVT, site unit.
	Cell FOOT2X32_RVT, site unit.
	Cell FOOT2X4_HVT, site unit.
	Cell FOOT2X4_LVT, site unit.
	Cell FOOT2X4_RVT, site unit.
	Cell FOOT2X8_HVT, site unit.
	Cell FOOT2X8_LVT, site unit.
	Cell FOOT2X8_RVT, site unit.
	Cell FOOTX16_HVT, site unit.
	Cell FOOTX16_LVT, site unit.
	Cell FOOTX16_RVT, site unit.
	Cell FOOTX2_HVT, site unit.
	Cell FOOTX2_LVT, site unit.
	...
	Reporting only the 20 first cells found...
.

**optDesign ... cpu = 0:00:05, real = 0:00:04, mem = 1811.7M, totSessionCpu=0:25:04 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;

Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2246.9M)

GigaOpt Hold Optimizer is used
AAE DB initialization (MEM=2285.48 CPU=0:00:00.3 REAL=0:00:00.0) 
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:25:07 mem=2323.6M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=5.88281)
*** Calculating scaling factor for best_libs libraries using the default operating condition of each library.
Total number of fetched objects 55120
End delay calculation. (MEM=0 CPU=0:00:11.6 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:16.1 REAL=0:00:16.0)
*** Done Building Timing Graph (cpu=0:00:19.8 real=0:00:19.0 totSessionCpu=0:00:22.7 mem=0.0M)

Active hold views:
 func_best_scenario
  Dominating endpoints: 9883
  Dominating TNS: -10.300

 test_best_scenario
  Dominating endpoints: 4815
  Dominating TNS: -0.881

Done building cte hold timing graph (fixHold) cpu=0:00:25.4 real=0:00:25.0 totSessionCpu=0:00:25.4 mem=0.0M ***
Done building hold timer [5355 node(s), 5940 edge(s), 2 view(s)] (fixHold) cpu=0:00:27.5 real=0:00:27.0 totSessionCpu=0:00:27.5 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:27.5/0:00:27.4 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2328.88)
Total number of fetched objects 55120
End delay calculation. (MEM=2433.2 CPU=0:00:11.8 REAL=0:00:12.0)
End delay calculation (fullDC). (MEM=2367.97 CPU=0:00:16.4 REAL=0:00:16.0)
*** Done Building Timing Graph (cpu=0:00:20.2 real=0:00:20.0 totSessionCpu=0:25:54 mem=2368.0M)
Done building cte setup timing graph (fixHold) cpu=0:00:48.4 real=0:00:50.0 totSessionCpu=0:25:55 mem=2368.0M ***
Restoring Auto Hold Views:  func_best_scenario test_best_scenario
Restoring Active Hold Views:  test_best_scenario func_best_scenario 
Restoring Hold Target Slack: 0

*Info: minBufDelay = 57.6 ps, libStdDelay = 10.9 ps, minBufSize = 2033152 (8.0)
*Info: worst delay setup view: test_worst_scenario func_worst_scenario


------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario
Hold  views included:
 test_best_scenario func_best_scenario

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.318  | -0.030  | -0.318  |  1.197  | -0.021  |  0.219  |  1.294  |
|           TNS (ns):| -0.525  | -0.158  | -0.318  |  0.000  | -0.049  |  0.000  |  0.000  |
|    Violating Paths:|   24    |   18    |    1    |    0    |    5    |    0    |    0    |
|          All Paths:|  14715  |  14451  |   26    |   122   |   116   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.371  | -0.010  |  0.155  | -0.371  | -0.018  |  0.121  | -0.057  |
|           TNS (ns):| -11.181 | -0.070  |  0.000  | -10.482 | -0.460  |  0.000  | -0.169  |
|    Violating Paths:|   153   |   13    |    0    |   103   |   32    |    0    |    5    |
|          All Paths:|  14711  |  14458  |   26    |   117   |   110   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.701%
Routing Overflow: 0.51% H and 0.06% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:02, real = 0:01:03, mem = 1859.9M, totSessionCpu=0:26:01 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:26:01.2/0:27:26.2 (0.9), mem = 2327.0M
*info: Run optDesign holdfix with 1 thread.
Info: 238 nets with fixed/cover wires excluded.
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 238 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.


*** Starting Core Fixing (fixHold) cpu=0:00:56.1 real=0:00:57.0 totSessionCpu=0:26:03 mem=2510.1M density=44.801% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.371|   -11.18|     153|          0|       0(     0)|    44.80%|   0:00:00.0|  2510.1M|
|   1|  -0.371|   -11.18|     153|          0|       0(     0)|    44.80%|   0:00:00.0|  2510.1M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.371|   -11.18|     153|          0|       0(     0)|    44.80%|   0:00:00.0|  2510.1M|
|   1|  -0.333|    -9.14|      76|         42|      38(     0)|    44.85%|   0:00:01.0|  2518.1M|
|   2|  -0.302|    -8.05|      46|         30|       2(     0)|    44.92%|   0:00:00.0|  2518.1M|
|   3|  -0.276|    -6.19|      46|          2|       0(     0)|    44.93%|   0:00:01.0|  2518.1M|
|   4|  -0.249|    -4.51|      46|          2|       0(     0)|    44.93%|   0:00:00.0|  2518.1M|
|   5|  -0.222|    -2.84|      37|          2|       0(     0)|    44.93%|   0:00:00.0|  2518.1M|
|   6|  -0.194|    -1.99|      35|          2|       0(     0)|    44.93%|   0:00:00.0|  2518.1M|
|   7|  -0.167|    -1.31|      26|          2|       0(     0)|    44.93%|   0:00:00.0|  2518.1M|
|   8|  -0.139|    -0.80|      18|          2|       0(     0)|    44.93%|   0:00:00.0|  2518.1M|
|   9|  -0.113|    -0.41|      17|          2|       0(     0)|    44.93%|   0:00:00.0|  2518.1M|
|  10|  -0.085|    -0.27|       4|          2|       0(     0)|    44.93%|   0:00:00.0|  2518.1M|
|  11|  -0.059|    -0.21|       4|          1|       0(     0)|    44.93%|   0:00:01.0|  2518.1M|
|  12|  -0.057|    -0.17|       4|          1|       0(     0)|    44.94%|   0:00:00.0|  2518.1M|
|  13|  -0.057|    -0.14|       4|          1|       0(     0)|    44.94%|   0:00:00.0|  2518.1M|
|  14|  -0.057|    -0.10|       2|          1|       0(     0)|    44.94%|   0:00:00.0|  2518.1M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+

*info:    Total 92 cells added for Phase I
*info:    Total 40 instances resized for Phase I


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 2 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because it is clock net.

Resizing failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because it is clock net.


*** Finished Core Fixing (fixHold) cpu=0:01:02 real=0:01:03 totSessionCpu=0:26:09 mem=2518.1M density=44.937% ***

*info:
*info: Added a total of 92 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:           32 cells of type 'NBUFFX2_HVT' used
*info:           18 cells of type 'NBUFFX2_LVT' used
*info:            8 cells of type 'NBUFFX2_RVT' used
*info:           30 cells of type 'NBUFFX32_LVT' used
*info:            1 cell  of type 'NBUFFX4_HVT' used
*info:            1 cell  of type 'NBUFFX8_LVT' used
*info:            2 cells of type 'NBUFFX8_RVT' used
*info:
*info: Total 40 instances resized
*info:       in which 0 FF resizing
*info:


*** Starting refinePlace (0:26:10 mem=2534.1M) ***
Total net bbox length = 8.917e+05 (4.326e+05 4.590e+05) (ext = 1.382e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 2534.1MB
Summary Report:
Instances move: 0 (out of 47188 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.917e+05 (4.326e+05 4.590e+05) (ext = 1.382e+04)
Runtime: CPU: 0:00:02.9 REAL: 0:00:03.0 MEM: 2534.1MB
*** Finished refinePlace (0:26:13 mem=2534.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2534.1M) ***


*** Finish Physical Update (cpu=0:00:05.3 real=0:00:05.0 mem=2534.1M) ***
*** Finish Post CTS Hold Fixing (cpu=0:01:08 real=0:01:09 totSessionCpu=0:26:15 mem=2534.1M density=44.937%) ***
*** HoldOpt [finish] : cpu/real = 0:00:13.8/0:00:13.7 (1.0), totSession cpu/real = 0:26:14.9/0:27:39.9 (0.9), mem = 2499.0M
**INFO: total 132 insts, 0 nets marked don't touch
**INFO: total 132 insts, 0 nets marked don't touch DB property
**INFO: total 132 insts, 0 nets unmarked don't touch


*** Steiner Routed Nets: 0.472%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: -0.181 -> -0.182 (bump = 0.001)
GigaOpt: WNS bump threshold: 0.00545
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.181 -> -0.182 (bump = 0.001)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 0.472%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt: WNS changes after postEco optimization: -0.181 -> -0.182 (bump = 0.001, threshold = 0.00545)
GigaOpt: Skipping post-eco TNS optimization

Active setup views:
 func_worst_scenario
  Dominating endpoints: 9432
  Dominating TNS: -0.206

 test_worst_scenario
  Dominating endpoints: 4461
  Dominating TNS: -0.319

[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2444.41 MB )
[NR-eGR] Read 96879 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2444.41 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 15484
[NR-eGR] #PG Blockages       : 96879
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 238  Num Prerouted Wires = 19832
[NR-eGR] Read numTotalNets=50043  numIgnoredNets=238
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 49805 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] Rule id: 2  Rule name: CTS_RULE  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 49805 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.59% H + 0.11% V. EstWL: 9.460393e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       202( 0.15%)        14( 0.01%)        21( 0.02%)        17( 0.01%)   ( 0.19%) 
[NR-eGR]      M3  (3)      1477( 1.10%)       204( 0.15%)        36( 0.03%)         0( 0.00%)   ( 1.28%) 
[NR-eGR]      M4  (4)        75( 0.06%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]      M5  (5)       452( 0.34%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.34%) 
[NR-eGR]      M6  (6)        74( 0.03%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M7  (7)       527( 0.26%)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.26%) 
[NR-eGR]      M8  (8)         2( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)        72( 0.05%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total             2881( 0.21%)       222( 0.02%)        57( 0.00%)        17( 0.00%)   ( 0.23%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.46% H + 0.03% V
[NR-eGR] Overflow after earlyGlobalRoute 0.52% H + 0.06% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.62 sec, Real: 1.62 sec, Curr Mem: 2464.15 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          2.10 |          5.77 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 2.10, normalized total congestion hotspot area = 5.77 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   200.64    93.63   227.39   120.38 |        2.10   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   267.52    93.63   294.27   120.38 |        1.57   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |    93.63    93.63   120.38   120.38 |        0.79   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   227.39    93.63   254.14   120.38 |        0.79   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |   120.38    93.63   147.14   120.38 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:21, real = 0:01:22, mem = 1877.3M, totSessionCpu=0:26:20 **

**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.2M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=13.4609)
*** Calculating scaling factor for best_libs libraries using the default operating condition of each library.
Total number of fetched objects 55212
End delay calculation. (MEM=0 CPU=0:00:11.3 REAL=0:00:12.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:15.6 REAL=0:00:16.0)
*** Done Building Timing Graph (cpu=0:00:19.4 real=0:00:19.0 totSessionCpu=0:00:48.2 mem=0.0M)
*** QThread HoldRpt [finish] : cpu/real = 0:00:23.1/0:00:23.0 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2378.47)
Total number of fetched objects 55212
End delay calculation. (MEM=2446.17 CPU=0:00:12.0 REAL=0:00:12.0)
End delay calculation (fullDC). (MEM=2446.17 CPU=0:00:16.1 REAL=0:00:16.0)
*** Done Building Timing Graph (cpu=0:00:22.5 real=0:00:22.0 totSessionCpu=0:27:05 mem=2446.2M)

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 
Hold  views included:
 test_best_scenario func_best_scenario

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.318  | -0.030  | -0.318  |  0.226  | -0.021  |  0.219  |  1.294  |
|           TNS (ns):| -0.525  | -0.158  | -0.318  |  0.000  | -0.049  |  0.000  |  0.000  |
|    Violating Paths:|   24    |   18    |    1    |    0    |    5    |    0    |    0    |
|          All Paths:|  14715  |  14451  |   26    |   122   |   116   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.057  |  0.002  |  0.155  | -0.011  | -0.000  |  0.121  | -0.057  |
|           TNS (ns):| -0.132  |  0.000  |  0.000  | -0.037  |  0.000  |  0.000  | -0.095  |
|    Violating Paths:|   10    |    0    |    0    |    7    |    1    |    0    |    2    |
|          All Paths:|  14711  |  14458  |   26    |   117   |   110   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.837%
Routing Overflow: 0.52% H and 0.06% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:12, real = 0:02:15, mem = 2014.5M, totSessionCpu=0:27:11 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> report_ccopt_skew_groups -summary -file ../reports/ORCA_TOP.innovus.postcts.ccopt_skew_groups.rpt
Clock tree timing engine global stage delay update for worst_corner:setup.early...
Clock tree timing engine global stage delay update for worst_corner:setup.early done. (took cpu=0:00:00.6 real=0:00:00.6)
Clock tree timing engine global stage delay update for worst_corner:setup.late...
Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock tree timing engine global stage delay update for best_corner:hold.early...
Clock tree timing engine global stage delay update for best_corner:hold.early done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock tree timing engine global stage delay update for best_corner:hold.late...
Clock tree timing engine global stage delay update for best_corner:hold.late done. (took cpu=0:00:00.1 real=0:00:00.1)
<CMD> report_ccopt_clock_trees -summary -file ../reports/ORCA_TOP.innovus.postcts.ccopt_clock_trees.rpt
Clock tree timing engine global stage delay update for worst_corner:setup.early...
Clock tree timing engine global stage delay update for worst_corner:setup.early done. (took cpu=0:00:00.3 real=0:00:00.3)
Clock tree timing engine global stage delay update for worst_corner:setup.late...
Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock tree timing engine global stage delay update for best_corner:hold.early...
Clock tree timing engine global stage delay update for best_corner:hold.early done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock tree timing engine global stage delay update for best_corner:hold.late...
Clock tree timing engine global stage delay update for best_corner:hold.late done. (took cpu=0:00:00.1 real=0:00:00.1)
<CMD> timeDesign -postCTS -prefix postcts -outDir ../reports/ORCA_TOP.innovus -expandedViews
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2331.5M)


------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.318  | -0.030  | -0.318  |  0.226  | -0.021  |  0.219  |  1.294  |
|           TNS (ns):| -0.525  | -0.158  | -0.318  |  0.000  | -0.049  |  0.000  |  0.000  |
|    Violating Paths:|   24    |   18    |    1    |    0    |    5    |    0    |    0    |
|          All Paths:|  14715  |  14451  |   26    |   122   |   116   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|test_worst_scenario | -0.318  |  0.170  | -0.318  |  0.590  | -0.021  |  0.235  | 14.548  |
|                    | -0.367  |  0.000  | -0.318  |  0.000  | -0.049  |  0.000  |  0.000  |
|                    |    6    |    0    |    1    |    0    |    5    |    0    |    0    |
|                    |  5986   |  5812   |    8    |   54    |   116   |   32    |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|func_worst_scenario | -0.030  | -0.030  |  0.564  |  0.226  | -0.021  |  0.219  |  1.294  |
|                    | -0.206  | -0.158  |  0.000  |  0.000  | -0.049  |  0.000  |  0.000  |
|                    |   23    |   18    |    0    |    0    |    5    |    0    |    0    |
|                    |  9876   |  9640   |   18    |   104   |   110   |   32    |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.837%
Routing Overflow: 0.52% H and 0.06% V
------------------------------------------------------------
Reported timing to dir ../reports/ORCA_TOP.innovus
Total CPU time: 11.17 sec
Total Real time: 12.0 sec
Total Memory Usage: 2331.71875 Mbytes
<CMD> timeDesign -postCTS -hold -prefix postcts -outDir ../reports/ORCA_TOP.innovus -expandedViews
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2279.7M)

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2301.02)
*** Calculating scaling factor for best_libs libraries using the default operating condition of each library.
Total number of fetched objects 55212
End delay calculation. (MEM=2368.73 CPU=0:00:11.4 REAL=0:00:12.0)
End delay calculation (fullDC). (MEM=2368.73 CPU=0:00:15.7 REAL=0:00:16.0)
*** Done Building Timing Graph (cpu=0:00:20.8 real=0:00:20.0 totSessionCpu=0:27:48 mem=2368.7M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 test_best_scenario func_best_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.057  |  0.002  |  0.155  | -0.011  | -0.000  |  0.121  | -0.057  |
|           TNS (ns):| -0.132  |  0.000  |  0.000  | -0.037  |  0.000  |  0.000  | -0.095  |
|    Violating Paths:|   10    |    0    |    0    |    7    |    1    |    0    |    2    |
|          All Paths:|  14711  |  14458  |   26    |   117   |   110   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|test_best_scenario  | -0.000  |  0.002  |  1.430  |  0.002  | -0.000  |  0.121  |  0.011  |
|                    | -0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    1    |    0    |    0    |    0    |    1    |    0    |    0    |
|                    |  5951   |  5796   |    8    |   41    |   110   |   32    |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|func_best_scenario  | -0.057  |  0.002  |  0.155  | -0.011  | -0.000  |  0.121  | -0.057  |
|                    | -0.132  |  0.000  |  0.000  | -0.037  |  0.000  |  0.000  | -0.095  |
|                    |   10    |    0    |    0    |    7    |    1    |    0    |    2    |
|                    |  9883   |  9647   |   18    |   104   |   110   |   32    |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

Density: 44.837%
Routing Overflow: 0.52% H and 0.06% V
------------------------------------------------------------
Reported timing to dir ../reports/ORCA_TOP.innovus
Total CPU time: 24.89 sec
Total Real time: 25.0 sec
Total Memory Usage: 2275.875 Mbytes
<CMD> redirect -tee ../reports/ORCA_TOP.innovus.postcts.density.rpt { reportDensityMap }
<CMD> summaryReport -noHtml -outfile ../reports/ORCA_TOP.innovus.postcts.summary.rpt
Start to collect the design information.
Build netlist information for Cell ORCA_TOP.
Finished collecting the design information.
Generating macro cells used in the design report.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file ../reports/ORCA_TOP.innovus.postcts.summary.rpt.
<CMD> saveDesign ORCA_TOP_postcts.innovus
#% Begin save design ... (date=05/04 15:37:10, mem=1842.7M)
% Begin Save ccopt configuration ... (date=05/04 15:37:10, mem=1842.7M)
% End Save ccopt configuration ... (date=05/04 15:37:11, total cpu=0:00:00.2, real=0:00:01.0, peak res=1843.3M, current mem=1843.3M)
% Begin Save netlist data ... (date=05/04 15:37:11, mem=1843.3M)
Writing Binary DB to ORCA_TOP_postcts.innovus.dat/ORCA_TOP.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/04 15:37:11, total cpu=0:00:00.1, real=0:00:00.0, peak res=1843.3M, current mem=1843.3M)
Saving congestion map file ORCA_TOP_postcts.innovus.dat/ORCA_TOP.route.congmap.gz ...
% Begin Save AAE data ... (date=05/04 15:37:12, mem=1844.3M)
Saving AAE Data ...
% End Save AAE data ... (date=05/04 15:37:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1844.3M, current mem=1844.3M)
% Begin Save clock tree data ... (date=05/04 15:37:14, mem=1844.3M)
% End Save clock tree data ... (date=05/04 15:37:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1844.3M, current mem=1844.3M)
Saving preference file ORCA_TOP_postcts.innovus.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=05/04 15:37:14, mem=1844.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/04 15:37:14, total cpu=0:00:00.2, real=0:00:00.0, peak res=1844.4M, current mem=1844.4M)
Saving PG file ORCA_TOP_postcts.innovus.dat/ORCA_TOP.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2275.9M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=05/04 15:37:15, mem=1844.4M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
func_worst_scenario
% End Save placement data ... (date=05/04 15:37:15, total cpu=0:00:00.1, real=0:00:00.0, peak res=1844.4M, current mem=1844.4M)
% Begin Save routing data ... (date=05/04 15:37:15, mem=1844.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=2275.9M) ***
% End Save routing data ... (date=05/04 15:37:16, total cpu=0:00:00.6, real=0:00:01.0, peak res=1844.6M, current mem=1844.6M)
Saving SCANDEF file ...
*** Scan Trace Summary (runtime: cpu: 0:00:00.1 , real: 0:00:00.0): 
Successfully traced 5 scan chains (total 5076 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_573" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_82_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_97" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s1_op1_reg_8_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_2_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_8_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_1_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_3_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_11_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_7_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_15_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_9_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_0_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_10_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_13_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_98" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_85" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_141" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_541" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_83" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 5 scan chains passed sanity check.
Saving property file ORCA_TOP_postcts.innovus.dat/ORCA_TOP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2403.9M) ***
#Saving pin access data to file ORCA_TOP_postcts.innovus.dat/ORCA_TOP.apa ...
#
Saving rc congestion map ORCA_TOP_postcts.innovus.dat/ORCA_TOP.congmap.gz ...
Saving power intent database ...
% Begin Save power constraints data ... (date=05/04 15:37:17, mem=1848.1M)
% End Save power constraints data ... (date=05/04 15:37:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1848.1M, current mem=1848.1M)
cmin cmax
Generated self-contained design ORCA_TOP_postcts.innovus.dat
#% End save design ... (date=05/04 15:37:20, total cpu=0:00:06.1, real=0:00:10.0, peak res=1848.5M, current mem=1848.5M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSC-1138          73  In scan chain "%s" DEF ordered section, ...
*** Message Summary: 73 warning(s), 0 error(s)

<CMD> fit
<CMD> setLayerPreference node_layer -isVisible 0
**INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
<CMD> report_clocks 
      --------------------------------------------------------------------------------------------------------------------  
                                                          Clock Descriptions                                                       
      --------------------------------------------------------------------------------------------------------------------  
                                                                                                         Attributes          
      --------------------------------------------------------------------------------------------------------------------  
        Clock Name             Source                     View           Period    Lead    Trail   Generated   Propagated   
      --------------------------------------------------------------------------------------------------------------------  
       PCI_CLK                pclk               func_worst_scenario    7.500   0.000    3.750       n           n        
       PCI_CLK                pclk               test_worst_scenario    7.500   0.000    3.750       n           n        
      SDRAM_CLK             sdram_clk            func_worst_scenario    4.100   0.000    2.050       n           n        
      SDRAM_CLK             sdram_clk            test_worst_scenario    4.100   0.000    2.050       n           n        
        SD_DDR_CLK              sd_CK              test_worst_scenario    4.100   0.000    2.050       y           n        
        SD_DDR_CLK              sd_CK              func_worst_scenario    4.100   0.000    2.050       y           n        
       SD_DDR_CLKn             sd_CKn              test_worst_scenario    4.100   0.000    2.050       y           n        
       SD_DDR_CLKn             sd_CKn              func_worst_scenario    4.100   0.000    2.050       y           n        
        SYS_2x_CLK           sys_2x_clk            func_worst_scenario    2.400   0.000    1.200       n           n        
        SYS_2x_CLK           sys_2x_clk            test_worst_scenario    2.400   0.000    1.200       n           n        
       SYS_CLK     I_CLOCKING/sys_clk_in_reg/Q   func_worst_scenario    4.800   0.000    2.400       y           n        
       SYS_CLK     I_CLOCKING/sys_clk_in_reg/Q   test_worst_scenario    4.800   0.000    2.400       y           n        
       ate_clk               ate_clk             test_worst_scenario   30.000   0.000   15.000       n           n        
      v_PCI_CLK                 -                func_worst_scenario    7.500   0.000    3.750       n           n        
      v_PCI_CLK                 -                test_worst_scenario    7.500   0.000    3.750       n           n        
       v_SDRAM_CLK                -                test_worst_scenario    4.100   0.000    2.050       n           n        
       v_SDRAM_CLK                -                func_worst_scenario    4.100   0.000    2.050       n           n        
      --------------------------------------------------------------------------------------------------------------------  
      ------------------------------------------------------------------------------------------------------------------------------------------------------  
                                                                           Generated-Clock Descriptions                                                                        
      ------------------------------------------------------------------------------------------------------------------------------------------------------  
          Name          Generated Source(pin)        Master      Master-clock          View           Invert     Freq.      Duty-Cycle   Edges   Edge-Shift   
                                                   Source(pin)                                                 Multiplier                                     
      ------------------------------------------------------------------------------------------------------------------------------------------------------  
        SD_DDR_CLK              sd_CK               sdram_clk     SDRAM_CLK     func_worst_scenario     n         1/1           50         -         -        
        SD_DDR_CLK              sd_CK               sdram_clk     SDRAM_CLK     test_worst_scenario     n         1/1           50         -         -        
       SD_DDR_CLKn             sd_CKn               sdram_clk     SDRAM_CLK     func_worst_scenario     y         1/1           50         -         -        
       SD_DDR_CLKn             sd_CKn               sdram_clk     SDRAM_CLK     test_worst_scenario     y         1/1           50         -         -        
       SYS_CLK     I_CLOCKING/sys_clk_in_reg/Q    sys_2x_clk    SYS_2x_CLK    func_worst_scenario     n         1/2           50         -         -        
       SYS_CLK     I_CLOCKING/sys_clk_in_reg/Q    sys_2x_clk    SYS_2x_CLK    test_worst_scenario     n         1/2           50         -         -        
      ------------------------------------------------------------------------------------------------------------------------------------------------------  
<CMD> report_clocks 
      --------------------------------------------------------------------------------------------------------------------  
                                                          Clock Descriptions                                                       
      --------------------------------------------------------------------------------------------------------------------  
                                                                                                         Attributes          
      --------------------------------------------------------------------------------------------------------------------  
        Clock Name             Source                     View           Period    Lead    Trail   Generated   Propagated   
      --------------------------------------------------------------------------------------------------------------------  
       PCI_CLK                pclk               func_worst_scenario    7.500   0.000    3.750       n           n        
       PCI_CLK                pclk               test_worst_scenario    7.500   0.000    3.750       n           n        
      SDRAM_CLK             sdram_clk            func_worst_scenario    4.100   0.000    2.050       n           n        
      SDRAM_CLK             sdram_clk            test_worst_scenario    4.100   0.000    2.050       n           n        
        SD_DDR_CLK              sd_CK              test_worst_scenario    4.100   0.000    2.050       y           n        
        SD_DDR_CLK              sd_CK              func_worst_scenario    4.100   0.000    2.050       y           n        
       SD_DDR_CLKn             sd_CKn              test_worst_scenario    4.100   0.000    2.050       y           n        
       SD_DDR_CLKn             sd_CKn              func_worst_scenario    4.100   0.000    2.050       y           n        
        SYS_2x_CLK           sys_2x_clk            func_worst_scenario    2.400   0.000    1.200       n           n        
        SYS_2x_CLK           sys_2x_clk            test_worst_scenario    2.400   0.000    1.200       n           n        
       SYS_CLK     I_CLOCKING/sys_clk_in_reg/Q   func_worst_scenario    4.800   0.000    2.400       y           n        
       SYS_CLK     I_CLOCKING/sys_clk_in_reg/Q   test_worst_scenario    4.800   0.000    2.400       y           n        
       ate_clk               ate_clk             test_worst_scenario   30.000   0.000   15.000       n           n        
      v_PCI_CLK                 -                func_worst_scenario    7.500   0.000    3.750       n           n        
      v_PCI_CLK                 -                test_worst_scenario    7.500   0.000    3.750       n           n        
       v_SDRAM_CLK                -                test_worst_scenario    4.100   0.000    2.050       n           n        
       v_SDRAM_CLK                -                func_worst_scenario    4.100   0.000    2.050       n           n        
      --------------------------------------------------------------------------------------------------------------------  
      ------------------------------------------------------------------------------------------------------------------------------------------------------  
                                                                           Generated-Clock Descriptions                                                                        
      ------------------------------------------------------------------------------------------------------------------------------------------------------  
          Name          Generated Source(pin)        Master      Master-clock          View           Invert     Freq.      Duty-Cycle   Edges   Edge-Shift   
                                                   Source(pin)                                                 Multiplier                                     
      ------------------------------------------------------------------------------------------------------------------------------------------------------  
        SD_DDR_CLK              sd_CK               sdram_clk     SDRAM_CLK     func_worst_scenario     n         1/1           50         -         -        
        SD_DDR_CLK              sd_CK               sdram_clk     SDRAM_CLK     test_worst_scenario     n         1/1           50         -         -        
       SD_DDR_CLKn             sd_CKn               sdram_clk     SDRAM_CLK     func_worst_scenario     y         1/1           50         -         -        
       SD_DDR_CLKn             sd_CKn               sdram_clk     SDRAM_CLK     test_worst_scenario     y         1/1           50         -         -        
       SYS_CLK     I_CLOCKING/sys_clk_in_reg/Q    sys_2x_clk    SYS_2x_CLK    func_worst_scenario     n         1/2           50         -         -        
       SYS_CLK     I_CLOCKING/sys_clk_in_reg/Q    sys_2x_clk    SYS_2x_CLK    test_worst_scenario     n         1/2           50         -         -        
      ------------------------------------------------------------------------------------------------------------------------------------------------------  
<CMD> report_ccopt_clock_tree_structure
Clock tree PCI_CLK:
 Total FF: 394
 Max Level: 7
   (L1) port pclk
   \_  (L2) occ_int2/U_clk_control_i_2/CTS_cdb_buf_00490/A -> Y (NBUFFX4_LVT)
   |   \_  (L3) occ_int2/U_clk_control_i_2/CTS_cdb_buf_00491/A -> Y (NBUFFX2_LVT)
   |       \_  (L4) occ_int2/U_clk_control_i_2/CTS_cdb_buf_00492/A -> Y (NBUFFX2_LVT)
   |           \_  (L5) occ_int2/U_clk_control_i_2/CTS_cdb_buf_00493/A -> Y (NBUFFX2_LVT)
   |               \_  (L6) occ_int2/U_clk_control_i_2/CTS_ccl_a_buf_00357/A -> Y (NBUFFX4_LVT)
   |                   \_ ... (8 sinks omitted)
   \_  (L2) occ_int2/fast_clk_2_clkgt/u_icg/CLK -> GCLK (CGLNPRX2_LVT)
       \_  (L3) occ_int2/U1/A1 -> Y (AO21X1_LVT)
           \_  (L4) I_CLOCKING/CTS_ccl_a_buf_00018/A -> Y (NBUFFX2_LVT)
           |   \_  (L5) I_CLOCKING/CTS_cdb_buf_00539/A -> Y (NBUFFX2_LVT)
           |       \_  (L6) I_CLOCKING/CTS_ccl_a_buf_00015/A -> Y (NBUFFX4_LVT)
           |           \_ ... (2 sinks omitted)
           \_  (L4) I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK -> GCLK (CGLPPRX2_LVT)
               \_  (L5) I_PCI_TOP/CTS_cid_buf_00445/A -> Y (NBUFFX16_LVT)
                   \_  (L6) I_PCI_TOP/CTS_ccl_a_buf_00006/A -> Y (NBUFFX32_LVT)
                   |   \_ ... (100 sinks omitted)
                   \_  (L6) I_PCI_TOP/CTS_ccl_a_buf_00008/A -> Y (NBUFFX32_LVT)
                   |   \_ ... (100 sinks omitted)
                   \_  (L6) I_PCI_TOP/CTS_ccl_a_buf_00010/A -> Y (NBUFFX32_LVT)
                   |   \_ ... (100 sinks omitted)
                   \_  (L6) I_PCI_TOP/CTS_ccl_a_buf_00012/A -> Y (NBUFFX32_LVT)
                       \_ ... (84 sinks omitted)

Clock tree SDRAM_CLK:
 Total FF: 2926
 Max Level: 9
   (L1) port sdram_clk
   \_  (L2) occ_int2/U_clk_control_i_1/CTS_ccl_a_buf_00354/A -> Y (NBUFFX2_LVT)
   |   \_  (L3) occ_int2/U_clk_control_i_1/CTS_cdb_buf_00485/A -> Y (NBUFFX2_LVT)
   |       \_  (L4) occ_int2/U_clk_control_i_1/CTS_cdb_buf_00486/A -> Y (NBUFFX2_LVT)
   |           \_  (L5) occ_int2/U_clk_control_i_1/CTS_cdb_buf_00487/A -> Y (NBUFFX2_LVT)
   |               \_  (L6) occ_int2/U_clk_control_i_1/CTS_cdb_buf_00488/A -> Y (NBUFFX2_LVT)
   |                   \_  (L7) occ_int2/U_clk_control_i_1/CTS_cdb_buf_00489/A -> Y (NBUFFX2_LVT)
   |                       \_  (L8) occ_int2/U_clk_control_i_1/CTS_cdb_buf_00484/A -> Y (NBUFFX2_LVT)
   |                           \_ ... (8 sinks omitted)
   \_  (L2) occ_int2/fast_clk_1_clkgt/u_icg/CLK -> GCLK (CGLNPRX8_LVT)
       \_  (L3) occ_int2/U2/A1 -> Y (AO21X2_LVT)
           \_  (L4) CTS_ccl_a_buf_00224/A -> Y (NBUFFX4_LVT)
           |   \_  (L5) CTS_ccl_a_buf_00221/A -> Y (NBUFFX8_LVT)
           |       \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13008/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_ccl_a_buf_00024/A -> Y (NBUFFX4_LVT)
           |       |       \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13009/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_ccl_a_buf_00021/A -> Y (NBUFFX4_LVT)
           |       |       \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13010/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_csf_buf_00386/A -> Y (NBUFFX2_LVT)
           |       |       \_  (L8) CTS_ccl_a_buf_00030/A -> Y (NBUFFX4_LVT)
           |       |           \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13011/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_csf_buf_00387/A -> Y (NBUFFX2_LVT)
           |       |       \_  (L8) CTS_ccl_a_buf_00027/A -> Y (NBUFFX4_LVT)
           |       |           \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13012/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_ccl_a_buf_00036/A -> Y (NBUFFX4_LVT)
           |       |       \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13013/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_ccl_a_buf_00033/A -> Y (NBUFFX4_LVT)
           |       |       \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13014/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_ccl_a_buf_00039/A -> Y (NBUFFX4_LVT)
           |       |       \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13015/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_ccl_a_buf_00051/A -> Y (NBUFFX4_LVT)
           |       |       \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13016/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_ccl_a_buf_00066/A -> Y (NBUFFX4_LVT)
           |       |       \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13017/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_csf_buf_00375/A -> Y (NBUFFX2_LVT)
           |       |       \_  (L8) CTS_ccl_a_buf_00063/A -> Y (NBUFFX4_LVT)
           |       |           \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13018/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_ccl_a_buf_00048/A -> Y (NBUFFX4_LVT)
           |       |       \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13019/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_ccl_a_buf_00078/A -> Y (NBUFFX4_LVT)
           |       |       \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13020/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_csf_buf_00369/A -> Y (NBUFFX2_LVT)
           |       |       \_  (L8) CTS_ccl_a_buf_00081/A -> Y (NBUFFX4_LVT)
           |       |           \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13021/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_ccl_a_buf_00096/A -> Y (NBUFFX4_LVT)
           |       |       \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13022/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_ccl_a_buf_00087/A -> Y (NBUFFX4_LVT)
           |       |       \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13023/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_ccl_a_buf_00105/A -> Y (NBUFFX4_LVT)
           |       |       \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13024/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_ccl_a_buf_00084/A -> Y (NBUFFX4_LVT)
           |       |       \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13025/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_ccl_a_buf_00069/A -> Y (NBUFFX4_LVT)
           |       |       \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13026/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_ccl_a_buf_00108/A -> Y (NBUFFX4_LVT)
           |       |       \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13027/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_ccl_a_buf_00111/A -> Y (NBUFFX4_LVT)
           |       |       \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13028/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_ccl_a_buf_00093/A -> Y (NBUFFX4_LVT)
           |       |       \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13029/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_ccl_a_buf_00114/A -> Y (NBUFFX4_LVT)
           |       |       \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13030/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_ccl_a_buf_00045/A -> Y (NBUFFX4_LVT)
           |       |       \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13031/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_ccl_a_buf_00102/A -> Y (NBUFFX4_LVT)
           |       |       \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13032/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_csf_buf_00363/A -> Y (NBUFFX2_LVT)
           |       |       \_  (L8) CTS_ccl_a_buf_00099/A -> Y (NBUFFX4_LVT)
           |       |           \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13033/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_ccl_a_buf_00072/A -> Y (NBUFFX4_LVT)
           |       |       \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13034/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_ccl_a_buf_00090/A -> Y (NBUFFX4_LVT)
           |       |       \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13035/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_ccl_a_buf_00042/A -> Y (NBUFFX4_LVT)
           |       |       \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13036/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_ccl_a_buf_00075/A -> Y (NBUFFX4_LVT)
           |       |       \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13037/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_csf_buf_00377/A -> Y (NBUFFX2_LVT)
           |       |       \_  (L8) CTS_ccl_a_buf_00057/A -> Y (NBUFFX4_LVT)
           |       |           \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13038/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_ccl_a_buf_00060/A -> Y (NBUFFX4_LVT)
           |       |       \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13039/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_ccl_a_buf_00054/A -> Y (NBUFFX4_LVT)
           |       |       \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U55/A -> Y (IBUFFX16_LVT)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13008/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13009/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13010/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13011/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13012/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13013/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13014/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13015/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13016/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13017/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13018/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13019/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13020/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13021/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13022/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13023/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13024/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13025/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13026/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13027/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13028/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13029/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13030/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13031/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13032/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13033/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13034/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13035/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13036/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13037/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13038/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13039/A3 -> Y (AO22X1_HVT)
           |       |       \_ ... (1 fanout omitted)
           |       \_  (L6) U194/A -> Y (IBUFFX16_LVT)
           |           \_ ... (1 sinks omitted)
           \_  (L4) CTS_ccl_buf_00215/A -> Y (NBUFFX2_LVT)
           |   \_  (L5) CTS_ccl_a_buf_00213/A -> Y (NBUFFX16_LVT)
           |       \_  (L6) CTS_ccl_a_buf_00210/A -> Y (NBUFFX32_LVT)
           |       |   \_ ... (73 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/CTS_ccl_a_buf_00208/A -> Y (NBUFFX32_LVT)
           |           \_ ... (93 sinks omitted)
           \_  (L4) I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK -> GCLK (CGLPPRX2_LVT)
           |   \_  (L5) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00159/A -> Y (NBUFFX32_LVT)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00130/A -> Y (NBUFFX32_LVT)
           |       |   \_ ... (98 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00132/A -> Y (NBUFFX32_LVT)
           |       |   \_ ... (98 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00134/A -> Y (NBUFFX32_LVT)
           |       |   \_ ... (81 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00136/A -> Y (NBUFFX32_LVT)
           |       |   \_ ... (97 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00138/A -> Y (NBUFFX32_LVT)
           |       |   \_ ... (85 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00140/A -> Y (NBUFFX32_LVT)
           |       |   \_ ... (99 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00142/A -> Y (NBUFFX32_LVT)
           |       |   \_ ... (100 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00144/A -> Y (NBUFFX32_LVT)
           |       |   \_ ... (100 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00146/A -> Y (NBUFFX32_LVT)
           |       |   \_ ... (90 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00148/A -> Y (NBUFFX32_LVT)
           |       |   \_ ... (100 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00150/A -> Y (NBUFFX32_LVT)
           |       |   \_ ... (97 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00152/A -> Y (NBUFFX32_LVT)
           |       |   \_ ... (100 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00154/A -> Y (NBUFFX32_LVT)
           |       |   \_ ... (100 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00156/A -> Y (NBUFFX32_LVT)
           |           \_ ... (98 sinks omitted)
           \_  (L4) I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK -> GCLK (CGLNPRX2_LVT)
               \_  (L5) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00204/A -> Y (NBUFFX32_LVT)
                   \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00175/A -> Y (NBUFFX32_LVT)
                   |   \_ ... (100 sinks omitted)
                   \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00177/A -> Y (NBUFFX32_LVT)
                   |   \_ ... (91 sinks omitted)
                   \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00179/A -> Y (NBUFFX32_LVT)
                   |   \_ ... (90 sinks omitted)
                   \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00181/A -> Y (NBUFFX32_LVT)
                   |   \_ ... (91 sinks omitted)
                   \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00183/A -> Y (NBUFFX32_LVT)
                   |   \_ ... (97 sinks omitted)
                   \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00185/A -> Y (NBUFFX32_LVT)
                   |   \_ ... (100 sinks omitted)
                   \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00187/A -> Y (NBUFFX32_LVT)
                   |   \_ ... (100 sinks omitted)
                   \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00189/A -> Y (NBUFFX32_LVT)
                   |   \_ ... (100 sinks omitted)
                   \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00191/A -> Y (NBUFFX32_LVT)
                   |   \_ ... (100 sinks omitted)
                   \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00193/A -> Y (NBUFFX32_LVT)
                   |   \_ ... (96 sinks omitted)
                   \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00195/A -> Y (NBUFFX32_LVT)
                   |   \_ ... (100 sinks omitted)
                   \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00197/A -> Y (NBUFFX32_LVT)
                   |   \_ ... (100 sinks omitted)
                   \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00199/A -> Y (NBUFFX32_LVT)
                   |   \_ ... (100 sinks omitted)
                   \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00201/A -> Y (NBUFFX32_LVT)
                       \_ ... (78 sinks omitted)

Clock tree SYS_2x_CLK:
 Total FF: 205
 Max Level: 12
   (L1) port sys_2x_clk
   \_  (L2) I_CLOCKING/sys_clk_in_reg/CLK (generator input) (SDFFX1_LVT)
   |   (L2) I_CLOCKING/sys_clk_in_reg/Q (generated clock tree SYS_CLK) (SDFFX1_LVT)
   |   \_ ... (1 fanout in clock tree SYS_CLK omitted)
   \_  (L2) occ_int2/CTS_ccl_a_buf_00351/A -> Y (NBUFFX4_LVT)
       \_  (L3) occ_int2/U_clk_control_i_0/CTS_cdb_buf_00497/A -> Y (NBUFFX2_LVT)
       |   \_  (L4) occ_int2/U_clk_control_i_0/CTS_cdb_buf_00498/A -> Y (NBUFFX2_LVT)
       |       \_  (L5) occ_int2/U_clk_control_i_0/CTS_cdb_buf_00499/A -> Y (NBUFFX2_LVT)
       |           \_  (L6) occ_int2/U_clk_control_i_0/CTS_cdb_buf_00500/A -> Y (NBUFFX2_LVT)
       |               \_  (L7) occ_int2/U_clk_control_i_0/CTS_cdb_buf_00501/A -> Y (NBUFFX2_LVT)
       |                   \_  (L8) occ_int2/U_clk_control_i_0/CTS_cdb_buf_00502/A -> Y (NBUFFX2_LVT)
       |                       \_  (L9) occ_int2/U_clk_control_i_0/CTS_cdb_buf_00503/A -> Y (NBUFFX2_LVT)
       |                           \_  (L10) occ_int2/U_clk_control_i_0/CTS_ccl_a_buf_00348/A -> Y (NBUFFX4_LVT)
       |                               \_ ... (8 sinks omitted)
       \_  (L3) occ_int2/fast_clk_0_clkgt/CTS_cdb_buf_00494/A -> Y (NBUFFX2_LVT)
           \_  (L4) occ_int2/fast_clk_0_clkgt/CTS_cdb_buf_00495/A -> Y (NBUFFX2_LVT)
               \_  (L5) occ_int2/fast_clk_0_clkgt/CTS_cdb_buf_00496/A -> Y (NBUFFX2_LVT)
                   \_  (L6) occ_int2/fast_clk_0_clkgt/u_icg/CLK -> GCLK (CGLNPRX8_LVT)
                       \_  (L7) occ_int2/U3/A1 -> Y (AO21X1_LVT)
                           \_  (L8) I_CLOCKING/CTS_ccl_a_buf_00238/A -> Y (NBUFFX8_LVT)
                           |   \_  (L9) I_CLOCKING/CTS_cdb_buf_00538/A -> Y (NBUFFX2_LVT)
                           |       \_  (L10) I_CLOCKING/CTS_ccl_a_buf_00235/A -> Y (NBUFFX2_LVT)
                           |           \_ ... (2 sinks omitted)
                           \_  (L7) port I_RISC_CORE/clk
                               \_  (L8) I_RISC_CORE/ls_in_0_clk/A -> Y (LSUPX4_LVT)
                                   \_  (L9) I_RISC_CORE/CTS_ccl_a_buf_00232/A -> Y (NBUFFX16_LVT)
                                   |   \_  (L10) I_RISC_CORE/CTS_ccl_a_buf_00229/A -> Y (NBUFFX8_LVT)
                                   |   |   \_ ... (15 sinks omitted)
                                   |   \_  (L10) I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK -> GCLK (CGLPPRX8_LVT)
                                   |   |   \_ ... (17 sinks omitted)
                                   |   \_  (L10) I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK -> GCLK (CGLPPRX8_LVT)
                                   |   |   \_ ... (16 sinks omitted)
                                   |   \_  (L10) I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK -> GCLK (CGLPPRX8_LVT)
                                   |   |   \_ ... (16 sinks omitted)
                                   |   \_  (L10) I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/CLK -> GCLK (CGLPPRX2_LVT)
                                   |   |   \_ ... (4 sinks omitted)
                                   |   \_  (L10) I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK -> GCLK (CGLPPRX2_LVT)
                                   |   |   \_ ... (8 sinks omitted)
                                   |   \_  (L10) I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK -> GCLK (CGLPPRX2_LVT)
                                   |   |   \_ ... (9 sinks omitted)
                                   |   \_  (L10) I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK -> GCLK (CGLPPRX2_LVT)
                                   |   |   \_ ... (9 sinks omitted)
                                   |   \_  (L10) I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK -> GCLK (CGLPPRX2_LVT)
                                   |   |   \_ ... (9 sinks omitted)
                                   |   \_  (L10) I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK -> GCLK (CGLPPRX2_LVT)
                                   |   |   \_ ... (9 sinks omitted)
                                   |   \_  (L10) I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK -> GCLK (CGLPPRX2_LVT)
                                   |   |   \_ ... (9 sinks omitted)
                                   |   \_  (L10) I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK -> GCLK (CGLPPRX2_LVT)
                                   |   |   \_ ... (9 sinks omitted)
                                   |   \_  (L10) I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK -> GCLK (CGLPPRX2_LVT)
                                   |   |   \_ ... (9 sinks omitted)
                                   |   \_  (L10) I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK -> GCLK (CGLPPRX2_LVT)
                                   |   |   \_ ... (9 sinks omitted)
                                   |   \_  (L10) I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK -> GCLK (CGLPPRX2_LVT)
                                   |   |   \_ ... (9 sinks omitted)
                                   |   \_  (L10) I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK -> GCLK (CGLPPRX2_LVT)
                                   |       \_ ... (5 sinks omitted)
                                   \_  (L9) I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK -> GCLK (CGLPPRX8_LVT)
                                       \_ ... (32 sinks omitted)

Clock tree ate_clk:
 Total FF: 16
 Max Level: 10
   (L1) port ate_clk
   \_  (L2) CTS_ccl_a_buf_00339/A -> Y (NBUFFX4_LVT)
   |   \_  (L3) CTS_ccl_a_buf_00336/A -> Y (NBUFFX2_LVT)
   |   |   \_  (L4) CTS_ccl_a_buf_00333/A -> Y (NBUFFX2_LVT)
   |   |   |   \_  (L5) CTS_cfo_buf_00465/A -> Y (NBUFFX2_LVT)
   |   |   |   |   \_  (L6) CTS_cdb_buf_00513/A -> Y (NBUFFX2_LVT)
   |   |   |   |       \_  (L7) CTS_cdb_buf_00514/A -> Y (NBUFFX2_LVT)
   |   |   |   |           \_  (L8) CTS_cdb_buf_00515/A -> Y (NBUFFX2_LVT)
   |   |   |   |               \_  (L9) CTS_ccl_a_buf_00330/A -> Y (NBUFFX4_LVT)
   |   |   |   |                   \_ ... (4 sinks omitted)
   |   |   |   \_  (L5) occ_int2/slow_clk_0_clkgt/u_icg/CLK -> GCLK (CGLNPRX8_LVT)
   |   |   |       \_  (L6) occ_int2/U3/A3 -> Y (AO21X1_LVT)
   |   |   |       |   \_ ... (2 fanout omitted)
   |   |   |       \_  (L6) snps_clk_chain_1/CTS_ccl_a_buf_00244/A -> Y (NBUFFX2_LVT)
   |   |   |           \_  (L7) snps_clk_chain_1/CTS_cdb_buf_00522/A -> Y (NBUFFX2_LVT)
   |   |   |               \_  (L8) snps_clk_chain_1/CTS_ccl_a_buf_00241/A -> Y (NBUFFX2_LVT)
   |   |   |                   \_ ... (6 sinks omitted)
   |   |   \_  (L4) CTS_cfo_buf_00467/A -> Y (NBUFFX2_LVT)
   |   |       \_  (L5) occ_int2/slow_clk_2_clkgt/u_icg/CLK -> GCLK (CGLNPRX2_LVT)
   |   |           \_  (L6) occ_int2/U1/A3 -> Y (AO21X1_LVT)
   |   |               \_ ... (2 fanout omitted)
   |   \_  (L3) occ_int2/slow_clk_1_clkgt/u_icg/CLK -> GCLK (CGLNPRX8_LVT)
   |       \_  (L4) occ_int2/U2/A3 -> Y (AO21X2_LVT)
   |           \_ ... (4 fanout omitted)
   \_  (L2) I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/CLK -> GCLK (CGLNPRX8_LVT)
       \_  (L3) I_CLOCKING/CTS_ccl_a_buf_00327/A -> Y (NBUFFX32_LVT)
           \_  (L4) I_CLOCKING/occ_int1/U1/A3 -> Y (AO21X2_LVT)
           |   \_  (L5) CTS_cdb_buf_00545/A -> Y (NBUFFX2_LVT)
           |   |   \_  (L6) CTS_ccl_a_buf_00316/A -> Y (NBUFFX32_LVT)
           |   |       \_  (L7) CTS_ccl_a_buf_00311/A -> Y (NBUFFX16_LVT)
           |   |       |   \_  (L8) CTS_cpc_drv_buf_00574/A -> Y (NBUFFX32_LVT)
           |   |       |   |   \_ ... (25 sinks omitted)
           |   |       |   \_  (L8) I_PARSER/CTS_cpc_drv_buf_00575/A -> Y (NBUFFX8_LVT)
           |   |       |       \_ ... (19 sinks omitted)
           |   |       \_  (L7) CTS_ccl_a_buf_00313/A -> Y (NBUFFX32_LVT)
           |   |       |   \_ ... (70 sinks omitted)
           |   |       \_  (L7) I_CONTEXT_MEM/CTS_ccl_a_buf_00309/A -> Y (NBUFFX32_LVT)
           |   |       |   \_ ... (32 sinks omitted)
           |   |       \_  (L7) I_CONTEXT_MEM/clk_gate_ram_read_addr_reg/latch/CLK -> GCLK (CGLPPRX2_LVT)
           |   |       |   \_ ... (6 sinks omitted)
           |   |       \_  (L7) I_CONTEXT_MEM/clk_gate_ram_write_addr_reg/latch/CLK -> GCLK (CGLPPRX2_LVT)
           |   |           \_ ... (6 sinks omitted)
           |   \_  (L5) I_BLENDER_0/clk_gate_rem_green_reg/latch/CLK -> GCLK (CGLPPRX2_LVT)
           |   |   \_  (L6) I_BLENDER_0/CTS_ccl_a_buf_00271/A -> Y (NBUFFX16_LVT)
           |   |       \_  (L7) I_BLENDER_0/CTS_ccl_a_buf_00254/A -> Y (NBUFFX32_LVT)
           |   |       |   \_ ... (99 sinks omitted)
           |   |       \_  (L7) I_BLENDER_0/CTS_ccl_a_buf_00256/A -> Y (NBUFFX32_LVT)
           |   |       |   \_ ... (87 sinks omitted)
           |   |       \_  (L7) I_BLENDER_0/CTS_ccl_a_buf_00258/A -> Y (NBUFFX32_LVT)
           |   |       |   \_ ... (94 sinks omitted)
           |   |       \_  (L7) I_BLENDER_0/CTS_ccl_a_buf_00260/A -> Y (NBUFFX32_LVT)
           |   |       |   \_ ... (85 sinks omitted)
           |   |       \_  (L7) I_BLENDER_0/CTS_ccl_a_buf_00262/A -> Y (NBUFFX32_LVT)
           |   |       |   \_ ... (100 sinks omitted)
           |   |       \_  (L7) I_BLENDER_0/CTS_ccl_a_buf_00264/A -> Y (NBUFFX32_LVT)
           |   |       |   \_ ... (99 sinks omitted)
           |   |       \_  (L7) I_BLENDER_0/CTS_ccl_a_buf_00266/A -> Y (NBUFFX32_LVT)
           |   |       |   \_ ... (74 sinks omitted)
           |   |       \_  (L7) I_BLENDER_0/CTS_ccl_a_buf_00268/A -> Y (NBUFFX32_LVT)
           |   |           \_ ... (95 sinks omitted)
           |   \_  (L5) I_BLENDER_1/clk_gate_rem_green_reg/latch/CLK -> GCLK (CGLPPRX2_LVT)
           |       \_  (L6) I_BLENDER_1/CTS_ccl_a_buf_00301/A -> Y (NBUFFX32_LVT)
           |           \_  (L7) I_BLENDER_1/CTS_ccl_a_buf_00282/A -> Y (NBUFFX32_LVT)
           |           |   \_ ... (94 sinks omitted)
           |           \_  (L7) I_BLENDER_1/CTS_ccl_a_buf_00284/A -> Y (NBUFFX32_LVT)
           |           |   \_ ... (93 sinks omitted)
           |           \_  (L7) I_BLENDER_1/CTS_ccl_a_buf_00286/A -> Y (NBUFFX32_LVT)
           |           |   \_ ... (95 sinks omitted)
           |           \_  (L7) I_BLENDER_1/CTS_ccl_a_buf_00288/A -> Y (NBUFFX32_LVT)
           |           |   \_ ... (90 sinks omitted)
           |           \_  (L7) I_BLENDER_1/CTS_ccl_a_buf_00290/A -> Y (NBUFFX32_LVT)
           |           |   \_ ... (90 sinks omitted)
           |           \_  (L7) I_BLENDER_1/CTS_ccl_a_buf_00292/A -> Y (NBUFFX32_LVT)
           |           |   \_ ... (100 sinks omitted)
           |           \_  (L7) I_BLENDER_1/CTS_ccl_a_buf_00294/A -> Y (NBUFFX32_LVT)
           |           |   \_ ... (90 sinks omitted)
           |           \_  (L7) I_BLENDER_1/CTS_ccl_a_buf_00296/A -> Y (NBUFFX32_LVT)
           |           |   \_ ... (92 sinks omitted)
           |           \_  (L7) I_BLENDER_1/CTS_ccl_a_buf_00298/A -> Y (NBUFFX32_LVT)
           |               \_ ... (81 sinks omitted)
           \_  (L4) I_CLOCKING/snps_clk_chain_0/CTS_ccl_a_buf_00322/A -> Y (NBUFFX16_LVT)
               \_  (L5) I_CLOCKING/snps_clk_chain_0/CTS_cdb_buf_00505/A -> Y (NBUFFX2_LVT)
                   \_  (L6) I_CLOCKING/snps_clk_chain_0/CTS_cdb_buf_00506/A -> Y (NBUFFX2_LVT)
                       \_  (L7) I_CLOCKING/snps_clk_chain_0/CTS_ccl_a_buf_00319/A -> Y (NBUFFX2_LVT)
                           \_ ... (2 sinks omitted)

Generated clock tree SYS_CLK:
 Total FF: 1724
 Max Level: 10
   (L1) I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT)
   \_  (L2) I_CLOCKING/occ_int1/CTS_cdb_buf_00504/A -> Y (NBUFFX2_LVT)
       \_  (L3) I_CLOCKING/occ_int1/U_clk_control_i_0/CTS_cdb_buf_00516/A -> Y (NBUFFX2_LVT)
       |   \_  (L4) I_CLOCKING/occ_int1/U_clk_control_i_0/CTS_cdb_buf_00517/A -> Y (NBUFFX2_LVT)
       |       \_  (L5) I_CLOCKING/occ_int1/U_clk_control_i_0/CTS_cdb_buf_00518/A -> Y (NBUFFX2_LVT)
       |           \_  (L6) I_CLOCKING/occ_int1/U_clk_control_i_0/CTS_cdb_buf_00519/A -> Y (NBUFFX2_LVT)
       |               \_  (L7) I_CLOCKING/occ_int1/U_clk_control_i_0/CTS_cdb_buf_00520/A -> Y (NBUFFX2_LVT)
       |                   \_  (L8) I_CLOCKING/occ_int1/U_clk_control_i_0/CTS_cdb_buf_00521/A -> Y (NBUFFX2_LVT)
       |                       \_  (L9) I_CLOCKING/occ_int1/U_clk_control_i_0/CTS_ccl_a_buf_00345/A -> Y (NBUFFX2_LVT)
       |                           \_ ... (8 sinks omitted)
       \_  (L3) I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK -> GCLK (CGLNPRX2_LVT)
           \_  (L4) I_CLOCKING/occ_int1/CTS_ccl_a_buf_00342/A -> Y (NBUFFX32_LVT)
               \_  (L5) I_CLOCKING/occ_int1/U1/A1 -> Y (AO21X2_LVT)
                   \_ ... (3 fanout omitted)

**INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
**INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
<CMD> ctd_win -id ctd_window
invalid command name "report_clock_tree_structure"
<CMD> ctd_win -id ctd_window
<CMD> report_ccopt_clock_tree_structure
Clock tree PCI_CLK:
 Total FF: 394
 Max Level: 7
   (L1) port pclk
   \_  (L2) occ_int2/U_clk_control_i_2/CTS_cdb_buf_00490/A -> Y (NBUFFX4_LVT)
   |   \_  (L3) occ_int2/U_clk_control_i_2/CTS_cdb_buf_00491/A -> Y (NBUFFX2_LVT)
   |       \_  (L4) occ_int2/U_clk_control_i_2/CTS_cdb_buf_00492/A -> Y (NBUFFX2_LVT)
   |           \_  (L5) occ_int2/U_clk_control_i_2/CTS_cdb_buf_00493/A -> Y (NBUFFX2_LVT)
   |               \_  (L6) occ_int2/U_clk_control_i_2/CTS_ccl_a_buf_00357/A -> Y (NBUFFX4_LVT)
   |                   \_ ... (8 sinks omitted)
   \_  (L2) occ_int2/fast_clk_2_clkgt/u_icg/CLK -> GCLK (CGLNPRX2_LVT)
       \_  (L3) occ_int2/U1/A1 -> Y (AO21X1_LVT)
           \_  (L4) I_CLOCKING/CTS_ccl_a_buf_00018/A -> Y (NBUFFX2_LVT)
           |   \_  (L5) I_CLOCKING/CTS_cdb_buf_00539/A -> Y (NBUFFX2_LVT)
           |       \_  (L6) I_CLOCKING/CTS_ccl_a_buf_00015/A -> Y (NBUFFX4_LVT)
           |           \_ ... (2 sinks omitted)
           \_  (L4) I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK -> GCLK (CGLPPRX2_LVT)
               \_  (L5) I_PCI_TOP/CTS_cid_buf_00445/A -> Y (NBUFFX16_LVT)
                   \_  (L6) I_PCI_TOP/CTS_ccl_a_buf_00006/A -> Y (NBUFFX32_LVT)
                   |   \_ ... (100 sinks omitted)
                   \_  (L6) I_PCI_TOP/CTS_ccl_a_buf_00008/A -> Y (NBUFFX32_LVT)
                   |   \_ ... (100 sinks omitted)
                   \_  (L6) I_PCI_TOP/CTS_ccl_a_buf_00010/A -> Y (NBUFFX32_LVT)
                   |   \_ ... (100 sinks omitted)
                   \_  (L6) I_PCI_TOP/CTS_ccl_a_buf_00012/A -> Y (NBUFFX32_LVT)
                       \_ ... (84 sinks omitted)

Clock tree SDRAM_CLK:
 Total FF: 2926
 Max Level: 9
   (L1) port sdram_clk
   \_  (L2) occ_int2/U_clk_control_i_1/CTS_ccl_a_buf_00354/A -> Y (NBUFFX2_LVT)
   |   \_  (L3) occ_int2/U_clk_control_i_1/CTS_cdb_buf_00485/A -> Y (NBUFFX2_LVT)
   |       \_  (L4) occ_int2/U_clk_control_i_1/CTS_cdb_buf_00486/A -> Y (NBUFFX2_LVT)
   |           \_  (L5) occ_int2/U_clk_control_i_1/CTS_cdb_buf_00487/A -> Y (NBUFFX2_LVT)
   |               \_  (L6) occ_int2/U_clk_control_i_1/CTS_cdb_buf_00488/A -> Y (NBUFFX2_LVT)
   |                   \_  (L7) occ_int2/U_clk_control_i_1/CTS_cdb_buf_00489/A -> Y (NBUFFX2_LVT)
   |                       \_  (L8) occ_int2/U_clk_control_i_1/CTS_cdb_buf_00484/A -> Y (NBUFFX2_LVT)
   |                           \_ ... (8 sinks omitted)
   \_  (L2) occ_int2/fast_clk_1_clkgt/u_icg/CLK -> GCLK (CGLNPRX8_LVT)
       \_  (L3) occ_int2/U2/A1 -> Y (AO21X2_LVT)
           \_  (L4) CTS_ccl_a_buf_00224/A -> Y (NBUFFX4_LVT)
           |   \_  (L5) CTS_ccl_a_buf_00221/A -> Y (NBUFFX8_LVT)
           |       \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13008/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_ccl_a_buf_00024/A -> Y (NBUFFX4_LVT)
           |       |       \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13009/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_ccl_a_buf_00021/A -> Y (NBUFFX4_LVT)
           |       |       \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13010/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_csf_buf_00386/A -> Y (NBUFFX2_LVT)
           |       |       \_  (L8) CTS_ccl_a_buf_00030/A -> Y (NBUFFX4_LVT)
           |       |           \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13011/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_csf_buf_00387/A -> Y (NBUFFX2_LVT)
           |       |       \_  (L8) CTS_ccl_a_buf_00027/A -> Y (NBUFFX4_LVT)
           |       |           \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13012/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_ccl_a_buf_00036/A -> Y (NBUFFX4_LVT)
           |       |       \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13013/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_ccl_a_buf_00033/A -> Y (NBUFFX4_LVT)
           |       |       \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13014/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_ccl_a_buf_00039/A -> Y (NBUFFX4_LVT)
           |       |       \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13015/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_ccl_a_buf_00051/A -> Y (NBUFFX4_LVT)
           |       |       \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13016/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_ccl_a_buf_00066/A -> Y (NBUFFX4_LVT)
           |       |       \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13017/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_csf_buf_00375/A -> Y (NBUFFX2_LVT)
           |       |       \_  (L8) CTS_ccl_a_buf_00063/A -> Y (NBUFFX4_LVT)
           |       |           \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13018/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_ccl_a_buf_00048/A -> Y (NBUFFX4_LVT)
           |       |       \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13019/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_ccl_a_buf_00078/A -> Y (NBUFFX4_LVT)
           |       |       \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13020/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_csf_buf_00369/A -> Y (NBUFFX2_LVT)
           |       |       \_  (L8) CTS_ccl_a_buf_00081/A -> Y (NBUFFX4_LVT)
           |       |           \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13021/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_ccl_a_buf_00096/A -> Y (NBUFFX4_LVT)
           |       |       \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13022/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_ccl_a_buf_00087/A -> Y (NBUFFX4_LVT)
           |       |       \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13023/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_ccl_a_buf_00105/A -> Y (NBUFFX4_LVT)
           |       |       \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13024/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_ccl_a_buf_00084/A -> Y (NBUFFX4_LVT)
           |       |       \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13025/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_ccl_a_buf_00069/A -> Y (NBUFFX4_LVT)
           |       |       \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13026/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_ccl_a_buf_00108/A -> Y (NBUFFX4_LVT)
           |       |       \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13027/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_ccl_a_buf_00111/A -> Y (NBUFFX4_LVT)
           |       |       \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13028/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_ccl_a_buf_00093/A -> Y (NBUFFX4_LVT)
           |       |       \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13029/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_ccl_a_buf_00114/A -> Y (NBUFFX4_LVT)
           |       |       \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13030/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_ccl_a_buf_00045/A -> Y (NBUFFX4_LVT)
           |       |       \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13031/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_ccl_a_buf_00102/A -> Y (NBUFFX4_LVT)
           |       |       \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13032/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_csf_buf_00363/A -> Y (NBUFFX2_LVT)
           |       |       \_  (L8) CTS_ccl_a_buf_00099/A -> Y (NBUFFX4_LVT)
           |       |           \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13033/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_ccl_a_buf_00072/A -> Y (NBUFFX4_LVT)
           |       |       \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13034/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_ccl_a_buf_00090/A -> Y (NBUFFX4_LVT)
           |       |       \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13035/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_ccl_a_buf_00042/A -> Y (NBUFFX4_LVT)
           |       |       \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13036/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_ccl_a_buf_00075/A -> Y (NBUFFX4_LVT)
           |       |       \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13037/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_csf_buf_00377/A -> Y (NBUFFX2_LVT)
           |       |       \_  (L8) CTS_ccl_a_buf_00057/A -> Y (NBUFFX4_LVT)
           |       |           \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13038/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_ccl_a_buf_00060/A -> Y (NBUFFX4_LVT)
           |       |       \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U13039/A1 -> Y (AO22X1_HVT)
           |       |   \_  (L7) CTS_ccl_a_buf_00054/A -> Y (NBUFFX4_LVT)
           |       |       \_ ... (1 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/U55/A -> Y (IBUFFX16_LVT)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13008/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13009/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13010/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13011/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13012/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13013/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13014/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13015/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13016/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13017/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13018/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13019/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13020/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13021/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13022/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13023/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13024/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13025/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13026/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13027/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13028/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13029/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13030/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13031/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13032/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13033/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13034/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13035/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13036/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13037/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13038/A3 -> Y (AO22X1_HVT)
           |       |   |   \_ ... (1 fanout omitted)
           |       |   \_  (L7) I_SDRAM_TOP/I_SDRAM_IF/U13039/A3 -> Y (AO22X1_HVT)
           |       |       \_ ... (1 fanout omitted)
           |       \_  (L6) U194/A -> Y (IBUFFX16_LVT)
           |           \_ ... (1 sinks omitted)
           \_  (L4) CTS_ccl_buf_00215/A -> Y (NBUFFX2_LVT)
           |   \_  (L5) CTS_ccl_a_buf_00213/A -> Y (NBUFFX16_LVT)
           |       \_  (L6) CTS_ccl_a_buf_00210/A -> Y (NBUFFX32_LVT)
           |       |   \_ ... (73 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/CTS_ccl_a_buf_00208/A -> Y (NBUFFX32_LVT)
           |           \_ ... (93 sinks omitted)
           \_  (L4) I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK -> GCLK (CGLPPRX2_LVT)
           |   \_  (L5) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00159/A -> Y (NBUFFX32_LVT)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00130/A -> Y (NBUFFX32_LVT)
           |       |   \_ ... (98 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00132/A -> Y (NBUFFX32_LVT)
           |       |   \_ ... (98 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00134/A -> Y (NBUFFX32_LVT)
           |       |   \_ ... (81 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00136/A -> Y (NBUFFX32_LVT)
           |       |   \_ ... (97 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00138/A -> Y (NBUFFX32_LVT)
           |       |   \_ ... (85 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00140/A -> Y (NBUFFX32_LVT)
           |       |   \_ ... (99 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00142/A -> Y (NBUFFX32_LVT)
           |       |   \_ ... (100 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00144/A -> Y (NBUFFX32_LVT)
           |       |   \_ ... (100 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00146/A -> Y (NBUFFX32_LVT)
           |       |   \_ ... (90 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00148/A -> Y (NBUFFX32_LVT)
           |       |   \_ ... (100 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00150/A -> Y (NBUFFX32_LVT)
           |       |   \_ ... (97 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00152/A -> Y (NBUFFX32_LVT)
           |       |   \_ ... (100 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00154/A -> Y (NBUFFX32_LVT)
           |       |   \_ ... (100 sinks omitted)
           |       \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00156/A -> Y (NBUFFX32_LVT)
           |           \_ ... (98 sinks omitted)
           \_  (L4) I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK -> GCLK (CGLNPRX2_LVT)
               \_  (L5) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00204/A -> Y (NBUFFX32_LVT)
                   \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00175/A -> Y (NBUFFX32_LVT)
                   |   \_ ... (100 sinks omitted)
                   \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00177/A -> Y (NBUFFX32_LVT)
                   |   \_ ... (91 sinks omitted)
                   \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00179/A -> Y (NBUFFX32_LVT)
                   |   \_ ... (90 sinks omitted)
                   \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00181/A -> Y (NBUFFX32_LVT)
                   |   \_ ... (91 sinks omitted)
                   \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00183/A -> Y (NBUFFX32_LVT)
                   |   \_ ... (97 sinks omitted)
                   \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00185/A -> Y (NBUFFX32_LVT)
                   |   \_ ... (100 sinks omitted)
                   \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00187/A -> Y (NBUFFX32_LVT)
                   |   \_ ... (100 sinks omitted)
                   \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00189/A -> Y (NBUFFX32_LVT)
                   |   \_ ... (100 sinks omitted)
                   \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00191/A -> Y (NBUFFX32_LVT)
                   |   \_ ... (100 sinks omitted)
                   \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00193/A -> Y (NBUFFX32_LVT)
                   |   \_ ... (96 sinks omitted)
                   \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00195/A -> Y (NBUFFX32_LVT)
                   |   \_ ... (100 sinks omitted)
                   \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00197/A -> Y (NBUFFX32_LVT)
                   |   \_ ... (100 sinks omitted)
                   \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00199/A -> Y (NBUFFX32_LVT)
                   |   \_ ... (100 sinks omitted)
                   \_  (L6) I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00201/A -> Y (NBUFFX32_LVT)
                       \_ ... (78 sinks omitted)

Clock tree SYS_2x_CLK:
 Total FF: 205
 Max Level: 12
   (L1) port sys_2x_clk
   \_  (L2) I_CLOCKING/sys_clk_in_reg/CLK (generator input) (SDFFX1_LVT)
   |   (L2) I_CLOCKING/sys_clk_in_reg/Q (generated clock tree SYS_CLK) (SDFFX1_LVT)
   |   \_ ... (1 fanout in clock tree SYS_CLK omitted)
   \_  (L2) occ_int2/CTS_ccl_a_buf_00351/A -> Y (NBUFFX4_LVT)
       \_  (L3) occ_int2/U_clk_control_i_0/CTS_cdb_buf_00497/A -> Y (NBUFFX2_LVT)
       |   \_  (L4) occ_int2/U_clk_control_i_0/CTS_cdb_buf_00498/A -> Y (NBUFFX2_LVT)
       |       \_  (L5) occ_int2/U_clk_control_i_0/CTS_cdb_buf_00499/A -> Y (NBUFFX2_LVT)
       |           \_  (L6) occ_int2/U_clk_control_i_0/CTS_cdb_buf_00500/A -> Y (NBUFFX2_LVT)
       |               \_  (L7) occ_int2/U_clk_control_i_0/CTS_cdb_buf_00501/A -> Y (NBUFFX2_LVT)
       |                   \_  (L8) occ_int2/U_clk_control_i_0/CTS_cdb_buf_00502/A -> Y (NBUFFX2_LVT)
       |                       \_  (L9) occ_int2/U_clk_control_i_0/CTS_cdb_buf_00503/A -> Y (NBUFFX2_LVT)
       |                           \_  (L10) occ_int2/U_clk_control_i_0/CTS_ccl_a_buf_00348/A -> Y (NBUFFX4_LVT)
       |                               \_ ... (8 sinks omitted)
       \_  (L3) occ_int2/fast_clk_0_clkgt/CTS_cdb_buf_00494/A -> Y (NBUFFX2_LVT)
           \_  (L4) occ_int2/fast_clk_0_clkgt/CTS_cdb_buf_00495/A -> Y (NBUFFX2_LVT)
               \_  (L5) occ_int2/fast_clk_0_clkgt/CTS_cdb_buf_00496/A -> Y (NBUFFX2_LVT)
                   \_  (L6) occ_int2/fast_clk_0_clkgt/u_icg/CLK -> GCLK (CGLNPRX8_LVT)
                       \_  (L7) occ_int2/U3/A1 -> Y (AO21X1_LVT)
                           \_  (L8) I_CLOCKING/CTS_ccl_a_buf_00238/A -> Y (NBUFFX8_LVT)
                           |   \_  (L9) I_CLOCKING/CTS_cdb_buf_00538/A -> Y (NBUFFX2_LVT)
                           |       \_  (L10) I_CLOCKING/CTS_ccl_a_buf_00235/A -> Y (NBUFFX2_LVT)
                           |           \_ ... (2 sinks omitted)
                           \_  (L7) port I_RISC_CORE/clk
                               \_  (L8) I_RISC_CORE/ls_in_0_clk/A -> Y (LSUPX4_LVT)
                                   \_  (L9) I_RISC_CORE/CTS_ccl_a_buf_00232/A -> Y (NBUFFX16_LVT)
                                   |   \_  (L10) I_RISC_CORE/CTS_ccl_a_buf_00229/A -> Y (NBUFFX8_LVT)
                                   |   |   \_ ... (15 sinks omitted)
                                   |   \_  (L10) I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK -> GCLK (CGLPPRX8_LVT)
                                   |   |   \_ ... (17 sinks omitted)
                                   |   \_  (L10) I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK -> GCLK (CGLPPRX8_LVT)
                                   |   |   \_ ... (16 sinks omitted)
                                   |   \_  (L10) I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK -> GCLK (CGLPPRX8_LVT)
                                   |   |   \_ ... (16 sinks omitted)
                                   |   \_  (L10) I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/CLK -> GCLK (CGLPPRX2_LVT)
                                   |   |   \_ ... (4 sinks omitted)
                                   |   \_  (L10) I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK -> GCLK (CGLPPRX2_LVT)
                                   |   |   \_ ... (8 sinks omitted)
                                   |   \_  (L10) I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK -> GCLK (CGLPPRX2_LVT)
                                   |   |   \_ ... (9 sinks omitted)
                                   |   \_  (L10) I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK -> GCLK (CGLPPRX2_LVT)
                                   |   |   \_ ... (9 sinks omitted)
                                   |   \_  (L10) I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK -> GCLK (CGLPPRX2_LVT)
                                   |   |   \_ ... (9 sinks omitted)
                                   |   \_  (L10) I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK -> GCLK (CGLPPRX2_LVT)
                                   |   |   \_ ... (9 sinks omitted)
                                   |   \_  (L10) I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK -> GCLK (CGLPPRX2_LVT)
                                   |   |   \_ ... (9 sinks omitted)
                                   |   \_  (L10) I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK -> GCLK (CGLPPRX2_LVT)
                                   |   |   \_ ... (9 sinks omitted)
                                   |   \_  (L10) I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK -> GCLK (CGLPPRX2_LVT)
                                   |   |   \_ ... (9 sinks omitted)
                                   |   \_  (L10) I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK -> GCLK (CGLPPRX2_LVT)
                                   |   |   \_ ... (9 sinks omitted)
                                   |   \_  (L10) I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK -> GCLK (CGLPPRX2_LVT)
                                   |   |   \_ ... (9 sinks omitted)
                                   |   \_  (L10) I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK -> GCLK (CGLPPRX2_LVT)
                                   |       \_ ... (5 sinks omitted)
                                   \_  (L9) I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK -> GCLK (CGLPPRX8_LVT)
                                       \_ ... (32 sinks omitted)

Clock tree ate_clk:
 Total FF: 16
 Max Level: 10
   (L1) port ate_clk
   \_  (L2) CTS_ccl_a_buf_00339/A -> Y (NBUFFX4_LVT)
   |   \_  (L3) CTS_ccl_a_buf_00336/A -> Y (NBUFFX2_LVT)
   |   |   \_  (L4) CTS_ccl_a_buf_00333/A -> Y (NBUFFX2_LVT)
   |   |   |   \_  (L5) CTS_cfo_buf_00465/A -> Y (NBUFFX2_LVT)
   |   |   |   |   \_  (L6) CTS_cdb_buf_00513/A -> Y (NBUFFX2_LVT)
   |   |   |   |       \_  (L7) CTS_cdb_buf_00514/A -> Y (NBUFFX2_LVT)
   |   |   |   |           \_  (L8) CTS_cdb_buf_00515/A -> Y (NBUFFX2_LVT)
   |   |   |   |               \_  (L9) CTS_ccl_a_buf_00330/A -> Y (NBUFFX4_LVT)
   |   |   |   |                   \_ ... (4 sinks omitted)
   |   |   |   \_  (L5) occ_int2/slow_clk_0_clkgt/u_icg/CLK -> GCLK (CGLNPRX8_LVT)
   |   |   |       \_  (L6) occ_int2/U3/A3 -> Y (AO21X1_LVT)
   |   |   |       |   \_ ... (2 fanout omitted)
   |   |   |       \_  (L6) snps_clk_chain_1/CTS_ccl_a_buf_00244/A -> Y (NBUFFX2_LVT)
   |   |   |           \_  (L7) snps_clk_chain_1/CTS_cdb_buf_00522/A -> Y (NBUFFX2_LVT)
   |   |   |               \_  (L8) snps_clk_chain_1/CTS_ccl_a_buf_00241/A -> Y (NBUFFX2_LVT)
   |   |   |                   \_ ... (6 sinks omitted)
   |   |   \_  (L4) CTS_cfo_buf_00467/A -> Y (NBUFFX2_LVT)
   |   |       \_  (L5) occ_int2/slow_clk_2_clkgt/u_icg/CLK -> GCLK (CGLNPRX2_LVT)
   |   |           \_  (L6) occ_int2/U1/A3 -> Y (AO21X1_LVT)
   |   |               \_ ... (2 fanout omitted)
   |   \_  (L3) occ_int2/slow_clk_1_clkgt/u_icg/CLK -> GCLK (CGLNPRX8_LVT)
   |       \_  (L4) occ_int2/U2/A3 -> Y (AO21X2_LVT)
   |           \_ ... (4 fanout omitted)
   \_  (L2) I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/CLK -> GCLK (CGLNPRX8_LVT)
       \_  (L3) I_CLOCKING/CTS_ccl_a_buf_00327/A -> Y (NBUFFX32_LVT)
           \_  (L4) I_CLOCKING/occ_int1/U1/A3 -> Y (AO21X2_LVT)
           |   \_  (L5) CTS_cdb_buf_00545/A -> Y (NBUFFX2_LVT)
           |   |   \_  (L6) CTS_ccl_a_buf_00316/A -> Y (NBUFFX32_LVT)
           |   |       \_  (L7) CTS_ccl_a_buf_00311/A -> Y (NBUFFX16_LVT)
           |   |       |   \_  (L8) CTS_cpc_drv_buf_00574/A -> Y (NBUFFX32_LVT)
           |   |       |   |   \_ ... (25 sinks omitted)
           |   |       |   \_  (L8) I_PARSER/CTS_cpc_drv_buf_00575/A -> Y (NBUFFX8_LVT)
           |   |       |       \_ ... (19 sinks omitted)
           |   |       \_  (L7) CTS_ccl_a_buf_00313/A -> Y (NBUFFX32_LVT)
           |   |       |   \_ ... (70 sinks omitted)
           |   |       \_  (L7) I_CONTEXT_MEM/CTS_ccl_a_buf_00309/A -> Y (NBUFFX32_LVT)
           |   |       |   \_ ... (32 sinks omitted)
           |   |       \_  (L7) I_CONTEXT_MEM/clk_gate_ram_read_addr_reg/latch/CLK -> GCLK (CGLPPRX2_LVT)
           |   |       |   \_ ... (6 sinks omitted)
           |   |       \_  (L7) I_CONTEXT_MEM/clk_gate_ram_write_addr_reg/latch/CLK -> GCLK (CGLPPRX2_LVT)
           |   |           \_ ... (6 sinks omitted)
           |   \_  (L5) I_BLENDER_0/clk_gate_rem_green_reg/latch/CLK -> GCLK (CGLPPRX2_LVT)
           |   |   \_  (L6) I_BLENDER_0/CTS_ccl_a_buf_00271/A -> Y (NBUFFX16_LVT)
           |   |       \_  (L7) I_BLENDER_0/CTS_ccl_a_buf_00254/A -> Y (NBUFFX32_LVT)
           |   |       |   \_ ... (99 sinks omitted)
           |   |       \_  (L7) I_BLENDER_0/CTS_ccl_a_buf_00256/A -> Y (NBUFFX32_LVT)
           |   |       |   \_ ... (87 sinks omitted)
           |   |       \_  (L7) I_BLENDER_0/CTS_ccl_a_buf_00258/A -> Y (NBUFFX32_LVT)
           |   |       |   \_ ... (94 sinks omitted)
           |   |       \_  (L7) I_BLENDER_0/CTS_ccl_a_buf_00260/A -> Y (NBUFFX32_LVT)
           |   |       |   \_ ... (85 sinks omitted)
           |   |       \_  (L7) I_BLENDER_0/CTS_ccl_a_buf_00262/A -> Y (NBUFFX32_LVT)
           |   |       |   \_ ... (100 sinks omitted)
           |   |       \_  (L7) I_BLENDER_0/CTS_ccl_a_buf_00264/A -> Y (NBUFFX32_LVT)
           |   |       |   \_ ... (99 sinks omitted)
           |   |       \_  (L7) I_BLENDER_0/CTS_ccl_a_buf_00266/A -> Y (NBUFFX32_LVT)
           |   |       |   \_ ... (74 sinks omitted)
           |   |       \_  (L7) I_BLENDER_0/CTS_ccl_a_buf_00268/A -> Y (NBUFFX32_LVT)
           |   |           \_ ... (95 sinks omitted)
           |   \_  (L5) I_BLENDER_1/clk_gate_rem_green_reg/latch/CLK -> GCLK (CGLPPRX2_LVT)
           |       \_  (L6) I_BLENDER_1/CTS_ccl_a_buf_00301/A -> Y (NBUFFX32_LVT)
           |           \_  (L7) I_BLENDER_1/CTS_ccl_a_buf_00282/A -> Y (NBUFFX32_LVT)
           |           |   \_ ... (94 sinks omitted)
           |           \_  (L7) I_BLENDER_1/CTS_ccl_a_buf_00284/A -> Y (NBUFFX32_LVT)
           |           |   \_ ... (93 sinks omitted)
           |           \_  (L7) I_BLENDER_1/CTS_ccl_a_buf_00286/A -> Y (NBUFFX32_LVT)
           |           |   \_ ... (95 sinks omitted)
           |           \_  (L7) I_BLENDER_1/CTS_ccl_a_buf_00288/A -> Y (NBUFFX32_LVT)
           |           |   \_ ... (90 sinks omitted)
           |           \_  (L7) I_BLENDER_1/CTS_ccl_a_buf_00290/A -> Y (NBUFFX32_LVT)
           |           |   \_ ... (90 sinks omitted)
           |           \_  (L7) I_BLENDER_1/CTS_ccl_a_buf_00292/A -> Y (NBUFFX32_LVT)
           |           |   \_ ... (100 sinks omitted)
           |           \_  (L7) I_BLENDER_1/CTS_ccl_a_buf_00294/A -> Y (NBUFFX32_LVT)
           |           |   \_ ... (90 sinks omitted)
           |           \_  (L7) I_BLENDER_1/CTS_ccl_a_buf_00296/A -> Y (NBUFFX32_LVT)
           |           |   \_ ... (92 sinks omitted)
           |           \_  (L7) I_BLENDER_1/CTS_ccl_a_buf_00298/A -> Y (NBUFFX32_LVT)
           |               \_ ... (81 sinks omitted)
           \_  (L4) I_CLOCKING/snps_clk_chain_0/CTS_ccl_a_buf_00322/A -> Y (NBUFFX16_LVT)
               \_  (L5) I_CLOCKING/snps_clk_chain_0/CTS_cdb_buf_00505/A -> Y (NBUFFX2_LVT)
                   \_  (L6) I_CLOCKING/snps_clk_chain_0/CTS_cdb_buf_00506/A -> Y (NBUFFX2_LVT)
                       \_  (L7) I_CLOCKING/snps_clk_chain_0/CTS_ccl_a_buf_00319/A -> Y (NBUFFX2_LVT)
                           \_ ... (2 sinks omitted)

Generated clock tree SYS_CLK:
 Total FF: 1724
 Max Level: 10
   (L1) I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_LVT)
   \_  (L2) I_CLOCKING/occ_int1/CTS_cdb_buf_00504/A -> Y (NBUFFX2_LVT)
       \_  (L3) I_CLOCKING/occ_int1/U_clk_control_i_0/CTS_cdb_buf_00516/A -> Y (NBUFFX2_LVT)
       |   \_  (L4) I_CLOCKING/occ_int1/U_clk_control_i_0/CTS_cdb_buf_00517/A -> Y (NBUFFX2_LVT)
       |       \_  (L5) I_CLOCKING/occ_int1/U_clk_control_i_0/CTS_cdb_buf_00518/A -> Y (NBUFFX2_LVT)
       |           \_  (L6) I_CLOCKING/occ_int1/U_clk_control_i_0/CTS_cdb_buf_00519/A -> Y (NBUFFX2_LVT)
       |               \_  (L7) I_CLOCKING/occ_int1/U_clk_control_i_0/CTS_cdb_buf_00520/A -> Y (NBUFFX2_LVT)
       |                   \_  (L8) I_CLOCKING/occ_int1/U_clk_control_i_0/CTS_cdb_buf_00521/A -> Y (NBUFFX2_LVT)
       |                       \_  (L9) I_CLOCKING/occ_int1/U_clk_control_i_0/CTS_ccl_a_buf_00345/A -> Y (NBUFFX2_LVT)
       |                           \_ ... (8 sinks omitted)
       \_  (L3) I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK -> GCLK (CGLNPRX2_LVT)
           \_  (L4) I_CLOCKING/occ_int1/CTS_ccl_a_buf_00342/A -> Y (NBUFFX32_LVT)
               \_  (L5) I_CLOCKING/occ_int1/U1/A1 -> Y (AO21X2_LVT)
                   \_ ... (3 fanout omitted)

<CMD> report_clock_timing -type summary 
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2349.95)
*** Calculating scaling factor for worst_libs libraries using the default operating condition of each library.
Total number of fetched objects 55212
End delay calculation. (MEM=2449.66 CPU=0:00:12.8 REAL=0:00:13.0)
End delay calculation (fullDC). (MEM=2449.66 CPU=0:00:17.5 REAL=0:00:18.0)

  Clock: PCI_CLK
  Analysis View: test_worst_scenario

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------

  Maximum launch latency: 
            	     0.927	          	r    I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__26_/CLK

  Minimum capture latency: 
            	     0.749	          	r    occ_int2/U_clk_control_i_2/U_cycle_ctr_i/tercnt_n_reg_reg/CLK

  Maximum skew: 
            	     0.926	          	r    I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__4_/CLK
       0.050	     0.851	    -0.025	r    I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__24_/CLK

  Clock: PCI_CLK
  Analysis View: func_worst_scenario

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------

  Maximum launch latency: 
            	     0.927	          	r    I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__26_/CLK

  Minimum capture latency: 
            	     0.749	          	r    occ_int2/U_clk_control_i_2/U_cycle_ctr_i/tercnt_n_reg_reg/CLK

  Maximum skew: 
            	     0.926	          	r    I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__4_/CLK
       0.050	     0.851	    -0.025	r    I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__24_/CLK

  Clock: SYS_2x_CLK
  Analysis View: func_worst_scenario

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------

  Maximum launch latency: 
            	     1.432	          	r    I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_12_/CLK

  Minimum capture latency: 
            	     0.024	          	r    I_CLOCKING/sys_clk_in_reg/CLK

  Maximum skew: 
            	     1.429	          	r    I_RISC_CORE/I_ALU_Lachd_Result_reg_9_/CLK
       0.094	     1.304	    -0.031	r    I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1

  Clock: ate_clk
  Analysis View: test_worst_scenario

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------

  Maximum launch latency: 
            	     1.347	          	f    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__11_/CLK

  Minimum capture latency: 
            	     0.972	          	r    I_CLOCKING/pci_rst_n_buf_reg/CLK

  Maximum skew: 
            	     1.143	          	r    I_BLENDER_1/R_616/CLK
       0.163	     0.975	    -0.005	r    I_PARSER/out_bus_reg_8_/CLK

  Clock: SDRAM_CLK
  Analysis View: func_worst_scenario

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------

  Maximum launch latency: 
            	     1.342	          	f    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__11_/CLK

  Minimum capture latency: 
            	     0.956	          	r    occ_int2/U_clk_control_i_1/pipeline_or_tree_l_reg/CLK

  Maximum skew: 
            	     1.205	          	f    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/CLK
       0.159	     1.042	    -0.005	r    I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CE1

  Clock: SYS_CLK
  Analysis View: test_worst_scenario

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------

  Maximum launch latency: 
            	     1.480	          	r    I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1

  Minimum capture latency: 
            	     1.274	          	r    I_PARSER/out_bus_reg_8_/CLK

  Maximum skew: 
            	     1.459	          	r    I_BLENDER_1/R_616/CLK
       0.163	     1.274	    -0.021	r    I_PARSER/out_bus_reg_8_/CLK

  Clock: SYS_2x_CLK
  Analysis View: test_worst_scenario

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------

  Maximum launch latency: 
            	     1.432	          	r    I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_12_/CLK

  Minimum capture latency: 
            	     0.024	          	r    I_CLOCKING/sys_clk_in_reg/CLK

  Maximum skew: 
            	     1.429	          	r    I_RISC_CORE/I_ALU_Lachd_Result_reg_9_/CLK
       0.094	     1.304	    -0.031	r    I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1

  Clock: SYS_CLK
  Analysis View: func_worst_scenario

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------

  Maximum launch latency: 
            	     1.480	          	r    I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1

  Minimum capture latency: 
            	     1.274	          	r    I_PARSER/out_bus_reg_8_/CLK

  Maximum skew: 
            	     1.459	          	r    I_BLENDER_1/R_616/CLK
       0.163	     1.274	    -0.021	r    I_PARSER/out_bus_reg_8_/CLK

  Clock: SDRAM_CLK
  Analysis View: test_worst_scenario

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------

  Maximum launch latency: 
            	     1.344	          	f    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__11_/CLK

  Minimum capture latency: 
            	     0.956	          	r    occ_int2/U_clk_control_i_1/pipeline_or_tree_l_reg/CLK

  Maximum skew: 
            	     1.207	          	f    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/CLK
       0.161	     1.042	    -0.005	r    I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CE1

<CMD> report_clock_timing -type summary -early 
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2431.65)
Total number of fetched objects 55212
End delay calculation. (MEM=2451.66 CPU=0:00:11.7 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=2451.66 CPU=0:00:16.0 REAL=0:00:16.0)

  Clock: PCI_CLK
  Analysis View: test_best_scenario

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------

  Minimum launch latency: 
            	     0.136	          	r    occ_int2/U_clk_control_i_2/load_n_meta_1_l_reg/CLK

  Maximum capture latency: 
            	     0.208	          	r    I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__25_/CLK

  Maximum skew: 
            	     0.142	          	r    I_CLOCKING/pci_rst_n_buf_reg/CLK
       0.064	     0.208	     0.001	r    I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__25_/CLK

  Clock: SYS_2x_CLK
  Analysis View: test_best_scenario

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------

  Minimum launch latency: 
            	     0.004	          	r    I_CLOCKING/sys_clk_in_reg/CLK

  Maximum capture latency: 
            	     0.348	          	r    I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_15_/CLK

  Maximum skew: 
            	     0.255	          	r    I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
       0.068	     0.325	     0.002	r    I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK

  Clock: SYS_2x_CLK
  Analysis View: func_best_scenario

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------

  Minimum launch latency: 
            	     0.004	          	r    I_CLOCKING/sys_clk_in_reg/CLK

  Maximum capture latency: 
            	     0.348	          	r    I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_15_/CLK

  Maximum skew: 
            	     0.255	          	r    I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
       0.070	     0.325	     0.000	r    I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK

  Clock: PCI_CLK
  Analysis View: func_best_scenario

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------

  Minimum launch latency: 
            	     0.136	          	r    occ_int2/U_clk_control_i_2/load_n_meta_1_l_reg/CLK

  Maximum capture latency: 
            	     0.208	          	r    I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__25_/CLK

  Maximum skew: 
            	     0.142	          	r    I_CLOCKING/pci_rst_n_buf_reg/CLK
       0.065	     0.208	     0.000	r    I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__25_/CLK

  Clock: SYS_CLK
  Analysis View: test_best_scenario

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------

  Minimum launch latency: 
            	     0.241	          	r    I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK

  Maximum capture latency: 
            	     0.345	          	r    I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1

  Maximum skew: 
            	     0.272	          	r    I_PARSER/pci_w_mux_select_reg_0_/CLK
       0.071	     0.345	     0.002	r    I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1

  Clock: ate_clk
  Analysis View: test_best_scenario

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------

  Minimum launch latency: 
            	     0.188	          	r    I_CLOCKING/prst_ff_reg/CLK

  Maximum capture latency: 
            	     0.303	          	r    I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_15_/CLK

  Maximum skew: 
            	     0.201	          	r    I_PARSER/out_bus_reg_8_/CLK
       0.089	     0.290	     0.000	r    I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_/CLK

  Clock: SDRAM_CLK
  Analysis View: test_best_scenario

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------

  Minimum launch latency: 
            	     0.171	          	r    occ_int2/U_clk_control_i_1/pipeline_or_tree_l_reg/CLK

  Maximum capture latency: 
            	     0.236	          	f    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__7_/CLK

  Maximum skew: 
            	     0.194	          	r    I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2
       0.042	     0.236	     0.000	f    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__7_/CLK

  Clock: SDRAM_CLK
  Analysis View: func_best_scenario

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------

  Minimum launch latency: 
            	     0.171	          	r    occ_int2/U_clk_control_i_1/pipeline_or_tree_l_reg/CLK

  Maximum capture latency: 
            	     0.236	          	f    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__7_/CLK

  Maximum skew: 
            	     0.194	          	r    I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2
       0.043	     0.236	     0.000	f    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__7_/CLK

  Clock: SYS_CLK
  Analysis View: func_best_scenario

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------

  Minimum launch latency: 
            	     0.241	          	r    I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK

  Maximum capture latency: 
            	     0.345	          	r    I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1

  Maximum skew: 
            	     0.272	          	r    I_PARSER/pci_w_mux_select_reg_0_/CLK
       0.072	     0.345	     0.000	r    I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1

<CMD> report_clock_timing -type summary 
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2431.65)
Total number of fetched objects 55212
End delay calculation. (MEM=2451.66 CPU=0:00:11.8 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=2451.66 CPU=0:00:16.2 REAL=0:00:16.0)

  Clock: PCI_CLK
  Analysis View: test_worst_scenario

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------

  Maximum launch latency: 
            	     0.927	          	r    I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__26_/CLK

  Minimum capture latency: 
            	     0.749	          	r    occ_int2/U_clk_control_i_2/U_cycle_ctr_i/tercnt_n_reg_reg/CLK

  Maximum skew: 
            	     0.926	          	r    I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__4_/CLK
       0.050	     0.851	    -0.025	r    I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__24_/CLK

  Clock: PCI_CLK
  Analysis View: func_worst_scenario

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------

  Maximum launch latency: 
            	     0.927	          	r    I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__26_/CLK

  Minimum capture latency: 
            	     0.749	          	r    occ_int2/U_clk_control_i_2/U_cycle_ctr_i/tercnt_n_reg_reg/CLK

  Maximum skew: 
            	     0.926	          	r    I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__4_/CLK
       0.050	     0.851	    -0.025	r    I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__24_/CLK

  Clock: SYS_2x_CLK
  Analysis View: func_worst_scenario

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------

  Maximum launch latency: 
            	     1.432	          	r    I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_12_/CLK

  Minimum capture latency: 
            	     0.024	          	r    I_CLOCKING/sys_clk_in_reg/CLK

  Maximum skew: 
            	     1.429	          	r    I_RISC_CORE/I_ALU_Lachd_Result_reg_9_/CLK
       0.094	     1.304	    -0.031	r    I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1

  Clock: ate_clk
  Analysis View: test_worst_scenario

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------

  Maximum launch latency: 
            	     1.347	          	f    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__11_/CLK

  Minimum capture latency: 
            	     0.972	          	r    I_CLOCKING/pci_rst_n_buf_reg/CLK

  Maximum skew: 
            	     1.143	          	r    I_BLENDER_1/R_616/CLK
       0.163	     0.975	    -0.005	r    I_PARSER/out_bus_reg_8_/CLK

  Clock: SDRAM_CLK
  Analysis View: func_worst_scenario

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------

  Maximum launch latency: 
            	     1.342	          	f    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__11_/CLK

  Minimum capture latency: 
            	     0.956	          	r    occ_int2/U_clk_control_i_1/pipeline_or_tree_l_reg/CLK

  Maximum skew: 
            	     1.205	          	f    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/CLK
       0.159	     1.042	    -0.005	r    I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CE1

  Clock: SYS_CLK
  Analysis View: test_worst_scenario

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------

  Maximum launch latency: 
            	     1.480	          	r    I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1

  Minimum capture latency: 
            	     1.274	          	r    I_PARSER/out_bus_reg_8_/CLK

  Maximum skew: 
            	     1.459	          	r    I_BLENDER_1/R_616/CLK
       0.163	     1.274	    -0.021	r    I_PARSER/out_bus_reg_8_/CLK

  Clock: SYS_2x_CLK
  Analysis View: test_worst_scenario

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------

  Maximum launch latency: 
            	     1.432	          	r    I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_12_/CLK

  Minimum capture latency: 
            	     0.024	          	r    I_CLOCKING/sys_clk_in_reg/CLK

  Maximum skew: 
            	     1.429	          	r    I_RISC_CORE/I_ALU_Lachd_Result_reg_9_/CLK
       0.094	     1.304	    -0.031	r    I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1

  Clock: SYS_CLK
  Analysis View: func_worst_scenario

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------

  Maximum launch latency: 
            	     1.480	          	r    I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1

  Minimum capture latency: 
            	     1.274	          	r    I_PARSER/out_bus_reg_8_/CLK

  Maximum skew: 
            	     1.459	          	r    I_BLENDER_1/R_616/CLK
       0.163	     1.274	    -0.021	r    I_PARSER/out_bus_reg_8_/CLK

  Clock: SDRAM_CLK
  Analysis View: test_worst_scenario

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------

  Maximum launch latency: 
            	     1.344	          	f    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__11_/CLK

  Minimum capture latency: 
            	     0.956	          	r    occ_int2/U_clk_control_i_1/pipeline_or_tree_l_reg/CLK

  Maximum skew: 
            	     1.207	          	f    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/CLK
       0.161	     1.042	    -0.005	r    I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CE1

<CMD> report_clock_timing -type summary -early 
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2431.65)
Total number of fetched objects 55212
End delay calculation. (MEM=2451.66 CPU=0:00:11.5 REAL=0:00:12.0)
End delay calculation (fullDC). (MEM=2451.66 CPU=0:00:15.8 REAL=0:00:16.0)

  Clock: PCI_CLK
  Analysis View: test_best_scenario

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------

  Minimum launch latency: 
            	     0.136	          	r    occ_int2/U_clk_control_i_2/load_n_meta_1_l_reg/CLK

  Maximum capture latency: 
            	     0.208	          	r    I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__25_/CLK

  Maximum skew: 
            	     0.142	          	r    I_CLOCKING/pci_rst_n_buf_reg/CLK
       0.064	     0.208	     0.001	r    I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__25_/CLK

  Clock: SYS_2x_CLK
  Analysis View: test_best_scenario

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------

  Minimum launch latency: 
            	     0.004	          	r    I_CLOCKING/sys_clk_in_reg/CLK

  Maximum capture latency: 
            	     0.348	          	r    I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_15_/CLK

  Maximum skew: 
            	     0.255	          	r    I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
       0.068	     0.325	     0.002	r    I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK

  Clock: SYS_2x_CLK
  Analysis View: func_best_scenario

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------

  Minimum launch latency: 
            	     0.004	          	r    I_CLOCKING/sys_clk_in_reg/CLK

  Maximum capture latency: 
            	     0.348	          	r    I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_15_/CLK

  Maximum skew: 
            	     0.255	          	r    I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
       0.070	     0.325	     0.000	r    I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK

  Clock: PCI_CLK
  Analysis View: func_best_scenario

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------

  Minimum launch latency: 
            	     0.136	          	r    occ_int2/U_clk_control_i_2/load_n_meta_1_l_reg/CLK

  Maximum capture latency: 
            	     0.208	          	r    I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__25_/CLK

  Maximum skew: 
            	     0.142	          	r    I_CLOCKING/pci_rst_n_buf_reg/CLK
       0.065	     0.208	     0.000	r    I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__25_/CLK

  Clock: SYS_CLK
  Analysis View: test_best_scenario

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------

  Minimum launch latency: 
            	     0.241	          	r    I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK

  Maximum capture latency: 
            	     0.345	          	r    I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1

  Maximum skew: 
            	     0.272	          	r    I_PARSER/pci_w_mux_select_reg_0_/CLK
       0.071	     0.345	     0.002	r    I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1

  Clock: ate_clk
  Analysis View: test_best_scenario

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------

  Minimum launch latency: 
            	     0.188	          	r    I_CLOCKING/prst_ff_reg/CLK

  Maximum capture latency: 
            	     0.303	          	r    I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_15_/CLK

  Maximum skew: 
            	     0.201	          	r    I_PARSER/out_bus_reg_8_/CLK
       0.089	     0.290	     0.000	r    I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_/CLK

  Clock: SDRAM_CLK
  Analysis View: test_best_scenario

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------

  Minimum launch latency: 
            	     0.171	          	r    occ_int2/U_clk_control_i_1/pipeline_or_tree_l_reg/CLK

  Maximum capture latency: 
            	     0.236	          	f    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__7_/CLK

  Maximum skew: 
            	     0.194	          	r    I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2
       0.042	     0.236	     0.000	f    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__7_/CLK

  Clock: SDRAM_CLK
  Analysis View: func_best_scenario

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------

  Minimum launch latency: 
            	     0.171	          	r    occ_int2/U_clk_control_i_1/pipeline_or_tree_l_reg/CLK

  Maximum capture latency: 
            	     0.236	          	f    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__7_/CLK

  Maximum skew: 
            	     0.194	          	r    I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2
       0.043	     0.236	     0.000	f    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__7_/CLK

  Clock: SYS_CLK
  Analysis View: func_best_scenario

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------

  Minimum launch latency: 
            	     0.241	          	r    I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK

  Maximum capture latency: 
            	     0.345	          	r    I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1

  Maximum skew: 
            	     0.272	          	r    I_PARSER/pci_w_mux_select_reg_0_/CLK
       0.072	     0.345	     0.000	r    I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1

<CMD> report_timing -path_group reg2reg -path_type full_clock -net -early
Path 1: MET Hold Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CE1 
Endpoint:   I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[4] (v) checked with  leading edge of 'SDRAM_CLK'
Beginpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_/Q           (v) triggered by  leading edge of 'SDRAM_CLK'
Path Groups: {reg2reg}
Analysis View: func_best_scenario
Other End Arrival Time          0.231
+ Hold                          0.048
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.279
  Arrival Time                  0.281
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.007
     Timing Path:
      --------------------------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Load    Fanout   Cell              Pin                              
                 Time                                                                                     
      --------------------------------------------------------------------------------------------------  
                0.007      0.011     12.793  2                          sdram_clk
      0.001     0.008      0.011     12.793  2        CGLNPRX8_LVT      occ_int2/fast_clk_1_clkgt/u_icg/CLK
      0.058     0.066      0.022     17.732           CGLNPRX8_LVT      occ_int2/fast_clk_1_clkgt/u_icg/GCLK
      0.002     0.068      0.022     17.732  1        AO21X2_LVT        occ_int2/U2/A1
      0.038     0.105      0.023     9.289            AO21X2_LVT        occ_int2/U2/Y
      0.000     0.105      0.023     9.289   4        NBUFFX2_LVT       CTS_ccl_buf_00215/A
      0.024     0.129      0.022     10.048           NBUFFX2_LVT       CTS_ccl_buf_00215/Y
      0.000     0.130      0.022     10.048  1        NBUFFX16_LVT      CTS_ccl_a_buf_00213/A
      0.025     0.155      0.020     45.735           NBUFFX16_LVT      CTS_ccl_a_buf_00213/Y
      0.008     0.163      0.023     45.735  2        NBUFFX32_LVT      I_SDRAM_TOP/CTS_ccl_a_buf_00208/A
      0.025     0.188      0.022     114.841          NBUFFX32_LVT      I_SDRAM_TOP/CTS_ccl_a_buf_00208/Y
      0.028     0.215      0.057     114.841 93       SDFFX1_LVT        I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_/CLK
      0.070     0.285      0.027     4.917            SDFFX1_LVT        I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_/Q
      -0.004    0.281      0.034     4.917   2        SRAM2RW64x32      I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[4]
      --------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.007
     Other End Path:
      --------------------------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Load    Fanout   Cell              Pin                              
                 Time                                                                                     
      --------------------------------------------------------------------------------------------------  
                0.007      0.011     12.974  2                          sdram_clk
      0.001     0.008      0.011     12.974  2        CGLNPRX8_LVT      occ_int2/fast_clk_1_clkgt/u_icg/CLK
      0.058     0.066      0.022     17.934           CGLNPRX8_LVT      occ_int2/fast_clk_1_clkgt/u_icg/GCLK
      0.002     0.068      0.022     17.934  1        AO21X2_LVT        occ_int2/U2/A1
      0.038     0.106      0.028     9.718            AO21X2_LVT        occ_int2/U2/Y
      0.000     0.106      0.028     9.718   4        NBUFFX2_LVT       CTS_ccl_buf_00215/A
      0.024     0.130      0.022     10.509           NBUFFX2_LVT       CTS_ccl_buf_00215/Y
      0.001     0.131      0.022     10.509  1        NBUFFX16_LVT      CTS_ccl_a_buf_00213/A
      0.025     0.157      0.021     47.325           NBUFFX16_LVT      CTS_ccl_a_buf_00213/Y
      0.008     0.165      0.023     47.325  2        NBUFFX32_LVT      I_SDRAM_TOP/CTS_ccl_a_buf_00208/A
      0.025     0.190      0.022     126.723          NBUFFX32_LVT      I_SDRAM_TOP/CTS_ccl_a_buf_00208/Y
      0.041     0.231      0.154     126.723 93       SRAM2RW64x32      I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CE1
      --------------------------------------------------------------------------------------------------

<CMD> report_timing -path_group reg2reg -path_type full_clock -net 
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2431.65)
Total number of fetched objects 55212
End delay calculation. (MEM=2451.66 CPU=0:00:11.6 REAL=0:00:12.0)
End delay calculation (fullDC). (MEM=2451.66 CPU=0:00:15.8 REAL=0:00:16.0)
Path 1: VIOLATED Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/CLK 
Endpoint:   I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/D (v) checked with  leading edge of 'SYS_2x_CLK'
Beginpoint: I_PARSER/out_bus_reg_4_/Q                        (^) triggered by  leading edge of 'SYS_CLK'
Path Groups: {reg2reg}
Analysis View: func_worst_scenario
Other End Arrival Time          1.364
- Setup                         0.091
+ Phase Shift                   2.400
+ CPPR Adjustment               0.001
- Uncertainty                   0.100
= Required Time                 3.574
- Arrival Time                  3.604
= Slack Time                   -0.030
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      -------------------------------------------------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Load    Fanout   Cell              Pin                              Generated Clock        
                 Time                                                                                     Adjustment             
      -------------------------------------------------------------------------------------------------------------------------  
                0.025      0.053     6.649   2                          sys_2x_clk                       
      0.000     0.025      0.053     6.649   2        SDFFX1_LVT        I_CLOCKING/sys_clk_in_reg/CLK    
      0.273     0.298      0.049     1.132            SDFFX1_LVT        I_CLOCKING/sys_clk_in_reg/Q      SYS_CLK Adj. = 0.000
      0.000     0.298      0.049     1.132   1        NBUFFX2_LVT       I_CLOCKING/occ_int1/CTS_cdb_buf_00504/A
                                                                                                         
      0.072     0.370      0.040     2.162            NBUFFX2_LVT       I_CLOCKING/occ_int1/CTS_cdb_buf_00504/Y
                                                                                                         
      0.000     0.370      0.040     2.162   2        CGLNPRX2_LVT      I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK
                                                                                                         
      0.196     0.566      0.068     3.716            CGLNPRX2_LVT      I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK
                                                                                                         
      0.000     0.566      0.068     3.716   1        NBUFFX32_LVT      I_CLOCKING/occ_int1/CTS_ccl_a_buf_00342/A
                                                                                                         
      0.122     0.688      0.078     72.374           NBUFFX32_LVT      I_CLOCKING/occ_int1/CTS_ccl_a_buf_00342/Y
                                                                                                         
      0.024     0.712      0.085     72.374  1        AO21X2_LVT        I_CLOCKING/occ_int1/U1/A1        
      0.195     0.906      0.139     13.652           AO21X2_LVT        I_CLOCKING/occ_int1/U1/Y         
      0.000     0.907      0.139     13.652  3        NBUFFX2_LVT       CTS_cdb_buf_00545/A              
      0.124     1.030      0.080     7.044            NBUFFX2_LVT       CTS_cdb_buf_00545/Y              
      0.000     1.031      0.080     7.044   1        NBUFFX32_LVT      CTS_ccl_a_buf_00316/A            
      0.133     1.163      0.083     84.223           NBUFFX32_LVT      CTS_ccl_a_buf_00316/Y            
      0.014     1.178      0.086     84.223  5        NBUFFX16_LVT      CTS_ccl_a_buf_00311/A            
      0.107     1.284      0.042     6.469            NBUFFX16_LVT      CTS_ccl_a_buf_00311/Y            
      0.000     1.284      0.042     6.469   2        NBUFFX8_LVT       I_PARSER/CTS_cpc_drv_buf_00575/A 
      0.131     1.415      0.131     45.327           NBUFFX8_LVT       I_PARSER/CTS_cpc_drv_buf_00575/Y 
      0.015     1.430      0.133     45.327  19       SDFFARX1_LVT      I_PARSER/out_bus_reg_4_/CLK      
      0.426     1.856      0.073     1.646            SDFFARX1_LVT      I_PARSER/out_bus_reg_4_/Q        
      0.000     1.856      0.073     1.646   1        NBUFFX8_LVT       FE_OFC2648_net_parser_risc_Instrn_lo_4/A
                                                                                                         
      0.109     1.964      0.056     12.347           NBUFFX8_LVT       FE_OFC2648_net_parser_risc_Instrn_lo_4/Y
                                                                                                         
      0.000     1.965      0.056     12.347  3        OR2X2_LVT         I_PARSER/U778/A1                 
      0.106     2.071      0.066     5.524            OR2X2_LVT         I_PARSER/U778/Y                  
      0.000     2.071      0.066     5.524   1        INVX8_LVT         I_CONTEXT_MEM/FE_OFC6238_net_context_cmd_0/A
                                                                                                         
      0.045     2.115      0.047     21.353           INVX8_LVT         I_CONTEXT_MEM/FE_OFC6238_net_context_cmd_0/Y
                                                                                                         
      0.000     2.116      0.047     21.353  1        INVX32_LVT        I_CONTEXT_MEM/FE_OFC6435_n321/A  
      0.042     2.158      0.041     66.036           INVX32_LVT        I_CONTEXT_MEM/FE_OFC6435_n321/Y  
      0.035     2.192      0.069     66.036  9        INVX2_RVT         I_CONTEXT_MEM/FE_OFC5936_net_context_cmd_0/A
                                                                                                         
      0.082     2.274      0.071     6.575            INVX2_RVT         I_CONTEXT_MEM/FE_OFC5936_net_context_cmd_0/Y
                                                                                                         
      0.000     2.274      0.071     6.575   5        AND2X2_LVT        I_CONTEXT_MEM/U26/A1             
      0.141     2.415      0.067     6.934            AND2X2_LVT        I_CONTEXT_MEM/U26/Y              
      0.000     2.416      0.067     6.934   3        AND2X4_LVT        I_CONTEXT_MEM/U276/A2            
      0.199     2.614      0.107     23.918           AND2X4_LVT        I_CONTEXT_MEM/U276/Y             
      0.000     2.615      0.107     23.918  9        NAND2X0_LVT       I_CONTEXT_MEM/U163/A1            
      0.174     2.788      0.177     3.180            NAND2X0_LVT       I_CONTEXT_MEM/U163/Y             
      0.000     2.788      0.177     3.180   1        AND2X1_LVT        I_CONTEXT_MEM/U116/A2            
      0.117     2.905      0.049     1.345            AND2X1_LVT        I_CONTEXT_MEM/U116/Y             
      0.000     2.905      0.049     1.345   1        NAND4X0_LVT       I_CONTEXT_MEM/U104/A3            
      0.103     3.008      0.138     1.659            NAND4X0_LVT       I_CONTEXT_MEM/U104/Y             
      0.000     3.008      0.138     1.659   1        NBUFFX8_LVT       FE_OFC4927_n437/A                
      0.191     3.199      0.087     43.114           NBUFFX8_LVT       FE_OFC4927_n437/Y                
      0.016     3.215      0.090     43.114  3        NBUFFX4_LVT       FE_OFC7157_FE_OFN4284_n437/A     
      0.171     3.386      0.091     23.144           NBUFFX4_LVT       FE_OFC7157_FE_OFN4284_n437/Y     
      0.003     3.389      0.091     23.144  2        LSUPX8_LVT        I_RISC_CORE/Instrn_27__UPF_LS/A  
      0.214     3.603      0.016     1.847            LSUPX8_LVT        I_RISC_CORE/Instrn_27__UPF_LS/Y  
      0.000     3.604      0.016     1.847   1        SDFFX2_LVT        I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/D
                                                                                                         
      -------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.024
     Other End Path:
      -------------------------------------------------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Load    Fanout   Cell              Pin                              Generated Clock        
                 Time                                                                                     Adjustment             
      -------------------------------------------------------------------------------------------------------------------------  
                0.024      0.051     6.202   2                          sys_2x_clk                       
      0.000     0.024      0.051     6.202   2        NBUFFX4_LVT       occ_int2/CTS_ccl_a_buf_00351/A   
      0.166     0.190      0.173     30.915           NBUFFX4_LVT       occ_int2/CTS_ccl_a_buf_00351/Y   
      0.002     0.193      0.173     30.915  2        NBUFFX2_LVT       occ_int2/fast_clk_0_clkgt/CTS_cdb_buf_00494/A
                                                                                                         
      0.149     0.341      0.110     10.961           NBUFFX2_LVT       occ_int2/fast_clk_0_clkgt/CTS_cdb_buf_00494/Y
                                                                                                         
      0.000     0.342      0.110     10.961  1        NBUFFX2_LVT       occ_int2/fast_clk_0_clkgt/CTS_cdb_buf_00495/A
                                                                                                         
      0.104     0.445      0.060     4.277            NBUFFX2_LVT       occ_int2/fast_clk_0_clkgt/CTS_cdb_buf_00495/Y
                                                                                                         
      0.000     0.446      0.060     4.277   1        NBUFFX2_LVT       occ_int2/fast_clk_0_clkgt/CTS_cdb_buf_00496/A
                                                                                                         
      0.074     0.519      0.037     1.611            NBUFFX2_LVT       occ_int2/fast_clk_0_clkgt/CTS_cdb_buf_00496/Y
                                                                                                         
      0.000     0.519      0.037     1.611   1        CGLNPRX8_LVT      occ_int2/fast_clk_0_clkgt/u_icg/CLK
                                                                                                         
      0.312     0.831      0.142     42.913           CGLNPRX8_LVT      occ_int2/fast_clk_0_clkgt/u_icg/GCLK
                                                                                                         
      0.008     0.839      0.142     42.913  1        AO21X1_LVT        occ_int2/U3/A1                   
      0.154     0.993      0.074     3.452            AO21X1_LVT        occ_int2/U3/Y                    
      0.000     0.993      0.074     3.452   2        LSUPX4_LVT        I_RISC_CORE/ls_in_0_clk/A        
      0.184     1.177      0.032     5.304            LSUPX4_LVT        I_RISC_CORE/ls_in_0_clk/Y        
      0.000     1.177      0.032     5.304   2        CGLPPRX8_LVT      I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK
                                                                                                         
      0.184     1.361      0.086     34.298           CGLPPRX8_LVT      I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
                                                                                                         
      0.002     1.364      0.086     34.298  32       SDFFX2_LVT        I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/CLK
                                                                                                         
      -------------------------------------------------------------------------------------------------------------------------

<CMD> report_timing -path_group reg2reg -path_type full_clock -net
Path 1: VIOLATED Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/CLK 
Endpoint:   I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/D (v) checked with  leading edge of 'SYS_2x_CLK'
Beginpoint: I_PARSER/out_bus_reg_4_/Q                        (^) triggered by  leading edge of 'SYS_CLK'
Path Groups: {reg2reg}
Analysis View: func_worst_scenario
Other End Arrival Time          1.364
- Setup                         0.091
+ Phase Shift                   2.400
+ CPPR Adjustment               0.001
- Uncertainty                   0.100
= Required Time                 3.574
- Arrival Time                  3.604
= Slack Time                   -0.030
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     Timing Path:
      -------------------------------------------------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Load    Fanout   Cell              Pin                              Generated Clock        
                 Time                                                                                     Adjustment             
      -------------------------------------------------------------------------------------------------------------------------  
                0.025      0.053     6.649   2                          sys_2x_clk                       
      0.000     0.025      0.053     6.649   2        SDFFX1_LVT        I_CLOCKING/sys_clk_in_reg/CLK    
      0.273     0.298      0.049     1.132            SDFFX1_LVT        I_CLOCKING/sys_clk_in_reg/Q      SYS_CLK Adj. = 0.000
      0.000     0.298      0.049     1.132   1        NBUFFX2_LVT       I_CLOCKING/occ_int1/CTS_cdb_buf_00504/A
                                                                                                         
      0.072     0.370      0.040     2.162            NBUFFX2_LVT       I_CLOCKING/occ_int1/CTS_cdb_buf_00504/Y
                                                                                                         
      0.000     0.370      0.040     2.162   2        CGLNPRX2_LVT      I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK
                                                                                                         
      0.196     0.566      0.068     3.716            CGLNPRX2_LVT      I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK
                                                                                                         
      0.000     0.566      0.068     3.716   1        NBUFFX32_LVT      I_CLOCKING/occ_int1/CTS_ccl_a_buf_00342/A
                                                                                                         
      0.122     0.688      0.078     72.374           NBUFFX32_LVT      I_CLOCKING/occ_int1/CTS_ccl_a_buf_00342/Y
                                                                                                         
      0.024     0.712      0.085     72.374  1        AO21X2_LVT        I_CLOCKING/occ_int1/U1/A1        
      0.195     0.906      0.139     13.652           AO21X2_LVT        I_CLOCKING/occ_int1/U1/Y         
      0.000     0.907      0.139     13.652  3        NBUFFX2_LVT       CTS_cdb_buf_00545/A              
      0.124     1.030      0.080     7.044            NBUFFX2_LVT       CTS_cdb_buf_00545/Y              
      0.000     1.031      0.080     7.044   1        NBUFFX32_LVT      CTS_ccl_a_buf_00316/A            
      0.133     1.163      0.083     84.223           NBUFFX32_LVT      CTS_ccl_a_buf_00316/Y            
      0.014     1.178      0.086     84.223  5        NBUFFX16_LVT      CTS_ccl_a_buf_00311/A            
      0.107     1.284      0.042     6.469            NBUFFX16_LVT      CTS_ccl_a_buf_00311/Y            
      0.000     1.284      0.042     6.469   2        NBUFFX8_LVT       I_PARSER/CTS_cpc_drv_buf_00575/A 
      0.131     1.415      0.131     45.327           NBUFFX8_LVT       I_PARSER/CTS_cpc_drv_buf_00575/Y 
      0.015     1.430      0.133     45.327  19       SDFFARX1_LVT      I_PARSER/out_bus_reg_4_/CLK      
      0.426     1.856      0.073     1.646            SDFFARX1_LVT      I_PARSER/out_bus_reg_4_/Q        
      0.000     1.856      0.073     1.646   1        NBUFFX8_LVT       FE_OFC2648_net_parser_risc_Instrn_lo_4/A
                                                                                                         
      0.109     1.964      0.056     12.347           NBUFFX8_LVT       FE_OFC2648_net_parser_risc_Instrn_lo_4/Y
                                                                                                         
      0.000     1.965      0.056     12.347  3        OR2X2_LVT         I_PARSER/U778/A1                 
      0.106     2.071      0.066     5.524            OR2X2_LVT         I_PARSER/U778/Y                  
      0.000     2.071      0.066     5.524   1        INVX8_LVT         I_CONTEXT_MEM/FE_OFC6238_net_context_cmd_0/A
                                                                                                         
      0.045     2.115      0.047     21.353           INVX8_LVT         I_CONTEXT_MEM/FE_OFC6238_net_context_cmd_0/Y
                                                                                                         
      0.000     2.116      0.047     21.353  1        INVX32_LVT        I_CONTEXT_MEM/FE_OFC6435_n321/A  
      0.042     2.158      0.041     66.036           INVX32_LVT        I_CONTEXT_MEM/FE_OFC6435_n321/Y  
      0.035     2.192      0.069     66.036  9        INVX2_RVT         I_CONTEXT_MEM/FE_OFC5936_net_context_cmd_0/A
                                                                                                         
      0.082     2.274      0.071     6.575            INVX2_RVT         I_CONTEXT_MEM/FE_OFC5936_net_context_cmd_0/Y
                                                                                                         
      0.000     2.274      0.071     6.575   5        AND2X2_LVT        I_CONTEXT_MEM/U26/A1             
      0.141     2.415      0.067     6.934            AND2X2_LVT        I_CONTEXT_MEM/U26/Y              
      0.000     2.416      0.067     6.934   3        AND2X4_LVT        I_CONTEXT_MEM/U276/A2            
      0.199     2.614      0.107     23.918           AND2X4_LVT        I_CONTEXT_MEM/U276/Y             
      0.000     2.615      0.107     23.918  9        NAND2X0_LVT       I_CONTEXT_MEM/U163/A1            
      0.174     2.788      0.177     3.180            NAND2X0_LVT       I_CONTEXT_MEM/U163/Y             
      0.000     2.788      0.177     3.180   1        AND2X1_LVT        I_CONTEXT_MEM/U116/A2            
      0.117     2.905      0.049     1.345            AND2X1_LVT        I_CONTEXT_MEM/U116/Y             
      0.000     2.905      0.049     1.345   1        NAND4X0_LVT       I_CONTEXT_MEM/U104/A3            
      0.103     3.008      0.138     1.659            NAND4X0_LVT       I_CONTEXT_MEM/U104/Y             
      0.000     3.008      0.138     1.659   1        NBUFFX8_LVT       FE_OFC4927_n437/A                
      0.191     3.199      0.087     43.114           NBUFFX8_LVT       FE_OFC4927_n437/Y                
      0.016     3.215      0.090     43.114  3        NBUFFX4_LVT       FE_OFC7157_FE_OFN4284_n437/A     
      0.171     3.386      0.091     23.144           NBUFFX4_LVT       FE_OFC7157_FE_OFN4284_n437/Y     
      0.003     3.389      0.091     23.144  2        LSUPX8_LVT        I_RISC_CORE/Instrn_27__UPF_LS/A  
      0.214     3.603      0.016     1.847            LSUPX8_LVT        I_RISC_CORE/Instrn_27__UPF_LS/Y  
      0.000     3.604      0.016     1.847   1        SDFFX2_LVT        I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/D
                                                                                                         
      -------------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.024
     Other End Path:
      -------------------------------------------------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Load    Fanout   Cell              Pin                              Generated Clock        
                 Time                                                                                     Adjustment             
      -------------------------------------------------------------------------------------------------------------------------  
                0.024      0.051     6.202   2                          sys_2x_clk                       
      0.000     0.024      0.051     6.202   2        NBUFFX4_LVT       occ_int2/CTS_ccl_a_buf_00351/A   
      0.166     0.190      0.173     30.915           NBUFFX4_LVT       occ_int2/CTS_ccl_a_buf_00351/Y   
      0.002     0.193      0.173     30.915  2        NBUFFX2_LVT       occ_int2/fast_clk_0_clkgt/CTS_cdb_buf_00494/A
                                                                                                         
      0.149     0.341      0.110     10.961           NBUFFX2_LVT       occ_int2/fast_clk_0_clkgt/CTS_cdb_buf_00494/Y
                                                                                                         
      0.000     0.342      0.110     10.961  1        NBUFFX2_LVT       occ_int2/fast_clk_0_clkgt/CTS_cdb_buf_00495/A
                                                                                                         
      0.104     0.445      0.060     4.277            NBUFFX2_LVT       occ_int2/fast_clk_0_clkgt/CTS_cdb_buf_00495/Y
                                                                                                         
      0.000     0.446      0.060     4.277   1        NBUFFX2_LVT       occ_int2/fast_clk_0_clkgt/CTS_cdb_buf_00496/A
                                                                                                         
      0.074     0.519      0.037     1.611            NBUFFX2_LVT       occ_int2/fast_clk_0_clkgt/CTS_cdb_buf_00496/Y
                                                                                                         
      0.000     0.519      0.037     1.611   1        CGLNPRX8_LVT      occ_int2/fast_clk_0_clkgt/u_icg/CLK
                                                                                                         
      0.312     0.831      0.142     42.913           CGLNPRX8_LVT      occ_int2/fast_clk_0_clkgt/u_icg/GCLK
                                                                                                         
      0.008     0.839      0.142     42.913  1        AO21X1_LVT        occ_int2/U3/A1                   
      0.154     0.993      0.074     3.452            AO21X1_LVT        occ_int2/U3/Y                    
      0.000     0.993      0.074     3.452   2        LSUPX4_LVT        I_RISC_CORE/ls_in_0_clk/A        
      0.184     1.177      0.032     5.304            LSUPX4_LVT        I_RISC_CORE/ls_in_0_clk/Y        
      0.000     1.177      0.032     5.304   2        CGLPPRX8_LVT      I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK
                                                                                                         
      0.184     1.361      0.086     34.298           CGLPPRX8_LVT      I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
                                                                                                         
      0.002     1.364      0.086     34.298  32       SDFFX2_LVT        I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/CLK
                                                                                                         
      -------------------------------------------------------------------------------------------------------------------------

<CMD> report_timing -path_group reg2reg -path_type full_clock -net -early
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2429.65)
Total number of fetched objects 55212
End delay calculation. (MEM=2449.66 CPU=0:00:11.5 REAL=0:00:12.0)
End delay calculation (fullDC). (MEM=2449.66 CPU=0:00:15.8 REAL=0:00:16.0)
