==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Adding design file 'sgfilter.cpp' to the project
INFO: [HLS 200-10] Adding design file 'sgfilter.h' to the project
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sgfilter.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:58 ; elapsed = 00:09:29 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 34453 ; free virtual = 44906
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:58 ; elapsed = 00:09:29 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 34453 ; free virtual = 44906
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:00 ; elapsed = 00:09:31 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 34453 ; free virtual = 44906
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:00 ; elapsed = 00:09:31 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 34453 ; free virtual = 44906
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:00 ; elapsed = 00:09:31 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 34451 ; free virtual = 44904
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:00 ; elapsed = 00:09:31 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 34451 ; free virtual = 44904
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sgfilter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sgfilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 238.47 seconds; current allocated memory: 109.044 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 109.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sgfilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sgfilter/idx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sgfilter' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'sgfilter_mac_muladd_10ns_11s_7s_21_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sgfilter_mac_muladd_10ns_18s_30s_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sgfilter_mac_muladd_10ns_21s_7s_31_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sgfilter_mac_muladd_10ns_8ns_7s_18_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sgfilter_mac_muladd_10ns_8s_15s_30_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sgfilter_mul_10ns_19s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sgfilter_mul_10ns_31s_32_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sgfilter'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 110.136 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'sgfilter_mul_10ns_19s_32_2_1_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'sgfilter_mul_10ns_31s_32_5_1_MulnS_1'
INFO: [RTMG 210-278] Implementing memory 'sgfilter_a_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sgfilter_OUT_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:01 ; elapsed = 00:09:33 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 34448 ; free virtual = 44903
INFO: [VHDL 208-304] Generating VHDL RTL for sgfilter.
INFO: [VLOG 209-307] Generating Verilog RTL for sgfilter.
INFO: [HLS 200-10] Creating and opening project '/home/vivado/HLStools/vivado/ready/SobelFilter/proj'.
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/HLStools/vivado/ready/SobelFilter/proj/sol'.
