# FFT
Final project @ADI


I completed 3 phases out of 4
1) modeling with Matlab
2) design RTL
3) verification
4) ASIC "pnr"

PNR steps will be done later
