<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p312" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_312{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_312{left:103px;bottom:68px;letter-spacing:0.1px;}
#t3_312{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_312{left:69px;bottom:1088px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t5_312{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t6_312{left:69px;bottom:1012px;letter-spacing:0.12px;}
#t7_312{left:151px;bottom:1012px;letter-spacing:0.15px;word-spacing:0.01px;}
#t8_312{left:69px;bottom:988px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t9_312{left:69px;bottom:972px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ta_312{left:69px;bottom:955px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_312{left:69px;bottom:896px;letter-spacing:0.12px;}
#tc_312{left:151px;bottom:896px;letter-spacing:0.16px;word-spacing:0.01px;}
#td_312{left:69px;bottom:872px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#te_312{left:69px;bottom:855px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tf_312{left:69px;bottom:839px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#tg_312{left:69px;bottom:822px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#th_312{left:69px;bottom:797px;letter-spacing:-0.17px;word-spacing:-1.13px;}
#ti_312{left:69px;bottom:781px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tj_312{left:69px;bottom:756px;letter-spacing:-0.18px;word-spacing:-0.8px;}
#tk_312{left:69px;bottom:739px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tl_312{left:69px;bottom:681px;letter-spacing:0.12px;}
#tm_312{left:151px;bottom:681px;letter-spacing:0.17px;word-spacing:0.01px;}
#tn_312{left:69px;bottom:657px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#to_312{left:69px;bottom:640px;letter-spacing:-0.21px;word-spacing:-0.59px;}
#tp_312{left:69px;bottom:623px;letter-spacing:-0.16px;word-spacing:-0.76px;}
#tq_312{left:69px;bottom:606px;letter-spacing:-0.14px;word-spacing:-0.93px;}
#tr_312{left:69px;bottom:590px;letter-spacing:-0.2px;word-spacing:-0.42px;}
#ts_312{left:69px;bottom:531px;letter-spacing:0.12px;}
#tt_312{left:151px;bottom:531px;letter-spacing:0.17px;word-spacing:0.01px;}
#tu_312{left:69px;bottom:507px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tv_312{left:69px;bottom:490px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#tw_312{left:69px;bottom:474px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tx_312{left:69px;bottom:457px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ty_312{left:69px;bottom:440px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tz_312{left:69px;bottom:381px;letter-spacing:0.13px;}
#t10_312{left:151px;bottom:381px;letter-spacing:0.13px;word-spacing:0.01px;}
#t11_312{left:69px;bottom:357px;letter-spacing:-0.17px;word-spacing:-0.86px;}
#t12_312{left:69px;bottom:341px;letter-spacing:-0.14px;word-spacing:-1.17px;}
#t13_312{left:69px;bottom:324px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t14_312{left:69px;bottom:307px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t15_312{left:69px;bottom:248px;letter-spacing:0.13px;}
#t16_312{left:151px;bottom:248px;letter-spacing:0.16px;word-spacing:0.01px;}
#t17_312{left:69px;bottom:224px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t18_312{left:69px;bottom:208px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t19_312{left:69px;bottom:191px;letter-spacing:-0.15px;word-spacing:-1.1px;}
#t1a_312{left:69px;bottom:174px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t1b_312{left:69px;bottom:157px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1c_312{left:69px;bottom:140px;letter-spacing:-0.14px;word-spacing:-0.48px;}

.s1_312{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_312{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_312{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_312{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts312" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg312Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg312" style="-webkit-user-select: none;"><object width="935" height="1210" data="312/312.svg" type="image/svg+xml" id="pdf312" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_312" class="t s1_312">9-30 </span><span id="t2_312" class="t s1_312">Vol. 3A </span>
<span id="t3_312" class="t s2_312">MULTIPLE-PROCESSOR MANAGEMENT </span>
<span id="t4_312" class="t s3_312">On Intel Atom family processors that support Intel Hyper-Threading Technology, the MCA facilities are shared </span>
<span id="t5_312" class="t s3_312">between all logical processors on the same processor core. </span>
<span id="t6_312" class="t s4_312">9.7.6 </span><span id="t7_312" class="t s4_312">Debug Registers and Extensions </span>
<span id="t8_312" class="t s3_312">Each logical processor has its own set of debug registers (DR0, DR1, DR2, DR3, DR6, DR7) and its own debug </span>
<span id="t9_312" class="t s3_312">control MSR. These can be set to control and record debug information for each logical processor independently. </span>
<span id="ta_312" class="t s3_312">Each logical processor also has its own last branch records (LBR) stack. </span>
<span id="tb_312" class="t s4_312">9.7.7 </span><span id="tc_312" class="t s4_312">Performance Monitoring Counters </span>
<span id="td_312" class="t s3_312">Performance counters and their companion control MSRs are shared between the logical processors within a </span>
<span id="te_312" class="t s3_312">processor core for processors based on Intel NetBurst microarchitecture. As a result, software must manage the </span>
<span id="tf_312" class="t s3_312">use of these resources. The performance counter interrupts, events, and precise event monitoring support can be </span>
<span id="tg_312" class="t s3_312">set up and allocated on a per thread (per logical processor) basis. </span>
<span id="th_312" class="t s3_312">See Section 20.6.4, “Performance Monitoring and Intel® Hyper-Threading Technology in Processors Based on Intel </span>
<span id="ti_312" class="t s3_312">NetBurst® Microarchitecture,” for a discussion of performance monitoring in the Intel Xeon processor MP. </span>
<span id="tj_312" class="t s3_312">In Intel Atom processor family that support Intel Hyper-Threading Technology, the performance counters (general- </span>
<span id="tk_312" class="t s3_312">purpose and fixed-function counters) and their companion control MSRs are duplicated for each logical processor. </span>
<span id="tl_312" class="t s4_312">9.7.8 </span><span id="tm_312" class="t s4_312">IA32_MISC_ENABLE MSR </span>
<span id="tn_312" class="t s3_312">The IA32_MISC_ENABLE MSR (MSR address 1A0H) is generally shared between the logical processors in a </span>
<span id="to_312" class="t s3_312">processor core supporting Intel Hyper-Threading Technology. However, some bit fields within IA32_MISC_ENABLE </span>
<span id="tp_312" class="t s3_312">MSR may be duplicated per logical processor. The partition of shared or duplicated bit fields within IA32_MISC_EN- </span>
<span id="tq_312" class="t s3_312">ABLE is implementation dependent. Software should program duplicated fields carefully on all logical processors in </span>
<span id="tr_312" class="t s3_312">the system to ensure consistent behavior. </span>
<span id="ts_312" class="t s4_312">9.7.9 </span><span id="tt_312" class="t s4_312">Memory Ordering </span>
<span id="tu_312" class="t s3_312">The logical processors in an Intel 64 or IA-32 processor supporting Intel Hyper-Threading Technology obey the </span>
<span id="tv_312" class="t s3_312">same rules for memory ordering as Intel 64 or IA-32 processors without Intel HT Technology (see Section 9.2, </span>
<span id="tw_312" class="t s3_312">“Memory Ordering”). Each logical processor uses a processor-ordered memory model that can be further defined </span>
<span id="tx_312" class="t s3_312">as “write-ordered with store buffer forwarding.” All mechanisms for strengthening or weakening the memory- </span>
<span id="ty_312" class="t s3_312">ordering model to handle special programming situations apply to each logical processor. </span>
<span id="tz_312" class="t s4_312">9.7.10 </span><span id="t10_312" class="t s4_312">Serializing Instructions </span>
<span id="t11_312" class="t s3_312">As a general rule, when a logical processor in a processor supporting Intel Hyper-Threading Technology executes a </span>
<span id="t12_312" class="t s3_312">serializing instruction, only that logical processor is affected by the operation. An exception to this rule is the execu- </span>
<span id="t13_312" class="t s3_312">tion of the WBINVD, INVD, and WRMSR instructions; and the MOV CR instruction when the state of the CD flag in </span>
<span id="t14_312" class="t s3_312">control register CR0 is modified. Here, both logical processors are serialized. </span>
<span id="t15_312" class="t s4_312">9.7.11 </span><span id="t16_312" class="t s4_312">Microcode Update Resources </span>
<span id="t17_312" class="t s3_312">In an Intel processor supporting Intel Hyper-Threading Technology, the microcode update facilities are shared </span>
<span id="t18_312" class="t s3_312">between the logical processors; either logical processor can initiate an update. Each logical processor has its own </span>
<span id="t19_312" class="t s3_312">BIOS signature MSR (IA32_BIOS_SIGN_ID at MSR address 8BH). When a logical processor performs an update for </span>
<span id="t1a_312" class="t s3_312">the physical processor, the IA32_BIOS_SIGN_ID MSRs for resident logical processors are updated with identical </span>
<span id="t1b_312" class="t s3_312">information. If logical processors initiate an update simultaneously, the processor core provides the necessary </span>
<span id="t1c_312" class="t s3_312">synchronization needed to ensure that only one update is performed at a time. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
