CORE_CLK_SRC_DPLL,VAR_0
CORE_CLK_SRC_DPLL_X2,VAR_1
EINVAL,VAR_2
OMAP24XX_CORE_CLK_SRC_MASK,VAR_3
SDRC_RFR_CTRL_BYPASS,VAR_4
__ffs,FUNC_0
curr_prcm_set,VAR_5
omap2_dpllcore_round_rate,FUNC_1
omap2_set_prcm,FUNC_2
omap2xxx_clk_get_core_rate,FUNC_3
omap2xxx_cm_get_core_clk_src,FUNC_4
omap2xxx_cm_get_core_pll_config,FUNC_5
omap2xxx_sdrc_dll_is_unlocked,FUNC_6
omap2xxx_sdrc_init_params,FUNC_7
omap2xxx_sdrc_reprogram,FUNC_8
omap_clk_ll_ops,VAR_6
stub1,FUNC_9
to_clk_hw_omap,FUNC_10
omap2_reprogram_dpllcore,FUNC_11
hw,VAR_7
rate,VAR_8
parent_rate,VAR_9
clk,VAR_10
cur_rate,VAR_11
low,VAR_12
mult,VAR_13
div,VAR_14
valid_rate,VAR_15
done_rate,VAR_16
bypass,VAR_17
tmpset,VAR_18
dd,VAR_19
