settings:
    lib_name:        analysis_comp4
    results_dir:     postlayout_lib
    omit_on_failure: True
    named_nodes:
        vdd:
            name:    VDD
            voltage: 3.3
        vss:
            name:    VSS
            voltage: 0
    units:
        time:               ns
        voltage:            V
        current:            uA
        pulling_resistance: kOhm
        leakage_power:      nW
        capacitive_load:    pF
        energy:             fJ

    logic_thresholds:
        high: 1.0
        low: 0.8

    cell_defaults:
        models:
            - /foss/pdks/gf180mcuD/libs.tech/ngspice/design.ngspice
            - /foss/pdks/gf180mcuD/libs.tech/ngspice/sm141064.ngspice typical

        slews: [0.05, 0.1]
        loads: [0.01, 0.05]

cells:
    2bit_comp_1x:
        netlist: /foss/designs/Symbelleuit-Chipathon-2025/cells/comp4/1x_drive/layout/charlib/2bit_comp_1x.spice
        inputs: [B1, B0, A1, A0]
        outputs: [L, G, E]
        functions:
            - L=(!A1 & B1) | ((!(B1 ^ A1)) & !A0 & B0)
            - G=(A1 & !B1) | ((!(B1 ^ A1)) & A0 & !B0)
            - E=(!(B1 ^ A1)) & (!(B0 ^ A0))

