xst -intstyle ise -ifn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.xst" -ofn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.syr" 
xst -intstyle ise -ifn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.xst" -ofn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.syr" 
xst -intstyle ise -ifn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.xst" -ofn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.syr" 
xst -intstyle ise -ifn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.xst" -ofn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys3_master.ucf -p xc6slx16-csg324-3 "uart_test.ngc" uart_test.ngd  
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys3_master.ucf -p xc6slx16-csg324-3 "uart_test.ngc" uart_test.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o uart_test_map.ncd uart_test.ngd uart_test.pcf 
par -w -intstyle ise -ol high -mt off uart_test_map.ncd uart_test.ncd uart_test.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml uart_test.twx uart_test.ncd -o uart_test.twr uart_test.pcf -ucf Nexys3_master.ucf 
bitgen -intstyle ise -f uart_test.ut uart_test.ncd 
xst -intstyle ise -ifn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.xst" -ofn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys3_master.ucf -p xc6slx16-csg324-3 "uart_test.ngc" uart_test.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o uart_test_map.ncd uart_test.ngd uart_test.pcf 
par -w -intstyle ise -ol high -mt off uart_test_map.ncd uart_test.ncd uart_test.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml uart_test.twx uart_test.ncd -o uart_test.twr uart_test.pcf -ucf Nexys3_master.ucf 
bitgen -intstyle ise -f uart_test.ut uart_test.ncd 
xst -intstyle ise -ifn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.xst" -ofn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys3_master.ucf -p xc6slx16-csg324-3 "uart_test.ngc" uart_test.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o uart_test_map.ncd uart_test.ngd uart_test.pcf 
par -w -intstyle ise -ol high -mt off uart_test_map.ncd uart_test.ncd uart_test.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml uart_test.twx uart_test.ncd -o uart_test.twr uart_test.pcf -ucf Nexys3_master.ucf 
bitgen -intstyle ise -f uart_test.ut uart_test.ncd 
xst -intstyle ise -ifn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.xst" -ofn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys3_master.ucf -p xc6slx16-csg324-3 "uart_test.ngc" uart_test.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o uart_test_map.ncd uart_test.ngd uart_test.pcf 
par -w -intstyle ise -ol high -mt off uart_test_map.ncd uart_test.ncd uart_test.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml uart_test.twx uart_test.ncd -o uart_test.twr uart_test.pcf -ucf Nexys3_master.ucf 
bitgen -intstyle ise -f uart_test.ut uart_test.ncd 
xst -intstyle ise -ifn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.xst" -ofn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys3_master.ucf -p xc6slx16-csg324-3 "uart_test.ngc" uart_test.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o uart_test_map.ncd uart_test.ngd uart_test.pcf 
par -w -intstyle ise -ol high -mt off uart_test_map.ncd uart_test.ncd uart_test.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml uart_test.twx uart_test.ncd -o uart_test.twr uart_test.pcf -ucf Nexys3_master.ucf 
bitgen -intstyle ise -f uart_test.ut uart_test.ncd 
xst -intstyle ise -ifn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.xst" -ofn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys3_master.ucf -p xc6slx16-csg324-3 "uart_test.ngc" uart_test.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o uart_test_map.ncd uart_test.ngd uart_test.pcf 
par -w -intstyle ise -ol high -mt off uart_test_map.ncd uart_test.ncd uart_test.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml uart_test.twx uart_test.ncd -o uart_test.twr uart_test.pcf -ucf Nexys3_master.ucf 
bitgen -intstyle ise -f uart_test.ut uart_test.ncd 
xst -intstyle ise -ifn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.xst" -ofn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys3_master.ucf -p xc6slx16-csg324-3 "uart_test.ngc" uart_test.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o uart_test_map.ncd uart_test.ngd uart_test.pcf 
par -w -intstyle ise -ol high -mt off uart_test_map.ncd uart_test.ncd uart_test.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml uart_test.twx uart_test.ncd -o uart_test.twr uart_test.pcf -ucf Nexys3_master.ucf 
bitgen -intstyle ise -f uart_test.ut uart_test.ncd 
xst -intstyle ise -ifn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.xst" -ofn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys3_master.ucf -p xc6slx16-csg324-3 "uart_test.ngc" uart_test.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o uart_test_map.ncd uart_test.ngd uart_test.pcf 
par -w -intstyle ise -ol high -mt off uart_test_map.ncd uart_test.ncd uart_test.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml uart_test.twx uart_test.ncd -o uart_test.twr uart_test.pcf -ucf Nexys3_master.ucf 
bitgen -intstyle ise -f uart_test.ut uart_test.ncd 
xst -intstyle ise -ifn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.xst" -ofn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys3_master.ucf -p xc6slx16-csg324-3 "uart_test.ngc" uart_test.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o uart_test_map.ncd uart_test.ngd uart_test.pcf 
par -w -intstyle ise -ol high -mt off uart_test_map.ncd uart_test.ncd uart_test.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml uart_test.twx uart_test.ncd -o uart_test.twr uart_test.pcf -ucf Nexys3_master.ucf 
bitgen -intstyle ise -f uart_test.ut uart_test.ncd 
xst -intstyle ise -ifn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.xst" -ofn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys3_master.ucf -p xc6slx16-csg324-3 "uart_test.ngc" uart_test.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o uart_test_map.ncd uart_test.ngd uart_test.pcf 
par -w -intstyle ise -ol high -mt off uart_test_map.ncd uart_test.ncd uart_test.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml uart_test.twx uart_test.ncd -o uart_test.twr uart_test.pcf -ucf Nexys3_master.ucf 
bitgen -intstyle ise -f uart_test.ut uart_test.ncd 
xst -intstyle ise -ifn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.xst" -ofn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys3_master.ucf -p xc6slx16-csg324-3 "uart_test.ngc" uart_test.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o uart_test_map.ncd uart_test.ngd uart_test.pcf 
par -w -intstyle ise -ol high -mt off uart_test_map.ncd uart_test.ncd uart_test.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml uart_test.twx uart_test.ncd -o uart_test.twr uart_test.pcf -ucf Nexys3_master.ucf 
bitgen -intstyle ise -f uart_test.ut uart_test.ncd 
xst -intstyle ise -ifn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.xst" -ofn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.syr" 
xst -intstyle ise -ifn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.xst" -ofn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys3_master.ucf -p xc6slx16-csg324-3 "uart_test.ngc" uart_test.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o uart_test_map.ncd uart_test.ngd uart_test.pcf 
par -w -intstyle ise -ol high -mt off uart_test_map.ncd uart_test.ncd uart_test.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml uart_test.twx uart_test.ncd -o uart_test.twr uart_test.pcf -ucf Nexys3_master.ucf 
bitgen -intstyle ise -f uart_test.ut uart_test.ncd 
xst -intstyle ise -ifn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.xst" -ofn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.syr" 
xst -intstyle ise -ifn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.xst" -ofn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.syr" 
xst -intstyle ise -ifn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.xst" -ofn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys3_master.ucf -p xc6slx16-csg324-3 "uart_test.ngc" uart_test.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o uart_test_map.ncd uart_test.ngd uart_test.pcf 
par -w -intstyle ise -ol high -mt off uart_test_map.ncd uart_test.ncd uart_test.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml uart_test.twx uart_test.ncd -o uart_test.twr uart_test.pcf -ucf Nexys3_master.ucf 
xst -intstyle ise -ifn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.xst" -ofn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys3_master.ucf -p xc6slx16-csg324-3 "uart_test.ngc" uart_test.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o uart_test_map.ncd uart_test.ngd uart_test.pcf 
par -w -intstyle ise -ol high -mt off uart_test_map.ncd uart_test.ncd uart_test.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml uart_test.twx uart_test.ncd -o uart_test.twr uart_test.pcf -ucf Nexys3_master.ucf 
xst -intstyle ise -ifn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.xst" -ofn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys3_master.ucf -p xc6slx16-csg324-3 "uart_test.ngc" uart_test.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o uart_test_map.ncd uart_test.ngd uart_test.pcf 
par -w -intstyle ise -ol high -mt off uart_test_map.ncd uart_test.ncd uart_test.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml uart_test.twx uart_test.ncd -o uart_test.twr uart_test.pcf -ucf Nexys3_master.ucf 
bitgen -intstyle ise -f uart_test.ut uart_test.ncd 
xst -intstyle ise -ifn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.xst" -ofn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys3_master.ucf -p xc6slx16-csg324-3 "uart_test.ngc" uart_test.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o uart_test_map.ncd uart_test.ngd uart_test.pcf 
par -w -intstyle ise -ol high -mt off uart_test_map.ncd uart_test.ncd uart_test.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml uart_test.twx uart_test.ncd -o uart_test.twr uart_test.pcf -ucf Nexys3_master.ucf 
bitgen -intstyle ise -f uart_test.ut uart_test.ncd 
xst -intstyle ise -ifn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.xst" -ofn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys3_master.ucf -p xc6slx16-csg324-3 "uart_test.ngc" uart_test.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o uart_test_map.ncd uart_test.ngd uart_test.pcf 
par -w -intstyle ise -ol high -mt off uart_test_map.ncd uart_test.ncd uart_test.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml uart_test.twx uart_test.ncd -o uart_test.twr uart_test.pcf -ucf Nexys3_master.ucf 
bitgen -intstyle ise -f uart_test.ut uart_test.ncd 
xst -intstyle ise -ifn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.xst" -ofn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.syr" 
xst -intstyle ise -ifn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.xst" -ofn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys3_master.ucf -p xc6slx16-csg324-3 "uart_test.ngc" uart_test.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o uart_test_map.ncd uart_test.ngd uart_test.pcf 
par -w -intstyle ise -ol high -mt off uart_test_map.ncd uart_test.ncd uart_test.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml uart_test.twx uart_test.ncd -o uart_test.twr uart_test.pcf -ucf Nexys3_master.ucf 
bitgen -intstyle ise -f uart_test.ut uart_test.ncd 
xst -intstyle ise -ifn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.xst" -ofn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys3_master.ucf -p xc6slx16-csg324-3 "uart_test.ngc" uart_test.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o uart_test_map.ncd uart_test.ngd uart_test.pcf 
par -w -intstyle ise -ol high -mt off uart_test_map.ncd uart_test.ncd uart_test.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml uart_test.twx uart_test.ncd -o uart_test.twr uart_test.pcf -ucf Nexys3_master.ucf 
xst -intstyle ise -ifn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.xst" -ofn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys3_master.ucf -p xc6slx16-csg324-3 "uart_test.ngc" uart_test.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o uart_test_map.ncd uart_test.ngd uart_test.pcf 
par -w -intstyle ise -ol high -mt off uart_test_map.ncd uart_test.ncd uart_test.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml uart_test.twx uart_test.ncd -o uart_test.twr uart_test.pcf -ucf Nexys3_master.ucf 
bitgen -intstyle ise -f uart_test.ut uart_test.ncd 
xst -intstyle ise -ifn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.xst" -ofn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys3_master.ucf -p xc6slx16-csg324-3 "uart_test.ngc" uart_test.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o uart_test_map.ncd uart_test.ngd uart_test.pcf 
par -w -intstyle ise -ol high -mt off uart_test_map.ncd uart_test.ncd uart_test.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml uart_test.twx uart_test.ncd -o uart_test.twr uart_test.pcf -ucf Nexys3_master.ucf 
bitgen -intstyle ise -f uart_test.ut uart_test.ncd 
bitgen -intstyle ise -f uart_test.ut uart_test.ncd 
xst -intstyle ise -ifn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.xst" -ofn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys3_master.ucf -p xc6slx16-csg324-3 "uart_test.ngc" uart_test.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o uart_test_map.ncd uart_test.ngd uart_test.pcf 
par -w -intstyle ise -ol high -mt off uart_test_map.ncd uart_test.ncd uart_test.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml uart_test.twx uart_test.ncd -o uart_test.twr uart_test.pcf -ucf Nexys3_master.ucf 
bitgen -intstyle ise -f uart_test.ut uart_test.ncd 
xst -intstyle ise -ifn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.xst" -ofn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys3_master.ucf -p xc6slx16-csg324-3 "uart_test.ngc" uart_test.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o uart_test_map.ncd uart_test.ngd uart_test.pcf 
par -w -intstyle ise -ol high -mt off uart_test_map.ncd uart_test.ncd uart_test.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml uart_test.twx uart_test.ncd -o uart_test.twr uart_test.pcf -ucf Nexys3_master.ucf 
bitgen -intstyle ise -f uart_test.ut uart_test.ncd 
xst -intstyle ise -ifn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.xst" -ofn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys3_master.ucf -p xc6slx16-csg324-3 "uart_test.ngc" uart_test.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o uart_test_map.ncd uart_test.ngd uart_test.pcf 
par -w -intstyle ise -ol high -mt off uart_test_map.ncd uart_test.ncd uart_test.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml uart_test.twx uart_test.ncd -o uart_test.twr uart_test.pcf -ucf Nexys3_master.ucf 
bitgen -intstyle ise -f uart_test.ut uart_test.ncd 
xst -intstyle ise -ifn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.xst" -ofn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys3_master.ucf -p xc6slx16-csg324-3 "uart_test.ngc" uart_test.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o uart_test_map.ncd uart_test.ngd uart_test.pcf 
par -w -intstyle ise -ol high -mt off uart_test_map.ncd uart_test.ncd uart_test.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml uart_test.twx uart_test.ncd -o uart_test.twr uart_test.pcf -ucf Nexys3_master.ucf 
bitgen -intstyle ise -f uart_test.ut uart_test.ncd 
xst -intstyle ise -ifn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.xst" -ofn "C:/Users/Stache/Documents/Xilinx Projects/learning/chapter8/exercises/fulluart/uart_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys3_master.ucf -p xc6slx16-csg324-3 "uart_test.ngc" uart_test.ngd  
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys3_master.ucf -p xc6slx16-csg324-3 "uart_test.ngc" uart_test.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o uart_test_map.ncd uart_test.ngd uart_test.pcf 
par -w -intstyle ise -ol high -mt off uart_test_map.ncd uart_test.ncd uart_test.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml uart_test.twx uart_test.ncd -o uart_test.twr uart_test.pcf -ucf Nexys3_master.ucf 
bitgen -intstyle ise -f uart_test.ut uart_test.ncd 
