FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"LE";
2"PULSE_IN";
3"GND\G";
4"VCC\G";
5"DATA";
6"VCC\G";
7"GND\G";
8"CLK";
%"DS102350"
"1","(125,2875)","0","ttl","I1";
;
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-175,350,175,-250";
"VCC"4;
"GND"3;
"D/P2"5;
"CLK/P1"8;
"Q/P0"0;
"P7"0;
"P6"0;
"P5"0;
"P4"0;
"P3"0;
"IN"2;
"PS"6;
"MS"7;
"OUT"0;
"PWM"0;
"LE* \B"1;
%"CSMD0603"
"1","(200,3625)","0","capacitors","I2";
;
VOLTAGE"50V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
TOL"10%"
VALUE"0.1UF"
CDS_LIB"capacitors"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25";
"B<0>"4;
"A<0>"3;
END.
