;buildInfoPackage: chisel3, version: 3.0-SNAPSHOT, scalaVersion: 2.11.7, sbtVersion: 0.13.11, builtAtString: 2016-12-12 22:28:40.596, builtAtMillis: 1481581720596
circuit Decorder : 
  module Decorder : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip IR : UInt<32>, flip br_eq : UInt<1>, flip br_lt : UInt<1>, flip br_ltu : UInt<1>, flip DataMem_rdy : UInt<1>, BUS_A_sel : UInt<1>, BUS_B_sel : UInt<2>, WB_sel : UInt<2>, BRJMP_sel : UInt<1>, JBType_sel : UInt<1>, PC_MUX_sel : UInt<2>, WEN_RegFile : UInt<1>, Mem_rd : UInt<1>, Mem_wr : UInt<1>}
    
    io is invalid
    io is invalid
    node _T_30 = bits(io.IR, 6, 6) @[Decorder.scala 22:25]
    node _T_32 = eq(_T_30, UInt<1>("h00")) @[Decorder.scala 22:19]
    node _T_33 = bits(io.IR, 5, 5) @[Decorder.scala 22:37]
    node _T_34 = and(_T_32, _T_33) @[Decorder.scala 22:29]
    node _T_35 = bits(io.IR, 4, 4) @[Decorder.scala 22:49]
    node rs2 = and(_T_34, _T_35) @[Decorder.scala 22:41]
    node _T_36 = bits(io.IR, 5, 5) @[Decorder.scala 23:20]
    node _T_38 = eq(_T_36, UInt<1>("h00")) @[Decorder.scala 23:14]
    node _T_39 = bits(io.IR, 2, 2) @[Decorder.scala 23:33]
    node _T_41 = eq(_T_39, UInt<1>("h00")) @[Decorder.scala 23:27]
    node _T_42 = and(_T_38, _T_41) @[Decorder.scala 23:24]
    node _T_43 = bits(io.IR, 4, 4) @[Decorder.scala 23:48]
    node _T_45 = eq(_T_43, UInt<1>("h00")) @[Decorder.scala 23:42]
    node _T_46 = bits(io.IR, 3, 3) @[Decorder.scala 23:61]
    node _T_48 = eq(_T_46, UInt<1>("h00")) @[Decorder.scala 23:55]
    node _T_49 = and(_T_45, _T_48) @[Decorder.scala 23:52]
    node _T_50 = bits(io.IR, 2, 2) @[Decorder.scala 23:73]
    node _T_51 = and(_T_49, _T_50) @[Decorder.scala 23:65]
    node i = or(_T_42, _T_51) @[Decorder.scala 23:38]
    node _T_52 = bits(io.IR, 6, 6) @[Decorder.scala 24:19]
    node _T_54 = eq(_T_52, UInt<1>("h00")) @[Decorder.scala 24:13]
    node _T_55 = bits(io.IR, 5, 5) @[Decorder.scala 24:31]
    node _T_56 = and(_T_54, _T_55) @[Decorder.scala 24:23]
    node _T_57 = bits(io.IR, 4, 4) @[Decorder.scala 24:44]
    node _T_59 = eq(_T_57, UInt<1>("h00")) @[Decorder.scala 24:38]
    node s = and(_T_56, _T_59) @[Decorder.scala 24:35]
    node _T_60 = bits(io.IR, 5, 5) @[Decorder.scala 25:21]
    node _T_62 = eq(_T_60, UInt<1>("h00")) @[Decorder.scala 25:15]
    node _T_63 = bits(io.IR, 3, 3) @[Decorder.scala 25:34]
    node _T_65 = eq(_T_63, UInt<1>("h00")) @[Decorder.scala 25:28]
    node _T_66 = and(_T_62, _T_65) @[Decorder.scala 25:25]
    node _T_67 = bits(io.IR, 2, 2) @[Decorder.scala 25:46]
    node pcb = and(_T_66, _T_67) @[Decorder.scala 25:38]
    node _T_68 = bits(io.IR, 6, 6) @[Decorder.scala 27:22]
    node _T_70 = eq(_T_68, UInt<1>("h00")) @[Decorder.scala 27:16]
    node _T_71 = bits(io.IR, 2, 2) @[Decorder.scala 27:35]
    node _T_73 = eq(_T_71, UInt<1>("h00")) @[Decorder.scala 27:29]
    node _T_74 = and(_T_70, _T_73) @[Decorder.scala 27:26]
    node _T_75 = bits(io.IR, 4, 4) @[Decorder.scala 27:50]
    node _T_77 = eq(_T_75, UInt<1>("h00")) @[Decorder.scala 27:44]
    node _T_78 = bits(io.IR, 3, 3) @[Decorder.scala 27:63]
    node _T_80 = eq(_T_78, UInt<1>("h00")) @[Decorder.scala 27:57]
    node _T_81 = and(_T_77, _T_80) @[Decorder.scala 27:54]
    node _T_82 = bits(io.IR, 2, 2) @[Decorder.scala 27:75]
    node _T_83 = and(_T_81, _T_82) @[Decorder.scala 27:67]
    node rs1 = or(_T_74, _T_83) @[Decorder.scala 27:40]
    node _T_84 = bits(io.IR, 4, 4) @[Decorder.scala 28:18]
    node _T_85 = bits(io.IR, 2, 2) @[Decorder.scala 28:30]
    node u = and(_T_84, _T_85) @[Decorder.scala 28:22]
    node _T_86 = bits(io.IR, 3, 3) @[Decorder.scala 30:22]
    node _T_88 = eq(_T_86, UInt<1>("h00")) @[Decorder.scala 30:16]
    node _T_89 = bits(io.IR, 2, 2) @[Decorder.scala 30:34]
    node _T_90 = and(_T_88, _T_89) @[Decorder.scala 30:26]
    node _T_91 = bits(io.IR, 6, 6) @[Decorder.scala 30:49]
    node _T_93 = eq(_T_91, UInt<1>("h00")) @[Decorder.scala 30:43]
    node _T_94 = bits(io.IR, 4, 4) @[Decorder.scala 30:61]
    node _T_95 = and(_T_93, _T_94) @[Decorder.scala 30:53]
    node alu = or(_T_90, _T_95) @[Decorder.scala 30:39]
    node _T_96 = bits(io.IR, 5, 5) @[Decorder.scala 31:21]
    node _T_98 = eq(_T_96, UInt<1>("h00")) @[Decorder.scala 31:15]
    node _T_99 = bits(io.IR, 4, 4) @[Decorder.scala 31:34]
    node _T_101 = eq(_T_99, UInt<1>("h00")) @[Decorder.scala 31:28]
    node _T_102 = and(_T_98, _T_101) @[Decorder.scala 31:25]
    node _T_103 = bits(io.IR, 3, 3) @[Decorder.scala 31:47]
    node _T_105 = eq(_T_103, UInt<1>("h00")) @[Decorder.scala 31:41]
    node mem = and(_T_102, _T_105) @[Decorder.scala 31:38]
    node _T_106 = bits(io.IR, 5, 5) @[Decorder.scala 32:21]
    node _T_107 = bits(io.IR, 3, 3) @[Decorder.scala 32:33]
    node pcwb = and(_T_106, _T_107) @[Decorder.scala 32:25]
    node _T_108 = bits(io.IR, 5, 5) @[Decorder.scala 33:24]
    node _T_109 = bits(io.IR, 3, 3) @[Decorder.scala 33:36]
    node _T_110 = and(_T_108, _T_109) @[Decorder.scala 33:28]
    node _T_111 = bits(io.IR, 6, 6) @[Decorder.scala 33:50]
    node _T_112 = bits(io.IR, 4, 4) @[Decorder.scala 33:63]
    node _T_114 = eq(_T_112, UInt<1>("h00")) @[Decorder.scala 33:57]
    node _T_115 = and(_T_111, _T_114) @[Decorder.scala 33:54]
    node _T_116 = bits(io.IR, 2, 2) @[Decorder.scala 33:76]
    node _T_118 = eq(_T_116, UInt<1>("h00")) @[Decorder.scala 33:70]
    node _T_119 = and(_T_115, _T_118) @[Decorder.scala 33:67]
    node br_jmp = or(_T_110, _T_119) @[Decorder.scala 33:41]
    node _T_120 = bits(io.IR, 4, 4) @[Decorder.scala 34:22]
    node _T_122 = eq(_T_120, UInt<1>("h00")) @[Decorder.scala 34:16]
    node _T_123 = bits(io.IR, 3, 3) @[Decorder.scala 34:35]
    node _T_125 = eq(_T_123, UInt<1>("h00")) @[Decorder.scala 34:29]
    node _T_126 = and(_T_122, _T_125) @[Decorder.scala 34:26]
    node _T_127 = bits(io.IR, 2, 2) @[Decorder.scala 34:47]
    node jalr = and(_T_126, _T_127) @[Decorder.scala 34:39]
    node _T_128 = bits(io.IR, 5, 5) @[Decorder.scala 35:21]
    node _T_129 = bits(io.IR, 3, 3) @[Decorder.scala 35:33]
    node jtyp = and(_T_128, _T_129) @[Decorder.scala 35:25]
    node _T_130 = bits(io.IR, 6, 6) @[Decorder.scala 36:21]
    node _T_131 = bits(io.IR, 4, 4) @[Decorder.scala 36:34]
    node _T_133 = eq(_T_131, UInt<1>("h00")) @[Decorder.scala 36:28]
    node _T_134 = and(_T_130, _T_133) @[Decorder.scala 36:25]
    node _T_135 = bits(io.IR, 2, 2) @[Decorder.scala 36:47]
    node _T_137 = eq(_T_135, UInt<1>("h00")) @[Decorder.scala 36:41]
    node btyp = and(_T_134, _T_137) @[Decorder.scala 36:38]
    node func3 = bits(io.IR, 14, 12) @[Decorder.scala 38:22]
    when rs2 : @[Decorder.scala 47:16]
      io.BUS_B_sel <= UInt<2>("h03") @[Decorder.scala 48:22]
      skip @[Decorder.scala 47:16]
    when i : @[Decorder.scala 50:14]
      io.BUS_B_sel <= UInt<2>("h02") @[Decorder.scala 51:22]
      skip @[Decorder.scala 50:14]
    when s : @[Decorder.scala 53:14]
      io.BUS_B_sel <= UInt<2>("h01") @[Decorder.scala 54:22]
      skip @[Decorder.scala 53:14]
    when pcb : @[Decorder.scala 56:16]
      io.BUS_B_sel <= UInt<2>("h00") @[Decorder.scala 57:22]
      skip @[Decorder.scala 56:16]
    when rs1 : @[Decorder.scala 61:16]
      io.BUS_A_sel <= UInt<1>("h00") @[Decorder.scala 62:22]
      skip @[Decorder.scala 61:16]
    when u : @[Decorder.scala 64:14]
      io.BUS_A_sel <= UInt<1>("h01") @[Decorder.scala 65:22]
      skip @[Decorder.scala 64:14]
    when alu : @[Decorder.scala 68:16]
      io.WB_sel <= UInt<2>("h01") @[Decorder.scala 69:19]
      skip @[Decorder.scala 68:16]
    when mem : @[Decorder.scala 71:16]
      io.WB_sel <= UInt<2>("h00") @[Decorder.scala 72:19]
      skip @[Decorder.scala 71:16]
    when pcwb : @[Decorder.scala 74:17]
      io.WB_sel <= UInt<2>("h02") @[Decorder.scala 75:19]
      skip @[Decorder.scala 74:17]
    when br_jmp : @[Decorder.scala 78:18]
      io.BRJMP_sel <= UInt<1>("h00") @[Decorder.scala 79:22]
      skip @[Decorder.scala 78:18]
    when jalr : @[Decorder.scala 81:16]
      io.BRJMP_sel <= UInt<1>("h01") @[Decorder.scala 82:22]
      skip @[Decorder.scala 81:16]
    when jtyp : @[Decorder.scala 85:16]
      io.JBType_sel <= UInt<1>("h00") @[Decorder.scala 86:23]
      skip @[Decorder.scala 85:16]
    when btyp : @[Decorder.scala 88:16]
      io.JBType_sel <= UInt<1>("h01") @[Decorder.scala 89:23]
      skip @[Decorder.scala 88:16]
    node _T_151 = eq(func3, UInt<3>("h00")) @[Decorder.scala 93:26]
    node _T_153 = eq(io.br_eq, UInt<1>("h01")) @[Decorder.scala 93:53]
    node _T_154 = and(_T_151, _T_153) @[Decorder.scala 93:40]
    node _T_155 = eq(func3, UInt<3>("h01")) @[Decorder.scala 93:78]
    node _T_157 = eq(io.br_eq, UInt<1>("h00")) @[Decorder.scala 93:105]
    node _T_158 = and(_T_155, _T_157) @[Decorder.scala 93:92]
    node _T_159 = or(_T_154, _T_158) @[Decorder.scala 93:68]
    node _T_160 = eq(func3, UInt<3>("h04")) @[Decorder.scala 93:130]
    node _T_162 = eq(io.br_lt, UInt<1>("h01")) @[Decorder.scala 93:157]
    node _T_163 = and(_T_160, _T_162) @[Decorder.scala 93:144]
    node _T_164 = or(_T_159, _T_163) @[Decorder.scala 93:120]
    node _T_165 = eq(func3, UInt<3>("h05")) @[Decorder.scala 93:182]
    node _T_167 = eq(io.br_lt, UInt<1>("h00")) @[Decorder.scala 93:209]
    node _T_168 = and(_T_165, _T_167) @[Decorder.scala 93:196]
    node _T_169 = or(_T_164, _T_168) @[Decorder.scala 93:172]
    node _T_170 = eq(func3, UInt<3>("h06")) @[Decorder.scala 93:234]
    node _T_172 = eq(io.br_ltu, UInt<1>("h01")) @[Decorder.scala 93:263]
    node _T_173 = and(_T_170, _T_172) @[Decorder.scala 93:249]
    node _T_174 = or(_T_169, _T_173) @[Decorder.scala 93:224]
    node _T_175 = eq(func3, UInt<3>("h05")) @[Decorder.scala 93:288]
    node _T_177 = eq(io.br_ltu, UInt<1>("h00")) @[Decorder.scala 93:316]
    node _T_178 = and(_T_175, _T_177) @[Decorder.scala 93:302]
    node branch = or(_T_174, _T_178) @[Decorder.scala 93:278]
    node _T_179 = bits(io.IR, 6, 6) @[Decorder.scala 95:25]
    node _T_180 = bits(io.IR, 2, 2) @[Decorder.scala 95:37]
    node jmp_jalr = and(_T_179, _T_180) @[Decorder.scala 95:29]
    node _T_181 = bits(io.IR, 6, 6) @[Decorder.scala 96:19]
    node _T_182 = bits(io.IR, 4, 4) @[Decorder.scala 96:32]
    node _T_184 = eq(_T_182, UInt<1>("h00")) @[Decorder.scala 96:26]
    node _T_185 = and(_T_181, _T_184) @[Decorder.scala 96:23]
    node _T_186 = bits(io.IR, 2, 2) @[Decorder.scala 96:45]
    node _T_188 = eq(_T_186, UInt<1>("h00")) @[Decorder.scala 96:39]
    node br = and(_T_185, _T_188) @[Decorder.scala 96:36]
    node _T_189 = bits(io.IR, 6, 6) @[Decorder.scala 97:21]
    node _T_191 = eq(_T_189, UInt<1>("h00")) @[Decorder.scala 97:15]
    node _T_192 = bits(io.IR, 4, 4) @[Decorder.scala 97:33]
    node pc4 = or(_T_191, _T_192) @[Decorder.scala 97:25]
    node _T_193 = or(jmp_jalr, br) @[Decorder.scala 99:20]
    when _T_193 : @[Decorder.scala 99:28]
      io.PC_MUX_sel <= UInt<2>("h02") @[Decorder.scala 100:22]
      skip @[Decorder.scala 99:28]
    node _T_196 = eq(io.DataMem_rdy, UInt<1>("h00")) @[Decorder.scala 102:33]
    node _T_197 = and(pc4, _T_196) @[Decorder.scala 102:14]
    when _T_197 : @[Decorder.scala 102:49]
      io.PC_MUX_sel <= UInt<2>("h01") @[Decorder.scala 103:23]
      skip @[Decorder.scala 102:49]
    node _T_200 = eq(io.DataMem_rdy, UInt<1>("h01")) @[Decorder.scala 105:32]
    node _T_201 = and(pc4, _T_200) @[Decorder.scala 105:14]
    when _T_201 : @[Decorder.scala 105:47]
      io.PC_MUX_sel <= UInt<2>("h00") @[Decorder.scala 106:23]
      skip @[Decorder.scala 105:47]
    node _T_203 = bits(io.IR, 6, 6) @[Decorder.scala 110:30]
    node _T_205 = eq(_T_203, UInt<1>("h00")) @[Decorder.scala 110:24]
    node _T_206 = bits(io.IR, 4, 4) @[Decorder.scala 110:42]
    node _T_207 = and(_T_205, _T_206) @[Decorder.scala 110:34]
    node _T_208 = bits(io.IR, 3, 3) @[Decorder.scala 110:55]
    node _T_210 = eq(_T_208, UInt<1>("h00")) @[Decorder.scala 110:49]
    node _T_211 = and(_T_207, _T_210) @[Decorder.scala 110:46]
    node _T_212 = bits(io.IR, 6, 6) @[Decorder.scala 110:70]
    node _T_214 = eq(_T_212, UInt<1>("h00")) @[Decorder.scala 110:64]
    node _T_215 = bits(io.IR, 5, 5) @[Decorder.scala 110:83]
    node _T_217 = eq(_T_215, UInt<1>("h00")) @[Decorder.scala 110:77]
    node _T_218 = and(_T_214, _T_217) @[Decorder.scala 110:74]
    node _T_219 = bits(io.IR, 3, 3) @[Decorder.scala 110:96]
    node _T_221 = eq(_T_219, UInt<1>("h00")) @[Decorder.scala 110:90]
    node _T_222 = and(_T_218, _T_221) @[Decorder.scala 110:87]
    node _T_223 = bits(io.IR, 2, 2) @[Decorder.scala 110:109]
    node _T_225 = eq(_T_223, UInt<1>("h00")) @[Decorder.scala 110:103]
    node _T_226 = and(_T_222, _T_225) @[Decorder.scala 110:100]
    node _T_227 = or(_T_211, _T_226) @[Decorder.scala 110:60]
    node _T_228 = bits(io.IR, 6, 6) @[Decorder.scala 110:123]
    node _T_229 = bits(io.IR, 5, 5) @[Decorder.scala 110:135]
    node _T_230 = and(_T_228, _T_229) @[Decorder.scala 110:127]
    node _T_231 = bits(io.IR, 4, 4) @[Decorder.scala 110:148]
    node _T_233 = eq(_T_231, UInt<1>("h00")) @[Decorder.scala 110:142]
    node _T_234 = and(_T_230, _T_233) @[Decorder.scala 110:139]
    node _T_235 = bits(io.IR, 2, 2) @[Decorder.scala 110:161]
    node _T_237 = eq(_T_235, UInt<1>("h00")) @[Decorder.scala 110:155]
    node _T_238 = and(_T_234, _T_237) @[Decorder.scala 110:152]
    node _T_239 = or(_T_227, _T_238) @[Decorder.scala 110:114]
    io.WEN_RegFile <= _T_239 @[Decorder.scala 110:20]
    node _T_240 = bits(io.IR, 5, 5) @[Decorder.scala 112:24]
    node _T_242 = eq(_T_240, UInt<1>("h00")) @[Decorder.scala 112:18]
    node _T_243 = bits(io.IR, 4, 4) @[Decorder.scala 112:37]
    node _T_245 = eq(_T_243, UInt<1>("h00")) @[Decorder.scala 112:31]
    node _T_246 = and(_T_242, _T_245) @[Decorder.scala 112:28]
    node _T_247 = bits(io.IR, 3, 3) @[Decorder.scala 112:50]
    node _T_249 = eq(_T_247, UInt<1>("h00")) @[Decorder.scala 112:44]
    node _T_250 = and(_T_246, _T_249) @[Decorder.scala 112:41]
    io.Mem_rd <= _T_250 @[Decorder.scala 112:15]
    node _T_251 = bits(io.IR, 6, 6) @[Decorder.scala 113:24]
    node _T_253 = eq(_T_251, UInt<1>("h00")) @[Decorder.scala 113:18]
    node _T_254 = bits(io.IR, 5, 5) @[Decorder.scala 113:36]
    node _T_255 = and(_T_253, _T_254) @[Decorder.scala 113:28]
    node _T_256 = bits(io.IR, 4, 4) @[Decorder.scala 113:49]
    node _T_258 = eq(_T_256, UInt<1>("h00")) @[Decorder.scala 113:43]
    node _T_259 = and(_T_255, _T_258) @[Decorder.scala 113:40]
    io.Mem_wr <= _T_259 @[Decorder.scala 113:15]
    
