0.7
2020.2
Oct 14 2022
05:20:55
c:/Users/Warre/lab_7.1/lab_7.1.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/Downloads/lab7_1_provided_fa24/hdmi_text_controller_v1_0_AXI.sv,1730347852,systemVerilog,,c:/Users/Warre/lab_7.1/lab_7.1.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/hdmi_tx_0/sim/hdmi_tx_0.sv,,,,uvm,../../../../hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
c:/Users/Warre/lab_7.1/lab_7.1.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1730347525,verilog,,c:/Users/Warre/lab_7.1/lab_7.1.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/hdmi_tx_0_1/hdl/encode.v,,clk_wiz_0,,uvm,../../../../hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
c:/Users/Warre/lab_7.1/lab_7.1.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1730347525,verilog,,c:/Users/Warre/lab_7.1/lab_7.1.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,uvm,../../../../hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
c:/Users/Warre/lab_7.1/lab_7.1.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/hdmi_tx_0_1/hdl/encode.v,1730348366,verilog,,c:/Users/Warre/lab_7.1/lab_7.1.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/hdmi_tx_0_1/hdl/serdes_10_to_1.v,,encode,,uvm,../../../../hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
c:/Users/Warre/lab_7.1/lab_7.1.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/hdmi_tx_0_1/hdl/hdmi_tx_v1_0.v,1730348366,verilog,,c:/Users/Warre/lab_7.1/lab_7.1.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/hdmi_tx_0_1/sim/hdmi_tx_0.v,,hdmi_tx_v1_0,,uvm,../../../../hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
c:/Users/Warre/lab_7.1/lab_7.1.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/hdmi_tx_0_1/hdl/serdes_10_to_1.v,1730348366,verilog,,c:/Users/Warre/lab_7.1/lab_7.1.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/hdmi_tx_0_1/hdl/srldelay.v,,serdes_10_to_1,,uvm,../../../../hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
c:/Users/Warre/lab_7.1/lab_7.1.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/hdmi_tx_0_1/hdl/srldelay.v,1730348366,verilog,,c:/Users/Warre/lab_7.1/lab_7.1.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/hdmi_tx_0_1/hdl/hdmi_tx_v1_0.v,,srldelay,,uvm,../../../../hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
c:/Users/Warre/lab_7.1/lab_7.1.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/hdmi_tx_0_1/sim/hdmi_tx_0.v,1730348366,verilog,,,,hdmi_tx_0,,uvm,../../../../hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
c:/Users/Warre/lab_7.1/lab_7.1.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
c:/Users/Warre/lab_7.1/lab_7.1.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.srcs/sim_1/imports/lab7_1_provided_fa24/hdmi_text_controller_v1_0_tb.sv,1730347691,systemVerilog,,,,hdmi_text_controller_tb,,uvm,../../../../hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
c:/Users/Warre/lab_7.1/lab_7.1.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.srcs/sources_1/imports/lab7_1_provided_fa24/VGA_controller.sv,1730316475,systemVerilog,,c:/Users/Warre/lab_7.1/lab_7.1.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.srcs/sim_1/imports/lab7_1_provided_fa24/hdmi_text_controller_v1_0_tb.sv,,vga_controller,,uvm,../../../../hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
c:/Users/Warre/lab_7.1/lab_7.1.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.srcs/sources_1/imports/src/hdmi_text_controller_v1_0.sv,1730347399,systemVerilog,,c:/Users/Warre/lab_7.1/lab_7.1.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.srcs/sources_1/imports/src/hdmi_text_controller_v1_0_AXI.sv,,hdmi_text_controller_v1_0,,uvm,../../../../hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
c:/Users/Warre/lab_7.1/lab_7.1.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.srcs/sources_1/imports/src/hdmi_text_controller_v1_0_AXI.sv,1730347231,systemVerilog,,c:/Users/Warre/lab_7.1/lab_7.1.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.srcs/sources_1/imports/lab7_1_provided_fa24/VGA_controller.sv,,hdmi_text_controller_v1_0_AXI,,uvm,../../../../hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
