{"Source Block": ["hdl/library/jesd204/jesd204_rx/jesd204_rx.v@174:184@HdlIdDef", "reg buffer_release_d1 = 1'b0;\nwire [NUM_LANES-1:0] buffer_ready_n;\nwire all_buffer_ready_n;\nwire dev_all_buffer_ready_n;\n\nreg eof_reset = 1'b1;\n\nwire [DW-1:0] phy_data_r;\nwire [HW-1:0] phy_header_r;\nwire [CW-1:0] phy_charisk_r;\nwire [CW-1:0] phy_notintable_r;\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_rx/jesd204_rx.v@172:182", "\nreg buffer_release_n = 1'b1;\nreg buffer_release_d1 = 1'b0;\nwire [NUM_LANES-1:0] buffer_ready_n;\nwire all_buffer_ready_n;\nwire dev_all_buffer_ready_n;\n\nreg eof_reset = 1'b1;\n\nwire [DW-1:0] phy_data_r;\nwire [HW-1:0] phy_header_r;\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx.v@178:188", "\nreg eof_reset = 1'b1;\n\nwire [DW-1:0] phy_data_r;\nwire [HW-1:0] phy_header_r;\nwire [CW-1:0] phy_charisk_r;\nwire [CW-1:0] phy_notintable_r;\nwire [CW-1:0] phy_disperr_r;\nwire [NUM_LANES-1:0] phy_block_sync_r;\n\nwire [ODW-1:0] rx_data_s;\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx.v@169:179", "wire [NUM_LANES-1:0] cgs_reset;\nwire [NUM_LANES-1:0] cgs_ready;\nwire [NUM_LANES-1:0] ifs_reset;\n\nreg buffer_release_n = 1'b1;\nreg buffer_release_d1 = 1'b0;\nwire [NUM_LANES-1:0] buffer_ready_n;\nwire all_buffer_ready_n;\nwire dev_all_buffer_ready_n;\n\nreg eof_reset = 1'b1;\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx.v@168:178", "\nwire [NUM_LANES-1:0] cgs_reset;\nwire [NUM_LANES-1:0] cgs_ready;\nwire [NUM_LANES-1:0] ifs_reset;\n\nreg buffer_release_n = 1'b1;\nreg buffer_release_d1 = 1'b0;\nwire [NUM_LANES-1:0] buffer_ready_n;\nwire all_buffer_ready_n;\nwire dev_all_buffer_ready_n;\n\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx.v@181:191", "wire [DW-1:0] phy_data_r;\nwire [HW-1:0] phy_header_r;\nwire [CW-1:0] phy_charisk_r;\nwire [CW-1:0] phy_notintable_r;\nwire [CW-1:0] phy_disperr_r;\nwire [NUM_LANES-1:0] phy_block_sync_r;\n\nwire [ODW-1:0] rx_data_s;\n\nwire rx_valid_s = buffer_release_d1;\n\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx.v@177:187", "wire dev_all_buffer_ready_n;\n\nreg eof_reset = 1'b1;\n\nwire [DW-1:0] phy_data_r;\nwire [HW-1:0] phy_header_r;\nwire [CW-1:0] phy_charisk_r;\nwire [CW-1:0] phy_notintable_r;\nwire [CW-1:0] phy_disperr_r;\nwire [NUM_LANES-1:0] phy_block_sync_r;\n\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx.v@180:190", "\nwire [DW-1:0] phy_data_r;\nwire [HW-1:0] phy_header_r;\nwire [CW-1:0] phy_charisk_r;\nwire [CW-1:0] phy_notintable_r;\nwire [CW-1:0] phy_disperr_r;\nwire [NUM_LANES-1:0] phy_block_sync_r;\n\nwire [ODW-1:0] rx_data_s;\n\nwire rx_valid_s = buffer_release_d1;\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx.v@176:186", "wire all_buffer_ready_n;\nwire dev_all_buffer_ready_n;\n\nreg eof_reset = 1'b1;\n\nwire [DW-1:0] phy_data_r;\nwire [HW-1:0] phy_header_r;\nwire [CW-1:0] phy_charisk_r;\nwire [CW-1:0] phy_notintable_r;\nwire [CW-1:0] phy_disperr_r;\nwire [NUM_LANES-1:0] phy_block_sync_r;\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx.v@179:189", "reg eof_reset = 1'b1;\n\nwire [DW-1:0] phy_data_r;\nwire [HW-1:0] phy_header_r;\nwire [CW-1:0] phy_charisk_r;\nwire [CW-1:0] phy_notintable_r;\nwire [CW-1:0] phy_disperr_r;\nwire [NUM_LANES-1:0] phy_block_sync_r;\n\nwire [ODW-1:0] rx_data_s;\n\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx.v@171:181", "wire [NUM_LANES-1:0] ifs_reset;\n\nreg buffer_release_n = 1'b1;\nreg buffer_release_d1 = 1'b0;\nwire [NUM_LANES-1:0] buffer_ready_n;\nwire all_buffer_ready_n;\nwire dev_all_buffer_ready_n;\n\nreg eof_reset = 1'b1;\n\nwire [DW-1:0] phy_data_r;\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx.v@170:180", "wire [NUM_LANES-1:0] cgs_ready;\nwire [NUM_LANES-1:0] ifs_reset;\n\nreg buffer_release_n = 1'b1;\nreg buffer_release_d1 = 1'b0;\nwire [NUM_LANES-1:0] buffer_ready_n;\nwire all_buffer_ready_n;\nwire dev_all_buffer_ready_n;\n\nreg eof_reset = 1'b1;\n\n"]], "Diff Content": {"Delete": [[179, "reg eof_reset = 1'b1;\n"]], "Add": []}}