#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed May  8 16:51:34 2024
# Process ID: 8620
# Current directory: C:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23352 C:\Vulcan\Protocol\PCie\fpga_pcie_x1_xdma_bram_blockdesign\pcie_xdma_test.xpr
# Log file: C:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/vivado.log
# Journal file: C:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign\vivado.jou
# Running On: Vulcan, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 16, Host memory: 16907 MB
#-----------------------------------------------------------
start_gui
open_project C:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.xpr
upgrade_project -migrate_output_products
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip [get_ips  {xdma_bram_xlconstant_0_0 xdma_bram_xdma_0_0 xdma_bram_axi_bram_ctrl_0_2 xdma_bram_axi_bram_ctrl_0_bram_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {xdma_bram_xlconstant_0_0 xdma_bram_xdma_0_0 xdma_bram_axi_bram_ctrl_0_2 xdma_bram_axi_bram_ctrl_0_bram_0}] -no_script -sync -force -quiet
generate_target all [get_files  C:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.srcs/sources_1/bd/xdma_bram/xdma_bram.bd]
catch { config_ip_cache -export [get_ips -all xdma_bram_xdma_0_0] }
catch { config_ip_cache -export [get_ips -all xdma_bram_axi_bram_ctrl_0_2] }
catch { config_ip_cache -export [get_ips -all xdma_bram_axi_bram_ctrl_0_bram_0] }
export_ip_user_files -of_objects [get_files C:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.srcs/sources_1/bd/xdma_bram/xdma_bram.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.srcs/sources_1/bd/xdma_bram/xdma_bram.bd]
launch_runs xdma_bram_axi_bram_ctrl_0_2_synth_1 xdma_bram_axi_bram_ctrl_0_bram_0_synth_1 xdma_bram_xdma_0_0_synth_1 -jobs 20
wait_on_run xdma_bram_axi_bram_ctrl_0_2_synth_1
wait_on_run xdma_bram_axi_bram_ctrl_0_bram_0_synth_1
wait_on_run xdma_bram_xdma_0_0_synth_1
export_simulation -of_objects [get_files C:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.srcs/sources_1/bd/xdma_bram/xdma_bram.bd] -directory C:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.ip_user_files -ipstatic_source_dir C:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.cache/compile_simlib/modelsim} {questa=C:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.cache/compile_simlib/questa} {riviera=C:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.cache/compile_simlib/riviera} {activehdl=C:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
