Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jul  5 16:09:14 2022
| Host         : D-14JM0W2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_dijkstra_reg_wrapper_control_sets_placed.rpt
| Design       : design_dijkstra_reg_wrapper
| Device       : xc7z020
--------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   188 |
|    Minimum number of control sets                        |   188 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   586 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   188 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |    65 |
| >= 6 to < 8        |     9 |
| >= 8 to < 10       |    28 |
| >= 10 to < 12      |    21 |
| >= 12 to < 14      |     7 |
| >= 14 to < 16      |    22 |
| >= 16              |    32 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             271 |           98 |
| No           | No                    | Yes                    |              31 |           15 |
| No           | Yes                   | No                     |             127 |           60 |
| Yes          | No                    | No                     |            1048 |          323 |
| Yes          | No                    | Yes                    |              20 |            9 |
| Yes          | Yes                   | No                     |             685 |          203 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                        Clock Signal                        |                                                                                            Enable Signal                                                                                           |                                                                         Set/Reset Signal                                                                         | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/p_1_in_0                                                                         | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_payload_i[31]_i_1__2_n_0                     |                1 |              1 |         1.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                         |                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                         |                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                         |                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_0[0]    | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |              4 |         1.33 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[1][0]   | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_2[0]    | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_6[0]    | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_5[0]    | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_4[0]    | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | design_dijkstra_reg_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                           |                2 |              4 |         2.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | design_dijkstra_reg_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |         2.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_1[0]    | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | design_dijkstra_reg_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |         2.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | design_dijkstra_reg_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |         2.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | design_dijkstra_reg_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |         2.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                            |                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                  | design_dijkstra_reg_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                   |                1 |              4 |         4.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                |                                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                    |                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                          |                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[51][0] | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                            |                                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                            | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0][0]      | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_1[0]                                                           | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                       | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[2].w_issuing_cnt_reg[18][0]                                                               | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                       | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[0].r_issuing_cnt_reg[2][0]                                                                | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/E[0]                                                                                                  |                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                             | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_3[0]    | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_valid_i_reg_1[0]                                                               | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0][0]     | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[1][0]  | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[11][0] | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[49][0] | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[9][0]  | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[33][0] | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[41][0] | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[1][0]  | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                   | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                 |                2 |              4 |         2.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/NEAREST_NODE_D/FSM_onehot_current_state_reg[2]_15[0]                                                               | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]                                                                 |                2 |              5 |         2.50 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/NEAREST_NODE_D/E[0]                                                                                                | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]                                                                 |                2 |              5 |         2.50 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/NEAREST_NODE_D/FSM_onehot_current_state_reg[2]_10[0]                                                               | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]                                                                 |                1 |              5 |         5.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/NEAREST_NODE_D/FSM_onehot_current_state_reg[2]_20[0]                                                               | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]                                                                 |                2 |              5 |         2.50 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/NEAREST_NODE_D/FSM_onehot_current_state_reg[2]_6[0]                                                                | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]                                                                 |                2 |              5 |         2.50 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/NEAREST_NODE_D/FSM_onehot_current_state_reg[2]_18[0]                                                               | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]                                                                 |                3 |              5 |         1.67 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/NEAREST_NODE_D/FSM_onehot_current_state_reg[2]_7[0]                                                                | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]                                                                 |                3 |              5 |         1.67 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/NEAREST_NODE_D/FSM_onehot_current_state_reg[2]_14[0]                                                               | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]                                                                 |                1 |              5 |         5.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/NEAREST_NODE_D/FSM_onehot_current_state_reg[2]_21[0]                                                               | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]                                                                 |                1 |              5 |         5.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/NEAREST_NODE_D/FSM_onehot_current_state_reg[2]_8[0]                                                                | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]                                                                 |                1 |              5 |         5.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/NEAREST_NODE_D/FSM_onehot_current_state_reg[2]_17[0]                                                               | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]                                                                 |                1 |              5 |         5.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/NEAREST_NODE_D/FSM_onehot_current_state_reg[2]_19[0]                                                               | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]                                                                 |                2 |              5 |         2.50 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/NEAREST_NODE_D/FSM_onehot_current_state_reg[2]_16[0]                                                               | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]                                                                 |                2 |              5 |         2.50 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/NEAREST_NODE_D/cpt_addr_reg[1]_0[0]                                                                                | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]                                                                 |                2 |              5 |         2.50 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/cpt0                                                                                                  | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/cpt[4]_i_1_n_0                                                      |                2 |              5 |         2.50 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/NEAREST_NODE_D/FSM_onehot_current_state_reg[2]_9[0]                                                                | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]                                                                 |                1 |              5 |         5.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                       | design_dijkstra_reg_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                     | design_dijkstra_reg_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/axi_awready0                                                                                                                | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]                                                                 |                2 |              5 |         2.50 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/axi_arready0                                                                                                                | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]                                                                 |                2 |              5 |         2.50 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                       | design_dijkstra_reg_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                     | design_dijkstra_reg_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/NEAREST_NODE_D/cpt_addr0                                                                                           | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/NEAREST_NODE_D/cpt_addr[4]_i_1_n_0                                               |                2 |              5 |         2.50 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/NEAREST_NODE_D/FSM_onehot_current_state_reg[2]_11[0]                                                               | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]                                                                 |                1 |              5 |         5.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/NEAREST_NODE_D/FSM_onehot_current_state_reg[2]_12[0]                                                               | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]                                                                 |                3 |              5 |         1.67 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/NEAREST_NODE_D/FSM_onehot_current_state_reg[2]_13[0]                                                               | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]                                                                 |                1 |              5 |         5.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | design_dijkstra_reg_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                  |                2 |              6 |         3.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/FSM_onehot_current_state_reg[3]_2                                                                     |                                                                                                                                                                  |                2 |              6 |         3.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | design_dijkstra_reg_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                  |                3 |              6 |         2.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                              | design_dijkstra_reg_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                     |                1 |              6 |         6.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/data_rom_reg[1]_1                                                                                     |                                                                                                                                                                  |                2 |              7 |         3.50 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/FSM_onehot_current_state_reg[3]_3                                                                     |                                                                                                                                                                  |                1 |              7 |         7.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/FSM_onehot_current_state_reg[3]_5                                                                     |                                                                                                                                                                  |                1 |              7 |         7.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                    | design_dijkstra_reg_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                  |                1 |              7 |         7.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/data_rom_reg[2]_1                                                                                     |                                                                                                                                                                  |                4 |              7 |         1.75 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                             |                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/p_1_in                                         |                5 |              8 |         1.60 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/p_0_in                                         |                5 |              8 |         1.60 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                       |                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                  | design_dijkstra_reg_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |         2.67 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                  | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]                                                                 |                2 |              8 |         4.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                  | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]                                                                 |                2 |              8 |         4.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                  | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]                                                                 |                2 |              8 |         4.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                   | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]                                                                 |                2 |              8 |         4.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/data_rom_reg[1]_2                                                                                     |                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                          |                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                            |                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                |                                                                                                                                                                  |                6 |              8 |         1.33 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/FSM_onehot_current_state_reg[3]_6                                                                     |                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                  | design_dijkstra_reg_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                4 |              8 |         2.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/data_rom_reg[2]_7                                                                                     |                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                            |                                                                                                                                                                  |                5 |              8 |         1.60 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                             | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              8 |         4.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/data_rom_reg[1]_4                                                                                     |                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/data_rom_reg[2]_4                                                                                     |                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/data_rom_reg[2]_2                                                                                     |                                                                                                                                                                  |                4 |              8 |         2.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/data_rom_reg[2]_8                                                                                     |                                                                                                                                                                  |                2 |              9 |         4.50 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/data_rom_reg[1]_5                                                                                     |                                                                                                                                                                  |                4 |              9 |         2.25 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/data_rom_reg[2]_11                                                                                    |                                                                                                                                                                  |                6 |              9 |         1.50 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/data_rom_reg[2]_5                                                                                     |                                                                                                                                                                  |                5 |              9 |         1.80 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                           | design_dijkstra_reg_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                3 |              9 |         3.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/data_rom_reg[2]_10                                                                                    |                                                                                                                                                                  |                5 |              9 |         1.80 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                         |                                                                                                                                                                  |                3 |              9 |         3.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/FSM_onehot_current_state_reg[1]_0                                                                     |                                                                                                                                                                  |                6 |             10 |         1.67 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/FSM_onehot_current_state_reg[1]_1                                                                     |                                                                                                                                                                  |                5 |             10 |         2.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | design_dijkstra_reg_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |         2.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | design_dijkstra_reg_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |         2.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/data_rom_reg[2]_9                                                                                     |                                                                                                                                                                  |                5 |             10 |         2.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_next_node_0                                                                                           | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]                                                                 |                5 |             10 |         2.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_start_node                                                                                            | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]                                                                 |                4 |             10 |         2.50 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/FSM_onehot_current_state_reg[1]_2                                                                     |                                                                                                                                                                  |                2 |             10 |         5.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/data_rom_reg[1]_3                                                                                     |                                                                                                                                                                  |                3 |             10 |         3.33 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/data_rom_reg[1]_0                                                                                     |                                                                                                                                                                  |                4 |             10 |         2.50 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/data_rom_reg[2]_6                                                                                     |                                                                                                                                                                  |                4 |             10 |         2.50 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/data_rom_reg[2]_3                                                                                     |                                                                                                                                                                  |                3 |             10 |         3.33 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/data_rom_reg[2]                                                                                       |                                                                                                                                                                  |                7 |             10 |         1.43 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/FSM_onehot_current_state_reg[1]_3                                                                     |                                                                                                                                                                  |                8 |             10 |         1.25 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/FSM_onehot_current_state_reg[3]_1                                                                     |                                                                                                                                                                  |                2 |             10 |         5.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/FSM_onehot_current_state_reg[1]_4                                                                     |                                                                                                                                                                  |                3 |             10 |         3.33 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/FSM_onehot_current_state_reg[1]_7                                                                     |                                                                                                                                                                  |                4 |             10 |         2.50 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/FSM_onehot_current_state_reg[1]_6                                                                     |                                                                                                                                                                  |                5 |             10 |         2.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/FSM_onehot_current_state_reg[1]_5                                                                     |                                                                                                                                                                  |                4 |             10 |         2.50 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/FSM_onehot_current_state_reg[3]_4                                                                     |                                                                                                                                                                  |                4 |             10 |         2.50 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | design_dijkstra_reg_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                4 |             11 |         2.75 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                         | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                5 |             12 |         2.40 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i[11]_i_1_n_0                                                         | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             12 |         6.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/E[0]                                                                             |                                                                                                                                                                  |                4 |             12 |         3.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                  |                                                                                                                                                                  |                3 |             13 |         4.33 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/p_1_in_0                                                                         |                                                                                                                                                                  |                4 |             13 |         3.25 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                      |                                                                                                                                                                  |                4 |             13 |         3.25 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                      |                                                                                                                                                                  |                4 |             13 |         3.25 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/E[0]                                                                             |                                                                                                                                                                  |                3 |             14 |         4.67 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |         4.67 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                               | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |         4.67 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                               | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |         4.67 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                              |                                                                                                                                                                  |                4 |             14 |         3.50 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                             |                                                                                                                                                                  |                3 |             14 |         4.67 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                               | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                5 |             14 |         2.80 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                       |                                                                                                                                                                  |                4 |             14 |         3.50 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                              |                                                                                                                                                                  |                3 |             14 |         4.67 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                       |                                                                                                                                                                  |                3 |             14 |         4.67 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                               | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |         4.67 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                               | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |         4.67 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                               | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |         4.67 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                               | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             14 |         3.50 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                               | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             14 |         3.50 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |         4.67 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             14 |         3.50 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |         4.67 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |         4.67 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |         4.67 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             14 |         3.50 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |         4.67 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                8 |             16 |         2.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                          |                                                                                                                                                                  |                3 |             16 |         5.33 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                          |                                                                                                                                                                  |                3 |             16 |         5.33 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                       |                                                                                                                                                                  |                8 |             17 |         2.12 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                              |                                                                                                                                                                  |                8 |             18 |         2.25 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                              |                                                                                                                                                                  |                7 |             18 |         2.57 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in_0                                                                         |                                                                                                                                                                  |                4 |             22 |         5.50 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                  |                                                                                                                                                                  |                4 |             22 |         5.50 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                              |                                                                                                                                                                  |               10 |             22 |         2.20 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                              |                                                                                                                                                                  |                9 |             22 |         2.44 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                              |                                                                                                                                                                  |                4 |             22 |         5.50 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                       |                                                                                                                                                                  |                5 |             22 |         4.40 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | design_dijkstra_reg_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                      |                9 |             25 |         2.78 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                |                                                                                                                                                                  |                5 |             27 |         5.40 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                            |                                                                                                                                                                  |                5 |             27 |         5.40 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                |                                                                                                                                                                  |                5 |             27 |         5.40 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                            |                                                                                                                                                                  |                4 |             27 |         6.75 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                     | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                7 |             28 |         4.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                            |                                                                                                                                                                  |                5 |             28 |         5.60 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                            |                                                                                                                                                                  |                6 |             28 |         4.67 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                    | design_dijkstra_reg_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                      |                7 |             28 |         4.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                     | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                7 |             28 |         4.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                |                                                                                                                                                                  |                5 |             28 |         5.60 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                |                                                                                                                                                                  |                5 |             28 |         5.60 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]                                                                 |                8 |             32 |         4.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                         |                                                                                                                                                                  |                8 |             32 |         4.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    | design_dijkstra_reg_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/AR[0]                                                                 |               19 |             38 |         2.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                       |                                                                                                                                                                  |               10 |             45 |         4.50 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                              |                                                                                                                                                                  |               11 |             45 |         4.09 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                  |                                                                                                                                                                  |               16 |             45 |         2.81 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 | design_dijkstra_reg_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0[0]                      |                                                                                                                                                                  |               15 |             45 |         3.00 |
|  design_dijkstra_reg_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                    |                                                                                                                                                                  |               99 |            272 |         2.75 |
+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


