$date
	Sat Oct 22 21:55:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#296788
b101 !
1"
#296790
b101 &
b101 %
1$
#296791
0"
#296794
b10000 &
b10000 %
#296798
b1000 &
b1000 %
#296802
b100 &
b100 %
#296806
b10 &
b10 %
#296810
b1 &
b1 %
1#
#296814
b0 &
0#
b0 %
0$
#1335774
b10100 &
b10100 %
1$
b10100 !
1"
#1335775
0"
#1335778
b1010 &
b1010 %
#1335782
b101 &
b101 %
#1335786
b10000 &
b10000 %
#1335790
b1000 &
b1000 %
#1335794
b100 &
b100 %
#1335798
b10 &
b10 %
#1335802
b1 &
b1 %
1#
#1335806
b0 &
0#
b0 %
0$
#2280343
b110 !
1"
#2280346
b110 &
b110 %
1$
#2280347
0"
#2280350
b11 &
b11 %
#2280354
b1010 &
b1010 %
#2280358
b101 &
b101 %
#2280362
b10000 &
b10000 %
#2280366
b1000 &
b1000 %
#2280370
b100 &
b100 %
#2280374
b10 &
b10 %
#2280378
b1 &
b1 %
1#
#2280382
b0 &
0#
b0 %
0$
#4500012
