--------------------------------------------------------------------------------
Release 13.1 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

D:\Xilinx1\13.1\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml USB_LOOP_TEST.twx USB_LOOP_TEST.ncd -o USB_LOOP_TEST.twr
USB_LOOP_TEST.pcf -ucf USB_LOOP_TEST.ucf

Design file:              USB_LOOP_TEST.ncd
Physical constraint file: USB_LOOP_TEST.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.17 2011-02-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;

 676 paths analyzed, 183 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.727ns.
--------------------------------------------------------------------------------

Paths for end point Data_reg_4 (SLICE_X12Y0.B4), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               access_sequence_9 (FF)
  Destination:          Data_reg_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.661ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.255 - 0.286)
  Source Clock:         FPGA_GCLK1_BUFGP rising at 0.000ns
  Destination Clock:    FPGA_GCLK1_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: access_sequence_9 to Data_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y5.BQ        Tcko                  0.447   access_sequence<11>
                                                       access_sequence_9
    SLICE_X2Y3.C2        net (fanout=8)        1.235   access_sequence<9>
    SLICE_X2Y3.C         Tilo                  0.204   Data_reg<15>
                                                       access_sequence[11]_USB_SLOE_REG_Select_17_o2_rstpot
    SLICE_X12Y0.B4       net (fanout=16)       1.434   access_sequence[11]_USB_SLOE_REG_Select_17_o2_rstpot
    SLICE_X12Y0.CLK      Tas                   0.341   Data_reg<6>
                                                       Data_reg_4_dpot1
                                                       Data_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      3.661ns (0.992ns logic, 2.669ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               access_sequence_4 (FF)
  Destination:          Data_reg_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.378ns (Levels of Logic = 2)
  Clock Path Skew:      -0.034ns (0.255 - 0.289)
  Source Clock:         FPGA_GCLK1_BUFGP rising at 0.000ns
  Destination Clock:    FPGA_GCLK1_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: access_sequence_4 to Data_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y4.AQ        Tcko                  0.447   access_sequence<7>
                                                       access_sequence_4
    SLICE_X2Y3.C3        net (fanout=8)        0.952   access_sequence<4>
    SLICE_X2Y3.C         Tilo                  0.204   Data_reg<15>
                                                       access_sequence[11]_USB_SLOE_REG_Select_17_o2_rstpot
    SLICE_X12Y0.B4       net (fanout=16)       1.434   access_sequence[11]_USB_SLOE_REG_Select_17_o2_rstpot
    SLICE_X12Y0.CLK      Tas                   0.341   Data_reg<6>
                                                       Data_reg_4_dpot1
                                                       Data_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      3.378ns (0.992ns logic, 2.386ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               access_sequence_5 (FF)
  Destination:          Data_reg_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.338ns (Levels of Logic = 2)
  Clock Path Skew:      -0.034ns (0.255 - 0.289)
  Source Clock:         FPGA_GCLK1_BUFGP rising at 0.000ns
  Destination Clock:    FPGA_GCLK1_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: access_sequence_5 to Data_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y4.BQ        Tcko                  0.447   access_sequence<7>
                                                       access_sequence_5
    SLICE_X2Y3.C4        net (fanout=8)        0.912   access_sequence<5>
    SLICE_X2Y3.C         Tilo                  0.204   Data_reg<15>
                                                       access_sequence[11]_USB_SLOE_REG_Select_17_o2_rstpot
    SLICE_X12Y0.B4       net (fanout=16)       1.434   access_sequence[11]_USB_SLOE_REG_Select_17_o2_rstpot
    SLICE_X12Y0.CLK      Tas                   0.341   Data_reg<6>
                                                       Data_reg_4_dpot1
                                                       Data_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      3.338ns (0.992ns logic, 2.346ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point Data_reg_3 (SLICE_X12Y0.A4), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               access_sequence_9 (FF)
  Destination:          Data_reg_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.622ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.255 - 0.286)
  Source Clock:         FPGA_GCLK1_BUFGP rising at 0.000ns
  Destination Clock:    FPGA_GCLK1_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: access_sequence_9 to Data_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y5.BQ        Tcko                  0.447   access_sequence<11>
                                                       access_sequence_9
    SLICE_X2Y3.C2        net (fanout=8)        1.235   access_sequence<9>
    SLICE_X2Y3.C         Tilo                  0.204   Data_reg<15>
                                                       access_sequence[11]_USB_SLOE_REG_Select_17_o2_rstpot
    SLICE_X12Y0.A4       net (fanout=16)       1.395   access_sequence[11]_USB_SLOE_REG_Select_17_o2_rstpot
    SLICE_X12Y0.CLK      Tas                   0.341   Data_reg<6>
                                                       Data_reg_3_dpot1
                                                       Data_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      3.622ns (0.992ns logic, 2.630ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               access_sequence_4 (FF)
  Destination:          Data_reg_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.339ns (Levels of Logic = 2)
  Clock Path Skew:      -0.034ns (0.255 - 0.289)
  Source Clock:         FPGA_GCLK1_BUFGP rising at 0.000ns
  Destination Clock:    FPGA_GCLK1_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: access_sequence_4 to Data_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y4.AQ        Tcko                  0.447   access_sequence<7>
                                                       access_sequence_4
    SLICE_X2Y3.C3        net (fanout=8)        0.952   access_sequence<4>
    SLICE_X2Y3.C         Tilo                  0.204   Data_reg<15>
                                                       access_sequence[11]_USB_SLOE_REG_Select_17_o2_rstpot
    SLICE_X12Y0.A4       net (fanout=16)       1.395   access_sequence[11]_USB_SLOE_REG_Select_17_o2_rstpot
    SLICE_X12Y0.CLK      Tas                   0.341   Data_reg<6>
                                                       Data_reg_3_dpot1
                                                       Data_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      3.339ns (0.992ns logic, 2.347ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               access_sequence_5 (FF)
  Destination:          Data_reg_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.299ns (Levels of Logic = 2)
  Clock Path Skew:      -0.034ns (0.255 - 0.289)
  Source Clock:         FPGA_GCLK1_BUFGP rising at 0.000ns
  Destination Clock:    FPGA_GCLK1_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: access_sequence_5 to Data_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y4.BQ        Tcko                  0.447   access_sequence<7>
                                                       access_sequence_5
    SLICE_X2Y3.C4        net (fanout=8)        0.912   access_sequence<5>
    SLICE_X2Y3.C         Tilo                  0.204   Data_reg<15>
                                                       access_sequence[11]_USB_SLOE_REG_Select_17_o2_rstpot
    SLICE_X12Y0.A4       net (fanout=16)       1.395   access_sequence[11]_USB_SLOE_REG_Select_17_o2_rstpot
    SLICE_X12Y0.CLK      Tas                   0.341   Data_reg<6>
                                                       Data_reg_3_dpot1
                                                       Data_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      3.299ns (0.992ns logic, 2.307ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------

Paths for end point Data_reg_1 (SLICE_X14Y2.C4), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               access_sequence_9 (FF)
  Destination:          Data_reg_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.593ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.249 - 0.286)
  Source Clock:         FPGA_GCLK1_BUFGP rising at 0.000ns
  Destination Clock:    FPGA_GCLK1_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: access_sequence_9 to Data_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y5.BQ        Tcko                  0.447   access_sequence<11>
                                                       access_sequence_9
    SLICE_X2Y3.C2        net (fanout=8)        1.235   access_sequence<9>
    SLICE_X2Y3.C         Tilo                  0.204   Data_reg<15>
                                                       access_sequence[11]_USB_SLOE_REG_Select_17_o2_rstpot
    SLICE_X14Y2.C4       net (fanout=16)       1.418   access_sequence[11]_USB_SLOE_REG_Select_17_o2_rstpot
    SLICE_X14Y2.CLK      Tas                   0.289   Data_reg<2>
                                                       Data_reg_1_dpot1
                                                       Data_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      3.593ns (0.940ns logic, 2.653ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               access_sequence_4 (FF)
  Destination:          Data_reg_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.310ns (Levels of Logic = 2)
  Clock Path Skew:      -0.040ns (0.249 - 0.289)
  Source Clock:         FPGA_GCLK1_BUFGP rising at 0.000ns
  Destination Clock:    FPGA_GCLK1_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: access_sequence_4 to Data_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y4.AQ        Tcko                  0.447   access_sequence<7>
                                                       access_sequence_4
    SLICE_X2Y3.C3        net (fanout=8)        0.952   access_sequence<4>
    SLICE_X2Y3.C         Tilo                  0.204   Data_reg<15>
                                                       access_sequence[11]_USB_SLOE_REG_Select_17_o2_rstpot
    SLICE_X14Y2.C4       net (fanout=16)       1.418   access_sequence[11]_USB_SLOE_REG_Select_17_o2_rstpot
    SLICE_X14Y2.CLK      Tas                   0.289   Data_reg<2>
                                                       Data_reg_1_dpot1
                                                       Data_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      3.310ns (0.940ns logic, 2.370ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               access_sequence_5 (FF)
  Destination:          Data_reg_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.270ns (Levels of Logic = 2)
  Clock Path Skew:      -0.040ns (0.249 - 0.289)
  Source Clock:         FPGA_GCLK1_BUFGP rising at 0.000ns
  Destination Clock:    FPGA_GCLK1_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: access_sequence_5 to Data_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y4.BQ        Tcko                  0.447   access_sequence<7>
                                                       access_sequence_5
    SLICE_X2Y3.C4        net (fanout=8)        0.912   access_sequence<5>
    SLICE_X2Y3.C         Tilo                  0.204   Data_reg<15>
                                                       access_sequence[11]_USB_SLOE_REG_Select_17_o2_rstpot
    SLICE_X14Y2.C4       net (fanout=16)       1.418   access_sequence[11]_USB_SLOE_REG_Select_17_o2_rstpot
    SLICE_X14Y2.CLK      Tas                   0.289   Data_reg<2>
                                                       Data_reg_1_dpot1
                                                       Data_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      3.270ns (0.940ns logic, 2.330ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Data_reg_11 (SLICE_X4Y2.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Data_reg_11 (FF)
  Destination:          Data_reg_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         FPGA_GCLK1_BUFGP rising at 20.000ns
  Destination Clock:    FPGA_GCLK1_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Data_reg_11 to Data_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y2.AQ        Tcko                  0.200   Data_reg<14>
                                                       Data_reg_11
    SLICE_X4Y2.A6        net (fanout=2)        0.022   Data_reg<11>
    SLICE_X4Y2.CLK       Tah         (-Th)    -0.190   Data_reg<14>
                                                       Data_reg_11_dpot1
                                                       Data_reg_11
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point Data_reg_10 (SLICE_X7Y2.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Data_reg_10 (FF)
  Destination:          Data_reg_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         FPGA_GCLK1_BUFGP rising at 20.000ns
  Destination Clock:    FPGA_GCLK1_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Data_reg_10 to Data_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y2.DQ        Tcko                  0.198   Data_reg<10>
                                                       Data_reg_10
    SLICE_X7Y2.D6        net (fanout=2)        0.023   Data_reg<10>
    SLICE_X7Y2.CLK       Tah         (-Th)    -0.215   Data_reg<10>
                                                       Data_reg_10_dpot1
                                                       Data_reg_10
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point USB_FD_EN (SLICE_X7Y4.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               USB_FD_EN (FF)
  Destination:          USB_FD_EN (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         FPGA_GCLK1_BUFGP rising at 20.000ns
  Destination Clock:    FPGA_GCLK1_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: USB_FD_EN to USB_FD_EN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y4.DQ        Tcko                  0.198   USB_FD_EN
                                                       USB_FD_EN
    SLICE_X7Y4.D6        net (fanout=2)        0.023   USB_FD_EN
    SLICE_X7Y4.CLK       Tah         (-Th)    -0.215   USB_FD_EN
                                                       access_sequence[11]_USB_FD_EN_Select_22_o1
                                                       USB_FD_EN
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: FPGA_GCLK1_BUFGP/BUFG/I0
  Logical resource: FPGA_GCLK1_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: FPGA_GCLK1_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Data_reg<14>/CLK
  Logical resource: Data_reg_11/CK
  Location pin: SLICE_X4Y2.CLK
  Clock network: FPGA_GCLK1_BUFGP
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Data_reg<14>/CLK
  Logical resource: Data_reg_12/CK
  Location pin: SLICE_X4Y2.CLK
  Clock network: FPGA_GCLK1_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock FPGA_GCLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
FPGA_GCLK1     |    3.727|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 676 paths, 0 nets, and 222 connections

Design statistics:
   Minimum period:   3.727ns{1}   (Maximum frequency: 268.312MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov 23 18:13:19 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 125 MB



