

================================================================
== Vivado HLS Report for 'Fullc2_Cal'
================================================================
* Date:           Wed Aug 19 09:56:56 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Lenet_HLS_Final
* Solution:       conv_optimization
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.691 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    27496|    27496| 0.275 ms | 0.275 ms |  27496|  27496|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- FULL2_LEN3   |    27495|    27495|       423|          -|          -|    65|    no    |
        | + FULL2_LEN2  |      420|      420|         5|          -|          -|    84|    no    |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    198|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        3|      -|       4|      5|    -|
|Multiplexer      |        -|      -|       -|     98|    -|
|Register         |        -|      -|     132|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        3|      1|     136|    301|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |Lenet_HLS_mul_mulibs_U29  |Lenet_HLS_mul_mulibs  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |bias2_V_U    |Fullc2_Cal_bias2_V    |        0|  4|   5|    0|    65|    4|     1|          260|
    |weight2_V_U  |Fullc2_Cal_weightjbC  |        3|  0|   0|    0|  5460|    6|     1|        32760|
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                      |        3|  4|   5|    0|  5525|   10|     2|        33020|
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln1116_fu_201_p2    |     +    |      0|  0|  17|          13|          13|
    |add_ln1192_1_fu_246_p2  |     +    |      0|  0|  25|          18|          18|
    |add_ln190_fu_156_p2     |     +    |      0|  0|  17|          13|           7|
    |i_fu_168_p2             |     +    |      0|  0|  15|           7|           1|
    |j_fu_191_p2             |     +    |      0|  0|  15|           7|           1|
    |p_Val2_10_fu_305_p2     |     +    |      0|  0|  12|          12|          12|
    |ret_V_fu_241_p2         |     +    |      0|  0|  26|          19|          19|
    |and_ln415_fu_295_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln781_fu_386_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_416_p2     |    and   |      0|  0|   2|           1|           1|
    |carry_1_fu_326_p2       |    and   |      0|  0|   2|           1|           1|
    |deleted_ones_fu_380_p2  |    and   |      0|  0|   2|           1|           1|
    |overflow_fu_410_p2      |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_434_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln190_fu_162_p2    |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln193_fu_185_p2    |   icmp   |      0|  0|  11|           7|           7|
    |r_fu_269_p2             |   icmp   |      0|  0|  11|           5|           1|
    |or_ln340_fu_440_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln406_fu_282_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln416_1_fu_368_p2    |    or    |      0|  0|   2|           1|           1|
    |or_ln416_fu_374_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_fu_398_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln786_fu_422_p2      |    or    |      0|  0|   2|           1|           1|
    |xor_ln416_1_fu_320_p2   |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_2_fu_362_p2   |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_fu_356_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_1_fu_404_p2   |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_fu_392_p2     |    xor   |      0|  0|   2|           1|           1|
    |xor_ln786_fu_428_p2     |    xor   |      0|  0|   2|           1|           2|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 198|         127|         110|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  44|          9|    1|          9|
    |flatten3_V_d0    |  27|          5|   12|         60|
    |i_0_reg_121      |   9|          2|    7|         14|
    |j_0_reg_144      |   9|          2|    7|         14|
    |phi_mul_reg_132  |   9|          2|   13|         26|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  98|         20|   40|        123|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln190_reg_454        |  13|   0|   13|          0|
    |ap_CS_fsm                |   8|   0|    8|          0|
    |flatten3_V_addr_reg_472  |   7|   0|    7|          0|
    |i_0_reg_121              |   7|   0|    7|          0|
    |i_reg_462                |   7|   0|    7|          0|
    |j_0_reg_144              |   7|   0|    7|          0|
    |j_reg_480                |   7|   0|    7|          0|
    |or_ln340_reg_529         |   1|   0|    1|          0|
    |overflow_reg_521         |   1|   0|    1|          0|
    |p_Val2_s_reg_506         |  12|   0|   12|          0|
    |phi_mul_reg_132          |  13|   0|   13|          0|
    |r_V_reg_500              |  19|   0|   19|          0|
    |trunc_ln1192_reg_511     |  18|   0|   18|          0|
    |trunc_ln718_reg_516      |   5|   0|    5|          0|
    |underflow_reg_525        |   1|   0|    1|          0|
    |weight2_V_load_reg_490   |   6|   0|    6|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 132|   0|  132|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |  Fullc2_Cal  | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |  Fullc2_Cal  | return value |
|ap_start             |  in |    1| ap_ctrl_hs |  Fullc2_Cal  | return value |
|ap_done              | out |    1| ap_ctrl_hs |  Fullc2_Cal  | return value |
|ap_idle              | out |    1| ap_ctrl_hs |  Fullc2_Cal  | return value |
|ap_ready             | out |    1| ap_ctrl_hs |  Fullc2_Cal  | return value |
|flatten3_V_address0  | out |    7|  ap_memory |  flatten3_V  |     array    |
|flatten3_V_ce0       | out |    1|  ap_memory |  flatten3_V  |     array    |
|flatten3_V_we0       | out |    1|  ap_memory |  flatten3_V  |     array    |
|flatten3_V_d0        | out |   12|  ap_memory |  flatten3_V  |     array    |
|flatten3_V_q0        |  in |   12|  ap_memory |  flatten3_V  |     array    |
|flatten2_V_address0  | out |    7|  ap_memory |  flatten2_V  |     array    |
|flatten2_V_ce0       | out |    1|  ap_memory |  flatten2_V  |     array    |
|flatten2_V_q0        |  in |   12|  ap_memory |  flatten2_V  |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

