// Generated register defines for bus_err_unit

// Copyright information found in source file:
// Copyright 2022 ETH Zurich and University of Bologna.

// Licensing information found in source file:
// 
// SPDX-License-Identifier: SHL-0.51

#ifndef _BUS_ERR_UNIT_REG_DEFS_
#define _BUS_ERR_UNIT_REG_DEFS_

#ifdef __cplusplus
extern "C" {
#endif
// Register width
#define BUS_ERR_UNIT_PARAM_REG_WIDTH 32

// Address of the earliest bus error
#define BUS_ERR_UNIT_ERR_ADDR_REG_OFFSET 0x0

// Top of the address of the earliest bus error
#define BUS_ERR_UNIT_ERR_ADDR_TOP_REG_OFFSET 0x4

// Error code of the last bus error
#define BUS_ERR_UNIT_ERR_CODE_REG_OFFSET 0x8

#ifdef __cplusplus
}  // extern "C"
#endif
#endif  // _BUS_ERR_UNIT_REG_DEFS_
// End generated register defines for bus_err_unit