Analysis & Synthesis Status : Successful - Wed Oct 16 22:39:50 2019
Quartus II Version : 9.0 Build 132 02/25/2009 SJ Full Version
Revision Name : r_edge_d_flip_flop_sync
Top-level Entity Name : r_edge_d_flip_flop_sync
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 1
    Dedicated logic registers : 1
Total registers : 1
Total pins : 4
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
