#  
source .comp_sv
# QuestaSim vlog 10.0b Compiler 2011.05 May  5 2011
# -- Compiling interface AXI_BUS
# -- Compiling module ram_mux
# -- Compiling module instr_ram_wrap
# -- Compiling module boot_code
# -- Compiling module boot_rom_wrap
# -- Compiling module sp_ram_wrap
# -- Compiling module sp_ram
# -- Compiling module br
# -- Compiling module alu
# -- Compiling module control_unit
# -- Compiling module id_stage
# -- Compiling module if_stage
# -- Compiling module exe_stage
# -- Compiling module core_mem_stage
# -- Compiling module core_wb_stage
# -- Compiling module reg_file
# -- Compiling module crs_unit
# -- Compiling module counter
# -- Compiling module timer
# -- Compiling module dataMem
# -- Compiling module progMem
# -- Compiling module tb
# -- Compiling module load_store_test
# -- Compiling module core
# -- Compiling module top
# 
# Top level modules:
# 	dataMem
# 	load_store_test
vsim -novopt work.load_store_test
# vsim -novopt work.load_store_test 
# Refreshing C:\Users\raimo\Documents\RISCV\TFG-Pau\RV32i-Verilog-master - pipeline - pulipno\sim\work.load_store_test
# Loading sv_std.std
# Loading work.load_store_test
# Refreshing C:\Users\raimo\Documents\RISCV\TFG-Pau\RV32i-Verilog-master - pipeline - pulipno\sim\work.tb
# Loading work.tb
# Refreshing C:\Users\raimo\Documents\RISCV\TFG-Pau\RV32i-Verilog-master - pipeline - pulipno\sim\work.top
# Loading work.top
# Refreshing C:\Users\raimo\Documents\RISCV\TFG-Pau\RV32i-Verilog-master - pipeline - pulipno\sim\work.core
# Loading work.core
# Refreshing C:\Users\raimo\Documents\RISCV\TFG-Pau\RV32i-Verilog-master - pipeline - pulipno\sim\work.if_stage
# Loading work.if_stage
# Refreshing C:\Users\raimo\Documents\RISCV\TFG-Pau\RV32i-Verilog-master - pipeline - pulipno\sim\work.id_stage
# Loading work.id_stage
# Refreshing C:\Users\raimo\Documents\RISCV\TFG-Pau\RV32i-Verilog-master - pipeline - pulipno\sim\work.control_unit
# Loading work.control_unit
# Refreshing C:\Users\raimo\Documents\RISCV\TFG-Pau\RV32i-Verilog-master - pipeline - pulipno\sim\work.reg_file
# Loading work.reg_file
# Refreshing C:\Users\raimo\Documents\RISCV\TFG-Pau\RV32i-Verilog-master - pipeline - pulipno\sim\work.crs_unit
# Loading work.crs_unit
# Refreshing C:\Users\raimo\Documents\RISCV\TFG-Pau\RV32i-Verilog-master - pipeline - pulipno\sim\work.timer
# Loading work.timer
# Refreshing C:\Users\raimo\Documents\RISCV\TFG-Pau\RV32i-Verilog-master - pipeline - pulipno\sim\work.counter
# Loading work.counter
# Refreshing C:\Users\raimo\Documents\RISCV\TFG-Pau\RV32i-Verilog-master - pipeline - pulipno\sim\work.br
# Loading work.br
# Refreshing C:\Users\raimo\Documents\RISCV\TFG-Pau\RV32i-Verilog-master - pipeline - pulipno\sim\work.exe_stage
# Loading work.exe_stage
# Refreshing C:\Users\raimo\Documents\RISCV\TFG-Pau\RV32i-Verilog-master - pipeline - pulipno\sim\work.alu
# Loading work.alu
# Refreshing C:\Users\raimo\Documents\RISCV\TFG-Pau\RV32i-Verilog-master - pipeline - pulipno\sim\work.core_mem_stage
# Loading work.core_mem_stage
# Refreshing C:\Users\raimo\Documents\RISCV\TFG-Pau\RV32i-Verilog-master - pipeline - pulipno\sim\work.core_wb_stage
# Loading work.core_wb_stage
# Refreshing C:\Users\raimo\Documents\RISCV\TFG-Pau\RV32i-Verilog-master - pipeline - pulipno\sim\work.progMem
# Loading work.progMem
# Refreshing C:\Users\raimo\Documents\RISCV\TFG-Pau\RV32i-Verilog-master - pipeline - pulipno\sim\work.instr_ram_wrap
# Loading work.instr_ram_wrap
# Refreshing C:\Users\raimo\Documents\RISCV\TFG-Pau\RV32i-Verilog-master - pipeline - pulipno\sim\work.sp_ram_wrap
# Loading work.sp_ram_wrap
# Refreshing C:\Users\raimo\Documents\RISCV\TFG-Pau\RV32i-Verilog-master - pipeline - pulipno\sim\work.sp_ram
# Loading work.sp_ram
# Refreshing C:\Users\raimo\Documents\RISCV\TFG-Pau\RV32i-Verilog-master - pipeline - pulipno\sim\work.boot_rom_wrap
# Loading work.boot_rom_wrap
# Refreshing C:\Users\raimo\Documents\RISCV\TFG-Pau\RV32i-Verilog-master - pipeline - pulipno\sim\work.boot_code
# Loading work.boot_code
# Refreshing C:\Users\raimo\Documents\RISCV\TFG-Pau\RV32i-Verilog-master - pipeline - pulipno\sim\work.ram_mux
# Loading work.ram_mux
# ** Warning: (vsim-3015) ../src/top.v(104): [PCDPC] - Port size (10 or 10) does not match connection size (32) for port 'data_addr_o'. The port definition is at: ../src/core/core.v(8).
#         Region: /load_store_test/TB/top_inst/core_inst
# ** Warning: (vsim-3015) ../src/top.v(104): [PCDPC] - Port size (10 or 10) does not match connection size (32) for port 'instruction_addr_o'. The port definition is at: ../src/core/core.v(15).
#         Region: /load_store_test/TB/top_inst/core_inst
# ** Warning: (vsim-3015) ../src/top.v(281): [PCDPC] - Port size (15 or 15) does not match connection size (32) for port 'port1_addr_i'. The port definition is at: ../src/pulp/ram_mux.sv(35).
#         Region: /load_store_test/TB/top_inst/data_ram_mux_i
add wave  \
sim:/load_store_test/TB/top_inst/core_inst/id_stage_inst/reg_file_inst/rst_n \
sim:/load_store_test/TB/top_inst/core_inst/id_stage_inst/reg_file_inst/clk \
sim:/load_store_test/TB/top_inst/core_inst/id_stage_inst/reg_file_inst/regfile_we_i \
sim:/load_store_test/TB/top_inst/core_inst/id_stage_inst/reg_file_inst/regfile_raddr_rs1_i \
sim:/load_store_test/TB/top_inst/core_inst/id_stage_inst/reg_file_inst/regfile_raddr_rs2_i \
sim:/load_store_test/TB/top_inst/core_inst/id_stage_inst/reg_file_inst/regfile_waddr_i \
sim:/load_store_test/TB/top_inst/core_inst/id_stage_inst/reg_file_inst/regfile_data_i \
sim:/load_store_test/TB/top_inst/core_inst/id_stage_inst/reg_file_inst/regfile_rs1_o \
sim:/load_store_test/TB/top_inst/core_inst/id_stage_inst/reg_file_inst/regfile_rs2_o \
sim:/load_store_test/TB/top_inst/core_inst/id_stage_inst/reg_file_inst/regFile
add wave  \
sim:/load_store_test/TB/top_inst/data_mem/sp_ram_i/ADDR_WIDTH \
sim:/load_store_test/TB/top_inst/data_mem/sp_ram_i/DATA_WIDTH \
sim:/load_store_test/TB/top_inst/data_mem/sp_ram_i/NUM_WORDS \
sim:/load_store_test/TB/top_inst/data_mem/sp_ram_i/words \
sim:/load_store_test/TB/top_inst/data_mem/sp_ram_i/clk \
sim:/load_store_test/TB/top_inst/data_mem/sp_ram_i/en_i \
sim:/load_store_test/TB/top_inst/data_mem/sp_ram_i/addr_i \
sim:/load_store_test/TB/top_inst/data_mem/sp_ram_i/wdata_i \
sim:/load_store_test/TB/top_inst/data_mem/sp_ram_i/rdata_o \
sim:/load_store_test/TB/top_inst/data_mem/sp_ram_i/we_i \
sim:/load_store_test/TB/top_inst/data_mem/sp_ram_i/be_i \
sim:/load_store_test/TB/top_inst/data_mem/sp_ram_i/mem \
sim:/load_store_test/TB/top_inst/data_mem/sp_ram_i/wdata \
sim:/load_store_test/TB/top_inst/data_mem/sp_ram_i/addr \
sim:/load_store_test/TB/top_inst/data_mem/sp_ram_i/i
run -all
# LOAD Test
# mem[         0] = 00000000010000000000000110000011
# mem[         4] = 00000000000000000000000000000000
# mem[         8] = 00000000000000000000000000000000
# mem[        12] = 00000000000000000000000000000000
# mem[        16] = 00000000000000000000000000000000
#     OK: reg5 is : f04a1c0f
# STORE Test
# mem[         0] = 00000000000000000010000010000011
# mem[         4] = 00000000010000000100001110000011
# mem[         8] = 00000000000000000000000000000000
# mem[        12] = 00000000000000000000000000000000
# mem[        16] = 00000000000000000000000000000000
# mem[        20] = 00000000000000000000000000000000
# mem[        24] = 00000000000000000000000000000000
# mem[        28] = 00000000000000000000000000000000
# mem[        32] = 00000000000000000000000000000000
# mem[        36] = 00000000000000000000000000000000
# mem[        40] = 00000000000000000000000000000000
#     OK: reg5 is : 10101010
#     OK: reg6 is : 00001c0f
#     OK: reg7 is : 00000011
# STORE Test
# mem[         0] = 00000000000000000010100000000011
# mem[         4] = 00000000000100000010100000100011
# mem[         8] = 00000001000000000010001010000011
# ** Note: $finish    : ../tb/load_store.v(40)
#    Time: 4751 ns  Iteration: 0  Instance: /load_store_test
# 1
# Break in Module load_store_test at ../tb/load_store.v line 40
add wave  \
sim:/load_store_test/TB/top_inst/core_inst/if_stage_inst/rst_n \
sim:/load_store_test/TB/top_inst/core_inst/if_stage_inst/clk \
sim:/load_store_test/TB/top_inst/core_inst/if_stage_inst/brj_i \
sim:/load_store_test/TB/top_inst/core_inst/if_stage_inst/brj_pc_i \
sim:/load_store_test/TB/top_inst/core_inst/if_stage_inst/instruction_rdata_i \
sim:/load_store_test/TB/top_inst/core_inst/if_stage_inst/instruction_addr_o \
sim:/load_store_test/TB/top_inst/core_inst/if_stage_inst/d_instruction_o \
sim:/load_store_test/TB/top_inst/core_inst/if_stage_inst/d_pc_o \
sim:/load_store_test/TB/top_inst/core_inst/if_stage_inst/d_pc4_o \
sim:/load_store_test/TB/top_inst/core_inst/if_stage_inst/stall_i \
sim:/load_store_test/TB/top_inst/core_inst/if_stage_inst/flush_inst_o
add wave  \
sim:/load_store_test/TB/top_inst/core_inst/id_stage_inst/e_imm_val_o \
sim:/load_store_test/TB/top_inst/core_inst/id_stage_inst/e_regfile_raddr_rs1_o \
sim:/load_store_test/TB/top_inst/core_inst/id_stage_inst/e_regfile_raddr_rs2_o
add wave  \
sim:/load_store_test/TB/top_inst/core_inst/exe_stage_inst/e_regfile_rs1_i \
sim:/load_store_test/TB/top_inst/core_inst/exe_stage_inst/e_regfile_rs2_i \
sim:/load_store_test/TB/top_inst/core_inst/exe_stage_inst/e_imm_val_i \
sim:/load_store_test/TB/top_inst/core_inst/exe_stage_inst/m_regfile_rd_o \
sim:/load_store_test/TB/top_inst/core_inst/exe_stage_inst/m_data_addr_o
restart
# Loading sv_std.std
# Loading work.load_store_test
# Loading work.tb
# Loading work.top
# Loading work.core
# Loading work.if_stage
# Loading work.id_stage
# Loading work.control_unit
# Loading work.reg_file
# Loading work.crs_unit
# Loading work.timer
# Loading work.counter
# Loading work.br
# Loading work.exe_stage
# Loading work.alu
# Loading work.core_mem_stage
# Loading work.core_wb_stage
# Loading work.progMem
# Loading work.instr_ram_wrap
# Loading work.sp_ram_wrap
# Loading work.sp_ram
# Loading work.boot_rom_wrap
# Loading work.boot_code
# Loading work.ram_mux
# ** Warning: (vsim-3015) ../src/top.v(104): [PCDPC] - Port size (10 or 10) does not match connection size (32) for port 'data_addr_o'. The port definition is at: ../src/core/core.v(8).
#         Region: /load_store_test/TB/top_inst/core_inst
# ** Warning: (vsim-3015) ../src/top.v(104): [PCDPC] - Port size (10 or 10) does not match connection size (32) for port 'instruction_addr_o'. The port definition is at: ../src/core/core.v(15).
#         Region: /load_store_test/TB/top_inst/core_inst
# ** Warning: (vsim-3015) ../src/top.v(281): [PCDPC] - Port size (15 or 15) does not match connection size (32) for port 'port1_addr_i'. The port definition is at: ../src/pulp/ram_mux.sv(35).
#         Region: /load_store_test/TB/top_inst/data_ram_mux_i
run -all
# LOAD Test
# mem[         0] = 00000000010000000000000110000011
# mem[         4] = 00000000000000000000000000000000
# mem[         8] = 00000000000000000000000000000000
# mem[        12] = 00000000000000000000000000000000
# mem[        16] = 00000000000000000000000000000000
#     OK: reg5 is : f04a1c0f
# STORE Test
# mem[         0] = 00000000000000000010000010000011
# mem[         4] = 00000000010000000100001110000011
# mem[         8] = 00000000000000000000000000000000
# mem[        12] = 00000000000000000000000000000000
# mem[        16] = 00000000000000000000000000000000
# mem[        20] = 00000000000000000000000000000000
# mem[        24] = 00000000000000000000000000000000
# mem[        28] = 00000000000000000000000000000000
# mem[        32] = 00000000000000000000000000000000
# mem[        36] = 00000000000000000000000000000000
# mem[        40] = 00000000000000000000000000000000
#     OK: reg5 is : 10101010
#     OK: reg6 is : 00001c0f
#     OK: reg7 is : 00000011
# STORE Test
# mem[         0] = 00000000000000000010100000000011
# mem[         4] = 00000000000100000010100000100011
# mem[         8] = 00000001000000000010001010000011
# ** Note: $finish    : ../tb/load_store.v(40)
#    Time: 4751 ns  Iteration: 0  Instance: /load_store_test
# 1
# Break in Module load_store_test at ../tb/load_store.v line 40
