Revision, Part, Chapter, Section
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 1 Overview', '1.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 1 Overview', '1.2 Overview'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 1 Overview', '1.3 Features of the Input/Output Specification'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 1 Overview', '1.3.1 Functional Features'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 1 Overview', '1.3.2 Physical Features'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 1 Overview', '1.3.3 Performance Features'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 1 Overview', '1.4 Contents'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 1 Overview', '1.5 Terminology'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 1 Overview', '1.6 Conventions'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.2 Processing Element Models'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.2.1 Processor-Memory Processing Element Model'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.2.2 Integrated Processor-Memory Processing Element Model'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.2.3 Memory-Only Processing Element Model'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.2.4 Processor-Only Processing Element'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.2.5 I/O Processing Element'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.2.6 Switch Processing Element'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3 System Issues'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.1 Operation Ordering'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2 Transaction Delivery'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.1 Unordered Delivery System Issues'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.3 Deadlock Considerations'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.2 I/O Operations Cross Reference'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3 I/O Operations'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Read Operations'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Write and Streaming-Write Operations'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.3 Write-With-Response Operations'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 System Operations'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.5 Endian, Byte Ordering, and Alignment'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1 Request Packet Formats'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.1 Addressing and Alignment'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.3 Type 0 Packet Format (Implementation-Defined)'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.4 Type 1 Packet Format (Reserved)'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.6 Type 3–4 Packet Formats (Reserved)'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.8 Type 6 Packet Format (Streaming-Write Class)'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.9 Type 7 Packet Format (Reserved)'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.11 Type 9–11 Packet Formats (Reserved)'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Response Packet Formats'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.1 Field Definitions for All Response Packet Formats'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.2 Type 12 Packet Format (Reserved)'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.3 Type 13 Packet Format (Response Class)'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 14 Packet Format (Reserved)'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 15 Packet Format (Implementation-Defined)'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.1 Register Summary'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register and Bit Behavior'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.3 Extended Features Data Structure'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4 Capability Registers (CARs)'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.1 Device Identity CAR (Configuration Space Offset 0x0)'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.2 Device Information CAR (Configuration Space Offset 0x4)'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.3 Assembly Identity CAR (Configuration Space Offset 0x8)'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.4 Assembly Information CAR (Configuration Space Offset 0xC)'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.5 Processing Element Features CAR (Configuration Space Offset 0x10)'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.6 Switch Port Information CAR (Configuration Space Offset 0x14)'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.5 Command and Status Registers (CSRs)'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.5.1 Processing Element Logical Layer Control CSR (Configuration Space Offset 0x4C)'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.5.2 Local Configuration Space Base Address 0 CSR (Configuration Space Offset 0x58)'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.5.3 Local Configuration Space Base Address 1 CSR (Configuration Space Offset 0x5C)'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 1 Overview', '1.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 1 Overview', '1.2 Overview'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 1 Overview', '1.3 Features of the Message Passing Specification'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 1 Overview', '1.3.1 Functional Features'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 1 Overview', '1.3.2 Physical Features'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 1 Overview', '1.3.3 Performance Features'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 1 Overview', '1.4 Contents'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 1 Overview', '1.5 Terminology'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 1 Overview', '1.6 Conventions'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.2 Processing Element Models'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.2.1 Processor-Memory Processing Element Model'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.2.2 Integrated Processor-Memory Processing Element Model'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.2.3 Memory-Only Processing Element Model'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.2.4 Processor-Only Processing Element'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.2.5 I/O Processing Element'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.2.6 Switch Processing Element'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.3 Message Passing System Model'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.3.1 Data Message Operations'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.3.2 Doorbell Message Operations'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.4 System Issues'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.4.1 Operation Ordering'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.4.2 Transaction Delivery'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.4.3 Deadlock Considerations'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.2 Message Passing Operations Cross Reference'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3 Message Passing Operations'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 Endian, Byte Ordering, and Alignment'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Request Packet Formats'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.1 Field Definitions for All Request Packet Formats'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.2 Type 0 Packet Format (Implementation-Defined)'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.3 Type 1–9 Packet Formats (Reserved)'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3 Response Packet Formats'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.1 Field Definitions for All Response Packet Formats'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.2 Type 12 Packet Format (Reserved)'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.4 Type 14 Packet Format (Reserved)'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.5 Type 15 Packet Format (Implementation-Defined)'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.2 Register Summary'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.3 Reserved Register and Bit Behavior'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4 Capability Registers (CARs)'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.5 Command and Status Registers (CSRs)'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 1 Overview', '1.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 1 Overview', '1.2 Overview'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 1 Overview', '1.3 Transport Layer Features'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 1 Overview', '1.3.1 Functional Features'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 1 Overview', '1.3.2 Physical Features'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 1 Overview', '1.3.3 Performance Features'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 1 Overview', '1.4 Contents'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 1 Overview', '1.5 Terminology'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 1 Overview', '1.6 Conventions'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.2 System Topology'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.2.1 Switch-Based Systems'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.2.2 Ring-Based Systems'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.3 System Packet Routing'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.4 Field Alignment and Definition'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.5 Routing Maintenance Packets'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.2 Register Summary'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.3 Reserved Register and Bit Behavior'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.4 Capability Registers (CARs)'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.4.2 Switch Route Table Destination ID Limit CAR (Configuration Space Offset 0x34)'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5 Command and Status Registers (CSRs)'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.1 Base Device ID CSR (Configuration Space Offset 0x60)'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.2 Host Base Device ID Lock CSR (Configuration Space Offset 0x68)'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.3 Component Tag CSR (Configuration Space Offset 0x6C)'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.4 Standard Route Configuration Destination ID Select CSR (Configuration Space Offset 0x70)'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.5 Standard Route Configuration Port Select CSR (Configuration Space Offset 0x74)'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.6 Standard Route Default Port CSR (Configuration Space Offset 0x78)'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 1 Overview', '1.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 1 Overview', '1.2 Overview'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 1 Overview', '1.2.1 Memory System'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 1 Overview', '1.3 Features of the Globally Shared Memory Specification'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 1 Overview', '1.3.1 Functional Features'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 1 Overview', '1.3.2 Physical Features'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 1 Overview', '1.3.3 Performance Features'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 1 Overview', '1.4 Contents'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 1 Overview', '1.5 Terminology'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 1 Overview', '1.6 Conventions'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.2 Processing Element Models'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.2.1 Processor-Memory Processing Element Model'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.2.2 Integrated Processor-Memory Processing Element Model'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.2.3 Memory-Only Processing Element Model'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.2.4 Processor-Only Processing Element'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.2.5 I/O Processing Element'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.2.6 Switch Processing Element'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.3 Programming Models'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.3.1 Globally Shared Memory System Model'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.3.1.1 Software-Managed Cache Coherence Programming Model'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.4 System Issues'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.4.1 Operation Ordering'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.4.2 Transaction Delivery'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.4.3 Deadlock Considerations'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 3 Operation Descriptions', '3.2 GSM Operations Cross Reference'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 3 Operation Descriptions', '3.3 GSM Operations'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Read Operations'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Instruction Read Operations'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.3 Read-for-Ownership Operations'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Data Cache Invalidate Operations'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.5 Castout Operations'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.6 TLB Invalidate-Entry Operations'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.7 TLB Invalidate-Entry Synchronization Operations'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.8 Instruction Cache Invalidate Operations'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.9 Data Cache Flush Operations'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.10 I/O Read Operations'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 Endian, Byte Ordering, and Alignment'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Request Packet Formats'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.1 Addressing and Alignment'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.2 Data Payloads'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.3 Field Definitions for All Request Packet Formats'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 0 Packet Format (Implementation-Defined)'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 1 Packet Format (Intervention-Request Class)'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.6 Type 2 Packet Format (Request Class)'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.7 Type 3–4 Packet Formats (Reserved)'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.8 Type 5 Packet Format (Write Class)'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.9 Type 6–11 Packet Formats (Reserved)'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3 Response Packet Formats'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.1 Field Definitions for All Response Packet Formats'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.2 Type 12 Packet Format (Reserved)'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.4 Type 14 Packet Format (Reserved)'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.5 Type 15 Packet Format (Implementation-Defined)'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.2 Register Summary'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.3 Reserved Register and Bit Behavior'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.4 Capability Registers (CARs)'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.5 Command and Status Registers (CSRs)'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.2 Definitions'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.2.1 General Definitions'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.2.2 Request and Response Definitions'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.2.2.1 System Request'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.2.2.2 Local Request'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.2.2.3 System Response'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.2.2.4 Local Response'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.3 Operation to Protocol Cross Reference'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.4 Read Operations'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.4.1 Internal Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.4.2 Response State Machine'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.4.3 External Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.5 Instruction Read Operations'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.5.1 Internal Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.5.2 Response State Machine'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.5.3 External Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.6 Read for Ownership Operations'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.6.1 Internal Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.6.2 Response State Machine'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.6.3 External Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.7 Data Cache and Instruction Cache Invalidate Operations'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.7.1 Internal Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.7.2 Response State Machine'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.7.3 External Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.8 Castout Operations'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.8.1 Internal Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.8.2 Response State Machine'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.8.3 External Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.9 TLB Invalidate Entry, TLB Invalidate Entry Synchronize Operations'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.9.1 Internal Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.9.2 Response State Machine'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.9.3 External Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.10 Data Cache Flush Operations'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.10.1 Internal Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.10.2 Response State Machine'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.10.3 External Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.11 I/O Read Operations'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.11.1 Internal Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.11.2 Response State Machine'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.11.3 External Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.2 Resolving an Outstanding READ_HOME Transaction'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.3 Resolving an Outstanding IREAD_HOME Transaction'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.4 Resolving an Outstanding READ_OWNER Transaction'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.5 Resolving an Outstanding READ_TO_OWN_HOME Transaction'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.6 Resolving an Outstanding READ_TO_OWN_OWNER Transaction'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.7 Resolving an Outstanding DKILL_HOME Transaction'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.8 Resolving an Outstanding DKILL_SHARER Transaction'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.9 Resolving an Outstanding IKILL_HOME Transaction'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.10 Resolving an Outstanding IKILL_SHARER Transaction'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.11 Resolving an Outstanding CASTOUT Transaction'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.12 Resolving an Outstanding TLBIE or TLBSYNC Transaction'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.13 Resolving an Outstanding FLUSH Transaction'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.14 Resolving an Outstanding IO_READ_HOME Transaction'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.15 Resolving an Outstanding IO_READ_OWNER Transaction'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 1 Overview', '1.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 1 Overview', '1.2 Packets'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 1 Overview', '1.3 Control Symbols'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 1 Overview', '1.4 PCS and PMA Layers'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 1 Overview', '1.5 LP-Serial Protocol'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 1 Overview', '1.6 LP-Serial Registers'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 1 Overview', '1.7 Signal Descriptions'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 1 Overview', '1.8 AC Electrical Specifications'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 1 Overview', '1.9 Interface Management'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 1 Overview', '1.10 System Resources'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 1 Overview', '1.11 Manufacturability and Testability'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.2 Packet Field Definitions'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.3 Packet Format'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4 Packet Protection'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.1 Packet CRC Operation'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.2 16-Bit Packet CRC Code'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.5 Maximum Packet Size'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.2 Control Symbol Field Definitions'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.3 Control Symbol Format'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4 Stype0 Control Symbols'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.1 Packet-Accepted Control Symbol'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.2 Packet-Retry Control Symbol'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.3 Packet-Not-Accepted Control Symbol'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.4 Status Control Symbol'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.5 Link-Response Control Symbol'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5 Stype1 Control Symbols'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.1 Start-of-Packet Control Symbol'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.2 Stomp Control Symbol'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.3 End-of-Packet Control Symbol'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.4 Restart-From-Retry Control Symbol'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5 Link-Request Control Symbol'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.1 Reset-Device Command'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.2 Input-Status Command'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.6 Multicast-Event Control Symbol'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6 Control Symbol Protection'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.1 CRC-5 Code'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.2 CRC-5 Parallel Code Generation'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.2 PCS Layer Functions'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.3 PMA Layer Functions'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.4 Definitions'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5 8b/10b Transmission Code'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.1 Character and Code-Group Notation'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.2 Running Disparity'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.3 Running Disparity Rules'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.4 8b/10b Encoding'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.5 Transmission Order'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.6 8b/10b Decoding'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7 Special Characters and Columns'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.1 Packet Delimiter Control Symbol (/PD/)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.2 Start of Control Symbol (/SC/)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.3 Idle (/I/)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.4 Sync (/K/)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.5 Skip (/R/)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.6 Align (/A/)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.8 Effect of Single Bit Code-Group Errors'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.9 Idle Sequence'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.9.1 Idle Sequence Generation'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.10 1x Link Transmission Rules'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.11 4x Link Striping and Transmission Rules'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.6 Retimers and Repeaters'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.6.1 Retimers'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.6.2 Repeaters'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7 Port Initialization'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.1 1x Mode Initialization'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.2 1x/4x Mode Initialization'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3 State Machines'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.1 State Machine Conventions'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.2 State Machine Variables and Functions'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.3 Lane Synchronization State Machine'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.4 Lane Alignment State Machine'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.5 1x Mode Initialization State Machine'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.6 1x/4x Mode Initialization State Machine'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.2 Packet Exchange Protocol'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3 Control Symbols'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.1 Control Symbol Delimiting'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.2 Control Symbol Transmission'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.3 Embedded Control Symbols'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.4 Multicast-Event Control Symbols'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4 Packets'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.1 Packet Delimiting'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.1.1 Packet Start'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.1.2 Packet Termination'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.2 Acknowledgment Identifier'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.3 Packet Priority and Transaction Request Flows'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5 Link Maintenance Protocol'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6 Packet Transmission Protocol'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7 Flow Control'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.1 Receiver-Controlled Flow Control'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2 Transmitter-Controlled Flow Control'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2.1 Input Retry-Stopped Recovery Process'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2.2 Output Retry-Stopped Recovery Process'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2.3 Receive Buffer Management'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2.4 Effective Number of Free Receive Buffers'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2.5 Speculative Packet Transmission'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.3 Flow Control Mode Negotiation'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.8 Canceling Packets'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9 Transaction and Packet Delivery Ordering Rules'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.10 Deadlock Avoidance'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11 Error Detection and Recovery'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.1 Lost Packet Detection'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2 Link Behavior Under Error'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.1 Recoverable Errors'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.2 Idle Sequence Errors'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.3 Control Symbol Errors'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.3.1 Link Protocol Violations'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.3.2 Corrupted Control symbols'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.4 Packet Errors'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.5 Link Time-Out'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.6 Input Error-Stopped Recovery Process'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.7 Output Error-Stopped Recovery Process'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.12 Power Management'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.2 Register Map'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.3 Reserved Register and Bit Behavior'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.4 Capability Registers (CARs)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5 Generic End Point Devices'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.1 Register Map'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2 Command and Status Registers (CSRs)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.2 Port Link Time-out Control CSR (Block Offset 0x20)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.3 Port Response Time-out Control CSR (Block Offset 0x24)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.4 Port General Control CSR (Block Offset 0x3C)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.5 Port n Error and Status CSRs (Block Offsets 0x58, 78, ..., 238)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6 Generic End Point Devices, software assisted error recovery option'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.1 Register Map'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2 Command and Status Registers (CSRs)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.2 Port Link Time-out Control CSR (Block Offset 0x20)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.3 Port Response Time-out Control CSR (Block Offset 0x24)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.4 Port General Control CSR (Block Offset 0x3C)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.5 Port n Link Maintenance Request CSRs (Block Offsets 0x40, 60, ..., 220)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.6 Port n Link Maintenance Response CSRs(Block Offsets 0x44, 64, ..., 224)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.7 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.9 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7 Generic End Point Free Devices'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.1 Register Map'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2 Command and Status Registers (CSRs)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.2 Port Link Time-out Control CSR (Block Offset 0x20)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.3 Port General Control CSR (Block Offset 0x3C)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4 Port n Error and Status CSRs (Block Offsets 0x58, 78, .., 238)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.5 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8 Generic End Point Free Devices, software assisted error recovery option'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.1 Register Map'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2 Command and Status Registers (CSRs)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.2 Port Link Time-out Control CSR (Block Offset 0x20)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.3 Port General Control CSR (Block Offset 0x3C)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.4 Port n Link Maintenance Request CSRs(Block Offsets 0x40, 60, ..., 220)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.5 Port n Link Maintenance Response CSRs(Block Offsets 0x44, 64, ..., 224)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.6 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.7 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.8 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 Signal Descriptions', '7.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 Signal Descriptions', '7.2 Signal Definitions'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 Signal Descriptions', '7.3 Serial RapidIO Interface Diagrams'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.2 Signal Definitions'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.3 Equalization'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.4 Explanatory Note on Transmitter and Receiver Specifications'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.5 Transmitter Specifications'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.6 Receiver Specifications'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.7 Receiver Eye Diagrams'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.8 Measurement and Test Requirements'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.8.1 Eye template measurements'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.8.2 Jitter test measurements'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.8.3 Transmit jitter'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.8.4 Jitter tolerance'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.0 Gb/s link'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 1 Overview', '1.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 1 Overview', '1.2 Overview'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.2 Boot code access'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3 Exploration and initialization'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3.1 Exploration and initialization rules'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3.2 Exploration and initialization algorithm'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3.3 Exploration and initialization example'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2 Class Partitioning'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.1 Generic: All devices'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.1.1 General requirements'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.1.2 Operation support as target'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.1.3 Operation support as source'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.2 Class 1: Simple target device'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.2.1 General requirements'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.2.2 Operation support as target'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.2.3 Operation support as source'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.3 Class 2: Simple mastering device'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.3.1 General requirements'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.3.2 Operation support as target'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.3.3 Operation support as source'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.4 Class 3: Complex mastering device'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.4.1 General requirements'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.4.2 Operation support as target'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.4.3 Operation support as source'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.2 Address Map Considerations'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.3 Transaction Flow'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.3.1 PCI 2.2 Transaction Flow'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.3.2 PCI-X Transaction Flow'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.4 RapidIO to PCI Transaction Mapping'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5.1 Operation Ordering'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5.2 Transaction Delivery Ordering'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5.3 PCI-X Relaxed Ordering Considerations'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.6 Interactions with Globally Shared Memory'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.6.1 I/O Read Operation Details'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.6.1.1 Internal Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.6.1.2 Response State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.6.2 Data Cache Flush Operation Details'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.6.2.1 Internal Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.6.2.2 Response State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.7 Byte Lane and Byte Enable Usage'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.8 Error Management'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2 Processing Element Behavior'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.1 Processor-Memory Processing Element'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.1.1 I/O Read Operations'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.1.1.1 Response State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.1.1.2 External Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2 Memory-only Processing Element'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.1 Read Operations'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.1.1 Response State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.1.2 External Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.2 Instruction Read Operations'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.2.1 Response State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.2.2 External Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.3 Read for Ownership Operations'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.3.1 Response State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.3.2 External Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.4 Data Cache and Instruction Cache Invalidate Operations'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.4.1 Response State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.4.2 External Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.5 Castout Operations'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.5.1 External Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.6 Data Cache Flush Operations'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.6.1 Response State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.6.2 External Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.7 I/O Read Operations'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.7.1 Response State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.7.2 External Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3 Processor-only Processing Element'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.1 Read Operations'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.1.1 Internal Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.1.2 Response State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.1.3 External Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.2 Instruction Read Operations'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.2.1 Internal Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.2.2 Response State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.2.3 External Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.3 Read for Ownership Operations'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.3.1 Internal Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.3.2 Response State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.3.3 External Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.4 Data Cache and Instruction Cache Invalidate Operations'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.4.1 Internal Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.4.2 Response State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.4.3 External Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.5 Castout Operations'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.5.1 Internal Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.5.2 Response State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.6 TLB Invalidate Entry, TLB Invalidate Entry Synchronize Operations'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.6.1 Internal Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.6.2 Response State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.6.3 External Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.7 Data Cache Flush Operations'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.7.1 Internal Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.7.2 Response State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.7.3 External Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.8 I/O Read Operations'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.8.1 External Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.4 I/O Processing Element'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.4.1 I/O Read Operations'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.4.1.1 Internal Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.4.1.2 Response State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.4.2 Data Cache Flush Operations'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.4.2.1 Internal Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.4.2.2 Response State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.5 Switch Processing Element'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.3 Transaction to Priority Mappings'
'1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2 Physical Layer Extensions'
'1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.1 Port Error Detect, Enable and Capture CSRs'
'1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.2 Error Reporting Thresholds'
'1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.3 Error Rate Control and Status'
'1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.4 Port Behavior When Error Rate Failed Threshold is Reached'
'1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.5 Packet Timeout Mechanism in a Switch Device'
'1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3 Logical and Transport Layer Extensions'
'1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.1 Logical/Transport Error Detect, Enable and Capture CSRs'
'1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.2 Message Passing Error Detection'
'1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.4 System Software Notification of Error'
'1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.5 Mechanisms for Software Debug'
'1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers'
'1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3 New Error Management Registers'
'1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.1 Register Map'
'1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2 Command and Status Registers (CSRs)'
'1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.1 Error Management Extensions Block Header (Block Offset 0x0)'
'1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.2 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)'
'1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.3 Logical/Transport Layer Error Enable CSR (Block Offset 0x0C)'
'1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.4 Logical/Transport Layer High Address Capture CSR (Block Offset 0x10)'
'1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.5 Logical/Transport Layer Address Capture CSR (Block Offset 0x14)'
'1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.6 Logical/Transport Layer Device ID Capture CSR (Block Offset 0x18)'
'1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.7 Logical/Transport Layer Control Capture CSR (Block Offset 0x1C)'
'1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.8 Port-write Target deviceID CSR (Block Offset 0x28)'
'1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.9 Packet Time-to-live CSR (Block Offset 0x2C)'
'1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.10 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)'
'1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.11 Port n Error Rate Enable CSR (Block Offset 0x44, 84,..., 404)'
'1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.12 Port n Attributes Capture CSR (Block Offset 0x48, 88,..., 408)'
'1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.13 Port n Packet/Control Symbol Capture 0 CSR (Block Offset 0x4C, 8C,..., 40C)'
'1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.14 Port n Packet Capture 1 CSR (Block Offset 0x50, 90,..., 410)'
'1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.15 Port n Packet Capture 2 CSR (Block Offset 0x54, 94,..., 414)'
'1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.16 Port n Packet Capture 3 CSR (Block Offset 0x58, 98,..., 418)'
'1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.17 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)'
'1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.18 Port n Error Rate Threshold CSR (Block Offset 0x6C, AC,..., 42C)'
'1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 1 Flow Control Overview', '1.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 1 Flow Control Overview', '1.2 Requirements'
'1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 1 Flow Control Overview', '1.3 Problem Illustration'
'1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.2 Fabric Link Congestion'
'1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.3 Flow Control Operation'
'1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4 Physical Layer Requirements'
'1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.1 Fabric Topology'
'1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.2 Flow Control Transaction Transmission'
'1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.2.1 Orphaned XOFF Mechanism'
'1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.2.2 Controlled Flow List'
'1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.2.3 XOFF/XON Counters'
'1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.3 Priority to Transaction Request Flow Mapping'
'1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.4 Flow Control Transaction Ordering Rules'
'1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.5 End Point Flow Control Rules'
'1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.6 Switch Flow Control Rules'
'1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 3 Packet Format Descriptions', '3.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 3 Packet Format Descriptions', '3.2 Logical Layer Packet Format'
'1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 3 Packet Format Descriptions', '3.3 Transport and Physical Layer Packet Format'
'1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 4 Logical Layer Flow Control Extensions Register Bits', '4.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 4 Logical Layer Flow Control Extensions Register Bits', '4.2 Processing Elements Features CAR (Configuration Space Offset 0x10)'
'1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 4 Logical Layer Flow Control Extensions Register Bits', '4.3 Port n Control CSR (Block Offset 0x08)'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 1 Overview', '1.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 1 Overview', '1.2 Overview'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 1 Overview', '1.3 Features of the Data Streaming Specification'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 1 Overview', '1.3.1 Functional Features'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 1 Overview', '1.3.2 Physical Features'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 1 Overview', '1.3.3 Performance Features'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 1 Overview', '1.4 Contents'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 1 Overview', '1.5 Terminology'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 1 Overview', '1.6 Conventions'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 1 Overview', '1.7 Useful References'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 2 Data Streaming Systems', '2.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 2 Data Streaming Systems', '2.2 System Example'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 2 Data Streaming Systems', '2.3 Traffic Streams'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 2 Data Streaming Systems', '2.4 Operation Ordering'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 2 Data Streaming Systems', '2.5 Class of Service and Virtual Queues'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 2 Data Streaming Systems', '2.6 Deadlock Considerations'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2 Data Streaming Protocol'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.1 Data Streaming Operation'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.2 Virtual Streams'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.3 PDU Sequences Within Streams'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.3 Class of Service and Traffic Streams'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Type 9 Packet Format (Data-Streaming Class)'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3 Type 9 Extended Packet Format (Extended Data-Streaming Class)'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.2 Register Summary'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.3 Reserved Register and Bit Behavior'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.4 Capability Registers (CARs)'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.4.3 Data Streaming Information CAR (Configuration Space Offset 0x3C)'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5 Command and Status Registers (CSRs)'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5.1 Data Streaming Logical Layer Control CSR (Configuration Space Offset 0x48)'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 1 Overview', '1.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 1 Overview', '1.2 Overview'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 1 Overview', '1.3 Requirements'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.2 Packet Replication'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.3 Multicast Operation'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.4 Multicast Transaction Ordering Requirements'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2 Processing Elements Features CAR (Configuration Space Offset 0x10)'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3 Switch Multicast Support CAR (Configuration Space Offset 0x30)'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2 Configuring Multicast Masks'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.1 Clearing Multicast Masks'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.2 Assigning Ports to Multicast Masks'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.3 Removing a Port from a Multicast Mask'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.4 Querying a Multicast Mask'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3.1 Restrictions on Block Size'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3.2 Restrictions on Block Associate'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3.3 Restrictions on Associations'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4 Configuring Associations'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.1 Basic Association'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.2 Using Per-Ingress Port Association'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.3 Using Block Association'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.4 Using Per-Ingress Port and Block Association'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.5 Removing a Destination ID to Multicast Mask Association'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.6 Querying an Association'
