Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Sep 13 03:00:43 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/0828/cascade/square16/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  256         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (256)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (256)
5. checking no_input_delay (16)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (256)
--------------------------
 There are 256 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src0_reg[10]/C
src0_reg[11]/C
src0_reg[12]/C
src0_reg[13]/C
src0_reg[14]/C
src0_reg[15]/C
src0_reg[1]/C
src0_reg[2]/C
src0_reg[3]/C
src0_reg[4]/C
src0_reg[5]/C
src0_reg[6]/C
src0_reg[7]/C
src0_reg[8]/C
src0_reg[9]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[11]/C
src10_reg[12]/C
src10_reg[13]/C
src10_reg[14]/C
src10_reg[15]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[12]/C
src11_reg[13]/C
src11_reg[14]/C
src11_reg[15]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[13]/C
src12_reg[14]/C
src12_reg[15]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[12]/C
src13_reg[13]/C
src13_reg[14]/C
src13_reg[15]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[10]/C
src14_reg[11]/C
src14_reg[12]/C
src14_reg[13]/C
src14_reg[14]/C
src14_reg[15]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src14_reg[9]/C
src15_reg[0]/C
src15_reg[10]/C
src15_reg[11]/C
src15_reg[12]/C
src15_reg[13]/C
src15_reg[14]/C
src15_reg[15]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src15_reg[8]/C
src15_reg[9]/C
src1_reg[0]/C
src1_reg[10]/C
src1_reg[11]/C
src1_reg[12]/C
src1_reg[13]/C
src1_reg[14]/C
src1_reg[15]/C
src1_reg[1]/C
src1_reg[2]/C
src1_reg[3]/C
src1_reg[4]/C
src1_reg[5]/C
src1_reg[6]/C
src1_reg[7]/C
src1_reg[8]/C
src1_reg[9]/C
src2_reg[0]/C
src2_reg[10]/C
src2_reg[11]/C
src2_reg[12]/C
src2_reg[13]/C
src2_reg[14]/C
src2_reg[15]/C
src2_reg[1]/C
src2_reg[2]/C
src2_reg[3]/C
src2_reg[4]/C
src2_reg[5]/C
src2_reg[6]/C
src2_reg[7]/C
src2_reg[8]/C
src2_reg[9]/C
src3_reg[0]/C
src3_reg[10]/C
src3_reg[11]/C
src3_reg[12]/C
src3_reg[13]/C
src3_reg[14]/C
src3_reg[15]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src3_reg[4]/C
src3_reg[5]/C
src3_reg[6]/C
src3_reg[7]/C
src3_reg[8]/C
src3_reg[9]/C
src4_reg[0]/C
src4_reg[10]/C
src4_reg[11]/C
src4_reg[12]/C
src4_reg[13]/C
src4_reg[14]/C
src4_reg[15]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src4_reg[5]/C
src4_reg[6]/C
src4_reg[7]/C
src4_reg[8]/C
src4_reg[9]/C
src5_reg[0]/C
src5_reg[10]/C
src5_reg[11]/C
src5_reg[12]/C
src5_reg[13]/C
src5_reg[14]/C
src5_reg[15]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src5_reg[6]/C
src5_reg[7]/C
src5_reg[8]/C
src5_reg[9]/C
src6_reg[0]/C
src6_reg[10]/C
src6_reg[11]/C
src6_reg[12]/C
src6_reg[13]/C
src6_reg[14]/C
src6_reg[15]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src6_reg[7]/C
src6_reg[8]/C
src6_reg[9]/C
src7_reg[0]/C
src7_reg[10]/C
src7_reg[11]/C
src7_reg[12]/C
src7_reg[13]/C
src7_reg[14]/C
src7_reg[15]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src7_reg[8]/C
src7_reg[9]/C
src8_reg[0]/C
src8_reg[10]/C
src8_reg[11]/C
src8_reg[12]/C
src8_reg[13]/C
src8_reg[14]/C
src8_reg[15]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src8_reg[9]/C
src9_reg[0]/C
src9_reg[10]/C
src9_reg[11]/C
src9_reg[12]/C
src9_reg[13]/C
src9_reg[14]/C
src9_reg[15]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (256)
--------------------------------------------------
 There are 256 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src0_reg[10]/D
src0_reg[11]/D
src0_reg[12]/D
src0_reg[13]/D
src0_reg[14]/D
src0_reg[15]/D
src0_reg[1]/D
src0_reg[2]/D
src0_reg[3]/D
src0_reg[4]/D
src0_reg[5]/D
src0_reg[6]/D
src0_reg[7]/D
src0_reg[8]/D
src0_reg[9]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[11]/D
src10_reg[12]/D
src10_reg[13]/D
src10_reg[14]/D
src10_reg[15]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[12]/D
src11_reg[13]/D
src11_reg[14]/D
src11_reg[15]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[13]/D
src12_reg[14]/D
src12_reg[15]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[12]/D
src13_reg[13]/D
src13_reg[14]/D
src13_reg[15]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[10]/D
src14_reg[11]/D
src14_reg[12]/D
src14_reg[13]/D
src14_reg[14]/D
src14_reg[15]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src14_reg[9]/D
src15_reg[0]/D
src15_reg[10]/D
src15_reg[11]/D
src15_reg[12]/D
src15_reg[13]/D
src15_reg[14]/D
src15_reg[15]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src15_reg[8]/D
src15_reg[9]/D
src1_reg[0]/D
src1_reg[10]/D
src1_reg[11]/D
src1_reg[12]/D
src1_reg[13]/D
src1_reg[14]/D
src1_reg[15]/D
src1_reg[1]/D
src1_reg[2]/D
src1_reg[3]/D
src1_reg[4]/D
src1_reg[5]/D
src1_reg[6]/D
src1_reg[7]/D
src1_reg[8]/D
src1_reg[9]/D
src2_reg[0]/D
src2_reg[10]/D
src2_reg[11]/D
src2_reg[12]/D
src2_reg[13]/D
src2_reg[14]/D
src2_reg[15]/D
src2_reg[1]/D
src2_reg[2]/D
src2_reg[3]/D
src2_reg[4]/D
src2_reg[5]/D
src2_reg[6]/D
src2_reg[7]/D
src2_reg[8]/D
src2_reg[9]/D
src3_reg[0]/D
src3_reg[10]/D
src3_reg[11]/D
src3_reg[12]/D
src3_reg[13]/D
src3_reg[14]/D
src3_reg[15]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src3_reg[4]/D
src3_reg[5]/D
src3_reg[6]/D
src3_reg[7]/D
src3_reg[8]/D
src3_reg[9]/D
src4_reg[0]/D
src4_reg[10]/D
src4_reg[11]/D
src4_reg[12]/D
src4_reg[13]/D
src4_reg[14]/D
src4_reg[15]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src4_reg[5]/D
src4_reg[6]/D
src4_reg[7]/D
src4_reg[8]/D
src4_reg[9]/D
src5_reg[0]/D
src5_reg[10]/D
src5_reg[11]/D
src5_reg[12]/D
src5_reg[13]/D
src5_reg[14]/D
src5_reg[15]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src5_reg[6]/D
src5_reg[7]/D
src5_reg[8]/D
src5_reg[9]/D
src6_reg[0]/D
src6_reg[10]/D
src6_reg[11]/D
src6_reg[12]/D
src6_reg[13]/D
src6_reg[14]/D
src6_reg[15]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src6_reg[7]/D
src6_reg[8]/D
src6_reg[9]/D
src7_reg[0]/D
src7_reg[10]/D
src7_reg[11]/D
src7_reg[12]/D
src7_reg[13]/D
src7_reg[14]/D
src7_reg[15]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src7_reg[8]/D
src7_reg[9]/D
src8_reg[0]/D
src8_reg[10]/D
src8_reg[11]/D
src8_reg[12]/D
src8_reg[13]/D
src8_reg[14]/D
src8_reg[15]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src8_reg[9]/D
src9_reg[0]/D
src9_reg[10]/D
src9_reg[11]/D
src9_reg[12]/D
src9_reg[13]/D
src9_reg[14]/D
src9_reg[15]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src1_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  276          inf        0.000                      0                  276           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           276 Endpoints
Min Delay           276 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst14[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.291ns  (logic 4.980ns (53.599%)  route 4.311ns (46.401%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE                         0.000     0.000 r  src1_reg[3]/C
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src1_reg[3]/Q
                         net (fo=5, routed)           0.720     1.113    compressor/chain0_2/lut6_2_inst0/I1
    SLICE_X3Y61                                                       r  compressor/chain0_2/lut6_2_inst0/LUT6/I1
    SLICE_X3Y61          LUT6 (Prop_lut6_I1_O)        0.097     1.210 r  compressor/chain0_2/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.210    compressor/chain0_2/prop[0]
    SLICE_X3Y61                                                       r  compressor/chain0_2/carry4_inst0/S[0]
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     1.617 r  compressor/chain0_2/carry4_inst0/O[2]
                         net (fo=4, routed)           1.169     2.786    compressor/chain1_1/lut6_2_inst2/I1
    SLICE_X6Y60                                                       r  compressor/chain1_1/lut6_2_inst2/LUT6/I1
    SLICE_X6Y60          LUT6 (Prop_lut6_I1_O)        0.230     3.016 r  compressor/chain1_1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.016    compressor/chain1_1/prop[2]
    SLICE_X6Y60                                                       r  compressor/chain1_1/carry4_inst0/S[2]
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     3.302 r  compressor/chain1_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.302    compressor/chain1_1/carryout[3]
    SLICE_X6Y61                                                       r  compressor/chain1_1/carry4_inst1/CI
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.525 r  compressor/chain1_1/carry4_inst1/O[1]
                         net (fo=2, routed)           0.958     4.482    compressor/chain2_0/dst[5]
    SLICE_X4Y61                                                       r  compressor/chain2_0/lut2_prop5/I1
    SLICE_X4Y61          LUT2 (Prop_lut2_I1_O)        0.216     4.698 r  compressor/chain2_0/lut2_prop5/O
                         net (fo=1, routed)           0.000     4.698    compressor/chain2_0/prop[5]
    SLICE_X4Y61                                                       r  compressor/chain2_0/carry4_inst1/S[1]
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.110 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.110    compressor/chain2_0/carryout[7]
    SLICE_X4Y62                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.199 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.199    compressor/chain2_0/carryout[11]
    SLICE_X4Y63                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.429 r  compressor/chain2_0/carry4_inst3/O[1]
                         net (fo=1, routed)           1.465     6.894    dst14_OBUF[0]
    U14                                                               r  dst14_OBUF[0]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         2.397     9.291 r  dst14_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.291    dst14[0]
    U14                                                               r  dst14[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst18[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.287ns  (logic 5.095ns (54.859%)  route 4.192ns (45.141%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE                         0.000     0.000 r  src1_reg[3]/C
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src1_reg[3]/Q
                         net (fo=5, routed)           0.720     1.113    compressor/chain0_2/lut6_2_inst0/I1
    SLICE_X3Y61                                                       r  compressor/chain0_2/lut6_2_inst0/LUT6/I1
    SLICE_X3Y61          LUT6 (Prop_lut6_I1_O)        0.097     1.210 r  compressor/chain0_2/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.210    compressor/chain0_2/prop[0]
    SLICE_X3Y61                                                       r  compressor/chain0_2/carry4_inst0/S[0]
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     1.617 r  compressor/chain0_2/carry4_inst0/O[2]
                         net (fo=4, routed)           1.169     2.786    compressor/chain1_1/lut6_2_inst2/I1
    SLICE_X6Y60                                                       r  compressor/chain1_1/lut6_2_inst2/LUT6/I1
    SLICE_X6Y60          LUT6 (Prop_lut6_I1_O)        0.230     3.016 r  compressor/chain1_1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.016    compressor/chain1_1/prop[2]
    SLICE_X6Y60                                                       r  compressor/chain1_1/carry4_inst0/S[2]
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     3.302 r  compressor/chain1_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.302    compressor/chain1_1/carryout[3]
    SLICE_X6Y61                                                       r  compressor/chain1_1/carry4_inst1/CI
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.525 r  compressor/chain1_1/carry4_inst1/O[1]
                         net (fo=2, routed)           0.958     4.482    compressor/chain2_0/dst[5]
    SLICE_X4Y61                                                       r  compressor/chain2_0/lut2_prop5/I1
    SLICE_X4Y61          LUT2 (Prop_lut2_I1_O)        0.216     4.698 r  compressor/chain2_0/lut2_prop5/O
                         net (fo=1, routed)           0.000     4.698    compressor/chain2_0/prop[5]
    SLICE_X4Y61                                                       r  compressor/chain2_0/carry4_inst1/S[1]
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.110 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.110    compressor/chain2_0/carryout[7]
    SLICE_X4Y62                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.199 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.199    compressor/chain2_0/carryout[11]
    SLICE_X4Y63                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.288 r  compressor/chain2_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.288    compressor/chain2_0/carryout[15]
    SLICE_X4Y64                                                       r  compressor/chain2_0/carry4_inst4/CI
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.518 r  compressor/chain2_0/carry4_inst4/O[1]
                         net (fo=1, routed)           1.346     6.864    dst18_OBUF[0]
    U12                                                               r  dst18_OBUF[0]_inst/I
    U12                  OBUF (Prop_obuf_I_O)         2.423     9.287 r  dst18_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.287    dst18[0]
    U12                                                               r  dst18[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst10[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.265ns  (logic 4.913ns (53.025%)  route 4.352ns (46.975%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE                         0.000     0.000 r  src1_reg[3]/C
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src1_reg[3]/Q
                         net (fo=5, routed)           0.720     1.113    compressor/chain0_2/lut6_2_inst0/I1
    SLICE_X3Y61                                                       r  compressor/chain0_2/lut6_2_inst0/LUT6/I1
    SLICE_X3Y61          LUT6 (Prop_lut6_I1_O)        0.097     1.210 r  compressor/chain0_2/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.210    compressor/chain0_2/prop[0]
    SLICE_X3Y61                                                       r  compressor/chain0_2/carry4_inst0/S[0]
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     1.617 r  compressor/chain0_2/carry4_inst0/O[2]
                         net (fo=4, routed)           1.169     2.786    compressor/chain1_1/lut6_2_inst2/I1
    SLICE_X6Y60                                                       r  compressor/chain1_1/lut6_2_inst2/LUT6/I1
    SLICE_X6Y60          LUT6 (Prop_lut6_I1_O)        0.230     3.016 r  compressor/chain1_1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.016    compressor/chain1_1/prop[2]
    SLICE_X6Y60                                                       r  compressor/chain1_1/carry4_inst0/S[2]
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     3.302 r  compressor/chain1_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.302    compressor/chain1_1/carryout[3]
    SLICE_X6Y61                                                       r  compressor/chain1_1/carry4_inst1/CI
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.525 r  compressor/chain1_1/carry4_inst1/O[1]
                         net (fo=2, routed)           0.958     4.482    compressor/chain2_0/dst[5]
    SLICE_X4Y61                                                       r  compressor/chain2_0/lut2_prop5/I1
    SLICE_X4Y61          LUT2 (Prop_lut2_I1_O)        0.216     4.698 r  compressor/chain2_0/lut2_prop5/O
                         net (fo=1, routed)           0.000     4.698    compressor/chain2_0/prop[5]
    SLICE_X4Y61                                                       r  compressor/chain2_0/carry4_inst1/S[1]
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.110 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.110    compressor/chain2_0/carryout[7]
    SLICE_X4Y62                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.340 r  compressor/chain2_0/carry4_inst2/O[1]
                         net (fo=1, routed)           1.506     6.846    dst10_OBUF[0]
    T9                                                                r  dst10_OBUF[0]_inst/I
    T9                   OBUF (Prop_obuf_I_O)         2.419     9.265 r  dst10_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.265    dst10[0]
    T9                                                                r  dst10[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst19[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.233ns  (logic 5.037ns (54.558%)  route 4.195ns (45.442%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE                         0.000     0.000 r  src1_reg[3]/C
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src1_reg[3]/Q
                         net (fo=5, routed)           0.720     1.113    compressor/chain0_2/lut6_2_inst0/I1
    SLICE_X3Y61                                                       r  compressor/chain0_2/lut6_2_inst0/LUT6/I1
    SLICE_X3Y61          LUT6 (Prop_lut6_I1_O)        0.097     1.210 r  compressor/chain0_2/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.210    compressor/chain0_2/prop[0]
    SLICE_X3Y61                                                       r  compressor/chain0_2/carry4_inst0/S[0]
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     1.617 r  compressor/chain0_2/carry4_inst0/O[2]
                         net (fo=4, routed)           1.169     2.786    compressor/chain1_1/lut6_2_inst2/I1
    SLICE_X6Y60                                                       r  compressor/chain1_1/lut6_2_inst2/LUT6/I1
    SLICE_X6Y60          LUT6 (Prop_lut6_I1_O)        0.230     3.016 r  compressor/chain1_1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.016    compressor/chain1_1/prop[2]
    SLICE_X6Y60                                                       r  compressor/chain1_1/carry4_inst0/S[2]
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     3.302 r  compressor/chain1_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.302    compressor/chain1_1/carryout[3]
    SLICE_X6Y61                                                       r  compressor/chain1_1/carry4_inst1/CI
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.525 r  compressor/chain1_1/carry4_inst1/O[1]
                         net (fo=2, routed)           0.958     4.482    compressor/chain2_0/dst[5]
    SLICE_X4Y61                                                       r  compressor/chain2_0/lut2_prop5/I1
    SLICE_X4Y61          LUT2 (Prop_lut2_I1_O)        0.216     4.698 r  compressor/chain2_0/lut2_prop5/O
                         net (fo=1, routed)           0.000     4.698    compressor/chain2_0/prop[5]
    SLICE_X4Y61                                                       r  compressor/chain2_0/carry4_inst1/S[1]
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.110 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.110    compressor/chain2_0/carryout[7]
    SLICE_X4Y62                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.199 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.199    compressor/chain2_0/carryout[11]
    SLICE_X4Y63                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.288 r  compressor/chain2_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.288    compressor/chain2_0/carryout[15]
    SLICE_X4Y64                                                       r  compressor/chain2_0/carry4_inst4/CI
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.469 r  compressor/chain2_0/carry4_inst4/O[2]
                         net (fo=1, routed)           1.349     6.818    dst19_OBUF[0]
    U11                                                               r  dst19_OBUF[0]_inst/I
    U11                  OBUF (Prop_obuf_I_O)         2.414     9.233 r  dst19_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.233    dst19[0]
    U11                                                               r  dst19[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst16[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.229ns  (logic 5.019ns (54.388%)  route 4.209ns (45.612%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE                         0.000     0.000 r  src1_reg[3]/C
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src1_reg[3]/Q
                         net (fo=5, routed)           0.720     1.113    compressor/chain0_2/lut6_2_inst0/I1
    SLICE_X3Y61                                                       r  compressor/chain0_2/lut6_2_inst0/LUT6/I1
    SLICE_X3Y61          LUT6 (Prop_lut6_I1_O)        0.097     1.210 r  compressor/chain0_2/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.210    compressor/chain0_2/prop[0]
    SLICE_X3Y61                                                       r  compressor/chain0_2/carry4_inst0/S[0]
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     1.617 r  compressor/chain0_2/carry4_inst0/O[2]
                         net (fo=4, routed)           1.169     2.786    compressor/chain1_1/lut6_2_inst2/I1
    SLICE_X6Y60                                                       r  compressor/chain1_1/lut6_2_inst2/LUT6/I1
    SLICE_X6Y60          LUT6 (Prop_lut6_I1_O)        0.230     3.016 r  compressor/chain1_1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.016    compressor/chain1_1/prop[2]
    SLICE_X6Y60                                                       r  compressor/chain1_1/carry4_inst0/S[2]
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     3.302 r  compressor/chain1_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.302    compressor/chain1_1/carryout[3]
    SLICE_X6Y61                                                       r  compressor/chain1_1/carry4_inst1/CI
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.525 r  compressor/chain1_1/carry4_inst1/O[1]
                         net (fo=2, routed)           0.958     4.482    compressor/chain2_0/dst[5]
    SLICE_X4Y61                                                       r  compressor/chain2_0/lut2_prop5/I1
    SLICE_X4Y61          LUT2 (Prop_lut2_I1_O)        0.216     4.698 r  compressor/chain2_0/lut2_prop5/O
                         net (fo=1, routed)           0.000     4.698    compressor/chain2_0/prop[5]
    SLICE_X4Y61                                                       r  compressor/chain2_0/carry4_inst1/S[1]
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.110 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.110    compressor/chain2_0/carryout[7]
    SLICE_X4Y62                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.199 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.199    compressor/chain2_0/carryout[11]
    SLICE_X4Y63                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.433 r  compressor/chain2_0/carry4_inst3/O[3]
                         net (fo=1, routed)           1.363     6.796    dst16_OBUF[0]
    V10                                                               r  dst16_OBUF[0]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.432     9.229 r  dst16_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.229    dst16[0]
    V10                                                               r  dst16[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst17[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.204ns  (logic 5.015ns (54.485%)  route 4.189ns (45.515%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE                         0.000     0.000 r  src1_reg[3]/C
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src1_reg[3]/Q
                         net (fo=5, routed)           0.720     1.113    compressor/chain0_2/lut6_2_inst0/I1
    SLICE_X3Y61                                                       r  compressor/chain0_2/lut6_2_inst0/LUT6/I1
    SLICE_X3Y61          LUT6 (Prop_lut6_I1_O)        0.097     1.210 r  compressor/chain0_2/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.210    compressor/chain0_2/prop[0]
    SLICE_X3Y61                                                       r  compressor/chain0_2/carry4_inst0/S[0]
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     1.617 r  compressor/chain0_2/carry4_inst0/O[2]
                         net (fo=4, routed)           1.169     2.786    compressor/chain1_1/lut6_2_inst2/I1
    SLICE_X6Y60                                                       r  compressor/chain1_1/lut6_2_inst2/LUT6/I1
    SLICE_X6Y60          LUT6 (Prop_lut6_I1_O)        0.230     3.016 r  compressor/chain1_1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.016    compressor/chain1_1/prop[2]
    SLICE_X6Y60                                                       r  compressor/chain1_1/carry4_inst0/S[2]
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     3.302 r  compressor/chain1_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.302    compressor/chain1_1/carryout[3]
    SLICE_X6Y61                                                       r  compressor/chain1_1/carry4_inst1/CI
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.525 r  compressor/chain1_1/carry4_inst1/O[1]
                         net (fo=2, routed)           0.958     4.482    compressor/chain2_0/dst[5]
    SLICE_X4Y61                                                       r  compressor/chain2_0/lut2_prop5/I1
    SLICE_X4Y61          LUT2 (Prop_lut2_I1_O)        0.216     4.698 r  compressor/chain2_0/lut2_prop5/O
                         net (fo=1, routed)           0.000     4.698    compressor/chain2_0/prop[5]
    SLICE_X4Y61                                                       r  compressor/chain2_0/carry4_inst1/S[1]
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.110 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.110    compressor/chain2_0/carryout[7]
    SLICE_X4Y62                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.199 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.199    compressor/chain2_0/carryout[11]
    SLICE_X4Y63                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.288 r  compressor/chain2_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.288    compressor/chain2_0/carryout[15]
    SLICE_X4Y64                                                       r  compressor/chain2_0/carry4_inst4/CI
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.447 r  compressor/chain2_0/carry4_inst4/O[0]
                         net (fo=1, routed)           1.343     6.790    dst17_OBUF[0]
    V12                                                               r  dst17_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.414     9.204 r  dst17_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.204    dst17[0]
    V12                                                               r  dst17[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst11[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.201ns  (logic 4.848ns (52.685%)  route 4.354ns (47.315%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE                         0.000     0.000 r  src1_reg[3]/C
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src1_reg[3]/Q
                         net (fo=5, routed)           0.720     1.113    compressor/chain0_2/lut6_2_inst0/I1
    SLICE_X3Y61                                                       r  compressor/chain0_2/lut6_2_inst0/LUT6/I1
    SLICE_X3Y61          LUT6 (Prop_lut6_I1_O)        0.097     1.210 r  compressor/chain0_2/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.210    compressor/chain0_2/prop[0]
    SLICE_X3Y61                                                       r  compressor/chain0_2/carry4_inst0/S[0]
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     1.617 r  compressor/chain0_2/carry4_inst0/O[2]
                         net (fo=4, routed)           1.169     2.786    compressor/chain1_1/lut6_2_inst2/I1
    SLICE_X6Y60                                                       r  compressor/chain1_1/lut6_2_inst2/LUT6/I1
    SLICE_X6Y60          LUT6 (Prop_lut6_I1_O)        0.230     3.016 r  compressor/chain1_1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.016    compressor/chain1_1/prop[2]
    SLICE_X6Y60                                                       r  compressor/chain1_1/carry4_inst0/S[2]
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     3.302 r  compressor/chain1_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.302    compressor/chain1_1/carryout[3]
    SLICE_X6Y61                                                       r  compressor/chain1_1/carry4_inst1/CI
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.525 r  compressor/chain1_1/carry4_inst1/O[1]
                         net (fo=2, routed)           0.958     4.482    compressor/chain2_0/dst[5]
    SLICE_X4Y61                                                       r  compressor/chain2_0/lut2_prop5/I1
    SLICE_X4Y61          LUT2 (Prop_lut2_I1_O)        0.216     4.698 r  compressor/chain2_0/lut2_prop5/O
                         net (fo=1, routed)           0.000     4.698    compressor/chain2_0/prop[5]
    SLICE_X4Y61                                                       r  compressor/chain2_0/carry4_inst1/S[1]
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.110 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.110    compressor/chain2_0/carryout[7]
    SLICE_X4Y62                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.291 r  compressor/chain2_0/carry4_inst2/O[2]
                         net (fo=1, routed)           1.507     6.799    dst11_OBUF[0]
    U13                                                               r  dst11_OBUF[0]_inst/I
    U13                  OBUF (Prop_obuf_I_O)         2.403     9.201 r  dst11_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.201    dst11[0]
    U13                                                               r  dst11[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst15[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.163ns  (logic 4.952ns (54.050%)  route 4.210ns (45.950%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE                         0.000     0.000 r  src1_reg[3]/C
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src1_reg[3]/Q
                         net (fo=5, routed)           0.720     1.113    compressor/chain0_2/lut6_2_inst0/I1
    SLICE_X3Y61                                                       r  compressor/chain0_2/lut6_2_inst0/LUT6/I1
    SLICE_X3Y61          LUT6 (Prop_lut6_I1_O)        0.097     1.210 r  compressor/chain0_2/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.210    compressor/chain0_2/prop[0]
    SLICE_X3Y61                                                       r  compressor/chain0_2/carry4_inst0/S[0]
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     1.617 r  compressor/chain0_2/carry4_inst0/O[2]
                         net (fo=4, routed)           1.169     2.786    compressor/chain1_1/lut6_2_inst2/I1
    SLICE_X6Y60                                                       r  compressor/chain1_1/lut6_2_inst2/LUT6/I1
    SLICE_X6Y60          LUT6 (Prop_lut6_I1_O)        0.230     3.016 r  compressor/chain1_1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.016    compressor/chain1_1/prop[2]
    SLICE_X6Y60                                                       r  compressor/chain1_1/carry4_inst0/S[2]
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     3.302 r  compressor/chain1_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.302    compressor/chain1_1/carryout[3]
    SLICE_X6Y61                                                       r  compressor/chain1_1/carry4_inst1/CI
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.525 r  compressor/chain1_1/carry4_inst1/O[1]
                         net (fo=2, routed)           0.958     4.482    compressor/chain2_0/dst[5]
    SLICE_X4Y61                                                       r  compressor/chain2_0/lut2_prop5/I1
    SLICE_X4Y61          LUT2 (Prop_lut2_I1_O)        0.216     4.698 r  compressor/chain2_0/lut2_prop5/O
                         net (fo=1, routed)           0.000     4.698    compressor/chain2_0/prop[5]
    SLICE_X4Y61                                                       r  compressor/chain2_0/carry4_inst1/S[1]
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.110 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.110    compressor/chain2_0/carryout[7]
    SLICE_X4Y62                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.199 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.199    compressor/chain2_0/carryout[11]
    SLICE_X4Y63                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.380 r  compressor/chain2_0/carry4_inst3/O[2]
                         net (fo=1, routed)           1.364     6.744    dst15_OBUF[0]
    V11                                                               r  dst15_OBUF[0]_inst/I
    V11                  OBUF (Prop_obuf_I_O)         2.418     9.163 r  dst15_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.163    dst15[0]
    V11                                                               r  dst15[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst13[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.138ns  (logic 4.910ns (53.727%)  route 4.228ns (46.273%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE                         0.000     0.000 r  src1_reg[3]/C
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src1_reg[3]/Q
                         net (fo=5, routed)           0.720     1.113    compressor/chain0_2/lut6_2_inst0/I1
    SLICE_X3Y61                                                       r  compressor/chain0_2/lut6_2_inst0/LUT6/I1
    SLICE_X3Y61          LUT6 (Prop_lut6_I1_O)        0.097     1.210 r  compressor/chain0_2/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.210    compressor/chain0_2/prop[0]
    SLICE_X3Y61                                                       r  compressor/chain0_2/carry4_inst0/S[0]
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     1.617 r  compressor/chain0_2/carry4_inst0/O[2]
                         net (fo=4, routed)           1.169     2.786    compressor/chain1_1/lut6_2_inst2/I1
    SLICE_X6Y60                                                       r  compressor/chain1_1/lut6_2_inst2/LUT6/I1
    SLICE_X6Y60          LUT6 (Prop_lut6_I1_O)        0.230     3.016 r  compressor/chain1_1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.016    compressor/chain1_1/prop[2]
    SLICE_X6Y60                                                       r  compressor/chain1_1/carry4_inst0/S[2]
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     3.302 r  compressor/chain1_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.302    compressor/chain1_1/carryout[3]
    SLICE_X6Y61                                                       r  compressor/chain1_1/carry4_inst1/CI
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.525 r  compressor/chain1_1/carry4_inst1/O[1]
                         net (fo=2, routed)           0.958     4.482    compressor/chain2_0/dst[5]
    SLICE_X4Y61                                                       r  compressor/chain2_0/lut2_prop5/I1
    SLICE_X4Y61          LUT2 (Prop_lut2_I1_O)        0.216     4.698 r  compressor/chain2_0/lut2_prop5/O
                         net (fo=1, routed)           0.000     4.698    compressor/chain2_0/prop[5]
    SLICE_X4Y61                                                       r  compressor/chain2_0/carry4_inst1/S[1]
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.110 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.110    compressor/chain2_0/carryout[7]
    SLICE_X4Y62                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.199 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.199    compressor/chain2_0/carryout[11]
    SLICE_X4Y63                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.358 r  compressor/chain2_0/carry4_inst3/O[0]
                         net (fo=1, routed)           1.382     6.740    dst13_OBUF[0]
    V14                                                               r  dst13_OBUF[0]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         2.398     9.138 r  dst13_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.138    dst13[0]
    V14                                                               r  dst13[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst12[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.121ns  (logic 4.908ns (53.816%)  route 4.212ns (46.184%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE                         0.000     0.000 r  src1_reg[3]/C
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src1_reg[3]/Q
                         net (fo=5, routed)           0.720     1.113    compressor/chain0_2/lut6_2_inst0/I1
    SLICE_X3Y61                                                       r  compressor/chain0_2/lut6_2_inst0/LUT6/I1
    SLICE_X3Y61          LUT6 (Prop_lut6_I1_O)        0.097     1.210 r  compressor/chain0_2/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.210    compressor/chain0_2/prop[0]
    SLICE_X3Y61                                                       r  compressor/chain0_2/carry4_inst0/S[0]
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     1.617 r  compressor/chain0_2/carry4_inst0/O[2]
                         net (fo=4, routed)           1.169     2.786    compressor/chain1_1/lut6_2_inst2/I1
    SLICE_X6Y60                                                       r  compressor/chain1_1/lut6_2_inst2/LUT6/I1
    SLICE_X6Y60          LUT6 (Prop_lut6_I1_O)        0.230     3.016 r  compressor/chain1_1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.016    compressor/chain1_1/prop[2]
    SLICE_X6Y60                                                       r  compressor/chain1_1/carry4_inst0/S[2]
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     3.302 r  compressor/chain1_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.302    compressor/chain1_1/carryout[3]
    SLICE_X6Y61                                                       r  compressor/chain1_1/carry4_inst1/CI
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.525 r  compressor/chain1_1/carry4_inst1/O[1]
                         net (fo=2, routed)           0.958     4.482    compressor/chain2_0/dst[5]
    SLICE_X4Y61                                                       r  compressor/chain2_0/lut2_prop5/I1
    SLICE_X4Y61          LUT2 (Prop_lut2_I1_O)        0.216     4.698 r  compressor/chain2_0/lut2_prop5/O
                         net (fo=1, routed)           0.000     4.698    compressor/chain2_0/prop[5]
    SLICE_X4Y61                                                       r  compressor/chain2_0/carry4_inst1/S[1]
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.110 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.110    compressor/chain2_0/carryout[7]
    SLICE_X4Y62                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.344 r  compressor/chain2_0/carry4_inst2/O[3]
                         net (fo=1, routed)           1.366     6.710    dst12_OBUF[0]
    T13                                                               r  dst12_OBUF[0]_inst/I
    T13                  OBUF (Prop_obuf_I_O)         2.410     9.121 r  dst12_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.121    dst12[0]
    T13                                                               r  dst12[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src12_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src12_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.128ns (65.205%)  route 0.068ns (34.795%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDRE                         0.000     0.000 r  src12_reg[9]/C
    SLICE_X7Y64          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src12_reg[9]/Q
                         net (fo=5, routed)           0.068     0.196    src12[9]
    SLICE_X6Y64          FDRE                                         r  src12_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src5_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.225ns  (logic 0.164ns (72.788%)  route 0.061ns (27.212%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE                         0.000     0.000 r  src5_reg[12]/C
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  src5_reg[12]/Q
                         net (fo=2, routed)           0.061     0.225    src5[12]
    SLICE_X9Y61          FDRE                                         r  src5_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.235ns  (logic 0.128ns (54.507%)  route 0.107ns (45.493%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE                         0.000     0.000 r  src9_reg[3]/C
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src9_reg[3]/Q
                         net (fo=5, routed)           0.107     0.235    src9[3]
    SLICE_X3Y63          FDRE                                         r  src9_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src14_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src14_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.141ns (57.866%)  route 0.103ns (42.134%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDRE                         0.000     0.000 r  src14_reg[7]/C
    SLICE_X5Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src14_reg[7]/Q
                         net (fo=7, routed)           0.103     0.244    src14[7]
    SLICE_X7Y65          FDRE                                         r  src14_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.128ns (51.347%)  route 0.121ns (48.653%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE                         0.000     0.000 r  src9_reg[11]/C
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src9_reg[11]/Q
                         net (fo=5, routed)           0.121     0.249    src9[11]
    SLICE_X9Y62          FDRE                                         r  src9_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src3_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.270%)  route 0.110ns (43.730%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE                         0.000     0.000 r  src3_reg[3]/C
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src3_reg[3]/Q
                         net (fo=5, routed)           0.110     0.251    src3[3]
    SLICE_X3Y60          FDRE                                         r  src3_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src14_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src14_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.253%)  route 0.110ns (43.747%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE                         0.000     0.000 r  src14_reg[5]/C
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src14_reg[5]/Q
                         net (fo=5, routed)           0.110     0.251    src14[5]
    SLICE_X2Y65          FDRE                                         r  src14_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.128ns (51.056%)  route 0.123ns (48.944%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE                         0.000     0.000 r  src9_reg[2]/C
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src9_reg[2]/Q
                         net (fo=5, routed)           0.123     0.251    src9[2]
    SLICE_X0Y64          FDRE                                         r  src9_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src10_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.993%)  route 0.111ns (44.007%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE                         0.000     0.000 r  src10_reg[10]/C
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src10_reg[10]/Q
                         net (fo=5, routed)           0.111     0.252    src10[10]
    SLICE_X6Y64          FDRE                                         r  src10_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src5_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.883%)  route 0.111ns (44.117%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE                         0.000     0.000 r  src5_reg[13]/C
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src5_reg[13]/Q
                         net (fo=5, routed)           0.111     0.252    src5[13]
    SLICE_X9Y61          FDRE                                         r  src5_reg[14]/D
  -------------------------------------------------------------------    -------------------





