Analysis & Elaboration report for proyecto2Arqui2
Thu Sep 19 07:15:41 2024
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: Top-level Entity: |data_memory_test
  5. Parameter Settings for User Entity Instance: data_memory:dut
  6. Analysis & Elaboration Settings
  7. Port Connectivity Checks: "data_memory:dut"
  8. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                 ;
+-------------------------------+------------------------------------------------+
; Analysis & Elaboration Status ; Successful - Thu Sep 19 07:15:41 2024          ;
; Quartus Prime Version         ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                 ; proyecto2Arqui2                                ;
; Top-level Entity Name         ; data_memory_test                               ;
; Family                        ; Cyclone V                                      ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                      ;
; Total registers               ; N/A until Partition Merge                      ;
; Total pins                    ; N/A until Partition Merge                      ;
; Total virtual pins            ; N/A until Partition Merge                      ;
; Total block memory bits       ; N/A until Partition Merge                      ;
; Total PLLs                    ; N/A until Partition Merge                      ;
; Total DLLs                    ; N/A until Partition Merge                      ;
+-------------------------------+------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |data_memory_test ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; dataSize       ; 32    ; Signed Integer                                          ;
; addressingSize ; 32    ; Signed Integer                                          ;
; memorySize     ; 10020 ; Signed Integer                                          ;
; vecSize        ; 1     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_memory:dut ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; dataSize       ; 32    ; Signed Integer                      ;
; addressingSize ; 32    ; Signed Integer                      ;
; memorySize     ; 10020 ; Signed Integer                      ;
; vecSize        ; 1     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; data_memory_test   ; proyecto2Arqui2    ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_memory:dut"                                                                                       ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                             ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; write_enable            ; Input  ; Info     ; Stuck at GND                                                                        ;
; DataAdr                 ; Input  ; Info     ; Stuck at GND                                                                        ;
; toWrite_data[0][31..30] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; toWrite_data[0][28..25] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; toWrite_data[0][19..18] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; toWrite_data[0][16..15] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; toWrite_data[0][13..9]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; toWrite_data[0][7..5]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; toWrite_data[0][3..0]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; toWrite_data[0][29]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; toWrite_data[0][24]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; toWrite_data[0][23]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; toWrite_data[0][22]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; toWrite_data[0][21]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; toWrite_data[0][20]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; toWrite_data[0][17]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; toWrite_data[0][14]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; toWrite_data[0][8]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; toWrite_data[0][4]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; read_data               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Thu Sep 19 07:15:22 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off proyecto2Arqui2 -c proyecto2Arqui2 --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file writebackstage/writeback.sv
    Info (12023): Found entity 1: writeback File: C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/top.sv
    Info (12023): Found entity 1: top File: C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/processor/top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/processor.sv
    Info (12023): Found entity 1: processor File: C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/processor/processor.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory/instruction_memory.sv
    Info (12023): Found entity 1: instructionMemoryory File: C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/memory/instruction_memory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory/data_memory.sv
    Info (12023): Found entity 1: data_memory File: C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/memory/data_memory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file executestage/execute.sv
    Info (12023): Found entity 1: execute File: C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/executeStage/execute.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file executestage/alu.sv
    Info (12023): Found entity 1: alu File: C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/executeStage/alu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fetchstage/fetch.sv
    Info (12023): Found entity 1: fetch File: C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/fetchStage/fetch.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoderstage/registerfiles/vector_reg_file.sv
    Info (12023): Found entity 1: vector_reg_file File: C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/decoderStage/registerFiles/vector_reg_file.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoderstage/registerfiles/scalar_reg_file.sv
    Info (12023): Found entity 1: scalar_reg_file File: C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/decoderStage/registerFiles/scalar_reg_file.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoderstage/registerfiles/reg_file.sv
    Info (12023): Found entity 1: reg_file File: C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/decoderStage/registerFiles/reg_file.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoderstage/decoder.sv
    Info (12023): Found entity 1: decoder File: C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/decoderStage/decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file common/vector_extender.sv
    Info (12023): Found entity 1: vector_extender File: C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/common/vector_extender.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file common/register_en.sv
    Info (12023): Found entity 1: register_en File: C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/common/register_en.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file common/register.sv
    Info (12023): Found entity 1: register File: C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/common/register.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file common/pipe_vect.sv
    Info (12023): Found entity 1: pipe_vect File: C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/common/pipe_vect.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file common/pipe.sv
    Info (12023): Found entity 1: pipe File: C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/common/pipe.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file common/logic_decoder.sv
    Info (12023): Found entity 1: logic_decoder File: C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/common/logic_decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/vecregfile_test.sv
    Info (12023): Found entity 1: vecRegFile_test File: C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/testbenches/vecRegFile_test.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/top_test.sv
    Info (12023): Found entity 1: top_test File: C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/testbenches/top_test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/processor_test.sv
    Info (12023): Found entity 1: processor_test File: C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/testbenches/processor_test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/stage_writeback_test.sv
    Info (12023): Found entity 1: stage_writeback_test File: C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/testbenches/stage_writeback_test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/stage_execute_test.sv
    Info (12023): Found entity 1: stage_execute_test File: C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/testbenches/stage_execute_test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/scalarregfile_test.sv
    Info (12023): Found entity 1: scalarRegFile_test File: C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/testbenches/scalarRegFile_test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/regfile_test.sv
    Info (12023): Found entity 1: regFile_test File: C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/testbenches/regFile_test.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/stage_fetch_test.sv
    Info (12023): Found entity 1: stage_fetch_test File: C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/testbenches/stage_fetch_test.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/stage_decoder_test.sv
    Info (12023): Found entity 1: stage_decoder_test File: C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/testbenches/stage_decoder_test.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/alu_test.sv
    Info (12023): Found entity 1: alu_test File: C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/testbenches/alu_test.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/data_memory_test.sv
    Info (12023): Found entity 1: data_memory_test File: C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/testbenches/data_memory_test.sv Line: 1
Warning (10222): Verilog HDL Parameter Declaration warning at data_memory.sv(12): Parameter Declaration in module "data_memory" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/memory/data_memory.sv Line: 12
Warning (10222): Verilog HDL Parameter Declaration warning at data_memory.sv(13): Parameter Declaration in module "data_memory" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/memory/data_memory.sv Line: 13
Info (12127): Elaborating entity "data_memory_test" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at data_memory_test.sv(8): object "DataAdr" assigned a value but never read File: C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/testbenches/data_memory_test.sv Line: 8
Warning (10755): Verilog HDL warning at data_memory_test.sv(20): assignments to clk create a combinational loop File: C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/testbenches/data_memory_test.sv Line: 20
Info (10648): Verilog HDL Display System Task info at data_memory_test.sv(25): Starting data_mem_testbench simulation... File: C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/testbenches/data_memory_test.sv Line: 25
Info (10648): Verilog HDL Display System Task info at data_memory_test.sv(36): Read data: 00000000 File: C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/testbenches/data_memory_test.sv Line: 36
Info (10648): Verilog HDL Display System Task info at data_memory_test.sv(47): Read data: 00000000 File: C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/testbenches/data_memory_test.sv Line: 47
Info (10648): Verilog HDL Display System Task info at data_memory_test.sv(52): Ending imem_tb simulation. File: C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/testbenches/data_memory_test.sv Line: 52
Warning (10175): Verilog HDL warning at data_memory_test.sv(53): ignoring unsupported system task File: C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/testbenches/data_memory_test.sv Line: 53
Info (12128): Elaborating entity "data_memory" for hierarchy "data_memory:dut" File: C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/testbenches/data_memory_test.sv Line: 17
Warning (10850): Verilog HDL warning at data_memory.sv(18): number of words (10000) in memory file does not match the number of elements in the address range [0:10019] File: C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/memory/data_memory.sv Line: 18
Warning (10855): Verilog HDL warning at data_memory.sv(17): initial value for variable RAM should be constant File: C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/memory/data_memory.sv Line: 17
Warning (10175): Verilog HDL warning at data_memory.sv(42): ignoring unsupported system task File: C:/Users/FabianCrawford/Documents/proyectoArquiII/FabianCrawford/SIMDProcessor/proyecto2Arqui2/memory/data_memory.sv Line: 42
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 5644 megabytes
    Info: Processing ended: Thu Sep 19 07:15:41 2024
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:15


