set verilog_files {\
	xtea.v\
}

set clk clock

set top_des_name xtea

set dont_touch_module_name TSC
