---
title: Multiplexers
description: Simple implementation of multiplexers in Verilog.
pubDate: 09-06-23
tags:
	- labs/3rd-sem
---

## Verilog Code

```verilog
module multiplexer(w0, w1, s, f);
    input w0, w1, s;
    output f;
    reg f;
    always @(w0 or w1 or s)
    f = s ? w1 : w0;
endmodule
```

## Waveform

![Untitled](https://prod-files-secure.s3.us-west-2.amazonaws.com/da3a4f3a-a694-4c1d-bcb4-b25d50a7db8e/ce98d308-7be3-4a8b-9dfc-27075a7b1056/Untitled.png)

## Schematic

![Untitled](https://prod-files-secure.s3.us-west-2.amazonaws.com/da3a4f3a-a694-4c1d-bcb4-b25d50a7db8e/4a52e030-e4fa-47bf-a19a-77467e26f2a3/Untitled.png)
