<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - lab2_proc/ProcFLMultiCycle.v</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="title">LCOV - code coverage report</td></tr>
            <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

            <tr>
              <td width="100%">
                <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="10%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">lab2_proc</a> - ProcFLMultiCycle.v<span style="font-size: 80%;"> (source / <a href="ProcFLMultiCycle.v.func-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="5%"></td>
            <td width="5%" class="headerCovTableHead">Coverage</td>
            <td width="5%" class="headerCovTableHead" title="Covered + Uncovered code">Total</td>
            <td width="5%" class="headerCovTableHead" title="Exercised code only">Hit</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntryMed">76.8&nbsp;%</td>
            <td class="headerCovTableEntry">241</td>
            <td class="headerCovTableEntry">185</td>
          </tr>
          <tr>
            <td class="headerItem">Test Date:</td>
            <td class="headerValue">2023-10-17 14:36:14</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntryHi">-</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
          </tr>
                  <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
                </table>
              </td>
            </tr>

            <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
          </table>

          <table cellpadding=0 cellspacing=0 border=0>
            <tr>
              <td><br></td>
            </tr>
            <tr>
              <td>
<pre class="sourceHeading">            Line data    Source code</pre>
<pre class="source">
<span id="L1"><span class="lineNum">       1</span>              : `ifndef LAB2_PROC_PROC_BASE_V</span>
<span id="L2"><span class="lineNum">       2</span>              : `define LAB2_PROC_PROC_BASE_V</span>
<span id="L3"><span class="lineNum">       3</span>              : </span>
<span id="L4"><span class="lineNum">       4</span>              : `include &quot;vc/mem-msgs.v&quot;</span>
<span id="L5"><span class="lineNum">       5</span>              : `include &quot;vc/queues.v&quot;</span>
<span id="L6"><span class="lineNum">       6</span>              : `include &quot;vc/trace.v&quot;</span>
<span id="L7"><span class="lineNum">       7</span>              : </span>
<span id="L8"><span class="lineNum">       8</span>              : `include &quot;tinyrv2_encoding.v&quot;</span>
<span id="L9"><span class="lineNum">       9</span>              : </span>
<span id="L10"><span class="lineNum">      10</span>              : </span>
<span id="L11"><span class="lineNum">      11</span>              : module lab2_proc_ProcFLMultiCycle</span>
<span id="L12"><span class="lineNum">      12</span>              : #(</span>
<span id="L13"><span class="lineNum">      13</span>              :   parameter p_num_cores = 1</span>
<span id="L14"><span class="lineNum">      14</span>              : )</span>
<span id="L15"><span class="lineNum">      15</span>              : (</span>
<span id="L16"><span class="lineNum">      16</span> <span class="tlaGNC tlaBgGNC">       60766 :   input  logic         clk,</span></span>
<span id="L17"><span class="lineNum">      17</span> <span class="tlaGNC">          42 :   input  logic         reset,</span></span>
<span id="L18"><span class="lineNum">      18</span>              : </span>
<span id="L19"><span class="lineNum">      19</span>              :   // From mngr streaming port</span>
<span id="L20"><span class="lineNum">      20</span>              : </span>
<span id="L21"><span class="lineNum">      21</span> <span class="tlaGNC">          12 :   input  logic [31:0]  mngr2proc_msg,</span></span>
<span id="L22"><span class="lineNum">      22</span> <span class="tlaGNC">         196 :   input  logic         mngr2proc_val,</span></span>
<span id="L23"><span class="lineNum">      23</span> <span class="tlaGNC">         196 :   output logic         mngr2proc_rdy,</span></span>
<span id="L24"><span class="lineNum">      24</span>              : </span>
<span id="L25"><span class="lineNum">      25</span>              :   // To mngr streaming port</span>
<span id="L26"><span class="lineNum">      26</span>              : </span>
<span id="L27"><span class="lineNum">      27</span> <span class="tlaGNC">           4 :   output logic [31:0]  proc2mngr_msg,</span></span>
<span id="L28"><span class="lineNum">      28</span> <span class="tlaGNC">          80 :   output logic         proc2mngr_val,</span></span>
<span id="L29"><span class="lineNum">      29</span> <span class="tlaGNC">        3208 :   input  logic         proc2mngr_rdy,</span></span>
<span id="L30"><span class="lineNum">      30</span>              : </span>
<span id="L31"><span class="lineNum">      31</span>              :   // Instruction Memory Request Port</span>
<span id="L32"><span class="lineNum">      32</span>              : </span>
<span id="L33"><span class="lineNum">      33</span> <span class="tlaUNC tlaBgUNC">           0 :   output mem_req_4B_t  imem_reqstream_msg,</span></span>
<span id="L34"><span class="lineNum">      34</span> <span class="tlaGNC tlaBgGNC">       11274 :   output logic         imem_reqstream_val,</span></span>
<span id="L35"><span class="lineNum">      35</span> <span class="tlaGNC">       16834 :   input  logic         imem_reqstream_rdy,</span></span>
<span id="L36"><span class="lineNum">      36</span>              : </span>
<span id="L37"><span class="lineNum">      37</span>              :   // Instruction Memory Response Port</span>
<span id="L38"><span class="lineNum">      38</span>              : </span>
<span id="L39"><span class="lineNum">      39</span> <span class="tlaUNC tlaBgUNC">           0 :   input  mem_resp_4B_t imem_respstream_msg,</span></span>
<span id="L40"><span class="lineNum">      40</span> <span class="tlaGNC tlaBgGNC">       11225 :   input  logic         imem_respstream_val,</span></span>
<span id="L41"><span class="lineNum">      41</span> <span class="tlaGNC">       11233 :   output logic         imem_respstream_rdy,</span></span>
<span id="L42"><span class="lineNum">      42</span>              : </span>
<span id="L43"><span class="lineNum">      43</span>              :   // Data Memory Request Port</span>
<span id="L44"><span class="lineNum">      44</span>              : </span>
<span id="L45"><span class="lineNum">      45</span> <span class="tlaUNC tlaBgUNC">           0 :   output mem_req_4B_t  dmem_reqstream_msg,</span></span>
<span id="L46"><span class="lineNum">      46</span> <span class="tlaGNC tlaBgGNC">        1210 :   output logic         dmem_reqstream_val,</span></span>
<span id="L47"><span class="lineNum">      47</span> <span class="tlaGNC">       15195 :   input  logic         dmem_reqstream_rdy,</span></span>
<span id="L48"><span class="lineNum">      48</span>              : </span>
<span id="L49"><span class="lineNum">      49</span>              :   // Data Memory Response Port</span>
<span id="L50"><span class="lineNum">      50</span>              : </span>
<span id="L51"><span class="lineNum">      51</span> <span class="tlaUNC tlaBgUNC">           0 :   input  mem_resp_4B_t dmem_respstream_msg,</span></span>
<span id="L52"><span class="lineNum">      52</span> <span class="tlaGNC tlaBgGNC">        1210 :   input  logic         dmem_respstream_val,</span></span>
<span id="L53"><span class="lineNum">      53</span> <span class="tlaGNC">        1210 :   output logic         dmem_respstream_rdy,</span></span>
<span id="L54"><span class="lineNum">      54</span>              : </span>
<span id="L55"><span class="lineNum">      55</span>              :   // stats output; core_id is an input port rather than a parameter so</span>
<span id="L56"><span class="lineNum">      56</span>              :   // that the module only needs to be compiled once. If it were a</span>
<span id="L57"><span class="lineNum">      57</span>              :   // parameter, each core would be compiled separately.</span>
<span id="L58"><span class="lineNum">      58</span>              : </span>
<span id="L59"><span class="lineNum">      59</span> <span class="tlaUNC tlaBgUNC">           0 :   input  logic [31:0]  core_id,</span></span>
<span id="L60"><span class="lineNum">      60</span> <span class="tlaUNC">           0 :   output logic         commit_inst,</span></span>
<span id="L61"><span class="lineNum">      61</span> <span class="tlaUNC">           0 :   output logic         stats_en</span></span>
<span id="L62"><span class="lineNum">      62</span>              : </span>
<span id="L63"><span class="lineNum">      63</span>              : );</span>
<span id="L64"><span class="lineNum">      64</span>              : </span>
<span id="L65"><span class="lineNum">      65</span>              :   //----------------------------------------------------------------------</span>
<span id="L66"><span class="lineNum">      66</span>              :   // Instruction Memory Request Bypass Queue</span>
<span id="L67"><span class="lineNum">      67</span>              :   //----------------------------------------------------------------------</span>
<span id="L68"><span class="lineNum">      68</span>              : </span>
<span id="L69"><span class="lineNum">      69</span> <span class="tlaUNC">           0 :   logic [1:0]  imem_queue_num_free_entries;</span></span>
<span id="L70"><span class="lineNum">      70</span> <span class="tlaUNC">           0 :   mem_req_4B_t imem_reqstream_enq_msg;</span></span>
<span id="L71"><span class="lineNum">      71</span> <span class="tlaUNC">           0 :   logic        imem_reqstream_enq_val;</span></span>
<span id="L72"><span class="lineNum">      72</span> <span class="tlaUNC">           0 :   logic        imem_reqstream_enq_rdy;</span></span>
<span id="L73"><span class="lineNum">      73</span>              : </span>
<span id="L74"><span class="lineNum">      74</span> <span class="tlaGNC tlaBgGNC">           5 :   logic [31:0] imem_reqstream_msg_addr;</span></span>
<span id="L75"><span class="lineNum">      75</span>              : </span>
<span id="L76"><span class="lineNum">      76</span>              :   assign imem_reqstream_msg.type_  = `VC_MEM_REQ_MSG_TYPE_READ;</span>
<span id="L77"><span class="lineNum">      77</span>              :   assign imem_reqstream_msg.opaque = 8'b0;</span>
<span id="L78"><span class="lineNum">      78</span>              :   assign imem_reqstream_msg.addr   = imem_reqstream_msg_addr;</span>
<span id="L79"><span class="lineNum">      79</span>              :   assign imem_reqstream_msg.len    = 2'd0;</span>
<span id="L80"><span class="lineNum">      80</span>              :   assign imem_reqstream_msg.data   = 32'bx;</span>
<span id="L81"><span class="lineNum">      81</span>              : </span>
<span id="L82"><span class="lineNum">      82</span>              : </span>
<span id="L83"><span class="lineNum">      83</span>              :   //----------------------------------------------------------------------</span>
<span id="L84"><span class="lineNum">      84</span>              :   // Data Memory Request Bypass Queue</span>
<span id="L85"><span class="lineNum">      85</span>              :   //----------------------------------------------------------------------</span>
<span id="L86"><span class="lineNum">      86</span>              : </span>
<span id="L87"><span class="lineNum">      87</span> <span class="tlaGNC">         660 :   logic        dmem_queue_num_free_entries;</span></span>
<span id="L88"><span class="lineNum">      88</span> <span class="tlaUNC tlaBgUNC">           0 :   mem_req_4B_t dmem_reqstream_enq_msg;</span></span>
<span id="L89"><span class="lineNum">      89</span> <span class="tlaGNC tlaBgGNC">        1210 :   logic        dmem_reqstream_enq_val;</span></span>
<span id="L90"><span class="lineNum">      90</span> <span class="tlaGNC">         660 :   logic        dmem_reqstream_enq_rdy;</span></span>
<span id="L91"><span class="lineNum">      91</span>              : </span>
<span id="L92"><span class="lineNum">      92</span> <span class="tlaUNC tlaBgUNC">           0 :   logic [2:0 ] dmem_reqstream_enq_msg_type;</span></span>
<span id="L93"><span class="lineNum">      93</span> <span class="tlaUNC">           0 :   logic [31:0] dmem_reqstream_enq_msg_addr;</span></span>
<span id="L94"><span class="lineNum">      94</span> <span class="tlaGNC tlaBgGNC">         104 :   logic [31:0] dmem_reqstream_enq_msg_data;</span></span>
<span id="L95"><span class="lineNum">      95</span>              : </span>
<span id="L96"><span class="lineNum">      96</span>              :   assign dmem_reqstream_enq_msg.type_  = dmem_reqstream_enq_msg_type;</span>
<span id="L97"><span class="lineNum">      97</span>              :   assign dmem_reqstream_enq_msg.opaque = 8'b0;</span>
<span id="L98"><span class="lineNum">      98</span>              :   assign dmem_reqstream_enq_msg.addr   = dmem_reqstream_enq_msg_addr;</span>
<span id="L99"><span class="lineNum">      99</span>              :   assign dmem_reqstream_enq_msg.len    = 2'd0;</span>
<span id="L100"><span class="lineNum">     100</span>              :   assign dmem_reqstream_enq_msg.data   = dmem_reqstream_enq_msg_data;</span>
<span id="L101"><span class="lineNum">     101</span>              : </span>
<span id="L102"><span class="lineNum">     102</span>              :   vc_Queue#(`VC_QUEUE_BYPASS,$bits(mem_req_4B_t),1) dmem_queue</span>
<span id="L103"><span class="lineNum">     103</span>              :   (</span>
<span id="L104"><span class="lineNum">     104</span>              :     .clk     (clk),</span>
<span id="L105"><span class="lineNum">     105</span>              :     .reset   (reset),</span>
<span id="L106"><span class="lineNum">     106</span>              :     .num_free_entries(dmem_queue_num_free_entries),</span>
<span id="L107"><span class="lineNum">     107</span>              : </span>
<span id="L108"><span class="lineNum">     108</span>              :     .enq_msg (dmem_reqstream_enq_msg),</span>
<span id="L109"><span class="lineNum">     109</span>              :     .enq_val (dmem_reqstream_enq_val),</span>
<span id="L110"><span class="lineNum">     110</span>              :     .enq_rdy (dmem_reqstream_enq_rdy),</span>
<span id="L111"><span class="lineNum">     111</span>              : </span>
<span id="L112"><span class="lineNum">     112</span>              :     .deq_msg (dmem_reqstream_msg),</span>
<span id="L113"><span class="lineNum">     113</span>              :     .deq_val (dmem_reqstream_val),</span>
<span id="L114"><span class="lineNum">     114</span>              :     .deq_rdy (dmem_reqstream_rdy)</span>
<span id="L115"><span class="lineNum">     115</span>              :   );</span>
<span id="L116"><span class="lineNum">     116</span>              : </span>
<span id="L117"><span class="lineNum">     117</span>              :   //----------------------------------------------------------------------</span>
<span id="L118"><span class="lineNum">     118</span>              :   // proc2mngr Bypass Queue</span>
<span id="L119"><span class="lineNum">     119</span>              :   //----------------------------------------------------------------------</span>
<span id="L120"><span class="lineNum">     120</span>              : </span>
<span id="L121"><span class="lineNum">     121</span> <span class="tlaGNC">          80 :   logic        proc2mngr_queue_num_free_entries;</span></span>
<span id="L122"><span class="lineNum">     122</span> <span class="tlaGNC">           4 :   logic [31:0] proc2mngr_enq_msg;</span></span>
<span id="L123"><span class="lineNum">     123</span> <span class="tlaGNC">          80 :   logic        proc2mngr_enq_val;</span></span>
<span id="L124"><span class="lineNum">     124</span> <span class="tlaGNC">          80 :   logic        proc2mngr_enq_rdy;</span></span>
<span id="L125"><span class="lineNum">     125</span>              : </span>
<span id="L126"><span class="lineNum">     126</span>              :   vc_Queue#(`VC_QUEUE_BYPASS,32,1) proc2mngr_queue</span>
<span id="L127"><span class="lineNum">     127</span>              :   (</span>
<span id="L128"><span class="lineNum">     128</span>              :     .clk     (clk),</span>
<span id="L129"><span class="lineNum">     129</span>              :     .reset   (reset),</span>
<span id="L130"><span class="lineNum">     130</span>              :     .num_free_entries(proc2mngr_queue_num_free_entries),</span>
<span id="L131"><span class="lineNum">     131</span>              : </span>
<span id="L132"><span class="lineNum">     132</span>              :     .enq_msg (proc2mngr_enq_msg),</span>
<span id="L133"><span class="lineNum">     133</span>              :     .enq_val (proc2mngr_enq_val),</span>
<span id="L134"><span class="lineNum">     134</span>              :     .enq_rdy (proc2mngr_enq_rdy),</span>
<span id="L135"><span class="lineNum">     135</span>              : </span>
<span id="L136"><span class="lineNum">     136</span>              :     .deq_msg (proc2mngr_msg),</span>
<span id="L137"><span class="lineNum">     137</span>              :     .deq_val (proc2mngr_val),</span>
<span id="L138"><span class="lineNum">     138</span>              :     .deq_rdy (proc2mngr_rdy)</span>
<span id="L139"><span class="lineNum">     139</span>              :   );</span>
<span id="L140"><span class="lineNum">     140</span>              : </span>
<span id="L141"><span class="lineNum">     141</span>              :   //----------------------------------------------------------------------</span>
<span id="L142"><span class="lineNum">     142</span>              :   // Instruction Unpacking</span>
<span id="L143"><span class="lineNum">     143</span>              :   //----------------------------------------------------------------------</span>
<span id="L144"><span class="lineNum">     144</span> <span class="tlaUNC tlaBgUNC">           0 :   logic [`TINYRV2_INST_OPCODE_NBITS-1:0] opcode;</span></span>
<span id="L145"><span class="lineNum">     145</span> <span class="tlaGNC tlaBgGNC">         656 :   logic [`TINYRV2_INST_RD_NBITS-1:0]     rd;</span></span>
<span id="L146"><span class="lineNum">     146</span> <span class="tlaGNC">         602 :   logic [`TINYRV2_INST_RS1_NBITS-1:0]    rs1;</span></span>
<span id="L147"><span class="lineNum">     147</span> <span class="tlaGNC">         860 :   logic [`TINYRV2_INST_RS2_NBITS-1:0]    rs2;</span></span>
<span id="L148"><span class="lineNum">     148</span> <span class="tlaGNC">          36 :   logic [`TINYRV2_INST_FUNCT3_NBITS-1:0] funct3;</span></span>
<span id="L149"><span class="lineNum">     149</span> <span class="tlaUNC tlaBgUNC">           0 :   logic [`TINYRV2_INST_FUNCT7_NBITS-1:0] funct7;</span></span>
<span id="L150"><span class="lineNum">     150</span> <span class="tlaGNC tlaBgGNC">         860 :   logic [`TINYRV2_INST_CSR_NBITS-1:0]    csr;</span></span>
<span id="L151"><span class="lineNum">     151</span>              :    lab2_proc_tinyrv2_encoding_InstUnpack inst_unpack</span>
<span id="L152"><span class="lineNum">     152</span>              :   (</span>
<span id="L153"><span class="lineNum">     153</span>              :     .opcode   (),</span>
<span id="L154"><span class="lineNum">     154</span>              :     .inst     (inst),</span>
<span id="L155"><span class="lineNum">     155</span>              :     .rs1      (rs1),</span>
<span id="L156"><span class="lineNum">     156</span>              :     .rs2      (rs2),</span>
<span id="L157"><span class="lineNum">     157</span>              :     .rd       (rd),</span>
<span id="L158"><span class="lineNum">     158</span>              :     .funct3   (funct3),</span>
<span id="L159"><span class="lineNum">     159</span>              :     .funct7   (funct7),</span>
<span id="L160"><span class="lineNum">     160</span>              :     .csr      (csr)</span>
<span id="L161"><span class="lineNum">     161</span>              :   );</span>
<span id="L162"><span class="lineNum">     162</span> <span class="tlaUNC tlaBgUNC">           0 :   logic [31:0] PC;</span></span>
<span id="L163"><span class="lineNum">     163</span> <span class="tlaGNC tlaBgGNC">           5 :   logic [31:0] PC_prev;</span></span>
<span id="L164"><span class="lineNum">     164</span> <span class="tlaUNC tlaBgUNC">           0 :   logic [31:0] n_PC;</span></span>
<span id="L165"><span class="lineNum">     165</span> <span class="tlaGNC tlaBgGNC">           4 :   logic [31:0] inst;</span></span>
<span id="L166"><span class="lineNum">     166</span> <span class="tlaGNC">           4 :   logic [31:0] n_inst;</span></span>
<span id="L167"><span class="lineNum">     167</span> <span class="tlaGNC">       11220 :   logic print_trace;</span></span>
<span id="L168"><span class="lineNum">     168</span>              :   logic [31:0] rf [31:0];</span>
<span id="L169"><span class="lineNum">     169</span>              :   logic [31:0] n_rf [31:0];</span>
<span id="L170"><span class="lineNum">     170</span>              : </span>
<span id="L171"><span class="lineNum">     171</span> <span class="tlaGNC">        7389 :     function [11:0] imm_i( input [`TINYRV2_INST_NBITS-1:0] inst );</span></span>
<span id="L172"><span class="lineNum">     172</span> <span class="tlaGNC">        7389 :   begin</span></span>
<span id="L173"><span class="lineNum">     173</span>              :     // I-type immediate</span>
<span id="L174"><span class="lineNum">     174</span> <span class="tlaGNC">        7389 :     imm_i = { inst[31], inst[30:25], inst[24:21], inst[20] };</span></span>
<span id="L175"><span class="lineNum">     175</span>              :   end</span>
<span id="L176"><span class="lineNum">     176</span>              :   endfunction</span>
<span id="L177"><span class="lineNum">     177</span>              : </span>
<span id="L178"><span class="lineNum">     178</span> <span class="tlaGNC">           9 :   function [4:0] imm_shamt( input [`TINYRV2_INST_NBITS-1:0] inst );</span></span>
<span id="L179"><span class="lineNum">     179</span> <span class="tlaGNC">           9 :   begin</span></span>
<span id="L180"><span class="lineNum">     180</span>              :     // I-type immediate, specialized for shift amounts</span>
<span id="L181"><span class="lineNum">     181</span> <span class="tlaGNC">           9 :     imm_shamt = { inst[24:21], inst[20] };</span></span>
<span id="L182"><span class="lineNum">     182</span>              :   end</span>
<span id="L183"><span class="lineNum">     183</span>              :   endfunction</span>
<span id="L184"><span class="lineNum">     184</span>              : </span>
<span id="L185"><span class="lineNum">     185</span> <span class="tlaGNC">         609 :   function [11:0] imm_s( input [`TINYRV2_INST_NBITS-1:0] inst );</span></span>
<span id="L186"><span class="lineNum">     186</span> <span class="tlaGNC">         609 :   begin</span></span>
<span id="L187"><span class="lineNum">     187</span>              :     // S-type immediate</span>
<span id="L188"><span class="lineNum">     188</span> <span class="tlaGNC">         609 :     imm_s = { inst[31], inst[30:25], inst[11:8], inst[7] };</span></span>
<span id="L189"><span class="lineNum">     189</span>              :   end</span>
<span id="L190"><span class="lineNum">     190</span>              :   endfunction</span>
<span id="L191"><span class="lineNum">     191</span>              : </span>
<span id="L192"><span class="lineNum">     192</span> <span class="tlaGNC">        2781 :   function [12:0] imm_b( input [`TINYRV2_INST_NBITS-1:0] inst );</span></span>
<span id="L193"><span class="lineNum">     193</span> <span class="tlaGNC">        2781 :   begin</span></span>
<span id="L194"><span class="lineNum">     194</span>              :     // B-type immediate</span>
<span id="L195"><span class="lineNum">     195</span> <span class="tlaGNC">        2781 :     imm_b = { inst[31], inst[7], inst[30:25], inst[11:8], 1'b0 };</span></span>
<span id="L196"><span class="lineNum">     196</span>              :   end</span>
<span id="L197"><span class="lineNum">     197</span>              :   endfunction</span>
<span id="L198"><span class="lineNum">     198</span>              : </span>
<span id="L199"><span class="lineNum">     199</span> <span class="tlaGNC">          24 :   function [19:0] imm_u_sh12( input [`TINYRV2_INST_NBITS-1:0] inst );</span></span>
<span id="L200"><span class="lineNum">     200</span> <span class="tlaGNC">          24 :   begin</span></span>
<span id="L201"><span class="lineNum">     201</span>              :     // U-type immediate, shifted right by 12</span>
<span id="L202"><span class="lineNum">     202</span> <span class="tlaGNC">          24 :     imm_u_sh12 = { inst[31], inst[30:20], inst[19:12] };</span></span>
<span id="L203"><span class="lineNum">     203</span>              :   end</span>
<span id="L204"><span class="lineNum">     204</span>              :   endfunction</span>
<span id="L205"><span class="lineNum">     205</span>              : </span>
<span id="L206"><span class="lineNum">     206</span> <span class="tlaGNC">           6 :   function [20:0] imm_j( input [`TINYRV2_INST_NBITS-1:0] inst );</span></span>
<span id="L207"><span class="lineNum">     207</span> <span class="tlaGNC">           6 :   begin</span></span>
<span id="L208"><span class="lineNum">     208</span>              :     // J-type immediate</span>
<span id="L209"><span class="lineNum">     209</span> <span class="tlaGNC">           6 :     imm_j = { inst[31], inst[19:12], inst[20], inst[30:25], inst[24:21], 1'b0 };</span></span>
<span id="L210"><span class="lineNum">     210</span>              :   end</span>
<span id="L211"><span class="lineNum">     211</span>              :   endfunction</span>
<span id="L212"><span class="lineNum">     212</span>              : </span>
<span id="L213"><span class="lineNum">     213</span>              :   /* verilator lint_off WIDTH */</span>
<span id="L214"><span class="lineNum">     214</span>              :   typedef enum { Idle, IReq,IWait, E, EWait} pstate;</span>
<span id="L215"><span class="lineNum">     215</span>              :   pstate state, n_state;</span>
<span id="L216"><span class="lineNum">     216</span> <span class="tlaUNC tlaBgUNC">           0 :   always_comb begin</span></span>
<span id="L217"><span class="lineNum">     217</span> <span class="tlaUNC">           0 :     n_state= state;</span></span>
<span id="L218"><span class="lineNum">     218</span> <span class="tlaUNC">           0 :     n_PC=PC;</span></span>
<span id="L219"><span class="lineNum">     219</span> <span class="tlaUNC">           0 :     n_inst=inst;</span></span>
<span id="L220"><span class="lineNum">     220</span> <span class="tlaUNC">           0 :     print_trace =1;</span></span>
<span id="L221"><span class="lineNum">     221</span> <span class="tlaUNC">           0 :     n_rf=rf;</span></span>
<span id="L222"><span class="lineNum">     222</span> <span class="tlaUNC">           0 :     imem_reqstream_val=0;</span></span>
<span id="L223"><span class="lineNum">     223</span> <span class="tlaUNC">           0 :     dmem_reqstream_enq_msg_addr = 0;</span></span>
<span id="L224"><span class="lineNum">     224</span> <span class="tlaUNC">           0 :     dmem_reqstream_enq_msg_data =0;</span></span>
<span id="L225"><span class="lineNum">     225</span> <span class="tlaUNC">           0 :     dmem_reqstream_enq_msg_type =0;</span></span>
<span id="L226"><span class="lineNum">     226</span> <span class="tlaUNC">           0 :     dmem_reqstream_enq_val=0;</span></span>
<span id="L227"><span class="lineNum">     227</span> <span class="tlaUNC">           0 :     dmem_respstream_rdy =0;</span></span>
<span id="L228"><span class="lineNum">     228</span> <span class="tlaUNC">           0 :     proc2mngr_enq_val =0;</span></span>
<span id="L229"><span class="lineNum">     229</span> <span class="tlaUNC">           0 :     proc2mngr_enq_msg=0;</span></span>
<span id="L230"><span class="lineNum">     230</span> <span class="tlaUNC">           0 :     mngr2proc_rdy=0;</span></span>
<span id="L231"><span class="lineNum">     231</span> <span class="tlaUNC">           0 :     imem_respstream_rdy=0;</span></span>
<span id="L232"><span class="lineNum">     232</span> <span class="tlaGNC tlaBgGNC">          84 :     if (reset) begin</span></span>
<span id="L233"><span class="lineNum">     233</span> <span class="tlaGNC">         168 :         n_state = Idle;</span></span>
<span id="L234"><span class="lineNum">     234</span> <span class="tlaGNC">         168 :         n_rf ='{default:32'h00000000};</span></span>
<span id="L235"><span class="lineNum">     235</span>              :     end</span>
<span id="L236"><span class="lineNum">     236</span> <span class="tlaGNC">          84 :     else begin</span></span>
<span id="L237"><span class="lineNum">     237</span> <span class="tlaGNC">        5652 :       if (state == Idle)begin</span></span>
<span id="L238"><span class="lineNum">     238</span> <span class="tlaGNC">        5652 :         n_state =IReq;</span></span>
<span id="L239"><span class="lineNum">     239</span>              :       end</span>
<span id="L240"><span class="lineNum">     240</span> <span class="tlaGNC">        8614 :       else if (state == IReq)begin</span></span>
<span id="L241"><span class="lineNum">     241</span> <span class="tlaGNC">        8614 :           imem_reqstream_val =1;</span></span>
<span id="L242"><span class="lineNum">     242</span> <span class="tlaGNC">        8614 :           imem_reqstream_msg_addr = PC;</span></span>
<span id="L243"><span class="lineNum">     243</span> <span class="tlaGNC">        2975 :         if(imem_reqstream_rdy &amp;&amp; imem_reqstream_val)begin</span></span>
<span id="L244"><span class="lineNum">     244</span> <span class="tlaGNC">        5639 :           n_state=IWait;</span></span>
<span id="L245"><span class="lineNum">     245</span>              :         end </span>
<span id="L246"><span class="lineNum">     246</span> <span class="tlaGNC">        2975 :         else n_state=IReq;</span></span>
<span id="L247"><span class="lineNum">     247</span>              :       end</span>
<span id="L248"><span class="lineNum">     248</span> <span class="tlaGNC">        8522 :       else if (state == IWait)begin</span></span>
<span id="L249"><span class="lineNum">     249</span> <span class="tlaGNC">        8522 :         imem_respstream_rdy =1;</span></span>
<span id="L250"><span class="lineNum">     250</span> <span class="tlaGNC">        2907 :         if(imem_respstream_rdy &amp;&amp; imem_respstream_val) begin</span></span>
<span id="L251"><span class="lineNum">     251</span> <span class="tlaGNC">        5615 :           n_state = E;</span></span>
<span id="L252"><span class="lineNum">     252</span> <span class="tlaGNC">        5615 :           n_inst =imem_respstream_msg.data;</span></span>
<span id="L253"><span class="lineNum">     253</span>              :           //print_trace =0;</span>
<span id="L254"><span class="lineNum">     254</span> <span class="tlaGNC">        2907 :         end else begin</span></span>
<span id="L255"><span class="lineNum">     255</span> <span class="tlaGNC">        2907 :           n_state=IWait;</span></span>
<span id="L256"><span class="lineNum">     256</span>              :         end</span>
<span id="L257"><span class="lineNum">     257</span>              :       end</span>
<span id="L258"><span class="lineNum">     258</span> <span class="tlaGNC">        5823 :       else if (state == E)begin</span></span>
<span id="L259"><span class="lineNum">     259</span> <span class="tlaGNC">        5823 :           n_state=Idle;</span></span>
<span id="L260"><span class="lineNum">     260</span> <span class="tlaGNC">        5823 :           n_PC=PC+4;</span></span>
<span id="L261"><span class="lineNum">     261</span> <span class="tlaGNC">        5823 :           casez ( inst )</span></span>
<span id="L262"><span class="lineNum">     262</span> <span class="tlaGNC">         311 :           `TINYRV2_INST_CSRR  : begin</span></span>
<span id="L263"><span class="lineNum">     263</span> <span class="tlaGNC">         311 :             if(csr == `TINYRV2_CPR_MNGR2PROC) begin</span></span>
<span id="L264"><span class="lineNum">     264</span> <span class="tlaGNC">         311 :               mngr2proc_rdy =1;</span></span>
<span id="L265"><span class="lineNum">     265</span> <span class="tlaGNC">         294 :               if(mngr2proc_val)begin</span></span>
<span id="L266"><span class="lineNum">     266</span> <span class="tlaGNC">         294 :                 n_rf[rd]=mngr2proc_msg;</span></span>
<span id="L267"><span class="lineNum">     267</span> <span class="tlaGNC">         639 :               end else begin</span></span>
<span id="L268"><span class="lineNum">     268</span> <span class="tlaGNC">         639 :                  n_state=E;</span></span>
<span id="L269"><span class="lineNum">     269</span> <span class="tlaGNC">         639 :                  n_PC=PC;</span></span>
<span id="L270"><span class="lineNum">     270</span>              :               end</span>
<span id="L271"><span class="lineNum">     271</span>              :             end</span>
<span id="L272"><span class="lineNum">     272</span> <span class="tlaUNC tlaBgUNC">           0 :             else if ( csr == `TINYRV2_CPR_NUMCORES )</span></span>
<span id="L273"><span class="lineNum">     273</span> <span class="tlaUNC">           0 :               n_rf[rd] = 2'h1;</span></span>
<span id="L274"><span class="lineNum">     274</span> <span class="tlaUNC">           0 :             else if ( csr  == `TINYRV2_CPR_COREID )</span></span>
<span id="L275"><span class="lineNum">     275</span> <span class="tlaUNC">           0 :               n_rf[rd]       = 2'h0;</span></span>
<span id="L276"><span class="lineNum">     276</span>              :           end</span>
<span id="L277"><span class="lineNum">     277</span> <span class="tlaGNC tlaBgGNC">          40 :           `TINYRV2_INST_CSRW  : begin</span></span>
<span id="L278"><span class="lineNum">     278</span> <span class="tlaUNC tlaBgUNC">           0 :             if(csr == `TINYRV2_CPR_PROC2MNGR) begin</span></span>
<span id="L279"><span class="lineNum">     279</span> <span class="tlaGNC tlaBgGNC">          40 :               proc2mngr_enq_val =1;</span></span>
<span id="L280"><span class="lineNum">     280</span> <span class="tlaGNC">          40 :               proc2mngr_enq_msg=rf[rs1];</span></span>
<span id="L281"><span class="lineNum">     281</span> <span class="tlaUNC tlaBgUNC">           0 :               if(proc2mngr_enq_rdy)begin</span></span>
<span id="L282"><span class="lineNum">     282</span> <span class="tlaUNC">           0 :               end else begin</span></span>
<span id="L283"><span class="lineNum">     283</span> <span class="tlaUNC">           0 :                 n_state=E;</span></span>
<span id="L284"><span class="lineNum">     284</span> <span class="tlaUNC">           0 :                 n_PC=PC;</span></span>
<span id="L285"><span class="lineNum">     285</span>              :               end</span>
<span id="L286"><span class="lineNum">     286</span>              :             end    </span>
<span id="L287"><span class="lineNum">     287</span>              :           end</span>
<span id="L288"><span class="lineNum">     288</span> <span class="tlaGNC tlaBgGNC">        1504 :            `TINYRV2_INST_ADD   : begin </span></span>
<span id="L289"><span class="lineNum">     289</span> <span class="tlaGNC">        1504 :               n_rf[rd]=rf[rs1]+rf[rs2];</span></span>
<span id="L290"><span class="lineNum">     290</span>              :             end</span>
<span id="L291"><span class="lineNum">     291</span> <span class="tlaGNC">           1 :             `TINYRV2_INST_SUB   : begin </span></span>
<span id="L292"><span class="lineNum">     292</span> <span class="tlaGNC">           1 :               n_rf[rd]=rf[rs1]-rf[rs2];</span></span>
<span id="L293"><span class="lineNum">     293</span>              :             end</span>
<span id="L294"><span class="lineNum">     294</span> <span class="tlaGNC">           1 :             `TINYRV2_INST_AND   : begin </span></span>
<span id="L295"><span class="lineNum">     295</span> <span class="tlaGNC">           1 :               n_rf[rd]=rf[rs1]&amp;rf[rs2];</span></span>
<span id="L296"><span class="lineNum">     296</span>              :             end</span>
<span id="L297"><span class="lineNum">     297</span> <span class="tlaGNC">           1 :             `TINYRV2_INST_OR    : begin </span></span>
<span id="L298"><span class="lineNum">     298</span> <span class="tlaGNC">           1 :               n_rf[rd]=rf[rs1]|rf[rs2];</span></span>
<span id="L299"><span class="lineNum">     299</span>              :             end</span>
<span id="L300"><span class="lineNum">     300</span> <span class="tlaGNC">           5 :             `TINYRV2_INST_XOR   : begin </span></span>
<span id="L301"><span class="lineNum">     301</span> <span class="tlaGNC">           5 :               n_rf[rd]=rf[rs1]^rf[rs2];</span></span>
<span id="L302"><span class="lineNum">     302</span>              :             end</span>
<span id="L303"><span class="lineNum">     303</span> <span class="tlaGNC">           1 :             `TINYRV2_INST_SLT   : begin </span></span>
<span id="L304"><span class="lineNum">     304</span> <span class="tlaGNC">           1 :               n_rf[rd]={{31'b0},{$signed(rf[rs1]) &lt; $signed(rf[rs2])}};</span></span>
<span id="L305"><span class="lineNum">     305</span>              :             end</span>
<span id="L306"><span class="lineNum">     306</span> <span class="tlaGNC">           1 :             `TINYRV2_INST_SLTU  :  begin </span></span>
<span id="L307"><span class="lineNum">     307</span> <span class="tlaGNC">           1 :               n_rf[rd]={{31'b0},{rf[rs1] &lt; rf[rs2]}};</span></span>
<span id="L308"><span class="lineNum">     308</span>              :             end</span>
<span id="L309"><span class="lineNum">     309</span> <span class="tlaGNC">           1 :             `TINYRV2_INST_MUL   : begin </span></span>
<span id="L310"><span class="lineNum">     310</span> <span class="tlaGNC">           1 :               n_rf[rd]=rf[rs1] * rf[rs2];</span></span>
<span id="L311"><span class="lineNum">     311</span>              :             end</span>
<span id="L312"><span class="lineNum">     312</span> <span class="tlaGNC">        2052 :             `TINYRV2_INST_ADDI  : begin </span></span>
<span id="L313"><span class="lineNum">     313</span> <span class="tlaGNC">        2052 :               n_rf[rd]=$signed(rf[rs1]) + $signed(imm_i(inst));</span></span>
<span id="L314"><span class="lineNum">     314</span>              :             end</span>
<span id="L315"><span class="lineNum">     315</span> <span class="tlaGNC">           1 :             `TINYRV2_INST_ANDI  : begin </span></span>
<span id="L316"><span class="lineNum">     316</span> <span class="tlaGNC">           1 :               n_rf[rd]=$signed(rf[rs1]) &amp; $signed(imm_i(inst));</span></span>
<span id="L317"><span class="lineNum">     317</span>              :             end</span>
<span id="L318"><span class="lineNum">     318</span> <span class="tlaGNC">           1 :             `TINYRV2_INST_ORI   : begin </span></span>
<span id="L319"><span class="lineNum">     319</span> <span class="tlaGNC">           1 :               n_rf[rd]=$signed(rf[rs1]) | $signed(imm_i(inst));</span></span>
<span id="L320"><span class="lineNum">     320</span>              :             end</span>
<span id="L321"><span class="lineNum">     321</span> <span class="tlaGNC">           3 :             `TINYRV2_INST_XORI  :  begin </span></span>
<span id="L322"><span class="lineNum">     322</span> <span class="tlaGNC">           3 :               n_rf[rd]=$signed(rf[rs1]) ^ $signed(imm_i(inst));</span></span>
<span id="L323"><span class="lineNum">     323</span>              :             end</span>
<span id="L324"><span class="lineNum">     324</span> <span class="tlaGNC">           1 :             `TINYRV2_INST_SLTI  : begin </span></span>
<span id="L325"><span class="lineNum">     325</span> <span class="tlaGNC">           1 :               n_rf[rd]={{31'b0},{$signed(rf[rs1]) &lt; $signed(imm_i(inst))}};</span></span>
<span id="L326"><span class="lineNum">     326</span>              :             end </span>
<span id="L327"><span class="lineNum">     327</span> <span class="tlaGNC">           1 :             `TINYRV2_INST_SLTIU : begin </span></span>
<span id="L328"><span class="lineNum">     328</span> <span class="tlaGNC">           1 :               n_rf[rd]={{31'b0},{(rf[rs1]) &lt; {{20{inst[31]}},{imm_i(inst)}}}};</span></span>
<span id="L329"><span class="lineNum">     329</span>              :             end</span>
<span id="L330"><span class="lineNum">     330</span> <span class="tlaGNC">           1 :             `TINYRV2_INST_SRA   : begin</span></span>
<span id="L331"><span class="lineNum">     331</span> <span class="tlaGNC">           1 :               n_rf[ rd ] = $signed(rf[ rs1 ]) &gt;&gt;&gt; rf[ rs2 ][4:0];</span></span>
<span id="L332"><span class="lineNum">     332</span>              :             end</span>
<span id="L333"><span class="lineNum">     333</span> <span class="tlaGNC">           1 :             `TINYRV2_INST_SRL   : begin</span></span>
<span id="L334"><span class="lineNum">     334</span> <span class="tlaGNC">           1 :               n_rf[ rd ] = $signed(rf[ rs1 ]) &gt;&gt; rf[ rs2 ][4:0];</span></span>
<span id="L335"><span class="lineNum">     335</span>              :             end</span>
<span id="L336"><span class="lineNum">     336</span> <span class="tlaGNC">           1 :             `TINYRV2_INST_SLL   : begin</span></span>
<span id="L337"><span class="lineNum">     337</span> <span class="tlaGNC">           1 :               n_rf[ rd ] = $signed(rf[ rs1 ]) &lt;&lt; rf[ rs2 ][4:0];</span></span>
<span id="L338"><span class="lineNum">     338</span>              :             end</span>
<span id="L339"><span class="lineNum">     339</span> <span class="tlaGNC">           1 :             `TINYRV2_INST_SRAI  : begin</span></span>
<span id="L340"><span class="lineNum">     340</span> <span class="tlaGNC">           1 :               n_rf[ rd ] = $signed(rf[ rs1 ]) &gt;&gt;&gt; imm_shamt(inst);</span></span>
<span id="L341"><span class="lineNum">     341</span>              :             end</span>
<span id="L342"><span class="lineNum">     342</span> <span class="tlaGNC">           1 :             `TINYRV2_INST_SRLI  : begin</span></span>
<span id="L343"><span class="lineNum">     343</span> <span class="tlaGNC">           1 :               n_rf[ rd ] = $signed(rf[ rs1 ]) &gt;&gt; imm_shamt(inst);</span></span>
<span id="L344"><span class="lineNum">     344</span>              :             end</span>
<span id="L345"><span class="lineNum">     345</span> <span class="tlaGNC">           1 :             `TINYRV2_INST_SLLI  : begin</span></span>
<span id="L346"><span class="lineNum">     346</span> <span class="tlaGNC">           1 :               n_rf[ rd ] = $signed(rf[ rs1 ]) &lt;&lt; imm_shamt(inst);</span></span>
<span id="L347"><span class="lineNum">     347</span>              :             end</span>
<span id="L348"><span class="lineNum">     348</span> <span class="tlaGNC">           7 :             `TINYRV2_INST_LUI   : begin</span></span>
<span id="L349"><span class="lineNum">     349</span> <span class="tlaGNC">           7 :               n_rf[ rd ] = imm_u_sh12(inst)&lt;&lt;12;</span></span>
<span id="L350"><span class="lineNum">     350</span>              :             end</span>
<span id="L351"><span class="lineNum">     351</span> <span class="tlaGNC">           1 :             `TINYRV2_INST_AUIPC : begin</span></span>
<span id="L352"><span class="lineNum">     352</span> <span class="tlaGNC">           1 :               n_rf[ rd ] = PC+(imm_u_sh12(inst)&lt;&lt;12);</span></span>
<span id="L353"><span class="lineNum">     353</span>              :             end</span>
<span id="L354"><span class="lineNum">     354</span> <span class="tlaGNC">         402 :           `TINYRV2_INST_LW    : begin</span></span>
<span id="L355"><span class="lineNum">     355</span> <span class="tlaGNC">         402 :               dmem_reqstream_enq_msg_addr = $signed(rf[ rs1 ])+ $signed( imm_i(inst) );</span></span>
<span id="L356"><span class="lineNum">     356</span> <span class="tlaGNC">         402 :               dmem_reqstream_enq_msg_data =0;</span></span>
<span id="L357"><span class="lineNum">     357</span> <span class="tlaGNC">         402 :               dmem_reqstream_enq_msg_type =`VC_MEM_REQ_MSG_TYPE_READ;</span></span>
<span id="L358"><span class="lineNum">     358</span> <span class="tlaGNC">         402 :               dmem_reqstream_enq_val=1;</span></span>
<span id="L359"><span class="lineNum">     359</span> <span class="tlaUNC tlaBgUNC">           0 :             if(dmem_reqstream_enq_rdy&amp;&amp; dmem_reqstream_enq_val)begin</span></span>
<span id="L360"><span class="lineNum">     360</span> <span class="tlaGNC tlaBgGNC">         402 :               n_state=EWait;</span></span>
<span id="L361"><span class="lineNum">     361</span> <span class="tlaUNC tlaBgUNC">           0 :             end else begin</span></span>
<span id="L362"><span class="lineNum">     362</span> <span class="tlaUNC">           0 :               n_state=E;</span></span>
<span id="L363"><span class="lineNum">     363</span> <span class="tlaUNC">           0 :               n_PC=PC;</span></span>
<span id="L364"><span class="lineNum">     364</span>              :             end</span>
<span id="L365"><span class="lineNum">     365</span>              :           end</span>
<span id="L366"><span class="lineNum">     366</span> <span class="tlaGNC tlaBgGNC">         203 :           `TINYRV2_INST_SW    : begin</span></span>
<span id="L367"><span class="lineNum">     367</span> <span class="tlaGNC">         203 :                 dmem_reqstream_enq_msg_addr = $signed(rf[ rs1 ]) + $signed( imm_s(inst) );</span></span>
<span id="L368"><span class="lineNum">     368</span> <span class="tlaGNC">         203 :                 dmem_reqstream_enq_msg_data =rf[ rs2 ];</span></span>
<span id="L369"><span class="lineNum">     369</span> <span class="tlaGNC">         203 :                 dmem_reqstream_enq_msg_type =`VC_MEM_REQ_MSG_TYPE_WRITE;</span></span>
<span id="L370"><span class="lineNum">     370</span> <span class="tlaGNC">         203 :                 dmem_reqstream_enq_val =1;</span></span>
<span id="L371"><span class="lineNum">     371</span> <span class="tlaUNC tlaBgUNC">           0 :             if(dmem_reqstream_enq_val&amp;&amp;dmem_reqstream_enq_rdy)begin</span></span>
<span id="L372"><span class="lineNum">     372</span> <span class="tlaGNC tlaBgGNC">         203 :               n_state=EWait;</span></span>
<span id="L373"><span class="lineNum">     373</span> <span class="tlaUNC tlaBgUNC">           0 :             end else begin</span></span>
<span id="L374"><span class="lineNum">     374</span> <span class="tlaUNC">           0 :               n_state=E;</span></span>
<span id="L375"><span class="lineNum">     375</span> <span class="tlaUNC">           0 :               n_PC=PC;</span></span>
<span id="L376"><span class="lineNum">     376</span>              :             end</span>
<span id="L377"><span class="lineNum">     377</span>              :           end</span>
<span id="L378"><span class="lineNum">     378</span> <span class="tlaGNC tlaBgGNC">           2 :           `TINYRV2_INST_JAL   : begin</span></span>
<span id="L379"><span class="lineNum">     379</span> <span class="tlaGNC">           2 :               n_rf[ rd ] = PC+4;</span></span>
<span id="L380"><span class="lineNum">     380</span> <span class="tlaGNC">           2 :               n_PC = $signed(PC) +$signed(imm_j(inst));</span></span>
<span id="L381"><span class="lineNum">     381</span>              :             end</span>
<span id="L382"><span class="lineNum">     382</span> <span class="tlaGNC">           2 :             `TINYRV2_INST_JALR  : begin</span></span>
<span id="L383"><span class="lineNum">     383</span> <span class="tlaGNC">           2 :               n_rf[ rd ] = PC+4;</span></span>
<span id="L384"><span class="lineNum">     384</span> <span class="tlaGNC">           2 :               n_PC = ($signed(rf[rs1]) + $signed(imm_i(inst)))&amp; 32'hfffffffe;</span></span>
<span id="L385"><span class="lineNum">     385</span>              :             end</span>
<span id="L386"><span class="lineNum">     386</span> <span class="tlaGNC">         301 :             `TINYRV2_INST_BEQ   : begin</span></span>
<span id="L387"><span class="lineNum">     387</span> <span class="tlaGNC">           1 :               if (rf[rs1]==rf[rs2]) n_PC=$signed(PC) +$signed(imm_b(inst));</span></span>
<span id="L388"><span class="lineNum">     388</span>              :             end</span>
<span id="L389"><span class="lineNum">     389</span> <span class="tlaGNC">         926 :             `TINYRV2_INST_BNE   : begin</span></span>
<span id="L390"><span class="lineNum">     390</span> <span class="tlaGNC">           4 :               if (rf[rs1]!=rf[rs2]) begin</span></span>
<span id="L391"><span class="lineNum">     391</span> <span class="tlaGNC">         922 :                 n_PC= $signed(PC) +$signed(imm_b(inst));</span></span>
<span id="L392"><span class="lineNum">     392</span>              :               end </span>
<span id="L393"><span class="lineNum">     393</span>              :             end</span>
<span id="L394"><span class="lineNum">     394</span> <span class="tlaGNC">           1 :             `TINYRV2_INST_BLT   : begin</span></span>
<span id="L395"><span class="lineNum">     395</span> <span class="tlaUNC tlaBgUNC">           0 :               if ($signed(rf[rs1]) &lt; $signed(rf[rs2])) n_PC=$signed(PC) +$signed(imm_b(inst));</span></span>
<span id="L396"><span class="lineNum">     396</span>              :             end</span>
<span id="L397"><span class="lineNum">     397</span> <span class="tlaGNC tlaBgGNC">           1 :             `TINYRV2_INST_BGE   : begin</span></span>
<span id="L398"><span class="lineNum">     398</span> <span class="tlaUNC tlaBgUNC">           0 :               if ($signed(rf[rs1]) &gt;= $signed(rf[rs2])) n_PC=$signed(PC) +$signed(imm_b(inst));</span></span>
<span id="L399"><span class="lineNum">     399</span>              :             end</span>
<span id="L400"><span class="lineNum">     400</span> <span class="tlaGNC tlaBgGNC">           1 :             `TINYRV2_INST_BLTU  : begin</span></span>
<span id="L401"><span class="lineNum">     401</span> <span class="tlaUNC tlaBgUNC">           0 :               if (rf[rs1] &lt; rf[rs2]) n_PC=$signed(PC) +$signed(imm_b(inst));</span></span>
<span id="L402"><span class="lineNum">     402</span>              :             end</span>
<span id="L403"><span class="lineNum">     403</span> <span class="tlaGNC tlaBgGNC">           1 :             `TINYRV2_INST_BGEU  :  begin</span></span>
<span id="L404"><span class="lineNum">     404</span> <span class="tlaUNC tlaBgUNC">           0 :               if (rf[rs1] &gt;= rf[rs2]) n_PC=$signed(PC) +$signed(imm_b(inst));</span></span>
<span id="L405"><span class="lineNum">     405</span>              :             end</span>
<span id="L406"><span class="lineNum">     406</span> <span class="tlaGNC tlaBgGNC">          44 :           default             : begin end</span></span>
<span id="L407"><span class="lineNum">     407</span>              :         endcase</span>
<span id="L408"><span class="lineNum">     408</span>              :       end</span>
<span id="L409"><span class="lineNum">     409</span> <span class="tlaUNC tlaBgUNC">           0 :       else if (state == EWait)begin</span></span>
<span id="L410"><span class="lineNum">     410</span> <span class="tlaGNC tlaBgGNC">        1247 :           n_state=Idle;</span></span>
<span id="L411"><span class="lineNum">     411</span> <span class="tlaGNC">        1247 :           casez ( inst )</span></span>
<span id="L412"><span class="lineNum">     412</span> <span class="tlaGNC">         828 :           `TINYRV2_INST_LW    : begin</span></span>
<span id="L413"><span class="lineNum">     413</span> <span class="tlaGNC">         828 :             dmem_respstream_rdy =1;</span></span>
<span id="L414"><span class="lineNum">     414</span> <span class="tlaGNC">         402 :             if(dmem_respstream_rdy &amp;&amp; dmem_respstream_val) begin</span></span>
<span id="L415"><span class="lineNum">     415</span> <span class="tlaGNC">         402 :               n_state=Idle;</span></span>
<span id="L416"><span class="lineNum">     416</span> <span class="tlaGNC">         402 :               n_rf[ rd ] = dmem_respstream_msg.data;</span></span>
<span id="L417"><span class="lineNum">     417</span> <span class="tlaGNC">         426 :             end else  begin </span></span>
<span id="L418"><span class="lineNum">     418</span> <span class="tlaGNC">         426 :               n_state=EWait;</span></span>
<span id="L419"><span class="lineNum">     419</span>              :             end</span>
<span id="L420"><span class="lineNum">     420</span>              :           end</span>
<span id="L421"><span class="lineNum">     421</span> <span class="tlaGNC">         419 :           `TINYRV2_INST_SW    : begin</span></span>
<span id="L422"><span class="lineNum">     422</span> <span class="tlaGNC">         419 :             dmem_respstream_rdy =1;</span></span>
<span id="L423"><span class="lineNum">     423</span> <span class="tlaGNC">         203 :             if(dmem_respstream_rdy &amp;&amp;dmem_respstream_val) n_state=Idle;</span></span>
<span id="L424"><span class="lineNum">     424</span> <span class="tlaGNC">         216 :             else  begin</span></span>
<span id="L425"><span class="lineNum">     425</span> <span class="tlaGNC">         216 :               n_state=EWait;</span></span>
<span id="L426"><span class="lineNum">     426</span>              :             end</span>
<span id="L427"><span class="lineNum">     427</span>              :           end</span>
<span id="L428"><span class="lineNum">     428</span>              :           </span>
<span id="L429"><span class="lineNum">     429</span>              :           endcase</span>
<span id="L430"><span class="lineNum">     430</span>              :       end</span>
<span id="L431"><span class="lineNum">     431</span>              : </span>
<span id="L432"><span class="lineNum">     432</span> <span class="tlaGNC">       16830 :       if(PC!=n_PC) begin </span></span>
<span id="L433"><span class="lineNum">     433</span>              :         </span>
<span id="L434"><span class="lineNum">     434</span> <span class="tlaGNC">       16830 :         print_trace=0;</span></span>
<span id="L435"><span class="lineNum">     435</span>              :       end </span>
<span id="L436"><span class="lineNum">     436</span>              :   end</span>
<span id="L437"><span class="lineNum">     437</span>              : </span>
<span id="L438"><span class="lineNum">     438</span>              :   end</span>
<span id="L439"><span class="lineNum">     439</span> <span class="tlaGNC">       30362 :   always_ff @(posedge clk) begin</span></span>
<span id="L440"><span class="lineNum">     440</span> <span class="tlaGNC">       30362 :       inst &lt;=n_inst;</span></span>
<span id="L441"><span class="lineNum">     441</span> <span class="tlaGNC">       30362 :       PC&lt;=n_PC;</span></span>
<span id="L442"><span class="lineNum">     442</span> <span class="tlaGNC">       30362 :       PC_prev&lt;=PC;</span></span>
<span id="L443"><span class="lineNum">     443</span>              : </span>
<span id="L444"><span class="lineNum">     444</span>              : </span>
<span id="L445"><span class="lineNum">     445</span> <span class="tlaGNC">        5610 :       if(PC!=n_PC) begin </span></span>
<span id="L446"><span class="lineNum">     446</span> <span class="tlaGNC">        5610 :         PC_prev&lt;=n_PC;</span></span>
<span id="L447"><span class="lineNum">     447</span>              :       end </span>
<span id="L448"><span class="lineNum">     448</span> <span class="tlaGNC">       30362 :       rf&lt;=n_rf;</span></span>
<span id="L449"><span class="lineNum">     449</span> <span class="tlaGNC">       30362 :       rf[0]&lt;=0;</span></span>
<span id="L450"><span class="lineNum">     450</span> <span class="tlaGNC">       30362 :       state &lt;=n_state;</span></span>
<span id="L451"><span class="lineNum">     451</span> <span class="tlaGNC">         546 :       if (reset) begin</span></span>
<span id="L452"><span class="lineNum">     452</span> <span class="tlaGNC">         546 :           PC&lt;= 32'h200 ;</span></span>
<span id="L453"><span class="lineNum">     453</span>              :       end    </span>
<span id="L454"><span class="lineNum">     454</span>              :   end</span>
<span id="L455"><span class="lineNum">     455</span>              :   </span>
<span id="L456"><span class="lineNum">     456</span>              :   /* verilator lint_on WIDTH */</span>
<span id="L457"><span class="lineNum">     457</span>              : </span>
<span id="L458"><span class="lineNum">     458</span>              : </span>
<span id="L459"><span class="lineNum">     459</span>              :   //----------------------------------------------------------------------</span>
<span id="L460"><span class="lineNum">     460</span>              :   // Line tracing</span>
<span id="L461"><span class="lineNum">     461</span>              :   //----------------------------------------------------------------------</span>
<span id="L462"><span class="lineNum">     462</span>              : </span>
<span id="L463"><span class="lineNum">     463</span>              :   `ifndef SYNTHESIS</span>
<span id="L464"><span class="lineNum">     464</span>              : </span>
<span id="L465"><span class="lineNum">     465</span>              :   lab2_proc_tinyrv2_encoding_InstTasks tinyrv2();</span>
<span id="L466"><span class="lineNum">     466</span>              :   logic [`VC_TRACE_NBITS-1:0] temp;</span>
<span id="L467"><span class="lineNum">     467</span>              :   </span>
<span id="L468"><span class="lineNum">     468</span>              :   logic [`VC_TRACE_NBITS-1:0] str;</span>
<span id="L469"><span class="lineNum">     469</span>              :   `VC_TRACE_BEGIN</span>
<span id="L470"><span class="lineNum">     470</span>              :   begin</span>
<span id="L471"><span class="lineNum">     471</span>              :       $sformat(temp,&quot;%x&quot;,mngr2proc_msg);</span>
<span id="L472"><span class="lineNum">     472</span>              :       vc_trace.append_val_rdy_str( trace_str, mngr2proc_val, mngr2proc_rdy, temp );</span>
<span id="L473"><span class="lineNum">     473</span>              :       vc_trace.append_str( trace_str, &quot;&gt;&quot; );</span>
<span id="L474"><span class="lineNum">     474</span>              :       if(print_trace) begin</span>
<span id="L475"><span class="lineNum">     475</span>              :         vc_trace.append_str(trace_str,&quot;.&quot;);</span>
<span id="L476"><span class="lineNum">     476</span>              :         vc_trace.append_chars( trace_str, &quot; &quot;, 31 );</span>
<span id="L477"><span class="lineNum">     477</span>              :       end</span>
<span id="L478"><span class="lineNum">     478</span>              :       else begin</span>
<span id="L479"><span class="lineNum">     479</span>              :         $sformat( str, &quot;%x-&quot;,  PC_prev);</span>
<span id="L480"><span class="lineNum">     480</span>              :         vc_trace.append_str(trace_str,str);</span>
<span id="L481"><span class="lineNum">     481</span>              :         vc_trace.append_str( trace_str, { 3896'b0, tinyrv2.disasm( n_inst ) } );</span>
<span id="L482"><span class="lineNum">     482</span>              :       end</span>
<span id="L483"><span class="lineNum">     483</span>              :     </span>
<span id="L484"><span class="lineNum">     484</span>              :       vc_trace.append_str( trace_str, &quot;&gt;&quot; );</span>
<span id="L485"><span class="lineNum">     485</span>              :       $sformat(temp,&quot;%x&quot;,proc2mngr_enq_msg);</span>
<span id="L486"><span class="lineNum">     486</span>              :       vc_trace.append_val_rdy_str( trace_str, proc2mngr_enq_val, proc2mngr_enq_rdy, temp);</span>
<span id="L487"><span class="lineNum">     487</span>              : </span>
<span id="L488"><span class="lineNum">     488</span>              :   end</span>
<span id="L489"><span class="lineNum">     489</span>              :   `VC_TRACE_END</span>
<span id="L490"><span class="lineNum">     490</span>              : </span>
<span id="L491"><span class="lineNum">     491</span>              :   // These trace modules are useful because they breakout all the</span>
<span id="L492"><span class="lineNum">     492</span>              :   // individual fields so you can see them in gtkwave</span>
<span id="L493"><span class="lineNum">     493</span>              : </span>
<span id="L494"><span class="lineNum">     494</span>              :   vc_MemReqMsg4BTrace imem_reqstream_trace</span>
<span id="L495"><span class="lineNum">     495</span>              :   (</span>
<span id="L496"><span class="lineNum">     496</span>              :     .clk   (clk),</span>
<span id="L497"><span class="lineNum">     497</span>              :     .reset (reset),</span>
<span id="L498"><span class="lineNum">     498</span>              :     .val   (imem_reqstream_val),</span>
<span id="L499"><span class="lineNum">     499</span>              :     .rdy   (imem_reqstream_rdy),</span>
<span id="L500"><span class="lineNum">     500</span>              :     .msg   (imem_reqstream_msg)</span>
<span id="L501"><span class="lineNum">     501</span>              :   );</span>
<span id="L502"><span class="lineNum">     502</span>              : </span>
<span id="L503"><span class="lineNum">     503</span>              :   vc_MemReqMsg4BTrace dmem_reqstream_trace</span>
<span id="L504"><span class="lineNum">     504</span>              :   (</span>
<span id="L505"><span class="lineNum">     505</span>              :     .clk   (clk),</span>
<span id="L506"><span class="lineNum">     506</span>              :     .reset (reset),</span>
<span id="L507"><span class="lineNum">     507</span>              :     .val   (dmem_reqstream_val),</span>
<span id="L508"><span class="lineNum">     508</span>              :     .rdy   (dmem_reqstream_rdy),</span>
<span id="L509"><span class="lineNum">     509</span>              :     .msg   (dmem_reqstream_msg)</span>
<span id="L510"><span class="lineNum">     510</span>              :   );</span>
<span id="L511"><span class="lineNum">     511</span>              : </span>
<span id="L512"><span class="lineNum">     512</span>              :   vc_MemRespMsg4BTrace imem_respstream_trace</span>
<span id="L513"><span class="lineNum">     513</span>              :   (</span>
<span id="L514"><span class="lineNum">     514</span>              :     .clk   (clk),</span>
<span id="L515"><span class="lineNum">     515</span>              :     .reset (reset),</span>
<span id="L516"><span class="lineNum">     516</span>              :     .val   (imem_respstream_val),</span>
<span id="L517"><span class="lineNum">     517</span>              :     .rdy   (imem_respstream_rdy),</span>
<span id="L518"><span class="lineNum">     518</span>              :     .msg   (imem_respstream_msg)</span>
<span id="L519"><span class="lineNum">     519</span>              :   );</span>
<span id="L520"><span class="lineNum">     520</span>              : </span>
<span id="L521"><span class="lineNum">     521</span>              :   vc_MemRespMsg4BTrace dmem_respstream_trace</span>
<span id="L522"><span class="lineNum">     522</span>              :   (</span>
<span id="L523"><span class="lineNum">     523</span>              :     .clk   (clk),</span>
<span id="L524"><span class="lineNum">     524</span>              :     .reset (reset),</span>
<span id="L525"><span class="lineNum">     525</span>              :     .val   (dmem_respstream_val),</span>
<span id="L526"><span class="lineNum">     526</span>              :     .rdy   (dmem_respstream_rdy),</span>
<span id="L527"><span class="lineNum">     527</span>              :     .msg   (dmem_respstream_msg)</span>
<span id="L528"><span class="lineNum">     528</span>              :   );</span>
<span id="L529"><span class="lineNum">     529</span>              : </span>
<span id="L530"><span class="lineNum">     530</span>              :   `endif</span>
<span id="L531"><span class="lineNum">     531</span>              : </span>
<span id="L532"><span class="lineNum">     532</span>              : endmodule</span>
<span id="L533"><span class="lineNum">     533</span>              : </span>
<span id="L534"><span class="lineNum">     534</span>              : `endif</span>
<span id="L535"><span class="lineNum">     535</span>              : </span>
        </pre>
              </td>
            </tr>
          </table>
          <br>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
            <tr><td class="versionInfo">Generated by: <a href="https://github.com//linux-test-project/lcov" target="_parent">LCOV version 2.0-1</a></td></tr>
          </table>
          <br>

</body>
</html>
