=====
SETUP
-6.814
16.750
9.936
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll
6.595
6.988
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s17
13.496
14.041
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s18
14.041
14.091
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s19
14.091
14.141
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s20
14.141
14.191
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s21
14.191
14.241
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s22
14.241
14.291
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n250_s1
15.091
15.380
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n214_s0
16.176
16.750
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_6_s0
16.750
=====
SETUP
-6.728
16.666
9.938
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll
6.595
7.001
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n207_s
14.676
15.460
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n215_s0
16.087
16.666
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_5_s0
16.666
=====
SETUP
-6.607
16.536
9.929
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll
6.595
6.988
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s17
13.496
14.041
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s18
14.041
14.091
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s19
14.091
14.141
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s20
14.141
14.191
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s21
14.191
14.241
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s22
14.241
14.291
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n250_s1
15.091
15.380
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n219_s0
15.962
16.536
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_1_s0
16.536
=====
SETUP
-6.599
16.535
9.936
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll
6.595
6.988
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s17
13.496
14.041
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s18
14.041
14.091
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s19
14.091
14.141
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s20
14.141
14.191
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s21
14.191
14.241
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s22
14.241
14.291
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n250_s1
15.091
15.380
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n218_s0
16.027
16.535
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_2_s0
16.535
=====
SETUP
-6.599
16.535
9.936
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll
6.595
6.988
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s17
13.496
14.041
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s18
14.041
14.091
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s19
14.091
14.141
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s20
14.141
14.191
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s21
14.191
14.241
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s22
14.241
14.291
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n250_s1
15.091
15.380
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n213_s0
16.027
16.535
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_7_s0
16.535
=====
SETUP
-6.536
16.474
9.938
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll
6.595
7.001
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n245_s23
14.812
15.408
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n247_s2
15.895
16.474
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir_1_s0
16.474
=====
SETUP
-6.384
16.311
9.926
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll
6.595
6.988
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s17
13.496
14.041
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s18
14.041
14.091
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s19
14.091
14.141
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s20
14.141
14.191
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s21
14.191
14.241
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s22
14.241
14.291
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n250_s1
15.091
15.380
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir_0_s0
16.311
=====
SETUP
-6.207
16.132
9.925
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll
6.595
6.988
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s17
13.496
14.041
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s18
14.041
14.091
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s19
14.091
14.141
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s20
14.141
14.191
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s21
14.191
14.241
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s22
14.241
14.291
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n250_s1
15.091
15.380
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n217_s0
15.813
16.132
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_3_s0
16.132
=====
SETUP
-6.123
17.024
10.902
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_0_s0
8.319
8.702
u_dvi_encoder/serdes_4b_10to1_inst/n148_s2
16.064
16.643
u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[2].oddr_inst
17.024
=====
SETUP
-6.108
17.019
10.911
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_0_s0
8.329
8.711
u_dvi_encoder/serdes_4b_10to1_inst/n150_s2
16.130
16.638
u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[0].oddr_inst
17.019
=====
SETUP
-6.080
16.994
10.914
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_0_s0
8.345
8.728
u_dvi_encoder/serdes_4b_10to1_inst/n146_s2
16.034
16.613
u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[0].oddr_inst
16.994
=====
SETUP
-6.049
16.953
10.905
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_0_s0
8.319
8.702
u_dvi_encoder/serdes_4b_10to1_inst/n144_s2
16.064
16.572
u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[2].oddr_inst
16.953
=====
SETUP
-6.021
16.935
10.914
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3l_0_s0
8.336
8.719
u_dvi_encoder/serdes_4b_10to1_inst/n143_s2
16.046
16.554
u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[3].oddr_inst
16.935
=====
SETUP
-5.981
15.916
9.935
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll
6.595
6.988
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s17
13.496
14.041
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s18
14.041
14.091
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s19
14.091
14.141
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s20
14.141
14.191
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s21
14.191
14.241
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s22
14.241
14.291
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n250_s1
15.091
15.380
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n216_s0
15.597
15.916
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_4_s0
15.916
=====
SETUP
-5.905
15.843
9.938
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll
6.595
6.988
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s17
13.496
14.041
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s18
14.041
14.091
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s19
14.091
14.141
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s20
14.141
14.191
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s21
14.191
14.241
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s22
14.241
14.291
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n250_s1
15.091
15.380
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n220_s0
15.387
15.843
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_0_s0
15.843
=====
SETUP
-5.856
16.767
10.911
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3h_0_s0
8.319
8.702
u_dvi_encoder/serdes_4b_10to1_inst/n147_s2
15.878
16.386
u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[3].oddr_inst
16.767
=====
SETUP
-5.586
16.488
10.902
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_0_s0
8.329
8.711
u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[0].oddr_inst
16.488
=====
SETUP
-5.362
16.273
10.911
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_0_s0
8.319
8.702
u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[2].oddr_inst
16.273
=====
SETUP
-5.359
16.273
10.914
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_0_s0
8.319
8.702
u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[2].oddr_inst
16.273
=====
SETUP
-5.350
16.255
10.905
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3l_0_s0
8.336
8.719
u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[3].oddr_inst
16.255
=====
SETUP
-5.334
16.236
10.902
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3h_0_s0
8.319
8.702
u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[3].oddr_inst
16.236
=====
SETUP
-5.317
16.222
10.905
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_0_s0
8.345
8.728
u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[0].oddr_inst
16.222
=====
SETUP
-4.992
15.893
10.902
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_0_s0
8.338
8.721
u_dvi_encoder/serdes_4b_10to1_inst/n149_s2
15.004
15.512
u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[1].oddr_inst
15.893
=====
SETUP
-4.908
15.812
10.905
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_0_s0
8.336
8.719
u_dvi_encoder/serdes_4b_10to1_inst/n145_s2
14.852
15.431
u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[1].oddr_inst
15.812
=====
SETUP
-4.828
14.764
9.936
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll
6.595
7.001
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n151_s0
14.185
14.764
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_3_s1
14.764
=====
HOLD
-3.156
3.771
6.927
u_dvi_encoder/encg/dout_8_s0
3.173
3.353
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_4_s0
3.771
=====
HOLD
-3.151
3.811
6.962
u_dvi_encoder/encg/dout_4_s0
3.178
3.358
u_dvi_encoder/serdes_4b_10to1_inst/n71_s0
3.620
3.811
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_2_s0
3.811
=====
HOLD
-3.146
3.816
6.962
u_dvi_encoder/encg/dout_6_s0
3.183
3.363
u_dvi_encoder/serdes_4b_10to1_inst/n70_s0
3.625
3.816
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_3_s0
3.816
=====
HOLD
-3.080
3.883
6.962
u_dvi_encoder/encg/dout_2_s0
3.183
3.363
u_dvi_encoder/serdes_4b_10to1_inst/n72_s0
3.625
3.883
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_1_s0
3.883
=====
HOLD
-3.059
3.899
6.957
u_dvi_encoder/encr/dout_5_s0
3.187
3.367
u_dvi_encoder/serdes_4b_10to1_inst/n86_s0
3.641
3.899
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_2_s0
3.899
=====
HOLD
-3.033
3.930
6.964
u_dvi_encoder/encg/dout_1_s0
3.188
3.368
u_dvi_encoder/serdes_4b_10to1_inst/n78_s0
3.611
3.930
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_0_s0
3.930
=====
HOLD
-3.015
3.937
6.952
u_dvi_encoder/encr/dout_3_s0
3.220
3.400
u_dvi_encoder/serdes_4b_10to1_inst/n87_s0
3.746
3.937
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_1_s0
3.937
=====
HOLD
-3.002
3.946
6.949
u_dvi_encoder/encg/dout_9_s0
3.178
3.358
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_4_s0
3.946
=====
HOLD
-2.991
3.971
6.962
u_dvi_encoder/encg/dout_0_s0
3.178
3.358
u_dvi_encoder/serdes_4b_10to1_inst/n73_s0
3.714
3.971
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_0_s0
3.971
=====
HOLD
-2.987
3.986
6.974
u_dvi_encoder/encg/dout_3_s0
3.183
3.363
u_dvi_encoder/serdes_4b_10to1_inst/n77_s0
3.795
3.986
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_1_s0
3.986
=====
HOLD
-2.899
4.058
6.957
u_dvi_encoder/encr/dout_6_s0
3.186
3.366
u_dvi_encoder/serdes_4b_10to1_inst/n80_s0
3.739
4.058
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_3_s0
4.058
=====
HOLD
-2.896
4.036
6.932
u_dvi_encoder/encr/dout_8_s0
3.215
3.395
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_4_s0
4.036
=====
HOLD
-2.893
4.080
6.974
u_dvi_encoder/encg/dout_7_s0
3.183
3.363
u_dvi_encoder/serdes_4b_10to1_inst/n75_s0
3.889
4.080
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_3_s0
4.080
=====
HOLD
-2.868
4.105
6.974
u_dvi_encoder/encg/dout_5_s0
3.183
3.363
u_dvi_encoder/serdes_4b_10to1_inst/n76_s0
3.795
4.105
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_2_s0
4.105
=====
HOLD
-2.815
4.143
6.957
u_dvi_encoder/encb/dout_0_s0
3.209
3.389
u_dvi_encoder/serdes_4b_10to1_inst/n63_s0
3.885
4.143
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_0_s0
4.143
=====
HOLD
-2.765
4.193
6.957
u_dvi_encoder/encr/dout_7_s0
3.218
3.398
u_dvi_encoder/serdes_4b_10to1_inst/n85_s0
3.883
4.193
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_3_s0
4.193
=====
HOLD
-2.755
4.178
6.932
u_dvi_encoder/encr/dout_4_s0
3.213
3.393
u_dvi_encoder/serdes_4b_10to1_inst/n81_s0
3.840
4.178
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_2_s0
4.178
=====
HOLD
-2.748
4.185
6.932
u_dvi_encoder/encb/dout_7_s0
3.206
3.386
u_dvi_encoder/serdes_4b_10to1_inst/n65_s0
3.860
4.185
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_3_s0
4.185
=====
HOLD
-2.745
4.188
6.932
u_dvi_encoder/encb/dout_8_s0
3.204
3.384
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_4_s0
4.188
=====
HOLD
-2.735
4.193
6.927
u_dvi_encoder/encb/dout_9_s0
3.209
3.389
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_4_s0
4.193
=====
HOLD
-2.695
4.263
6.957
u_dvi_encoder/encb/dout_2_s0
3.204
3.384
u_dvi_encoder/serdes_4b_10to1_inst/n62_s0
4.005
4.263
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_1_s0
4.263
=====
HOLD
-2.695
4.263
6.957
u_dvi_encoder/encb/dout_4_s0
3.204
3.384
u_dvi_encoder/serdes_4b_10to1_inst/n61_s0
4.005
4.263
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_2_s0
4.263
=====
HOLD
-2.670
4.288
6.957
u_dvi_encoder/encb/dout_6_s0
3.204
3.384
u_dvi_encoder/serdes_4b_10to1_inst/n60_s0
3.978
4.288
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_3_s0
4.288
=====
HOLD
-2.629
4.340
6.969
u_dvi_encoder/encb/dout_1_s0
3.206
3.386
u_dvi_encoder/serdes_4b_10to1_inst/n68_s0
4.030
4.340
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_0_s0
4.340
=====
HOLD
-2.476
4.461
6.937
u_dvi_encoder/encr/dout_9_s0
3.187
3.367
u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_4_s0
4.461
