
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 4d87019, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v
Parsing SystemVerilog input from `/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v' to AST representation.
Warning: Encountered `parallel_case' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using the Verilog `parallel_case' attribute or the SystemVerilog `unique' or `priority' keywords is recommended!
Generating RTLIL representation for module `\mkSMAdapter4B'.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:1822.3-1838.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:1926.3-1943.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2180.3-2188.10 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2207.3-2219.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2226.3-2239.10 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2282.3-2290.10 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2297.3-2304.10 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2311.3-2319.10 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2336.3-2352.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2402.3-2410.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2441.3-2455.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2462.3-2475.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2498.3-2512.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2519.3-2532.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2548.3-2560.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2567.3-2579.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2602.3-2616.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2623.3-2636.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2708.3-2724.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2731.3-2747.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2914.3-2937.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2938.3-2953.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\SizedFIFO_a'.
Generating RTLIL representation for module `\generic_fifo_sc_a'.
Generating RTLIL representation for module `\SizedFIFO_b'.
Generating RTLIL representation for module `\generic_fifo_sc_b'.
Generating RTLIL representation for module `\SizedFIFO_c'.
Generating RTLIL representation for module `\generic_fifo_sc_c'.
Generating RTLIL representation for module `\ResetToBool'.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4410.1-4416.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: ResetToBool         
root of   0 design levels: generic_fifo_sc_c   
root of   1 design levels: SizedFIFO_c         
root of   0 design levels: generic_fifo_sc_b   
root of   1 design levels: SizedFIFO_b         
root of   0 design levels: generic_fifo_sc_a   
root of   1 design levels: SizedFIFO_a         
root of   2 design levels: mkSMAdapter4B       
Automatically selected mkSMAdapter4B as design top module.

2.2. Analyzing design hierarchy..
Top module:  \mkSMAdapter4B
Used module:     \SizedFIFO_c
Used module:         \generic_fifo_sc_c
Used module:     \ResetToBool
Used module:     \SizedFIFO_b
Used module:         \generic_fifo_sc_b
Used module:     \SizedFIFO_a
Used module:         \generic_fifo_sc_a

2.3. Analyzing design hierarchy..
Top module:  \mkSMAdapter4B
Used module:     \SizedFIFO_c
Used module:         \generic_fifo_sc_c
Used module:     \ResetToBool
Used module:     \SizedFIFO_b
Used module:         \generic_fifo_sc_b
Used module:     \SizedFIFO_a
Used module:         \generic_fifo_sc_a
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4410$999 in module ResetToBool.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4392$989 in module generic_fifo_sc_c.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4383$979 in module generic_fifo_sc_c.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4369$971 in module generic_fifo_sc_c.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4350$954 in module generic_fifo_sc_c.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4341$941 in module generic_fifo_sc_c.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4332$935 in module generic_fifo_sc_c.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4317$931 in module generic_fifo_sc_c.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4299$923 in module generic_fifo_sc_c.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4289$919 in module generic_fifo_sc_c.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3987$909 in module generic_fifo_sc_b.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3978$899 in module generic_fifo_sc_b.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3964$891 in module generic_fifo_sc_b.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3945$874 in module generic_fifo_sc_b.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3936$861 in module generic_fifo_sc_b.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3927$855 in module generic_fifo_sc_b.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3912$851 in module generic_fifo_sc_b.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3894$843 in module generic_fifo_sc_b.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3884$839 in module generic_fifo_sc_b.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3583$829 in module generic_fifo_sc_a.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3574$819 in module generic_fifo_sc_a.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3560$811 in module generic_fifo_sc_a.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3541$794 in module generic_fifo_sc_a.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3532$781 in module generic_fifo_sc_a.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3523$775 in module generic_fifo_sc_a.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3508$771 in module generic_fifo_sc_a.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3490$763 in module generic_fifo_sc_a.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3480$759 in module generic_fifo_sc_a.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757 in module mkSMAdapter4B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2938$756 in module mkSMAdapter4B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2914$755 in module mkSMAdapter4B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2731$679 in module mkSMAdapter4B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2708$674 in module mkSMAdapter4B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2623$635 in module mkSMAdapter4B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2602$630 in module mkSMAdapter4B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2567$622 in module mkSMAdapter4B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2548$617 in module mkSMAdapter4B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2519$610 in module mkSMAdapter4B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2498$605 in module mkSMAdapter4B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2462$602 in module mkSMAdapter4B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2441$597 in module mkSMAdapter4B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2402$564 in module mkSMAdapter4B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2336$544 in module mkSMAdapter4B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2311$534 in module mkSMAdapter4B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2297$530 in module mkSMAdapter4B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2282$527 in module mkSMAdapter4B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2226$510 in module mkSMAdapter4B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2207$505 in module mkSMAdapter4B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2180$494 in module mkSMAdapter4B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:1926$406 in module mkSMAdapter4B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:1822$357 in module mkSMAdapter4B.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 23 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\ResetToBool.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4410$999'.
     1/1: $1\VAL[0:0]
Creating decoders for process `\generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4392$989'.
     1/1: $0\full_n_r[0:0]
Creating decoders for process `\generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4383$979'.
     1/1: $0\empty_n_r[0:0]
Creating decoders for process `\generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4369$971'.
     1/1: $0\cnt[3:0]
Creating decoders for process `\generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4350$954'.
     1/1: $0\empty_r[0:0]
Creating decoders for process `\generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4341$941'.
     1/1: $0\full_r[0:0]
Creating decoders for process `\generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4332$935'.
     1/1: $0\gb2[0:0]
Creating decoders for process `\generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4317$931'.
     1/1: $0\gb[0:0]
Creating decoders for process `\generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4299$923'.
     1/1: $0\rp[2:0]
Creating decoders for process `\generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4289$919'.
     1/1: $0\wp[2:0]
Creating decoders for process `\generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3987$909'.
     1/1: $0\full_n_r[0:0]
Creating decoders for process `\generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3978$899'.
     1/1: $0\empty_n_r[0:0]
Creating decoders for process `\generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3964$891'.
     1/1: $0\cnt[2:0]
Creating decoders for process `\generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3945$874'.
     1/1: $0\empty_r[0:0]
Creating decoders for process `\generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3936$861'.
     1/1: $0\full_r[0:0]
Creating decoders for process `\generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3927$855'.
     1/1: $0\gb2[0:0]
Creating decoders for process `\generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3912$851'.
     1/1: $0\gb[0:0]
Creating decoders for process `\generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3894$843'.
     1/1: $0\rp[1:0]
Creating decoders for process `\generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3884$839'.
     1/1: $0\wp[1:0]
Creating decoders for process `\generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3583$829'.
     1/1: $0\full_n_r[0:0]
Creating decoders for process `\generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3574$819'.
     1/1: $0\empty_n_r[0:0]
Creating decoders for process `\generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3560$811'.
     1/1: $0\cnt[6:0]
Creating decoders for process `\generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3541$794'.
     1/1: $0\empty_r[0:0]
Creating decoders for process `\generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3532$781'.
     1/1: $0\full_r[0:0]
Creating decoders for process `\generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3523$775'.
     1/1: $0\gb2[0:0]
Creating decoders for process `\generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3508$771'.
     1/1: $0\gb[0:0]
Creating decoders for process `\generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3490$763'.
     1/1: $0\rp[5:0]
Creating decoders for process `\generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3480$759'.
     1/1: $0\wp[5:0]
Creating decoders for process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
     1/77: $0\zeroLengthMesg[0:0]
     2/77: $0\wsiWordsRemain[11:0]
     3/77: $0\wsiS_trafficSticky[0:0]
     4/77: $0\wsiS_tBusyCount[31:0]
     5/77: $0\wsiS_statusR[7:0]
     6/77: $0\wsiS_reqFifo_countReg[1:0]
     7/77: $0\wsiS_peerIsReady[0:0]
     8/77: $0\wsiS_pMesgCount[31:0]
     9/77: $0\wsiS_operateD[0:0]
    10/77: $0\wsiS_iMesgCount[31:0]
    11/77: $0\wsiS_errorSticky[0:0]
    12/77: $0\wsiS_burstKind[1:0]
    13/77: $0\wsiM_trafficSticky[0:0]
    14/77: $0\wsiM_tBusyCount[31:0]
    15/77: $0\wsiM_statusR[7:0]
    16/77: $0\wsiM_sThreadBusy_d[0:0]
    17/77: $0\wsiM_reqFifo_q_1[60:0]
    18/77: $0\wsiM_reqFifo_q_0[60:0]
    19/77: $0\wsiM_reqFifo_c_r[1:0]
    20/77: $0\wsiM_peerIsReady[0:0]
    21/77: $0\wsiM_pMesgCount[31:0]
    22/77: $0\wsiM_operateD[0:0]
    23/77: $0\wsiM_iMesgCount[31:0]
    24/77: $0\wsiM_errorSticky[0:0]
    25/77: $0\wsiM_burstKind[1:0]
    26/77: $0\wmi_sThreadBusy_d[0:0]
    27/77: $0\wmi_sFlagReg[31:0]
    28/77: $0\wmi_sDataThreadBusy_d[0:0]
    29/77: $0\wmi_reqF_q_1[31:0]
    30/77: $0\wmi_reqF_q_0[31:0]
    31/77: $0\wmi_reqF_c_r[1:0]
    32/77: $0\wmi_peerIsReady[0:0]
    33/77: $0\wmi_operateD[0:0]
    34/77: $0\wmi_mFlagF_q_1[31:0]
    35/77: $0\wmi_mFlagF_q_0[31:0]
    36/77: $0\wmi_mFlagF_c_r[1:0]
    37/77: $0\wmi_dhF_q_1[37:0]
    38/77: $0\wmi_dhF_q_0[37:0]
    39/77: $0\wmi_dhF_c_r[1:0]
    40/77: $0\wmi_busyWithMessage[0:0]
    41/77: $0\wci_sThreadBusy_d[0:0]
    42/77: $0\wci_sFlagReg[0:0]
    43/77: $0\wci_respF_q_1[33:0]
    44/77: $0\wci_respF_q_0[33:0]
    45/77: $0\wci_respF_c_r[1:0]
    46/77: $0\wci_reqF_countReg[1:0]
    47/77: $0\wci_nState[2:0]
    48/77: $0\wci_illegalEdge[0:0]
    49/77: $0\wci_ctlOpActive[0:0]
    50/77: $0\wci_ctlAckReg[0:0]
    51/77: $0\wci_cState[2:0]
    52/77: $0\wci_cEdge[2:0]
    53/77: $0\valExpect[31:0]
    54/77: $0\unrollCnt[15:0]
    55/77: $0\thisMesg[31:0]
    56/77: $0\smaCtrl[31:0]
    57/77: $0\readyToRequest[0:0]
    58/77: $0\readyToPush[0:0]
    59/77: $0\preciseBurst[0:0]
    60/77: $0\opcode[8:0]
    61/77: $0\mesgReqValid[0:0]
    62/77: $0\mesgReqOK[0:0]
    63/77: $0\mesgReqAddr[13:0]
    64/77: $0\mesgPreRequest[0:0]
    65/77: $0\mesgLengthSoFar[13:0]
    66/77: $0\mesgLength[14:0]
    67/77: $0\mesgCount[31:0]
    68/77: $0\lastMesg[31:0]
    69/77: $0\impreciseBurst[0:0]
    70/77: $0\firstMsgReq[0:0]
    71/77: $0\fabWordsRemain[13:0]
    72/77: $0\fabWordsCurReq[13:0]
    73/77: $0\fabRespCredit_value[3:0]
    74/77: $0\errCount[31:0]
    75/77: $0\endOfMessage[0:0]
    76/77: $0\doAbort[0:0]
    77/77: $0\abortCount[31:0]
Creating decoders for process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2938$756'.
     1/1: $1\value__h6065[31:0]
Creating decoders for process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2914$755'.
     1/1: $1\x_data__h15447[31:0]
Creating decoders for process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2731$679'.
     1/1: $1\wsiM_reqFifo_q_1__D_IN[60:0]
Creating decoders for process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2708$674'.
     1/1: $1\wsiM_reqFifo_q_0__D_IN[60:0]
Creating decoders for process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2623$635'.
     1/1: $1\wmi_reqF_q_1__D_IN[31:0]
Creating decoders for process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2602$630'.
     1/1: $1\wmi_reqF_q_0__D_IN[31:0]
Creating decoders for process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2567$622'.
     1/1: $1\wmi_mFlagF_q_1__D_IN[31:0]
Creating decoders for process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2548$617'.
     1/1: $1\wmi_mFlagF_q_0__D_IN[31:0]
Creating decoders for process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2519$610'.
     1/1: $1\wmi_dhF_q_1__D_IN[37:0]
Creating decoders for process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2498$605'.
     1/1: $1\wmi_dhF_q_0__D_IN[37:0]
Creating decoders for process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2462$602'.
     1/1: $1\wci_respF_q_1__D_IN[33:0]
Creating decoders for process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2441$597'.
     1/1: $1\wci_respF_q_0__D_IN[33:0]
Creating decoders for process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2402$564'.
     1/1: $1\wci_nState__D_IN[2:0]
Creating decoders for process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2336$544'.
     1/1: $1\thisMesg__D_IN[31:0]
Creating decoders for process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2311$534'.
     1/1: $1\readyToPush__D_IN[0:0]
Creating decoders for process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2297$530'.
     1/1: $1\preciseBurst__D_IN[0:0]
Creating decoders for process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2282$527'.
     1/1: $1\opcode__D_IN[8:0]
Creating decoders for process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2226$510'.
     1/1: $1\mesgLength__D_IN[14:0]
Creating decoders for process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2207$505'.
     1/1: $1\mesgCount__D_IN[31:0]
Creating decoders for process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2180$494'.
     1/1: $1\impreciseBurst__D_IN[0:0]
Creating decoders for process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:1926$406'.
     1/1: $1\MUX_wmi_reqF_q_0__write_1__VAL_1[31:0]
Creating decoders for process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:1822$357'.
     1/1: $1\MUX_wci_respF_q_0__write_1__VAL_1[33:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
Latch inferred for signal `\ResetToBool.\VAL' from process `\ResetToBool.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4410$999': $auto$proc_dlatch.cc:427:proc_dlatch$1793
No latch inferred for signal `\mkSMAdapter4B.\value__h6065' from process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2938$756'.
No latch inferred for signal `\mkSMAdapter4B.\x_data__h15447' from process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2914$755'.
No latch inferred for signal `\mkSMAdapter4B.\wsiM_reqFifo_q_1__D_IN' from process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2731$679'.
No latch inferred for signal `\mkSMAdapter4B.\wsiM_reqFifo_q_0__D_IN' from process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2708$674'.
No latch inferred for signal `\mkSMAdapter4B.\wmi_reqF_q_1__D_IN' from process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2623$635'.
No latch inferred for signal `\mkSMAdapter4B.\wmi_reqF_q_0__D_IN' from process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2602$630'.
No latch inferred for signal `\mkSMAdapter4B.\wmi_mFlagF_q_1__D_IN' from process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2567$622'.
No latch inferred for signal `\mkSMAdapter4B.\wmi_mFlagF_q_0__D_IN' from process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2548$617'.
No latch inferred for signal `\mkSMAdapter4B.\wmi_dhF_q_1__D_IN' from process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2519$610'.
No latch inferred for signal `\mkSMAdapter4B.\wmi_dhF_q_0__D_IN' from process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2498$605'.
No latch inferred for signal `\mkSMAdapter4B.\wci_respF_q_1__D_IN' from process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2462$602'.
No latch inferred for signal `\mkSMAdapter4B.\wci_respF_q_0__D_IN' from process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2441$597'.
No latch inferred for signal `\mkSMAdapter4B.\wci_nState__D_IN' from process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2402$564'.
No latch inferred for signal `\mkSMAdapter4B.\thisMesg__D_IN' from process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2336$544'.
No latch inferred for signal `\mkSMAdapter4B.\readyToPush__D_IN' from process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2311$534'.
No latch inferred for signal `\mkSMAdapter4B.\preciseBurst__D_IN' from process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2297$530'.
No latch inferred for signal `\mkSMAdapter4B.\opcode__D_IN' from process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2282$527'.
No latch inferred for signal `\mkSMAdapter4B.\mesgLength__D_IN' from process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2226$510'.
No latch inferred for signal `\mkSMAdapter4B.\mesgCount__D_IN' from process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2207$505'.
No latch inferred for signal `\mkSMAdapter4B.\impreciseBurst__D_IN' from process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2180$494'.
No latch inferred for signal `\mkSMAdapter4B.\MUX_wmi_reqF_q_0__write_1__VAL_1' from process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:1926$406'.
No latch inferred for signal `\mkSMAdapter4B.\MUX_wci_respF_q_0__write_1__VAL_1' from process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:1822$357'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\generic_fifo_sc_c.\full_n_r' using process `\generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4392$989'.
  created $dff cell `$procdff$1794' with positive edge clock.
Creating register for signal `\generic_fifo_sc_c.\empty_n_r' using process `\generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4383$979'.
  created $dff cell `$procdff$1795' with positive edge clock.
Creating register for signal `\generic_fifo_sc_c.\cnt' using process `\generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4369$971'.
  created $dff cell `$procdff$1796' with positive edge clock.
Creating register for signal `\generic_fifo_sc_c.\empty_r' using process `\generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4350$954'.
  created $dff cell `$procdff$1797' with positive edge clock.
Creating register for signal `\generic_fifo_sc_c.\full_r' using process `\generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4341$941'.
  created $dff cell `$procdff$1798' with positive edge clock.
Creating register for signal `\generic_fifo_sc_c.\gb2' using process `\generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4332$935'.
  created $dff cell `$procdff$1799' with positive edge clock.
Creating register for signal `\generic_fifo_sc_c.\gb' using process `\generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4317$931'.
  created $dff cell `$procdff$1800' with positive edge clock.
Creating register for signal `\generic_fifo_sc_c.\rp' using process `\generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4299$923'.
  created $dff cell `$procdff$1801' with positive edge clock.
Creating register for signal `\generic_fifo_sc_c.\wp' using process `\generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4289$919'.
  created $dff cell `$procdff$1802' with positive edge clock.
Creating register for signal `\generic_fifo_sc_b.\full_n_r' using process `\generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3987$909'.
  created $dff cell `$procdff$1803' with positive edge clock.
Creating register for signal `\generic_fifo_sc_b.\empty_n_r' using process `\generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3978$899'.
  created $dff cell `$procdff$1804' with positive edge clock.
Creating register for signal `\generic_fifo_sc_b.\cnt' using process `\generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3964$891'.
  created $dff cell `$procdff$1805' with positive edge clock.
Creating register for signal `\generic_fifo_sc_b.\empty_r' using process `\generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3945$874'.
  created $dff cell `$procdff$1806' with positive edge clock.
Creating register for signal `\generic_fifo_sc_b.\full_r' using process `\generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3936$861'.
  created $dff cell `$procdff$1807' with positive edge clock.
Creating register for signal `\generic_fifo_sc_b.\gb2' using process `\generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3927$855'.
  created $dff cell `$procdff$1808' with positive edge clock.
Creating register for signal `\generic_fifo_sc_b.\gb' using process `\generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3912$851'.
  created $dff cell `$procdff$1809' with positive edge clock.
Creating register for signal `\generic_fifo_sc_b.\rp' using process `\generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3894$843'.
  created $dff cell `$procdff$1810' with positive edge clock.
Creating register for signal `\generic_fifo_sc_b.\wp' using process `\generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3884$839'.
  created $dff cell `$procdff$1811' with positive edge clock.
Creating register for signal `\generic_fifo_sc_a.\full_n_r' using process `\generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3583$829'.
  created $dff cell `$procdff$1812' with positive edge clock.
Creating register for signal `\generic_fifo_sc_a.\empty_n_r' using process `\generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3574$819'.
  created $dff cell `$procdff$1813' with positive edge clock.
Creating register for signal `\generic_fifo_sc_a.\cnt' using process `\generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3560$811'.
  created $dff cell `$procdff$1814' with positive edge clock.
Creating register for signal `\generic_fifo_sc_a.\empty_r' using process `\generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3541$794'.
  created $dff cell `$procdff$1815' with positive edge clock.
Creating register for signal `\generic_fifo_sc_a.\full_r' using process `\generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3532$781'.
  created $dff cell `$procdff$1816' with positive edge clock.
Creating register for signal `\generic_fifo_sc_a.\gb2' using process `\generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3523$775'.
  created $dff cell `$procdff$1817' with positive edge clock.
Creating register for signal `\generic_fifo_sc_a.\gb' using process `\generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3508$771'.
  created $dff cell `$procdff$1818' with positive edge clock.
Creating register for signal `\generic_fifo_sc_a.\rp' using process `\generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3490$763'.
  created $dff cell `$procdff$1819' with positive edge clock.
Creating register for signal `\generic_fifo_sc_a.\wp' using process `\generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3480$759'.
  created $dff cell `$procdff$1820' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\abortCount' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1821' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\doAbort' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1822' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\endOfMessage' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1823' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\errCount' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1824' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\fabRespCredit_value' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1825' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\fabWordsCurReq' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1826' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\fabWordsRemain' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1827' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\firstMsgReq' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1828' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\impreciseBurst' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1829' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\lastMesg' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1830' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\mesgCount' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1831' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\mesgLength' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1832' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\mesgLengthSoFar' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1833' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\mesgPreRequest' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1834' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\mesgReqAddr' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1835' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\mesgReqOK' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1836' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\mesgReqValid' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1837' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\opcode' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1838' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\preciseBurst' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1839' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\readyToPush' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1840' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\readyToRequest' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1841' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\smaCtrl' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1842' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\thisMesg' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1843' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\unrollCnt' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1844' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\valExpect' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1845' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wci_cEdge' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1846' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wci_cState' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1847' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wci_ctlAckReg' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1848' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wci_ctlOpActive' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1849' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wci_illegalEdge' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1850' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wci_nState' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1851' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wci_reqF_countReg' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1852' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wci_respF_c_r' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1853' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wci_respF_q_0' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1854' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wci_respF_q_1' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1855' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wci_sFlagReg' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1856' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wci_sThreadBusy_d' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1857' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wmi_busyWithMessage' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1858' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wmi_dhF_c_r' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1859' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wmi_dhF_q_0' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1860' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wmi_dhF_q_1' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1861' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wmi_mFlagF_c_r' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1862' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wmi_mFlagF_q_0' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1863' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wmi_mFlagF_q_1' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1864' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wmi_operateD' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1865' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wmi_peerIsReady' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1866' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wmi_reqF_c_r' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1867' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wmi_reqF_q_0' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1868' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wmi_reqF_q_1' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1869' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wmi_sDataThreadBusy_d' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1870' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wmi_sFlagReg' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1871' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wmi_sThreadBusy_d' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1872' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wsiM_burstKind' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1873' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wsiM_errorSticky' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1874' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wsiM_iMesgCount' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1875' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wsiM_operateD' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1876' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wsiM_pMesgCount' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1877' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wsiM_peerIsReady' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1878' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wsiM_reqFifo_c_r' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1879' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wsiM_reqFifo_q_0' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1880' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wsiM_reqFifo_q_1' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1881' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wsiM_sThreadBusy_d' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1882' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wsiM_statusR' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1883' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wsiM_tBusyCount' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1884' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wsiM_trafficSticky' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1885' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wsiS_burstKind' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1886' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wsiS_errorSticky' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1887' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wsiS_iMesgCount' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1888' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wsiS_operateD' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1889' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wsiS_pMesgCount' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1890' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wsiS_peerIsReady' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1891' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wsiS_reqFifo_countReg' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1892' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wsiS_statusR' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1893' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wsiS_tBusyCount' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1894' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wsiS_trafficSticky' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1895' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\wsiWordsRemain' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1896' with positive edge clock.
Creating register for signal `\mkSMAdapter4B.\zeroLengthMesg' using process `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
  created $dff cell `$procdff$1897' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\ResetToBool.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4410$999'.
Removing empty process `ResetToBool.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4410$999'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4392$989'.
Removing empty process `generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4392$989'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4383$979'.
Removing empty process `generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4383$979'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4369$971'.
Removing empty process `generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4369$971'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4350$954'.
Removing empty process `generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4350$954'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4341$941'.
Removing empty process `generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4341$941'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4332$935'.
Removing empty process `generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4332$935'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4317$931'.
Removing empty process `generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4317$931'.
Found and cleaned up 3 empty switches in `\generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4299$923'.
Removing empty process `generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4299$923'.
Found and cleaned up 3 empty switches in `\generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4289$919'.
Removing empty process `generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4289$919'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3987$909'.
Removing empty process `generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3987$909'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3978$899'.
Removing empty process `generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3978$899'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3964$891'.
Removing empty process `generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3964$891'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3945$874'.
Removing empty process `generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3945$874'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3936$861'.
Removing empty process `generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3936$861'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3927$855'.
Removing empty process `generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3927$855'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3912$851'.
Removing empty process `generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3912$851'.
Found and cleaned up 3 empty switches in `\generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3894$843'.
Removing empty process `generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3894$843'.
Found and cleaned up 3 empty switches in `\generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3884$839'.
Removing empty process `generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3884$839'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3583$829'.
Removing empty process `generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3583$829'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3574$819'.
Removing empty process `generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3574$819'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3560$811'.
Removing empty process `generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3560$811'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3541$794'.
Removing empty process `generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3541$794'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3532$781'.
Removing empty process `generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3532$781'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3523$775'.
Removing empty process `generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3523$775'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3508$771'.
Removing empty process `generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3508$771'.
Found and cleaned up 3 empty switches in `\generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3490$763'.
Removing empty process `generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3490$763'.
Found and cleaned up 3 empty switches in `\generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3480$759'.
Removing empty process `generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3480$759'.
Found and cleaned up 78 empty switches in `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
Removing empty process `mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2957$757'.
Found and cleaned up 1 empty switch in `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2938$756'.
Removing empty process `mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2938$756'.
Found and cleaned up 1 empty switch in `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2914$755'.
Removing empty process `mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2914$755'.
Found and cleaned up 1 empty switch in `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2731$679'.
Removing empty process `mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2731$679'.
Found and cleaned up 1 empty switch in `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2708$674'.
Removing empty process `mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2708$674'.
Found and cleaned up 1 empty switch in `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2623$635'.
Removing empty process `mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2623$635'.
Found and cleaned up 1 empty switch in `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2602$630'.
Removing empty process `mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2602$630'.
Found and cleaned up 1 empty switch in `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2567$622'.
Removing empty process `mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2567$622'.
Found and cleaned up 1 empty switch in `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2548$617'.
Removing empty process `mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2548$617'.
Found and cleaned up 1 empty switch in `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2519$610'.
Removing empty process `mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2519$610'.
Found and cleaned up 1 empty switch in `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2498$605'.
Removing empty process `mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2498$605'.
Found and cleaned up 1 empty switch in `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2462$602'.
Removing empty process `mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2462$602'.
Found and cleaned up 1 empty switch in `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2441$597'.
Removing empty process `mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2441$597'.
Found and cleaned up 1 empty switch in `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2402$564'.
Removing empty process `mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2402$564'.
Found and cleaned up 1 empty switch in `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2336$544'.
Removing empty process `mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2336$544'.
Found and cleaned up 1 empty switch in `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2311$534'.
Removing empty process `mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2311$534'.
Found and cleaned up 1 empty switch in `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2297$530'.
Removing empty process `mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2297$530'.
Found and cleaned up 1 empty switch in `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2282$527'.
Removing empty process `mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2282$527'.
Found and cleaned up 1 empty switch in `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2226$510'.
Removing empty process `mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2226$510'.
Found and cleaned up 1 empty switch in `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2207$505'.
Removing empty process `mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2207$505'.
Found and cleaned up 1 empty switch in `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2180$494'.
Removing empty process `mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2180$494'.
Found and cleaned up 1 empty switch in `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:1926$406'.
Removing empty process `mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:1926$406'.
Found and cleaned up 1 empty switch in `\mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:1822$357'.
Removing empty process `mkSMAdapter4B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:1822$357'.
Cleaned up 203 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module ResetToBool.
<suppressed ~6 debug messages>
Optimizing module generic_fifo_sc_c.
<suppressed ~9 debug messages>
Optimizing module SizedFIFO_c.
Optimizing module generic_fifo_sc_b.
<suppressed ~9 debug messages>
Optimizing module SizedFIFO_b.
Optimizing module generic_fifo_sc_a.
<suppressed ~9 debug messages>
Optimizing module SizedFIFO_a.
Optimizing module mkSMAdapter4B.
<suppressed ~207 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ResetToBool.
Optimizing module generic_fifo_sc_c.
Optimizing module SizedFIFO_c.
Optimizing module generic_fifo_sc_b.
Optimizing module SizedFIFO_b.
Optimizing module generic_fifo_sc_a.
Optimizing module SizedFIFO_a.
Optimizing module mkSMAdapter4B.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ResetToBool'.
Finding identical cells in module `\generic_fifo_sc_c'.
<suppressed ~57 debug messages>
Finding identical cells in module `\SizedFIFO_c'.
Finding identical cells in module `\generic_fifo_sc_b'.
<suppressed ~57 debug messages>
Finding identical cells in module `\SizedFIFO_b'.
Finding identical cells in module `\generic_fifo_sc_a'.
<suppressed ~57 debug messages>
Finding identical cells in module `\SizedFIFO_a'.
Finding identical cells in module `\mkSMAdapter4B'.
<suppressed ~621 debug messages>
Removed a total of 264 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ResetToBool..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \generic_fifo_sc_c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \SizedFIFO_c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \generic_fifo_sc_b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \SizedFIFO_b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \generic_fifo_sc_a..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \SizedFIFO_a..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mkSMAdapter4B..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2899$738.
Removed 1 multiplexer ports.
<suppressed ~125 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ResetToBool.
  Optimizing cells in module \generic_fifo_sc_c.
  Optimizing cells in module \SizedFIFO_c.
  Optimizing cells in module \generic_fifo_sc_b.
  Optimizing cells in module \SizedFIFO_b.
  Optimizing cells in module \generic_fifo_sc_a.
  Optimizing cells in module \SizedFIFO_a.
  Optimizing cells in module \mkSMAdapter4B.
    New ctrl vector for $pmux cell $procmux$1763: { $auto$opt_reduce.cc:134:opt_mux$1899 $logic_and$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:1656$239_Y }
    New ctrl vector for $pmux cell $procmux$1730: { $logic_and$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:1402$73_Y $auto$opt_reduce.cc:134:opt_mux$1901 $logic_and$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:1656$239_Y }
  Optimizing cells in module \mkSMAdapter4B.
Performed a total of 2 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ResetToBool'.
Finding identical cells in module `\generic_fifo_sc_c'.
Finding identical cells in module `\SizedFIFO_c'.
Finding identical cells in module `\generic_fifo_sc_b'.
Finding identical cells in module `\SizedFIFO_b'.
Finding identical cells in module `\generic_fifo_sc_a'.
Finding identical cells in module `\SizedFIFO_a'.
Finding identical cells in module `\mkSMAdapter4B'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$proc_dlatch.cc:427:proc_dlatch$1793 ($dlatch) from module ResetToBool.
Adding SRST signal on $procdff$1794 ($dff) from module generic_fifo_sc_c (D = $procmux$1007_Y, Q = \full_n_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1902 ($sdff) from module generic_fifo_sc_c (D = $procmux$1007_Y, Q = \full_n_r).
Adding SRST signal on $procdff$1795 ($dff) from module generic_fifo_sc_c (D = $procmux$1018_Y, Q = \empty_n_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$1910 ($sdff) from module generic_fifo_sc_c (D = $procmux$1018_Y, Q = \empty_n_r).
Adding SRST signal on $procdff$1796 ($dff) from module generic_fifo_sc_c (D = $procmux$1029_Y, Q = \cnt, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$1918 ($sdff) from module generic_fifo_sc_c (D = $procmux$1029_Y, Q = \cnt).
Adding SRST signal on $procdff$1797 ($dff) from module generic_fifo_sc_c (D = $procmux$1040_Y, Q = \empty_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$1926 ($sdff) from module generic_fifo_sc_c (D = $procmux$1040_Y, Q = \empty_r).
Adding SRST signal on $procdff$1798 ($dff) from module generic_fifo_sc_c (D = $procmux$1051_Y, Q = \full_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1934 ($sdff) from module generic_fifo_sc_c (D = $procmux$1051_Y, Q = \full_r).
Adding SRST signal on $procdff$1799 ($dff) from module generic_fifo_sc_c (D = $procmux$1062_Y, Q = \gb2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1942 ($sdff) from module generic_fifo_sc_c (D = $procmux$1062_Y, Q = \gb2).
Adding SRST signal on $procdff$1800 ($dff) from module generic_fifo_sc_c (D = $procmux$1073_Y, Q = \gb, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1950 ($sdff) from module generic_fifo_sc_c (D = $procmux$1073_Y, Q = \gb).
Adding SRST signal on $procdff$1801 ($dff) from module generic_fifo_sc_c (D = $procmux$1081_Y, Q = \rp, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$1958 ($sdff) from module generic_fifo_sc_c (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4306$925_Y, Q = \rp).
Adding SRST signal on $procdff$1802 ($dff) from module generic_fifo_sc_c (D = $procmux$1089_Y, Q = \wp, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$1964 ($sdff) from module generic_fifo_sc_c (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:4296$921_Y, Q = \wp).
Adding SRST signal on $procdff$1803 ($dff) from module generic_fifo_sc_b (D = $procmux$1100_Y, Q = \full_n_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1970 ($sdff) from module generic_fifo_sc_b (D = $procmux$1100_Y, Q = \full_n_r).
Adding SRST signal on $procdff$1804 ($dff) from module generic_fifo_sc_b (D = $procmux$1111_Y, Q = \empty_n_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$1978 ($sdff) from module generic_fifo_sc_b (D = $procmux$1111_Y, Q = \empty_n_r).
Adding SRST signal on $procdff$1805 ($dff) from module generic_fifo_sc_b (D = $procmux$1122_Y, Q = \cnt, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$1986 ($sdff) from module generic_fifo_sc_b (D = $procmux$1122_Y, Q = \cnt).
Adding SRST signal on $procdff$1806 ($dff) from module generic_fifo_sc_b (D = $procmux$1133_Y, Q = \empty_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$1994 ($sdff) from module generic_fifo_sc_b (D = $procmux$1133_Y, Q = \empty_r).
Adding SRST signal on $procdff$1807 ($dff) from module generic_fifo_sc_b (D = $procmux$1144_Y, Q = \full_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2002 ($sdff) from module generic_fifo_sc_b (D = $procmux$1144_Y, Q = \full_r).
Adding SRST signal on $procdff$1808 ($dff) from module generic_fifo_sc_b (D = $procmux$1155_Y, Q = \gb2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2010 ($sdff) from module generic_fifo_sc_b (D = $procmux$1155_Y, Q = \gb2).
Adding SRST signal on $procdff$1809 ($dff) from module generic_fifo_sc_b (D = $procmux$1166_Y, Q = \gb, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2018 ($sdff) from module generic_fifo_sc_b (D = $procmux$1166_Y, Q = \gb).
Adding SRST signal on $procdff$1810 ($dff) from module generic_fifo_sc_b (D = $procmux$1174_Y, Q = \rp, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2026 ($sdff) from module generic_fifo_sc_b (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3901$845_Y, Q = \rp).
Adding SRST signal on $procdff$1811 ($dff) from module generic_fifo_sc_b (D = $procmux$1182_Y, Q = \wp, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2032 ($sdff) from module generic_fifo_sc_b (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3891$841_Y, Q = \wp).
Adding SRST signal on $procdff$1812 ($dff) from module generic_fifo_sc_a (D = $procmux$1193_Y, Q = \full_n_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2038 ($sdff) from module generic_fifo_sc_a (D = $procmux$1193_Y, Q = \full_n_r).
Adding SRST signal on $procdff$1813 ($dff) from module generic_fifo_sc_a (D = $procmux$1204_Y, Q = \empty_n_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$2046 ($sdff) from module generic_fifo_sc_a (D = $procmux$1204_Y, Q = \empty_n_r).
Adding SRST signal on $procdff$1814 ($dff) from module generic_fifo_sc_a (D = $procmux$1215_Y, Q = \cnt, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2054 ($sdff) from module generic_fifo_sc_a (D = $procmux$1215_Y, Q = \cnt).
Adding SRST signal on $procdff$1815 ($dff) from module generic_fifo_sc_a (D = $procmux$1226_Y, Q = \empty_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$2062 ($sdff) from module generic_fifo_sc_a (D = $procmux$1226_Y, Q = \empty_r).
Adding SRST signal on $procdff$1816 ($dff) from module generic_fifo_sc_a (D = $procmux$1237_Y, Q = \full_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2070 ($sdff) from module generic_fifo_sc_a (D = $procmux$1237_Y, Q = \full_r).
Adding SRST signal on $procdff$1817 ($dff) from module generic_fifo_sc_a (D = $procmux$1248_Y, Q = \gb2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2078 ($sdff) from module generic_fifo_sc_a (D = $procmux$1248_Y, Q = \gb2).
Adding SRST signal on $procdff$1818 ($dff) from module generic_fifo_sc_a (D = $procmux$1259_Y, Q = \gb, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2086 ($sdff) from module generic_fifo_sc_a (D = $procmux$1259_Y, Q = \gb).
Adding SRST signal on $procdff$1819 ($dff) from module generic_fifo_sc_a (D = $procmux$1267_Y, Q = \rp, rval = 6'000000).
Adding EN signal on $auto$ff.cc:262:slice$2094 ($sdff) from module generic_fifo_sc_a (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3497$765_Y, Q = \rp).
Adding SRST signal on $procdff$1820 ($dff) from module generic_fifo_sc_a (D = $procmux$1275_Y, Q = \wp, rval = 6'000000).
Adding EN signal on $auto$ff.cc:262:slice$2100 ($sdff) from module generic_fifo_sc_a (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:3487$761_Y, Q = \wp).
Adding SRST signal on $procdff$1850 ($dff) from module mkSMAdapter4B (D = $procmux$1512_Y, Q = \wci_illegalEdge, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2106 ($sdff) from module mkSMAdapter4B (D = $logic_and$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2395$561_Y, Q = \wci_illegalEdge).
Adding SRST signal on $procdff$1895 ($dff) from module mkSMAdapter4B (D = $procmux$1293_Y, Q = \wsiS_trafficSticky, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2108 ($sdff) from module mkSMAdapter4B (D = 1'1, Q = \wsiS_trafficSticky).
Adding EN signal on $procdff$1874 ($dff) from module mkSMAdapter4B (D = 1'0, Q = \wsiM_errorSticky).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$2110 ($dffe) from module mkSMAdapter4B.
Adding SRST signal on $procdff$1873 ($dff) from module mkSMAdapter4B (D = $procmux$1397_Y, Q = \wsiM_burstKind, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2111 ($sdff) from module mkSMAdapter4B (D = $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2656$642_Y, Q = \wsiM_burstKind).
Adding SRST signal on $procdff$1843 ($dff) from module mkSMAdapter4B (D = $procmux$1547_Y, Q = \thisMesg, rval = 32'11111110111111101111111111111110).
Adding EN signal on $auto$ff.cc:262:slice$2113 ($sdff) from module mkSMAdapter4B (D = $procmux$1730_Y, Q = \thisMesg).
Adding SRST signal on $procdff$1832 ($dff) from module mkSMAdapter4B (D = $procmux$1599_Y, Q = \mesgLength, rval = 15'010101010101010).
Adding EN signal on $auto$ff.cc:262:slice$2115 ($sdff) from module mkSMAdapter4B (D = $procmux$1760_Y, Q = \mesgLength).
Adding SRST signal on $procdff$1875 ($dff) from module mkSMAdapter4B (D = $procmux$1387_Y, Q = \wsiM_iMesgCount, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$2117 ($sdff) from module mkSMAdapter4B (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2671$654_Y, Q = \wsiM_iMesgCount).
Adding SRST signal on $procdff$1822 ($dff) from module mkSMAdapter4B (D = $procmux$1646_Y, Q = \doAbort, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2119 ($sdff) from module mkSMAdapter4B (D = 1'0, Q = \doAbort).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$2120 ($sdffe) from module mkSMAdapter4B.
Adding SRST signal on $procdff$1821 ($dff) from module mkSMAdapter4B (D = $procmux$1651_Y, Q = \abortCount, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$2121 ($sdff) from module mkSMAdapter4B (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2134$479_Y, Q = \abortCount).
Adding SRST signal on $procdff$1894 ($dff) from module mkSMAdapter4B (D = $procmux$1298_Y, Q = \wsiS_tBusyCount, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$2123 ($sdff) from module mkSMAdapter4B (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2835$721_Y, Q = \wsiS_tBusyCount).
Adding SRST signal on $procdff$1884 ($dff) from module mkSMAdapter4B (D = $procmux$1345_Y, Q = \wsiM_tBusyCount, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$2125 ($sdff) from module mkSMAdapter4B (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2766$683_Y, Q = \wsiM_tBusyCount).
Adding SRST signal on $procdff$1882 ($dff) from module mkSMAdapter4B (D = \wsiM1_SThreadBusy, Q = \wsiM_sThreadBusy_d, rval = 1'1).
Adding SRST signal on $procdff$1881 ($dff) from module mkSMAdapter4B (D = $procmux$1357_Y, Q = \wsiM_reqFifo_q_1, rval = 61'0000000000000000010101010101010101010101010101010101000000000).
Adding EN signal on $auto$ff.cc:262:slice$2128 ($sdff) from module mkSMAdapter4B (D = $procmux$1675_Y, Q = \wsiM_reqFifo_q_1).
Adding SRST signal on $procdff$1880 ($dff) from module mkSMAdapter4B (D = $procmux$1362_Y, Q = \wsiM_reqFifo_q_0, rval = 61'0000000000000000010101010101010101010101010101010101000000000).
Adding EN signal on $auto$ff.cc:262:slice$2130 ($sdff) from module mkSMAdapter4B (D = $procmux$1680_Y, Q = \wsiM_reqFifo_q_0).
Adding SRST signal on $procdff$1879 ($dff) from module mkSMAdapter4B (D = $procmux$1367_Y, Q = \wsiM_reqFifo_c_r, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2132 ($sdff) from module mkSMAdapter4B (D = $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2696$668_Y, Q = \wsiM_reqFifo_c_r).
Adding SRST signal on $procdff$1872 ($dff) from module mkSMAdapter4B (D = \wmiM_SThreadBusy, Q = \wmi_sThreadBusy_d, rval = 1'0).
Adding SRST signal on $procdff$1871 ($dff) from module mkSMAdapter4B (D = \wmiM_SFlag, Q = \wmi_sFlagReg, rval = 0).
Adding SRST signal on $procdff$1870 ($dff) from module mkSMAdapter4B (D = \wmiM_SDataThreadBusy, Q = \wmi_sDataThreadBusy_d, rval = 1'0).
Adding SRST signal on $procdff$1866 ($dff) from module mkSMAdapter4B (D = \wmiM_SReset_n, Q = \wmi_peerIsReady, rval = 1'0).
Adding SRST signal on $procdff$1869 ($dff) from module mkSMAdapter4B (D = $procmux$1417_Y, Q = \wmi_reqF_q_1, rval = 178956970).
Adding EN signal on $auto$ff.cc:262:slice$2138 ($sdff) from module mkSMAdapter4B (D = $procmux$1685_Y, Q = \wmi_reqF_q_1).
Adding SRST signal on $procdff$1868 ($dff) from module mkSMAdapter4B (D = $procmux$1422_Y, Q = \wmi_reqF_q_0, rval = 178956970).
Adding EN signal on $auto$ff.cc:262:slice$2140 ($sdff) from module mkSMAdapter4B (D = $procmux$1690_Y, Q = \wmi_reqF_q_0).
Adding SRST signal on $procdff$1877 ($dff) from module mkSMAdapter4B (D = $procmux$1377_Y, Q = \wsiM_pMesgCount, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$2142 ($sdff) from module mkSMAdapter4B (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2683$662_Y, Q = \wsiM_pMesgCount).
Adding SRST signal on $procdff$1867 ($dff) from module mkSMAdapter4B (D = $procmux$1427_Y, Q = \wmi_reqF_c_r, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2144 ($sdff) from module mkSMAdapter4B (D = $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2595$628_Y, Q = \wmi_reqF_c_r).
Adding SRST signal on $procdff$1864 ($dff) from module mkSMAdapter4B (D = $procmux$1442_Y, Q = \wmi_mFlagF_q_1, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$2146 ($sdff) from module mkSMAdapter4B (D = $procmux$1695_Y, Q = \wmi_mFlagF_q_1).
Adding SRST signal on $procdff$1863 ($dff) from module mkSMAdapter4B (D = $procmux$1447_Y, Q = \wmi_mFlagF_q_0, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$2148 ($sdff) from module mkSMAdapter4B (D = $procmux$1700_Y, Q = \wmi_mFlagF_q_0).
Adding SRST signal on $procdff$1862 ($dff) from module mkSMAdapter4B (D = $procmux$1452_Y, Q = \wmi_mFlagF_c_r, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2150 ($sdff) from module mkSMAdapter4B (D = $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2540$615_Y, Q = \wmi_mFlagF_c_r).
Adding SRST signal on $procdff$1861 ($dff) from module mkSMAdapter4B (D = $procmux$1457_Y, Q = \wmi_dhF_q_1, rval = 38'00101010101010101010101010101010101010).
Adding EN signal on $auto$ff.cc:262:slice$2152 ($sdff) from module mkSMAdapter4B (D = $procmux$1705_Y, Q = \wmi_dhF_q_1).
Adding SRST signal on $procdff$1860 ($dff) from module mkSMAdapter4B (D = $procmux$1462_Y, Q = \wmi_dhF_q_0, rval = 38'00101010101010101010101010101010101010).
Adding EN signal on $auto$ff.cc:262:slice$2154 ($sdff) from module mkSMAdapter4B (D = $procmux$1710_Y, Q = \wmi_dhF_q_0).
Adding SRST signal on $procdff$1859 ($dff) from module mkSMAdapter4B (D = $procmux$1467_Y, Q = \wmi_dhF_c_r, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2156 ($sdff) from module mkSMAdapter4B (D = $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2491$603_Y, Q = \wmi_dhF_c_r).
Adding EN signal on $procdff$1858 ($dff) from module mkSMAdapter4B (D = 1'0, Q = \wmi_busyWithMessage).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$2158 ($dffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 0 on $procdff$1856 ($dff) from module mkSMAdapter4B.
Adding SRST signal on $procdff$1855 ($dff) from module mkSMAdapter4B (D = $procmux$1487_Y, Q = \wci_respF_q_1, rval = 34'0010101010101010101010101010101010).
Adding EN signal on $auto$ff.cc:262:slice$2159 ($sdff) from module mkSMAdapter4B (D = $procmux$1715_Y, Q = \wci_respF_q_1).
Adding SRST signal on $procdff$1854 ($dff) from module mkSMAdapter4B (D = $procmux$1492_Y, Q = \wci_respF_q_0, rval = 34'0010101010101010101010101010101010).
Adding EN signal on $auto$ff.cc:262:slice$2161 ($sdff) from module mkSMAdapter4B (D = $procmux$1720_Y, Q = \wci_respF_q_0).
Adding SRST signal on $procdff$1853 ($dff) from module mkSMAdapter4B (D = $procmux$1497_Y, Q = \wci_respF_c_r, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2163 ($sdff) from module mkSMAdapter4B (D = $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2430$591_Y, Q = \wci_respF_c_r).
Adding SRST signal on $procdff$1849 ($dff) from module mkSMAdapter4B (D = $procmux$1517_Y, Q = \wci_ctlOpActive, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2165 ($sdff) from module mkSMAdapter4B (D = $logic_not$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2388$558_Y, Q = \wci_ctlOpActive).
Adding SRST signal on $procdff$1848 ($dff) from module mkSMAdapter4B (D = $logic_or$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2022$449_Y, Q = \wci_ctlAckReg, rval = 1'0).
Adding SRST signal on $procdff$1847 ($dff) from module mkSMAdapter4B (D = $procmux$1527_Y, Q = \wci_cState, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$2168 ($sdff) from module mkSMAdapter4B (D = \wci_nState, Q = \wci_cState).
Adding SRST signal on $procdff$1846 ($dff) from module mkSMAdapter4B (D = $procmux$1532_Y, Q = \wci_cEdge, rval = 3'111).
Adding EN signal on $auto$ff.cc:262:slice$2170 ($sdff) from module mkSMAdapter4B (D = \wci_reqF__D_OUT [36:34], Q = \wci_cEdge).
Adding SRST signal on $procdff$1845 ($dff) from module mkSMAdapter4B (D = $procmux$1537_Y, Q = \valExpect, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$2172 ($sdff) from module mkSMAdapter4B (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2369$551_Y, Q = \valExpect).
Adding SRST signal on $procdff$1844 ($dff) from module mkSMAdapter4B (D = $procmux$1542_Y, Q = \unrollCnt, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2174 ($sdff) from module mkSMAdapter4B (D = $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2361$549_Y, Q = \unrollCnt).
Adding SRST signal on $procdff$1842 ($dff) from module mkSMAdapter4B (D = $procmux$1552_Y, Q = \smaCtrl, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$2176 ($sdff) from module mkSMAdapter4B (D = \wci_reqF__D_OUT [31:0], Q = \smaCtrl).
Adding SRST signal on $procdff$1841 ($dff) from module mkSMAdapter4B (D = $procmux$1557_Y, Q = \readyToRequest, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2178 ($sdff) from module mkSMAdapter4B (D = $logic_and$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2848$723_Y, Q = \readyToRequest).
Adding SRST signal on $procdff$1840 ($dff) from module mkSMAdapter4B (D = $procmux$1562_Y, Q = \readyToPush, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2180 ($sdff) from module mkSMAdapter4B (D = $procmux$1739_Y, Q = \readyToPush).
Adding SRST signal on $procdff$1839 ($dff) from module mkSMAdapter4B (D = $procmux$1567_Y, Q = \preciseBurst, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2182 ($sdff) from module mkSMAdapter4B (D = $procmux$1745_Y, Q = \preciseBurst).
Adding SRST signal on $procdff$1838 ($dff) from module mkSMAdapter4B (D = $procmux$1572_Y, Q = \opcode, rval = 9'010101010).
Adding EN signal on $auto$ff.cc:262:slice$2184 ($sdff) from module mkSMAdapter4B (D = $procmux$1751_Y, Q = \opcode).
Adding SRST signal on $procdff$1837 ($dff) from module mkSMAdapter4B (D = $procmux$1577_Y, Q = \mesgReqValid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2186 ($sdff) from module mkSMAdapter4B (D = $logic_not$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2276$525_Y, Q = \mesgReqValid).
Adding SRST signal on $procdff$1836 ($dff) from module mkSMAdapter4B (D = $procmux$1582_Y, Q = \mesgReqOK, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2188 ($sdff) from module mkSMAdapter4B (D = $logic_or$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2365$550_Y, Q = \mesgReqOK).
Adding EN signal on $procdff$1835 ($dff) from module mkSMAdapter4B (D = $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2259$520_Y, Q = \mesgReqAddr).
Adding SRST signal on $auto$ff.cc:262:slice$2190 ($dffe) from module mkSMAdapter4B (D = \MUX_mesgReqAddr__write_1__VAL_2, Q = \mesgReqAddr, rval = 14'00000000000000).
Adding SRST signal on $procdff$1834 ($dff) from module mkSMAdapter4B (D = $logic_and$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:1397$60_Y, Q = \mesgPreRequest, rval = 1'0).
Adding SRST signal on $procdff$1833 ($dff) from module mkSMAdapter4B (D = $procmux$1594_Y, Q = \mesgLengthSoFar, rval = 14'00000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2193 ($sdff) from module mkSMAdapter4B (D = $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2248$516_Y, Q = \mesgLengthSoFar).
Adding SRST signal on $procdff$1831 ($dff) from module mkSMAdapter4B (D = $procmux$1604_Y, Q = \mesgCount, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$2195 ($sdff) from module mkSMAdapter4B (D = $procmux$1763_Y, Q = \mesgCount).
Adding SRST signal on $procdff$1830 ($dff) from module mkSMAdapter4B (D = $procmux$1609_Y, Q = \lastMesg, rval = 32'11111110111111101111111111111110).
Adding EN signal on $auto$ff.cc:262:slice$2197 ($sdff) from module mkSMAdapter4B (D = $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2196$500_Y, Q = \lastMesg).
Adding SRST signal on $procdff$1829 ($dff) from module mkSMAdapter4B (D = $procmux$1614_Y, Q = \impreciseBurst, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2199 ($sdff) from module mkSMAdapter4B (D = $procmux$1771_Y, Q = \impreciseBurst).
Adding EN signal on $procdff$1828 ($dff) from module mkSMAdapter4B (D = 1'0, Q = \firstMsgReq).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$2201 ($dffe) from module mkSMAdapter4B.
Adding SRST signal on $procdff$1827 ($dff) from module mkSMAdapter4B (D = $procmux$1624_Y, Q = \fabWordsRemain, rval = 14'00000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2202 ($sdff) from module mkSMAdapter4B (D = $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2168$492_Y, Q = \fabWordsRemain).
Adding SRST signal on $procdff$1852 ($dff) from module mkSMAdapter4B (D = $procmux$1502_Y, Q = \wci_reqF_countReg, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2204 ($sdff) from module mkSMAdapter4B (D = $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2423$590_Y, Q = \wci_reqF_countReg).
Adding EN signal on $procdff$1826 ($dff) from module mkSMAdapter4B (D = $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2163$491_Y, Q = \fabWordsCurReq).
Adding SRST signal on $procdff$1825 ($dff) from module mkSMAdapter4B (D = $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2156$489_Y [1], Q = \fabRespCredit_value [1], rval = 1'0).
Adding SRST signal on $procdff$1825 ($dff) from module mkSMAdapter4B (D = { \MUX_fabRespCredit_value__write_1__VAL_2 [3:2] \MUX_fabRespCredit_value__write_1__VAL_2 [0] }, Q = { \fabRespCredit_value [3:2] \fabRespCredit_value [0] }, rval = 3'000).
Adding SRST signal on $procdff$1824 ($dff) from module mkSMAdapter4B (D = $procmux$1636_Y, Q = \errCount, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$2213 ($sdff) from module mkSMAdapter4B (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2148$482_Y, Q = \errCount).
Adding SRST signal on $procdff$1823 ($dff) from module mkSMAdapter4B (D = $procmux$1641_Y, Q = \endOfMessage, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2215 ($sdff) from module mkSMAdapter4B (D = $logic_and$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2354$545_Y, Q = \endOfMessage).
Adding SRST signal on $procdff$1851 ($dff) from module mkSMAdapter4B (D = $procmux$1507_Y, Q = \wci_nState, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$2217 ($sdff) from module mkSMAdapter4B (D = $procmux$1725_Y, Q = \wci_nState).
Adding SRST signal on $procdff$1892 ($dff) from module mkSMAdapter4B (D = $procmux$1305_Y, Q = \wsiS_reqFifo_countReg, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2219 ($sdff) from module mkSMAdapter4B (D = $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2813$712_Y, Q = \wsiS_reqFifo_countReg).
Adding SRST signal on $procdff$1891 ($dff) from module mkSMAdapter4B (D = \wsiS1_MReset_n, Q = \wsiS_peerIsReady, rval = 1'0).
Adding SRST signal on $procdff$1890 ($dff) from module mkSMAdapter4B (D = $procmux$1315_Y, Q = \wsiS_pMesgCount, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$2222 ($sdff) from module mkSMAdapter4B (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2802$706_Y, Q = \wsiS_pMesgCount).
Adding SRST signal on $procdff$1897 ($dff) from module mkSMAdapter4B (D = $procmux$1283_Y, Q = \zeroLengthMesg, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2224 ($sdff) from module mkSMAdapter4B (D = $eq$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2852$725_Y, Q = \zeroLengthMesg).
Adding SRST signal on $procdff$1896 ($dff) from module mkSMAdapter4B (D = $procmux$1288_Y, Q = \wsiWordsRemain, rval = 12'000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2226 ($sdff) from module mkSMAdapter4B (D = $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2844$722_Y, Q = \wsiWordsRemain).
Adding SRST signal on $procdff$1888 ($dff) from module mkSMAdapter4B (D = $procmux$1325_Y, Q = \wsiS_iMesgCount, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$2228 ($sdff) from module mkSMAdapter4B (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2792$700_Y, Q = \wsiS_iMesgCount).
Adding SRST signal on $procdff$1887 ($dff) from module mkSMAdapter4B (D = $procmux$1330_Y, Q = \wsiS_errorSticky, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2230 ($sdff) from module mkSMAdapter4B (D = 1'1, Q = \wsiS_errorSticky).
Adding SRST signal on $procdff$1886 ($dff) from module mkSMAdapter4B (D = $procmux$1335_Y, Q = \wsiS_burstKind, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2232 ($sdff) from module mkSMAdapter4B (D = $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2777$688_Y, Q = \wsiS_burstKind).
Adding SRST signal on $procdff$1885 ($dff) from module mkSMAdapter4B (D = $procmux$1340_Y, Q = \wsiM_trafficSticky, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2234 ($sdff) from module mkSMAdapter4B (D = 1'1, Q = \wsiM_trafficSticky).
Adding SRST signal on $procdff$1878 ($dff) from module mkSMAdapter4B (D = \wsiM1_SReset_n, Q = \wsiM_peerIsReady, rval = 1'0).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ResetToBool..
Finding unused cells or wires in module \generic_fifo_sc_c..
Finding unused cells or wires in module \SizedFIFO_c..
Finding unused cells or wires in module \generic_fifo_sc_b..
Finding unused cells or wires in module \SizedFIFO_b..
Finding unused cells or wires in module \generic_fifo_sc_a..
Finding unused cells or wires in module \SizedFIFO_a..
Finding unused cells or wires in module \mkSMAdapter4B..
Removed 204 unused cells and 1250 unused wires.
<suppressed ~227 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ResetToBool.
Optimizing module SizedFIFO_a.
Optimizing module SizedFIFO_b.
Optimizing module SizedFIFO_c.
Optimizing module generic_fifo_sc_a.
<suppressed ~7 debug messages>
Optimizing module generic_fifo_sc_b.
<suppressed ~7 debug messages>
Optimizing module generic_fifo_sc_c.
<suppressed ~7 debug messages>
Optimizing module mkSMAdapter4B.
<suppressed ~12 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ResetToBool..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SizedFIFO_a..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SizedFIFO_b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SizedFIFO_c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \generic_fifo_sc_a..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \generic_fifo_sc_b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \generic_fifo_sc_c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mkSMAdapter4B..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~79 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ResetToBool.
  Optimizing cells in module \SizedFIFO_a.
  Optimizing cells in module \SizedFIFO_b.
  Optimizing cells in module \SizedFIFO_c.
  Optimizing cells in module \generic_fifo_sc_a.
  Optimizing cells in module \generic_fifo_sc_b.
  Optimizing cells in module \generic_fifo_sc_c.
  Optimizing cells in module \mkSMAdapter4B.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ResetToBool'.
Finding identical cells in module `\SizedFIFO_a'.
Finding identical cells in module `\SizedFIFO_b'.
Finding identical cells in module `\SizedFIFO_c'.
Finding identical cells in module `\generic_fifo_sc_a'.
<suppressed ~48 debug messages>
Finding identical cells in module `\generic_fifo_sc_b'.
<suppressed ~48 debug messages>
Finding identical cells in module `\generic_fifo_sc_c'.
<suppressed ~48 debug messages>
Finding identical cells in module `\mkSMAdapter4B'.
Removed a total of 48 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 1 on $procdff$1893 ($dff) from module mkSMAdapter4B.
Adding SRST signal on $procdff$1889 ($dff) from module mkSMAdapter4B (D = \CAN_FIRE_RL_operating_actions, Q = \wsiS_operateD, rval = 1'0).
Setting constant 0-bit at position 1 on $procdff$1883 ($dff) from module mkSMAdapter4B.
Setting constant 0-bit at position 4 on $procdff$1883 ($dff) from module mkSMAdapter4B.
Handling never-active EN on $auto$ff.cc:262:slice$2122 ($sdffe) from module mkSMAdapter4B (connecting SRST instead).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$2122 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$2122 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$2122 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$2122 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$2122 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$2122 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$2122 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$2122 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$2122 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$2122 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$2122 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$2122 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$2122 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$2122 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$2122 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$2122 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$2122 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$2122 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$2122 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$2122 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$2122 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$2122 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$2122 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$2122 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$2122 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$2122 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$2122 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$2122 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$2122 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$2122 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$2122 ($sdffe) from module mkSMAdapter4B.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$2122 ($sdffe) from module mkSMAdapter4B.

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ResetToBool..
Finding unused cells or wires in module \SizedFIFO_a..
Finding unused cells or wires in module \SizedFIFO_b..
Finding unused cells or wires in module \SizedFIFO_c..
Finding unused cells or wires in module \generic_fifo_sc_a..
Finding unused cells or wires in module \generic_fifo_sc_b..
Finding unused cells or wires in module \generic_fifo_sc_c..
Finding unused cells or wires in module \mkSMAdapter4B..
Removed 2 unused cells and 61 unused wires.
<suppressed ~7 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ResetToBool.
Optimizing module SizedFIFO_a.
Optimizing module SizedFIFO_b.
Optimizing module SizedFIFO_c.
Optimizing module generic_fifo_sc_a.
Optimizing module generic_fifo_sc_b.
Optimizing module generic_fifo_sc_c.
Optimizing module mkSMAdapter4B.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ResetToBool..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SizedFIFO_a..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SizedFIFO_b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SizedFIFO_c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \generic_fifo_sc_a..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \generic_fifo_sc_b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \generic_fifo_sc_c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mkSMAdapter4B..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~78 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ResetToBool.
  Optimizing cells in module \SizedFIFO_a.
  Optimizing cells in module \SizedFIFO_b.
  Optimizing cells in module \SizedFIFO_c.
  Optimizing cells in module \generic_fifo_sc_a.
  Optimizing cells in module \generic_fifo_sc_b.
  Optimizing cells in module \generic_fifo_sc_c.
  Optimizing cells in module \mkSMAdapter4B.
    New ctrl vector for $pmux cell $procmux$1661: { $eq$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v:2333$542_Y $procmux$1672_CMP $procmux$1670_CMP $procmux$1669_CMP $procmux$1668_CMP $procmux$1667_CMP $procmux$1666_CMP $procmux$1665_CMP $procmux$1664_CMP $procmux$1663_CMP $procmux$1662_CMP }
  Optimizing cells in module \mkSMAdapter4B.
Performed a total of 1 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ResetToBool'.
Finding identical cells in module `\SizedFIFO_a'.
Finding identical cells in module `\SizedFIFO_b'.
Finding identical cells in module `\SizedFIFO_c'.
Finding identical cells in module `\generic_fifo_sc_a'.
Finding identical cells in module `\generic_fifo_sc_b'.
Finding identical cells in module `\generic_fifo_sc_c'.
Finding identical cells in module `\mkSMAdapter4B'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ResetToBool..
Finding unused cells or wires in module \SizedFIFO_a..
Finding unused cells or wires in module \SizedFIFO_b..
Finding unused cells or wires in module \SizedFIFO_c..
Finding unused cells or wires in module \generic_fifo_sc_a..
Finding unused cells or wires in module \generic_fifo_sc_b..
Finding unused cells or wires in module \generic_fifo_sc_c..
Finding unused cells or wires in module \mkSMAdapter4B..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module ResetToBool.
Optimizing module SizedFIFO_a.
Optimizing module SizedFIFO_b.
Optimizing module SizedFIFO_c.
Optimizing module generic_fifo_sc_a.
Optimizing module generic_fifo_sc_b.
Optimizing module generic_fifo_sc_c.
Optimizing module mkSMAdapter4B.

4.23. Rerunning OPT passes. (Maybe there is more to do..)

4.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ResetToBool..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SizedFIFO_a..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SizedFIFO_b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SizedFIFO_c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \generic_fifo_sc_a..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \generic_fifo_sc_b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \generic_fifo_sc_c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mkSMAdapter4B..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~78 debug messages>

4.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ResetToBool.
  Optimizing cells in module \SizedFIFO_a.
  Optimizing cells in module \SizedFIFO_b.
  Optimizing cells in module \SizedFIFO_c.
  Optimizing cells in module \generic_fifo_sc_a.
  Optimizing cells in module \generic_fifo_sc_b.
  Optimizing cells in module \generic_fifo_sc_c.
  Optimizing cells in module \mkSMAdapter4B.
Performed a total of 0 changes.

4.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ResetToBool'.
Finding identical cells in module `\SizedFIFO_a'.
Finding identical cells in module `\SizedFIFO_b'.
Finding identical cells in module `\SizedFIFO_c'.
Finding identical cells in module `\generic_fifo_sc_a'.
Finding identical cells in module `\generic_fifo_sc_b'.
Finding identical cells in module `\generic_fifo_sc_c'.
Finding identical cells in module `\mkSMAdapter4B'.
Removed a total of 0 cells.

4.27. Executing OPT_DFF pass (perform DFF optimizations).

4.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ResetToBool..
Finding unused cells or wires in module \SizedFIFO_a..
Finding unused cells or wires in module \SizedFIFO_b..
Finding unused cells or wires in module \SizedFIFO_c..
Finding unused cells or wires in module \generic_fifo_sc_a..
Finding unused cells or wires in module \generic_fifo_sc_b..
Finding unused cells or wires in module \generic_fifo_sc_c..
Finding unused cells or wires in module \mkSMAdapter4B..

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module ResetToBool.
Optimizing module SizedFIFO_a.
Optimizing module SizedFIFO_b.
Optimizing module SizedFIFO_c.
Optimizing module generic_fifo_sc_a.
Optimizing module generic_fifo_sc_b.
Optimizing module generic_fifo_sc_c.
Optimizing module mkSMAdapter4B.

4.30. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== ResetToBool ===

   Number of wires:                  2
   Number of wire bits:              2
   Number of public wires:           2
   Number of public wire bits:       2
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== SizedFIFO_a ===

   Number of wires:                 17
   Number of wire bits:            136
   Number of public wires:          17
   Number of public wire bits:     136
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     generic_fifo_sc_a               1

=== SizedFIFO_b ===

   Number of wires:                 17
   Number of wire bits:             80
   Number of public wires:          17
   Number of public wire bits:      80
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     generic_fifo_sc_b               1

=== SizedFIFO_c ===

   Number of wires:                 17
   Number of wire bits:            138
   Number of public wires:          17
   Number of public wire bits:     138
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     generic_fifo_sc_c               1

=== generic_fifo_sc_a ===

   Number of wires:                 93
   Number of wire bits:            385
   Number of public wires:          27
   Number of public wire bits:     295
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add                            5
     $and                           25
     $eq                             4
     $ge                             2
     $le                             2
     $logic_not                      5
     $lt                             2
     $mux                           14
     $ne                             3
     $not                            1
     $or                             3
     $reduce_bool                    7
     $reduce_or                      1
     $sdffe                          9
     dual_port_ram                   1

=== generic_fifo_sc_b ===

   Number of wires:                 93
   Number of wire bits:            233
   Number of public wires:          27
   Number of public wire bits:     159
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add                            5
     $and                           25
     $eq                             4
     $ge                             2
     $le                             2
     $logic_not                      5
     $lt                             2
     $mux                           14
     $ne                             3
     $not                            1
     $or                             3
     $reduce_bool                    7
     $reduce_or                      1
     $sdffe                          9
     dual_port_ram                   1

=== generic_fifo_sc_c ===

   Number of wires:                 93
   Number of wire bits:            359
   Number of public wires:          27
   Number of public wire bits:     281
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add                            5
     $and                           25
     $eq                             4
     $ge                             2
     $le                             2
     $logic_not                      5
     $lt                             2
     $mux                           14
     $ne                             3
     $not                            1
     $or                             3
     $reduce_bool                    7
     $reduce_or                      1
     $sdffe                          9
     dual_port_ram                   1

=== mkSMAdapter4B ===

   Number of wires:                966
   Number of wire bits:           5493
   Number of public wires:         667
   Number of public wire bits:    5137
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                621
     $add                           18
     $and                            2
     $dff                            2
     $dffe                           1
     $eq                            49
     $gt                             3
     $le                             1
     $logic_and                    185
     $logic_not                     51
     $logic_or                     110
     $mux                           63
     $ne                            18
     $not                            1
     $pmux                          17
     $reduce_and                     3
     $reduce_bool                   13
     $reduce_or                      3
     $sdff                          12
     $sdffce                         1
     $sdffe                         50
     $sub                           10
     $xor                            1
     ResetToBool                     4
     SizedFIFO_a                     1
     SizedFIFO_b                     1
     SizedFIFO_c                     1

=== design hierarchy ===

   mkSMAdapter4B                     1
     ResetToBool                     4
     SizedFIFO_a                     1
       generic_fifo_sc_a             1
     SizedFIFO_b                     1
       generic_fifo_sc_b             1
     SizedFIFO_c                     1
       generic_fifo_sc_c             1

   Number of wires:               1304
   Number of wire bits:           6832
   Number of public wires:         807
   Number of public wire bits:    6234
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                866
     $add                           33
     $and                           77
     $dff                            2
     $dffe                           1
     $eq                            61
     $ge                             6
     $gt                             3
     $le                             7
     $logic_and                    185
     $logic_not                     66
     $logic_or                     110
     $lt                             6
     $mux                          105
     $ne                            27
     $not                            4
     $or                             9
     $pmux                          17
     $reduce_and                     3
     $reduce_bool                   34
     $reduce_or                      6
     $sdff                          12
     $sdffce                         1
     $sdffe                         77
     $sub                           10
     $xor                            1
     dual_port_ram                   3

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 2772f9bb10, CPU: user 0.86s system 0.00s, MEM: 26.23 MB peak
Yosys 0.10+12 (git sha1 4d87019, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 25% 6x opt_expr (0 sec), 19% 2x read_verilog (0 sec), ...
