<stg><name>bicg_Pipeline_lp3_lp4</name>


<trans_list>

<trans id="201" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten7"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i11 0, i11 %indvar_flatten7

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:5 %store_ln5 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:6 %store_ln5 = store i7 0, i7 %j_1

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc65

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc65:0 %first_iter_1 = phi i1 0, void %new.latch.for.inc65.split, i1 1, void %newFuncRoot

]]></Node>
<StgValue><ssdm name="first_iter_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc65:1 %indvar_flatten7_load = load i11 %indvar_flatten7

]]></Node>
<StgValue><ssdm name="indvar_flatten7_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc65:2 %icmp_ln29 = icmp_eq  i11 %indvar_flatten7_load, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc65:3 %add_ln29_1 = add i11 %indvar_flatten7_load, i11 1

]]></Node>
<StgValue><ssdm name="add_ln29_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc65:4 %br_ln29 = br i1 %icmp_ln29, void %for.inc68, void %for.inc82.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc68:0 %j_1_load = load i7 %j_1

]]></Node>
<StgValue><ssdm name="j_1_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc68:1 %i_load = load i7 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc68:2 %add_ln29 = add i7 %i_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc68:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @lp3_lp4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc68:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
for.inc68:5 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_1_load, i32 6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc68:6 %or_ln5 = or i1 %first_iter_1, i1 %tmp

]]></Node>
<StgValue><ssdm name="or_ln5"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc68:7 %select_ln5 = select i1 %tmp, i7 0, i7 %j_1_load

]]></Node>
<StgValue><ssdm name="select_ln5"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc68:8 %select_ln29 = select i1 %tmp, i7 %add_ln29, i7 %i_load

]]></Node>
<StgValue><ssdm name="select_ln29"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="7">
<![CDATA[
for.inc68:9 %trunc_ln29 = trunc i7 %select_ln29

]]></Node>
<StgValue><ssdm name="trunc_ln29"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="7">
<![CDATA[
for.inc68:10 %zext_ln29 = zext i7 %select_ln29

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68:11 %buff_q_out_addr = getelementptr i32 %buff_q_out, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="buff_q_out_addr"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc68:12 %br_ln30 = br i1 %or_ln5, void %for.inc65.split, void %for.first.iter.for.inc65

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
<literal name="or_ln5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.for.inc65:0 %buff_q_out_load = load i6 %buff_q_out_addr

]]></Node>
<StgValue><ssdm name="buff_q_out_load"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc65.split:2 %lshr_ln5_5 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln5, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln5_5"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="5">
<![CDATA[
for.inc65.split:3 %zext_ln5 = zext i5 %lshr_ln5_5

]]></Node>
<StgValue><ssdm name="zext_ln5"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
for.inc65.split:4 %tmp_5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln29, i5 %lshr_ln5_5

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="11">
<![CDATA[
for.inc65.split:5 %zext_ln31_1 = zext i11 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln31_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc65.split:6 %buff_A_addr = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_1

]]></Node>
<StgValue><ssdm name="buff_A_addr"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc65.split:7 %buff_A_1_addr = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln31_1

]]></Node>
<StgValue><ssdm name="buff_A_1_addr"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="11">
<![CDATA[
for.inc65.split:8 %buff_A_load = load i11 %buff_A_addr

]]></Node>
<StgValue><ssdm name="buff_A_load"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc65.split:9 %buff_p_addr = getelementptr i32 %buff_p, i64 0, i64 %zext_ln5

]]></Node>
<StgValue><ssdm name="buff_p_addr"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="5">
<![CDATA[
for.inc65.split:10 %buff_p_load = load i5 %buff_p_addr

]]></Node>
<StgValue><ssdm name="buff_p_load"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="11">
<![CDATA[
for.inc65.split:13 %buff_A_1_load = load i11 %buff_A_1_addr

]]></Node>
<StgValue><ssdm name="buff_A_1_load"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc65.split:14 %buff_p_1_addr = getelementptr i32 %buff_p_1, i64 0, i64 %zext_ln5

]]></Node>
<StgValue><ssdm name="buff_p_1_addr"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="5">
<![CDATA[
for.inc65.split:15 %buff_p_1_load = load i5 %buff_p_1_addr

]]></Node>
<StgValue><ssdm name="buff_p_1_load"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc65.split:18 %or_ln31 = or i5 %lshr_ln5_5, i5 1

]]></Node>
<StgValue><ssdm name="or_ln31"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="5">
<![CDATA[
for.inc65.split:19 %zext_ln31 = zext i5 %or_ln31

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
for.inc65.split:20 %tmp_6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln29, i5 %or_ln31

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="11">
<![CDATA[
for.inc65.split:21 %zext_ln31_2 = zext i11 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln31_2"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc65.split:22 %buff_A_addr_1 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_2

]]></Node>
<StgValue><ssdm name="buff_A_addr_1"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc65.split:23 %buff_A_1_addr_1 = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln31_2

]]></Node>
<StgValue><ssdm name="buff_A_1_addr_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="11">
<![CDATA[
for.inc65.split:24 %buff_A_load_1 = load i11 %buff_A_addr_1

]]></Node>
<StgValue><ssdm name="buff_A_load_1"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc65.split:25 %buff_p_addr_1 = getelementptr i32 %buff_p, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="buff_p_addr_1"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="5">
<![CDATA[
for.inc65.split:26 %buff_p_load_1 = load i5 %buff_p_addr_1

]]></Node>
<StgValue><ssdm name="buff_p_load_1"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="11">
<![CDATA[
for.inc65.split:29 %buff_A_1_load_1 = load i11 %buff_A_1_addr_1

]]></Node>
<StgValue><ssdm name="buff_A_1_load_1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc65.split:30 %buff_p_1_addr_1 = getelementptr i32 %buff_p_1, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="buff_p_1_addr_1"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="5">
<![CDATA[
for.inc65.split:31 %buff_p_1_load_1 = load i5 %buff_p_1_addr_1

]]></Node>
<StgValue><ssdm name="buff_p_1_load_1"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.inc65.split:1 %store_ln29 = store i11 %add_ln29_1, i11 %indvar_flatten7

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.inc65.split:2 %store_ln5 = store i7 %select_ln29, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
new.latch.for.inc65.split:4 %br_ln30 = br void %for.inc65

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="79" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
<literal name="or_ln5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.for.inc65:0 %buff_q_out_load = load i6 %buff_q_out_addr

]]></Node>
<StgValue><ssdm name="buff_q_out_load"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="11">
<![CDATA[
for.inc65.split:8 %buff_A_load = load i11 %buff_A_addr

]]></Node>
<StgValue><ssdm name="buff_A_load"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="5">
<![CDATA[
for.inc65.split:10 %buff_p_load = load i5 %buff_p_addr

]]></Node>
<StgValue><ssdm name="buff_p_load"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="11">
<![CDATA[
for.inc65.split:13 %buff_A_1_load = load i11 %buff_A_1_addr

]]></Node>
<StgValue><ssdm name="buff_A_1_load"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="5">
<![CDATA[
for.inc65.split:15 %buff_p_1_load = load i5 %buff_p_1_addr

]]></Node>
<StgValue><ssdm name="buff_p_1_load"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="11">
<![CDATA[
for.inc65.split:24 %buff_A_load_1 = load i11 %buff_A_addr_1

]]></Node>
<StgValue><ssdm name="buff_A_load_1"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="5">
<![CDATA[
for.inc65.split:26 %buff_p_load_1 = load i5 %buff_p_addr_1

]]></Node>
<StgValue><ssdm name="buff_p_load_1"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="11">
<![CDATA[
for.inc65.split:29 %buff_A_1_load_1 = load i11 %buff_A_1_addr_1

]]></Node>
<StgValue><ssdm name="buff_A_1_load_1"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="5">
<![CDATA[
for.inc65.split:31 %buff_p_1_load_1 = load i5 %buff_p_1_addr_1

]]></Node>
<StgValue><ssdm name="buff_p_1_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="88" st_id="3" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc65.split:11 %mul1 = fmul i32 %buff_A_load, i32 %buff_p_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="89" st_id="4" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc65.split:11 %mul1 = fmul i32 %buff_A_load, i32 %buff_p_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc65.split:16 %mul61_1 = fmul i32 %buff_A_1_load, i32 %buff_p_1_load

]]></Node>
<StgValue><ssdm name="mul61_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
<literal name="or_ln5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.first.iter.for.inc65:1 %store_ln31 = store i32 %buff_q_out_load, i32 %empty

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
<literal name="or_ln5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.for.inc65:2 %br_ln30 = br void %for.inc65.split

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc65.split:11 %mul1 = fmul i32 %buff_A_load, i32 %buff_p_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc65.split:16 %mul61_1 = fmul i32 %buff_A_1_load, i32 %buff_p_1_load

]]></Node>
<StgValue><ssdm name="mul61_1"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc65.split:27 %mul61_2 = fmul i32 %buff_A_load_1, i32 %buff_p_load_1

]]></Node>
<StgValue><ssdm name="mul61_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc65.split:0 %p_load = load i32 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc65.split:12 %add1 = fadd i32 %p_load, i32 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc65.split:16 %mul61_1 = fmul i32 %buff_A_1_load, i32 %buff_p_1_load

]]></Node>
<StgValue><ssdm name="mul61_1"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc65.split:27 %mul61_2 = fmul i32 %buff_A_load_1, i32 %buff_p_load_1

]]></Node>
<StgValue><ssdm name="mul61_2"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc65.split:32 %mul61_3 = fmul i32 %buff_A_1_load_1, i32 %buff_p_1_load_1

]]></Node>
<StgValue><ssdm name="mul61_3"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0">
<![CDATA[
for.inc82.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="101" st_id="7" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc65.split:12 %add1 = fadd i32 %p_load, i32 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc65.split:27 %mul61_2 = fmul i32 %buff_A_load_1, i32 %buff_p_load_1

]]></Node>
<StgValue><ssdm name="mul61_2"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc65.split:32 %mul61_3 = fmul i32 %buff_A_1_load_1, i32 %buff_p_1_load_1

]]></Node>
<StgValue><ssdm name="mul61_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="104" st_id="8" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc65.split:12 %add1 = fadd i32 %p_load, i32 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc65.split:32 %mul61_3 = fmul i32 %buff_A_1_load_1, i32 %buff_p_1_load_1

]]></Node>
<StgValue><ssdm name="mul61_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="106" st_id="9" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc65.split:12 %add1 = fadd i32 %p_load, i32 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="107" st_id="10" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc65.split:17 %add62_1 = fadd i32 %add1, i32 %mul61_1

]]></Node>
<StgValue><ssdm name="add62_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="108" st_id="11" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc65.split:17 %add62_1 = fadd i32 %add1, i32 %mul61_1

]]></Node>
<StgValue><ssdm name="add62_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="109" st_id="12" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc65.split:17 %add62_1 = fadd i32 %add1, i32 %mul61_1

]]></Node>
<StgValue><ssdm name="add62_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="110" st_id="13" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc65.split:17 %add62_1 = fadd i32 %add1, i32 %mul61_1

]]></Node>
<StgValue><ssdm name="add62_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="111" st_id="14" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc65.split:28 %add62_2 = fadd i32 %add62_1, i32 %mul61_2

]]></Node>
<StgValue><ssdm name="add62_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="112" st_id="15" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc65.split:28 %add62_2 = fadd i32 %add62_1, i32 %mul61_2

]]></Node>
<StgValue><ssdm name="add62_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="113" st_id="16" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc65.split:28 %add62_2 = fadd i32 %add62_1, i32 %mul61_2

]]></Node>
<StgValue><ssdm name="add62_2"/></StgValue>
</operation>

<operation id="114" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc65.split:34 %add_ln30 = add i7 %select_ln5, i7 4

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="115" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
for.inc65.split:35 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %add_ln30, i32 6

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="116" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc65.split:36 %br_ln30 = br i1 %tmp_1, void %new.latch.for.inc65.split, void %last.iter.for.inc65.split

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="117" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.inc65.split:3 %store_ln5 = store i7 %add_ln30, i7 %j_1

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="118" st_id="17" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc65.split:28 %add62_2 = fadd i32 %add62_1, i32 %mul61_2

]]></Node>
<StgValue><ssdm name="add62_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="119" st_id="18" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc65.split:33 %add62_3 = fadd i32 %add62_2, i32 %mul61_3

]]></Node>
<StgValue><ssdm name="add62_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="120" st_id="19" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc65.split:33 %add62_3 = fadd i32 %add62_2, i32 %mul61_3

]]></Node>
<StgValue><ssdm name="add62_3"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="121" st_id="20" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc65.split:33 %add62_3 = fadd i32 %add62_2, i32 %mul61_3

]]></Node>
<StgValue><ssdm name="add62_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="122" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc65.split:1 %specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln13"/></StgValue>
</operation>

<operation id="123" st_id="21" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc65.split:33 %add62_3 = fadd i32 %add62_2, i32 %mul61_3

]]></Node>
<StgValue><ssdm name="add62_3"/></StgValue>
</operation>

<operation id="124" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.inc65.split:0 %store_ln31 = store i32 %add62_3, i32 %empty

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="125" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
last.iter.for.inc65.split:0 %store_ln31 = store i32 %add62_3, i6 %buff_q_out_addr

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="126" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
last.iter.for.inc65.split:1 %br_ln30 = br void %new.latch.for.inc65.split

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="202" name="buff_A" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_A"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="203" name="buff_A_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_A_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="204" name="buff_p" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_p"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="205" name="buff_p_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_p_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="206" name="buff_q_out" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_q_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="208" from="StgValue_207" to="j_1" fromId="207" toId="25">
</dataflow>
<dataflow id="209" from="StgValue_207" to="i" fromId="207" toId="26">
</dataflow>
<dataflow id="210" from="StgValue_207" to="indvar_flatten7" fromId="207" toId="27">
</dataflow>
<dataflow id="211" from="StgValue_207" to="empty" fromId="207" toId="28">
</dataflow>
<dataflow id="213" from="StgValue_212" to="store_ln0" fromId="212" toId="29">
</dataflow>
<dataflow id="214" from="indvar_flatten7" to="store_ln0" fromId="27" toId="29">
</dataflow>
<dataflow id="216" from="StgValue_215" to="store_ln5" fromId="215" toId="30">
</dataflow>
<dataflow id="217" from="i" to="store_ln5" fromId="26" toId="30">
</dataflow>
<dataflow id="218" from="StgValue_215" to="store_ln5" fromId="215" toId="31">
</dataflow>
<dataflow id="219" from="j_1" to="store_ln5" fromId="25" toId="31">
</dataflow>
<dataflow id="221" from="StgValue_220" to="first_iter_1" fromId="220" toId="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="222" from="br_ln30" to="first_iter_1" fromId="78" toId="33">
<BackEdge/>
</dataflow>
<dataflow id="224" from="StgValue_223" to="first_iter_1" fromId="223" toId="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="225" from="br_ln0" to="first_iter_1" fromId="32" toId="33">
</dataflow>
<dataflow id="226" from="indvar_flatten7" to="indvar_flatten7_load" fromId="27" toId="34">
</dataflow>
<dataflow id="227" from="indvar_flatten7_load" to="icmp_ln29" fromId="34" toId="35">
</dataflow>
<dataflow id="229" from="StgValue_228" to="icmp_ln29" fromId="228" toId="35">
</dataflow>
<dataflow id="230" from="indvar_flatten7_load" to="add_ln29_1" fromId="34" toId="36">
</dataflow>
<dataflow id="232" from="StgValue_231" to="add_ln29_1" fromId="231" toId="36">
</dataflow>
<dataflow id="233" from="icmp_ln29" to="br_ln29" fromId="35" toId="37">
</dataflow>
<dataflow id="234" from="j_1" to="j_1_load" fromId="25" toId="38">
</dataflow>
<dataflow id="235" from="i" to="i_load" fromId="26" toId="39">
</dataflow>
<dataflow id="236" from="i_load" to="add_ln29" fromId="39" toId="40">
</dataflow>
<dataflow id="238" from="StgValue_237" to="add_ln29" fromId="237" toId="40">
</dataflow>
<dataflow id="240" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="239" toId="41">
</dataflow>
<dataflow id="242" from="lp3_lp4_str" to="specloopname_ln0" fromId="241" toId="41">
</dataflow>
<dataflow id="244" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="243" toId="42">
</dataflow>
<dataflow id="246" from="StgValue_245" to="speclooptripcount_ln0" fromId="245" toId="42">
</dataflow>
<dataflow id="247" from="StgValue_245" to="speclooptripcount_ln0" fromId="245" toId="42">
</dataflow>
<dataflow id="248" from="StgValue_245" to="speclooptripcount_ln0" fromId="245" toId="42">
</dataflow>
<dataflow id="250" from="_ssdm_op_BitSelect.i1.i7.i32" to="tmp" fromId="249" toId="43">
</dataflow>
<dataflow id="251" from="j_1_load" to="tmp" fromId="38" toId="43">
</dataflow>
<dataflow id="253" from="StgValue_252" to="tmp" fromId="252" toId="43">
</dataflow>
<dataflow id="254" from="first_iter_1" to="or_ln5" fromId="33" toId="44">
</dataflow>
<dataflow id="255" from="tmp" to="or_ln5" fromId="43" toId="44">
</dataflow>
<dataflow id="256" from="tmp" to="select_ln5" fromId="43" toId="45">
</dataflow>
<dataflow id="257" from="StgValue_215" to="select_ln5" fromId="215" toId="45">
</dataflow>
<dataflow id="258" from="j_1_load" to="select_ln5" fromId="38" toId="45">
</dataflow>
<dataflow id="259" from="tmp" to="select_ln29" fromId="43" toId="46">
</dataflow>
<dataflow id="260" from="add_ln29" to="select_ln29" fromId="40" toId="46">
</dataflow>
<dataflow id="261" from="i_load" to="select_ln29" fromId="39" toId="46">
</dataflow>
<dataflow id="262" from="select_ln29" to="trunc_ln29" fromId="46" toId="47">
</dataflow>
<dataflow id="263" from="select_ln29" to="zext_ln29" fromId="46" toId="48">
</dataflow>
<dataflow id="264" from="buff_q_out" to="buff_q_out_addr" fromId="206" toId="49">
</dataflow>
<dataflow id="266" from="StgValue_265" to="buff_q_out_addr" fromId="265" toId="49">
</dataflow>
<dataflow id="267" from="zext_ln29" to="buff_q_out_addr" fromId="48" toId="49">
</dataflow>
<dataflow id="268" from="or_ln5" to="br_ln30" fromId="44" toId="50">
</dataflow>
<dataflow id="269" from="buff_q_out_addr" to="buff_q_out_load" fromId="49" toId="51">
</dataflow>
<dataflow id="271" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln5_5" fromId="270" toId="52">
</dataflow>
<dataflow id="272" from="select_ln5" to="lshr_ln5_5" fromId="45" toId="52">
</dataflow>
<dataflow id="273" from="StgValue_207" to="lshr_ln5_5" fromId="207" toId="52">
</dataflow>
<dataflow id="275" from="StgValue_274" to="lshr_ln5_5" fromId="274" toId="52">
</dataflow>
<dataflow id="276" from="lshr_ln5_5" to="zext_ln5" fromId="52" toId="53">
</dataflow>
<dataflow id="278" from="_ssdm_op_BitConcatenate.i11.i6.i5" to="tmp_5" fromId="277" toId="54">
</dataflow>
<dataflow id="279" from="trunc_ln29" to="tmp_5" fromId="47" toId="54">
</dataflow>
<dataflow id="280" from="lshr_ln5_5" to="tmp_5" fromId="52" toId="54">
</dataflow>
<dataflow id="281" from="tmp_5" to="zext_ln31_1" fromId="54" toId="55">
</dataflow>
<dataflow id="282" from="buff_A" to="buff_A_addr" fromId="202" toId="56">
</dataflow>
<dataflow id="283" from="StgValue_265" to="buff_A_addr" fromId="265" toId="56">
</dataflow>
<dataflow id="284" from="zext_ln31_1" to="buff_A_addr" fromId="55" toId="56">
</dataflow>
<dataflow id="285" from="buff_A_1" to="buff_A_1_addr" fromId="203" toId="57">
</dataflow>
<dataflow id="286" from="StgValue_265" to="buff_A_1_addr" fromId="265" toId="57">
</dataflow>
<dataflow id="287" from="zext_ln31_1" to="buff_A_1_addr" fromId="55" toId="57">
</dataflow>
<dataflow id="288" from="buff_A_addr" to="buff_A_load" fromId="56" toId="58">
</dataflow>
<dataflow id="289" from="buff_p" to="buff_p_addr" fromId="204" toId="59">
</dataflow>
<dataflow id="290" from="StgValue_265" to="buff_p_addr" fromId="265" toId="59">
</dataflow>
<dataflow id="291" from="zext_ln5" to="buff_p_addr" fromId="53" toId="59">
</dataflow>
<dataflow id="292" from="buff_p_addr" to="buff_p_load" fromId="59" toId="60">
</dataflow>
<dataflow id="293" from="buff_A_1_addr" to="buff_A_1_load" fromId="57" toId="61">
</dataflow>
<dataflow id="294" from="buff_p_1" to="buff_p_1_addr" fromId="205" toId="62">
</dataflow>
<dataflow id="295" from="StgValue_265" to="buff_p_1_addr" fromId="265" toId="62">
</dataflow>
<dataflow id="296" from="zext_ln5" to="buff_p_1_addr" fromId="53" toId="62">
</dataflow>
<dataflow id="297" from="buff_p_1_addr" to="buff_p_1_load" fromId="62" toId="63">
</dataflow>
<dataflow id="298" from="lshr_ln5_5" to="or_ln31" fromId="52" toId="64">
</dataflow>
<dataflow id="300" from="StgValue_299" to="or_ln31" fromId="299" toId="64">
</dataflow>
<dataflow id="301" from="or_ln31" to="zext_ln31" fromId="64" toId="65">
</dataflow>
<dataflow id="302" from="_ssdm_op_BitConcatenate.i11.i6.i5" to="tmp_6" fromId="277" toId="66">
</dataflow>
<dataflow id="303" from="trunc_ln29" to="tmp_6" fromId="47" toId="66">
</dataflow>
<dataflow id="304" from="or_ln31" to="tmp_6" fromId="64" toId="66">
</dataflow>
<dataflow id="305" from="tmp_6" to="zext_ln31_2" fromId="66" toId="67">
</dataflow>
<dataflow id="306" from="buff_A" to="buff_A_addr_1" fromId="202" toId="68">
</dataflow>
<dataflow id="307" from="StgValue_265" to="buff_A_addr_1" fromId="265" toId="68">
</dataflow>
<dataflow id="308" from="zext_ln31_2" to="buff_A_addr_1" fromId="67" toId="68">
</dataflow>
<dataflow id="309" from="buff_A_1" to="buff_A_1_addr_1" fromId="203" toId="69">
</dataflow>
<dataflow id="310" from="StgValue_265" to="buff_A_1_addr_1" fromId="265" toId="69">
</dataflow>
<dataflow id="311" from="zext_ln31_2" to="buff_A_1_addr_1" fromId="67" toId="69">
</dataflow>
<dataflow id="312" from="buff_A_addr_1" to="buff_A_load_1" fromId="68" toId="70">
</dataflow>
<dataflow id="313" from="buff_p" to="buff_p_addr_1" fromId="204" toId="71">
</dataflow>
<dataflow id="314" from="StgValue_265" to="buff_p_addr_1" fromId="265" toId="71">
</dataflow>
<dataflow id="315" from="zext_ln31" to="buff_p_addr_1" fromId="65" toId="71">
</dataflow>
<dataflow id="316" from="buff_p_addr_1" to="buff_p_load_1" fromId="71" toId="72">
</dataflow>
<dataflow id="317" from="buff_A_1_addr_1" to="buff_A_1_load_1" fromId="69" toId="73">
</dataflow>
<dataflow id="318" from="buff_p_1" to="buff_p_1_addr_1" fromId="205" toId="74">
</dataflow>
<dataflow id="319" from="StgValue_265" to="buff_p_1_addr_1" fromId="265" toId="74">
</dataflow>
<dataflow id="320" from="zext_ln31" to="buff_p_1_addr_1" fromId="65" toId="74">
</dataflow>
<dataflow id="321" from="buff_p_1_addr_1" to="buff_p_1_load_1" fromId="74" toId="75">
</dataflow>
<dataflow id="322" from="add_ln29_1" to="store_ln29" fromId="36" toId="76">
</dataflow>
<dataflow id="323" from="indvar_flatten7" to="store_ln29" fromId="27" toId="76">
</dataflow>
<dataflow id="324" from="select_ln29" to="store_ln5" fromId="46" toId="77">
</dataflow>
<dataflow id="325" from="i" to="store_ln5" fromId="26" toId="77">
</dataflow>
<dataflow id="326" from="buff_q_out_addr" to="buff_q_out_load" fromId="49" toId="79">
</dataflow>
<dataflow id="327" from="buff_A_addr" to="buff_A_load" fromId="56" toId="80">
</dataflow>
<dataflow id="328" from="buff_p_addr" to="buff_p_load" fromId="59" toId="81">
</dataflow>
<dataflow id="329" from="buff_A_1_addr" to="buff_A_1_load" fromId="57" toId="82">
</dataflow>
<dataflow id="330" from="buff_p_1_addr" to="buff_p_1_load" fromId="62" toId="83">
</dataflow>
<dataflow id="331" from="buff_A_addr_1" to="buff_A_load_1" fromId="68" toId="84">
</dataflow>
<dataflow id="332" from="buff_p_addr_1" to="buff_p_load_1" fromId="71" toId="85">
</dataflow>
<dataflow id="333" from="buff_A_1_addr_1" to="buff_A_1_load_1" fromId="69" toId="86">
</dataflow>
<dataflow id="334" from="buff_p_1_addr_1" to="buff_p_1_load_1" fromId="74" toId="87">
</dataflow>
<dataflow id="335" from="buff_A_load" to="mul1" fromId="80" toId="88">
</dataflow>
<dataflow id="336" from="buff_p_load" to="mul1" fromId="81" toId="88">
</dataflow>
<dataflow id="337" from="buff_A_load" to="mul1" fromId="80" toId="89">
</dataflow>
<dataflow id="338" from="buff_p_load" to="mul1" fromId="81" toId="89">
</dataflow>
<dataflow id="339" from="buff_A_1_load" to="mul61_1" fromId="82" toId="90">
</dataflow>
<dataflow id="340" from="buff_p_1_load" to="mul61_1" fromId="83" toId="90">
</dataflow>
<dataflow id="341" from="buff_q_out_load" to="store_ln31" fromId="79" toId="91">
</dataflow>
<dataflow id="342" from="empty" to="store_ln31" fromId="28" toId="91">
</dataflow>
<dataflow id="343" from="buff_A_load" to="mul1" fromId="80" toId="93">
</dataflow>
<dataflow id="344" from="buff_p_load" to="mul1" fromId="81" toId="93">
</dataflow>
<dataflow id="345" from="buff_A_1_load" to="mul61_1" fromId="82" toId="94">
</dataflow>
<dataflow id="346" from="buff_p_1_load" to="mul61_1" fromId="83" toId="94">
</dataflow>
<dataflow id="347" from="buff_A_load_1" to="mul61_2" fromId="84" toId="95">
</dataflow>
<dataflow id="348" from="buff_p_load_1" to="mul61_2" fromId="85" toId="95">
</dataflow>
<dataflow id="349" from="empty" to="p_load" fromId="28" toId="96">
</dataflow>
<dataflow id="350" from="p_load" to="add1" fromId="96" toId="97">
</dataflow>
<dataflow id="351" from="mul1" to="add1" fromId="93" toId="97">
</dataflow>
<dataflow id="352" from="buff_A_1_load" to="mul61_1" fromId="82" toId="98">
</dataflow>
<dataflow id="353" from="buff_p_1_load" to="mul61_1" fromId="83" toId="98">
</dataflow>
<dataflow id="354" from="buff_A_load_1" to="mul61_2" fromId="84" toId="99">
</dataflow>
<dataflow id="355" from="buff_p_load_1" to="mul61_2" fromId="85" toId="99">
</dataflow>
<dataflow id="356" from="buff_A_1_load_1" to="mul61_3" fromId="86" toId="100">
</dataflow>
<dataflow id="357" from="buff_p_1_load_1" to="mul61_3" fromId="87" toId="100">
</dataflow>
<dataflow id="358" from="p_load" to="add1" fromId="96" toId="101">
</dataflow>
<dataflow id="359" from="mul1" to="add1" fromId="93" toId="101">
</dataflow>
<dataflow id="360" from="buff_A_load_1" to="mul61_2" fromId="84" toId="102">
</dataflow>
<dataflow id="361" from="buff_p_load_1" to="mul61_2" fromId="85" toId="102">
</dataflow>
<dataflow id="362" from="buff_A_1_load_1" to="mul61_3" fromId="86" toId="103">
</dataflow>
<dataflow id="363" from="buff_p_1_load_1" to="mul61_3" fromId="87" toId="103">
</dataflow>
<dataflow id="364" from="p_load" to="add1" fromId="96" toId="104">
</dataflow>
<dataflow id="365" from="mul1" to="add1" fromId="93" toId="104">
</dataflow>
<dataflow id="366" from="buff_A_1_load_1" to="mul61_3" fromId="86" toId="105">
</dataflow>
<dataflow id="367" from="buff_p_1_load_1" to="mul61_3" fromId="87" toId="105">
</dataflow>
<dataflow id="368" from="p_load" to="add1" fromId="96" toId="106">
</dataflow>
<dataflow id="369" from="mul1" to="add1" fromId="93" toId="106">
</dataflow>
<dataflow id="370" from="add1" to="add62_1" fromId="106" toId="107">
</dataflow>
<dataflow id="371" from="mul61_1" to="add62_1" fromId="98" toId="107">
</dataflow>
<dataflow id="372" from="add1" to="add62_1" fromId="106" toId="108">
</dataflow>
<dataflow id="373" from="mul61_1" to="add62_1" fromId="98" toId="108">
</dataflow>
<dataflow id="374" from="add1" to="add62_1" fromId="106" toId="109">
</dataflow>
<dataflow id="375" from="mul61_1" to="add62_1" fromId="98" toId="109">
</dataflow>
<dataflow id="376" from="add1" to="add62_1" fromId="106" toId="110">
</dataflow>
<dataflow id="377" from="mul61_1" to="add62_1" fromId="98" toId="110">
</dataflow>
<dataflow id="378" from="add62_1" to="add62_2" fromId="110" toId="111">
</dataflow>
<dataflow id="379" from="mul61_2" to="add62_2" fromId="102" toId="111">
</dataflow>
<dataflow id="380" from="add62_1" to="add62_2" fromId="110" toId="112">
</dataflow>
<dataflow id="381" from="mul61_2" to="add62_2" fromId="102" toId="112">
</dataflow>
<dataflow id="382" from="add62_1" to="add62_2" fromId="110" toId="113">
</dataflow>
<dataflow id="383" from="mul61_2" to="add62_2" fromId="102" toId="113">
</dataflow>
<dataflow id="384" from="select_ln5" to="add_ln30" fromId="45" toId="114">
</dataflow>
<dataflow id="386" from="StgValue_385" to="add_ln30" fromId="385" toId="114">
</dataflow>
<dataflow id="387" from="_ssdm_op_BitSelect.i1.i7.i32" to="tmp_1" fromId="249" toId="115">
</dataflow>
<dataflow id="388" from="add_ln30" to="tmp_1" fromId="114" toId="115">
</dataflow>
<dataflow id="389" from="StgValue_252" to="tmp_1" fromId="252" toId="115">
</dataflow>
<dataflow id="390" from="tmp_1" to="br_ln30" fromId="115" toId="116">
</dataflow>
<dataflow id="391" from="add_ln30" to="store_ln5" fromId="114" toId="117">
</dataflow>
<dataflow id="392" from="j_1" to="store_ln5" fromId="25" toId="117">
</dataflow>
<dataflow id="393" from="add62_1" to="add62_2" fromId="110" toId="118">
</dataflow>
<dataflow id="394" from="mul61_2" to="add62_2" fromId="102" toId="118">
</dataflow>
<dataflow id="395" from="add62_2" to="add62_3" fromId="118" toId="119">
</dataflow>
<dataflow id="396" from="mul61_3" to="add62_3" fromId="105" toId="119">
</dataflow>
<dataflow id="397" from="add62_2" to="add62_3" fromId="118" toId="120">
</dataflow>
<dataflow id="398" from="mul61_3" to="add62_3" fromId="105" toId="120">
</dataflow>
<dataflow id="399" from="add62_2" to="add62_3" fromId="118" toId="121">
</dataflow>
<dataflow id="400" from="mul61_3" to="add62_3" fromId="105" toId="121">
</dataflow>
<dataflow id="402" from="_ssdm_op_SpecPipeline" to="specpipeline_ln13" fromId="401" toId="122">
</dataflow>
<dataflow id="404" from="StgValue_403" to="specpipeline_ln13" fromId="403" toId="122">
</dataflow>
<dataflow id="406" from="StgValue_405" to="specpipeline_ln13" fromId="405" toId="122">
</dataflow>
<dataflow id="407" from="StgValue_405" to="specpipeline_ln13" fromId="405" toId="122">
</dataflow>
<dataflow id="408" from="StgValue_405" to="specpipeline_ln13" fromId="405" toId="122">
</dataflow>
<dataflow id="410" from="empty_0" to="specpipeline_ln13" fromId="409" toId="122">
</dataflow>
<dataflow id="411" from="add62_2" to="add62_3" fromId="118" toId="123">
</dataflow>
<dataflow id="412" from="mul61_3" to="add62_3" fromId="105" toId="123">
</dataflow>
<dataflow id="413" from="add62_3" to="store_ln31" fromId="123" toId="124">
</dataflow>
<dataflow id="414" from="empty" to="store_ln31" fromId="28" toId="124">
</dataflow>
<dataflow id="415" from="add62_3" to="store_ln31" fromId="123" toId="125">
</dataflow>
<dataflow id="416" from="buff_q_out_addr" to="store_ln31" fromId="49" toId="125">
</dataflow>
<dataflow id="417" from="icmp_ln29" to="StgValue_2" fromId="35" toId="2">
</dataflow>
<dataflow id="418" from="or_ln5" to="StgValue_2" fromId="44" toId="2">
</dataflow>
<dataflow id="419" from="icmp_ln29" to="StgValue_3" fromId="35" toId="3">
</dataflow>
<dataflow id="420" from="or_ln5" to="StgValue_3" fromId="44" toId="3">
</dataflow>
<dataflow id="421" from="icmp_ln29" to="StgValue_4" fromId="35" toId="4">
</dataflow>
<dataflow id="422" from="icmp_ln29" to="StgValue_5" fromId="35" toId="5">
</dataflow>
<dataflow id="423" from="icmp_ln29" to="StgValue_6" fromId="35" toId="6">
</dataflow>
<dataflow id="424" from="or_ln5" to="StgValue_6" fromId="44" toId="6">
</dataflow>
<dataflow id="425" from="icmp_ln29" to="StgValue_7" fromId="35" toId="7">
</dataflow>
<dataflow id="426" from="icmp_ln29" to="StgValue_8" fromId="35" toId="8">
</dataflow>
<dataflow id="427" from="icmp_ln29" to="StgValue_9" fromId="35" toId="9">
</dataflow>
<dataflow id="428" from="icmp_ln29" to="StgValue_10" fromId="35" toId="10">
</dataflow>
<dataflow id="429" from="icmp_ln29" to="StgValue_11" fromId="35" toId="11">
</dataflow>
<dataflow id="430" from="icmp_ln29" to="StgValue_12" fromId="35" toId="12">
</dataflow>
<dataflow id="431" from="icmp_ln29" to="StgValue_13" fromId="35" toId="13">
</dataflow>
<dataflow id="432" from="icmp_ln29" to="StgValue_14" fromId="35" toId="14">
</dataflow>
<dataflow id="433" from="icmp_ln29" to="StgValue_15" fromId="35" toId="15">
</dataflow>
<dataflow id="434" from="icmp_ln29" to="StgValue_16" fromId="35" toId="16">
</dataflow>
<dataflow id="435" from="icmp_ln29" to="StgValue_17" fromId="35" toId="17">
</dataflow>
<dataflow id="436" from="icmp_ln29" to="StgValue_22" fromId="35" toId="22">
</dataflow>
<dataflow id="437" from="tmp_1" to="StgValue_23" fromId="115" toId="23">
</dataflow>
<dataflow id="438" from="icmp_ln29" to="StgValue_18" fromId="35" toId="18">
</dataflow>
<dataflow id="439" from="icmp_ln29" to="StgValue_19" fromId="35" toId="19">
</dataflow>
<dataflow id="440" from="icmp_ln29" to="StgValue_20" fromId="35" toId="20">
</dataflow>
<dataflow id="441" from="icmp_ln29" to="StgValue_21" fromId="35" toId="21">
</dataflow>
<dataflow id="442" from="icmp_ln29" to="StgValue_23" fromId="35" toId="23">
</dataflow>
</dataflows>


</stg>
