# RISC-V-Pipelined-Processor
Designed a RISC-V 4 staged pipelined processor. This repository contains the processors made using Verilog as a part of the course CS F342 Computer Architecture at BITS Pilani, Hyderabad Campus
