<stg><name>edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7</name>


<trans_list>

<trans id="88" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %c = alloca i32 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %r = alloca i32 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="63" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten19 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten19"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_7, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %low_thresh_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %low_thresh

]]></Node>
<StgValue><ssdm name="low_thresh_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %high_thresh_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %high_thresh

]]></Node>
<StgValue><ssdm name="high_thresh_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:6 %out_img_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_img

]]></Node>
<StgValue><ssdm name="out_img_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
newFuncRoot:7 %mul_ln27_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %mul_ln27

]]></Node>
<StgValue><ssdm name="mul_ln27_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %add_ln27_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_ln27

]]></Node>
<StgValue><ssdm name="add_ln27_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="63" op_1_bw="63">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i63 0, i63 %indvar_flatten19

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:10 %store_ln57 = store i31 1, i31 %r

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:11 %store_ln58 = store i31 1, i31 %c

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:12 %br_ln0 = br void %for.body109

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.body109:0 %c_1 = load i31 %c

]]></Node>
<StgValue><ssdm name="c_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="63" op_0_bw="63" op_1_bw="0">
<![CDATA[
for.body109:1 %indvar_flatten19_load = load i63 %indvar_flatten19

]]></Node>
<StgValue><ssdm name="indvar_flatten19_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
for.body109:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="31">
<![CDATA[
for.body109:3 %zext_ln58_1 = zext i31 %c_1

]]></Node>
<StgValue><ssdm name="zext_ln58_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body109:4 %icmp_ln58 = icmp_slt  i32 %zext_ln58_1, i32 %add_ln27_read

]]></Node>
<StgValue><ssdm name="icmp_ln58"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.body109:5 %icmp_ln57 = icmp_eq  i63 %indvar_flatten19_load, i63 %mul_ln27_read

]]></Node>
<StgValue><ssdm name="icmp_ln57"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.body109:6 %add_ln57_1 = add i63 %indvar_flatten19_load, i63 1

]]></Node>
<StgValue><ssdm name="add_ln57_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body109:7 %br_ln57 = br i1 %icmp_ln57, void %for.inc136.loopexit, void %for.end138.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.inc136.loopexit:0 %r_load = load i31 %r

]]></Node>
<StgValue><ssdm name="r_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc136.loopexit:1 %add_ln57 = add i31 %r_load, i31 1

]]></Node>
<StgValue><ssdm name="add_ln57"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
for.inc136.loopexit:3 %select_ln57 = select i1 %icmp_ln58, i31 %c_1, i31 1

]]></Node>
<StgValue><ssdm name="select_ln57"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
for.inc136.loopexit:4 %select_ln57_1 = select i1 %icmp_ln58, i31 %r_load, i31 %add_ln57

]]></Node>
<StgValue><ssdm name="select_ln57_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="9" op_0_bw="31">
<![CDATA[
for.inc136.loopexit:5 %trunc_ln59 = trunc i31 %select_ln57_1

]]></Node>
<StgValue><ssdm name="trunc_ln59"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="41" op_0_bw="41" op_1_bw="31" op_2_bw="10">
<![CDATA[
for.inc136.loopexit:6 %tmp_s = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i31.i10, i31 %select_ln57_1, i10 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="19" op_0_bw="19" op_1_bw="9" op_2_bw="10">
<![CDATA[
for.inc136.loopexit:7 %tmp_43_cast = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %trunc_ln59, i10 0

]]></Node>
<StgValue><ssdm name="tmp_43_cast"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="13" op_0_bw="31">
<![CDATA[
for.inc136.loopexit:8 %trunc_ln59_1 = trunc i31 %select_ln57_1

]]></Node>
<StgValue><ssdm name="trunc_ln59_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="37" op_0_bw="37" op_1_bw="31" op_2_bw="6">
<![CDATA[
for.inc136.loopexit:9 %tmp_1 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i31.i6, i31 %select_ln57_1, i6 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="19" op_0_bw="19" op_1_bw="13" op_2_bw="6">
<![CDATA[
for.inc136.loopexit:10 %tmp_44_cast = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i13.i6, i13 %trunc_ln59_1, i6 0

]]></Node>
<StgValue><ssdm name="tmp_44_cast"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc136.loopexit:11 %sub_ln59_1 = sub i19 %tmp_43_cast, i19 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="sub_ln59_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="31">
<![CDATA[
for.inc136.loopexit:12 %zext_ln58 = zext i31 %select_ln57

]]></Node>
<StgValue><ssdm name="zext_ln58"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="19" op_0_bw="31">
<![CDATA[
for.inc136.loopexit:13 %trunc_ln59_2 = trunc i31 %select_ln57

]]></Node>
<StgValue><ssdm name="trunc_ln59_2"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc136.loopexit:14 %add_ln59_2 = add i19 %sub_ln59_1, i19 %trunc_ln59_2

]]></Node>
<StgValue><ssdm name="add_ln59_2"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="19">
<![CDATA[
for.inc136.loopexit:15 %zext_ln59_2 = zext i19 %add_ln59_2

]]></Node>
<StgValue><ssdm name="zext_ln59_2"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc136.loopexit:16 %grad_mag_addr = getelementptr i32 %grad_mag, i64 0, i64 %zext_ln59_2

]]></Node>
<StgValue><ssdm name="grad_mag_addr"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="42" op_0_bw="41">
<![CDATA[
for.inc136.loopexit:18 %zext_ln59 = zext i41 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln59"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="42" op_0_bw="37">
<![CDATA[
for.inc136.loopexit:19 %zext_ln59_1 = zext i37 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln59_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
for.inc136.loopexit:20 %sub_ln59 = sub i42 %zext_ln59, i42 %zext_ln59_1

]]></Node>
<StgValue><ssdm name="sub_ln59"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="42">
<![CDATA[
for.inc136.loopexit:21 %sext_ln59 = sext i42 %sub_ln59

]]></Node>
<StgValue><ssdm name="sext_ln59"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc136.loopexit:22 %add_ln59 = add i64 %zext_ln58, i64 %out_img_read

]]></Node>
<StgValue><ssdm name="add_ln59"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc136.loopexit:23 %add_ln59_1 = add i64 %add_ln59, i64 %sext_ln59

]]></Node>
<StgValue><ssdm name="add_ln59_1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="19">
<![CDATA[
for.inc136.loopexit:24 %m = load i19 %grad_mag_addr

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc133:0 %add_ln58 = add i31 %select_ln57, i31 1

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="63" op_1_bw="63" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc133:1 %store_ln57 = store i63 %add_ln57_1, i63 %indvar_flatten19

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc133:2 %store_ln57 = store i31 %select_ln57_1, i31 %r

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc133:3 %store_ln58 = store i31 %add_ln58, i31 %c

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
for.inc133:4 %br_ln58 = br void %for.body109

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc136.loopexit:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @thresh_loop_VITIS_LOOP_58_7_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc136.loopexit:17 %specpipeline_ln58 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln58"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="19">
<![CDATA[
for.inc136.loopexit:24 %m = load i19 %grad_mag_addr

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc136.loopexit:25 %icmp_ln60 = icmp_slt  i32 %m, i32 %high_thresh_read

]]></Node>
<StgValue><ssdm name="icmp_ln60"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc136.loopexit:26 %br_ln60 = br i1 %icmp_ln60, void %if.then, void %if.else

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
if.then:0 %gmem_addr_1 = getelementptr i8 %gmem, i64 %add_ln59_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else:0 %icmp_ln62 = icmp_slt  i32 %m, i32 %low_thresh_read

]]></Node>
<StgValue><ssdm name="icmp_ln62"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
if.else:3 %gmem_addr = getelementptr i8 %gmem, i64 %add_ln59_1

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="69" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
if.then:1 %gmem_addr_4_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_4_req"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else:1 %xor_ln62 = xor i1 %icmp_ln62, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln62"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.else:2 %select_ln62_cast_cast_cast_cast = select i1 %xor_ln62, i8 100, i8 0

]]></Node>
<StgValue><ssdm name="select_ln62_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
if.else:4 %gmem_addr_3_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_3_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="73" st_id="5" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="0">
<![CDATA[
if.then:2 %write_ln61 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %gmem_addr_1, i8 255, i1 1

]]></Node>
<StgValue><ssdm name="write_ln61"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="0">
<![CDATA[
if.else:5 %write_ln59 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %gmem_addr, i8 %select_ln62_cast_cast_cast_cast, i1 1

]]></Node>
<StgValue><ssdm name="write_ln59"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="75" st_id="6" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then:3 %gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_4_resp"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.else:6 %gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="77" st_id="7" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then:3 %gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_4_resp"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.else:6 %gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="79" st_id="8" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then:3 %gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_4_resp"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.else:6 %gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="81" st_id="9" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then:3 %gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_4_resp"/></StgValue>
</operation>

<operation id="82" st_id="9" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.else:6 %gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_3_resp"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0">
<![CDATA[
for.end138.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="83" st_id="10" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then:3 %gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_4_resp"/></StgValue>
</operation>

<operation id="84" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
if.then:4 %br_ln61 = br void %for.inc133

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="85" st_id="10" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.else:6 %gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_3_resp"/></StgValue>
</operation>

<operation id="86" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
if.else:7 %br_ln0 = br void %for.inc133

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="120" name="gmem" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="121" name="add_ln27" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="add_ln27"/></StgValue>
</port>
<port id="122" name="mul_ln27" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mul_ln27"/></StgValue>
</port>
<port id="123" name="grad_mag" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="grad_mag"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="124" name="out_img" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_img"/></StgValue>
</port>
<port id="125" name="high_thresh" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="high_thresh"/></StgValue>
</port>
<port id="126" name="low_thresh" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="low_thresh"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="128" from="StgValue_127" to="c" fromId="127" toId="12">
</dataflow>
<dataflow id="129" from="StgValue_127" to="r" fromId="127" toId="13">
</dataflow>
<dataflow id="130" from="StgValue_127" to="indvar_flatten19" fromId="127" toId="14">
</dataflow>
<dataflow id="132" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="131" toId="15">
</dataflow>
<dataflow id="133" from="gmem" to="specinterface_ln0" fromId="120" toId="15">
</dataflow>
<dataflow id="135" from="empty_0" to="specinterface_ln0" fromId="134" toId="15">
</dataflow>
<dataflow id="137" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="15">
</dataflow>
<dataflow id="138" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="15">
</dataflow>
<dataflow id="140" from="empty_1" to="specinterface_ln0" fromId="139" toId="15">
</dataflow>
<dataflow id="141" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="15">
</dataflow>
<dataflow id="142" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="15">
</dataflow>
<dataflow id="144" from="empty_2" to="specinterface_ln0" fromId="143" toId="15">
</dataflow>
<dataflow id="146" from="empty_7" to="specinterface_ln0" fromId="145" toId="15">
</dataflow>
<dataflow id="147" from="empty_1" to="specinterface_ln0" fromId="139" toId="15">
</dataflow>
<dataflow id="149" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="15">
</dataflow>
<dataflow id="150" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="15">
</dataflow>
<dataflow id="151" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="15">
</dataflow>
<dataflow id="152" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="15">
</dataflow>
<dataflow id="153" from="empty_1" to="specinterface_ln0" fromId="139" toId="15">
</dataflow>
<dataflow id="154" from="empty_1" to="specinterface_ln0" fromId="139" toId="15">
</dataflow>
<dataflow id="156" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="15">
</dataflow>
<dataflow id="157" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="15">
</dataflow>
<dataflow id="159" from="_ssdm_op_Read.ap_auto.i32" to="low_thresh_read" fromId="158" toId="16">
</dataflow>
<dataflow id="160" from="low_thresh" to="low_thresh_read" fromId="126" toId="16">
</dataflow>
<dataflow id="161" from="_ssdm_op_Read.ap_auto.i32" to="high_thresh_read" fromId="158" toId="17">
</dataflow>
<dataflow id="162" from="high_thresh" to="high_thresh_read" fromId="125" toId="17">
</dataflow>
<dataflow id="164" from="_ssdm_op_Read.ap_auto.i64" to="out_img_read" fromId="163" toId="18">
</dataflow>
<dataflow id="165" from="out_img" to="out_img_read" fromId="124" toId="18">
</dataflow>
<dataflow id="167" from="_ssdm_op_Read.ap_auto.i63" to="mul_ln27_read" fromId="166" toId="19">
</dataflow>
<dataflow id="168" from="mul_ln27" to="mul_ln27_read" fromId="122" toId="19">
</dataflow>
<dataflow id="169" from="_ssdm_op_Read.ap_auto.i32" to="add_ln27_read" fromId="158" toId="20">
</dataflow>
<dataflow id="170" from="add_ln27" to="add_ln27_read" fromId="121" toId="20">
</dataflow>
<dataflow id="172" from="StgValue_171" to="store_ln0" fromId="171" toId="21">
</dataflow>
<dataflow id="173" from="indvar_flatten19" to="store_ln0" fromId="14" toId="21">
</dataflow>
<dataflow id="175" from="StgValue_174" to="store_ln57" fromId="174" toId="22">
</dataflow>
<dataflow id="176" from="r" to="store_ln57" fromId="13" toId="22">
</dataflow>
<dataflow id="177" from="StgValue_174" to="store_ln58" fromId="174" toId="23">
</dataflow>
<dataflow id="178" from="c" to="store_ln58" fromId="12" toId="23">
</dataflow>
<dataflow id="179" from="c" to="c_1" fromId="12" toId="25">
</dataflow>
<dataflow id="180" from="indvar_flatten19" to="indvar_flatten19_load" fromId="14" toId="26">
</dataflow>
<dataflow id="182" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="181" toId="27">
</dataflow>
<dataflow id="183" from="gmem" to="specbitsmap_ln0" fromId="120" toId="27">
</dataflow>
<dataflow id="184" from="c_1" to="zext_ln58_1" fromId="25" toId="28">
</dataflow>
<dataflow id="185" from="zext_ln58_1" to="icmp_ln58" fromId="28" toId="29">
</dataflow>
<dataflow id="186" from="add_ln27_read" to="icmp_ln58" fromId="20" toId="29">
</dataflow>
<dataflow id="187" from="indvar_flatten19_load" to="icmp_ln57" fromId="26" toId="30">
</dataflow>
<dataflow id="188" from="mul_ln27_read" to="icmp_ln57" fromId="19" toId="30">
</dataflow>
<dataflow id="189" from="indvar_flatten19_load" to="add_ln57_1" fromId="26" toId="31">
</dataflow>
<dataflow id="191" from="StgValue_190" to="add_ln57_1" fromId="190" toId="31">
</dataflow>
<dataflow id="192" from="icmp_ln57" to="br_ln57" fromId="30" toId="32">
</dataflow>
<dataflow id="193" from="r" to="r_load" fromId="13" toId="33">
</dataflow>
<dataflow id="194" from="r_load" to="add_ln57" fromId="33" toId="34">
</dataflow>
<dataflow id="195" from="StgValue_174" to="add_ln57" fromId="174" toId="34">
</dataflow>
<dataflow id="196" from="icmp_ln58" to="select_ln57" fromId="29" toId="35">
</dataflow>
<dataflow id="197" from="c_1" to="select_ln57" fromId="25" toId="35">
</dataflow>
<dataflow id="198" from="StgValue_174" to="select_ln57" fromId="174" toId="35">
</dataflow>
<dataflow id="199" from="icmp_ln58" to="select_ln57_1" fromId="29" toId="36">
</dataflow>
<dataflow id="200" from="r_load" to="select_ln57_1" fromId="33" toId="36">
</dataflow>
<dataflow id="201" from="add_ln57" to="select_ln57_1" fromId="34" toId="36">
</dataflow>
<dataflow id="202" from="select_ln57_1" to="trunc_ln59" fromId="36" toId="37">
</dataflow>
<dataflow id="204" from="_ssdm_op_BitConcatenate.i41.i31.i10" to="tmp_s" fromId="203" toId="38">
</dataflow>
<dataflow id="205" from="select_ln57_1" to="tmp_s" fromId="36" toId="38">
</dataflow>
<dataflow id="207" from="StgValue_206" to="tmp_s" fromId="206" toId="38">
</dataflow>
<dataflow id="209" from="_ssdm_op_BitConcatenate.i19.i9.i10" to="tmp_43_cast" fromId="208" toId="39">
</dataflow>
<dataflow id="210" from="trunc_ln59" to="tmp_43_cast" fromId="37" toId="39">
</dataflow>
<dataflow id="211" from="StgValue_206" to="tmp_43_cast" fromId="206" toId="39">
</dataflow>
<dataflow id="212" from="select_ln57_1" to="trunc_ln59_1" fromId="36" toId="40">
</dataflow>
<dataflow id="214" from="_ssdm_op_BitConcatenate.i37.i31.i6" to="tmp_1" fromId="213" toId="41">
</dataflow>
<dataflow id="215" from="select_ln57_1" to="tmp_1" fromId="36" toId="41">
</dataflow>
<dataflow id="217" from="StgValue_216" to="tmp_1" fromId="216" toId="41">
</dataflow>
<dataflow id="219" from="_ssdm_op_BitConcatenate.i19.i13.i6" to="tmp_44_cast" fromId="218" toId="42">
</dataflow>
<dataflow id="220" from="trunc_ln59_1" to="tmp_44_cast" fromId="40" toId="42">
</dataflow>
<dataflow id="221" from="StgValue_216" to="tmp_44_cast" fromId="216" toId="42">
</dataflow>
<dataflow id="222" from="tmp_43_cast" to="sub_ln59_1" fromId="39" toId="43">
</dataflow>
<dataflow id="223" from="tmp_44_cast" to="sub_ln59_1" fromId="42" toId="43">
</dataflow>
<dataflow id="224" from="select_ln57" to="zext_ln58" fromId="35" toId="44">
</dataflow>
<dataflow id="225" from="select_ln57" to="trunc_ln59_2" fromId="35" toId="45">
</dataflow>
<dataflow id="226" from="sub_ln59_1" to="add_ln59_2" fromId="43" toId="46">
</dataflow>
<dataflow id="227" from="trunc_ln59_2" to="add_ln59_2" fromId="45" toId="46">
</dataflow>
<dataflow id="228" from="add_ln59_2" to="zext_ln59_2" fromId="46" toId="47">
</dataflow>
<dataflow id="229" from="grad_mag" to="grad_mag_addr" fromId="123" toId="48">
</dataflow>
<dataflow id="231" from="StgValue_230" to="grad_mag_addr" fromId="230" toId="48">
</dataflow>
<dataflow id="232" from="zext_ln59_2" to="grad_mag_addr" fromId="47" toId="48">
</dataflow>
<dataflow id="233" from="tmp_s" to="zext_ln59" fromId="38" toId="49">
</dataflow>
<dataflow id="234" from="tmp_1" to="zext_ln59_1" fromId="41" toId="50">
</dataflow>
<dataflow id="235" from="zext_ln59" to="sub_ln59" fromId="49" toId="51">
</dataflow>
<dataflow id="236" from="zext_ln59_1" to="sub_ln59" fromId="50" toId="51">
</dataflow>
<dataflow id="237" from="sub_ln59" to="sext_ln59" fromId="51" toId="52">
</dataflow>
<dataflow id="238" from="zext_ln58" to="add_ln59" fromId="44" toId="53">
</dataflow>
<dataflow id="239" from="out_img_read" to="add_ln59" fromId="18" toId="53">
</dataflow>
<dataflow id="240" from="add_ln59" to="add_ln59_1" fromId="53" toId="54">
</dataflow>
<dataflow id="241" from="sext_ln59" to="add_ln59_1" fromId="52" toId="54">
</dataflow>
<dataflow id="242" from="grad_mag_addr" to="m" fromId="48" toId="55">
</dataflow>
<dataflow id="243" from="select_ln57" to="add_ln58" fromId="35" toId="56">
</dataflow>
<dataflow id="244" from="StgValue_174" to="add_ln58" fromId="174" toId="56">
</dataflow>
<dataflow id="245" from="add_ln57_1" to="store_ln57" fromId="31" toId="57">
</dataflow>
<dataflow id="246" from="indvar_flatten19" to="store_ln57" fromId="14" toId="57">
</dataflow>
<dataflow id="247" from="select_ln57_1" to="store_ln57" fromId="36" toId="58">
</dataflow>
<dataflow id="248" from="r" to="store_ln57" fromId="13" toId="58">
</dataflow>
<dataflow id="249" from="add_ln58" to="store_ln58" fromId="56" toId="59">
</dataflow>
<dataflow id="250" from="c" to="store_ln58" fromId="12" toId="59">
</dataflow>
<dataflow id="252" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="251" toId="61">
</dataflow>
<dataflow id="254" from="thresh_loop_VITIS_LOOP_58_7_str" to="specloopname_ln0" fromId="253" toId="61">
</dataflow>
<dataflow id="256" from="_ssdm_op_SpecPipeline" to="specpipeline_ln58" fromId="255" toId="62">
</dataflow>
<dataflow id="257" from="StgValue_155" to="specpipeline_ln58" fromId="155" toId="62">
</dataflow>
<dataflow id="258" from="StgValue_136" to="specpipeline_ln58" fromId="136" toId="62">
</dataflow>
<dataflow id="259" from="StgValue_136" to="specpipeline_ln58" fromId="136" toId="62">
</dataflow>
<dataflow id="260" from="StgValue_136" to="specpipeline_ln58" fromId="136" toId="62">
</dataflow>
<dataflow id="261" from="empty_1" to="specpipeline_ln58" fromId="139" toId="62">
</dataflow>
<dataflow id="262" from="grad_mag_addr" to="m" fromId="48" toId="63">
</dataflow>
<dataflow id="263" from="m" to="icmp_ln60" fromId="63" toId="64">
</dataflow>
<dataflow id="264" from="high_thresh_read" to="icmp_ln60" fromId="17" toId="64">
</dataflow>
<dataflow id="265" from="icmp_ln60" to="br_ln60" fromId="64" toId="65">
</dataflow>
<dataflow id="266" from="gmem" to="gmem_addr_1" fromId="120" toId="66">
</dataflow>
<dataflow id="267" from="add_ln59_1" to="gmem_addr_1" fromId="54" toId="66">
</dataflow>
<dataflow id="268" from="m" to="icmp_ln62" fromId="63" toId="67">
</dataflow>
<dataflow id="269" from="low_thresh_read" to="icmp_ln62" fromId="16" toId="67">
</dataflow>
<dataflow id="270" from="gmem" to="gmem_addr" fromId="120" toId="68">
</dataflow>
<dataflow id="271" from="add_ln59_1" to="gmem_addr" fromId="54" toId="68">
</dataflow>
<dataflow id="273" from="_ssdm_op_WriteReq.m_axi.i8P1A" to="gmem_addr_4_req" fromId="272" toId="69">
</dataflow>
<dataflow id="274" from="gmem_addr_1" to="gmem_addr_4_req" fromId="66" toId="69">
</dataflow>
<dataflow id="275" from="StgValue_127" to="gmem_addr_4_req" fromId="127" toId="69">
</dataflow>
<dataflow id="276" from="icmp_ln62" to="xor_ln62" fromId="67" toId="70">
</dataflow>
<dataflow id="278" from="StgValue_277" to="xor_ln62" fromId="277" toId="70">
</dataflow>
<dataflow id="279" from="xor_ln62" to="select_ln62_cast_cast_cast_cast" fromId="70" toId="71">
</dataflow>
<dataflow id="281" from="StgValue_280" to="select_ln62_cast_cast_cast_cast" fromId="280" toId="71">
</dataflow>
<dataflow id="283" from="StgValue_282" to="select_ln62_cast_cast_cast_cast" fromId="282" toId="71">
</dataflow>
<dataflow id="284" from="_ssdm_op_WriteReq.m_axi.i8P1A" to="gmem_addr_3_req" fromId="272" toId="72">
</dataflow>
<dataflow id="285" from="gmem_addr" to="gmem_addr_3_req" fromId="68" toId="72">
</dataflow>
<dataflow id="286" from="StgValue_127" to="gmem_addr_3_req" fromId="127" toId="72">
</dataflow>
<dataflow id="288" from="_ssdm_op_Write.m_axi.i8P1A" to="write_ln61" fromId="287" toId="73">
</dataflow>
<dataflow id="289" from="gmem_addr_1" to="write_ln61" fromId="66" toId="73">
</dataflow>
<dataflow id="291" from="StgValue_290" to="write_ln61" fromId="290" toId="73">
</dataflow>
<dataflow id="292" from="StgValue_277" to="write_ln61" fromId="277" toId="73">
</dataflow>
<dataflow id="293" from="_ssdm_op_Write.m_axi.i8P1A" to="write_ln59" fromId="287" toId="74">
</dataflow>
<dataflow id="294" from="gmem_addr" to="write_ln59" fromId="68" toId="74">
</dataflow>
<dataflow id="295" from="select_ln62_cast_cast_cast_cast" to="write_ln59" fromId="71" toId="74">
</dataflow>
<dataflow id="296" from="StgValue_277" to="write_ln59" fromId="277" toId="74">
</dataflow>
<dataflow id="298" from="_ssdm_op_WriteResp.m_axi.i8P1A" to="gmem_addr_4_resp" fromId="297" toId="75">
</dataflow>
<dataflow id="299" from="gmem_addr_1" to="gmem_addr_4_resp" fromId="66" toId="75">
</dataflow>
<dataflow id="300" from="_ssdm_op_WriteResp.m_axi.i8P1A" to="gmem_addr_3_resp" fromId="297" toId="76">
</dataflow>
<dataflow id="301" from="gmem_addr" to="gmem_addr_3_resp" fromId="68" toId="76">
</dataflow>
<dataflow id="302" from="_ssdm_op_WriteResp.m_axi.i8P1A" to="gmem_addr_4_resp" fromId="297" toId="77">
</dataflow>
<dataflow id="303" from="gmem_addr_1" to="gmem_addr_4_resp" fromId="66" toId="77">
</dataflow>
<dataflow id="304" from="_ssdm_op_WriteResp.m_axi.i8P1A" to="gmem_addr_3_resp" fromId="297" toId="78">
</dataflow>
<dataflow id="305" from="gmem_addr" to="gmem_addr_3_resp" fromId="68" toId="78">
</dataflow>
<dataflow id="306" from="_ssdm_op_WriteResp.m_axi.i8P1A" to="gmem_addr_4_resp" fromId="297" toId="79">
</dataflow>
<dataflow id="307" from="gmem_addr_1" to="gmem_addr_4_resp" fromId="66" toId="79">
</dataflow>
<dataflow id="308" from="_ssdm_op_WriteResp.m_axi.i8P1A" to="gmem_addr_3_resp" fromId="297" toId="80">
</dataflow>
<dataflow id="309" from="gmem_addr" to="gmem_addr_3_resp" fromId="68" toId="80">
</dataflow>
<dataflow id="310" from="_ssdm_op_WriteResp.m_axi.i8P1A" to="gmem_addr_4_resp" fromId="297" toId="81">
</dataflow>
<dataflow id="311" from="gmem_addr_1" to="gmem_addr_4_resp" fromId="66" toId="81">
</dataflow>
<dataflow id="312" from="_ssdm_op_WriteResp.m_axi.i8P1A" to="gmem_addr_3_resp" fromId="297" toId="82">
</dataflow>
<dataflow id="313" from="gmem_addr" to="gmem_addr_3_resp" fromId="68" toId="82">
</dataflow>
<dataflow id="314" from="_ssdm_op_WriteResp.m_axi.i8P1A" to="gmem_addr_4_resp" fromId="297" toId="83">
</dataflow>
<dataflow id="315" from="gmem_addr_1" to="gmem_addr_4_resp" fromId="66" toId="83">
</dataflow>
<dataflow id="316" from="_ssdm_op_WriteResp.m_axi.i8P1A" to="gmem_addr_3_resp" fromId="297" toId="85">
</dataflow>
<dataflow id="317" from="gmem_addr" to="gmem_addr_3_resp" fromId="68" toId="85">
</dataflow>
<dataflow id="318" from="icmp_ln57" to="StgValue_2" fromId="30" toId="2">
</dataflow>
<dataflow id="319" from="icmp_ln60" to="StgValue_3" fromId="64" toId="3">
</dataflow>
<dataflow id="320" from="icmp_ln60" to="StgValue_4" fromId="64" toId="4">
</dataflow>
<dataflow id="321" from="icmp_ln60" to="StgValue_5" fromId="64" toId="5">
</dataflow>
<dataflow id="322" from="icmp_ln60" to="StgValue_6" fromId="64" toId="6">
</dataflow>
<dataflow id="323" from="icmp_ln60" to="StgValue_7" fromId="64" toId="7">
</dataflow>
<dataflow id="324" from="icmp_ln60" to="StgValue_8" fromId="64" toId="8">
</dataflow>
<dataflow id="325" from="icmp_ln60" to="StgValue_9" fromId="64" toId="9">
</dataflow>
<dataflow id="326" from="icmp_ln60" to="StgValue_10" fromId="64" toId="10">
</dataflow>
<dataflow id="327" from="icmp_ln57" to="StgValue_9" fromId="30" toId="9">
</dataflow>
</dataflows>


</stg>
