

#set_property PACKAGE_PIN L18 [get_ports CLK_O_P]

#set_property PACKAGE_PIN D20 [get_ports {DIF_P[0]}]
#set_property PACKAGE_PIN J16 [get_ports {DIF_P[1]}]
#set_property PACKAGE_PIN M21 [get_ports {DIF_P[2]}]
#set_property PACKAGE_PIN P17 [get_ports {DIF_P[3]}]
#set_property PACKAGE_PIN E19 [get_ports {DIF_P[4]}]




#set_property PACKAGE_PIN D20 [get_ports {data_out_to_pins_p[0]}]
set_property PACKAGE_PIN D18 [get_ports diff_clk_to_pins_clk_p]

#D20
#set_property PACKAGE_PIN A21 [get_ports {data_out_to_pins_p[1]}]
#set_property PACKAGE_PIN A21 [get_ports {data_out_to_pins_p[2]}]
#set_property PACKAGE_PIN B21 [get_ports {data_out_to_pins_p[3]}]
#set_property PACKAGE_PIN A21 [get_ports {data_out_to_pins_p[4]}]

#set_property PACKAGE_PIN A18 [get_ports {data_out_to_pins_p[3]}]

#set_property PACKAGE_PIN B21 [get_ports {data_out_to_pins_p[0]}]
#set_property PACKAGE_PIN C17 [get_ports {data_out_to_pins_p[1]}]
#set_property PACKAGE_PIN A16 [get_ports {data_out_to_pins_p[2]}]
#set_property PACKAGE_PIN A18 [get_ports {data_out_to_pins_p[3]}]

set_property PACKAGE_PIN A18 [get_ports {data_to_and_from_pins_p[0]}]
set_property PACKAGE_PIN B21 [get_ports {data_to_and_from_pins_p[1]}]
set_property PACKAGE_PIN C17 [get_ports {data_to_and_from_pins_p[2]}]

set_property PACKAGE_PIN B19 [get_ports {data_to_and_from_pins_p_1[0]}]
set_property PACKAGE_PIN D22 [get_ports {data_to_and_from_pins_p_1[1]}]






