Mitigating the effects of large multiple cell upsets (MCUs) in memories