<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com"
		xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
		xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
	<spirit:vendor>user.org</spirit:vendor>
	<spirit:library>customized_ip</spirit:library>
	<spirit:name>design_1_Count_Ones_0_0</spirit:name>
	<spirit:version>1.0</spirit:version>
	<spirit:busInterfaces>
		<spirit:busInterface>
			<spirit:name>clk</spirit:name>
			<spirit:busType spirit:vendor="xilinx.com"
					spirit:library="signal"
					spirit:name="clock"
					spirit:version="1.0"/>
			<spirit:abstractionType spirit:vendor="xilinx.com"
					spirit:library="signal"
					spirit:name="clock_rtl"
					spirit:version="1.0"/>
			<spirit:slave/>
			<spirit:portMaps>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>CLK</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>clk</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
			</spirit:portMaps>
			<spirit:parameters>
				<spirit:parameter>
					<spirit:name>FREQ_HZ</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ">100000000</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>PHASE</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.CLK.PHASE">0.000</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>CLK_DOMAIN</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN"/>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>ASSOCIATED_BUSIF</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF"/>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>ASSOCIATED_RESET</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET"/>
				</spirit:parameter>
			</spirit:parameters>
		</spirit:busInterface>
	</spirit:busInterfaces>
	<spirit:model>
		<spirit:views>
			<spirit:view>
				<spirit:name>xilinx_anylanguagesynthesis</spirit:name>
				<spirit:displayName>Synthesis</spirit:displayName>
				<spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
				</spirit:fileSetRef>
				<spirit:parameters>
					<spirit:parameter>
						<spirit:name>GENtimestamp</spirit:name>
						<spirit:value>Wed May 17 16:08:19 UTC 2017</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>boundaryCRC</spirit:name>
						<spirit:value>661b640d</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>boundaryCRCversion</spirit:name>
						<spirit:value>1</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>customizationCRC</spirit:name>
						<spirit:value>dc73c385</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>customizationCRCversion</spirit:name>
						<spirit:value>6</spirit:value>
					</spirit:parameter>
				</spirit:parameters>
			</spirit:view>
			<spirit:view>
				<spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
				<spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
				<spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
				<spirit:language>vhdl</spirit:language>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
				</spirit:fileSetRef>
				<spirit:parameters>
					<spirit:parameter>
						<spirit:name>GENtimestamp</spirit:name>
						<spirit:value>Wed May 17 16:08:19 UTC 2017</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>boundaryCRC</spirit:name>
						<spirit:value>661b640d</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>boundaryCRCversion</spirit:name>
						<spirit:value>1</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>customizationCRC</spirit:name>
						<spirit:value>dc73c385</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>customizationCRCversion</spirit:name>
						<spirit:value>6</spirit:value>
					</spirit:parameter>
				</spirit:parameters>
			</spirit:view>
			<spirit:view>
				<spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
				<spirit:displayName>Simulation</spirit:displayName>
				<spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
				</spirit:fileSetRef>
				<spirit:parameters>
					<spirit:parameter>
						<spirit:name>GENtimestamp</spirit:name>
						<spirit:value>Wed May 17 16:08:19 UTC 2017</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>boundaryCRC</spirit:name>
						<spirit:value>661b640d</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>boundaryCRCversion</spirit:name>
						<spirit:value>1</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>customizationCRC</spirit:name>
						<spirit:value>57fa2928</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>customizationCRCversion</spirit:name>
						<spirit:value>6</spirit:value>
					</spirit:parameter>
				</spirit:parameters>
			</spirit:view>
			<spirit:view>
				<spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
				<spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
				<spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
				<spirit:language>vhdl</spirit:language>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
				</spirit:fileSetRef>
				<spirit:parameters>
					<spirit:parameter>
						<spirit:name>GENtimestamp</spirit:name>
						<spirit:value>Wed May 17 16:08:19 UTC 2017</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>boundaryCRC</spirit:name>
						<spirit:value>661b640d</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>boundaryCRCversion</spirit:name>
						<spirit:value>1</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>customizationCRC</spirit:name>
						<spirit:value>57fa2928</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>customizationCRCversion</spirit:name>
						<spirit:value>6</spirit:value>
					</spirit:parameter>
				</spirit:parameters>
			</spirit:view>
		</spirit:views>
		<spirit:ports>
			<spirit:port>
				<spirit:name>clk</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>BTNC</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>data_in</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long">255</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>finish</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>data_out</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long">8</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
		</spirit:ports>
		<spirit:modelParameters>
			<spirit:modelParameter xsi:type="spirit:nameValueTypeType"
					spirit:dataType="integer">
				<spirit:name>number_of_bits</spirit:name>
				<spirit:displayName>Number Of Bits</spirit:displayName>
				<spirit:value spirit:format="long"
						spirit:resolve="generated"
						spirit:id="MODELPARAM_VALUE.number_of_bits">256</spirit:value>
			</spirit:modelParameter>
		</spirit:modelParameters>
	</spirit:model>
	<spirit:fileSets>
		<spirit:fileSet>
			<spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>constrs_1/imports/CR/master.xdc</spirit:name>
				<spirit:userFileType>xdc</spirit:userFileType>
				<spirit:userFileType>USED_IN_implementation</spirit:userFileType>
				<spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>../../ipshared/b4b0/sources_1/new/CountOnes.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
			</spirit:file>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>synth/design_1_Count_Ones_0_0.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xil_defaultlib</spirit:logicalName>
			</spirit:file>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>../../ipshared/b4b0/sources_1/new/CountOnes.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
			</spirit:file>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>sim/design_1_Count_Ones_0_0.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xil_defaultlib</spirit:logicalName>
			</spirit:file>
		</spirit:fileSet>
	</spirit:fileSets>
	<spirit:description>Count_Ones_v1_0</spirit:description>
	<spirit:parameters>
		<spirit:parameter>
			<spirit:name>number_of_bits</spirit:name>
			<spirit:displayName>Number Of Bits</spirit:displayName>
			<spirit:value spirit:format="long"
					spirit:resolve="user"
					spirit:id="PARAM_VALUE.number_of_bits">256</spirit:value>
		</spirit:parameter>
		<spirit:parameter>
			<spirit:name>Component_Name</spirit:name>
			<spirit:value spirit:resolve="user"
					spirit:id="PARAM_VALUE.Component_Name"
					spirit:order="1">design_1_Count_Ones_0_0</spirit:value>
		</spirit:parameter>
	</spirit:parameters>
	<spirit:vendorExtensions>
		<xilinx:coreExtensions>
			<xilinx:displayName>Count_Ones_v1_0</xilinx:displayName>
			<xilinx:coreRevision>2</xilinx:coreRevision>
			<xilinx:tags>
				<xilinx:tag xilinx:name="user.org:user:Count_Ones:1.0_ARCHIVE_LOCATION">/home/luminoso/UA-work/CR/projectofinal/FSMCountOnes/FSMCountOnes.srcs</xilinx:tag>
			</xilinx:tags>
			<xilinx:configElementInfos>
				<xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.number_of_bits"
						xilinx:valueSource="user"/>
			</xilinx:configElementInfos>
		</xilinx:coreExtensions>
		<xilinx:packagingInfo>
			<xilinx:xilinxVersion>2016.4</xilinx:xilinxVersion>
			<xilinx:checksum xilinx:scope="busInterfaces"
					xilinx:value="5d682510"/>
			<xilinx:checksum xilinx:scope="fileGroups"
					xilinx:value="9ebb4554"/>
			<xilinx:checksum xilinx:scope="ports"
					xilinx:value="2b6ffa33"/>
			<xilinx:checksum xilinx:scope="hdlParameters"
					xilinx:value="2c10e2f3"/>
			<xilinx:checksum xilinx:scope="parameters"
					xilinx:value="eb32c826"/>
		</xilinx:packagingInfo>
	</spirit:vendorExtensions>
</spirit:component>
