ARM GAS  C:\Users\ALVAROGA\AppData\Local\Temp\cc7Fvuih.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"UART_1_INT.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.UART_1_TXISR,"ax",%progbits
  20              		.align	2
  21              		.global	UART_1_TXISR
  22              		.thumb
  23              		.thumb_func
  24              		.type	UART_1_TXISR, %function
  25              	UART_1_TXISR:
  26              	.LFB0:
  27              		.file 1 "Generated_Source\\PSoC5\\UART_1_INT.c"
   1:Generated_Source\PSoC5/UART_1_INT.c **** /*******************************************************************************
   2:Generated_Source\PSoC5/UART_1_INT.c **** * File Name: UART_1INT.c
   3:Generated_Source\PSoC5/UART_1_INT.c **** * Version 2.50
   4:Generated_Source\PSoC5/UART_1_INT.c **** *
   5:Generated_Source\PSoC5/UART_1_INT.c **** * Description:
   6:Generated_Source\PSoC5/UART_1_INT.c **** *  This file provides all Interrupt Service functionality of the UART component
   7:Generated_Source\PSoC5/UART_1_INT.c **** *
   8:Generated_Source\PSoC5/UART_1_INT.c **** ********************************************************************************
   9:Generated_Source\PSoC5/UART_1_INT.c **** * Copyright 2008-2015, Cypress Semiconductor Corporation.  All rights reserved.
  10:Generated_Source\PSoC5/UART_1_INT.c **** * You may use this file only in accordance with the license, terms, conditions,
  11:Generated_Source\PSoC5/UART_1_INT.c **** * disclaimers, and limitations in the end user license agreement accompanying
  12:Generated_Source\PSoC5/UART_1_INT.c **** * the software package with which this file was provided.
  13:Generated_Source\PSoC5/UART_1_INT.c **** *******************************************************************************/
  14:Generated_Source\PSoC5/UART_1_INT.c **** 
  15:Generated_Source\PSoC5/UART_1_INT.c **** #include "UART_1.h"
  16:Generated_Source\PSoC5/UART_1_INT.c **** #include "cyapicallbacks.h"
  17:Generated_Source\PSoC5/UART_1_INT.c **** 
  18:Generated_Source\PSoC5/UART_1_INT.c **** 
  19:Generated_Source\PSoC5/UART_1_INT.c **** /***************************************
  20:Generated_Source\PSoC5/UART_1_INT.c **** * Custom Declarations
  21:Generated_Source\PSoC5/UART_1_INT.c **** ***************************************/
  22:Generated_Source\PSoC5/UART_1_INT.c **** /* `#START CUSTOM_DECLARATIONS` Place your declaration here */
  23:Generated_Source\PSoC5/UART_1_INT.c **** 
  24:Generated_Source\PSoC5/UART_1_INT.c **** /* `#END` */
  25:Generated_Source\PSoC5/UART_1_INT.c **** 
  26:Generated_Source\PSoC5/UART_1_INT.c **** #if (UART_1_RX_INTERRUPT_ENABLED && (UART_1_RX_ENABLED || UART_1_HD_ENABLED))
  27:Generated_Source\PSoC5/UART_1_INT.c ****     /*******************************************************************************
  28:Generated_Source\PSoC5/UART_1_INT.c ****     * Function Name: UART_1_RXISR
  29:Generated_Source\PSoC5/UART_1_INT.c ****     ********************************************************************************
  30:Generated_Source\PSoC5/UART_1_INT.c ****     *
ARM GAS  C:\Users\ALVAROGA\AppData\Local\Temp\cc7Fvuih.s 			page 2


  31:Generated_Source\PSoC5/UART_1_INT.c ****     * Summary:
  32:Generated_Source\PSoC5/UART_1_INT.c ****     *  Interrupt Service Routine for RX portion of the UART
  33:Generated_Source\PSoC5/UART_1_INT.c ****     *
  34:Generated_Source\PSoC5/UART_1_INT.c ****     * Parameters:
  35:Generated_Source\PSoC5/UART_1_INT.c ****     *  None.
  36:Generated_Source\PSoC5/UART_1_INT.c ****     *
  37:Generated_Source\PSoC5/UART_1_INT.c ****     * Return:
  38:Generated_Source\PSoC5/UART_1_INT.c ****     *  None.
  39:Generated_Source\PSoC5/UART_1_INT.c ****     *
  40:Generated_Source\PSoC5/UART_1_INT.c ****     * Global Variables:
  41:Generated_Source\PSoC5/UART_1_INT.c ****     *  UART_1_rxBuffer - RAM buffer pointer for save received data.
  42:Generated_Source\PSoC5/UART_1_INT.c ****     *  UART_1_rxBufferWrite - cyclic index for write to rxBuffer,
  43:Generated_Source\PSoC5/UART_1_INT.c ****     *     increments after each byte saved to buffer.
  44:Generated_Source\PSoC5/UART_1_INT.c ****     *  UART_1_rxBufferRead - cyclic index for read from rxBuffer,
  45:Generated_Source\PSoC5/UART_1_INT.c ****     *     checked to detect overflow condition.
  46:Generated_Source\PSoC5/UART_1_INT.c ****     *  UART_1_rxBufferOverflow - software overflow flag. Set to one
  47:Generated_Source\PSoC5/UART_1_INT.c ****     *     when UART_1_rxBufferWrite index overtakes
  48:Generated_Source\PSoC5/UART_1_INT.c ****     *     UART_1_rxBufferRead index.
  49:Generated_Source\PSoC5/UART_1_INT.c ****     *  UART_1_rxBufferLoopDetect - additional variable to detect overflow.
  50:Generated_Source\PSoC5/UART_1_INT.c ****     *     Set to one when UART_1_rxBufferWrite is equal to
  51:Generated_Source\PSoC5/UART_1_INT.c ****     *    UART_1_rxBufferRead
  52:Generated_Source\PSoC5/UART_1_INT.c ****     *  UART_1_rxAddressMode - this variable contains the Address mode,
  53:Generated_Source\PSoC5/UART_1_INT.c ****     *     selected in customizer or set by UART_SetRxAddressMode() API.
  54:Generated_Source\PSoC5/UART_1_INT.c ****     *  UART_1_rxAddressDetected - set to 1 when correct address received,
  55:Generated_Source\PSoC5/UART_1_INT.c ****     *     and analysed to store following addressed data bytes to the buffer.
  56:Generated_Source\PSoC5/UART_1_INT.c ****     *     When not correct address received, set to 0 to skip following data bytes.
  57:Generated_Source\PSoC5/UART_1_INT.c ****     *
  58:Generated_Source\PSoC5/UART_1_INT.c ****     *******************************************************************************/
  59:Generated_Source\PSoC5/UART_1_INT.c ****     CY_ISR(UART_1_RXISR)
  60:Generated_Source\PSoC5/UART_1_INT.c ****     {
  61:Generated_Source\PSoC5/UART_1_INT.c ****         uint8 readData;
  62:Generated_Source\PSoC5/UART_1_INT.c ****         uint8 readStatus;
  63:Generated_Source\PSoC5/UART_1_INT.c ****         uint8 increment_pointer = 0u;
  64:Generated_Source\PSoC5/UART_1_INT.c **** 
  65:Generated_Source\PSoC5/UART_1_INT.c ****     #if(CY_PSOC3)
  66:Generated_Source\PSoC5/UART_1_INT.c ****         uint8 int_en;
  67:Generated_Source\PSoC5/UART_1_INT.c ****     #endif /* (CY_PSOC3) */
  68:Generated_Source\PSoC5/UART_1_INT.c **** 
  69:Generated_Source\PSoC5/UART_1_INT.c ****     #ifdef UART_1_RXISR_ENTRY_CALLBACK
  70:Generated_Source\PSoC5/UART_1_INT.c ****         UART_1_RXISR_EntryCallback();
  71:Generated_Source\PSoC5/UART_1_INT.c ****     #endif /* UART_1_RXISR_ENTRY_CALLBACK */
  72:Generated_Source\PSoC5/UART_1_INT.c **** 
  73:Generated_Source\PSoC5/UART_1_INT.c ****         /* User code required at start of ISR */
  74:Generated_Source\PSoC5/UART_1_INT.c ****         /* `#START UART_1_RXISR_START` */
  75:Generated_Source\PSoC5/UART_1_INT.c **** 
  76:Generated_Source\PSoC5/UART_1_INT.c ****         /* `#END` */
  77:Generated_Source\PSoC5/UART_1_INT.c **** 
  78:Generated_Source\PSoC5/UART_1_INT.c ****     #if(CY_PSOC3)   /* Make sure nested interrupt is enabled */
  79:Generated_Source\PSoC5/UART_1_INT.c ****         int_en = EA;
  80:Generated_Source\PSoC5/UART_1_INT.c ****         CyGlobalIntEnable;
  81:Generated_Source\PSoC5/UART_1_INT.c ****     #endif /* (CY_PSOC3) */
  82:Generated_Source\PSoC5/UART_1_INT.c **** 
  83:Generated_Source\PSoC5/UART_1_INT.c ****         do
  84:Generated_Source\PSoC5/UART_1_INT.c ****         {
  85:Generated_Source\PSoC5/UART_1_INT.c ****             /* Read receiver status register */
  86:Generated_Source\PSoC5/UART_1_INT.c ****             readStatus = UART_1_RXSTATUS_REG;
  87:Generated_Source\PSoC5/UART_1_INT.c ****             /* Copy the same status to readData variable for backward compatibility support 
ARM GAS  C:\Users\ALVAROGA\AppData\Local\Temp\cc7Fvuih.s 			page 3


  88:Generated_Source\PSoC5/UART_1_INT.c ****             *  of the user code in UART_1_RXISR_ERROR` section. 
  89:Generated_Source\PSoC5/UART_1_INT.c ****             */
  90:Generated_Source\PSoC5/UART_1_INT.c ****             readData = readStatus;
  91:Generated_Source\PSoC5/UART_1_INT.c **** 
  92:Generated_Source\PSoC5/UART_1_INT.c ****             if((readStatus & (UART_1_RX_STS_BREAK | 
  93:Generated_Source\PSoC5/UART_1_INT.c ****                             UART_1_RX_STS_PAR_ERROR |
  94:Generated_Source\PSoC5/UART_1_INT.c ****                             UART_1_RX_STS_STOP_ERROR | 
  95:Generated_Source\PSoC5/UART_1_INT.c ****                             UART_1_RX_STS_OVERRUN)) != 0u)
  96:Generated_Source\PSoC5/UART_1_INT.c ****             {
  97:Generated_Source\PSoC5/UART_1_INT.c ****                 /* ERROR handling. */
  98:Generated_Source\PSoC5/UART_1_INT.c ****                 UART_1_errorStatus |= readStatus & ( UART_1_RX_STS_BREAK | 
  99:Generated_Source\PSoC5/UART_1_INT.c ****                                                             UART_1_RX_STS_PAR_ERROR | 
 100:Generated_Source\PSoC5/UART_1_INT.c ****                                                             UART_1_RX_STS_STOP_ERROR | 
 101:Generated_Source\PSoC5/UART_1_INT.c ****                                                             UART_1_RX_STS_OVERRUN);
 102:Generated_Source\PSoC5/UART_1_INT.c ****                 /* `#START UART_1_RXISR_ERROR` */
 103:Generated_Source\PSoC5/UART_1_INT.c **** 
 104:Generated_Source\PSoC5/UART_1_INT.c ****                 /* `#END` */
 105:Generated_Source\PSoC5/UART_1_INT.c ****                 
 106:Generated_Source\PSoC5/UART_1_INT.c ****             #ifdef UART_1_RXISR_ERROR_CALLBACK
 107:Generated_Source\PSoC5/UART_1_INT.c ****                 UART_1_RXISR_ERROR_Callback();
 108:Generated_Source\PSoC5/UART_1_INT.c ****             #endif /* UART_1_RXISR_ERROR_CALLBACK */
 109:Generated_Source\PSoC5/UART_1_INT.c ****             }
 110:Generated_Source\PSoC5/UART_1_INT.c ****             
 111:Generated_Source\PSoC5/UART_1_INT.c ****             if((readStatus & UART_1_RX_STS_FIFO_NOTEMPTY) != 0u)
 112:Generated_Source\PSoC5/UART_1_INT.c ****             {
 113:Generated_Source\PSoC5/UART_1_INT.c ****                 /* Read data from the RX data register */
 114:Generated_Source\PSoC5/UART_1_INT.c ****                 readData = UART_1_RXDATA_REG;
 115:Generated_Source\PSoC5/UART_1_INT.c ****             #if (UART_1_RXHW_ADDRESS_ENABLED)
 116:Generated_Source\PSoC5/UART_1_INT.c ****                 if(UART_1_rxAddressMode == (uint8)UART_1__B_UART__AM_SW_DETECT_TO_BUFFER)
 117:Generated_Source\PSoC5/UART_1_INT.c ****                 {
 118:Generated_Source\PSoC5/UART_1_INT.c ****                     if((readStatus & UART_1_RX_STS_MRKSPC) != 0u)
 119:Generated_Source\PSoC5/UART_1_INT.c ****                     {
 120:Generated_Source\PSoC5/UART_1_INT.c ****                         if ((readStatus & UART_1_RX_STS_ADDR_MATCH) != 0u)
 121:Generated_Source\PSoC5/UART_1_INT.c ****                         {
 122:Generated_Source\PSoC5/UART_1_INT.c ****                             UART_1_rxAddressDetected = 1u;
 123:Generated_Source\PSoC5/UART_1_INT.c ****                         }
 124:Generated_Source\PSoC5/UART_1_INT.c ****                         else
 125:Generated_Source\PSoC5/UART_1_INT.c ****                         {
 126:Generated_Source\PSoC5/UART_1_INT.c ****                             UART_1_rxAddressDetected = 0u;
 127:Generated_Source\PSoC5/UART_1_INT.c ****                         }
 128:Generated_Source\PSoC5/UART_1_INT.c ****                     }
 129:Generated_Source\PSoC5/UART_1_INT.c ****                     if(UART_1_rxAddressDetected != 0u)
 130:Generated_Source\PSoC5/UART_1_INT.c ****                     {   /* Store only addressed data */
 131:Generated_Source\PSoC5/UART_1_INT.c ****                         UART_1_rxBuffer[UART_1_rxBufferWrite] = readData;
 132:Generated_Source\PSoC5/UART_1_INT.c ****                         increment_pointer = 1u;
 133:Generated_Source\PSoC5/UART_1_INT.c ****                     }
 134:Generated_Source\PSoC5/UART_1_INT.c ****                 }
 135:Generated_Source\PSoC5/UART_1_INT.c ****                 else /* Without software addressing */
 136:Generated_Source\PSoC5/UART_1_INT.c ****                 {
 137:Generated_Source\PSoC5/UART_1_INT.c ****                     UART_1_rxBuffer[UART_1_rxBufferWrite] = readData;
 138:Generated_Source\PSoC5/UART_1_INT.c ****                     increment_pointer = 1u;
 139:Generated_Source\PSoC5/UART_1_INT.c ****                 }
 140:Generated_Source\PSoC5/UART_1_INT.c ****             #else  /* Without addressing */
 141:Generated_Source\PSoC5/UART_1_INT.c ****                 UART_1_rxBuffer[UART_1_rxBufferWrite] = readData;
 142:Generated_Source\PSoC5/UART_1_INT.c ****                 increment_pointer = 1u;
 143:Generated_Source\PSoC5/UART_1_INT.c ****             #endif /* (UART_1_RXHW_ADDRESS_ENABLED) */
 144:Generated_Source\PSoC5/UART_1_INT.c **** 
ARM GAS  C:\Users\ALVAROGA\AppData\Local\Temp\cc7Fvuih.s 			page 4


 145:Generated_Source\PSoC5/UART_1_INT.c ****                 /* Do not increment buffer pointer when skip not addressed data */
 146:Generated_Source\PSoC5/UART_1_INT.c ****                 if(increment_pointer != 0u)
 147:Generated_Source\PSoC5/UART_1_INT.c ****                 {
 148:Generated_Source\PSoC5/UART_1_INT.c ****                     if(UART_1_rxBufferLoopDetect != 0u)
 149:Generated_Source\PSoC5/UART_1_INT.c ****                     {   /* Set Software Buffer status Overflow */
 150:Generated_Source\PSoC5/UART_1_INT.c ****                         UART_1_rxBufferOverflow = 1u;
 151:Generated_Source\PSoC5/UART_1_INT.c ****                     }
 152:Generated_Source\PSoC5/UART_1_INT.c ****                     /* Set next pointer. */
 153:Generated_Source\PSoC5/UART_1_INT.c ****                     UART_1_rxBufferWrite++;
 154:Generated_Source\PSoC5/UART_1_INT.c **** 
 155:Generated_Source\PSoC5/UART_1_INT.c ****                     /* Check pointer for a loop condition */
 156:Generated_Source\PSoC5/UART_1_INT.c ****                     if(UART_1_rxBufferWrite >= UART_1_RX_BUFFER_SIZE)
 157:Generated_Source\PSoC5/UART_1_INT.c ****                     {
 158:Generated_Source\PSoC5/UART_1_INT.c ****                         UART_1_rxBufferWrite = 0u;
 159:Generated_Source\PSoC5/UART_1_INT.c ****                     }
 160:Generated_Source\PSoC5/UART_1_INT.c **** 
 161:Generated_Source\PSoC5/UART_1_INT.c ****                     /* Detect pre-overload condition and set flag */
 162:Generated_Source\PSoC5/UART_1_INT.c ****                     if(UART_1_rxBufferWrite == UART_1_rxBufferRead)
 163:Generated_Source\PSoC5/UART_1_INT.c ****                     {
 164:Generated_Source\PSoC5/UART_1_INT.c ****                         UART_1_rxBufferLoopDetect = 1u;
 165:Generated_Source\PSoC5/UART_1_INT.c ****                         /* When Hardware Flow Control selected */
 166:Generated_Source\PSoC5/UART_1_INT.c ****                         #if (UART_1_FLOW_CONTROL != 0u)
 167:Generated_Source\PSoC5/UART_1_INT.c ****                             /* Disable RX interrupt mask, it is enabled when user read data from th
 168:Generated_Source\PSoC5/UART_1_INT.c ****                             UART_1_RXSTATUS_MASK_REG  &= (uint8)~UART_1_RX_STS_FIFO_NOTEMPTY;
 169:Generated_Source\PSoC5/UART_1_INT.c ****                             CyIntClearPending(UART_1_RX_VECT_NUM);
 170:Generated_Source\PSoC5/UART_1_INT.c ****                             break; /* Break the reading of the FIFO loop, leave the data there for 
 171:Generated_Source\PSoC5/UART_1_INT.c ****                         #endif /* (UART_1_FLOW_CONTROL != 0u) */
 172:Generated_Source\PSoC5/UART_1_INT.c ****                     }
 173:Generated_Source\PSoC5/UART_1_INT.c ****                 }
 174:Generated_Source\PSoC5/UART_1_INT.c ****             }
 175:Generated_Source\PSoC5/UART_1_INT.c ****         }while((readStatus & UART_1_RX_STS_FIFO_NOTEMPTY) != 0u);
 176:Generated_Source\PSoC5/UART_1_INT.c **** 
 177:Generated_Source\PSoC5/UART_1_INT.c ****         /* User code required at end of ISR (Optional) */
 178:Generated_Source\PSoC5/UART_1_INT.c ****         /* `#START UART_1_RXISR_END` */
 179:Generated_Source\PSoC5/UART_1_INT.c **** 
 180:Generated_Source\PSoC5/UART_1_INT.c ****         /* `#END` */
 181:Generated_Source\PSoC5/UART_1_INT.c **** 
 182:Generated_Source\PSoC5/UART_1_INT.c ****     #ifdef UART_1_RXISR_EXIT_CALLBACK
 183:Generated_Source\PSoC5/UART_1_INT.c ****         UART_1_RXISR_ExitCallback();
 184:Generated_Source\PSoC5/UART_1_INT.c ****     #endif /* UART_1_RXISR_EXIT_CALLBACK */
 185:Generated_Source\PSoC5/UART_1_INT.c **** 
 186:Generated_Source\PSoC5/UART_1_INT.c ****     #if(CY_PSOC3)
 187:Generated_Source\PSoC5/UART_1_INT.c ****         EA = int_en;
 188:Generated_Source\PSoC5/UART_1_INT.c ****     #endif /* (CY_PSOC3) */
 189:Generated_Source\PSoC5/UART_1_INT.c ****     }
 190:Generated_Source\PSoC5/UART_1_INT.c ****     
 191:Generated_Source\PSoC5/UART_1_INT.c **** #endif /* (UART_1_RX_INTERRUPT_ENABLED && (UART_1_RX_ENABLED || UART_1_HD_ENABLED)) */
 192:Generated_Source\PSoC5/UART_1_INT.c **** 
 193:Generated_Source\PSoC5/UART_1_INT.c **** 
 194:Generated_Source\PSoC5/UART_1_INT.c **** #if (UART_1_TX_INTERRUPT_ENABLED && UART_1_TX_ENABLED)
 195:Generated_Source\PSoC5/UART_1_INT.c ****     /*******************************************************************************
 196:Generated_Source\PSoC5/UART_1_INT.c ****     * Function Name: UART_1_TXISR
 197:Generated_Source\PSoC5/UART_1_INT.c ****     ********************************************************************************
 198:Generated_Source\PSoC5/UART_1_INT.c ****     *
 199:Generated_Source\PSoC5/UART_1_INT.c ****     * Summary:
 200:Generated_Source\PSoC5/UART_1_INT.c ****     * Interrupt Service Routine for the TX portion of the UART
 201:Generated_Source\PSoC5/UART_1_INT.c ****     *
ARM GAS  C:\Users\ALVAROGA\AppData\Local\Temp\cc7Fvuih.s 			page 5


 202:Generated_Source\PSoC5/UART_1_INT.c ****     * Parameters:
 203:Generated_Source\PSoC5/UART_1_INT.c ****     *  None.
 204:Generated_Source\PSoC5/UART_1_INT.c ****     *
 205:Generated_Source\PSoC5/UART_1_INT.c ****     * Return:
 206:Generated_Source\PSoC5/UART_1_INT.c ****     *  None.
 207:Generated_Source\PSoC5/UART_1_INT.c ****     *
 208:Generated_Source\PSoC5/UART_1_INT.c ****     * Global Variables:
 209:Generated_Source\PSoC5/UART_1_INT.c ****     *  UART_1_txBuffer - RAM buffer pointer for transmit data from.
 210:Generated_Source\PSoC5/UART_1_INT.c ****     *  UART_1_txBufferRead - cyclic index for read and transmit data
 211:Generated_Source\PSoC5/UART_1_INT.c ****     *     from txBuffer, increments after each transmitted byte.
 212:Generated_Source\PSoC5/UART_1_INT.c ****     *  UART_1_rxBufferWrite - cyclic index for write to txBuffer,
 213:Generated_Source\PSoC5/UART_1_INT.c ****     *     checked to detect available for transmission bytes.
 214:Generated_Source\PSoC5/UART_1_INT.c ****     *
 215:Generated_Source\PSoC5/UART_1_INT.c ****     *******************************************************************************/
 216:Generated_Source\PSoC5/UART_1_INT.c ****     CY_ISR(UART_1_TXISR)
 217:Generated_Source\PSoC5/UART_1_INT.c ****     {
  28              		.loc 1 217 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 218:Generated_Source\PSoC5/UART_1_INT.c ****     #if(CY_PSOC3)
 219:Generated_Source\PSoC5/UART_1_INT.c ****         uint8 int_en;
 220:Generated_Source\PSoC5/UART_1_INT.c ****     #endif /* (CY_PSOC3) */
 221:Generated_Source\PSoC5/UART_1_INT.c **** 
 222:Generated_Source\PSoC5/UART_1_INT.c ****     #ifdef UART_1_TXISR_ENTRY_CALLBACK
 223:Generated_Source\PSoC5/UART_1_INT.c ****         UART_1_TXISR_EntryCallback();
 224:Generated_Source\PSoC5/UART_1_INT.c ****     #endif /* UART_1_TXISR_ENTRY_CALLBACK */
 225:Generated_Source\PSoC5/UART_1_INT.c **** 
 226:Generated_Source\PSoC5/UART_1_INT.c ****         /* User code required at start of ISR */
 227:Generated_Source\PSoC5/UART_1_INT.c ****         /* `#START UART_1_TXISR_START` */
 228:Generated_Source\PSoC5/UART_1_INT.c **** 
 229:Generated_Source\PSoC5/UART_1_INT.c ****         /* `#END` */
 230:Generated_Source\PSoC5/UART_1_INT.c **** 
 231:Generated_Source\PSoC5/UART_1_INT.c ****     #if(CY_PSOC3)   /* Make sure nested interrupt is enabled */
 232:Generated_Source\PSoC5/UART_1_INT.c ****         int_en = EA;
 233:Generated_Source\PSoC5/UART_1_INT.c ****         CyGlobalIntEnable;
 234:Generated_Source\PSoC5/UART_1_INT.c ****     #endif /* (CY_PSOC3) */
 235:Generated_Source\PSoC5/UART_1_INT.c **** 
 236:Generated_Source\PSoC5/UART_1_INT.c ****         while((UART_1_txBufferRead != UART_1_txBufferWrite) &&
  33              		.loc 1 236 0
  34 0000 15E0     		b	.L2
  35              	.L5:
 237:Generated_Source\PSoC5/UART_1_INT.c ****              ((UART_1_TXSTATUS_REG & UART_1_TX_STS_FIFO_FULL) == 0u))
 238:Generated_Source\PSoC5/UART_1_INT.c ****         {
 239:Generated_Source\PSoC5/UART_1_INT.c ****             /* Check pointer wrap around */
 240:Generated_Source\PSoC5/UART_1_INT.c ****             if(UART_1_txBufferRead >= UART_1_TX_BUFFER_SIZE)
  36              		.loc 1 240 0
  37 0002 114B     		ldr	r3, .L6
  38 0004 1B88     		ldrh	r3, [r3]
  39 0006 9BB2     		uxth	r3, r3
  40 0008 B3F57A6F 		cmp	r3, #4000
  41 000c 02D3     		bcc	.L3
 241:Generated_Source\PSoC5/UART_1_INT.c ****             {
 242:Generated_Source\PSoC5/UART_1_INT.c ****                 UART_1_txBufferRead = 0u;
  42              		.loc 1 242 0
  43 000e 0022     		movs	r2, #0
ARM GAS  C:\Users\ALVAROGA\AppData\Local\Temp\cc7Fvuih.s 			page 6


  44 0010 0D4B     		ldr	r3, .L6
  45 0012 1A80     		strh	r2, [r3]	@ movhi
  46              	.L3:
 243:Generated_Source\PSoC5/UART_1_INT.c ****             }
 244:Generated_Source\PSoC5/UART_1_INT.c **** 
 245:Generated_Source\PSoC5/UART_1_INT.c ****             UART_1_TXDATA_REG = UART_1_txBuffer[UART_1_txBufferRead];
  47              		.loc 1 245 0
  48 0014 0C4A     		ldr	r2, .L6
  49 0016 1388     		ldrh	r3, [r2]
  50 0018 9BB2     		uxth	r3, r3
  51 001a 0C49     		ldr	r1, .L6+4
  52 001c CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
  53 001e DBB2     		uxtb	r3, r3
  54 0020 0B49     		ldr	r1, .L6+8
  55 0022 0B70     		strb	r3, [r1]
 246:Generated_Source\PSoC5/UART_1_INT.c **** 
 247:Generated_Source\PSoC5/UART_1_INT.c ****             /* Set next pointer */
 248:Generated_Source\PSoC5/UART_1_INT.c ****             UART_1_txBufferRead++;
  56              		.loc 1 248 0
  57 0024 1388     		ldrh	r3, [r2]
  58 0026 9BB2     		uxth	r3, r3
  59 0028 0133     		adds	r3, r3, #1
  60 002a 9BB2     		uxth	r3, r3
  61 002c 1380     		strh	r3, [r2]	@ movhi
  62              	.L2:
 236:Generated_Source\PSoC5/UART_1_INT.c ****              ((UART_1_TXSTATUS_REG & UART_1_TX_STS_FIFO_FULL) == 0u))
  63              		.loc 1 236 0
  64 002e 064B     		ldr	r3, .L6
  65 0030 1B88     		ldrh	r3, [r3]
  66 0032 9BB2     		uxth	r3, r3
  67 0034 074A     		ldr	r2, .L6+12
  68 0036 1288     		ldrh	r2, [r2]
  69 0038 9342     		cmp	r3, r2
  70 003a 04D0     		beq	.L1
 237:Generated_Source\PSoC5/UART_1_INT.c ****         {
  71              		.loc 1 237 0 discriminator 1
  72 003c 064B     		ldr	r3, .L6+16
  73 003e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 236:Generated_Source\PSoC5/UART_1_INT.c ****              ((UART_1_TXSTATUS_REG & UART_1_TX_STS_FIFO_FULL) == 0u))
  74              		.loc 1 236 0 discriminator 1
  75 0040 13F0040F 		tst	r3, #4
  76 0044 DDD0     		beq	.L5
  77              	.L1:
  78 0046 7047     		bx	lr
  79              	.L7:
  80              		.align	2
  81              	.L6:
  82 0048 00000000 		.word	UART_1_txBufferRead
  83 004c 00000000 		.word	UART_1_txBuffer
  84 0050 49650040 		.word	1073767753
  85 0054 00000000 		.word	UART_1_txBufferWrite
  86 0058 69650040 		.word	1073767785
  87              		.cfi_endproc
  88              	.LFE0:
  89              		.size	UART_1_TXISR, .-UART_1_TXISR
  90              		.text
  91              	.Letext0:
ARM GAS  C:\Users\ALVAROGA\AppData\Local\Temp\cc7Fvuih.s 			page 7


  92              		.file 2 "Generated_Source\\PSoC5\\cytypes.h"
  93              		.file 3 "Generated_Source\\PSoC5\\UART_1.h"
  94              		.section	.debug_info,"",%progbits
  95              	.Ldebug_info0:
  96 0000 04010000 		.4byte	0x104
  97 0004 0400     		.2byte	0x4
  98 0006 00000000 		.4byte	.Ldebug_abbrev0
  99 000a 04       		.byte	0x4
 100 000b 01       		.uleb128 0x1
 101 000c 2E000000 		.4byte	.LASF20
 102 0010 0C       		.byte	0xc
 103 0011 37010000 		.4byte	.LASF21
 104 0015 B5010000 		.4byte	.LASF22
 105 0019 00000000 		.4byte	.Ldebug_ranges0+0
 106 001d 00000000 		.4byte	0
 107 0021 00000000 		.4byte	.Ldebug_line0
 108 0025 02       		.uleb128 0x2
 109 0026 01       		.byte	0x1
 110 0027 06       		.byte	0x6
 111 0028 6F010000 		.4byte	.LASF0
 112 002c 02       		.uleb128 0x2
 113 002d 01       		.byte	0x1
 114 002e 08       		.byte	0x8
 115 002f 0B010000 		.4byte	.LASF1
 116 0033 02       		.uleb128 0x2
 117 0034 02       		.byte	0x2
 118 0035 05       		.byte	0x5
 119 0036 90010000 		.4byte	.LASF2
 120 003a 02       		.uleb128 0x2
 121 003b 02       		.byte	0x2
 122 003c 07       		.byte	0x7
 123 003d 0E000000 		.4byte	.LASF3
 124 0041 02       		.uleb128 0x2
 125 0042 04       		.byte	0x4
 126 0043 05       		.byte	0x5
 127 0044 2E010000 		.4byte	.LASF4
 128 0048 02       		.uleb128 0x2
 129 0049 04       		.byte	0x4
 130 004a 07       		.byte	0x7
 131 004b C7000000 		.4byte	.LASF5
 132 004f 02       		.uleb128 0x2
 133 0050 08       		.byte	0x8
 134 0051 05       		.byte	0x5
 135 0052 00000000 		.4byte	.LASF6
 136 0056 02       		.uleb128 0x2
 137 0057 08       		.byte	0x8
 138 0058 07       		.byte	0x7
 139 0059 D9000000 		.4byte	.LASF7
 140 005d 03       		.uleb128 0x3
 141 005e 04       		.byte	0x4
 142 005f 05       		.byte	0x5
 143 0060 696E7400 		.ascii	"int\000"
 144 0064 02       		.uleb128 0x2
 145 0065 04       		.byte	0x4
 146 0066 07       		.byte	0x7
 147 0067 21000000 		.4byte	.LASF8
 148 006b 04       		.uleb128 0x4
ARM GAS  C:\Users\ALVAROGA\AppData\Local\Temp\cc7Fvuih.s 			page 8


 149 006c C1000000 		.4byte	.LASF9
 150 0070 02       		.byte	0x2
 151 0071 E901     		.2byte	0x1e9
 152 0073 2C000000 		.4byte	0x2c
 153 0077 04       		.uleb128 0x4
 154 0078 9A010000 		.4byte	.LASF10
 155 007c 02       		.byte	0x2
 156 007d EA01     		.2byte	0x1ea
 157 007f 3A000000 		.4byte	0x3a
 158 0083 02       		.uleb128 0x2
 159 0084 04       		.byte	0x4
 160 0085 04       		.byte	0x4
 161 0086 F0000000 		.4byte	.LASF11
 162 008a 02       		.uleb128 0x2
 163 008b 08       		.byte	0x8
 164 008c 04       		.byte	0x4
 165 008d 5B010000 		.4byte	.LASF12
 166 0091 02       		.uleb128 0x2
 167 0092 01       		.byte	0x1
 168 0093 08       		.byte	0x8
 169 0094 19010000 		.4byte	.LASF13
 170 0098 04       		.uleb128 0x4
 171 0099 BC000000 		.4byte	.LASF14
 172 009d 02       		.byte	0x2
 173 009e 9302     		.2byte	0x293
 174 00a0 A4000000 		.4byte	0xa4
 175 00a4 05       		.uleb128 0x5
 176 00a5 6B000000 		.4byte	0x6b
 177 00a9 05       		.uleb128 0x5
 178 00aa 77000000 		.4byte	0x77
 179 00ae 02       		.uleb128 0x2
 180 00af 08       		.byte	0x8
 181 00b0 04       		.byte	0x4
 182 00b1 7B010000 		.4byte	.LASF15
 183 00b5 02       		.uleb128 0x2
 184 00b6 04       		.byte	0x4
 185 00b7 07       		.byte	0x7
 186 00b8 87010000 		.4byte	.LASF16
 187 00bc 06       		.uleb128 0x6
 188 00bd 62010000 		.4byte	.LASF23
 189 00c1 01       		.byte	0x1
 190 00c2 D8       		.byte	0xd8
 191 00c3 00000000 		.4byte	.LFB0
 192 00c7 5C000000 		.4byte	.LFE0-.LFB0
 193 00cb 01       		.uleb128 0x1
 194 00cc 9C       		.byte	0x9c
 195 00cd 07       		.uleb128 0x7
 196 00ce A4000000 		.4byte	0xa4
 197 00d2 DE000000 		.4byte	0xde
 198 00d6 08       		.uleb128 0x8
 199 00d7 B5000000 		.4byte	0xb5
 200 00db 9F0F     		.2byte	0xf9f
 201 00dd 00       		.byte	0
 202 00de 09       		.uleb128 0x9
 203 00df 1E010000 		.4byte	.LASF17
 204 00e3 03       		.byte	0x3
 205 00e4 3801     		.2byte	0x138
ARM GAS  C:\Users\ALVAROGA\AppData\Local\Temp\cc7Fvuih.s 			page 9


 206 00e6 EA000000 		.4byte	0xea
 207 00ea 05       		.uleb128 0x5
 208 00eb CD000000 		.4byte	0xcd
 209 00ef 09       		.uleb128 0x9
 210 00f0 A1010000 		.4byte	.LASF18
 211 00f4 03       		.byte	0x3
 212 00f5 3901     		.2byte	0x139
 213 00f7 A9000000 		.4byte	0xa9
 214 00fb 09       		.uleb128 0x9
 215 00fc F6000000 		.4byte	.LASF19
 216 0100 03       		.byte	0x3
 217 0101 3A01     		.2byte	0x13a
 218 0103 77000000 		.4byte	0x77
 219 0107 00       		.byte	0
 220              		.section	.debug_abbrev,"",%progbits
 221              	.Ldebug_abbrev0:
 222 0000 01       		.uleb128 0x1
 223 0001 11       		.uleb128 0x11
 224 0002 01       		.byte	0x1
 225 0003 25       		.uleb128 0x25
 226 0004 0E       		.uleb128 0xe
 227 0005 13       		.uleb128 0x13
 228 0006 0B       		.uleb128 0xb
 229 0007 03       		.uleb128 0x3
 230 0008 0E       		.uleb128 0xe
 231 0009 1B       		.uleb128 0x1b
 232 000a 0E       		.uleb128 0xe
 233 000b 55       		.uleb128 0x55
 234 000c 17       		.uleb128 0x17
 235 000d 11       		.uleb128 0x11
 236 000e 01       		.uleb128 0x1
 237 000f 10       		.uleb128 0x10
 238 0010 17       		.uleb128 0x17
 239 0011 00       		.byte	0
 240 0012 00       		.byte	0
 241 0013 02       		.uleb128 0x2
 242 0014 24       		.uleb128 0x24
 243 0015 00       		.byte	0
 244 0016 0B       		.uleb128 0xb
 245 0017 0B       		.uleb128 0xb
 246 0018 3E       		.uleb128 0x3e
 247 0019 0B       		.uleb128 0xb
 248 001a 03       		.uleb128 0x3
 249 001b 0E       		.uleb128 0xe
 250 001c 00       		.byte	0
 251 001d 00       		.byte	0
 252 001e 03       		.uleb128 0x3
 253 001f 24       		.uleb128 0x24
 254 0020 00       		.byte	0
 255 0021 0B       		.uleb128 0xb
 256 0022 0B       		.uleb128 0xb
 257 0023 3E       		.uleb128 0x3e
 258 0024 0B       		.uleb128 0xb
 259 0025 03       		.uleb128 0x3
 260 0026 08       		.uleb128 0x8
 261 0027 00       		.byte	0
 262 0028 00       		.byte	0
ARM GAS  C:\Users\ALVAROGA\AppData\Local\Temp\cc7Fvuih.s 			page 10


 263 0029 04       		.uleb128 0x4
 264 002a 16       		.uleb128 0x16
 265 002b 00       		.byte	0
 266 002c 03       		.uleb128 0x3
 267 002d 0E       		.uleb128 0xe
 268 002e 3A       		.uleb128 0x3a
 269 002f 0B       		.uleb128 0xb
 270 0030 3B       		.uleb128 0x3b
 271 0031 05       		.uleb128 0x5
 272 0032 49       		.uleb128 0x49
 273 0033 13       		.uleb128 0x13
 274 0034 00       		.byte	0
 275 0035 00       		.byte	0
 276 0036 05       		.uleb128 0x5
 277 0037 35       		.uleb128 0x35
 278 0038 00       		.byte	0
 279 0039 49       		.uleb128 0x49
 280 003a 13       		.uleb128 0x13
 281 003b 00       		.byte	0
 282 003c 00       		.byte	0
 283 003d 06       		.uleb128 0x6
 284 003e 2E       		.uleb128 0x2e
 285 003f 00       		.byte	0
 286 0040 3F       		.uleb128 0x3f
 287 0041 19       		.uleb128 0x19
 288 0042 03       		.uleb128 0x3
 289 0043 0E       		.uleb128 0xe
 290 0044 3A       		.uleb128 0x3a
 291 0045 0B       		.uleb128 0xb
 292 0046 3B       		.uleb128 0x3b
 293 0047 0B       		.uleb128 0xb
 294 0048 27       		.uleb128 0x27
 295 0049 19       		.uleb128 0x19
 296 004a 11       		.uleb128 0x11
 297 004b 01       		.uleb128 0x1
 298 004c 12       		.uleb128 0x12
 299 004d 06       		.uleb128 0x6
 300 004e 40       		.uleb128 0x40
 301 004f 18       		.uleb128 0x18
 302 0050 9742     		.uleb128 0x2117
 303 0052 19       		.uleb128 0x19
 304 0053 00       		.byte	0
 305 0054 00       		.byte	0
 306 0055 07       		.uleb128 0x7
 307 0056 01       		.uleb128 0x1
 308 0057 01       		.byte	0x1
 309 0058 49       		.uleb128 0x49
 310 0059 13       		.uleb128 0x13
 311 005a 01       		.uleb128 0x1
 312 005b 13       		.uleb128 0x13
 313 005c 00       		.byte	0
 314 005d 00       		.byte	0
 315 005e 08       		.uleb128 0x8
 316 005f 21       		.uleb128 0x21
 317 0060 00       		.byte	0
 318 0061 49       		.uleb128 0x49
 319 0062 13       		.uleb128 0x13
ARM GAS  C:\Users\ALVAROGA\AppData\Local\Temp\cc7Fvuih.s 			page 11


 320 0063 2F       		.uleb128 0x2f
 321 0064 05       		.uleb128 0x5
 322 0065 00       		.byte	0
 323 0066 00       		.byte	0
 324 0067 09       		.uleb128 0x9
 325 0068 34       		.uleb128 0x34
 326 0069 00       		.byte	0
 327 006a 03       		.uleb128 0x3
 328 006b 0E       		.uleb128 0xe
 329 006c 3A       		.uleb128 0x3a
 330 006d 0B       		.uleb128 0xb
 331 006e 3B       		.uleb128 0x3b
 332 006f 05       		.uleb128 0x5
 333 0070 49       		.uleb128 0x49
 334 0071 13       		.uleb128 0x13
 335 0072 3F       		.uleb128 0x3f
 336 0073 19       		.uleb128 0x19
 337 0074 3C       		.uleb128 0x3c
 338 0075 19       		.uleb128 0x19
 339 0076 00       		.byte	0
 340 0077 00       		.byte	0
 341 0078 00       		.byte	0
 342              		.section	.debug_aranges,"",%progbits
 343 0000 1C000000 		.4byte	0x1c
 344 0004 0200     		.2byte	0x2
 345 0006 00000000 		.4byte	.Ldebug_info0
 346 000a 04       		.byte	0x4
 347 000b 00       		.byte	0
 348 000c 0000     		.2byte	0
 349 000e 0000     		.2byte	0
 350 0010 00000000 		.4byte	.LFB0
 351 0014 5C000000 		.4byte	.LFE0-.LFB0
 352 0018 00000000 		.4byte	0
 353 001c 00000000 		.4byte	0
 354              		.section	.debug_ranges,"",%progbits
 355              	.Ldebug_ranges0:
 356 0000 00000000 		.4byte	.LFB0
 357 0004 5C000000 		.4byte	.LFE0
 358 0008 00000000 		.4byte	0
 359 000c 00000000 		.4byte	0
 360              		.section	.debug_line,"",%progbits
 361              	.Ldebug_line0:
 362 0000 7D000000 		.section	.debug_str,"MS",%progbits,1
 362      02005300 
 362      00000201 
 362      FB0E0D00 
 362      01010101 
 363              	.LASF6:
 364 0000 6C6F6E67 		.ascii	"long long int\000"
 364      206C6F6E 
 364      6720696E 
 364      7400
 365              	.LASF3:
 366 000e 73686F72 		.ascii	"short unsigned int\000"
 366      7420756E 
 366      7369676E 
 366      65642069 
ARM GAS  C:\Users\ALVAROGA\AppData\Local\Temp\cc7Fvuih.s 			page 12


 366      6E7400
 367              	.LASF8:
 368 0021 756E7369 		.ascii	"unsigned int\000"
 368      676E6564 
 368      20696E74 
 368      00
 369              	.LASF20:
 370 002e 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 370      43313120 
 370      352E342E 
 370      31203230 
 370      31363036 
 371 0061 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m3 -mthumb -g -O"
 371      20726576 
 371      6973696F 
 371      6E203233 
 371      37373135 
 372 0094 67202D66 		.ascii	"g -ffunction-sections -ffat-lto-objects\000"
 372      66756E63 
 372      74696F6E 
 372      2D736563 
 372      74696F6E 
 373              	.LASF14:
 374 00bc 72656738 		.ascii	"reg8\000"
 374      00
 375              	.LASF9:
 376 00c1 75696E74 		.ascii	"uint8\000"
 376      3800
 377              	.LASF5:
 378 00c7 6C6F6E67 		.ascii	"long unsigned int\000"
 378      20756E73 
 378      69676E65 
 378      6420696E 
 378      7400
 379              	.LASF7:
 380 00d9 6C6F6E67 		.ascii	"long long unsigned int\000"
 380      206C6F6E 
 380      6720756E 
 380      7369676E 
 380      65642069 
 381              	.LASF11:
 382 00f0 666C6F61 		.ascii	"float\000"
 382      7400
 383              	.LASF19:
 384 00f6 55415254 		.ascii	"UART_1_txBufferWrite\000"
 384      5F315F74 
 384      78427566 
 384      66657257 
 384      72697465 
 385              	.LASF1:
 386 010b 756E7369 		.ascii	"unsigned char\000"
 386      676E6564 
 386      20636861 
 386      7200
 387              	.LASF13:
 388 0119 63686172 		.ascii	"char\000"
 388      00
ARM GAS  C:\Users\ALVAROGA\AppData\Local\Temp\cc7Fvuih.s 			page 13


 389              	.LASF17:
 390 011e 55415254 		.ascii	"UART_1_txBuffer\000"
 390      5F315F74 
 390      78427566 
 390      66657200 
 391              	.LASF4:
 392 012e 6C6F6E67 		.ascii	"long int\000"
 392      20696E74 
 392      00
 393              	.LASF21:
 394 0137 47656E65 		.ascii	"Generated_Source\\PSoC5\\UART_1_INT.c\000"
 394      72617465 
 394      645F536F 
 394      75726365 
 394      5C50536F 
 395              	.LASF12:
 396 015b 646F7562 		.ascii	"double\000"
 396      6C6500
 397              	.LASF23:
 398 0162 55415254 		.ascii	"UART_1_TXISR\000"
 398      5F315F54 
 398      58495352 
 398      00
 399              	.LASF0:
 400 016f 7369676E 		.ascii	"signed char\000"
 400      65642063 
 400      68617200 
 401              	.LASF15:
 402 017b 6C6F6E67 		.ascii	"long double\000"
 402      20646F75 
 402      626C6500 
 403              	.LASF16:
 404 0187 73697A65 		.ascii	"sizetype\000"
 404      74797065 
 404      00
 405              	.LASF2:
 406 0190 73686F72 		.ascii	"short int\000"
 406      7420696E 
 406      7400
 407              	.LASF10:
 408 019a 75696E74 		.ascii	"uint16\000"
 408      313600
 409              	.LASF18:
 410 01a1 55415254 		.ascii	"UART_1_txBufferRead\000"
 410      5F315F74 
 410      78427566 
 410      66657252 
 410      65616400 
 411              	.LASF22:
 412 01b5 433A5C55 		.ascii	"C:\\UGR\\TFG\\Proyecto\\PSoC Creator\\PPG_SerialPor"
 412      47525C54 
 412      46475C50 
 412      726F7965 
 412      63746F5C 
 413 01e3 74436F6D 		.ascii	"tComunication\\PulseOximetry.cydsn\000"
 413      756E6963 
 413      6174696F 
ARM GAS  C:\Users\ALVAROGA\AppData\Local\Temp\cc7Fvuih.s 			page 14


 413      6E5C5075 
 413      6C73654F 
 414              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
