# Verilog


This repo contains Verilog code written at *circuit level*. It is intended for beginners to learn how to code.

<br/>

- Works on Modelsim
- Implement a `wide range of gates and modules` : Fulla adder,Mux , Encoder ,Decoder ....

<br/>

> I'm a junior student who is studying at **Qiau University** in `Computer Engineering` .
> These codes belong to implementing logistic circuit and computer architecture and 
> free for all students to use and develop. 