5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd casex2.vcd -o casex2.cdd -v casex2.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" casex2.v 1 24 1
1 a 3 3000a 1 0 0 0 1 33 2
1 entry 6 3000a 1 0 1 0 2 33 a
3 1 main.$u0 "main.$u0" casex2.v 0 22 1
