// Seed: 3437595407
`timescale 1ps / 1ps
module module_0 #(
    parameter id_10 = 32'd51,
    parameter id_26 = 32'd54,
    parameter id_29 = 32'd99,
    parameter id_32 = 32'd32,
    parameter id_33 = 32'd60,
    parameter id_34 = 32'd76,
    parameter id_35 = 32'd68,
    parameter id_36 = 32'd39,
    parameter id_38 = 32'd12,
    parameter id_4  = 32'd26,
    parameter id_41 = 32'd86,
    parameter id_48 = 32'd94
) (
    output reg id_1,
    output id_2
);
  string id_3;
  assign id_2[1] = 1 ? id_3[1] : id_2[1];
  assign id_1 = 1'd0;
  type_0 _id_4 (
      .id_0(1),
      .id_1(id_1),
      .id_2(id_2)
  );
  logic id_5;
  assign id_3 = id_1[id_4[1]];
  type_70(
      id_3[1 : 1], id_3, 1
  );
  reg
      id_6,
      id_7,
      id_8,
      id_9,
      _id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      _id_26,
      id_27,
      id_28,
      _id_29,
      id_30,
      id_31,
      _id_32,
      _id_33,
      _id_34,
      _id_35,
      _id_36,
      id_37,
      _id_38,
      id_39,
      id_40;
  logic _id_41, id_42;
  assign id_22 = 1;
  logic id_43;
  assign id_27 = id_3;
  string id_44;
  assign id_24[id_34] = 1;
  assign id_20 = id_44;
  assign id_1 = 1 ^ ~id_36;
  logic id_45 = 1;
  assign id_3 = 1;
  assign id_21 = 1;
  assign id_28[id_10] = id_28 - 1;
  assign id_32[1] = 1'b0;
  defparam id_46.id_47 = id_27; type_74(
      id_41, id_20, id_10[1 : id_36]
  ); type_75(
      (1'b0), id_23, (~id_8)
  );
  logic _id_48 = id_9;
  assign id_47 = id_8;
  assign id_29 = id_38;
  always @(*) begin
    id_27 <= 1;
    id_3  <= 1;
  end
  assign id_27[1] = 1;
  logic  id_49;
  string id_50;
  type_79(
      id_13, 1 | id_2[id_26&1'd0==id_35[1]], 1'b0
  );
  logic id_51;
  logic id_52;
  logic id_53;
  reg id_54;
  string id_55;
  assign id_49 = 1;
  type_84(
      id_9, id_20, 1, id_4
  );
  assign id_27[id_38] = id_50;
  defparam id_56.id_57 = id_35[id_41[id_33 : id_48] : 1];
  assign id_55 = id_54;
  logic id_58;
  assign id_54 = id_15 == id_2 && id_29;
  logic id_59;
  type_86(
      1, id_30, 1
  );
  nmos (id_54, 1, id_10);
  assign id_57[id_32] = id_36[(1)];
  assign id_5[id_29]  = 1 || 1;
  logic id_60, id_61;
  assign id_16 = id_59 ? id_48 : 1'd0;
  logic id_62;
  logic id_63 = id_56;
  assign id_39[1] = 1'h0;
  logic id_64;
  logic id_65;
  logic id_66;
  type_93(
      id_52, 1, 1
  );
  always @(id_24 or "") begin
    id_9 <= 1;
  end
endmodule
module module_1 (
    output id_1,
    output id_2,
    output logic id_3
);
  type_5(
      1, id_1 << 1, id_2
  );
  assign id_1 = 1;
endmodule
