/*
 * stm32f407xx.h
 *
 *  Created on: Dec 26, 2020
 *      Author: pophe
 */

#ifndef INC_STM32F407XX_H_
#define INC_STM32F407XX_H_

/**
 * Base addresses of flash and SRAM memories
 */
#define FLASH_BASEADDR				0x08000000U
#define SRAM1_BASEADDR				0x20000000U
#define SRAM2_BASEADDR				0x2001C000U
#define ROM							0x1FFF0000U
#define SRAM 						SRAM1_BASEADDR

/**
 * AHBx and APBx bus peripheral base addresses
 */
#define PERIPH_BASEADDR				0x40000000U
#define APB1PERIPH_BASEADDR			PERIPH_BASEADDR
#define APB2PERIPH_BASEADDR			0x40010000U
#define AHB1PERIPH_BASEADDR			0x40020000U
#define AHB2PERIPH_BASEADDR			0x50000000U
#define AHB3PERIPH_BASEADDR			0xA0000000U

/**
 * AHB1 peripherals base addresses
 */
#define GPIOA_BASEADDR				0x40020000U
#define GPIOB_BASEADDR				0x40020400U
#define GPIOC_BASEADDR				0x40020800U
#define GPIOD_BASEADDR				0x40020C00U
#define GPIOE_BASEADDR				0x40021000U
#define GPIOF_BASEADDR				0x40021400U
#define GPIOG_BASEADDR				0x40021800U
#define GPIOH_BASEADDR				0x40021C00U
#define GPIOI_BASEADDR				0x40022000U
#define GPIOJ_BASEADDR				0x40022400U
#define GPIOK_BASEADDR				0x40022800U
#define CRC_BASEADDR				0x40023000U
#define RCC_BASEADDR				0x40023800U
#define FIR_BASEADDR				0x40023C00U
#define BKPSRAM_BASEADDR			0x40024000U
#define DMA1_BASEADDR				0x40026000U
#define DMA2_BASEADDR				0x40026400U
#define ETHMAC_BASEADDR				0x40028000U
#define DMA2D_BASEADDR				0x4002B000U
#define USBOTGHS_BASEADDR			0x40040000U

/**
 * APB1 peripherals base addresses
 */
#define I2C1_BASEADDR				0x40005400U
#define I2C2_BASEADDR				0x40005800U
#define I2C3_BASEADDR				0x40005C00U
#define SPI2_BASEADDR				0x40003800U
#define SPI3_BASEADDR				0x40003C00U
#define USART2_BASEADDR				0x40004400U
#define USART3_BASEADDR				0x40004800U
#define UART4_BASEADDR				0x40004C00U
#define UART5_BASEADDR				0x40005000U

/**
 * APB2 peripherals base addresses
 */
#define SPI1_BASEADDR				0x40013000U
#define USART1_BASEADDR				0x40011000U
#define USART6_BASEADDR				0x40011400U
#define EXTI_BASEADDR				0x40013C00U
#define SYSCFG_BASEADDR				0x40013800U



#endif /* INC_STM32F407XX_H_ */
