// Seed: 2158716558
module module_0 (
    input  wand id_0,
    output tri0 id_1,
    input  wire id_2,
    output wor  id_3
);
  logic id_5;
endmodule
module module_1 #(
    parameter id_3 = 32'd48,
    parameter id_4 = 32'd72,
    parameter id_8 = 32'd59
) (
    output wor id_0,
    output uwire id_1,
    input tri1 id_2,
    input tri1 _id_3,
    output supply1 _id_4,
    output supply1 id_5,
    output tri1 id_6
);
  wire _id_8;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_2,
      id_5
  );
  assign modCall_1.id_1 = 0;
  logic [7:0][-1 : id_8] id_9;
  logic [id_4 : 1] id_10;
  assign id_0 = {-1, id_10 & -1 & id_9[id_3]};
  assign id_8 = (id_8);
  assign id_1 = -1;
endmodule
