Time resolution is 1 ps
$finish called at time : 120 ns : File "D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sim_1/new/RISCV32I_tb.sv" Line 44
