

================================================================
== Vitis HLS Report for 'A_IO_L3_in_x1'
================================================================
* Date:           Thu Sep 15 14:04:21 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.560 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5121|     5121|  17.068 us|  17.068 us|  5121|  5121|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- A_IO_L3_in_x1_loop_1   |     5120|     5120|         5|          -|          -|  1024|        no|
        | + A_IO_L3_in_x1_loop_2  |        2|        2|         1|          -|          -|     2|        no|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      272|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       71|     -|
|Register             |        -|      -|      286|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      286|      343|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+-----+------------+------------+
    |add_ln691_fu_126_p2     |         +|   0|  0|    9|           2|           1|
    |i_V_5_fu_105_p2         |         +|   0|  0|   18|          11|           1|
    |ap_block_state4         |       and|   0|  0|    2|           1|           1|
    |icmp_ln878_5_fu_132_p2  |      icmp|   0|  0|    8|           2|           3|
    |icmp_ln878_fu_111_p2    |      icmp|   0|  0|   12|          11|          12|
    |ap_block_state1         |        or|   0|  0|    2|           1|           1|
    |select_ln0_fu_151_p3    |    select|   0|  0|  221|           1|         256|
    +------------------------+----------+----+---+-----+------------+------------+
    |Total                   |          |   0|  0|  272|          29|         275|
    +------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  26|          5|    1|          5|
    |ap_done                        |   9|          2|    1|          2|
    |fifo_A_A_IO_L2_in_0_x11_blk_n  |   9|          2|    1|          2|
    |i_V_reg_74                     |   9|          2|   11|         22|
    |p_V_reg_85                     |   9|          2|    2|          4|
    |p_Val2_s_reg_96                |   9|          2|  257|        514|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  71|         15|  273|        549|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+-----+----+-----+-----------+
    |       Name      |  FF | LUT| Bits| Const Bits|
    +-----------------+-----+----+-----+-----------+
    |ap_CS_fsm        |    4|   0|    4|          0|
    |ap_done_reg      |    1|   0|    1|          0|
    |i_V_5_reg_159    |   11|   0|   11|          0|
    |i_V_reg_74       |   11|   0|   11|          0|
    |p_V_reg_85       |    2|   0|    2|          0|
    |p_Val2_s_reg_96  |  257|   0|  257|          0|
    +-----------------+-----+----+-----+-----------+
    |Total            |  286|   0|  286|          0|
    +-----------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|            A_IO_L3_in_x1|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|            A_IO_L3_in_x1|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|            A_IO_L3_in_x1|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|            A_IO_L3_in_x1|  return value|
|ap_continue                     |   in|    1|  ap_ctrl_hs|            A_IO_L3_in_x1|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|            A_IO_L3_in_x1|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|            A_IO_L3_in_x1|  return value|
|fifo_A_A_IO_L2_in_0_x11_din     |  out|  256|     ap_fifo|  fifo_A_A_IO_L2_in_0_x11|       pointer|
|fifo_A_A_IO_L2_in_0_x11_full_n  |   in|    1|     ap_fifo|  fifo_A_A_IO_L2_in_0_x11|       pointer|
|fifo_A_A_IO_L2_in_0_x11_write   |  out|    1|     ap_fifo|  fifo_A_A_IO_L2_in_0_x11|       pointer|
|A_address0                      |  out|   10|   ap_memory|                        A|         array|
|A_ce0                           |  out|    1|   ap_memory|                        A|         array|
|A_q0                            |   in|   32|   ap_memory|                        A|         array|
+--------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 4 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %A, void @p_str"   --->   Operation 5 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %A, i32 0, void @p_str"   --->   Operation 6 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_A_IO_L2_in_0_x11, void @empty_184, i32 0, i32 0, void @empty_432, i32 0, i32 0, void @empty_432, void @empty_432, void @empty_432, i32 0, i32 0, i32 0, i32 0, void @empty_432, void @empty_432"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%br_ln6483 = br void" [./dut.cpp:6483]   --->   Operation 8 'br' 'br_ln6483' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.20>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%i_V = phi i11 0, void, i11 %i_V_5, void"   --->   Operation 9 'phi' 'i_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.73ns)   --->   "%i_V_5 = add i11 %i_V, i11 1"   --->   Operation 10 'add' 'i_V_5' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.61ns)   --->   "%icmp_ln878 = icmp_eq  i11 %i_V, i11 1024"   --->   Operation 11 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 12 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln6483 = br i1 %icmp_ln878, void %.split2, void" [./dut.cpp:6483]   --->   Operation 13 'br' 'br_ln6483' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i11 %i_V"   --->   Operation 14 'zext' 'zext_ln534' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln534" [./dut.cpp:6486]   --->   Operation 15 'getelementptr' 'A_addr' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (1.20ns)   --->   "%mem_data_V = load i10 %A_addr" [./dut.cpp:6486]   --->   Operation 16 'load' 'mem_data_V' <Predicate = (!icmp_ln878)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%ret_ln6493 = ret" [./dut.cpp:6493]   --->   Operation 17 'ret' 'ret_ln6493' <Predicate = (icmp_ln878)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.20>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln6483 = specloopname void @_ssdm_op_SpecLoopName, void @empty_70" [./dut.cpp:6483]   --->   Operation 18 'specloopname' 'specloopname_ln6483' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/2] (1.20ns)   --->   "%mem_data_V = load i10 %A_addr" [./dut.cpp:6486]   --->   Operation 19 'load' 'mem_data_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%mem_data_V_cast = sext i32 %mem_data_V" [./dut.cpp:6486]   --->   Operation 20 'sext' 'mem_data_V_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.38ns)   --->   "%br_ln6487 = br void" [./dut.cpp:6487]   --->   Operation 21 'br' 'br_ln6487' <Predicate = true> <Delay = 0.38>

State 4 <SV = 3> <Delay = 1.55>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%p_V = phi i2 %add_ln691, void %.split, i2 0, void %.split2"   --->   Operation 22 'phi' 'p_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i257 %select_ln0, void %.split, i257 %mem_data_V_cast, void %.split2" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 23 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.43ns)   --->   "%add_ln691 = add i2 %p_V, i2 1"   --->   Operation 24 'add' 'add_ln691' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 25 [1/1] (0.34ns)   --->   "%icmp_ln878_5 = icmp_eq  i2 %p_V, i2 2"   --->   Operation 25 'icmp' 'icmp_ln878_5' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln6487 = br i1 %icmp_ln878_5, void %.split, void" [./dut.cpp:6487]   --->   Operation 27 'br' 'br_ln6487' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_47"   --->   Operation 28 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln878_5)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i257 %p_Val2_s"   --->   Operation 29 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln878_5)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i257.i32, i257 %p_Val2_s, i32 256"   --->   Operation 30 'bitselect' 'tmp' <Predicate = (!icmp_ln878_5)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.42ns)   --->   "%select_ln0 = select i1 %tmp, i257 115792089237316195423570985008687907853269984665640564039457584007913129639935, i257 0" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 31 'select' 'select_ln0' <Predicate = (!icmp_ln878_5)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_A_IO_L2_in_0_x11, i256 %trunc_ln674" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 32 'write' 'write_ln174' <Predicate = (!icmp_ln878_5)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 33 'br' 'br_ln0' <Predicate = (!icmp_ln878_5)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 34 'br' 'br_ln0' <Predicate = (icmp_ln878_5)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_A_A_IO_L2_in_0_x11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specshared_ln0        (specshared       ) [ 00000]
specbindport_ln0      (specbindport     ) [ 00000]
specinterface_ln0     (specinterface    ) [ 00000]
br_ln6483             (br               ) [ 01111]
i_V                   (phi              ) [ 00100]
i_V_5                 (add              ) [ 01111]
icmp_ln878            (icmp             ) [ 00111]
speclooptripcount_ln0 (speclooptripcount) [ 00000]
br_ln6483             (br               ) [ 00000]
zext_ln534            (zext             ) [ 00000]
A_addr                (getelementptr    ) [ 00010]
ret_ln6493            (ret              ) [ 00000]
specloopname_ln6483   (specloopname     ) [ 00000]
mem_data_V            (load             ) [ 00000]
mem_data_V_cast       (sext             ) [ 00111]
br_ln6487             (br               ) [ 00111]
p_V                   (phi              ) [ 00001]
p_Val2_s              (phi              ) [ 00001]
add_ln691             (add              ) [ 00111]
icmp_ln878_5          (icmp             ) [ 00111]
speclooptripcount_ln0 (speclooptripcount) [ 00000]
br_ln6487             (br               ) [ 00000]
specloopname_ln674    (specloopname     ) [ 00000]
trunc_ln674           (trunc            ) [ 00000]
tmp                   (bitselect        ) [ 00000]
select_ln0            (select           ) [ 00111]
write_ln174           (write            ) [ 00000]
br_ln0                (br               ) [ 00111]
br_ln0                (br               ) [ 01111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_A_A_IO_L2_in_0_x11">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_0_x11"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecShared"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBindPort"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_184"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_432"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_70"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_47"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i257.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="write_ln174_write_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="256" slack="0"/>
<pin id="57" dir="0" index="2" bw="256" slack="0"/>
<pin id="58" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/4 "/>
</bind>
</comp>

<comp id="61" class="1004" name="A_addr_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="32" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="11" slack="0"/>
<pin id="65" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="10" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="71" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mem_data_V/2 "/>
</bind>
</comp>

<comp id="74" class="1005" name="i_V_reg_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="11" slack="1"/>
<pin id="76" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_V (phireg) "/>
</bind>
</comp>

<comp id="78" class="1004" name="i_V_phi_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="1"/>
<pin id="80" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="11" slack="0"/>
<pin id="82" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="85" class="1005" name="p_V_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="2" slack="1"/>
<pin id="87" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_V (phireg) "/>
</bind>
</comp>

<comp id="89" class="1004" name="p_V_phi_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="2" slack="0"/>
<pin id="91" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="1" slack="1"/>
<pin id="93" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_V/4 "/>
</bind>
</comp>

<comp id="96" class="1005" name="p_Val2_s_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="257" slack="2147483647"/>
<pin id="98" dir="1" index="1" bw="257" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="99" class="1004" name="p_Val2_s_phi_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="257" slack="0"/>
<pin id="101" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="32" slack="1"/>
<pin id="103" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="4" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/4 "/>
</bind>
</comp>

<comp id="105" class="1004" name="i_V_5_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="11" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V_5/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="icmp_ln878_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="11" slack="0"/>
<pin id="113" dir="0" index="1" bw="11" slack="0"/>
<pin id="114" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="zext_ln534_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="11" slack="0"/>
<pin id="119" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln534/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="mem_data_V_cast_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="1" index="1" bw="257" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="mem_data_V_cast/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="add_ln691_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="2" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/4 "/>
</bind>
</comp>

<comp id="132" class="1004" name="icmp_ln878_5_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="2" slack="0"/>
<pin id="134" dir="0" index="1" bw="2" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878_5/4 "/>
</bind>
</comp>

<comp id="138" class="1004" name="trunc_ln674_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="257" slack="0"/>
<pin id="140" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="tmp_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="257" slack="0"/>
<pin id="146" dir="0" index="2" bw="10" slack="0"/>
<pin id="147" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="151" class="1004" name="select_ln0_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="257" slack="0"/>
<pin id="154" dir="0" index="2" bw="257" slack="0"/>
<pin id="155" dir="1" index="3" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln0/4 "/>
</bind>
</comp>

<comp id="159" class="1005" name="i_V_5_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="11" slack="0"/>
<pin id="161" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_V_5 "/>
</bind>
</comp>

<comp id="167" class="1005" name="A_addr_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="10" slack="1"/>
<pin id="169" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="172" class="1005" name="mem_data_V_cast_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="257" slack="1"/>
<pin id="174" dir="1" index="1" bw="257" slack="1"/>
</pin_list>
<bind>
<opset="mem_data_V_cast "/>
</bind>
</comp>

<comp id="177" class="1005" name="add_ln691_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="2" slack="0"/>
<pin id="179" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

<comp id="185" class="1005" name="select_ln0_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="257" slack="0"/>
<pin id="187" dir="1" index="1" bw="257" slack="0"/>
</pin_list>
<bind>
<opset="select_ln0 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="52" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="28" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="73"><net_src comp="61" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="18" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="84"><net_src comp="74" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="34" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="85" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="109"><net_src comp="78" pin="4"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="20" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="78" pin="4"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="22" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="120"><net_src comp="78" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="125"><net_src comp="68" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="89" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="36" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="89" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="38" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="141"><net_src comp="99" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="148"><net_src comp="44" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="99" pin="4"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="46" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="156"><net_src comp="143" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="48" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="50" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="162"><net_src comp="105" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="170"><net_src comp="61" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="175"><net_src comp="122" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="180"><net_src comp="126" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="188"><net_src comp="151" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="99" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_A_A_IO_L2_in_0_x11 | {4 }
	Port: A | {}
 - Input state : 
	Port: A_IO_L3_in_x1 : A | {2 3 }
  - Chain level:
	State 1
	State 2
		i_V_5 : 1
		icmp_ln878 : 1
		br_ln6483 : 2
		zext_ln534 : 1
		A_addr : 2
		mem_data_V : 3
	State 3
		mem_data_V_cast : 1
	State 4
		add_ln691 : 1
		icmp_ln878_5 : 1
		br_ln6487 : 2
		trunc_ln674 : 1
		tmp : 1
		select_ln0 : 2
		write_ln174 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|  select  |    select_ln0_fu_151    |    0    |   221   |
|----------|-------------------------|---------|---------|
|    add   |       i_V_5_fu_105      |    0    |    18   |
|          |     add_ln691_fu_126    |    0    |    9    |
|----------|-------------------------|---------|---------|
|   icmp   |    icmp_ln878_fu_111    |    0    |    11   |
|          |   icmp_ln878_5_fu_132   |    0    |    8    |
|----------|-------------------------|---------|---------|
|   write  | write_ln174_write_fu_54 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |    zext_ln534_fu_117    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   sext   |  mem_data_V_cast_fu_122 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |    trunc_ln674_fu_138   |    0    |    0    |
|----------|-------------------------|---------|---------|
| bitselect|        tmp_fu_143       |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   267   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     A_addr_reg_167    |   10   |
|   add_ln691_reg_177   |    2   |
|     i_V_5_reg_159     |   11   |
|       i_V_reg_74      |   11   |
|mem_data_V_cast_reg_172|   257  |
|       p_V_reg_85      |    2   |
|    p_Val2_s_reg_96    |   257  |
|   select_ln0_reg_185  |   257  |
+-----------------------+--------+
|         Total         |   807  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_68 |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   20   ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   267  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   807  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   807  |   276  |
+-----------+--------+--------+--------+
