Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: integration.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "integration.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "integration"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : integration
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Personal\Projects\Digital Labs\counter\ssd4.vf" into library work
Parsing module <ssd4>.
Analyzing Verilog file "D:\Personal\Projects\Digital Labs\counter\integration.vf" into library work
Parsing module <CB4CE_HXILINX_integration>.
Parsing module <CB16CE_HXILINX_integration>.
Parsing module <ssd4_MUSER_integration>.
Parsing module <integration>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <integration>.

Elaborating module <CB16CE_HXILINX_integration>.
WARNING:HDLCompiler:413 - "D:\Personal\Projects\Digital Labs\counter\integration.vf" Line 76: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <VCC>.

Elaborating module <AND4>.

Elaborating module <CB4CE_HXILINX_integration>.
WARNING:HDLCompiler:413 - "D:\Personal\Projects\Digital Labs\counter\integration.vf" Line 48: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <AND2>.

Elaborating module <ssd4_MUSER_integration>.

Elaborating module <INV>.

Elaborating module <OR2>.

Elaborating module <OR3>.

Elaborating module <NAND2>.

Elaborating module <NOR2>.

Elaborating module <NAND3>.

Elaborating module <BUF>.

Elaborating module <GND>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <integration>.
    Related source file is "D:\Personal\Projects\Digital Labs\counter\integration.vf".
    Set property "HU_SET = XLXI_1_0" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_1" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_6_2" for instance <XLXI_6>.
INFO:Xst:3210 - "D:\Personal\Projects\Digital Labs\counter\integration.vf" line 324: Output port <Q> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Personal\Projects\Digital Labs\counter\integration.vf" line 331: Output port <CEO> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Personal\Projects\Digital Labs\counter\integration.vf" line 331: Output port <TC> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Personal\Projects\Digital Labs\counter\integration.vf" line 344: Output port <CEO> of the instance <XLXI_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Personal\Projects\Digital Labs\counter\integration.vf" line 344: Output port <TC> of the instance <XLXI_6> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <integration> synthesized.

Synthesizing Unit <CB16CE_HXILINX_integration>.
    Related source file is "D:\Personal\Projects\Digital Labs\counter\integration.vf".
    Found 16-bit register for signal <Q>.
    Found 16-bit adder for signal <Q[15]_GND_2_o_add_0_OUT> created at line 76.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <CB16CE_HXILINX_integration> synthesized.

Synthesizing Unit <CB4CE_HXILINX_integration>.
    Related source file is "D:\Personal\Projects\Digital Labs\counter\integration.vf".
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q2>.
    Found 1-bit register for signal <Q3>.
    Found 1-bit register for signal <Q0>.
    Found 4-bit adder for signal <Q3_GND_5_o_add_0_OUT> created at line 48.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
Unit <CB4CE_HXILINX_integration> synthesized.

Synthesizing Unit <ssd4_MUSER_integration>.
    Related source file is "D:\Personal\Projects\Digital Labs\counter\integration.vf".
    Summary:
	no macro.
Unit <ssd4_MUSER_integration> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 2
 4-bit adder                                           : 1
# Registers                                            : 6
 1-bit register                                        : 4
 16-bit register                                       : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <CB16CE_HXILINX_integration>.
The following registers are absorbed into counter <Q>: 1 register on signal <Q>.
Unit <CB16CE_HXILINX_integration> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Counters                                             : 2
 16-bit up counter                                     : 2
# Registers                                            : 4
 Flip-Flops                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <integration> ...

Optimizing unit <ssd4_MUSER_integration> ...

Optimizing unit <CB16CE_HXILINX_integration> ...

Optimizing unit <CB4CE_HXILINX_integration> ...
WARNING:Xst:2677 - Node <Q_9> of sequential type is unconnected in block <XLXI_2>.
WARNING:Xst:2677 - Node <Q_10> of sequential type is unconnected in block <XLXI_2>.
WARNING:Xst:2677 - Node <Q_11> of sequential type is unconnected in block <XLXI_2>.
WARNING:Xst:2677 - Node <Q_12> of sequential type is unconnected in block <XLXI_2>.
WARNING:Xst:2677 - Node <Q_13> of sequential type is unconnected in block <XLXI_2>.
WARNING:Xst:2677 - Node <Q_14> of sequential type is unconnected in block <XLXI_2>.
WARNING:Xst:2677 - Node <Q_15> of sequential type is unconnected in block <XLXI_2>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block integration, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 29
 Flip-Flops                                            : 29

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : integration.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 122
#      AND2                        : 5
#      AND4                        : 4
#      BUF                         : 9
#      GND                         : 3
#      INV                         : 9
#      LUT1                        : 22
#      LUT2                        : 1
#      LUT3                        : 1
#      LUT4                        : 1
#      LUT6                        : 3
#      MUXCY                       : 23
#      OR2                         : 10
#      OR3                         : 3
#      VCC                         : 3
#      XORCY                       : 25
# FlipFlops/Latches                : 29
#      FDCE                        : 29
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 12
#      IBUF                        : 1
#      OBUF                        : 11
# Logical                          : 22
#      NAND2                       : 20
#      NAND3                       : 1
#      NOR2                        : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              29  out of  11440     0%  
 Number of Slice LUTs:                   37  out of   5720     0%  
    Number used as Logic:                37  out of   5720     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     39
   Number with an unused Flip Flop:      10  out of     39    25%  
   Number with an unused LUT:             2  out of     39     5%  
   Number of fully used LUT-FF pairs:    27  out of     39    69%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    102    11%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
OSC_P123                           | IBUF+BUFG              | 25    |
L1_P81_OBUF(XLXI_5:O)              | NONE(*)(XLXI_6/Q3)     | 4     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.696ns (Maximum Frequency: 270.559MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 19.188ns
   Maximum combinational path delay: 5.519ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'OSC_P123'
  Clock period: 3.696ns (frequency: 270.559MHz)
  Total number of paths / destination ports: 425 / 59
-------------------------------------------------------------------------
Delay:               3.696ns (Levels of Logic = 3)
  Source:            XLXI_1/Q_5 (FF)
  Destination:       XLXI_2/Q_0 (FF)
  Source Clock:      OSC_P123 rising
  Destination Clock: OSC_P123 rising

  Data Path: XLXI_1/Q_5 to XLXI_2/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.981  Q_5 (Q_5)
     LUT6:I0->O            1   0.203   0.684  TC<15>2 (TC<15>1)
     LUT6:I4->O           10   0.203   0.856  TC<15>3 (TC)
     end scope: 'XLXI_1:CEO'
     begin scope: 'XLXI_2:CE'
     FDCE:CE                   0.322          Q_0
    ----------------------------------------
    Total                      3.696ns (1.175ns logic, 2.521ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'L1_P81_OBUF'
  Clock period: 3.010ns (frequency: 332.242MHz)
  Total number of paths / destination ports: 18 / 8
-------------------------------------------------------------------------
Delay:               3.010ns (Levels of Logic = 2)
  Source:            XLXI_6/Q3 (FF)
  Destination:       XLXI_6/Q3 (FF)
  Source Clock:      L1_P81_OBUF rising
  Destination Clock: L1_P81_OBUF rising

  Data Path: XLXI_6/Q3 to XLXI_6/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            11   0.447   1.247  Q3 (Q3)
     end scope: 'XLXI_6:Q3'
     AND2:I0->O            4   0.203   0.683  XLXI_8 (XLXN_17)
     begin scope: 'XLXI_6:CLR'
     FDCE:CLR                  0.430          Q3
    ----------------------------------------
    Total                      3.010ns (1.080ns logic, 1.930ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'OSC_P123'
  Total number of paths / destination ports: 20 / 2
-------------------------------------------------------------------------
Offset:              5.945ns (Levels of Logic = 4)
  Source:            XLXI_1/Q_5 (FF)
  Destination:       L0_P82 (PAD)
  Source Clock:      OSC_P123 rising

  Data Path: XLXI_1/Q_5 to L0_P82
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.981  Q_5 (Q_5)
     LUT6:I0->O            1   0.203   0.684  TC<15>2 (TC<15>1)
     LUT6:I4->O           10   0.203   0.856  TC<15>3 (TC)
     end scope: 'XLXI_1:TC'
     OBUF:I->O                 2.571          L0_P82_OBUF (L0_P82)
    ----------------------------------------
    Total                      5.945ns (3.424ns logic, 2.521ns route)
                                       (57.6% logic, 42.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'L1_P81_OBUF'
  Total number of paths / destination ports: 220 / 7
-------------------------------------------------------------------------
Offset:              19.188ns (Levels of Logic = 15)
  Source:            XLXI_6/Q0 (FF)
  Destination:       SSD_C_P35 (PAD)
  Source Clock:      L1_P81_OBUF rising

  Data Path: XLXI_6/Q0 to SSD_C_P35
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            12   0.447   0.908  Q0 (Q0)
     end scope: 'XLXI_6:Q0'
     INV:I->O              4   0.568   1.028  XLXI_9/XLXI_5 (XLXI_9/XLXN_30)
     OR2:I1->O             4   0.223   1.048  XLXI_9/XLXI_53 (XLXI_9/XLXN_49)
     OR3:I0->O             2   0.203   0.961  XLXI_9/XLXI_62 (XLXI_9/XLXN_52)
     AND2:I1->O            1   0.223   0.924  XLXI_9/XLXI_70 (XLXI_9/XLXN_58)
     NOR2:I1->O            1   0.223   0.944  XLXI_9/XLXI_74 (XLXI_9/XLXN_61)
     OR2:I0->O             1   0.203   0.924  XLXI_9/XLXI_77 (XLXI_9/XLXN_65)
     NAND2:I1->O           3   0.223   1.015  XLXI_9/XLXI_81 (SSD<0>)
     NAND2:I0->O           1   0.203   0.944  XLXI_9/XLXI_84 (XLXI_9/XLXN_83)
     NAND2:I0->O           2   0.203   0.961  XLXI_9/XLXI_87 (SSD<3>)
     NAND2:I1->O           1   0.223   0.924  XLXI_9/XLXI_89 (XLXI_9/XLXN_88)
     AND4:I1->O            1   0.223   0.579  XLXI_9/XLXI_90 (XLXI_9/XLXN_91)
     INV:I->O              1   0.568   0.579  XLXI_9/XLXI_91 (SSD<2>)
     BUF:I->O              1   0.568   0.579  XLXI_12 (SSD_C_P35_OBUF)
     OBUF:I->O                 2.571          SSD_C_P35_OBUF (SSD_C_P35)
    ----------------------------------------
    Total                     19.188ns (6.872ns logic, 12.316ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               5.519ns (Levels of Logic = 3)
  Source:            OSC_P123 (PAD)
  Destination:       L2_P80 (PAD)

  Data Path: OSC_P123 to L2_P80
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  OSC_P123_IBUF (OSC_P123_IBUF)
     BUF:I->O              1   0.568   0.579  XLXI_19 (L2_P80_OBUF)
     OBUF:I->O                 2.571          L2_P80_OBUF (L2_P80)
    ----------------------------------------
    Total                      5.519ns (4.361ns logic, 1.158ns route)
                                       (79.0% logic, 21.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock L1_P81_OBUF
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
L1_P81_OBUF    |    3.010|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock OSC_P123
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OSC_P123       |    3.696|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.20 secs
 
--> 

Total memory usage is 4503328 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    6 (   0 filtered)

