// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_B_IO_L2_in_boundary_x1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fifo_B_B_IO_L2_in_7_x116_dout,
        fifo_B_B_IO_L2_in_7_x116_empty_n,
        fifo_B_B_IO_L2_in_7_x116_read,
        fifo_B_PE_0_7_x196_din,
        fifo_B_PE_0_7_x196_full_n,
        fifo_B_PE_0_7_x196_write
);

parameter    ap_ST_fsm_state1 = 24'd1;
parameter    ap_ST_fsm_state2 = 24'd2;
parameter    ap_ST_fsm_state3 = 24'd4;
parameter    ap_ST_fsm_state4 = 24'd8;
parameter    ap_ST_fsm_state5 = 24'd16;
parameter    ap_ST_fsm_state6 = 24'd32;
parameter    ap_ST_fsm_state7 = 24'd64;
parameter    ap_ST_fsm_state8 = 24'd128;
parameter    ap_ST_fsm_state9 = 24'd256;
parameter    ap_ST_fsm_state10 = 24'd512;
parameter    ap_ST_fsm_state11 = 24'd1024;
parameter    ap_ST_fsm_state12 = 24'd2048;
parameter    ap_ST_fsm_state13 = 24'd4096;
parameter    ap_ST_fsm_state14 = 24'd8192;
parameter    ap_ST_fsm_state15 = 24'd16384;
parameter    ap_ST_fsm_state16 = 24'd32768;
parameter    ap_ST_fsm_state17 = 24'd65536;
parameter    ap_ST_fsm_state18 = 24'd131072;
parameter    ap_ST_fsm_state19 = 24'd262144;
parameter    ap_ST_fsm_state20 = 24'd524288;
parameter    ap_ST_fsm_state21 = 24'd1048576;
parameter    ap_ST_fsm_state22 = 24'd2097152;
parameter    ap_ST_fsm_state23 = 24'd4194304;
parameter    ap_ST_fsm_state24 = 24'd8388608;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [255:0] fifo_B_B_IO_L2_in_7_x116_dout;
input   fifo_B_B_IO_L2_in_7_x116_empty_n;
output   fifo_B_B_IO_L2_in_7_x116_read;
output  [31:0] fifo_B_PE_0_7_x196_din;
input   fifo_B_PE_0_7_x196_full_n;
output   fifo_B_PE_0_7_x196_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fifo_B_B_IO_L2_in_7_x116_read;
reg[31:0] fifo_B_PE_0_7_x196_din;
reg fifo_B_PE_0_7_x196_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [23:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    fifo_B_B_IO_L2_in_7_x116_blk_n;
wire    ap_CS_fsm_state5;
reg   [0:0] cmp_i_i565_reg_1407;
wire   [0:0] icmp_ln890_1590_fu_687_p2;
wire    ap_CS_fsm_state12;
wire   [0:0] icmp_ln890_1589_fu_904_p2;
reg    fifo_B_PE_0_7_x196_blk_n;
wire    ap_CS_fsm_state11;
wire   [0:0] icmp_ln878_37_fu_779_p2;
wire    ap_CS_fsm_state17;
wire   [0:0] icmp_ln878_36_fu_956_p2;
wire    ap_CS_fsm_state23;
wire   [0:0] icmp_ln878_fu_1133_p2;
wire   [255:0] local_B_ping_V_0_q0;
reg   [255:0] reg_614;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state19;
wire   [2:0] add_ln691_fu_620_p2;
reg   [2:0] add_ln691_reg_1343;
wire    ap_CS_fsm_state2;
wire   [2:0] add_ln691_1660_fu_632_p2;
reg   [2:0] add_ln691_1660_reg_1399;
wire    ap_CS_fsm_state3;
wire   [0:0] cmp_i_i565_fu_658_p2;
wire   [0:0] icmp_ln890_1585_fu_638_p2;
wire   [7:0] c2_V_180_fu_664_p2;
reg   [7:0] c2_V_180_reg_1411;
wire    ap_CS_fsm_state4;
wire   [1:0] add_ln691_1664_fu_676_p2;
reg    ap_predicate_op98_read_state5;
reg    ap_block_state5;
wire   [1:0] add_ln691_1669_fu_693_p2;
reg   [1:0] add_ln691_1669_reg_1427;
wire    ap_CS_fsm_state6;
reg   [0:0] arb_17_reg_376;
reg   [0:0] intra_trans_en_18_reg_363;
wire   [0:0] icmp_ln890_1592_fu_704_p2;
wire   [1:0] add_ln691_1668_fu_710_p2;
reg   [1:0] add_ln691_1668_reg_1440;
wire   [0:0] icmp_ln890_1591_fu_721_p2;
wire   [0:0] arb_fu_727_p2;
wire   [5:0] add_ln691_1671_fu_733_p2;
reg   [5:0] add_ln691_1671_reg_1458;
wire    ap_CS_fsm_state8;
wire   [3:0] add_ln691_1673_fu_745_p2;
reg   [3:0] add_ln691_1673_reg_1466;
wire    ap_CS_fsm_state9;
wire   [2:0] empty_fu_757_p1;
reg   [2:0] empty_reg_1474;
wire   [0:0] icmp_ln890_1596_fu_751_p2;
wire   [4:0] add_ln691_1675_fu_761_p2;
reg   [4:0] add_ln691_1675_reg_1479;
wire    ap_CS_fsm_state10;
wire   [3:0] add_ln691_1677_fu_773_p2;
reg    ap_block_state11;
wire   [255:0] zext_ln1497_34_fu_843_p1;
wire   [1:0] add_ln691_1663_fu_893_p2;
reg    ap_predicate_op200_read_state12;
reg    ap_block_state12;
wire   [255:0] local_B_pong_V_0_q0;
reg   [255:0] in_data_V_131_reg_1511;
wire    ap_CS_fsm_state13;
wire   [5:0] add_ln691_1670_fu_910_p2;
reg   [5:0] add_ln691_1670_reg_1516;
wire    ap_CS_fsm_state14;
wire   [3:0] add_ln691_1672_fu_922_p2;
reg   [3:0] add_ln691_1672_reg_1524;
wire    ap_CS_fsm_state15;
wire   [2:0] empty_3057_fu_934_p1;
reg   [2:0] empty_3057_reg_1532;
wire   [0:0] icmp_ln890_1595_fu_928_p2;
wire   [4:0] add_ln691_1674_fu_938_p2;
reg   [4:0] add_ln691_1674_reg_1537;
wire    ap_CS_fsm_state16;
wire   [3:0] add_ln691_1676_fu_950_p2;
reg    ap_block_state17;
wire   [255:0] zext_ln1497_33_fu_1020_p1;
wire   [1:0] add_ln691_1659_fu_1070_p2;
reg   [1:0] add_ln691_1659_reg_1561;
wire    ap_CS_fsm_state18;
wire   [0:0] icmp_ln890_1584_fu_1081_p2;
wire   [5:0] add_ln691_1661_fu_1087_p2;
reg   [5:0] add_ln691_1661_reg_1574;
wire    ap_CS_fsm_state20;
wire   [3:0] add_ln691_1662_fu_1099_p2;
reg   [3:0] add_ln691_1662_reg_1582;
wire    ap_CS_fsm_state21;
wire   [2:0] empty_3058_fu_1111_p1;
reg   [2:0] empty_3058_reg_1590;
wire   [0:0] icmp_ln890_1587_fu_1105_p2;
wire   [4:0] add_ln691_1665_fu_1115_p2;
reg   [4:0] add_ln691_1665_reg_1595;
wire    ap_CS_fsm_state22;
wire   [3:0] add_ln691_1666_fu_1127_p2;
reg   [3:0] add_ln691_1666_reg_1603;
reg    ap_block_state23;
wire   [255:0] zext_ln1497_fu_1243_p1;
wire    ap_CS_fsm_state24;
reg   [0:0] local_B_ping_V_0_address0;
reg    local_B_ping_V_0_ce0;
reg    local_B_ping_V_0_we0;
reg   [0:0] local_B_pong_V_0_address0;
reg    local_B_pong_V_0_ce0;
reg    local_B_pong_V_0_we0;
reg   [2:0] c0_V_reg_314;
reg    ap_block_state1;
reg   [0:0] intra_trans_en_reg_325;
reg   [2:0] c1_V_reg_339;
wire   [0:0] icmp_ln890_fu_626_p2;
wire   [0:0] icmp_ln16841_fu_670_p2;
reg   [0:0] intra_trans_en_17_reg_350;
wire   [0:0] ap_phi_mux_arb_17_phi_fu_380_p4;
reg   [7:0] c2_V_reg_388;
reg   [1:0] c4_V_59_reg_399;
reg   [1:0] c5_V_156_reg_410;
wire   [0:0] icmp_ln890_1594_fu_739_p2;
reg   [1:0] c5_V_155_reg_421;
wire   [0:0] icmp_ln890_1593_fu_916_p2;
reg   [5:0] c6_V_160_reg_432;
reg   [3:0] c7_V_98_reg_443;
wire   [0:0] icmp_ln890_1598_fu_767_p2;
reg   [4:0] c8_V_34_reg_454;
reg   [3:0] n_V_34_reg_465;
reg   [255:0] p_Val2_s_reg_476;
reg   [1:0] c4_V_reg_485;
reg   [5:0] c6_V_159_reg_496;
reg   [3:0] c7_V_97_reg_507;
wire   [0:0] icmp_ln890_1597_fu_944_p2;
reg   [4:0] c8_V_33_reg_518;
reg   [3:0] n_V_33_reg_529;
reg   [255:0] p_Val2_67_reg_540;
reg   [1:0] c5_V_reg_549;
wire   [0:0] icmp_ln890_1586_fu_1093_p2;
reg   [5:0] c6_V_reg_560;
reg   [3:0] c7_V_reg_571;
wire   [0:0] icmp_ln890_1588_fu_1121_p2;
reg   [4:0] c8_V_reg_582;
reg   [3:0] n_V_reg_593;
reg   [255:0] p_Val2_68_reg_604;
wire   [63:0] zext_ln890_66_fu_682_p1;
wire   [63:0] zext_ln890_68_fu_699_p1;
wire   [63:0] zext_ln890_67_fu_716_p1;
wire   [63:0] zext_ln890_65_fu_899_p1;
wire   [63:0] zext_ln890_fu_1076_p1;
reg   [31:0] data_split_V_7_fu_150;
wire   [31:0] data_split_V_0_fu_785_p1;
wire   [2:0] trunc_ln16885_fu_789_p1;
reg   [31:0] data_split_V_7_1_fu_154;
reg   [31:0] data_split_V_7_2_fu_158;
reg   [31:0] data_split_V_7_3_fu_162;
reg   [31:0] data_split_V_7_4_fu_166;
reg   [31:0] data_split_V_7_5_fu_170;
reg   [31:0] data_split_V_7_6_fu_174;
reg   [31:0] data_split_V_7_7_fu_178;
reg   [31:0] data_split_V_7_8_fu_182;
wire   [31:0] data_split_V_0_98_fu_962_p1;
wire   [2:0] trunc_ln16941_fu_966_p1;
reg   [31:0] data_split_V_7_9_fu_186;
reg   [31:0] data_split_V_7_10_fu_190;
reg   [31:0] data_split_V_7_11_fu_194;
reg   [31:0] data_split_V_7_12_fu_198;
reg   [31:0] data_split_V_7_13_fu_202;
reg   [31:0] data_split_V_7_14_fu_206;
reg   [31:0] data_split_V_7_15_fu_210;
reg   [31:0] data_split_V_7_16_fu_222;
wire   [31:0] data_split_V_0_99_fu_1139_p1;
wire   [2:0] trunc_ln16984_fu_1143_p1;
reg   [31:0] data_split_V_7_17_fu_226;
reg   [31:0] data_split_V_7_18_fu_230;
reg   [31:0] data_split_V_7_19_fu_234;
reg   [31:0] data_split_V_7_20_fu_238;
reg   [31:0] data_split_V_7_21_fu_242;
reg   [31:0] data_split_V_7_22_fu_246;
reg   [31:0] data_split_V_7_23_fu_250;
wire   [31:0] u_fu_871_p10;
wire   [31:0] u_3_fu_1048_p10;
wire   [31:0] u_4_fu_1211_p10;
wire   [5:0] p_shl_fu_644_p3;
wire   [5:0] add_i_i579_cast_fu_652_p2;
wire   [223:0] r_fu_833_p4;
wire   [223:0] r_58_fu_1010_p4;
wire   [223:0] r_59_fu_1233_p4;
reg   [23:0] ap_NS_fsm;
reg    ap_condition_963;
reg    ap_condition_920;
reg    ap_condition_969;
reg    ap_condition_922;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 24'd1;
end

top_B_IO_L2_in_0_x0_local_B_ping_V_0 #(
    .DataWidth( 256 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
local_B_ping_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_B_ping_V_0_address0),
    .ce0(local_B_ping_V_0_ce0),
    .we0(local_B_ping_V_0_we0),
    .d0(fifo_B_B_IO_L2_in_7_x116_dout),
    .q0(local_B_ping_V_0_q0)
);

top_B_IO_L2_in_0_x0_local_B_ping_V_0 #(
    .DataWidth( 256 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
local_B_pong_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_B_pong_V_0_address0),
    .ce0(local_B_pong_V_0_ce0),
    .we0(local_B_pong_V_0_we0),
    .d0(fifo_B_B_IO_L2_in_7_x116_dout),
    .q0(local_B_pong_V_0_q0)
);

top_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U1180(
    .din0(data_split_V_7_fu_150),
    .din1(data_split_V_7_1_fu_154),
    .din2(data_split_V_7_2_fu_158),
    .din3(data_split_V_7_3_fu_162),
    .din4(data_split_V_7_4_fu_166),
    .din5(data_split_V_7_5_fu_170),
    .din6(data_split_V_7_6_fu_174),
    .din7(data_split_V_7_7_fu_178),
    .din8(empty_reg_1474),
    .dout(u_fu_871_p10)
);

top_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U1181(
    .din0(data_split_V_7_8_fu_182),
    .din1(data_split_V_7_9_fu_186),
    .din2(data_split_V_7_10_fu_190),
    .din3(data_split_V_7_11_fu_194),
    .din4(data_split_V_7_12_fu_198),
    .din5(data_split_V_7_13_fu_202),
    .din6(data_split_V_7_14_fu_206),
    .din7(data_split_V_7_15_fu_210),
    .din8(empty_3057_reg_1532),
    .dout(u_3_fu_1048_p10)
);

top_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U1182(
    .din0(data_split_V_7_16_fu_222),
    .din1(data_split_V_7_17_fu_226),
    .din2(data_split_V_7_18_fu_230),
    .din3(data_split_V_7_19_fu_234),
    .din4(data_split_V_7_20_fu_238),
    .din5(data_split_V_7_21_fu_242),
    .din6(data_split_V_7_22_fu_246),
    .din7(data_split_V_7_23_fu_250),
    .din8(empty_3058_reg_1590),
    .dout(u_4_fu_1211_p10)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln890_1584_fu_1081_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (((intra_trans_en_18_reg_363 == 1'd0) | ((icmp_ln890_1591_fu_721_p2 == 1'd1) & (arb_17_reg_376 == 1'd1))) | ((icmp_ln890_1592_fu_704_p2 == 1'd1) & (arb_17_reg_376 == 1'd0))))) begin
        arb_17_reg_376 <= arb_fu_727_p2;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1585_fu_638_p2 == 1'd0))) begin
        arb_17_reg_376 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1585_fu_638_p2 == 1'd1))) begin
        c0_V_reg_314 <= add_ln691_reg_1343;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        c0_V_reg_314 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln16841_fu_670_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        c1_V_reg_339 <= add_ln691_1660_reg_1399;
    end else if (((icmp_ln890_fu_626_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        c1_V_reg_339 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (((intra_trans_en_18_reg_363 == 1'd0) | ((icmp_ln890_1591_fu_721_p2 == 1'd1) & (arb_17_reg_376 == 1'd1))) | ((icmp_ln890_1592_fu_704_p2 == 1'd1) & (arb_17_reg_376 == 1'd0))))) begin
        c2_V_reg_388 <= c2_V_180_reg_1411;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1585_fu_638_p2 == 1'd0))) begin
        c2_V_reg_388 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((cmp_i_i565_reg_1407 == 1'd0)) begin
        if ((1'b1 == ap_condition_920)) begin
            c4_V_59_reg_399 <= 2'd0;
        end else if ((1'b1 == ap_condition_963)) begin
            c4_V_59_reg_399 <= add_ln691_1664_fu_676_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((cmp_i_i565_reg_1407 == 1'd0)) begin
        if ((1'b1 == ap_condition_922)) begin
            c4_V_reg_485 <= 2'd0;
        end else if ((1'b1 == ap_condition_969)) begin
            c4_V_reg_485 <= add_ln691_1663_fu_893_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_B_IO_L2_in_7_x116_empty_n == 1'b0) & (ap_predicate_op200_read_state12 == 1'b1)) & (1'b1 == ap_CS_fsm_state12) & (((icmp_ln890_1589_fu_904_p2 == 1'd1) & (intra_trans_en_18_reg_363 == 1'd1)) | ((cmp_i_i565_reg_1407 == 1'd1) & (intra_trans_en_18_reg_363 == 1'd1))))) begin
        c5_V_155_reg_421 <= 2'd0;
    end else if (((icmp_ln890_1593_fu_916_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        c5_V_155_reg_421 <= add_ln691_1668_reg_1440;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_B_IO_L2_in_7_x116_empty_n == 1'b0) & (ap_predicate_op98_read_state5 == 1'b1)) & (1'b1 == ap_CS_fsm_state5) & (((cmp_i_i565_reg_1407 == 1'd1) & (intra_trans_en_18_reg_363 == 1'd1)) | ((icmp_ln890_1590_fu_687_p2 == 1'd1) & (intra_trans_en_18_reg_363 == 1'd1))))) begin
        c5_V_156_reg_410 <= 2'd0;
    end else if (((icmp_ln890_1594_fu_739_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        c5_V_156_reg_410 <= add_ln691_1669_reg_1427;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_fu_626_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        c5_V_reg_549 <= 2'd0;
    end else if (((icmp_ln890_1586_fu_1093_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        c5_V_reg_549 <= add_ln691_1659_reg_1561;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1595_fu_928_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        c6_V_159_reg_496 <= add_ln691_1670_reg_1516;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        c6_V_159_reg_496 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1596_fu_751_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        c6_V_160_reg_432 <= add_ln691_1671_reg_1458;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        c6_V_160_reg_432 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1587_fu_1105_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        c6_V_reg_560 <= add_ln691_1661_reg_1574;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        c6_V_reg_560 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1597_fu_944_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        c7_V_97_reg_507 <= add_ln691_1672_reg_1524;
    end else if (((icmp_ln890_1593_fu_916_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        c7_V_97_reg_507 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1598_fu_767_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        c7_V_98_reg_443 <= add_ln691_1673_reg_1466;
    end else if (((icmp_ln890_1594_fu_739_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        c7_V_98_reg_443 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1588_fu_1121_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
        c7_V_reg_571 <= add_ln691_1662_reg_1582;
    end else if (((icmp_ln890_1586_fu_1093_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        c7_V_reg_571 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln878_36_fu_956_p2 == 1'd1) & (fifo_B_PE_0_7_x196_full_n == 1'b0)) & (icmp_ln878_36_fu_956_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        c8_V_33_reg_518 <= add_ln691_1674_reg_1537;
    end else if (((icmp_ln890_1595_fu_928_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        c8_V_33_reg_518 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln878_37_fu_779_p2 == 1'd1) & (fifo_B_PE_0_7_x196_full_n == 1'b0)) & (icmp_ln878_37_fu_779_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        c8_V_34_reg_454 <= add_ln691_1675_reg_1479;
    end else if (((icmp_ln890_1596_fu_751_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        c8_V_34_reg_454 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_7_x196_full_n == 1'b0) & (icmp_ln878_fu_1133_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state23) & (icmp_ln878_fu_1133_p2 == 1'd1))) begin
        c8_V_reg_582 <= add_ln691_1665_reg_1595;
    end else if (((icmp_ln890_1587_fu_1105_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        c8_V_reg_582 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln16841_fu_670_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        intra_trans_en_17_reg_350 <= 1'd1;
    end else if (((icmp_ln890_fu_626_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        intra_trans_en_17_reg_350 <= intra_trans_en_reg_325;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (((intra_trans_en_18_reg_363 == 1'd0) | ((icmp_ln890_1591_fu_721_p2 == 1'd1) & (arb_17_reg_376 == 1'd1))) | ((icmp_ln890_1592_fu_704_p2 == 1'd1) & (arb_17_reg_376 == 1'd0))))) begin
        intra_trans_en_18_reg_363 <= 1'd1;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1585_fu_638_p2 == 1'd0))) begin
        intra_trans_en_18_reg_363 <= intra_trans_en_17_reg_350;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1585_fu_638_p2 == 1'd1))) begin
        intra_trans_en_reg_325 <= 1'd1;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        intra_trans_en_reg_325 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln878_36_fu_956_p2 == 1'd1) & (fifo_B_PE_0_7_x196_full_n == 1'b0)) & (icmp_ln878_36_fu_956_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
        n_V_33_reg_529 <= add_ln691_1676_fu_950_p2;
    end else if (((icmp_ln890_1597_fu_944_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        n_V_33_reg_529 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln878_37_fu_779_p2 == 1'd1) & (fifo_B_PE_0_7_x196_full_n == 1'b0)) & (icmp_ln878_37_fu_779_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        n_V_34_reg_465 <= add_ln691_1677_fu_773_p2;
    end else if (((icmp_ln890_1598_fu_767_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        n_V_34_reg_465 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        n_V_reg_593 <= add_ln691_1666_reg_1603;
    end else if (((icmp_ln890_1588_fu_1121_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22))) begin
        n_V_reg_593 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln878_36_fu_956_p2 == 1'd1) & (fifo_B_PE_0_7_x196_full_n == 1'b0)) & (icmp_ln878_36_fu_956_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
        p_Val2_67_reg_540 <= zext_ln1497_33_fu_1020_p1;
    end else if (((icmp_ln890_1597_fu_944_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        p_Val2_67_reg_540 <= in_data_V_131_reg_1511;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        p_Val2_68_reg_604 <= zext_ln1497_fu_1243_p1;
    end else if (((icmp_ln890_1588_fu_1121_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22))) begin
        p_Val2_68_reg_604 <= reg_614;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln878_37_fu_779_p2 == 1'd1) & (fifo_B_PE_0_7_x196_full_n == 1'b0)) & (icmp_ln878_37_fu_779_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        p_Val2_s_reg_476 <= zext_ln1497_34_fu_843_p1;
    end else if (((icmp_ln890_1598_fu_767_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        p_Val2_s_reg_476 <= reg_614;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        add_ln691_1659_reg_1561 <= add_ln691_1659_fu_1070_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln691_1660_reg_1399 <= add_ln691_1660_fu_632_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        add_ln691_1661_reg_1574 <= add_ln691_1661_fu_1087_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        add_ln691_1662_reg_1582 <= add_ln691_1662_fu_1099_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        add_ln691_1665_reg_1595 <= add_ln691_1665_fu_1115_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_7_x196_full_n == 1'b0) & (icmp_ln878_fu_1133_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state23))) begin
        add_ln691_1666_reg_1603 <= add_ln691_1666_fu_1127_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (intra_trans_en_18_reg_363 == 1'd1) & (arb_17_reg_376 == 1'd1))) begin
        add_ln691_1668_reg_1440 <= add_ln691_1668_fu_710_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (intra_trans_en_18_reg_363 == 1'd1) & (arb_17_reg_376 == 1'd0))) begin
        add_ln691_1669_reg_1427 <= add_ln691_1669_fu_693_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        add_ln691_1670_reg_1516 <= add_ln691_1670_fu_910_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        add_ln691_1671_reg_1458 <= add_ln691_1671_fu_733_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        add_ln691_1672_reg_1524 <= add_ln691_1672_fu_922_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        add_ln691_1673_reg_1466 <= add_ln691_1673_fu_745_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        add_ln691_1674_reg_1537 <= add_ln691_1674_fu_938_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        add_ln691_1675_reg_1479 <= add_ln691_1675_fu_761_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln691_reg_1343 <= add_ln691_fu_620_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        c2_V_180_reg_1411 <= c2_V_180_fu_664_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1585_fu_638_p2 == 1'd0))) begin
        cmp_i_i565_reg_1407 <= cmp_i_i565_fu_658_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln878_36_fu_956_p2 == 1'd1) & (fifo_B_PE_0_7_x196_full_n == 1'b0)) & (icmp_ln878_36_fu_956_p2 == 1'd0) & (trunc_ln16941_fu_966_p1 == 3'd2) & (1'b1 == ap_CS_fsm_state17))) begin
        data_split_V_7_10_fu_190 <= data_split_V_0_98_fu_962_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln878_36_fu_956_p2 == 1'd1) & (fifo_B_PE_0_7_x196_full_n == 1'b0)) & (icmp_ln878_36_fu_956_p2 == 1'd0) & (trunc_ln16941_fu_966_p1 == 3'd3) & (1'b1 == ap_CS_fsm_state17))) begin
        data_split_V_7_11_fu_194 <= data_split_V_0_98_fu_962_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln878_36_fu_956_p2 == 1'd1) & (fifo_B_PE_0_7_x196_full_n == 1'b0)) & (icmp_ln878_36_fu_956_p2 == 1'd0) & (trunc_ln16941_fu_966_p1 == 3'd4) & (1'b1 == ap_CS_fsm_state17))) begin
        data_split_V_7_12_fu_198 <= data_split_V_0_98_fu_962_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln878_36_fu_956_p2 == 1'd1) & (fifo_B_PE_0_7_x196_full_n == 1'b0)) & (icmp_ln878_36_fu_956_p2 == 1'd0) & (trunc_ln16941_fu_966_p1 == 3'd5) & (1'b1 == ap_CS_fsm_state17))) begin
        data_split_V_7_13_fu_202 <= data_split_V_0_98_fu_962_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln878_36_fu_956_p2 == 1'd1) & (fifo_B_PE_0_7_x196_full_n == 1'b0)) & (icmp_ln878_36_fu_956_p2 == 1'd0) & (trunc_ln16941_fu_966_p1 == 3'd6) & (1'b1 == ap_CS_fsm_state17))) begin
        data_split_V_7_14_fu_206 <= data_split_V_0_98_fu_962_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln878_36_fu_956_p2 == 1'd1) & (fifo_B_PE_0_7_x196_full_n == 1'b0)) & (icmp_ln878_36_fu_956_p2 == 1'd0) & (trunc_ln16941_fu_966_p1 == 3'd7) & (1'b1 == ap_CS_fsm_state17))) begin
        data_split_V_7_15_fu_210 <= data_split_V_0_98_fu_962_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_7_x196_full_n == 1'b0) & (icmp_ln878_fu_1133_p2 == 1'd1)) & (trunc_ln16984_fu_1143_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state23) & (icmp_ln878_fu_1133_p2 == 1'd0))) begin
        data_split_V_7_16_fu_222 <= data_split_V_0_99_fu_1139_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_7_x196_full_n == 1'b0) & (icmp_ln878_fu_1133_p2 == 1'd1)) & (trunc_ln16984_fu_1143_p1 == 3'd1) & (1'b1 == ap_CS_fsm_state23) & (icmp_ln878_fu_1133_p2 == 1'd0))) begin
        data_split_V_7_17_fu_226 <= data_split_V_0_99_fu_1139_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_7_x196_full_n == 1'b0) & (icmp_ln878_fu_1133_p2 == 1'd1)) & (trunc_ln16984_fu_1143_p1 == 3'd2) & (1'b1 == ap_CS_fsm_state23) & (icmp_ln878_fu_1133_p2 == 1'd0))) begin
        data_split_V_7_18_fu_230 <= data_split_V_0_99_fu_1139_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_7_x196_full_n == 1'b0) & (icmp_ln878_fu_1133_p2 == 1'd1)) & (trunc_ln16984_fu_1143_p1 == 3'd3) & (1'b1 == ap_CS_fsm_state23) & (icmp_ln878_fu_1133_p2 == 1'd0))) begin
        data_split_V_7_19_fu_234 <= data_split_V_0_99_fu_1139_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln878_37_fu_779_p2 == 1'd1) & (fifo_B_PE_0_7_x196_full_n == 1'b0)) & (icmp_ln878_37_fu_779_p2 == 1'd0) & (trunc_ln16885_fu_789_p1 == 3'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        data_split_V_7_1_fu_154 <= data_split_V_0_fu_785_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_7_x196_full_n == 1'b0) & (icmp_ln878_fu_1133_p2 == 1'd1)) & (trunc_ln16984_fu_1143_p1 == 3'd4) & (1'b1 == ap_CS_fsm_state23) & (icmp_ln878_fu_1133_p2 == 1'd0))) begin
        data_split_V_7_20_fu_238 <= data_split_V_0_99_fu_1139_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_7_x196_full_n == 1'b0) & (icmp_ln878_fu_1133_p2 == 1'd1)) & (trunc_ln16984_fu_1143_p1 == 3'd5) & (1'b1 == ap_CS_fsm_state23) & (icmp_ln878_fu_1133_p2 == 1'd0))) begin
        data_split_V_7_21_fu_242 <= data_split_V_0_99_fu_1139_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_7_x196_full_n == 1'b0) & (icmp_ln878_fu_1133_p2 == 1'd1)) & (trunc_ln16984_fu_1143_p1 == 3'd6) & (1'b1 == ap_CS_fsm_state23) & (icmp_ln878_fu_1133_p2 == 1'd0))) begin
        data_split_V_7_22_fu_246 <= data_split_V_0_99_fu_1139_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_7_x196_full_n == 1'b0) & (icmp_ln878_fu_1133_p2 == 1'd1)) & (trunc_ln16984_fu_1143_p1 == 3'd7) & (1'b1 == ap_CS_fsm_state23) & (icmp_ln878_fu_1133_p2 == 1'd0))) begin
        data_split_V_7_23_fu_250 <= data_split_V_0_99_fu_1139_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln878_37_fu_779_p2 == 1'd1) & (fifo_B_PE_0_7_x196_full_n == 1'b0)) & (icmp_ln878_37_fu_779_p2 == 1'd0) & (trunc_ln16885_fu_789_p1 == 3'd2) & (1'b1 == ap_CS_fsm_state11))) begin
        data_split_V_7_2_fu_158 <= data_split_V_0_fu_785_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln878_37_fu_779_p2 == 1'd1) & (fifo_B_PE_0_7_x196_full_n == 1'b0)) & (icmp_ln878_37_fu_779_p2 == 1'd0) & (trunc_ln16885_fu_789_p1 == 3'd3) & (1'b1 == ap_CS_fsm_state11))) begin
        data_split_V_7_3_fu_162 <= data_split_V_0_fu_785_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln878_37_fu_779_p2 == 1'd1) & (fifo_B_PE_0_7_x196_full_n == 1'b0)) & (icmp_ln878_37_fu_779_p2 == 1'd0) & (trunc_ln16885_fu_789_p1 == 3'd4) & (1'b1 == ap_CS_fsm_state11))) begin
        data_split_V_7_4_fu_166 <= data_split_V_0_fu_785_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln878_37_fu_779_p2 == 1'd1) & (fifo_B_PE_0_7_x196_full_n == 1'b0)) & (icmp_ln878_37_fu_779_p2 == 1'd0) & (trunc_ln16885_fu_789_p1 == 3'd5) & (1'b1 == ap_CS_fsm_state11))) begin
        data_split_V_7_5_fu_170 <= data_split_V_0_fu_785_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln878_37_fu_779_p2 == 1'd1) & (fifo_B_PE_0_7_x196_full_n == 1'b0)) & (icmp_ln878_37_fu_779_p2 == 1'd0) & (trunc_ln16885_fu_789_p1 == 3'd6) & (1'b1 == ap_CS_fsm_state11))) begin
        data_split_V_7_6_fu_174 <= data_split_V_0_fu_785_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln878_37_fu_779_p2 == 1'd1) & (fifo_B_PE_0_7_x196_full_n == 1'b0)) & (icmp_ln878_37_fu_779_p2 == 1'd0) & (trunc_ln16885_fu_789_p1 == 3'd7) & (1'b1 == ap_CS_fsm_state11))) begin
        data_split_V_7_7_fu_178 <= data_split_V_0_fu_785_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln878_36_fu_956_p2 == 1'd1) & (fifo_B_PE_0_7_x196_full_n == 1'b0)) & (icmp_ln878_36_fu_956_p2 == 1'd0) & (trunc_ln16941_fu_966_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state17))) begin
        data_split_V_7_8_fu_182 <= data_split_V_0_98_fu_962_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln878_36_fu_956_p2 == 1'd1) & (fifo_B_PE_0_7_x196_full_n == 1'b0)) & (icmp_ln878_36_fu_956_p2 == 1'd0) & (trunc_ln16941_fu_966_p1 == 3'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        data_split_V_7_9_fu_186 <= data_split_V_0_98_fu_962_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln878_37_fu_779_p2 == 1'd1) & (fifo_B_PE_0_7_x196_full_n == 1'b0)) & (icmp_ln878_37_fu_779_p2 == 1'd0) & (trunc_ln16885_fu_789_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        data_split_V_7_fu_150 <= data_split_V_0_fu_785_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1595_fu_928_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        empty_3057_reg_1532 <= empty_3057_fu_934_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1587_fu_1105_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        empty_3058_reg_1590 <= empty_3058_fu_1111_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1596_fu_751_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        empty_reg_1474 <= empty_fu_757_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        in_data_V_131_reg_1511 <= local_B_pong_V_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state7))) begin
        reg_614 <= local_B_ping_V_0_q0;
    end
end

always @ (*) begin
    if (((icmp_ln890_1584_fu_1081_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln890_1584_fu_1081_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln890_1589_fu_904_p2 == 1'd0) & (cmp_i_i565_reg_1407 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((icmp_ln890_1590_fu_687_p2 == 1'd0) & (cmp_i_i565_reg_1407 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        fifo_B_B_IO_L2_in_7_x116_blk_n = fifo_B_B_IO_L2_in_7_x116_empty_n;
    end else begin
        fifo_B_B_IO_L2_in_7_x116_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((fifo_B_B_IO_L2_in_7_x116_empty_n == 1'b0) & (ap_predicate_op200_read_state12 == 1'b1)) & (ap_predicate_op200_read_state12 == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | (~((fifo_B_B_IO_L2_in_7_x116_empty_n == 1'b0) & (ap_predicate_op98_read_state5 == 1'b1)) & (1'b1 == ap_CS_fsm_state5) & (ap_predicate_op98_read_state5 == 1'b1)))) begin
        fifo_B_B_IO_L2_in_7_x116_read = 1'b1;
    end else begin
        fifo_B_B_IO_L2_in_7_x116_read = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln878_36_fu_956_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((icmp_ln878_37_fu_779_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln878_fu_1133_p2 == 1'd1)))) begin
        fifo_B_PE_0_7_x196_blk_n = fifo_B_PE_0_7_x196_full_n;
    end else begin
        fifo_B_PE_0_7_x196_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((fifo_B_PE_0_7_x196_full_n == 1'b0) & (icmp_ln878_fu_1133_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state23) & (icmp_ln878_fu_1133_p2 == 1'd1))) begin
        fifo_B_PE_0_7_x196_din = u_4_fu_1211_p10;
    end else if ((~((icmp_ln878_36_fu_956_p2 == 1'd1) & (fifo_B_PE_0_7_x196_full_n == 1'b0)) & (icmp_ln878_36_fu_956_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        fifo_B_PE_0_7_x196_din = u_3_fu_1048_p10;
    end else if ((~((icmp_ln878_37_fu_779_p2 == 1'd1) & (fifo_B_PE_0_7_x196_full_n == 1'b0)) & (icmp_ln878_37_fu_779_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        fifo_B_PE_0_7_x196_din = u_fu_871_p10;
    end else begin
        fifo_B_PE_0_7_x196_din = 'bx;
    end
end

always @ (*) begin
    if (((~((fifo_B_PE_0_7_x196_full_n == 1'b0) & (icmp_ln878_fu_1133_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state23) & (icmp_ln878_fu_1133_p2 == 1'd1)) | (~((icmp_ln878_36_fu_956_p2 == 1'd1) & (fifo_B_PE_0_7_x196_full_n == 1'b0)) & (icmp_ln878_36_fu_956_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | (~((icmp_ln878_37_fu_779_p2 == 1'd1) & (fifo_B_PE_0_7_x196_full_n == 1'b0)) & (icmp_ln878_37_fu_779_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11)))) begin
        fifo_B_PE_0_7_x196_write = 1'b1;
    end else begin
        fifo_B_PE_0_7_x196_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        local_B_ping_V_0_address0 = zext_ln890_fu_1076_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        local_B_ping_V_0_address0 = zext_ln890_65_fu_899_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        local_B_ping_V_0_address0 = zext_ln890_68_fu_699_p1;
    end else begin
        local_B_ping_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state6) | (~((fifo_B_B_IO_L2_in_7_x116_empty_n == 1'b0) & (ap_predicate_op200_read_state12 == 1'b1)) & (1'b1 == ap_CS_fsm_state12)))) begin
        local_B_ping_V_0_ce0 = 1'b1;
    end else begin
        local_B_ping_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((fifo_B_B_IO_L2_in_7_x116_empty_n == 1'b0) & (ap_predicate_op200_read_state12 == 1'b1)) & (icmp_ln890_1589_fu_904_p2 == 1'd0) & (cmp_i_i565_reg_1407 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        local_B_ping_V_0_we0 = 1'b1;
    end else begin
        local_B_ping_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        local_B_pong_V_0_address0 = zext_ln890_67_fu_716_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        local_B_pong_V_0_address0 = zext_ln890_66_fu_682_p1;
    end else begin
        local_B_pong_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | (~((fifo_B_B_IO_L2_in_7_x116_empty_n == 1'b0) & (ap_predicate_op98_read_state5 == 1'b1)) & (1'b1 == ap_CS_fsm_state5)))) begin
        local_B_pong_V_0_ce0 = 1'b1;
    end else begin
        local_B_pong_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((fifo_B_B_IO_L2_in_7_x116_empty_n == 1'b0) & (ap_predicate_op98_read_state5 == 1'b1)) & (icmp_ln890_1590_fu_687_p2 == 1'd0) & (cmp_i_i565_reg_1407 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        local_B_pong_V_0_we0 = 1'b1;
    end else begin
        local_B_pong_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln890_fu_626_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1585_fu_638_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln16841_fu_670_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((ap_phi_mux_arb_17_phi_fu_380_p4 == 1'd1) & (icmp_ln16841_fu_670_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if ((~((fifo_B_B_IO_L2_in_7_x116_empty_n == 1'b0) & (ap_predicate_op98_read_state5 == 1'b1)) & (1'b1 == ap_CS_fsm_state5) & ((icmp_ln890_1590_fu_687_p2 == 1'd1) | (cmp_i_i565_reg_1407 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if ((~((fifo_B_B_IO_L2_in_7_x116_empty_n == 1'b0) & (ap_predicate_op98_read_state5 == 1'b1)) & (icmp_ln890_1590_fu_687_p2 == 1'd0) & (cmp_i_i565_reg_1407 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (((intra_trans_en_18_reg_363 == 1'd0) | ((icmp_ln890_1591_fu_721_p2 == 1'd1) & (arb_17_reg_376 == 1'd1))) | ((icmp_ln890_1592_fu_704_p2 == 1'd1) & (arb_17_reg_376 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln890_1591_fu_721_p2 == 1'd0) & (intra_trans_en_18_reg_363 == 1'd1) & (arb_17_reg_376 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((icmp_ln890_1594_fu_739_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((icmp_ln890_1596_fu_751_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((icmp_ln890_1598_fu_767_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            if ((~((icmp_ln878_37_fu_779_p2 == 1'd1) & (fifo_B_PE_0_7_x196_full_n == 1'b0)) & (icmp_ln878_37_fu_779_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else if ((~((icmp_ln878_37_fu_779_p2 == 1'd1) & (fifo_B_PE_0_7_x196_full_n == 1'b0)) & (icmp_ln878_37_fu_779_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if ((~((fifo_B_B_IO_L2_in_7_x116_empty_n == 1'b0) & (ap_predicate_op200_read_state12 == 1'b1)) & (1'b1 == ap_CS_fsm_state12) & ((icmp_ln890_1589_fu_904_p2 == 1'd1) | (cmp_i_i565_reg_1407 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if ((~((fifo_B_B_IO_L2_in_7_x116_empty_n == 1'b0) & (ap_predicate_op200_read_state12 == 1'b1)) & (icmp_ln890_1589_fu_904_p2 == 1'd0) & (cmp_i_i565_reg_1407 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((icmp_ln890_1593_fu_916_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((icmp_ln890_1595_fu_928_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((icmp_ln890_1597_fu_944_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state17 : begin
            if ((~((icmp_ln878_36_fu_956_p2 == 1'd1) & (fifo_B_PE_0_7_x196_full_n == 1'b0)) & (icmp_ln878_36_fu_956_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else if ((~((icmp_ln878_36_fu_956_p2 == 1'd1) & (fifo_B_PE_0_7_x196_full_n == 1'b0)) & (icmp_ln878_36_fu_956_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            if (((icmp_ln890_1584_fu_1081_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            if (((icmp_ln890_1586_fu_1093_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state21 : begin
            if (((icmp_ln890_1587_fu_1105_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state22 : begin
            if (((icmp_ln890_1588_fu_1121_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state23 : begin
            if ((~((fifo_B_PE_0_7_x196_full_n == 1'b0) & (icmp_ln878_fu_1133_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state23) & (icmp_ln878_fu_1133_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else if ((~((fifo_B_PE_0_7_x196_full_n == 1'b0) & (icmp_ln878_fu_1133_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state23) & (icmp_ln878_fu_1133_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_i_i579_cast_fu_652_p2 = ($signed(6'd41) - $signed(p_shl_fu_644_p3));

assign add_ln691_1659_fu_1070_p2 = (c5_V_reg_549 + 2'd1);

assign add_ln691_1660_fu_632_p2 = (c1_V_reg_339 + 3'd1);

assign add_ln691_1661_fu_1087_p2 = (c6_V_reg_560 + 6'd1);

assign add_ln691_1662_fu_1099_p2 = (c7_V_reg_571 + 4'd1);

assign add_ln691_1663_fu_893_p2 = (c4_V_reg_485 + 2'd1);

assign add_ln691_1664_fu_676_p2 = (c4_V_59_reg_399 + 2'd1);

assign add_ln691_1665_fu_1115_p2 = (c8_V_reg_582 + 5'd1);

assign add_ln691_1666_fu_1127_p2 = (n_V_reg_593 + 4'd1);

assign add_ln691_1668_fu_710_p2 = (c5_V_155_reg_421 + 2'd1);

assign add_ln691_1669_fu_693_p2 = (c5_V_156_reg_410 + 2'd1);

assign add_ln691_1670_fu_910_p2 = (c6_V_159_reg_496 + 6'd1);

assign add_ln691_1671_fu_733_p2 = (c6_V_160_reg_432 + 6'd1);

assign add_ln691_1672_fu_922_p2 = (c7_V_97_reg_507 + 4'd1);

assign add_ln691_1673_fu_745_p2 = (c7_V_98_reg_443 + 4'd1);

assign add_ln691_1674_fu_938_p2 = (c8_V_33_reg_518 + 5'd1);

assign add_ln691_1675_fu_761_p2 = (c8_V_34_reg_454 + 5'd1);

assign add_ln691_1676_fu_950_p2 = (n_V_33_reg_529 + 4'd1);

assign add_ln691_1677_fu_773_p2 = (n_V_34_reg_465 + 4'd1);

assign add_ln691_fu_620_p2 = (c0_V_reg_314 + 3'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state11 = ((icmp_ln878_37_fu_779_p2 == 1'd1) & (fifo_B_PE_0_7_x196_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state12 = ((fifo_B_B_IO_L2_in_7_x116_empty_n == 1'b0) & (ap_predicate_op200_read_state12 == 1'b1));
end

always @ (*) begin
    ap_block_state17 = ((icmp_ln878_36_fu_956_p2 == 1'd1) & (fifo_B_PE_0_7_x196_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state23 = ((fifo_B_PE_0_7_x196_full_n == 1'b0) & (icmp_ln878_fu_1133_p2 == 1'd1));
end

always @ (*) begin
    ap_block_state5 = ((fifo_B_B_IO_L2_in_7_x116_empty_n == 1'b0) & (ap_predicate_op98_read_state5 == 1'b1));
end

always @ (*) begin
    ap_condition_920 = ((ap_phi_mux_arb_17_phi_fu_380_p4 == 1'd0) & (icmp_ln16841_fu_670_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4));
end

always @ (*) begin
    ap_condition_922 = ((ap_phi_mux_arb_17_phi_fu_380_p4 == 1'd1) & (icmp_ln16841_fu_670_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4));
end

always @ (*) begin
    ap_condition_963 = (~((fifo_B_B_IO_L2_in_7_x116_empty_n == 1'b0) & (ap_predicate_op98_read_state5 == 1'b1)) & (icmp_ln890_1590_fu_687_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5));
end

always @ (*) begin
    ap_condition_969 = (~((fifo_B_B_IO_L2_in_7_x116_empty_n == 1'b0) & (ap_predicate_op200_read_state12 == 1'b1)) & (icmp_ln890_1589_fu_904_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12));
end

assign ap_phi_mux_arb_17_phi_fu_380_p4 = arb_17_reg_376;

always @ (*) begin
    ap_predicate_op200_read_state12 = ((icmp_ln890_1589_fu_904_p2 == 1'd0) & (cmp_i_i565_reg_1407 == 1'd0));
end

always @ (*) begin
    ap_predicate_op98_read_state5 = ((icmp_ln890_1590_fu_687_p2 == 1'd0) & (cmp_i_i565_reg_1407 == 1'd0));
end

assign arb_fu_727_p2 = (arb_17_reg_376 ^ 1'd1);

assign c2_V_180_fu_664_p2 = (c2_V_reg_388 + 8'd1);

assign cmp_i_i565_fu_658_p2 = ((add_i_i579_cast_fu_652_p2 < 6'd7) ? 1'b1 : 1'b0);

assign data_split_V_0_98_fu_962_p1 = p_Val2_67_reg_540[31:0];

assign data_split_V_0_99_fu_1139_p1 = p_Val2_68_reg_604[31:0];

assign data_split_V_0_fu_785_p1 = p_Val2_s_reg_476[31:0];

assign empty_3057_fu_934_p1 = c7_V_97_reg_507[2:0];

assign empty_3058_fu_1111_p1 = c7_V_reg_571[2:0];

assign empty_fu_757_p1 = c7_V_98_reg_443[2:0];

assign icmp_ln16841_fu_670_p2 = ((c2_V_reg_388 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln878_36_fu_956_p2 = ((n_V_33_reg_529 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln878_37_fu_779_p2 = ((n_V_34_reg_465 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_1133_p2 = ((n_V_reg_593 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1584_fu_1081_p2 = ((c5_V_reg_549 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1585_fu_638_p2 = ((c1_V_reg_339 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln890_1586_fu_1093_p2 = ((c6_V_reg_560 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1587_fu_1105_p2 = ((c7_V_reg_571 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1588_fu_1121_p2 = ((c8_V_reg_582 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1589_fu_904_p2 = ((c4_V_reg_485 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1590_fu_687_p2 = ((c4_V_59_reg_399 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1591_fu_721_p2 = ((c5_V_155_reg_421 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1592_fu_704_p2 = ((c5_V_156_reg_410 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1593_fu_916_p2 = ((c6_V_159_reg_496 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1594_fu_739_p2 = ((c6_V_160_reg_432 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1595_fu_928_p2 = ((c7_V_97_reg_507 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1596_fu_751_p2 = ((c7_V_98_reg_443 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1597_fu_944_p2 = ((c8_V_33_reg_518 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1598_fu_767_p2 = ((c8_V_34_reg_454 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_fu_626_p2 = ((c0_V_reg_314 == 3'd4) ? 1'b1 : 1'b0);

assign p_shl_fu_644_p3 = {{c1_V_reg_339}, {3'd0}};

assign r_58_fu_1010_p4 = {{p_Val2_67_reg_540[255:32]}};

assign r_59_fu_1233_p4 = {{p_Val2_68_reg_604[255:32]}};

assign r_fu_833_p4 = {{p_Val2_s_reg_476[255:32]}};

assign trunc_ln16885_fu_789_p1 = n_V_34_reg_465[2:0];

assign trunc_ln16941_fu_966_p1 = n_V_33_reg_529[2:0];

assign trunc_ln16984_fu_1143_p1 = n_V_reg_593[2:0];

assign zext_ln1497_33_fu_1020_p1 = r_58_fu_1010_p4;

assign zext_ln1497_34_fu_843_p1 = r_fu_833_p4;

assign zext_ln1497_fu_1243_p1 = r_59_fu_1233_p4;

assign zext_ln890_65_fu_899_p1 = c4_V_reg_485;

assign zext_ln890_66_fu_682_p1 = c4_V_59_reg_399;

assign zext_ln890_67_fu_716_p1 = c5_V_155_reg_421;

assign zext_ln890_68_fu_699_p1 = c5_V_156_reg_410;

assign zext_ln890_fu_1076_p1 = c5_V_reg_549;

endmodule //top_B_IO_L2_in_boundary_x1
