

================================================================
== Vivado HLS Report for 'my_ip_hls'
================================================================
* Date:           Sun Apr 21 19:20:40 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        my_ip_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.95|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    7|    7|    1|    1| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+----------------------+-----+-----+-----+-----+----------+
        |                                         |                      |  Latency  |  Interval | Pipeline |
        |                 Instance                |        Module        | min | max | min | max |   Type   |
        +-----------------------------------------+----------------------+-----+-----+-----+-----+----------+
        |grp_core_fu_266                          |core                  |    1|    1|    1|    1| function |
        |grp_ps2ip_fifo_fu_291                    |ps2ip_fifo            |    1|    1|    1|    1| function |
        |grp_ip2ps_fifo_fu_307                    |ip2ps_fifo            |    2|    2|    1|    1| function |
        |StgValue_118_okanonas284_fu_323          |okanonas284           |    0|    0|    0|    0|   none   |
        |StgValue_119_okanonas285_fu_330          |okanonas285           |    0|    0|    0|    0|   none   |
        |StgValue_120_okanonas2_fu_337            |okanonas2             |    0|    0|    0|    0|   none   |
        |StgValue_34_my_ip_hls_entry3_fu_344      |my_ip_hls_entry3      |    0|    0|    0|    0|   none   |
        |StgValue_35_my_ip_hls_entry90_fu_366     |my_ip_hls_entry90     |    0|    0|    0|    0|   none   |
        |StgValue_37_Block_codeRepl6_proc_fu_382  |Block_codeRepl6_proc  |    0|    0|    0|    0|   none   |
        |regrule1_V_channel_okanonas82_fu_392     |okanonas82            |    0|    0|    0|    0|   none   |
        |regrule2_V_channel_okanonas83_fu_398     |okanonas83            |    0|    0|    0|    0|   none   |
        |regrule3_V_channel_okanonas_fu_404       |okanonas              |    0|    0|    0|    0|   none   |
        +-----------------------------------------+----------------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 9, States = { 1 2 3 4 5 6 7 8 9 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 

* FSM state operations: 

 <State 1> : 4.40ns
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%rule3cnt_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %rule3cnt_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "%rule2cnt_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %rule2cnt_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [1/1] (1.00ns)   --->   "%rule1cnt_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %rule1cnt_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 13 [1/1] (1.00ns)   --->   "%rule3_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %rule3_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 14 [1/1] (1.00ns)   --->   "%rule2_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %rule2_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%rule1_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %rule1_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%rule3cnt_V_c6 = alloca i32, align 4"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%rule2cnt_V_c5 = alloca i32, align 4"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%rule1cnt_V_c4 = alloca i32, align 4"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%rule3_V_c3 = alloca i32, align 4"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%rule2_V_c2 = alloca i32, align 4"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%rule1_V_c1 = alloca i32, align 4"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%rule3cnt_V_buf_c33 = alloca i32, align 4"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%rule2cnt_V_buf_c32 = alloca i32, align 4"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%rule1cnt_V_buf_c31 = alloca i32, align 4"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%rule1cnt_V_buf_c = alloca i32, align 4"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%rule2cnt_V_buf_c = alloca i32, align 4"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%rule3cnt_V_buf_c = alloca i32, align 4"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%rule3cnt_V_c = alloca i32, align 4"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%rule2cnt_V_c = alloca i32, align 4"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%rule1cnt_V_c = alloca i32, align 4"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%rule3_V_c = alloca i32, align 4"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%rule2_V_c = alloca i32, align 4"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%rule1_V_c = alloca i32, align 4"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 34 [1/1] (3.40ns)   --->   "call void @my_ip_hls.entry3(i32 %rule1_V_read, i32 %rule2_V_read, i32 %rule3_V_read, i32 %rule1cnt_V_read, i32 %rule2cnt_V_read, i32 %rule3cnt_V_read, i32* %rule1_V_c1, i32* %rule2_V_c2, i32* %rule3_V_c3, i32* %rule1cnt_V_c4, i32* %rule2cnt_V_c5, i32* %rule3cnt_V_c6)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 2> : 0.00ns
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call fastcc void @my_ip_hls.entry90(i32* nocapture %rule1_V_c1, i32* nocapture %rule2_V_c2, i32* nocapture %rule3_V_c3, i32* nocapture %rule1cnt_V_c4, i32* nocapture %rule2cnt_V_c5, i32* nocapture %rule3cnt_V_c6, i32* %rule1_V_c, i32* %rule2_V_c, i32* %rule3_V_c, i32* %rule1cnt_V_c, i32* %rule2cnt_V_c, i32* %rule3cnt_V_c)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 36 [2/2] (0.00ns)   --->   "call fastcc void @ps2ip_fifo(i32* %slaveIn_V_data_V, i4* %slaveIn_V_strb_V, i1* %slaveIn_V_last_V)" [my_ip_hls/my_ip_hls.cpp:40]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 3> : 0.00ns
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "call fastcc void @Block_codeRepl6_proc(i32* nocapture %rule3cnt_V_c, i32* nocapture %rule2cnt_V_c, i32* nocapture %rule1cnt_V_c, i32* %rule3cnt_V_buf_c, i32* %rule2cnt_V_buf_c, i32* %rule1cnt_V_buf_c)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 38 [1/2] (0.00ns)   --->   "call fastcc void @ps2ip_fifo(i32* %slaveIn_V_data_V, i4* %slaveIn_V_strb_V, i1* %slaveIn_V_last_V)" [my_ip_hls/my_ip_hls.cpp:40]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 4> : 2.14ns
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%regrule1_V_channel = call fastcc i32 @okanonas82(i32* %rule1_V_c)" [my_ip_hls/my_ip_hls.cpp:35]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%regrule2_V_channel = call fastcc i32 @okanonas83(i32* %rule2_V_c)" [my_ip_hls/my_ip_hls.cpp:36]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%regrule3_V_channel = call fastcc i32 @okanonas(i32* %rule3_V_c)" [my_ip_hls/my_ip_hls.cpp:37]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 42 [2/2] (2.14ns)   --->   "call fastcc void @core(i32 %regrule1_V_channel, i32 %regrule2_V_channel, i32 %regrule3_V_channel, i32* %rule1cnt_V_buf_c, i32* %rule2cnt_V_buf_c, i32* %rule3cnt_V_buf_c, i32* %rule1cnt_V_buf_c31, i32* %rule2cnt_V_buf_c32, i32* %rule3cnt_V_buf_c33)" [my_ip_hls/my_ip_hls.cpp:35]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 5> : 0.00ns
ST_5 : Operation 43 [1/2] (0.00ns)   --->   "call fastcc void @core(i32 %regrule1_V_channel, i32 %regrule2_V_channel, i32 %regrule3_V_channel, i32* %rule1cnt_V_buf_c, i32* %rule2cnt_V_buf_c, i32* %rule3cnt_V_buf_c, i32* %rule1cnt_V_buf_c31, i32* %rule2cnt_V_buf_c32, i32* %rule3cnt_V_buf_c33)" [my_ip_hls/my_ip_hls.cpp:35]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 6> : 0.00ns
ST_6 : Operation 44 [3/3] (0.00ns)   --->   "call fastcc void @ip2ps_fifo(i32* %masterOut_V_data_V, i4* %masterOut_V_strb_V, i1* %masterOut_V_last_V)" [my_ip_hls/my_ip_hls.cpp:51]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 7> : 3.40ns
ST_7 : Operation 45 [2/3] (3.40ns)   --->   "call fastcc void @ip2ps_fifo(i32* %masterOut_V_data_V, i4* %masterOut_V_strb_V, i1* %masterOut_V_last_V)" [my_ip_hls/my_ip_hls.cpp:51]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 8> : 0.00ns
ST_8 : Operation 46 [1/3] (0.00ns)   --->   "call fastcc void @ip2ps_fifo(i32* %masterOut_V_data_V, i4* %masterOut_V_strb_V, i1* %masterOut_V_last_V)" [my_ip_hls/my_ip_hls.cpp:51]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 9> : 0.00ns
ST_9 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str111) nounwind" [my_ip_hls/my_ip_hls.cpp:15]
ST_9 : Operation 48 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @ip2psFifo_OC_V_OC_da, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 64, i32 64, i32* @ip2psFifo_V_data_V, i32* @ip2psFifo_V_data_V)"
ST_9 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @ip2psFifo_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @ip2psFifo_OC_V_OC_la, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 64, i32 64, i1* @ip2psFifo_V_last_V, i1* @ip2psFifo_V_last_V)"
ST_9 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @ip2psFifo_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_9 : Operation 52 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @ip2psFifo_OC_V_OC_st, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 64, i32 64, i4* @ip2psFifo_V_strb_V, i4* @ip2psFifo_V_strb_V)"
ST_9 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* @ip2psFifo_V_strb_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @ps2ipFifo_OC_V_OC_da, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 64, i32 64, i32* @ps2ipFifo_V_data_V, i32* @ps2ipFifo_V_data_V)"
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @ps2ipFifo_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @ps2ipFifo_OC_V_OC_la, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 64, i32 64, i1* @ps2ipFifo_V_last_V, i1* @ps2ipFifo_V_last_V)"
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @ps2ipFifo_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @ps2ipFifo_OC_V_OC_st, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 64, i32 64, i4* @ps2ipFifo_V_strb_V, i4* @ps2ipFifo_V_strb_V)"
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* @ps2ipFifo_V_strb_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %slaveIn_V_data_V), !map !84"
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %slaveIn_V_strb_V), !map !88"
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %slaveIn_V_last_V), !map !92"
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %masterOut_V_data_V), !map !96"
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %masterOut_V_strb_V), !map !100"
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %masterOut_V_last_V), !map !104"
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %rule1_V), !map !108"
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %rule2_V), !map !114"
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %rule3_V), !map !118"
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %rule1cnt_V), !map !122"
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %rule2cnt_V), !map !126"
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %rule3cnt_V), !map !130"
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @my_ip_hls_str) nounwind"
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %rule1_V, [10 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str111, i32 0, i32 0, [12 x i8]* @p_str212, [1 x i8]* @p_str111, [1 x i8]* @p_str111, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str111, [1 x i8]* @p_str111) nounwind" [my_ip_hls/my_ip_hls.cpp:6]
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %rule2_V, [10 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str111, i32 0, i32 0, [12 x i8]* @p_str212, [1 x i8]* @p_str111, [1 x i8]* @p_str111, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str111, [1 x i8]* @p_str111) nounwind" [my_ip_hls/my_ip_hls.cpp:7]
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %rule3_V, [10 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str111, i32 0, i32 0, [12 x i8]* @p_str212, [1 x i8]* @p_str111, [1 x i8]* @p_str111, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str111, [1 x i8]* @p_str111) nounwind" [my_ip_hls/my_ip_hls.cpp:8]
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %rule1cnt_V, [10 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str111, i32 0, i32 0, [12 x i8]* @p_str212, [1 x i8]* @p_str111, [1 x i8]* @p_str111, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str111, [1 x i8]* @p_str111) nounwind" [my_ip_hls/my_ip_hls.cpp:9]
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %rule2cnt_V, [10 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str111, i32 0, i32 0, [12 x i8]* @p_str212, [1 x i8]* @p_str111, [1 x i8]* @p_str111, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str111, [1 x i8]* @p_str111) nounwind" [my_ip_hls/my_ip_hls.cpp:10]
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %rule3cnt_V, [10 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str111, i32 0, i32 0, [12 x i8]* @p_str212, [1 x i8]* @p_str111, [1 x i8]* @p_str111, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str111, [1 x i8]* @p_str111) nounwind" [my_ip_hls/my_ip_hls.cpp:11]
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %slaveIn_V_data_V, i4* %slaveIn_V_strb_V, i1* %slaveIn_V_last_V, [5 x i8]* @p_str313, i32 1, i32 1, [5 x i8]* @p_str414, i32 0, i32 0, [1 x i8]* @p_str111, [1 x i8]* @p_str111, [1 x i8]* @p_str111, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str111, [1 x i8]* @p_str111) nounwind" [my_ip_hls/my_ip_hls.cpp:16]
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %masterOut_V_data_V, i4* %masterOut_V_strb_V, i1* %masterOut_V_last_V, [5 x i8]* @p_str313, i32 1, i32 1, [5 x i8]* @p_str414, i32 0, i32 0, [1 x i8]* @p_str111, [1 x i8]* @p_str111, [1 x i8]* @p_str111, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str111, [1 x i8]* @p_str111) nounwind" [my_ip_hls/my_ip_hls.cpp:17]
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str111, i32 0, i32 0, [1 x i8]* @p_str111, [1 x i8]* @p_str111, [1 x i8]* @p_str111, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str111, [1 x i8]* @p_str111) nounwind" [my_ip_hls/my_ip_hls.cpp:18]
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @rule1_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i32* %rule1_V_c, i32* %rule1_V_c)"
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rule1_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @rule2_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i32* %rule2_V_c, i32* %rule2_V_c)"
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rule2_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @rule3_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i32* %rule3_V_c, i32* %rule3_V_c)"
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rule3_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @rule1cnt_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i32* %rule1cnt_V_c, i32* %rule1cnt_V_c)"
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rule1cnt_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @rule2cnt_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i32* %rule2cnt_V_c, i32* %rule2cnt_V_c)"
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rule2cnt_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @rule3cnt_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i32* %rule3cnt_V_c, i32* %rule3cnt_V_c)"
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rule3cnt_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @rule1_OC_V_c1_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i32* %rule1_V_c1, i32* %rule1_V_c1)"
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rule1_V_c1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @rule2_OC_V_c2_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i32* %rule2_V_c2, i32* %rule2_V_c2)"
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rule2_V_c2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @rule3_OC_V_c3_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i32* %rule3_V_c3, i32* %rule3_V_c3)"
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rule3_V_c3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @rule1cnt_OC_V_c4_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i32* %rule1cnt_V_c4, i32* %rule1cnt_V_c4)"
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rule1cnt_V_c4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @rule2cnt_OC_V_c5_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i32* %rule2cnt_V_c5, i32* %rule2cnt_V_c5)"
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rule2cnt_V_c5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @rule3cnt_OC_V_c6_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i32* %rule3cnt_V_c6, i32* %rule3cnt_V_c6)"
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rule3cnt_V_c6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @rule3cnt_OC_V_OC_buf_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i32* %rule3cnt_V_buf_c, i32* %rule3cnt_V_buf_c)"
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rule3cnt_V_buf_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @rule2cnt_OC_V_OC_buf_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i32* %rule2cnt_V_buf_c, i32* %rule2cnt_V_buf_c)"
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rule2cnt_V_buf_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @rule1cnt_OC_V_OC_buf_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i32* %rule1cnt_V_buf_c, i32* %rule1cnt_V_buf_c)"
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rule1cnt_V_buf_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @rule1cnt_OC_V_OC_buf, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i32* %rule1cnt_V_buf_c31, i32* %rule1cnt_V_buf_c31)"
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rule1cnt_V_buf_c31, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @rule2cnt_OC_V_OC_buf, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i32* %rule2cnt_V_buf_c32, i32* %rule2cnt_V_buf_c32)"
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rule2cnt_V_buf_c32, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @rule3cnt_OC_V_OC_buf, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i32* %rule3cnt_V_buf_c33, i32* %rule3cnt_V_buf_c33)"
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rule3cnt_V_buf_c33, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "call fastcc void @okanonas284(i32* nocapture %rule1cnt_V_buf_c31)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "call fastcc void @okanonas285(i32* nocapture %rule2cnt_V_buf_c32)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "call fastcc void @okanonas2(i32* nocapture %rule3cnt_V_buf_c33)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "ret void" [my_ip_hls/my_ip_hls.cpp:54]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ slaveIn_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ slaveIn_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ slaveIn_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ masterOut_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ masterOut_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ masterOut_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rule1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rule2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rule3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rule1cnt_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rule2cnt_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rule3cnt_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ps2ipFifo_V_data_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ ps2ipFifo_V_strb_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ ps2ipFifo_V_last_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ ip2psFifo_V_data_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ ip2psFifo_V_strb_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ ip2psFifo_V_last_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ num1_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ num2_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ num3_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rule3cnt_V_read    (read                ) [ 0000000000]
rule2cnt_V_read    (read                ) [ 0000000000]
rule1cnt_V_read    (read                ) [ 0000000000]
rule3_V_read       (read                ) [ 0000000000]
rule2_V_read       (read                ) [ 0000000000]
rule1_V_read       (read                ) [ 0000000000]
rule3cnt_V_c6      (alloca              ) [ 0111111111]
rule2cnt_V_c5      (alloca              ) [ 0111111111]
rule1cnt_V_c4      (alloca              ) [ 0111111111]
rule3_V_c3         (alloca              ) [ 0111111111]
rule2_V_c2         (alloca              ) [ 0111111111]
rule1_V_c1         (alloca              ) [ 0111111111]
rule3cnt_V_buf_c33 (alloca              ) [ 0011111111]
rule2cnt_V_buf_c32 (alloca              ) [ 0011111111]
rule1cnt_V_buf_c31 (alloca              ) [ 0011111111]
rule1cnt_V_buf_c   (alloca              ) [ 0011111111]
rule2cnt_V_buf_c   (alloca              ) [ 0011111111]
rule3cnt_V_buf_c   (alloca              ) [ 0011111111]
rule3cnt_V_c       (alloca              ) [ 0011111111]
rule2cnt_V_c       (alloca              ) [ 0011111111]
rule1cnt_V_c       (alloca              ) [ 0011111111]
rule3_V_c          (alloca              ) [ 0011111111]
rule2_V_c          (alloca              ) [ 0011111111]
rule1_V_c          (alloca              ) [ 0011111111]
StgValue_34        (call                ) [ 0000000000]
StgValue_35        (call                ) [ 0000000000]
StgValue_37        (call                ) [ 0000000000]
StgValue_38        (call                ) [ 0000000000]
regrule1_V_channel (call                ) [ 0000000000]
regrule2_V_channel (call                ) [ 0000000000]
regrule3_V_channel (call                ) [ 0000000000]
StgValue_43        (call                ) [ 0000000000]
StgValue_46        (call                ) [ 0000000000]
StgValue_47        (specdataflowpipeline) [ 0000000000]
empty              (specchannel         ) [ 0000000000]
StgValue_49        (specinterface       ) [ 0000000000]
empty_5            (specchannel         ) [ 0000000000]
StgValue_51        (specinterface       ) [ 0000000000]
empty_6            (specchannel         ) [ 0000000000]
StgValue_53        (specinterface       ) [ 0000000000]
empty_7            (specchannel         ) [ 0000000000]
StgValue_55        (specinterface       ) [ 0000000000]
empty_8            (specchannel         ) [ 0000000000]
StgValue_57        (specinterface       ) [ 0000000000]
empty_9            (specchannel         ) [ 0000000000]
StgValue_59        (specinterface       ) [ 0000000000]
StgValue_60        (specbitsmap         ) [ 0000000000]
StgValue_61        (specbitsmap         ) [ 0000000000]
StgValue_62        (specbitsmap         ) [ 0000000000]
StgValue_63        (specbitsmap         ) [ 0000000000]
StgValue_64        (specbitsmap         ) [ 0000000000]
StgValue_65        (specbitsmap         ) [ 0000000000]
StgValue_66        (specbitsmap         ) [ 0000000000]
StgValue_67        (specbitsmap         ) [ 0000000000]
StgValue_68        (specbitsmap         ) [ 0000000000]
StgValue_69        (specbitsmap         ) [ 0000000000]
StgValue_70        (specbitsmap         ) [ 0000000000]
StgValue_71        (specbitsmap         ) [ 0000000000]
StgValue_72        (spectopmodule       ) [ 0000000000]
StgValue_73        (specinterface       ) [ 0000000000]
StgValue_74        (specinterface       ) [ 0000000000]
StgValue_75        (specinterface       ) [ 0000000000]
StgValue_76        (specinterface       ) [ 0000000000]
StgValue_77        (specinterface       ) [ 0000000000]
StgValue_78        (specinterface       ) [ 0000000000]
StgValue_79        (specinterface       ) [ 0000000000]
StgValue_80        (specinterface       ) [ 0000000000]
StgValue_81        (specinterface       ) [ 0000000000]
empty_10           (specchannel         ) [ 0000000000]
StgValue_83        (specinterface       ) [ 0000000000]
empty_11           (specchannel         ) [ 0000000000]
StgValue_85        (specinterface       ) [ 0000000000]
empty_12           (specchannel         ) [ 0000000000]
StgValue_87        (specinterface       ) [ 0000000000]
empty_13           (specchannel         ) [ 0000000000]
StgValue_89        (specinterface       ) [ 0000000000]
empty_14           (specchannel         ) [ 0000000000]
StgValue_91        (specinterface       ) [ 0000000000]
empty_15           (specchannel         ) [ 0000000000]
StgValue_93        (specinterface       ) [ 0000000000]
empty_16           (specchannel         ) [ 0000000000]
StgValue_95        (specinterface       ) [ 0000000000]
empty_17           (specchannel         ) [ 0000000000]
StgValue_97        (specinterface       ) [ 0000000000]
empty_18           (specchannel         ) [ 0000000000]
StgValue_99        (specinterface       ) [ 0000000000]
empty_19           (specchannel         ) [ 0000000000]
StgValue_101       (specinterface       ) [ 0000000000]
empty_20           (specchannel         ) [ 0000000000]
StgValue_103       (specinterface       ) [ 0000000000]
empty_21           (specchannel         ) [ 0000000000]
StgValue_105       (specinterface       ) [ 0000000000]
empty_22           (specchannel         ) [ 0000000000]
StgValue_107       (specinterface       ) [ 0000000000]
empty_23           (specchannel         ) [ 0000000000]
StgValue_109       (specinterface       ) [ 0000000000]
empty_24           (specchannel         ) [ 0000000000]
StgValue_111       (specinterface       ) [ 0000000000]
empty_25           (specchannel         ) [ 0000000000]
StgValue_113       (specinterface       ) [ 0000000000]
empty_26           (specchannel         ) [ 0000000000]
StgValue_115       (specinterface       ) [ 0000000000]
empty_27           (specchannel         ) [ 0000000000]
StgValue_117       (specinterface       ) [ 0000000000]
StgValue_118       (call                ) [ 0000000000]
StgValue_119       (call                ) [ 0000000000]
StgValue_120       (call                ) [ 0000000000]
StgValue_121       (ret                 ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="slaveIn_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slaveIn_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="slaveIn_V_strb_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slaveIn_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="slaveIn_V_last_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slaveIn_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="masterOut_V_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="masterOut_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="masterOut_V_strb_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="masterOut_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="masterOut_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="masterOut_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="rule1_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rule1_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="rule2_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rule2_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="rule3_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rule3_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="rule1cnt_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rule1cnt_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="rule2cnt_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rule2cnt_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="rule3cnt_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rule3cnt_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="ps2ipFifo_V_data_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ps2ipFifo_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="ps2ipFifo_V_strb_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ps2ipFifo_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="ps2ipFifo_V_last_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ps2ipFifo_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="ip2psFifo_V_data_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ip2psFifo_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="ip2psFifo_V_strb_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ip2psFifo_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="ip2psFifo_V_last_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ip2psFifo_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="num1_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num1_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="num2_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num2_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="num3_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num3_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="my_ip_hls.entry3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="my_ip_hls.entry90"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ps2ip_fifo"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_codeRepl6_proc"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="okanonas82"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="okanonas83"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="okanonas"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="core"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ip2ps_fifo"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str111"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ip2psFifo_OC_V_OC_da"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ip2psFifo_OC_V_OC_la"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ip2psFifo_OC_V_OC_st"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ps2ipFifo_OC_V_OC_da"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ps2ipFifo_OC_V_OC_la"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ps2ipFifo_OC_V_OC_st"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="my_ip_hls_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str212"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str313"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str414"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rule1_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rule2_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rule3_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rule1cnt_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rule2cnt_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rule3cnt_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rule1_OC_V_c1_str"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rule2_OC_V_c2_str"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rule3_OC_V_c3_str"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rule1cnt_OC_V_c4_str"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rule2cnt_OC_V_c5_str"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rule3cnt_OC_V_c6_str"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rule3cnt_OC_V_OC_buf_1"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rule2cnt_OC_V_OC_buf_1"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rule1cnt_OC_V_OC_buf_1"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rule1cnt_OC_V_OC_buf"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rule2cnt_OC_V_OC_buf"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rule3cnt_OC_V_OC_buf"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="okanonas284"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="okanonas285"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="okanonas2"/></StgValue>
</bind>
</comp>

<comp id="158" class="1004" name="rule3cnt_V_c6_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rule3cnt_V_c6/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="rule2cnt_V_c5_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rule2cnt_V_c5/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="rule1cnt_V_c4_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rule1cnt_V_c4/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="rule3_V_c3_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rule3_V_c3/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="rule2_V_c2_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rule2_V_c2/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="rule1_V_c1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rule1_V_c1/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="rule3cnt_V_buf_c33_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rule3cnt_V_buf_c33/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="rule2cnt_V_buf_c32_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rule2cnt_V_buf_c32/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="rule1cnt_V_buf_c31_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rule1cnt_V_buf_c31/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="rule1cnt_V_buf_c_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rule1cnt_V_buf_c/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="rule2cnt_V_buf_c_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rule2cnt_V_buf_c/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="rule3cnt_V_buf_c_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rule3cnt_V_buf_c/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="rule3cnt_V_c_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rule3cnt_V_c/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="rule2cnt_V_c_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rule2cnt_V_c/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="rule1cnt_V_c_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rule1cnt_V_c/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="rule3_V_c_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rule3_V_c/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="rule2_V_c_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rule2_V_c/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="rule1_V_c_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rule1_V_c/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="rule3cnt_V_read_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rule3cnt_V_read/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="rule2cnt_V_read_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rule2cnt_V_read/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="rule1cnt_V_read_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rule1cnt_V_read/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="rule3_V_read_read_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rule3_V_read/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="rule2_V_read_read_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rule2_V_read/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="rule1_V_read_read_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rule1_V_read/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_core_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="0" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="0" index="2" bw="32" slack="0"/>
<pin id="270" dir="0" index="3" bw="32" slack="0"/>
<pin id="271" dir="0" index="4" bw="32" slack="3"/>
<pin id="272" dir="0" index="5" bw="32" slack="3"/>
<pin id="273" dir="0" index="6" bw="32" slack="3"/>
<pin id="274" dir="0" index="7" bw="32" slack="3"/>
<pin id="275" dir="0" index="8" bw="32" slack="3"/>
<pin id="276" dir="0" index="9" bw="32" slack="3"/>
<pin id="277" dir="0" index="10" bw="32" slack="0"/>
<pin id="278" dir="0" index="11" bw="4" slack="0"/>
<pin id="279" dir="0" index="12" bw="1" slack="0"/>
<pin id="280" dir="0" index="13" bw="32" slack="0"/>
<pin id="281" dir="0" index="14" bw="4" slack="0"/>
<pin id="282" dir="0" index="15" bw="1" slack="0"/>
<pin id="283" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_42/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_ps2ip_fifo_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="0" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="0"/>
<pin id="294" dir="0" index="2" bw="4" slack="0"/>
<pin id="295" dir="0" index="3" bw="1" slack="0"/>
<pin id="296" dir="0" index="4" bw="32" slack="0"/>
<pin id="297" dir="0" index="5" bw="4" slack="0"/>
<pin id="298" dir="0" index="6" bw="1" slack="0"/>
<pin id="299" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_36/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="grp_ip2ps_fifo_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="0" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="0"/>
<pin id="310" dir="0" index="2" bw="4" slack="0"/>
<pin id="311" dir="0" index="3" bw="1" slack="0"/>
<pin id="312" dir="0" index="4" bw="32" slack="0"/>
<pin id="313" dir="0" index="5" bw="4" slack="0"/>
<pin id="314" dir="0" index="6" bw="1" slack="0"/>
<pin id="315" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_44/6 "/>
</bind>
</comp>

<comp id="323" class="1004" name="StgValue_118_okanonas284_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="0" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="8"/>
<pin id="326" dir="0" index="2" bw="32" slack="0"/>
<pin id="327" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_118/9 "/>
</bind>
</comp>

<comp id="330" class="1004" name="StgValue_119_okanonas285_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="0" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="8"/>
<pin id="333" dir="0" index="2" bw="32" slack="0"/>
<pin id="334" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_119/9 "/>
</bind>
</comp>

<comp id="337" class="1004" name="StgValue_120_okanonas2_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="0" slack="0"/>
<pin id="339" dir="0" index="1" bw="32" slack="8"/>
<pin id="340" dir="0" index="2" bw="32" slack="0"/>
<pin id="341" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_120/9 "/>
</bind>
</comp>

<comp id="344" class="1004" name="StgValue_34_my_ip_hls_entry3_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="0" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="0" index="2" bw="32" slack="0"/>
<pin id="348" dir="0" index="3" bw="32" slack="0"/>
<pin id="349" dir="0" index="4" bw="32" slack="0"/>
<pin id="350" dir="0" index="5" bw="32" slack="0"/>
<pin id="351" dir="0" index="6" bw="32" slack="0"/>
<pin id="352" dir="0" index="7" bw="32" slack="0"/>
<pin id="353" dir="0" index="8" bw="32" slack="0"/>
<pin id="354" dir="0" index="9" bw="32" slack="0"/>
<pin id="355" dir="0" index="10" bw="32" slack="0"/>
<pin id="356" dir="0" index="11" bw="32" slack="0"/>
<pin id="357" dir="0" index="12" bw="32" slack="0"/>
<pin id="358" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_34/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="StgValue_35_my_ip_hls_entry90_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="0" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="1"/>
<pin id="369" dir="0" index="2" bw="32" slack="1"/>
<pin id="370" dir="0" index="3" bw="32" slack="1"/>
<pin id="371" dir="0" index="4" bw="32" slack="1"/>
<pin id="372" dir="0" index="5" bw="32" slack="1"/>
<pin id="373" dir="0" index="6" bw="32" slack="1"/>
<pin id="374" dir="0" index="7" bw="32" slack="1"/>
<pin id="375" dir="0" index="8" bw="32" slack="1"/>
<pin id="376" dir="0" index="9" bw="32" slack="1"/>
<pin id="377" dir="0" index="10" bw="32" slack="1"/>
<pin id="378" dir="0" index="11" bw="32" slack="1"/>
<pin id="379" dir="0" index="12" bw="32" slack="1"/>
<pin id="380" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_35/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="StgValue_37_Block_codeRepl6_proc_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="0" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="2"/>
<pin id="385" dir="0" index="2" bw="32" slack="2"/>
<pin id="386" dir="0" index="3" bw="32" slack="2"/>
<pin id="387" dir="0" index="4" bw="32" slack="2"/>
<pin id="388" dir="0" index="5" bw="32" slack="2"/>
<pin id="389" dir="0" index="6" bw="32" slack="2"/>
<pin id="390" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_37/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="regrule1_V_channel_okanonas82_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="0" index="1" bw="32" slack="3"/>
<pin id="395" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="regrule1_V_channel/4 "/>
</bind>
</comp>

<comp id="398" class="1004" name="regrule2_V_channel_okanonas83_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="3"/>
<pin id="401" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="regrule2_V_channel/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="regrule3_V_channel_okanonas_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="0" index="1" bw="32" slack="3"/>
<pin id="407" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="regrule3_V_channel/4 "/>
</bind>
</comp>

<comp id="410" class="1005" name="rule3cnt_V_c6_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rule3cnt_V_c6 "/>
</bind>
</comp>

<comp id="416" class="1005" name="rule2cnt_V_c5_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="0"/>
<pin id="418" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rule2cnt_V_c5 "/>
</bind>
</comp>

<comp id="422" class="1005" name="rule1cnt_V_c4_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="0"/>
<pin id="424" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rule1cnt_V_c4 "/>
</bind>
</comp>

<comp id="428" class="1005" name="rule3_V_c3_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rule3_V_c3 "/>
</bind>
</comp>

<comp id="434" class="1005" name="rule2_V_c2_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="0"/>
<pin id="436" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rule2_V_c2 "/>
</bind>
</comp>

<comp id="440" class="1005" name="rule1_V_c1_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rule1_V_c1 "/>
</bind>
</comp>

<comp id="446" class="1005" name="rule3cnt_V_buf_c33_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="3"/>
<pin id="448" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="rule3cnt_V_buf_c33 "/>
</bind>
</comp>

<comp id="452" class="1005" name="rule2cnt_V_buf_c32_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="3"/>
<pin id="454" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="rule2cnt_V_buf_c32 "/>
</bind>
</comp>

<comp id="458" class="1005" name="rule1cnt_V_buf_c31_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="3"/>
<pin id="460" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="rule1cnt_V_buf_c31 "/>
</bind>
</comp>

<comp id="464" class="1005" name="rule1cnt_V_buf_c_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="2"/>
<pin id="466" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="rule1cnt_V_buf_c "/>
</bind>
</comp>

<comp id="470" class="1005" name="rule2cnt_V_buf_c_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="2"/>
<pin id="472" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="rule2cnt_V_buf_c "/>
</bind>
</comp>

<comp id="476" class="1005" name="rule3cnt_V_buf_c_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="2"/>
<pin id="478" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="rule3cnt_V_buf_c "/>
</bind>
</comp>

<comp id="482" class="1005" name="rule3cnt_V_c_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="1"/>
<pin id="484" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rule3cnt_V_c "/>
</bind>
</comp>

<comp id="488" class="1005" name="rule2cnt_V_c_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="1"/>
<pin id="490" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rule2cnt_V_c "/>
</bind>
</comp>

<comp id="494" class="1005" name="rule1cnt_V_c_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="1"/>
<pin id="496" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rule1cnt_V_c "/>
</bind>
</comp>

<comp id="500" class="1005" name="rule3_V_c_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="1"/>
<pin id="502" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rule3_V_c "/>
</bind>
</comp>

<comp id="506" class="1005" name="rule2_V_c_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="1"/>
<pin id="508" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rule2_V_c "/>
</bind>
</comp>

<comp id="512" class="1005" name="rule1_V_c_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="1"/>
<pin id="514" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rule1_V_c "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="161"><net_src comp="44" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="44" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="44" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="44" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="44" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="44" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="44" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="44" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="44" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="44" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="44" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="44" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="44" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="44" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="44" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="44" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="44" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="44" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="42" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="22" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="42" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="20" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="42" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="18" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="42" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="16" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="42" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="14" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="42" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="12" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="284"><net_src comp="60" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="285"><net_src comp="24" pin="0"/><net_sink comp="266" pin=10"/></net>

<net id="286"><net_src comp="26" pin="0"/><net_sink comp="266" pin=11"/></net>

<net id="287"><net_src comp="28" pin="0"/><net_sink comp="266" pin=12"/></net>

<net id="288"><net_src comp="30" pin="0"/><net_sink comp="266" pin=13"/></net>

<net id="289"><net_src comp="32" pin="0"/><net_sink comp="266" pin=14"/></net>

<net id="290"><net_src comp="34" pin="0"/><net_sink comp="266" pin=15"/></net>

<net id="300"><net_src comp="50" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="301"><net_src comp="0" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="302"><net_src comp="2" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="303"><net_src comp="4" pin="0"/><net_sink comp="291" pin=3"/></net>

<net id="304"><net_src comp="24" pin="0"/><net_sink comp="291" pin=4"/></net>

<net id="305"><net_src comp="26" pin="0"/><net_sink comp="291" pin=5"/></net>

<net id="306"><net_src comp="28" pin="0"/><net_sink comp="291" pin=6"/></net>

<net id="316"><net_src comp="62" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="317"><net_src comp="6" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="318"><net_src comp="8" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="319"><net_src comp="10" pin="0"/><net_sink comp="307" pin=3"/></net>

<net id="320"><net_src comp="30" pin="0"/><net_sink comp="307" pin=4"/></net>

<net id="321"><net_src comp="32" pin="0"/><net_sink comp="307" pin=5"/></net>

<net id="322"><net_src comp="34" pin="0"/><net_sink comp="307" pin=6"/></net>

<net id="328"><net_src comp="152" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="36" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="335"><net_src comp="154" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="38" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="342"><net_src comp="156" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="40" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="359"><net_src comp="46" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="360"><net_src comp="260" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="361"><net_src comp="254" pin="2"/><net_sink comp="344" pin=2"/></net>

<net id="362"><net_src comp="248" pin="2"/><net_sink comp="344" pin=3"/></net>

<net id="363"><net_src comp="242" pin="2"/><net_sink comp="344" pin=4"/></net>

<net id="364"><net_src comp="236" pin="2"/><net_sink comp="344" pin=5"/></net>

<net id="365"><net_src comp="230" pin="2"/><net_sink comp="344" pin=6"/></net>

<net id="381"><net_src comp="48" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="391"><net_src comp="52" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="396"><net_src comp="54" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="392" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="402"><net_src comp="56" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="398" pin="2"/><net_sink comp="266" pin=2"/></net>

<net id="408"><net_src comp="58" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="404" pin="2"/><net_sink comp="266" pin=3"/></net>

<net id="413"><net_src comp="158" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="344" pin=12"/></net>

<net id="415"><net_src comp="410" pin="1"/><net_sink comp="366" pin=6"/></net>

<net id="419"><net_src comp="162" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="344" pin=11"/></net>

<net id="421"><net_src comp="416" pin="1"/><net_sink comp="366" pin=5"/></net>

<net id="425"><net_src comp="166" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="344" pin=10"/></net>

<net id="427"><net_src comp="422" pin="1"/><net_sink comp="366" pin=4"/></net>

<net id="431"><net_src comp="170" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="344" pin=9"/></net>

<net id="433"><net_src comp="428" pin="1"/><net_sink comp="366" pin=3"/></net>

<net id="437"><net_src comp="174" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="344" pin=8"/></net>

<net id="439"><net_src comp="434" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="443"><net_src comp="178" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="344" pin=7"/></net>

<net id="445"><net_src comp="440" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="449"><net_src comp="182" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="266" pin=9"/></net>

<net id="451"><net_src comp="446" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="455"><net_src comp="186" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="266" pin=8"/></net>

<net id="457"><net_src comp="452" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="461"><net_src comp="190" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="266" pin=7"/></net>

<net id="463"><net_src comp="458" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="467"><net_src comp="194" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="382" pin=6"/></net>

<net id="469"><net_src comp="464" pin="1"/><net_sink comp="266" pin=4"/></net>

<net id="473"><net_src comp="198" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="382" pin=5"/></net>

<net id="475"><net_src comp="470" pin="1"/><net_sink comp="266" pin=5"/></net>

<net id="479"><net_src comp="202" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="382" pin=4"/></net>

<net id="481"><net_src comp="476" pin="1"/><net_sink comp="266" pin=6"/></net>

<net id="485"><net_src comp="206" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="366" pin=12"/></net>

<net id="487"><net_src comp="482" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="491"><net_src comp="210" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="366" pin=11"/></net>

<net id="493"><net_src comp="488" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="497"><net_src comp="214" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="366" pin=10"/></net>

<net id="499"><net_src comp="494" pin="1"/><net_sink comp="382" pin=3"/></net>

<net id="503"><net_src comp="218" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="366" pin=9"/></net>

<net id="505"><net_src comp="500" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="509"><net_src comp="222" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="366" pin=8"/></net>

<net id="511"><net_src comp="506" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="515"><net_src comp="226" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="366" pin=7"/></net>

<net id="517"><net_src comp="512" pin="1"/><net_sink comp="392" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: masterOut_V_data_V | {8 }
	Port: masterOut_V_strb_V | {8 }
	Port: masterOut_V_last_V | {8 }
	Port: ps2ipFifo_V_data_V | {3 }
	Port: ps2ipFifo_V_strb_V | {3 }
	Port: ps2ipFifo_V_last_V | {3 }
	Port: ip2psFifo_V_data_V | {5 }
	Port: ip2psFifo_V_strb_V | {5 }
	Port: ip2psFifo_V_last_V | {5 }
	Port: num1_V | {9 }
	Port: num2_V | {9 }
	Port: num3_V | {9 }
 - Input state : 
	Port: my_ip_hls : slaveIn_V_data_V | {2 }
	Port: my_ip_hls : slaveIn_V_strb_V | {2 }
	Port: my_ip_hls : slaveIn_V_last_V | {2 }
	Port: my_ip_hls : rule1_V | {1 }
	Port: my_ip_hls : rule2_V | {1 }
	Port: my_ip_hls : rule3_V | {1 }
	Port: my_ip_hls : rule1cnt_V | {1 }
	Port: my_ip_hls : rule2cnt_V | {1 }
	Port: my_ip_hls : rule3cnt_V | {1 }
	Port: my_ip_hls : ps2ipFifo_V_data_V | {4 }
	Port: my_ip_hls : ps2ipFifo_V_strb_V | {4 }
	Port: my_ip_hls : ps2ipFifo_V_last_V | {4 }
	Port: my_ip_hls : ip2psFifo_V_data_V | {6 }
	Port: my_ip_hls : ip2psFifo_V_strb_V | {6 }
	Port: my_ip_hls : ip2psFifo_V_last_V | {6 }
	Port: my_ip_hls : num1_V | {9 }
	Port: my_ip_hls : num2_V | {9 }
	Port: my_ip_hls : num3_V | {9 }
  - Chain level:
	State 1
		StgValue_34 : 1
	State 2
	State 3
	State 4
		StgValue_42 : 1
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|
| Operation|             Functional Unit             |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|
|          |             grp_core_fu_266             |   329   |   171   |
|          |          grp_ps2ip_fifo_fu_291          |    38   |    0    |
|          |          grp_ip2ps_fifo_fu_307          |    38   |    0    |
|          |     StgValue_118_okanonas284_fu_323     |    0    |    39   |
|          |     StgValue_119_okanonas285_fu_330     |    0    |    39   |
|   call   |      StgValue_120_okanonas2_fu_337      |    0    |    39   |
|          |   StgValue_34_my_ip_hls_entry3_fu_344   |    0    |    0    |
|          |   StgValue_35_my_ip_hls_entry90_fu_366  |    0    |    0    |
|          | StgValue_37_Block_codeRepl6_proc_fu_382 |    0    |    0    |
|          |   regrule1_V_channel_okanonas82_fu_392  |    0    |    0    |
|          |   regrule2_V_channel_okanonas83_fu_398  |    0    |    0    |
|          |    regrule3_V_channel_okanonas_fu_404   |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|          |       rule3cnt_V_read_read_fu_230       |    0    |    0    |
|          |       rule2cnt_V_read_read_fu_236       |    0    |    0    |
|   read   |       rule1cnt_V_read_read_fu_242       |    0    |    0    |
|          |         rule3_V_read_read_fu_248        |    0    |    0    |
|          |         rule2_V_read_read_fu_254        |    0    |    0    |
|          |         rule1_V_read_read_fu_260        |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   Total  |                                         |   405   |   288   |
|----------|-----------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    rule1_V_c1_reg_440    |   32   |
|     rule1_V_c_reg_512    |   32   |
|rule1cnt_V_buf_c31_reg_458|   32   |
| rule1cnt_V_buf_c_reg_464 |   32   |
|   rule1cnt_V_c4_reg_422  |   32   |
|   rule1cnt_V_c_reg_494   |   32   |
|    rule2_V_c2_reg_434    |   32   |
|     rule2_V_c_reg_506    |   32   |
|rule2cnt_V_buf_c32_reg_452|   32   |
| rule2cnt_V_buf_c_reg_470 |   32   |
|   rule2cnt_V_c5_reg_416  |   32   |
|   rule2cnt_V_c_reg_488   |   32   |
|    rule3_V_c3_reg_428    |   32   |
|     rule3_V_c_reg_500    |   32   |
|rule3cnt_V_buf_c33_reg_446|   32   |
| rule3cnt_V_buf_c_reg_476 |   32   |
|   rule3cnt_V_c6_reg_410  |   32   |
|   rule3cnt_V_c_reg_482   |   32   |
+--------------------------+--------+
|           Total          |   576  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   405  |   288  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   576  |    -   |
+-----------+--------+--------+
|   Total   |   981  |   288  |
+-----------+--------+--------+
