============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     32863
   Run Date =   Mon Jul  8 18:27:55 2024

   Run on =     SUPERIOR-LEGION
============================================================
RUN-1002 : start command "open_project led_4s.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/PLL_150M.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL_150M.v(78)
HDL-1007 : analyze verilog file ../../al_ip/hasyncfifo_ahead12to12.v
HDL-1007 : analyze verilog file ../../../../src/rtl/FPGA/fpga_eg4s.sv
HDL-1007 : undeclared symbol 'lock', assumed default net type 'wire' in ../../../../src/rtl/FPGA/fpga_eg4s.sv(44)
HDL-1007 : undeclared symbol 'en', assumed default net type 'wire' in ../../../../src/rtl/FPGA/fpga_eg4s.sv(55)
HDL-1007 : undeclared symbol 'start', assumed default net type 'wire' in ../../../../src/rtl/FPGA/fpga_eg4s.sv(56)
HDL-1007 : analyze verilog file ../../../../src/rtl/LED_CTRL_top/led_ctrl_top.sv
HDL-1007 : analyze verilog file ../../../../src/rtl/led_phy/LED_send.sv
HDL-1007 : analyze verilog file ../../../../src/rtl/led_phy/cdc_sbit_handshake.sv
HDL-1007 : analyze verilog file ../../../../src/rtl/led_phy/fifo_fsm.sv
HDL-1007 : analyze verilog file ../../../../src/rtl/led_phy/hasyncfifo_ahead12to12.v
RUN-1001 : Project manager successfully analyzed 8 source files.
RUN-1003 : finish command "open_project led_4s.prj" in  1.219222s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (2.6%)

RUN-1004 : used memory is 50 MB, reserved memory is 20 MB, peak memory is 50 MB
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/led_4s_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_ed4g
SYN-5055 WARNING: The kept net _al_n0 will be merged to another kept net u_ctrl_top/u_LED_send/n_state[3]
SYN-5055 WARNING: The kept net u_ctrl_top/u_LED_send/n_state[3] will be merged to another kept net u_ctrl_top/u_LED_send/n_state[2]
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 438/3 useful/useless nets, 362/3 useful/useless insts
SYN-4016 : Net clk_150m driven by BUFG (59 clock/control pins, 1 other pins).
SYN-4027 : Net u_ctrl_top/u_LED_send/clk is clkc1 of pll u_PLL_150M/pll_inst.
SYN-4019 : Net sysclk_i_dup_1 is refclk of pll u_PLL_150M/pll_inst.
SYN-4020 : Net sysclk_i_dup_1 is fbclk of pll u_PLL_150M/pll_inst.
SYN-4025 : Tag rtl::Net clk_150m as clock net
SYN-4025 : Tag rtl::Net sysclk_i_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ctrl_top/u_LED_send/clk as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database on model fpga_ed4g.
RUN-1001 : There are total 362 instances
RUN-0007 : 175 luts, 107 seqs, 56 mslices, 15 lslices, 3 pads, 1 brams, 0 dsps
RUN-1001 : There are total 438 nets
RUN-1001 : 292 nets have 2 pins
RUN-1001 : 109 nets have [3 - 5] pins
RUN-1001 : 18 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      0      
RUN-1001 :   No   |  No   |  Yes  |     85      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     22      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    2    |   2   |     2      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 3
PHY-3001 : Initial placement ...
PHY-3001 : design contains 360 instances, 175 luts, 107 seqs, 71 slices, 14 macros(71 instances: 56 mslices 15 lslices)
PHY-0007 : Cell area utilization is 1%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 125899
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 360.
PHY-3001 : End clustering;  0.001349s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 74773.1, overlap = 2.25
PHY-3002 : Step(2): len = 57627.7, overlap = 2.25
PHY-3002 : Step(3): len = 37136, overlap = 0
PHY-3002 : Step(4): len = 31357.8, overlap = 2.25
PHY-3002 : Step(5): len = 23696.5, overlap = 2.25
PHY-3002 : Step(6): len = 22388.8, overlap = 2.25
PHY-3002 : Step(7): len = 16687.6, overlap = 2.25
PHY-3002 : Step(8): len = 16376.1, overlap = 2.25
PHY-3002 : Step(9): len = 14084.7, overlap = 2.25
PHY-3002 : Step(10): len = 11954.3, overlap = 2.25
PHY-3002 : Step(11): len = 11261.1, overlap = 2.25
PHY-3002 : Step(12): len = 10385.8, overlap = 2.25
PHY-3002 : Step(13): len = 10140.9, overlap = 2.25
PHY-3002 : Step(14): len = 9742, overlap = 2.25
PHY-3002 : Step(15): len = 8806.5, overlap = 2.25
PHY-3002 : Step(16): len = 8558.1, overlap = 2.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000386086
PHY-3002 : Step(17): len = 8796.2, overlap = 2.25
PHY-3002 : Step(18): len = 8720, overlap = 0
PHY-3002 : Step(19): len = 8703, overlap = 0
PHY-3002 : Step(20): len = 8212.2, overlap = 2.25
PHY-3002 : Step(21): len = 8127.6, overlap = 2.25
PHY-3002 : Step(22): len = 7996.4, overlap = 2.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000772171
PHY-3002 : Step(23): len = 8267.2, overlap = 2.25
PHY-3002 : Step(24): len = 8044.6, overlap = 0
PHY-3002 : Step(25): len = 8064.8, overlap = 0
PHY-3002 : Step(26): len = 7720.2, overlap = 0
PHY-3002 : Step(27): len = 7914.5, overlap = 0
PHY-3002 : Step(28): len = 7677.6, overlap = 0
PHY-3002 : Step(29): len = 7345.9, overlap = 2.25
PHY-3002 : Step(30): len = 7335.7, overlap = 2.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00154434
PHY-3002 : Step(31): len = 7430, overlap = 0
PHY-3002 : Step(32): len = 7415.2, overlap = 0
PHY-3002 : Step(33): len = 7398.9, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004784s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(34): len = 6879.4, overlap = 1.875
PHY-3002 : Step(35): len = 6919.2, overlap = 2.0625
PHY-3002 : Step(36): len = 6561.7, overlap = 0.90625
PHY-3002 : Step(37): len = 6693.9, overlap = 0.75
PHY-3002 : Step(38): len = 6690, overlap = 0.5625
PHY-3002 : Step(39): len = 6903.8, overlap = 0.5625
PHY-3002 : Step(40): len = 6457.1, overlap = 0.875
PHY-3002 : Step(41): len = 6376.7, overlap = 1.59375
PHY-3002 : Step(42): len = 6432.2, overlap = 1.59375
PHY-3002 : Step(43): len = 6192.1, overlap = 2.53125
PHY-3002 : Step(44): len = 6267.9, overlap = 4.125
PHY-3002 : Step(45): len = 5767, overlap = 6.28125
PHY-3002 : Step(46): len = 5435.4, overlap = 9.1875
PHY-3002 : Step(47): len = 5312.5, overlap = 9.46875
PHY-3002 : Step(48): len = 5262, overlap = 8.8125
PHY-3002 : Step(49): len = 5137.4, overlap = 7.4375
PHY-3002 : Step(50): len = 5049.9, overlap = 4.46875
PHY-3002 : Step(51): len = 4858.7, overlap = 3.8125
PHY-3002 : Step(52): len = 4926, overlap = 4
PHY-3002 : Step(53): len = 5050.6, overlap = 3.375
PHY-3002 : Step(54): len = 5004.3, overlap = 3.46875
PHY-3002 : Step(55): len = 4670.4, overlap = 4.125
PHY-3002 : Step(56): len = 4703.9, overlap = 4.46875
PHY-3002 : Step(57): len = 4642.6, overlap = 4.59375
PHY-3002 : Step(58): len = 4629, overlap = 3.9375
PHY-3002 : Step(59): len = 4488.9, overlap = 4
PHY-3002 : Step(60): len = 4433.7, overlap = 3
PHY-3002 : Step(61): len = 4498.5, overlap = 2.6875
PHY-3002 : Step(62): len = 4539.9, overlap = 2.5
PHY-3002 : Step(63): len = 4351.6, overlap = 2.4375
PHY-3002 : Step(64): len = 4397.5, overlap = 2.4375
PHY-3002 : Step(65): len = 4430.3, overlap = 2.4375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.99726e-05
PHY-3002 : Step(66): len = 5197.7, overlap = 15.6875
PHY-3002 : Step(67): len = 5335.3, overlap = 15.5
PHY-3002 : Step(68): len = 5513.9, overlap = 11.2812
PHY-3002 : Step(69): len = 5442, overlap = 9.6875
PHY-3002 : Step(70): len = 4690.5, overlap = 12.5312
PHY-3002 : Step(71): len = 4681.7, overlap = 10.5938
PHY-3002 : Step(72): len = 4692.1, overlap = 10.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000179945
PHY-3002 : Step(73): len = 4648.1, overlap = 13.5
PHY-3002 : Step(74): len = 4648.1, overlap = 13.5
PHY-3002 : Step(75): len = 4579.5, overlap = 13
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000359891
PHY-3002 : Step(76): len = 4594, overlap = 12.0625
PHY-3002 : Step(77): len = 4605.6, overlap = 11.7812
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 29.38 peak overflow 2.50
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/438.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 5656, over cnt = 31(0%), over = 89, worst = 8
PHY-1001 : End global iterations;  0.020207s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (77.3%)

PHY-1001 : Congestion index: top1 = 14.53, top5 = 4.49, top10 = 2.24, top15 = 1.49.
PHY-1001 : End incremental global routing;  0.073604s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (21.2%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 1618, tnet num: 436, tinst num: 360, tnode num: 1982, tedge num: 2577.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.057634s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.138609s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (11.3%)

OPT-1001 : Current memory(MB): used = 146, reserve = 116, peak = 146.
OPT-1001 : End physical optimization;  0.144881s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (10.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 175 LUT to BLE ...
SYN-4008 : Packed 175 LUT and 98 SEQ to BLE.
SYN-4003 : Packing 9 remaining SEQ's ...
SYN-4005 : Packed 9 SEQ with LUT/SLICE
SYN-4006 : 72 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "fpga_ed4g" (AL_USER_NORMAL) with 175/301 primitive instances ...
PHY-3001 : End packing;  0.017227s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Populate physical database on model fpga_ed4g.
RUN-1001 : There are total 171 instances
RUN-1001 : 81 mslices, 81 lslices, 3 pads, 1 brams, 0 dsps
RUN-1001 : There are total 341 nets
RUN-1001 : 195 nets have 2 pins
RUN-1001 : 109 nets have [3 - 5] pins
RUN-1001 : 18 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : design contains 169 instances, 162 slices, 14 macros(71 instances: 56 mslices 15 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : After packing: Len = 4390.2, Over = 13
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.77467e-05
PHY-3002 : Step(78): len = 4201.2, overlap = 13.25
PHY-3002 : Step(79): len = 4224.1, overlap = 13
PHY-3002 : Step(80): len = 4234.7, overlap = 12.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.54934e-05
PHY-3002 : Step(81): len = 4250, overlap = 13.5
PHY-3002 : Step(82): len = 4250, overlap = 13.5
PHY-3002 : Step(83): len = 4232.2, overlap = 12.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000110987
PHY-3002 : Step(84): len = 4323.9, overlap = 12.5
PHY-3002 : Step(85): len = 4358.4, overlap = 12.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.038905s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (40.2%)

PHY-3001 : Trial Legalized: Len = 8360.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(86): len = 5643.8, overlap = 2.5
PHY-3002 : Step(87): len = 4887.2, overlap = 4.5
PHY-3002 : Step(88): len = 4589.9, overlap = 5.75
PHY-3002 : Step(89): len = 4589.7, overlap = 5.75
PHY-3002 : Step(90): len = 4604.8, overlap = 6.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000153846
PHY-3002 : Step(91): len = 4580.4, overlap = 6
PHY-3002 : Step(92): len = 4613.5, overlap = 6
PHY-3002 : Step(93): len = 4613.5, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000307692
PHY-3002 : Step(94): len = 4645.7, overlap = 5.75
PHY-3002 : Step(95): len = 4645.7, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004001s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 7018.2, Over = 0
PHY-3001 : End spreading;  0.001806s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 7018.2, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 22/341.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 8344, over cnt = 18(0%), over = 28, worst = 3
PHY-1002 : len = 8568, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 8584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.030928s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 15.24, top5 = 6.59, top10 = 3.29, top15 = 2.20.
PHY-1001 : End incremental global routing;  0.078633s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 1329, tnet num: 339, tinst num: 169, tnode num: 1599, tedge num: 2238.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.036590s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.120826s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Current memory(MB): used = 148, reserve = 117, peak = 148.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000408s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 278/341.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 8584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.002487s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 15.24, top5 = 6.59, top10 = 3.29, top15 = 2.20.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000659s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 14.689655
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.182037s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1003 : finish command "place" in  2.949414s wall, 0.406250s user + 0.328125s system = 0.734375s CPU (24.9%)

RUN-1004 : used memory is 136 MB, reserved memory is 106 MB, peak memory is 148 MB
RUN-1002 : start command "export_db led_4s_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 171 instances
RUN-1001 : 81 mslices, 81 lslices, 3 pads, 1 brams, 0 dsps
RUN-1001 : There are total 341 nets
RUN-1001 : 195 nets have 2 pins
RUN-1001 : 109 nets have [3 - 5] pins
RUN-1001 : 18 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 1329, tnet num: 339, tinst num: 169, tnode num: 1599, tedge num: 2238.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 81 mslices, 81 lslices, 3 pads, 1 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 339 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 142 clock pins, and constraint 270 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 8232, over cnt = 19(0%), over = 26, worst = 3
PHY-1002 : len = 8400, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 8448, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 8480, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.049255s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (31.7%)

PHY-1001 : Congestion index: top1 = 15.28, top5 = 6.45, top10 = 3.21, top15 = 2.15.
PHY-1001 : End global routing;  0.096075s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (48.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 169, reserve = 139, peak = 185.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_150m will be merged with clock u_PLL_150M/clk0_buf
PHY-1001 : net sysclk_i_dup_1 will be routed on clock mesh
PHY-1001 : net u_ctrl_top/u_LED_send/clk will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 437, reserve = 411, peak = 437.
PHY-1001 : End build detailed router design. 3.055058s wall, 1.296875s user + 0.093750s system = 1.390625s CPU (45.5%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 8224, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.635394s wall, 0.234375s user + 0.046875s system = 0.281250s CPU (44.3%)

PHY-1001 : Current memory(MB): used = 468, reserve = 443, peak = 468.
PHY-1001 : End phase 1; 0.640058s wall, 0.234375s user + 0.046875s system = 0.281250s CPU (43.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 : Routed 81% nets.
PHY-1022 : len = 40760, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : Current memory(MB): used = 468, reserve = 443, peak = 468.
PHY-1001 : End initial routed; 0.194719s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (48.1%)

PHY-1001 : Current memory(MB): used = 468, reserve = 443, peak = 468.
PHY-1001 : End phase 2; 0.196041s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (47.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Commit to database.....
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : End commit to database; 0.038185s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Current memory(MB): used = 475, reserve = 451, peak = 475.
PHY-1001 : End phase 3; 0.039826s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1003 : Routed, final wirelength = 40760
PHY-1001 : Current memory(MB): used = 475, reserve = 451, peak = 475.
PHY-1001 : End export database. 0.005600s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  4.137485s wall, 1.640625s user + 0.140625s system = 1.781250s CPU (43.1%)

RUN-1003 : finish command "route" in  4.346679s wall, 1.703125s user + 0.140625s system = 1.843750s CPU (42.4%)

RUN-1004 : used memory is 417 MB, reserved memory is 392 MB, peak memory is 475 MB
RUN-1002 : start command "report_area -io_info -file led_4s_phy.area"
RUN-1001 : standard
***Report Model: fpga_ed4g Device: EG4S20BG256***

IO Statistics
#IO                         3
  #input                    1
  #output                   2
  #inout                    0

Utilization Statistics
#lut                      317   out of  19600    1.62%
#reg                      110   out of  19600    0.56%
#le                       317
  #lut only               207   out of    317   65.30%
  #reg only                 0   out of    317    0.00%
  #lut&reg                110   out of    317   34.70%
#dsp                        0   out of     29    0.00%
#bram                       1   out of     64    1.56%
  #bram9k                   0
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                        3   out of    188    1.60%
  #ireg                     0
  #oreg                     1
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                     Type               DriverType         Driver                       Fanout
#1        u_ctrl_top/u_LED_send/clk    GCLK               pll                u_PLL_150M/pll_inst.clkc1    36
#2        u_PLL_150M/clk0_buf          GCLK               pll                u_PLL_150M/pll_inst.clkc0    35
#3        sysclk_i_dup_1               GeneralRouting     io                 sysclk_i_syn_2.di            1


Detailed IO Report

    Name      Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  sysclk_i      INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
    cko        OUTPUT        F15        LVCMOS33           8           PULLUP      NONE    
    sdo        OUTPUT        D16        LVCMOS33           8           PULLUP      OREG    

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------+
|Instance                     |Module                 |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------+
|top                          |fpga_ed4g              |317    |246     |71      |111     |1       |0       |
|  u_PLL_150M                 |PLL_150M               |0      |0       |0       |0       |0       |0       |
|  u_ctrl_top                 |led_ctrl_top           |218    |178     |40      |74      |1       |0       |
|    u_LED_send               |LED_send               |101    |89      |12      |49      |0       |0       |
|    u_cdc_sbit_handshake     |cdc_sbit_handshake     |1      |1       |0       |1       |0       |0       |
|    u_fifo_fsm               |fifo_fsm               |111    |83      |28      |23      |0       |0       |
|    u_hasyncfifo_ahead12to12 |hasyncfifo_ahead12to12 |5      |5       |0       |1       |1       |0       |
|      u_hasyncfifo_12to12    |hasyncfifo_12to12      |1      |1       |0       |0       |1       |0       |
+----------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       191   
    #2         2        45   
    #3         3        32   
    #4         4        32   
    #5        5-10      20   
    #6       11-50      12   
    #7       51-100     1    
  Average     2.74           

RUN-1002 : start command "export_db led_4s_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid led_4s_inst.bid"
RUN-1002 : start command "bitgen -bit led_4s.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 169
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 341, pip num: 3018
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 482 valid insts, and 9297 bits set as '1'.
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file led_4s.bit.
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240708_182755.log"
