Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Wed Jun 28 15:45:24 2023


Inputs and Outputs :
+---------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                             
+---------------------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/zhuli/Documents/FPGA_PDS/10_HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v           
|            | C:/Users/zhuli/Documents/FPGA_PDS/10_HDMI_DDR3_OV5640_test/source/rtl/cmos_8_16bit.v                  
|            | C:/Users/zhuli/Documents/FPGA_PDS/10_HDMI_DDR3_OV5640_test/source/rtl/fram_buf.v                      
|            | C:/Users/zhuli/Documents/FPGA_PDS/10_HDMI_DDR3_OV5640_test/source/rtl/i2c_com.v                       
|            | C:/Users/zhuli/Documents/FPGA_PDS/10_HDMI_DDR3_OV5640_test/source/rtl/iic_dri.v                       
|            | C:/Users/zhuli/Documents/FPGA_PDS/10_HDMI_DDR3_OV5640_test/source/rtl/ms72xx_ctl.v                    
|            | C:/Users/zhuli/Documents/FPGA_PDS/10_HDMI_DDR3_OV5640_test/source/rtl/ms7200_ctl.v                    
|            | C:/Users/zhuli/Documents/FPGA_PDS/10_HDMI_DDR3_OV5640_test/source/rtl/ms7210_ctl.v                    
|            | C:/Users/zhuli/Documents/FPGA_PDS/10_HDMI_DDR3_OV5640_test/source/rtl/power_on_delay.v                
|            | C:/Users/zhuli/Documents/FPGA_PDS/10_HDMI_DDR3_OV5640_test/source/rtl/rd_buf.v                        
|            | C:/Users/zhuli/Documents/FPGA_PDS/10_HDMI_DDR3_OV5640_test/source/rtl/rd_ctrl.v                       
|            | C:/Users/zhuli/Documents/FPGA_PDS/10_HDMI_DDR3_OV5640_test/source/rtl/reg_config.v                    
|            | C:/Users/zhuli/Documents/FPGA_PDS/10_HDMI_DDR3_OV5640_test/source/rtl/sync_vg.v                       
|            | C:/Users/zhuli/Documents/FPGA_PDS/10_HDMI_DDR3_OV5640_test/source/rtl/wr_buf.v                        
|            | C:/Users/zhuli/Documents/FPGA_PDS/10_HDMI_DDR3_OV5640_test/source/rtl/wr_cmd_trans.v                  
|            | C:/Users/zhuli/Documents/FPGA_PDS/10_HDMI_DDR3_OV5640_test/source/rtl/wr_ctrl.v                       
|            | C:/Users/zhuli/Documents/FPGA_PDS/10_HDMI_DDR3_OV5640_test/source/rtl/wr_rd_ctrl_top.v                
|            | C:/Users/zhuli/Documents/FPGA_PDS/10_HDMI_DDR3_OV5640_test/source/rtl/pll/pll.idf                     
|            | C:/Users/zhuli/Documents/FPGA_PDS/10_HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/wr_fram_buf.idf     
|            | C:/Users/zhuli/Documents/FPGA_PDS/10_HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rd_fram_buf.idf     
|            | C:/Users/zhuli/Documents/FPGA_PDS/10_HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H.idf           
| Output     | C:/Users/zhuli/Documents/FPGA_PDS/10_HDMI_DDR3_OV5640_test/compile/hdmi_ddr_ov5640_top_comp.adf       
|            | C:/Users/zhuli/Documents/FPGA_PDS/10_HDMI_DDR3_OV5640_test/compile/hdmi_ddr_ov5640_top.cmr            
|            | C:/Users/zhuli/Documents/FPGA_PDS/10_HDMI_DDR3_OV5640_test/compile/cmr.db                             
+---------------------------------------------------------------------------------------------------------------------+


Flow Command: compile -include_path {C:/Users/zhuli/Documents/FPGA_PDS/10_HDMI_DDR3_OV5640_test} -top_module hdmi_ddr_ov5640_top
Peak memory: 202 MB
Total CPU  time to compile completion : 0h:0m:5s
Process Total CPU  time to compile completion : 0h:0m:5s
Total real time to compile completion : 0h:0m:11s
