# Reading F:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:52 on Jun 06,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 14:34:52 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:52 on Jun 06,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 14:34:53 on Jun 06,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:53 on Jun 06,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 14:34:53 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:53 on Jun 06,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 14:34:53 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:53 on Jun 06,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 14:34:53 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:53 on Jun 06,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 14:34:53 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:53 on Jun 06,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 14:34:53 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:53 on Jun 06,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 14:34:53 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:53 on Jun 06,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 14:34:53 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:53 on Jun 06,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 14:34:53 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:53 on Jun 06,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 14:34:53 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:54 on Jun 06,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 14:34:54 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:54 on Jun 06,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 14:34:54 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:54 on Jun 06,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 14:34:54 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:54 on Jun 06,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 14:34:54 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:54 on Jun 06,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 14:34:54 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:54 on Jun 06,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 14:34:54 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:54 on Jun 06,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 14:34:54 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:54 on Jun 06,2020
# vlog -reportprogress 300 ./testRomIns.sv 
# -- Compiling module testRomIns
# -- Compiling module testRomIns_testbench
# 
# Top level modules:
# 	testRomIns_testbench
# End time: 14:34:54 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work map_RAM_writer_testbench -Lf altera_mf_ver 
# Start time: 14:34:54 on Jun 06,2020
# Loading sv_std.std
# Loading work.map_RAM_writer_testbench
# Loading work.map_RAM
# Loading altera_mf_ver.altsyncram
# Loading work.collision_detect
# Loading work.map_simp_RAM
# Loading work.pacman_loc_ctrl
# Loading work.ghosts_loc_ctrl
# Loading work.counter
# Loading work.ghost_RAM_ctrl
# Loading work.ghost_map_RAM
# Loading work.map_RAM_writer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) ./map_RAM_writer.sv(195): [TFMPC] - Too few port connections. Expected 14, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench/pac_loc File: ./pacman_loc_ctrl.sv
# ** Warning: (vsim-3722) ./map_RAM_writer.sv(195): [TFMPC] - Missing connection for port 'collision_type'.
# ** Warning: (vsim-3722) ./map_RAM_writer.sv(195): [TFMPC] - Missing connection for port 'pill_count'.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Error: Assertion error.
#    Time: 241250 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 482750 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 724250 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 965750 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 966150 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 125
# ** Error: Assertion error.
#    Time: 1207250 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 1207650 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 125
# ** Error: Assertion error.
#    Time: 1448750 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 1690250 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 1931750 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 2173250 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 2414750 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Note: $stop    : ./map_RAM_writer.sv(317)
#    Time: 2428350 ps  Iteration: 1  Instance: /map_RAM_writer_testbench
# Break in Module map_RAM_writer_testbench at ./map_RAM_writer.sv line 317
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:12 on Jun 06,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 14:36:12 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:12 on Jun 06,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 14:36:12 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:12 on Jun 06,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 14:36:12 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:12 on Jun 06,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 14:36:13 on Jun 06,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:13 on Jun 06,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 14:36:13 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:13 on Jun 06,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 14:36:13 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:13 on Jun 06,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 14:36:13 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:13 on Jun 06,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 14:36:13 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:13 on Jun 06,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 14:36:13 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:13 on Jun 06,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 14:36:13 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:13 on Jun 06,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 14:36:13 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:13 on Jun 06,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 14:36:13 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:13 on Jun 06,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 14:36:14 on Jun 06,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:14 on Jun 06,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 14:36:14 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:14 on Jun 06,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 14:36:14 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:14 on Jun 06,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 14:36:14 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:14 on Jun 06,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 14:36:14 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:14 on Jun 06,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 14:36:14 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:14 on Jun 06,2020
# vlog -reportprogress 300 ./testRomIns.sv 
# -- Compiling module testRomIns
# -- Compiling module testRomIns_testbench
# 
# Top level modules:
# 	testRomIns_testbench
# End time: 14:36:14 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:36:15 on Jun 06,2020, Elapsed time: 0:01:21
# Errors: 12, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work map_RAM_writer_testbench -Lf altera_mf_ver 
# Start time: 14:36:15 on Jun 06,2020
# Loading sv_std.std
# Loading work.map_RAM_writer_testbench
# Loading work.map_RAM
# Loading altera_mf_ver.altsyncram
# Loading work.collision_detect
# Loading work.map_simp_RAM
# Loading work.pacman_loc_ctrl
# Loading work.ghosts_loc_ctrl
# Loading work.counter
# Loading work.ghost_RAM_ctrl
# Loading work.ghost_map_RAM
# Loading work.map_RAM_writer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) ./map_RAM_writer.sv(195): [TFMPC] - Too few port connections. Expected 14, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench/pac_loc File: ./pacman_loc_ctrl.sv
# ** Warning: (vsim-3722) ./map_RAM_writer.sv(195): [TFMPC] - Missing connection for port 'collision_type'.
# ** Warning: (vsim-3722) ./map_RAM_writer.sv(195): [TFMPC] - Missing connection for port 'pill_count'.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Error: Assertion error.
#    Time: 241250 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 482750 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 724250 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 965750 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 966150 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 125
# ** Error: Assertion error.
#    Time: 1207250 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 1207650 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 125
# ** Error: Assertion error.
#    Time: 1448750 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 1690250 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 1931750 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 2173250 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 2414750 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 2656250 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 2656650 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 125
# ** Error: Assertion error.
#    Time: 2897750 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 2898150 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 125
# ** Error: Assertion error.
#    Time: 3139250 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 3380750 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Note: $stop    : ./map_RAM_writer.sv(342)
#    Time: 3400350 ps  Iteration: 1  Instance: /map_RAM_writer_testbench
# Break in Module map_RAM_writer_testbench at ./map_RAM_writer.sv line 342
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {F:/EE 371/pacman/map_RAM_writer_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:43 on Jun 06,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 14:37:43 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:44 on Jun 06,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 14:37:44 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:44 on Jun 06,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 14:37:44 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:44 on Jun 06,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 14:37:44 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:44 on Jun 06,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 14:37:44 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:44 on Jun 06,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 14:37:44 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:44 on Jun 06,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 14:37:44 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:44 on Jun 06,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 14:37:44 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:44 on Jun 06,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 14:37:44 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:44 on Jun 06,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 14:37:44 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:44 on Jun 06,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 14:37:45 on Jun 06,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:45 on Jun 06,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 14:37:45 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:45 on Jun 06,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 14:37:45 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:45 on Jun 06,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 14:37:45 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:45 on Jun 06,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 14:37:45 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:45 on Jun 06,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 14:37:45 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:45 on Jun 06,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 14:37:45 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:45 on Jun 06,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 14:37:45 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:45 on Jun 06,2020
# vlog -reportprogress 300 ./testRomIns.sv 
# -- Compiling module testRomIns
# -- Compiling module testRomIns_testbench
# 
# Top level modules:
# 	testRomIns_testbench
# End time: 14:37:45 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:37:46 on Jun 06,2020, Elapsed time: 0:01:31
# Errors: 18, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work map_RAM_writer_testbench -Lf altera_mf_ver 
# Start time: 14:37:46 on Jun 06,2020
# Loading sv_std.std
# Loading work.map_RAM_writer_testbench
# Loading work.map_RAM
# Loading altera_mf_ver.altsyncram
# Loading work.collision_detect
# Loading work.map_simp_RAM
# Loading work.pacman_loc_ctrl
# Loading work.ghosts_loc_ctrl
# Loading work.counter
# Loading work.ghost_RAM_ctrl
# Loading work.ghost_map_RAM
# Loading work.map_RAM_writer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) ./map_RAM_writer.sv(195): [TFMPC] - Too few port connections. Expected 14, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench/pac_loc File: ./pacman_loc_ctrl.sv
# ** Warning: (vsim-3722) ./map_RAM_writer.sv(195): [TFMPC] - Missing connection for port 'collision_type'.
# ** Warning: (vsim-3722) ./map_RAM_writer.sv(195): [TFMPC] - Missing connection for port 'pill_count'.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Error: Assertion error.
#    Time: 241250 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 482750 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 724250 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 965750 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 966150 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 125
# ** Error: Assertion error.
#    Time: 1207250 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 1207650 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 125
# ** Error: Assertion error.
#    Time: 1448750 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 1690250 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 1931750 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 2173250 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 2414750 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 2656250 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 2656650 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 125
# ** Error: Assertion error.
#    Time: 2897750 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 2898150 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 125
# ** Error: Assertion error.
#    Time: 3139250 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 3380750 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Note: $stop    : ./map_RAM_writer.sv(342)
#    Time: 3400350 ps  Iteration: 1  Instance: /map_RAM_writer_testbench
# Break in Module map_RAM_writer_testbench at ./map_RAM_writer.sv line 342
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:39:08 on Jun 06,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 14:39:08 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:39:08 on Jun 06,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 14:39:08 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:39:08 on Jun 06,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 14:39:08 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:39:08 on Jun 06,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 14:39:08 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:39:08 on Jun 06,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 14:39:08 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:39:08 on Jun 06,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 14:39:08 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:39:08 on Jun 06,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 14:39:08 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:39:08 on Jun 06,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 14:39:08 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:39:08 on Jun 06,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 14:39:08 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:39:08 on Jun 06,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 14:39:08 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:39:08 on Jun 06,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# ** Error: (vlog-13069) ./map_RAM_writer.sv(265): near "endmodule": syntax error, unexpected endmodule.
# End time: 14:39:09 on Jun 06,2020, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: F:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 17
# F:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./map_RAM_writer.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:16 on Jun 06,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 14:41:16 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:16 on Jun 06,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 14:41:16 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:16 on Jun 06,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 14:41:16 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:16 on Jun 06,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 14:41:16 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:16 on Jun 06,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 14:41:16 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:16 on Jun 06,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 14:41:17 on Jun 06,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:17 on Jun 06,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 14:41:17 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:17 on Jun 06,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 14:41:17 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:17 on Jun 06,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 14:41:17 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:17 on Jun 06,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 14:41:17 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:17 on Jun 06,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 14:41:17 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:17 on Jun 06,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 14:41:17 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:17 on Jun 06,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 14:41:17 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:17 on Jun 06,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 14:41:17 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:17 on Jun 06,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 14:41:17 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:18 on Jun 06,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 14:41:18 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:18 on Jun 06,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 14:41:18 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:18 on Jun 06,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 14:41:18 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:18 on Jun 06,2020
# vlog -reportprogress 300 ./testRomIns.sv 
# -- Compiling module testRomIns
# -- Compiling module testRomIns_testbench
# 
# Top level modules:
# 	testRomIns_testbench
# End time: 14:41:18 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:41:19 on Jun 06,2020, Elapsed time: 0:03:33
# Errors: 22, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work map_RAM_writer_testbench -Lf altera_mf_ver 
# Start time: 14:41:19 on Jun 06,2020
# Loading sv_std.std
# Loading work.map_RAM_writer_testbench
# Loading work.map_RAM
# Loading altera_mf_ver.altsyncram
# Loading work.collision_detect
# Loading work.map_simp_RAM
# Loading work.pacman_loc_ctrl
# Loading work.ghosts_loc_ctrl
# Loading work.counter
# Loading work.ghost_RAM_ctrl
# Loading work.ghost_map_RAM
# Loading work.map_RAM_writer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) ./map_RAM_writer.sv(195): [TFMPC] - Too few port connections. Expected 14, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench/pac_loc File: ./pacman_loc_ctrl.sv
# ** Warning: (vsim-3722) ./map_RAM_writer.sv(195): [TFMPC] - Missing connection for port 'collision_type'.
# ** Warning: (vsim-3722) ./map_RAM_writer.sv(195): [TFMPC] - Missing connection for port 'pill_count'.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Error: Assertion error.
#    Time: 241250 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 482750 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 724250 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 965750 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 966150 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 125
# ** Error: Assertion error.
#    Time: 1207250 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 1207650 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 125
# ** Error: Assertion error.
#    Time: 1448750 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 1690250 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 1931750 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 2173250 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Note: $stop    : ./map_RAM_writer.sv(263)
#    Time: 2401350 ps  Iteration: 1  Instance: /map_RAM_writer_testbench
# Break in Module map_RAM_writer_testbench at ./map_RAM_writer.sv line 263
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:44 on Jun 06,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 14:41:44 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:44 on Jun 06,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 14:41:44 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:44 on Jun 06,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 14:41:44 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:44 on Jun 06,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 14:41:44 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:44 on Jun 06,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 14:41:44 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:44 on Jun 06,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 14:41:44 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:44 on Jun 06,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 14:41:45 on Jun 06,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:45 on Jun 06,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 14:41:45 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:45 on Jun 06,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 14:41:45 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:45 on Jun 06,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 14:41:45 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:45 on Jun 06,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 14:41:45 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:45 on Jun 06,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 14:41:45 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:45 on Jun 06,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 14:41:45 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:45 on Jun 06,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 14:41:45 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:45 on Jun 06,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 14:41:45 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:45 on Jun 06,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 14:41:46 on Jun 06,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:46 on Jun 06,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 14:41:46 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:46 on Jun 06,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 14:41:46 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:46 on Jun 06,2020
# vlog -reportprogress 300 ./testRomIns.sv 
# -- Compiling module testRomIns
# -- Compiling module testRomIns_testbench
# 
# Top level modules:
# 	testRomIns_testbench
# End time: 14:41:46 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:41:47 on Jun 06,2020, Elapsed time: 0:00:28
# Errors: 11, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work map_RAM_writer_testbench -Lf altera_mf_ver 
# Start time: 14:41:47 on Jun 06,2020
# Loading sv_std.std
# Loading work.map_RAM_writer_testbench
# Loading work.map_RAM
# Loading altera_mf_ver.altsyncram
# Loading work.collision_detect
# Loading work.map_simp_RAM
# Loading work.pacman_loc_ctrl
# Loading work.ghosts_loc_ctrl
# Loading work.counter
# Loading work.ghost_RAM_ctrl
# Loading work.ghost_map_RAM
# Loading work.map_RAM_writer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) ./map_RAM_writer.sv(195): [TFMPC] - Too few port connections. Expected 14, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench/pac_loc File: ./pacman_loc_ctrl.sv
# ** Warning: (vsim-3722) ./map_RAM_writer.sv(195): [TFMPC] - Missing connection for port 'collision_type'.
# ** Warning: (vsim-3722) ./map_RAM_writer.sv(195): [TFMPC] - Missing connection for port 'pill_count'.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Error: Assertion error.
#    Time: 241250 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 482750 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 724250 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 965750 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 966150 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 125
# ** Error: Assertion error.
#    Time: 1207250 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 1207650 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 125
# ** Error: Assertion error.
#    Time: 1448750 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 1690250 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 1931750 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 2173250 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 2414750 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 2656250 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 2656650 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 125
# ** Error: Assertion error.
#    Time: 2897750 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 2898150 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 125
# ** Error: Assertion error.
#    Time: 3139250 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 3380750 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 3622250 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 3863750 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 4105250 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 4105650 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 125
# ** Error: Assertion error.
#    Time: 4346750 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 4347150 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 125
# ** Error: Assertion error.
#    Time: 4588250 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 87
# ** Error: Assertion error.
#    Time: 4588650 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 125
# ** Note: $stop    : ./map_RAM_writer.sv(263)
#    Time: 24001350 ps  Iteration: 1  Instance: /map_RAM_writer_testbench
# Break in Module map_RAM_writer_testbench at ./map_RAM_writer.sv line 263
