{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1686773749602 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1686773749603 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PBL3_ultima_esperanca EPM240T100C5 " "Selected device EPM240T100C5 for design \"PBL3_ultima_esperanca\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1686773749605 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1686773749649 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1686773749649 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1686773749675 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1686773749679 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686773749721 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686773749721 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686773749721 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686773749721 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686773749721 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1686773749721 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1686773749755 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PBL3_ultima_esperanca.sdc " "Synopsys Design Constraints File file not found: 'PBL3_ultima_esperanca.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1686773749755 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1686773749756 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[6\]\|combout " "Node \"comb_10\|comb_11\|segmentos\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773749759 ""} { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[6\]~15\|datac " "Node \"comb_10\|comb_11\|segmentos\[6\]~15\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773749759 ""} { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[6\]~15\|combout " "Node \"comb_10\|comb_11\|segmentos\[6\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773749759 ""} { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[6\]\|datab " "Node \"comb_10\|comb_11\|segmentos\[6\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773749759 ""}  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1686773749759 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[5\]\|combout " "Node \"comb_10\|comb_11\|segmentos\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773749759 ""} { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[5\]~14\|datac " "Node \"comb_10\|comb_11\|segmentos\[5\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773749759 ""} { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[5\]~14\|combout " "Node \"comb_10\|comb_11\|segmentos\[5\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773749759 ""} { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[5\]\|datab " "Node \"comb_10\|comb_11\|segmentos\[5\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773749759 ""}  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1686773749759 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[4\]\|combout " "Node \"comb_10\|comb_11\|segmentos\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773749759 ""} { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[4\]~13\|datac " "Node \"comb_10\|comb_11\|segmentos\[4\]~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773749759 ""} { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[4\]~13\|combout " "Node \"comb_10\|comb_11\|segmentos\[4\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773749759 ""} { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[4\]\|datab " "Node \"comb_10\|comb_11\|segmentos\[4\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773749759 ""}  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1686773749759 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[2\]\|combout " "Node \"comb_10\|comb_11\|segmentos\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773749759 ""} { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[2\]~12\|datac " "Node \"comb_10\|comb_11\|segmentos\[2\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773749759 ""} { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[2\]~12\|combout " "Node \"comb_10\|comb_11\|segmentos\[2\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773749759 ""} { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[2\]\|datab " "Node \"comb_10\|comb_11\|segmentos\[2\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773749759 ""}  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1686773749759 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[1\]\|combout " "Node \"comb_10\|comb_11\|segmentos\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773749759 ""} { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[1\]~11\|datac " "Node \"comb_10\|comb_11\|segmentos\[1\]~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773749759 ""} { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[1\]~11\|combout " "Node \"comb_10\|comb_11\|segmentos\[1\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773749759 ""} { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[1\]\|datab " "Node \"comb_10\|comb_11\|segmentos\[1\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773749759 ""}  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1686773749759 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[0\]\|combout " "Node \"comb_10\|comb_11\|segmentos\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773749759 ""} { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[0\]~10\|datac " "Node \"comb_10\|comb_11\|segmentos\[0\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773749759 ""} { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[0\]~10\|combout " "Node \"comb_10\|comb_11\|segmentos\[0\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773749759 ""} { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[0\]\|datab " "Node \"comb_10\|comb_11\|segmentos\[0\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773749759 ""}  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1686773749759 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1686773749763 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1686773749763 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 26 clocks " "Found 26 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686773749763 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686773749763 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686773749763 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_3\|q " "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_3\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686773749763 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_4\|q " "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_4\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686773749763 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_5\|q " "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_5\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686773749763 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_6\|q " "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_6\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686773749763 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_7\|q " "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_7\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686773749763 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_8\|q " "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_8\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686773749763 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_9\|q " "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_9\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686773749763 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_10\|q " "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_10\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686773749763 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_11\|q " "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_11\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686773749763 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_12\|q " "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_12\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686773749763 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_13\|q " "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_13\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686773749763 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_14\|q " "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_14\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686773749763 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_15\|q " "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_15\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686773749763 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_16\|q " "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_16\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686773749763 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_17\|q " "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_17\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686773749763 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_18\|q " "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_18\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686773749763 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_19\|q " "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_19\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686773749763 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_20\|q " "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_20\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686773749763 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_21\|q " "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_21\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686773749763 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_22\|q " "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_22\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686773749763 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_23\|q " "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_23\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686773749763 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_24\|q " "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_24\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686773749763 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_25\|q " "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_25\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686773749763 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_26\|q " "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_26\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686773749763 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_27\|q " "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_27\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686773749763 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1686773749763 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1686773749768 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1686773749768 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1686773749771 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "Controla_Display:comb_10\|Display_Valor:comb_11\|Exibe_Valor~0 Global clock " "Automatically promoted some destinations of signal \"Controla_Display:comb_10\|Display_Valor:comb_11\|Exibe_Valor~0\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Controla_Display:comb_10\|digitos\[1\]~2 " "Destination \"Controla_Display:comb_10\|digitos\[1\]~2\" may be non-global or may not use global clock" {  } { { "Controla_Display.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Controla_Display.v" 5 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1686773749776 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Controla_Display:comb_10\|Display_Valor:comb_11\|Exibe_Valor~1 " "Destination \"Controla_Display:comb_10\|Display_Valor:comb_11\|Exibe_Valor~1\" may be non-global or may not use global clock" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 9 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1686773749776 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Controla_Display:comb_10\|segments\[5\]~18 " "Destination \"Controla_Display:comb_10\|segments\[5\]~18\" may be non-global or may not use global clock" {  } { { "Controla_Display.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Controla_Display.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1686773749776 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Controla_Display:comb_10\|Display_Valor:comb_11\|comb~0 " "Destination \"Controla_Display:comb_10\|Display_Valor:comb_11\|comb~0\" may be non-global or may not use global clock" {  } {  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1686773749776 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Controla_Display:comb_10\|Display_Valor:comb_11\|comb~1 " "Destination \"Controla_Display:comb_10\|Display_Valor:comb_11\|comb~1\" may be non-global or may not use global clock" {  } {  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1686773749776 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Controla_Display:comb_10\|Display_Valor:comb_11\|comb~2 " "Destination \"Controla_Display:comb_10\|Display_Valor:comb_11\|comb~2\" may be non-global or may not use global clock" {  } {  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1686773749776 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Controla_Display:comb_10\|Display_Valor:comb_11\|comb~3 " "Destination \"Controla_Display:comb_10\|Display_Valor:comb_11\|comb~3\" may be non-global or may not use global clock" {  } {  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1686773749776 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Controla_Display:comb_10\|Display_Valor:comb_11\|comb~4 " "Destination \"Controla_Display:comb_10\|Display_Valor:comb_11\|comb~4\" may be non-global or may not use global clock" {  } {  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1686773749776 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Controla_Display:comb_10\|Display_Valor:comb_11\|comb~5 " "Destination \"Controla_Display:comb_10\|Display_Valor:comb_11\|comb~5\" may be non-global or may not use global clock" {  } {  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1686773749776 ""}  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 9 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1686773749776 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "Divisor_Clock:comb_4\|Flip_flop_T:comb_13\|q Global clock " "Automatically promoted some destinations of signal \"Divisor_Clock:comb_4\|Flip_flop_T:comb_13\|q\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Divisor_Clock:comb_4\|Flip_flop_T:comb_13\|q " "Destination \"Divisor_Clock:comb_4\|Flip_flop_T:comb_13\|q\" may be non-global or may not use global clock" {  } { { "Flip_flop_T.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Flip_flop_T.v" 4 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1686773749777 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Divisor_Clock:comb_4\|Flip_flop_T:comb_14\|q " "Destination \"Divisor_Clock:comb_4\|Flip_flop_T:comb_14\|q\" may be non-global or may not use global clock" {  } { { "Flip_flop_T.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Flip_flop_T.v" 4 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1686773749777 ""}  } { { "Flip_flop_T.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Flip_flop_T.v" 4 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1686773749777 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "Divisor_Clock:comb_4\|Flip_flop_T:comb_27\|q Global clock " "Automatically promoted some destinations of signal \"Divisor_Clock:comb_4\|Flip_flop_T:comb_27\|q\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Divisor_Clock:comb_4\|Flip_flop_T:comb_27\|q " "Destination \"Divisor_Clock:comb_4\|Flip_flop_T:comb_27\|q\" may be non-global or may not use global clock" {  } { { "Flip_flop_T.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Flip_flop_T.v" 4 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1686773749777 ""}  } { { "Flip_flop_T.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Flip_flop_T.v" 4 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1686773749777 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1686773749777 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1686773749778 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1686773749794 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1686773749813 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1686773749814 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1686773749814 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1686773749814 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686773749823 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1686773749827 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1686773749915 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686773750017 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1686773750020 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1686773750387 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686773750387 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1686773750406 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Router estimated average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1686773750502 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1686773750502 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1686773750692 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1686773750692 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686773750692 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.31 " "Total time spent on timing analysis during the Fitter is 0.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1686773750703 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686773750708 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1686773750718 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/output_files/PBL3_ultima_esperanca.fit.smsg " "Generated suppressed messages file /media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/output_files/PBL3_ultima_esperanca.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1686773750743 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 35 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1172 " "Peak virtual memory: 1172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686773750762 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 14 17:15:50 2023 " "Processing ended: Wed Jun 14 17:15:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686773750762 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686773750762 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686773750762 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1686773750762 ""}
