Information: Updating design information... (UID-85)
Warning: Design 'cortex_soc' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : cortex_soc
Version: K-2015.06-SP1
Date   : Thu Dec  8 18:47:02 2016
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v125c   Library: saed32lvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: u_cortexm0ds/u_logic/Ffj2z4_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0ds/u_logic/J0v2z4_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: HCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cortex_soc         70000                 saed32lvt_ss0p95v125c
  cortexm0ds_logic   35000                 saed32lvt_ss0p95v125c
  CORTEXM0DS         35000                 saed32lvt_ss0p95v125c
  AHB_Lite_2s        8000                  saed32lvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK (rise edge)                                0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_cortexm0ds/u_logic/Ffj2z4_reg/CLK (DFFARX1_LVT)     0.0000 #   0.0000 r
  u_cortexm0ds/u_logic/Ffj2z4_reg/QN (DFFARX1_LVT)      0.1009     0.1009 r
  u_cortexm0ds/u_logic/U6118/Y (INVX0_LVT)              0.0806     0.1815 f
  u_cortexm0ds/u_logic/U2542/Y (IBUFFX2_LVT)            0.0680     0.2495 r
  u_cortexm0ds/u_logic/U2575/Y (OR2X2_LVT)              0.3023     0.5517 r
  u_cortexm0ds/u_logic/U5345/Y (INVX0_LVT)              0.1407     0.6925 f
  u_cortexm0ds/u_logic/U4246/Y (AND3X1_LVT)             0.1059     0.7984 f
  u_cortexm0ds/u_logic/U5239/Y (NAND2X0_LVT)            0.0865     0.8849 r
  u_cortexm0ds/u_logic/U6019/Y (OR2X2_LVT)              0.0962     0.9811 r
  u_cortexm0ds/u_logic/U204/Y (NAND2X0_LVT)             0.1057     1.0868 f
  u_cortexm0ds/u_logic/U1587/Y (OR2X1_LVT)              0.1984     1.2853 f
  u_cortexm0ds/u_logic/U3042/Y (NOR3X0_LVT)             0.1241     1.4094 r
  u_cortexm0ds/u_logic/U4687/Y (NBUFFX2_LVT)            0.0916     1.5010 r
  u_cortexm0ds/u_logic/U621/Y (NBUFFX2_LVT)             0.0846     1.5857 r
  u_cortexm0ds/u_logic/U3304/Y (AND2X1_LVT)             0.0909     1.6765 r
  u_cortexm0ds/u_logic/U2677/Y (INVX0_LVT)              0.0739     1.7504 f
  u_cortexm0ds/u_logic/U2502/Y (OA222X1_LVT)            0.1263     1.8767 f
  u_cortexm0ds/u_logic/U2448/Y (AND2X1_LVT)             0.0930     1.9696 f
  u_cortexm0ds/u_logic/U2794/Y (NAND3X0_LVT)            0.0365     2.0061 r
  u_cortexm0ds/u_logic/U1324/Y (AND2X1_LVT)             0.0575     2.0637 r
  u_cortexm0ds/u_logic/add_2082/U1_2/CO (FADDX1_LVT)    0.1043     2.1680 r
  u_cortexm0ds/u_logic/add_2082/U1_3/CO (FADDX1_LVT)    0.1079     2.2759 r
  u_cortexm0ds/u_logic/add_2082/U1_4/CO (FADDX1_LVT)    0.1078     2.3837 r
  u_cortexm0ds/u_logic/add_2082/U1_5/CO (FADDX1_LVT)    0.1078     2.4915 r
  u_cortexm0ds/u_logic/add_2082/U1_6/CO (FADDX1_LVT)    0.1078     2.5994 r
  u_cortexm0ds/u_logic/add_2082/U1_7/CO (FADDX1_LVT)    0.1078     2.7072 r
  u_cortexm0ds/u_logic/add_2082/U1_8/CO (FADDX1_LVT)    0.1078     2.8150 r
  u_cortexm0ds/u_logic/add_2082/U1_9/CO (FADDX1_LVT)    0.1079     2.9229 r
  u_cortexm0ds/u_logic/add_2082/U1_10/CO (FADDX1_LVT)   0.1078     3.0308 r
  u_cortexm0ds/u_logic/add_2082/U1_11/CO (FADDX1_LVT)   0.1078     3.1386 r
  u_cortexm0ds/u_logic/add_2082/U1_12/CO (FADDX1_LVT)   0.1078     3.2464 r
  u_cortexm0ds/u_logic/add_2082/U1_13/CO (FADDX1_LVT)   0.1078     3.3542 r
  u_cortexm0ds/u_logic/add_2082/U1_14/CO (FADDX1_LVT)   0.1078     3.4620 r
  u_cortexm0ds/u_logic/add_2082/U1_15/CO (FADDX1_LVT)   0.1078     3.5699 r
  u_cortexm0ds/u_logic/add_2082/U1_16/CO (FADDX1_LVT)   0.1078     3.6777 r
  u_cortexm0ds/u_logic/add_2082/U1_17/CO (FADDX1_LVT)   0.1078     3.7855 r
  u_cortexm0ds/u_logic/add_2082/U1_18/CO (FADDX1_LVT)   0.1078     3.8933 r
  u_cortexm0ds/u_logic/add_2082/U1_19/CO (FADDX1_LVT)   0.1078     4.0012 r
  u_cortexm0ds/u_logic/add_2082/U1_20/CO (FADDX1_LVT)   0.1078     4.1090 r
  u_cortexm0ds/u_logic/add_2082/U1_21/CO (FADDX1_LVT)   0.1078     4.2168 r
  u_cortexm0ds/u_logic/add_2082/U1_22/CO (FADDX1_LVT)   0.1078     4.3246 r
  u_cortexm0ds/u_logic/add_2082/U1_23/CO (FADDX1_LVT)   0.1078     4.4324 r
  u_cortexm0ds/u_logic/add_2082/U1_24/CO (FADDX1_LVT)   0.1078     4.5403 r
  u_cortexm0ds/u_logic/add_2082/U1_25/CO (FADDX1_LVT)   0.1078     4.6481 r
  u_cortexm0ds/u_logic/add_2082/U1_26/CO (FADDX1_LVT)   0.1078     4.7559 r
  u_cortexm0ds/u_logic/add_2082/U1_27/CO (FADDX1_LVT)   0.1078     4.8637 r
  u_cortexm0ds/u_logic/add_2082/U1_28/CO (FADDX1_LVT)   0.1078     4.9715 r
  u_cortexm0ds/u_logic/add_2082/U1_29/CO (FADDX1_LVT)   0.1078     5.0794 r
  u_cortexm0ds/u_logic/add_2082/U1_30/CO (FADDX1_LVT)   0.1078     5.1872 r
  u_cortexm0ds/u_logic/add_2082/U1_31/CO (FADDX1_LVT)   0.1078     5.2950 r
  u_cortexm0ds/u_logic/add_2082/U1_32/S (FADDX1_LVT)    0.1519     5.4469 f
  u_cortexm0ds/u_logic/U545/Y (XOR2X2_LVT)              0.1541     5.6010 f
  u_cortexm0ds/u_logic/U6251/Y (AO22X1_LVT)             0.1019     5.7028 f
  u_cortexm0ds/u_logic/U5040/Y (AO21X1_LVT)             0.0865     5.7893 f
  u_cortexm0ds/u_logic/haddr_o[31] (cortexm0ds_logic)   0.0000     5.7893 f
  u_cortexm0ds/U31/Y (NBUFFX2_LVT)                      0.0813     5.8707 f
  u_cortexm0ds/HADDR[31] (CORTEXM0DS)                   0.0000     5.8707 f
  ahb/HADDR[31] (AHB_Lite_2s)                           0.0000     5.8707 f
  ahb/U111/Y (NBUFFX2_LVT)                              0.4485     6.3192 f
  ahb/U103/Y (INVX0_LVT)                                0.0705     6.3897 r
  ahb/U50/Y (NAND2X2_LVT)                               0.1153     6.5049 f
  ahb/U52/Y (INVX0_LVT)                                 0.0915     6.5964 r
  ahb/U10/Y (AO22X1_LVT)                                0.4997     7.0961 r
  ahb/HRDATA[31] (AHB_Lite_2s)                          0.0000     7.0961 r
  u_cortexm0ds/HRDATA[31] (CORTEXM0DS)                  0.0000     7.0961 r
  u_cortexm0ds/u_logic/hrdata_i[31] (cortexm0ds_logic)
                                                        0.0000     7.0961 r
  u_cortexm0ds/u_logic/U6211/Y (NBUFFX2_LVT)            0.2890     7.3851 r
  u_cortexm0ds/u_logic/U2487/Y (AO222X1_LVT)            0.1143     7.4994 r
  u_cortexm0ds/u_logic/U4035/Y (AO22X1_LVT)             0.1152     7.6145 r
  u_cortexm0ds/u_logic/U3690/Y (AOI22X1_LVT)            0.1226     7.7371 f
  u_cortexm0ds/u_logic/U1234/Y (OA222X1_LVT)            0.1144     7.8516 f
  u_cortexm0ds/u_logic/U3885/Y (NAND2X0_LVT)            0.0398     7.8913 r
  u_cortexm0ds/u_logic/U4027/Y (AND2X1_LVT)             0.0907     7.9820 r
  u_cortexm0ds/u_logic/U2681/Y (OAI21X2_LVT)            0.1304     8.1124 f
  u_cortexm0ds/u_logic/U4001/Y (INVX0_LVT)              0.0801     8.1925 r
  u_cortexm0ds/u_logic/U2255/Y (NBUFFX2_LVT)            0.0933     8.2859 r
  u_cortexm0ds/u_logic/U4539/Y (AOI221X1_LVT)           0.1978     8.4836 f
  u_cortexm0ds/u_logic/U4526/Y (OA221X1_LVT)            0.0644     8.5481 f
  u_cortexm0ds/u_logic/U7355/Y (AND4X1_LVT)             0.1133     8.6614 f
  u_cortexm0ds/u_logic/U998/Y (NBUFFX2_LVT)             0.0954     8.7568 f
  u_cortexm0ds/u_logic/U2042/Y (INVX0_LVT)              0.0769     8.8337 r
  u_cortexm0ds/u_logic/U4551/Y (NBUFFX2_LVT)            0.0928     8.9266 r
  u_cortexm0ds/u_logic/U2093/Y (AO22X1_LVT)             0.1838     9.1104 r
  u_cortexm0ds/u_logic/J0v2z4_reg/D (DFFASX1_LVT)       0.0114     9.1218 r
  data arrival time                                                9.1218

  clock HCLK (rise edge)                                5.0000     5.0000
  clock network delay (ideal)                           0.0000     5.0000
  clock uncertainty                                    -0.0500     4.9500
  u_cortexm0ds/u_logic/J0v2z4_reg/CLK (DFFASX1_LVT)     0.0000     4.9500 r
  library setup time                                   -0.0462     4.9038
  data required time                                               4.9038
  --------------------------------------------------------------------------
  data required time                                               4.9038
  data arrival time                                               -9.1218
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -4.2180


1
