{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 04 14:03:09 2009 " "Info: Processing started: Thu Jun 04 14:03:09 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LC3 -c LC3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LC3 -c LC3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 2 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK memory Instruction_Fetch:instruction_fetch_inst\|IR\[15\] register Registers:registers_inst\|register_file:regfile\|RS1_DATA\[14\] 42.78 MHz 23.375 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 42.78 MHz between source memory \"Instruction_Fetch:instruction_fetch_inst\|IR\[15\]\" and destination register \"Registers:registers_inst\|register_file:regfile\|RS1_DATA\[14\]\" (period= 23.375 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "22.711 ns + Longest memory register " "Info: + Longest memory to register delay is 22.711 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.104 ns) 0.104 ns Instruction_Fetch:instruction_fetch_inst\|IR\[15\] 1 MEM M4K_X17_Y12 11 " "Info: 1: + IC(0.000 ns) + CELL(0.104 ns) = 0.104 ns; Loc. = M4K_X17_Y12; Fanout = 11; MEM Node = 'Instruction_Fetch:instruction_fetch_inst\|IR\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instruction_Fetch:instruction_fetch_inst|IR[15] } "NODE_NAME" } } { "src/Instruction_Fetch.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.114 ns) 1.331 ns control:control_inst\|ALU_MuxB\[2\]~4 2 COMB LC_X21_Y12_N0 1 " "Info: 2: + IC(1.113 ns) + CELL(0.114 ns) = 1.331 ns; Loc. = LC_X21_Y12_N0; Fanout = 1; COMB Node = 'control:control_inst\|ALU_MuxB\[2\]~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.227 ns" { Instruction_Fetch:instruction_fetch_inst|IR[15] control:control_inst|ALU_MuxB[2]~4 } "NODE_NAME" } } { "src/control.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/control.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.292 ns) 2.358 ns control:control_inst\|ALU_MuxB\[2\]~7 3 COMB LC_X20_Y12_N7 29 " "Info: 3: + IC(0.735 ns) + CELL(0.292 ns) = 2.358 ns; Loc. = LC_X20_Y12_N7; Fanout = 29; COMB Node = 'control:control_inst\|ALU_MuxB\[2\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.027 ns" { control:control_inst|ALU_MuxB[2]~4 control:control_inst|ALU_MuxB[2]~7 } "NODE_NAME" } } { "src/control.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/control.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.292 ns) 3.470 ns Execution:execution_inst\|ALU_B\[0\]~20 4 COMB LC_X19_Y12_N9 2 " "Info: 4: + IC(0.820 ns) + CELL(0.292 ns) = 3.470 ns; Loc. = LC_X19_Y12_N9; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU_B\[0\]~20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.112 ns" { control:control_inst|ALU_MuxB[2]~7 Execution:execution_inst|ALU_B[0]~20 } "NODE_NAME" } } { "src/Execution.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Execution.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.292 ns) 4.211 ns Execution:execution_inst\|ALU_B\[0\]~21 5 COMB LC_X19_Y12_N7 4 " "Info: 5: + IC(0.449 ns) + CELL(0.292 ns) = 4.211 ns; Loc. = LC_X19_Y12_N7; Fanout = 4; COMB Node = 'Execution:execution_inst\|ALU_B\[0\]~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { Execution:execution_inst|ALU_B[0]~20 Execution:execution_inst|ALU_B[0]~21 } "NODE_NAME" } } { "src/Execution.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Execution.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.442 ns) 5.365 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|cs2a\[0\] 6 COMB LC_X20_Y12_N0 9 " "Info: 6: + IC(0.712 ns) + CELL(0.442 ns) = 5.365 ns; Loc. = LC_X20_Y12_N0; Fanout = 9; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|cs2a\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.154 ns" { Execution:execution_inst|ALU_B[0]~21 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] } "NODE_NAME" } } { "db/mult_qk01.tdf" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/db/mult_qk01.tdf" 41 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.292 ns) 6.903 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|le3a\[7\] 7 COMB LC_X22_Y12_N3 3 " "Info: 7: + IC(1.246 ns) + CELL(0.292 ns) = 6.903 ns; Loc. = LC_X22_Y12_N3; Fanout = 3; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|le3a\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7] } "NODE_NAME" } } { "db/mult_qk01.tdf" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/db/mult_qk01.tdf" 42 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.252 ns) + CELL(0.575 ns) 8.730 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|add20_result\[0\]~1COUT1_21 8 COMB LC_X22_Y11_N1 2 " "Info: 8: + IC(1.252 ns) + CELL(0.575 ns) = 8.730 ns; Loc. = LC_X22_Y11_N1; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|add20_result\[0\]~1COUT1_21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.827 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~1COUT1_21 } "NODE_NAME" } } { "db/mult_qk01.tdf" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/db/mult_qk01.tdf" 37 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 9.338 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|add20_result\[1\]~2 9 COMB LC_X22_Y11_N2 2 " "Info: 9: + IC(0.000 ns) + CELL(0.608 ns) = 9.338 ns; Loc. = LC_X22_Y11_N2; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|add20_result\[1\]~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~1COUT1_21 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[1]~2 } "NODE_NAME" } } { "db/mult_qk01.tdf" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/db/mult_qk01.tdf" 37 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.232 ns) + CELL(0.838 ns) 11.408 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_1~52 10 COMB LC_X23_Y12_N9 6 " "Info: 10: + IC(1.232 ns) + CELL(0.838 ns) = 11.408 ns; Loc. = LC_X23_Y12_N9; Fanout = 6; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_1~52'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.070 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[1]~2 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~52 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 12.087 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_1~55 11 COMB LC_X23_Y11_N1 3 " "Info: 11: + IC(0.000 ns) + CELL(0.679 ns) = 12.087 ns; Loc. = LC_X23_Y11_N1; Fanout = 3; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_1~55'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~52 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~55 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.564 ns) 13.375 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~66 12 COMB LC_X24_Y11_N2 2 " "Info: 12: + IC(0.724 ns) + CELL(0.564 ns) = 13.375 ns; Loc. = LC_X24_Y11_N2; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~66'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~55 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~66 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 13.453 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~68 13 COMB LC_X24_Y11_N3 2 " "Info: 13: + IC(0.000 ns) + CELL(0.078 ns) = 13.453 ns; Loc. = LC_X24_Y11_N3; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~68'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~66 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~68 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 13.631 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~70 14 COMB LC_X24_Y11_N4 3 " "Info: 14: + IC(0.000 ns) + CELL(0.178 ns) = 13.631 ns; Loc. = LC_X24_Y11_N4; Fanout = 3; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~70'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~68 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~70 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 14.252 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~73 15 COMB LC_X24_Y11_N6 1 " "Info: 15: + IC(0.000 ns) + CELL(0.621 ns) = 14.252 ns; Loc. = LC_X24_Y11_N6; Fanout = 1; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~73'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~70 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~73 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.544 ns) + CELL(0.114 ns) 15.910 ns Execution:execution_inst\|ALU:ALU_inst\|Mux1~3 16 COMB LC_X19_Y10_N9 1 " "Info: 16: + IC(1.544 ns) + CELL(0.114 ns) = 15.910 ns; Loc. = LC_X19_Y10_N9; Fanout = 1; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|Mux1~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.658 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~73 Execution:execution_inst|ALU:ALU_inst|Mux1~3 } "NODE_NAME" } } { "src/ALU.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/ALU.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.037 ns) + CELL(0.114 ns) 18.061 ns Execution:execution_inst\|ALU:ALU_inst\|Mux1~4 17 COMB LC_X20_Y15_N5 1 " "Info: 17: + IC(2.037 ns) + CELL(0.114 ns) = 18.061 ns; Loc. = LC_X20_Y15_N5; Fanout = 1; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|Mux1~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.151 ns" { Execution:execution_inst|ALU:ALU_inst|Mux1~3 Execution:execution_inst|ALU:ALU_inst|Mux1~4 } "NODE_NAME" } } { "src/ALU.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/ALU.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 18.357 ns Execution:execution_inst\|ALU:ALU_inst\|Mux1~5 18 COMB LC_X20_Y15_N6 4 " "Info: 18: + IC(0.182 ns) + CELL(0.114 ns) = 18.357 ns; Loc. = LC_X20_Y15_N6; Fanout = 4; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|Mux1~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Execution:execution_inst|ALU:ALU_inst|Mux1~4 Execution:execution_inst|ALU:ALU_inst|Mux1~5 } "NODE_NAME" } } { "src/ALU.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/ALU.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 18.653 ns Registers:registers_inst\|DATA_IN\[14\]~30 19 COMB LC_X20_Y15_N7 16 " "Info: 19: + IC(0.182 ns) + CELL(0.114 ns) = 18.653 ns; Loc. = LC_X20_Y15_N7; Fanout = 16; COMB Node = 'Registers:registers_inst\|DATA_IN\[14\]~30'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Execution:execution_inst|ALU:ALU_inst|Mux1~5 Registers:registers_inst|DATA_IN[14]~30 } "NODE_NAME" } } { "src/Registers.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Registers.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.590 ns) 19.671 ns Registers:registers_inst\|register_file:regfile\|R0~48 20 COMB LC_X20_Y15_N9 3 " "Info: 20: + IC(0.428 ns) + CELL(0.590 ns) = 19.671 ns; Loc. = LC_X20_Y15_N9; Fanout = 3; COMB Node = 'Registers:registers_inst\|register_file:regfile\|R0~48'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { Registers:registers_inst|DATA_IN[14]~30 Registers:registers_inst|register_file:regfile|R0~48 } "NODE_NAME" } } { "src/register_file.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/register_file.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.114 ns) 20.502 ns Registers:registers_inst\|register_file:regfile\|Mux1~2 21 COMB LC_X21_Y15_N0 1 " "Info: 21: + IC(0.717 ns) + CELL(0.114 ns) = 20.502 ns; Loc. = LC_X21_Y15_N0; Fanout = 1; COMB Node = 'Registers:registers_inst\|register_file:regfile\|Mux1~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.831 ns" { Registers:registers_inst|register_file:regfile|R0~48 Registers:registers_inst|register_file:regfile|Mux1~2 } "NODE_NAME" } } { "src/register_file.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/register_file.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.114 ns) 21.031 ns Registers:registers_inst\|register_file:regfile\|Mux1~3 22 COMB LC_X21_Y15_N3 1 " "Info: 22: + IC(0.415 ns) + CELL(0.114 ns) = 21.031 ns; Loc. = LC_X21_Y15_N3; Fanout = 1; COMB Node = 'Registers:registers_inst\|register_file:regfile\|Mux1~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { Registers:registers_inst|register_file:regfile|Mux1~2 Registers:registers_inst|register_file:regfile|Mux1~3 } "NODE_NAME" } } { "src/register_file.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/register_file.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.202 ns) + CELL(0.478 ns) 22.711 ns Registers:registers_inst\|register_file:regfile\|RS1_DATA\[14\] 23 REG LC_X19_Y15_N4 8 " "Info: 23: + IC(1.202 ns) + CELL(0.478 ns) = 22.711 ns; Loc. = LC_X19_Y15_N4; Fanout = 8; REG Node = 'Registers:registers_inst\|register_file:regfile\|RS1_DATA\[14\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { Registers:registers_inst|register_file:regfile|Mux1~3 Registers:registers_inst|register_file:regfile|RS1_DATA[14] } "NODE_NAME" } } { "src/register_file.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/register_file.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.721 ns ( 34.00 % ) " "Info: Total cell delay = 7.721 ns ( 34.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.990 ns ( 66.00 % ) " "Info: Total interconnect delay = 14.990 ns ( 66.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "22.711 ns" { Instruction_Fetch:instruction_fetch_inst|IR[15] control:control_inst|ALU_MuxB[2]~4 control:control_inst|ALU_MuxB[2]~7 Execution:execution_inst|ALU_B[0]~20 Execution:execution_inst|ALU_B[0]~21 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~1COUT1_21 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[1]~2 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~52 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~55 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~66 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~68 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~70 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~73 Execution:execution_inst|ALU:ALU_inst|Mux1~3 Execution:execution_inst|ALU:ALU_inst|Mux1~4 Execution:execution_inst|ALU:ALU_inst|Mux1~5 Registers:registers_inst|DATA_IN[14]~30 Registers:registers_inst|register_file:regfile|R0~48 Registers:registers_inst|register_file:regfile|Mux1~2 Registers:registers_inst|register_file:regfile|Mux1~3 Registers:registers_inst|register_file:regfile|RS1_DATA[14] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "22.711 ns" { Instruction_Fetch:instruction_fetch_inst|IR[15] {} control:control_inst|ALU_MuxB[2]~4 {} control:control_inst|ALU_MuxB[2]~7 {} Execution:execution_inst|ALU_B[0]~20 {} Execution:execution_inst|ALU_B[0]~21 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7] {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~1COUT1_21 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[1]~2 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~52 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~55 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~66 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~68 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~70 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~73 {} Execution:execution_inst|ALU:ALU_inst|Mux1~3 {} Execution:execution_inst|ALU:ALU_inst|Mux1~4 {} Execution:execution_inst|ALU:ALU_inst|Mux1~5 {} Registers:registers_inst|DATA_IN[14]~30 {} Registers:registers_inst|register_file:regfile|R0~48 {} Registers:registers_inst|register_file:regfile|Mux1~2 {} Registers:registers_inst|register_file:regfile|Mux1~3 {} Registers:registers_inst|register_file:regfile|RS1_DATA[14] {} } { 0.000ns 1.113ns 0.735ns 0.820ns 0.449ns 0.712ns 1.246ns 1.252ns 0.000ns 1.232ns 0.000ns 0.724ns 0.000ns 0.000ns 0.000ns 1.544ns 2.037ns 0.182ns 0.182ns 0.428ns 0.717ns 0.415ns 1.202ns } { 0.104ns 0.114ns 0.292ns 0.292ns 0.292ns 0.442ns 0.292ns 0.575ns 0.608ns 0.838ns 0.679ns 0.564ns 0.078ns 0.178ns 0.621ns 0.114ns 0.114ns 0.114ns 0.114ns 0.590ns 0.114ns 0.114ns 0.478ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.023 ns - Smallest " "Info: - Smallest clock skew is 0.023 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.962 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_29 502 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 502; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.711 ns) 2.962 ns Registers:registers_inst\|register_file:regfile\|RS1_DATA\[14\] 2 REG LC_X19_Y15_N4 8 " "Info: 2: + IC(0.782 ns) + CELL(0.711 ns) = 2.962 ns; Loc. = LC_X19_Y15_N4; Fanout = 8; REG Node = 'Registers:registers_inst\|register_file:regfile\|RS1_DATA\[14\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { CLK Registers:registers_inst|register_file:regfile|RS1_DATA[14] } "NODE_NAME" } } { "src/register_file.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/register_file.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.60 % ) " "Info: Total cell delay = 2.180 ns ( 73.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.782 ns ( 26.40 % ) " "Info: Total interconnect delay = 0.782 ns ( 26.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { CLK Registers:registers_inst|register_file:regfile|RS1_DATA[14] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { CLK {} CLK~out0 {} Registers:registers_inst|register_file:regfile|RS1_DATA[14] {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.939 ns - Longest memory " "Info: - Longest clock path from clock \"CLK\" to source memory is 2.939 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_29 502 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 502; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.708 ns) 2.939 ns Instruction_Fetch:instruction_fetch_inst\|IR\[15\] 2 MEM M4K_X17_Y12 11 " "Info: 2: + IC(0.762 ns) + CELL(0.708 ns) = 2.939 ns; Loc. = M4K_X17_Y12; Fanout = 11; MEM Node = 'Instruction_Fetch:instruction_fetch_inst\|IR\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.470 ns" { CLK Instruction_Fetch:instruction_fetch_inst|IR[15] } "NODE_NAME" } } { "src/Instruction_Fetch.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.177 ns ( 74.07 % ) " "Info: Total cell delay = 2.177 ns ( 74.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.762 ns ( 25.93 % ) " "Info: Total interconnect delay = 0.762 ns ( 25.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.939 ns" { CLK Instruction_Fetch:instruction_fetch_inst|IR[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.939 ns" { CLK {} CLK~out0 {} Instruction_Fetch:instruction_fetch_inst|IR[15] {} } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.469ns 0.708ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { CLK Registers:registers_inst|register_file:regfile|RS1_DATA[14] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { CLK {} CLK~out0 {} Registers:registers_inst|register_file:regfile|RS1_DATA[14] {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.939 ns" { CLK Instruction_Fetch:instruction_fetch_inst|IR[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.939 ns" { CLK {} CLK~out0 {} Instruction_Fetch:instruction_fetch_inst|IR[15] {} } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.469ns 0.708ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.650 ns + " "Info: + Micro clock to output delay of source is 0.650 ns" {  } { { "src/Instruction_Fetch.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "src/register_file.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/register_file.v" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "22.711 ns" { Instruction_Fetch:instruction_fetch_inst|IR[15] control:control_inst|ALU_MuxB[2]~4 control:control_inst|ALU_MuxB[2]~7 Execution:execution_inst|ALU_B[0]~20 Execution:execution_inst|ALU_B[0]~21 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~1COUT1_21 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[1]~2 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~52 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~55 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~66 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~68 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~70 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~73 Execution:execution_inst|ALU:ALU_inst|Mux1~3 Execution:execution_inst|ALU:ALU_inst|Mux1~4 Execution:execution_inst|ALU:ALU_inst|Mux1~5 Registers:registers_inst|DATA_IN[14]~30 Registers:registers_inst|register_file:regfile|R0~48 Registers:registers_inst|register_file:regfile|Mux1~2 Registers:registers_inst|register_file:regfile|Mux1~3 Registers:registers_inst|register_file:regfile|RS1_DATA[14] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "22.711 ns" { Instruction_Fetch:instruction_fetch_inst|IR[15] {} control:control_inst|ALU_MuxB[2]~4 {} control:control_inst|ALU_MuxB[2]~7 {} Execution:execution_inst|ALU_B[0]~20 {} Execution:execution_inst|ALU_B[0]~21 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7] {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~1COUT1_21 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[1]~2 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~52 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~55 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~66 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~68 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~70 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~73 {} Execution:execution_inst|ALU:ALU_inst|Mux1~3 {} Execution:execution_inst|ALU:ALU_inst|Mux1~4 {} Execution:execution_inst|ALU:ALU_inst|Mux1~5 {} Registers:registers_inst|DATA_IN[14]~30 {} Registers:registers_inst|register_file:regfile|R0~48 {} Registers:registers_inst|register_file:regfile|Mux1~2 {} Registers:registers_inst|register_file:regfile|Mux1~3 {} Registers:registers_inst|register_file:regfile|RS1_DATA[14] {} } { 0.000ns 1.113ns 0.735ns 0.820ns 0.449ns 0.712ns 1.246ns 1.252ns 0.000ns 1.232ns 0.000ns 0.724ns 0.000ns 0.000ns 0.000ns 1.544ns 2.037ns 0.182ns 0.182ns 0.428ns 0.717ns 0.415ns 1.202ns } { 0.104ns 0.114ns 0.292ns 0.292ns 0.292ns 0.442ns 0.292ns 0.575ns 0.608ns 0.838ns 0.679ns 0.564ns 0.078ns 0.178ns 0.621ns 0.114ns 0.114ns 0.114ns 0.114ns 0.590ns 0.114ns 0.114ns 0.478ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { CLK Registers:registers_inst|register_file:regfile|RS1_DATA[14] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { CLK {} CLK~out0 {} Registers:registers_inst|register_file:regfile|RS1_DATA[14] {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.939 ns" { CLK Instruction_Fetch:instruction_fetch_inst|IR[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.939 ns" { CLK {} CLK~out0 {} Instruction_Fetch:instruction_fetch_inst|IR[15] {} } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.469ns 0.708ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Instruction_Fetch:instruction_fetch_inst\|PC\[8\] RESET CLK 8.099 ns register " "Info: tsu for register \"Instruction_Fetch:instruction_fetch_inst\|PC\[8\]\" (data pin = \"RESET\", clock pin = \"CLK\") is 8.099 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.024 ns + Longest pin register " "Info: + Longest pin to register delay is 11.024 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns RESET 1 PIN PIN_127 17 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_127; Fanout = 17; PIN Node = 'RESET'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.289 ns) + CELL(0.114 ns) 8.872 ns Instruction_Fetch:instruction_fetch_inst\|PC\[15\]~74 2 COMB LC_X25_Y15_N1 16 " "Info: 2: + IC(7.289 ns) + CELL(0.114 ns) = 8.872 ns; Loc. = LC_X25_Y15_N1; Fanout = 16; COMB Node = 'Instruction_Fetch:instruction_fetch_inst\|PC\[15\]~74'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.403 ns" { RESET Instruction_Fetch:instruction_fetch_inst|PC[15]~74 } "NODE_NAME" } } { "src/Instruction_Fetch.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.285 ns) + CELL(0.867 ns) 11.024 ns Instruction_Fetch:instruction_fetch_inst\|PC\[8\] 3 REG LC_X25_Y14_N0 8 " "Info: 3: + IC(1.285 ns) + CELL(0.867 ns) = 11.024 ns; Loc. = LC_X25_Y14_N0; Fanout = 8; REG Node = 'Instruction_Fetch:instruction_fetch_inst\|PC\[8\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.152 ns" { Instruction_Fetch:instruction_fetch_inst|PC[15]~74 Instruction_Fetch:instruction_fetch_inst|PC[8] } "NODE_NAME" } } { "src/Instruction_Fetch.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.450 ns ( 22.22 % ) " "Info: Total cell delay = 2.450 ns ( 22.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.574 ns ( 77.78 % ) " "Info: Total interconnect delay = 8.574 ns ( 77.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.024 ns" { RESET Instruction_Fetch:instruction_fetch_inst|PC[15]~74 Instruction_Fetch:instruction_fetch_inst|PC[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.024 ns" { RESET {} RESET~out0 {} Instruction_Fetch:instruction_fetch_inst|PC[15]~74 {} Instruction_Fetch:instruction_fetch_inst|PC[8] {} } { 0.000ns 0.000ns 7.289ns 1.285ns } { 0.000ns 1.469ns 0.114ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "src/Instruction_Fetch.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.962 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_29 502 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 502; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.711 ns) 2.962 ns Instruction_Fetch:instruction_fetch_inst\|PC\[8\] 2 REG LC_X25_Y14_N0 8 " "Info: 2: + IC(0.782 ns) + CELL(0.711 ns) = 2.962 ns; Loc. = LC_X25_Y14_N0; Fanout = 8; REG Node = 'Instruction_Fetch:instruction_fetch_inst\|PC\[8\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { CLK Instruction_Fetch:instruction_fetch_inst|PC[8] } "NODE_NAME" } } { "src/Instruction_Fetch.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.60 % ) " "Info: Total cell delay = 2.180 ns ( 73.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.782 ns ( 26.40 % ) " "Info: Total interconnect delay = 0.782 ns ( 26.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { CLK Instruction_Fetch:instruction_fetch_inst|PC[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { CLK {} CLK~out0 {} Instruction_Fetch:instruction_fetch_inst|PC[8] {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.024 ns" { RESET Instruction_Fetch:instruction_fetch_inst|PC[15]~74 Instruction_Fetch:instruction_fetch_inst|PC[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.024 ns" { RESET {} RESET~out0 {} Instruction_Fetch:instruction_fetch_inst|PC[15]~74 {} Instruction_Fetch:instruction_fetch_inst|PC[8] {} } { 0.000ns 0.000ns 7.289ns 1.285ns } { 0.000ns 1.469ns 0.114ns 0.867ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { CLK Instruction_Fetch:instruction_fetch_inst|PC[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { CLK {} CLK~out0 {} Instruction_Fetch:instruction_fetch_inst|PC[8] {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK NPZ\[2\] Instruction_Fetch:instruction_fetch_inst\|IR\[15\] 31.691 ns memory " "Info: tco from clock \"CLK\" to destination pin \"NPZ\[2\]\" through memory \"Instruction_Fetch:instruction_fetch_inst\|IR\[15\]\" is 31.691 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.939 ns + Longest memory " "Info: + Longest clock path from clock \"CLK\" to source memory is 2.939 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_29 502 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 502; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.708 ns) 2.939 ns Instruction_Fetch:instruction_fetch_inst\|IR\[15\] 2 MEM M4K_X17_Y12 11 " "Info: 2: + IC(0.762 ns) + CELL(0.708 ns) = 2.939 ns; Loc. = M4K_X17_Y12; Fanout = 11; MEM Node = 'Instruction_Fetch:instruction_fetch_inst\|IR\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.470 ns" { CLK Instruction_Fetch:instruction_fetch_inst|IR[15] } "NODE_NAME" } } { "src/Instruction_Fetch.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.177 ns ( 74.07 % ) " "Info: Total cell delay = 2.177 ns ( 74.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.762 ns ( 25.93 % ) " "Info: Total interconnect delay = 0.762 ns ( 25.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.939 ns" { CLK Instruction_Fetch:instruction_fetch_inst|IR[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.939 ns" { CLK {} CLK~out0 {} Instruction_Fetch:instruction_fetch_inst|IR[15] {} } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.469ns 0.708ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.650 ns + " "Info: + Micro clock to output delay of source is 0.650 ns" {  } { { "src/Instruction_Fetch.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "28.102 ns + Longest memory pin " "Info: + Longest memory to pin delay is 28.102 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.104 ns) 0.104 ns Instruction_Fetch:instruction_fetch_inst\|IR\[15\] 1 MEM M4K_X17_Y12 11 " "Info: 1: + IC(0.000 ns) + CELL(0.104 ns) = 0.104 ns; Loc. = M4K_X17_Y12; Fanout = 11; MEM Node = 'Instruction_Fetch:instruction_fetch_inst\|IR\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instruction_Fetch:instruction_fetch_inst|IR[15] } "NODE_NAME" } } { "src/Instruction_Fetch.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.114 ns) 1.331 ns control:control_inst\|ALU_MuxB\[2\]~4 2 COMB LC_X21_Y12_N0 1 " "Info: 2: + IC(1.113 ns) + CELL(0.114 ns) = 1.331 ns; Loc. = LC_X21_Y12_N0; Fanout = 1; COMB Node = 'control:control_inst\|ALU_MuxB\[2\]~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.227 ns" { Instruction_Fetch:instruction_fetch_inst|IR[15] control:control_inst|ALU_MuxB[2]~4 } "NODE_NAME" } } { "src/control.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/control.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.292 ns) 2.358 ns control:control_inst\|ALU_MuxB\[2\]~7 3 COMB LC_X20_Y12_N7 29 " "Info: 3: + IC(0.735 ns) + CELL(0.292 ns) = 2.358 ns; Loc. = LC_X20_Y12_N7; Fanout = 29; COMB Node = 'control:control_inst\|ALU_MuxB\[2\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.027 ns" { control:control_inst|ALU_MuxB[2]~4 control:control_inst|ALU_MuxB[2]~7 } "NODE_NAME" } } { "src/control.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/control.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.292 ns) 3.470 ns Execution:execution_inst\|ALU_B\[0\]~20 4 COMB LC_X19_Y12_N9 2 " "Info: 4: + IC(0.820 ns) + CELL(0.292 ns) = 3.470 ns; Loc. = LC_X19_Y12_N9; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU_B\[0\]~20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.112 ns" { control:control_inst|ALU_MuxB[2]~7 Execution:execution_inst|ALU_B[0]~20 } "NODE_NAME" } } { "src/Execution.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Execution.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.292 ns) 4.211 ns Execution:execution_inst\|ALU_B\[0\]~21 5 COMB LC_X19_Y12_N7 4 " "Info: 5: + IC(0.449 ns) + CELL(0.292 ns) = 4.211 ns; Loc. = LC_X19_Y12_N7; Fanout = 4; COMB Node = 'Execution:execution_inst\|ALU_B\[0\]~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { Execution:execution_inst|ALU_B[0]~20 Execution:execution_inst|ALU_B[0]~21 } "NODE_NAME" } } { "src/Execution.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Execution.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.442 ns) 5.365 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|cs2a\[0\] 6 COMB LC_X20_Y12_N0 9 " "Info: 6: + IC(0.712 ns) + CELL(0.442 ns) = 5.365 ns; Loc. = LC_X20_Y12_N0; Fanout = 9; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|cs2a\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.154 ns" { Execution:execution_inst|ALU_B[0]~21 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] } "NODE_NAME" } } { "db/mult_qk01.tdf" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/db/mult_qk01.tdf" 41 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.292 ns) 6.903 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|le3a\[7\] 7 COMB LC_X22_Y12_N3 3 " "Info: 7: + IC(1.246 ns) + CELL(0.292 ns) = 6.903 ns; Loc. = LC_X22_Y12_N3; Fanout = 3; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|le3a\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7] } "NODE_NAME" } } { "db/mult_qk01.tdf" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/db/mult_qk01.tdf" 42 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.252 ns) + CELL(0.575 ns) 8.730 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|add20_result\[0\]~1COUT1_21 8 COMB LC_X22_Y11_N1 2 " "Info: 8: + IC(1.252 ns) + CELL(0.575 ns) = 8.730 ns; Loc. = LC_X22_Y11_N1; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|add20_result\[0\]~1COUT1_21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.827 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~1COUT1_21 } "NODE_NAME" } } { "db/mult_qk01.tdf" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/db/mult_qk01.tdf" 37 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 9.338 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|add20_result\[1\]~2 9 COMB LC_X22_Y11_N2 2 " "Info: 9: + IC(0.000 ns) + CELL(0.608 ns) = 9.338 ns; Loc. = LC_X22_Y11_N2; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|add20_result\[1\]~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~1COUT1_21 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[1]~2 } "NODE_NAME" } } { "db/mult_qk01.tdf" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/db/mult_qk01.tdf" 37 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.232 ns) + CELL(0.838 ns) 11.408 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_1~52 10 COMB LC_X23_Y12_N9 6 " "Info: 10: + IC(1.232 ns) + CELL(0.838 ns) = 11.408 ns; Loc. = LC_X23_Y12_N9; Fanout = 6; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_1~52'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.070 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[1]~2 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~52 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 12.087 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_1~55 11 COMB LC_X23_Y11_N1 3 " "Info: 11: + IC(0.000 ns) + CELL(0.679 ns) = 12.087 ns; Loc. = LC_X23_Y11_N1; Fanout = 3; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_1~55'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~52 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~55 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.575 ns) 13.386 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~66COUT1_107 12 COMB LC_X24_Y11_N2 2 " "Info: 12: + IC(0.724 ns) + CELL(0.575 ns) = 13.386 ns; Loc. = LC_X24_Y11_N2; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~66COUT1_107'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~55 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~66COUT1_107 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.466 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~68COUT1_109 13 COMB LC_X24_Y11_N3 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 13.466 ns; Loc. = LC_X24_Y11_N3; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~68COUT1_109'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~66COUT1_107 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~68COUT1_109 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 14.074 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~69 14 COMB LC_X24_Y11_N4 1 " "Info: 14: + IC(0.000 ns) + CELL(0.608 ns) = 14.074 ns; Loc. = LC_X24_Y11_N4; Fanout = 1; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~69'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~68COUT1_109 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~69 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.238 ns) + CELL(0.114 ns) 15.426 ns Execution:execution_inst\|ALU:ALU_inst\|Mux3~3 15 COMB LC_X24_Y12_N0 1 " "Info: 15: + IC(1.238 ns) + CELL(0.114 ns) = 15.426 ns; Loc. = LC_X24_Y12_N0; Fanout = 1; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|Mux3~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.352 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~69 Execution:execution_inst|ALU:ALU_inst|Mux3~3 } "NODE_NAME" } } { "src/ALU.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/ALU.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.335 ns) + CELL(0.114 ns) 17.875 ns Execution:execution_inst\|ALU:ALU_inst\|Mux3~4 16 COMB LC_X12_Y15_N1 1 " "Info: 16: + IC(2.335 ns) + CELL(0.114 ns) = 17.875 ns; Loc. = LC_X12_Y15_N1; Fanout = 1; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|Mux3~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.449 ns" { Execution:execution_inst|ALU:ALU_inst|Mux3~3 Execution:execution_inst|ALU:ALU_inst|Mux3~4 } "NODE_NAME" } } { "src/ALU.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/ALU.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 18.171 ns Execution:execution_inst\|ALU:ALU_inst\|Mux3~5 17 COMB LC_X12_Y15_N2 4 " "Info: 17: + IC(0.182 ns) + CELL(0.114 ns) = 18.171 ns; Loc. = LC_X12_Y15_N2; Fanout = 4; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|Mux3~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Execution:execution_inst|ALU:ALU_inst|Mux3~4 Execution:execution_inst|ALU:ALU_inst|Mux3~5 } "NODE_NAME" } } { "src/ALU.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/ALU.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.634 ns) + CELL(0.442 ns) 21.247 ns Execution:execution_inst\|ALU:ALU_inst\|Equal0~1 18 COMB LC_X25_Y14_N9 1 " "Info: 18: + IC(2.634 ns) + CELL(0.442 ns) = 21.247 ns; Loc. = LC_X25_Y14_N9; Fanout = 1; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|Equal0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.076 ns" { Execution:execution_inst|ALU:ALU_inst|Mux3~5 Execution:execution_inst|ALU:ALU_inst|Equal0~1 } "NODE_NAME" } } { "src/ALU.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/ALU.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.219 ns) + CELL(0.590 ns) 23.056 ns Execution:execution_inst\|ALU:ALU_inst\|Equal0~5 19 COMB LC_X25_Y13_N9 2 " "Info: 19: + IC(1.219 ns) + CELL(0.590 ns) = 23.056 ns; Loc. = LC_X25_Y13_N9; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|Equal0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.809 ns" { Execution:execution_inst|ALU:ALU_inst|Equal0~1 Execution:execution_inst|ALU:ALU_inst|Equal0~5 } "NODE_NAME" } } { "src/ALU.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/ALU.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.938 ns) + CELL(2.108 ns) 28.102 ns NPZ\[2\] 20 PIN PIN_114 0 " "Info: 20: + IC(2.938 ns) + CELL(2.108 ns) = 28.102 ns; Loc. = PIN_114; Fanout = 0; PIN Node = 'NPZ\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.046 ns" { Execution:execution_inst|ALU:ALU_inst|Equal0~5 NPZ[2] } "NODE_NAME" } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.273 ns ( 33.00 % ) " "Info: Total cell delay = 9.273 ns ( 33.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "18.829 ns ( 67.00 % ) " "Info: Total interconnect delay = 18.829 ns ( 67.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "28.102 ns" { Instruction_Fetch:instruction_fetch_inst|IR[15] control:control_inst|ALU_MuxB[2]~4 control:control_inst|ALU_MuxB[2]~7 Execution:execution_inst|ALU_B[0]~20 Execution:execution_inst|ALU_B[0]~21 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~1COUT1_21 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[1]~2 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~52 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~55 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~66COUT1_107 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~68COUT1_109 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~69 Execution:execution_inst|ALU:ALU_inst|Mux3~3 Execution:execution_inst|ALU:ALU_inst|Mux3~4 Execution:execution_inst|ALU:ALU_inst|Mux3~5 Execution:execution_inst|ALU:ALU_inst|Equal0~1 Execution:execution_inst|ALU:ALU_inst|Equal0~5 NPZ[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "28.102 ns" { Instruction_Fetch:instruction_fetch_inst|IR[15] {} control:control_inst|ALU_MuxB[2]~4 {} control:control_inst|ALU_MuxB[2]~7 {} Execution:execution_inst|ALU_B[0]~20 {} Execution:execution_inst|ALU_B[0]~21 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7] {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~1COUT1_21 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[1]~2 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~52 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~55 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~66COUT1_107 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~68COUT1_109 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~69 {} Execution:execution_inst|ALU:ALU_inst|Mux3~3 {} Execution:execution_inst|ALU:ALU_inst|Mux3~4 {} Execution:execution_inst|ALU:ALU_inst|Mux3~5 {} Execution:execution_inst|ALU:ALU_inst|Equal0~1 {} Execution:execution_inst|ALU:ALU_inst|Equal0~5 {} NPZ[2] {} } { 0.000ns 1.113ns 0.735ns 0.820ns 0.449ns 0.712ns 1.246ns 1.252ns 0.000ns 1.232ns 0.000ns 0.724ns 0.000ns 0.000ns 1.238ns 2.335ns 0.182ns 2.634ns 1.219ns 2.938ns } { 0.104ns 0.114ns 0.292ns 0.292ns 0.292ns 0.442ns 0.292ns 0.575ns 0.608ns 0.838ns 0.679ns 0.575ns 0.080ns 0.608ns 0.114ns 0.114ns 0.114ns 0.442ns 0.590ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.939 ns" { CLK Instruction_Fetch:instruction_fetch_inst|IR[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.939 ns" { CLK {} CLK~out0 {} Instruction_Fetch:instruction_fetch_inst|IR[15] {} } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.469ns 0.708ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "28.102 ns" { Instruction_Fetch:instruction_fetch_inst|IR[15] control:control_inst|ALU_MuxB[2]~4 control:control_inst|ALU_MuxB[2]~7 Execution:execution_inst|ALU_B[0]~20 Execution:execution_inst|ALU_B[0]~21 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~1COUT1_21 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[1]~2 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~52 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~55 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~66COUT1_107 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~68COUT1_109 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~69 Execution:execution_inst|ALU:ALU_inst|Mux3~3 Execution:execution_inst|ALU:ALU_inst|Mux3~4 Execution:execution_inst|ALU:ALU_inst|Mux3~5 Execution:execution_inst|ALU:ALU_inst|Equal0~1 Execution:execution_inst|ALU:ALU_inst|Equal0~5 NPZ[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "28.102 ns" { Instruction_Fetch:instruction_fetch_inst|IR[15] {} control:control_inst|ALU_MuxB[2]~4 {} control:control_inst|ALU_MuxB[2]~7 {} Execution:execution_inst|ALU_B[0]~20 {} Execution:execution_inst|ALU_B[0]~21 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7] {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~1COUT1_21 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[1]~2 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~52 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~55 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~66COUT1_107 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~68COUT1_109 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~69 {} Execution:execution_inst|ALU:ALU_inst|Mux3~3 {} Execution:execution_inst|ALU:ALU_inst|Mux3~4 {} Execution:execution_inst|ALU:ALU_inst|Mux3~5 {} Execution:execution_inst|ALU:ALU_inst|Equal0~1 {} Execution:execution_inst|ALU:ALU_inst|Equal0~5 {} NPZ[2] {} } { 0.000ns 1.113ns 0.735ns 0.820ns 0.449ns 0.712ns 1.246ns 1.252ns 0.000ns 1.232ns 0.000ns 0.724ns 0.000ns 0.000ns 1.238ns 2.335ns 0.182ns 2.634ns 1.219ns 2.938ns } { 0.104ns 0.114ns 0.292ns 0.292ns 0.292ns 0.442ns 0.292ns 0.575ns 0.608ns 0.838ns 0.679ns 0.575ns 0.080ns 0.608ns 0.114ns 0.114ns 0.114ns 0.442ns 0.590ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Instruction_Fetch:instruction_fetch_inst\|PC\[8\] RESET CLK -6.578 ns register " "Info: th for register \"Instruction_Fetch:instruction_fetch_inst\|PC\[8\]\" (data pin = \"RESET\", clock pin = \"CLK\") is -6.578 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.962 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_29 502 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 502; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.711 ns) 2.962 ns Instruction_Fetch:instruction_fetch_inst\|PC\[8\] 2 REG LC_X25_Y14_N0 8 " "Info: 2: + IC(0.782 ns) + CELL(0.711 ns) = 2.962 ns; Loc. = LC_X25_Y14_N0; Fanout = 8; REG Node = 'Instruction_Fetch:instruction_fetch_inst\|PC\[8\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { CLK Instruction_Fetch:instruction_fetch_inst|PC[8] } "NODE_NAME" } } { "src/Instruction_Fetch.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.60 % ) " "Info: Total cell delay = 2.180 ns ( 73.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.782 ns ( 26.40 % ) " "Info: Total interconnect delay = 0.782 ns ( 26.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { CLK Instruction_Fetch:instruction_fetch_inst|PC[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { CLK {} CLK~out0 {} Instruction_Fetch:instruction_fetch_inst|PC[8] {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "src/Instruction_Fetch.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.555 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.555 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns RESET 1 PIN PIN_127 17 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_127; Fanout = 17; PIN Node = 'RESET'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.974 ns) + CELL(1.112 ns) 9.555 ns Instruction_Fetch:instruction_fetch_inst\|PC\[8\] 2 REG LC_X25_Y14_N0 8 " "Info: 2: + IC(6.974 ns) + CELL(1.112 ns) = 9.555 ns; Loc. = LC_X25_Y14_N0; Fanout = 8; REG Node = 'Instruction_Fetch:instruction_fetch_inst\|PC\[8\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.086 ns" { RESET Instruction_Fetch:instruction_fetch_inst|PC[8] } "NODE_NAME" } } { "src/Instruction_Fetch.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.581 ns ( 27.01 % ) " "Info: Total cell delay = 2.581 ns ( 27.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.974 ns ( 72.99 % ) " "Info: Total interconnect delay = 6.974 ns ( 72.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.555 ns" { RESET Instruction_Fetch:instruction_fetch_inst|PC[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.555 ns" { RESET {} RESET~out0 {} Instruction_Fetch:instruction_fetch_inst|PC[8] {} } { 0.000ns 0.000ns 6.974ns } { 0.000ns 1.469ns 1.112ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { CLK Instruction_Fetch:instruction_fetch_inst|PC[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { CLK {} CLK~out0 {} Instruction_Fetch:instruction_fetch_inst|PC[8] {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.555 ns" { RESET Instruction_Fetch:instruction_fetch_inst|PC[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.555 ns" { RESET {} RESET~out0 {} Instruction_Fetch:instruction_fetch_inst|PC[8] {} } { 0.000ns 0.000ns 6.974ns } { 0.000ns 1.469ns 1.112ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "131 " "Info: Peak virtual memory: 131 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 04 14:03:12 2009 " "Info: Processing ended: Thu Jun 04 14:03:12 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
