{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1517729177578 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1517729177579 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb  4 13:26:17 2018 " "Processing started: Sun Feb  4 13:26:17 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1517729177579 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517729177579 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test0 -c test0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off test0 -c test0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517729177580 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1517729177819 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1517729177819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test0 " "Found entity 1: test0" {  } { { "test0.bdf" "" { Schematic "/home/gene/WORK/test1-DVI-01/test0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517729194767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517729194767 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "pll.v " "Can't analyze file -- file pll.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1517729194768 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "HDMI_test.v " "Can't analyze file -- file HDMI_test.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1517729194769 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "TMDS_encoder.v " "Can't analyze file -- file TMDS_encoder.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1517729194769 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "counter.v " "Can't analyze file -- file counter.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1517729194770 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "bit.v " "Can't analyze file -- file bit.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1517729194770 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DVI_frame.v " "Can't analyze file -- file DVI_frame.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1517729194771 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DVI_rgb.v " "Can't analyze file -- file DVI_rgb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1517729194771 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DVI_encoder.v " "Can't analyze file -- file DVI_encoder.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1517729194772 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SIGNS.v " "Can't analyze file -- file SIGNS.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1517729194772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SIGN_generator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file SIGN_generator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SIGN_generator " "Found entity 1: SIGN_generator" {  } { { "SIGN_generator.bdf" "" { Schematic "/home/gene/WORK/test1-DVI-01/SIGN_generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517729194774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517729194774 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test0 " "Elaborating entity \"test0\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1517729194837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIGN_generator SIGN_generator:inst18 " "Elaborating entity \"SIGN_generator\" for hierarchy \"SIGN_generator:inst18\"" {  } { { "test0.bdf" "inst18" { Schematic "/home/gene/WORK/test1-DVI-01/test0.bdf" { { 840 240 384 968 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517729194880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "161mux SIGN_generator:inst18\|161mux:inst17 " "Elaborating entity \"161mux\" for hierarchy \"SIGN_generator:inst18\|161mux:inst17\"" {  } { { "SIGN_generator.bdf" "inst17" { Schematic "/home/gene/WORK/test1-DVI-01/SIGN_generator.bdf" { { 144 624 728 512 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517729194889 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SIGN_generator:inst18\|161mux:inst17 " "Elaborated megafunction instantiation \"SIGN_generator:inst18\|161mux:inst17\"" {  } { { "SIGN_generator.bdf" "" { Schematic "/home/gene/WORK/test1-DVI-01/SIGN_generator.bdf" { { 144 624 728 512 "inst17" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517729194902 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst DVI_frame " "Node instance \"inst\" instantiates undefined entity \"DVI_frame\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "test0.bdf" "inst" { Schematic "/home/gene/WORK/test1-DVI-01/test0.bdf" { { 584 112 280 760 "inst" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1517729194930 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst1 pll " "Node instance \"inst1\" instantiates undefined entity \"pll\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "test0.bdf" "inst1" { Schematic "/home/gene/WORK/test1-DVI-01/test0.bdf" { { 400 200 440 568 "inst1" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1517729194930 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst14 counter " "Node instance \"inst14\" instantiates undefined entity \"counter\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "test0.bdf" "inst14" { Schematic "/home/gene/WORK/test1-DVI-01/test0.bdf" { { 488 744 896 568 "inst14" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1517729194930 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst12 bit7 " "Node instance \"inst12\" instantiates undefined entity \"bit7\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "test0.bdf" "inst12" { Schematic "/home/gene/WORK/test1-DVI-01/test0.bdf" { { 392 912 1064 472 "inst12" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1517729194930 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst6 counter " "Node instance \"inst6\" instantiates undefined entity \"counter\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "test0.bdf" "inst6" { Schematic "/home/gene/WORK/test1-DVI-01/test0.bdf" { { 392 744 896 472 "inst6" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1517729194931 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst11 bit7 " "Node instance \"inst11\" instantiates undefined entity \"bit7\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "test0.bdf" "inst11" { Schematic "/home/gene/WORK/test1-DVI-01/test0.bdf" { { 296 912 1064 376 "inst11" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1517729194931 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst5 counter " "Node instance \"inst5\" instantiates undefined entity \"counter\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "test0.bdf" "inst5" { Schematic "/home/gene/WORK/test1-DVI-01/test0.bdf" { { 296 744 896 376 "inst5" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1517729194931 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst10 bit7 " "Node instance \"inst10\" instantiates undefined entity \"bit7\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "test0.bdf" "inst10" { Schematic "/home/gene/WORK/test1-DVI-01/test0.bdf" { { 200 912 1064 280 "inst10" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1517729194931 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst4 counter " "Node instance \"inst4\" instantiates undefined entity \"counter\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "test0.bdf" "inst4" { Schematic "/home/gene/WORK/test1-DVI-01/test0.bdf" { { 200 744 896 280 "inst4" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1517729194931 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst13 bit0 " "Node instance \"inst13\" instantiates undefined entity \"bit0\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "test0.bdf" "inst13" { Schematic "/home/gene/WORK/test1-DVI-01/test0.bdf" { { 480 552 704 560 "inst13" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1517729194931 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst7 DVI_encoder " "Node instance \"inst7\" instantiates undefined entity \"DVI_encoder\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "test0.bdf" "inst7" { Schematic "/home/gene/WORK/test1-DVI-01/test0.bdf" { { 600 672 856 776 "inst7" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1517729194931 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst8 DVI_rgb " "Node instance \"inst8\" instantiates undefined entity \"DVI_rgb\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "test0.bdf" "inst8" { Schematic "/home/gene/WORK/test1-DVI-01/test0.bdf" { { 744 416 592 888 "inst8" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1517729194931 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst0 sign_0 " "Node instance \"inst0\" instantiates undefined entity \"sign_0\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "SIGN_generator.bdf" "inst0" { Schematic "/home/gene/WORK/test1-DVI-01/SIGN_generator.bdf" { { 216 360 496 296 "inst0" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1517729194931 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst3 sign_3 " "Node instance \"inst3\" instantiates undefined entity \"sign_3\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "SIGN_generator.bdf" "inst3" { Schematic "/home/gene/WORK/test1-DVI-01/SIGN_generator.bdf" { { 504 360 496 584 "inst3" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1517729194931 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst2 sign_2 " "Node instance \"inst2\" instantiates undefined entity \"sign_2\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "SIGN_generator.bdf" "inst2" { Schematic "/home/gene/WORK/test1-DVI-01/SIGN_generator.bdf" { { 408 360 496 488 "inst2" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1517729194931 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst1 sign_1 " "Node instance \"inst1\" instantiates undefined entity \"sign_1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "SIGN_generator.bdf" "inst1" { Schematic "/home/gene/WORK/test1-DVI-01/SIGN_generator.bdf" { { 312 360 496 392 "inst1" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1517729194931 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst6 sign_6 " "Node instance \"inst6\" instantiates undefined entity \"sign_6\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "SIGN_generator.bdf" "inst6" { Schematic "/home/gene/WORK/test1-DVI-01/SIGN_generator.bdf" { { 792 360 496 872 "inst6" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1517729194931 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst5 sign_5 " "Node instance \"inst5\" instantiates undefined entity \"sign_5\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "SIGN_generator.bdf" "inst5" { Schematic "/home/gene/WORK/test1-DVI-01/SIGN_generator.bdf" { { 696 360 496 776 "inst5" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1517729194931 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst4 sign_4 " "Node instance \"inst4\" instantiates undefined entity \"sign_4\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "SIGN_generator.bdf" "inst4" { Schematic "/home/gene/WORK/test1-DVI-01/SIGN_generator.bdf" { { 600 360 496 680 "inst4" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1517729194931 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst9 sign_9 " "Node instance \"inst9\" instantiates undefined entity \"sign_9\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "SIGN_generator.bdf" "inst9" { Schematic "/home/gene/WORK/test1-DVI-01/SIGN_generator.bdf" { { 1080 360 496 1160 "inst9" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1517729194931 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst8 sign_8 " "Node instance \"inst8\" instantiates undefined entity \"sign_8\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "SIGN_generator.bdf" "inst8" { Schematic "/home/gene/WORK/test1-DVI-01/SIGN_generator.bdf" { { 984 360 496 1064 "inst8" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1517729194931 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst7 sign_7 " "Node instance \"inst7\" instantiates undefined entity \"sign_7\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "SIGN_generator.bdf" "inst7" { Schematic "/home/gene/WORK/test1-DVI-01/SIGN_generator.bdf" { { 888 360 496 968 "inst7" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1517729194931 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 22 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 22 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "881 " "Peak virtual memory: 881 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1517729195014 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Feb  4 13:26:35 2018 " "Processing ended: Sun Feb  4 13:26:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1517729195014 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1517729195014 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1517729195014 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1517729195014 ""}
