// Seed: 490555296
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  module_0 modCall_1 ();
  inout wire id_3;
  or primCall (id_3, id_4, id_5, id_8);
  input wire id_2;
  input wire id_1;
  logic id_9;
endmodule
module module_2 #(
    parameter id_7 = 32'd18
) (
    output wand id_0,
    output wire id_1,
    input tri0 id_2,
    output wor id_3,
    input uwire id_4,
    input wire id_5,
    input uwire id_6,
    input wand _id_7,
    input wand id_8,
    input tri1 id_9,
    input supply1 id_10,
    output uwire id_11,
    input wire id_12,
    input wire id_13,
    input wor id_14
);
  logic [id_7 : 1] id_16 = id_5;
  module_0 modCall_1 ();
endmodule
