{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1584102814935 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1584102814935 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 13 18:03:34 2020 " "Processing started: Fri Mar 13 18:03:34 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1584102814935 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1584102814935 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sdram -c sdram " "Command: quartus_map --read_settings_files=on --write_settings_files=off sdram -c sdram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1584102814936 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1584102815628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/de_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de_0/synthesis/de_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE_0-rtl " "Found design unit 1: DE_0-rtl" {  } { { "DE_0/synthesis/DE_0.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816129 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE_0 " "Found entity 1: DE_0" {  } { { "DE_0/synthesis/DE_0.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816146 ""} { "Info" "ISGN_ENTITY_NAME" "1 de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816150 ""} { "Info" "ISGN_ENTITY_NAME" "1 de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl " "Found design unit 1: de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl" {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816155 ""} { "Info" "ISGN_ENTITY_NAME" "1 de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Found entity 1: de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816184 ""} { "Info" "ISGN_ENTITY_NAME" "1 de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Found entity 1: de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent-rtl" {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816189 ""} { "Info" "ISGN_ENTITY_NAME" "1 de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent " "Found entity 1: de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent" {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/de_0_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de_0/synthesis/de_0_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de_0_width_adapter-rtl " "Found design unit 1: de_0_width_adapter-rtl" {  } { { "DE_0/synthesis/de_0_width_adapter.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_width_adapter.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816203 ""} { "Info" "ISGN_ENTITY_NAME" "1 de_0_width_adapter " "Found entity 1: de_0_width_adapter" {  } { { "DE_0/synthesis/de_0_width_adapter.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_width_adapter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/de_0_width_adapter_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de_0/synthesis/de_0_width_adapter_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de_0_width_adapter_001-rtl " "Found design unit 1: de_0_width_adapter_001-rtl" {  } { { "DE_0/synthesis/de_0_width_adapter_001.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_width_adapter_001.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816206 ""} { "Info" "ISGN_ENTITY_NAME" "1 de_0_width_adapter_001 " "Found entity 1: de_0_width_adapter_001" {  } { { "DE_0/synthesis/de_0_width_adapter_001.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_width_adapter_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/de_0_nios2_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de_0/synthesis/de_0_nios2_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de_0_nios2_data_master_translator-rtl " "Found design unit 1: de_0_nios2_data_master_translator-rtl" {  } { { "DE_0/synthesis/de_0_nios2_data_master_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816209 ""} { "Info" "ISGN_ENTITY_NAME" "1 de_0_nios2_data_master_translator " "Found entity 1: de_0_nios2_data_master_translator" {  } { { "DE_0/synthesis/de_0_nios2_data_master_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/de_0_nios2_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de_0/synthesis/de_0_nios2_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de_0_nios2_instruction_master_translator-rtl " "Found design unit 1: de_0_nios2_instruction_master_translator-rtl" {  } { { "DE_0/synthesis/de_0_nios2_instruction_master_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816221 ""} { "Info" "ISGN_ENTITY_NAME" "1 de_0_nios2_instruction_master_translator " "Found entity 1: de_0_nios2_instruction_master_translator" {  } { { "DE_0/synthesis/de_0_nios2_instruction_master_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de_0_nios2_jtag_debug_module_translator-rtl " "Found design unit 1: de_0_nios2_jtag_debug_module_translator-rtl" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816224 ""} { "Info" "ISGN_ENTITY_NAME" "1 de_0_nios2_jtag_debug_module_translator " "Found entity 1: de_0_nios2_jtag_debug_module_translator" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de_0_jtag_uart_avalon_jtag_slave_translator-rtl " "Found design unit 1: de_0_jtag_uart_avalon_jtag_slave_translator-rtl" {  } { { "DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816228 ""} { "Info" "ISGN_ENTITY_NAME" "1 de_0_jtag_uart_avalon_jtag_slave_translator " "Found entity 1: de_0_jtag_uart_avalon_jtag_slave_translator" {  } { { "DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/de_0_onchip_memory_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de_0/synthesis/de_0_onchip_memory_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de_0_onchip_memory_s1_translator-rtl " "Found design unit 1: de_0_onchip_memory_s1_translator-rtl" {  } { { "DE_0/synthesis/de_0_onchip_memory_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_onchip_memory_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816235 ""} { "Info" "ISGN_ENTITY_NAME" "1 de_0_onchip_memory_s1_translator " "Found entity 1: de_0_onchip_memory_s1_translator" {  } { { "DE_0/synthesis/de_0_onchip_memory_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_onchip_memory_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/de_0_led_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de_0/synthesis/de_0_led_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de_0_led_s1_translator-rtl " "Found design unit 1: de_0_led_s1_translator-rtl" {  } { { "DE_0/synthesis/de_0_led_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_led_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816239 ""} { "Info" "ISGN_ENTITY_NAME" "1 de_0_led_s1_translator " "Found entity 1: de_0_led_s1_translator" {  } { { "DE_0/synthesis/de_0_led_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_led_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/de_0_sdram_controller_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de_0/synthesis/de_0_sdram_controller_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de_0_sdram_controller_s1_translator-rtl " "Found design unit 1: de_0_sdram_controller_s1_translator-rtl" {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816242 ""} { "Info" "ISGN_ENTITY_NAME" "1 de_0_sdram_controller_s1_translator " "Found entity 1: de_0_sdram_controller_s1_translator" {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/de_0_sysid_control_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de_0/synthesis/de_0_sysid_control_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de_0_sysid_control_slave_translator-rtl " "Found design unit 1: de_0_sysid_control_slave_translator-rtl" {  } { { "DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816252 ""} { "Info" "ISGN_ENTITY_NAME" "1 de_0_sysid_control_slave_translator " "Found entity 1: de_0_sysid_control_slave_translator" {  } { { "DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/de_0_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de_0/synthesis/de_0_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de_0_rst_controller-rtl " "Found design unit 1: de_0_rst_controller-rtl" {  } { { "DE_0/synthesis/de_0_rst_controller.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_rst_controller.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816255 ""} { "Info" "ISGN_ENTITY_NAME" "1 de_0_rst_controller " "Found entity 1: de_0_rst_controller" {  } { { "DE_0/synthesis/de_0_rst_controller.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/de_0_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de_0/synthesis/de_0_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de_0_rst_controller_001-rtl " "Found design unit 1: de_0_rst_controller_001-rtl" {  } { { "DE_0/synthesis/de_0_rst_controller_001.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_rst_controller_001.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816257 ""} { "Info" "ISGN_ENTITY_NAME" "1 de_0_rst_controller_001 " "Found entity 1: de_0_rst_controller_001" {  } { { "DE_0/synthesis/de_0_rst_controller_001.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/de_0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de_0/synthesis/submodules/de_0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE_0_irq_mapper " "Found entity 1: DE_0_irq_mapper" {  } { { "DE_0/synthesis/submodules/DE_0_irq_mapper.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de_0/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "DE_0/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file de_0/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "DE_0/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de_0/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DE_0/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de_0/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DE_0/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816301 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DE_0/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/de_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de_0/synthesis/submodules/de_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE_0_rsp_xbar_mux_001 " "Found entity 1: DE_0_rsp_xbar_mux_001" {  } { { "DE_0/synthesis/submodules/DE_0_rsp_xbar_mux_001.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/de_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de_0/synthesis/submodules/de_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE_0_rsp_xbar_mux " "Found entity 1: DE_0_rsp_xbar_mux" {  } { { "DE_0/synthesis/submodules/DE_0_rsp_xbar_mux.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/de_0_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de_0/synthesis/submodules/de_0_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE_0_rsp_xbar_demux_002 " "Found entity 1: DE_0_rsp_xbar_demux_002" {  } { { "DE_0/synthesis/submodules/DE_0_rsp_xbar_demux_002.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/de_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de_0/synthesis/submodules/de_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE_0_rsp_xbar_demux " "Found entity 1: DE_0_rsp_xbar_demux" {  } { { "DE_0/synthesis/submodules/DE_0_rsp_xbar_demux.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/de_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de_0/synthesis/submodules/de_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE_0_cmd_xbar_mux " "Found entity 1: DE_0_cmd_xbar_mux" {  } { { "DE_0/synthesis/submodules/DE_0_cmd_xbar_mux.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/de_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de_0/synthesis/submodules/de_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE_0_cmd_xbar_demux_001 " "Found entity 1: DE_0_cmd_xbar_demux_001" {  } { { "DE_0/synthesis/submodules/DE_0_cmd_xbar_demux_001.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/de_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de_0/synthesis/submodules/de_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE_0_cmd_xbar_demux " "Found entity 1: DE_0_cmd_xbar_demux" {  } { { "DE_0/synthesis/submodules/DE_0_cmd_xbar_demux.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de_0/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DE_0/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de_0/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DE_0/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file de_0/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "DE_0/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816339 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "DE_0/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816339 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "DE_0/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816339 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "DE_0/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816339 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "DE_0/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816339 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "DE_0/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816339 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "DE_0/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816339 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE_0_id_router_004.sv(48) " "Verilog HDL Declaration information at DE_0_id_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE_0/synthesis/submodules/DE_0_id_router_004.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_id_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584102816358 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE_0_id_router_004.sv(49) " "Verilog HDL Declaration information at DE_0_id_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE_0/synthesis/submodules/DE_0_id_router_004.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_id_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584102816358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/de_0_id_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file de_0/synthesis/submodules/de_0_id_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE_0_id_router_004_default_decode " "Found entity 1: DE_0_id_router_004_default_decode" {  } { { "DE_0/synthesis/submodules/DE_0_id_router_004.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_id_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816359 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE_0_id_router_004 " "Found entity 2: DE_0_id_router_004" {  } { { "DE_0/synthesis/submodules/DE_0_id_router_004.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_id_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816359 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE_0_id_router_002.sv(48) " "Verilog HDL Declaration information at DE_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE_0/synthesis/submodules/DE_0_id_router_002.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584102816361 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE_0_id_router_002.sv(49) " "Verilog HDL Declaration information at DE_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE_0/synthesis/submodules/DE_0_id_router_002.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584102816362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/de_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de_0/synthesis/submodules/de_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE_0_id_router_002_default_decode " "Found entity 1: DE_0_id_router_002_default_decode" {  } { { "DE_0/synthesis/submodules/DE_0_id_router_002.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816362 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE_0_id_router_002 " "Found entity 2: DE_0_id_router_002" {  } { { "DE_0/synthesis/submodules/DE_0_id_router_002.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE_0_id_router.sv(48) " "Verilog HDL Declaration information at DE_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE_0/synthesis/submodules/DE_0_id_router.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584102816365 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE_0_id_router.sv(49) " "Verilog HDL Declaration information at DE_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE_0/synthesis/submodules/DE_0_id_router.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584102816365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/de_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de_0/synthesis/submodules/de_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE_0_id_router_default_decode " "Found entity 1: DE_0_id_router_default_decode" {  } { { "DE_0/synthesis/submodules/DE_0_id_router.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816365 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE_0_id_router " "Found entity 2: DE_0_id_router" {  } { { "DE_0/synthesis/submodules/DE_0_id_router.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816365 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at DE_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE_0/synthesis/submodules/DE_0_addr_router_001.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584102816368 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at DE_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE_0/synthesis/submodules/DE_0_addr_router_001.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584102816368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/de_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de_0/synthesis/submodules/de_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE_0_addr_router_001_default_decode " "Found entity 1: DE_0_addr_router_001_default_decode" {  } { { "DE_0/synthesis/submodules/DE_0_addr_router_001.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816369 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE_0_addr_router_001 " "Found entity 2: DE_0_addr_router_001" {  } { { "DE_0/synthesis/submodules/DE_0_addr_router_001.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816369 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE_0_addr_router.sv(48) " "Verilog HDL Declaration information at DE_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE_0/synthesis/submodules/DE_0_addr_router.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584102816374 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE_0_addr_router.sv(49) " "Verilog HDL Declaration information at DE_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE_0/synthesis/submodules/DE_0_addr_router.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584102816374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/de_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de_0/synthesis/submodules/de_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE_0_addr_router_default_decode " "Found entity 1: DE_0_addr_router_default_decode" {  } { { "DE_0/synthesis/submodules/DE_0_addr_router.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816375 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE_0_addr_router " "Found entity 2: DE_0_addr_router" {  } { { "DE_0/synthesis/submodules/DE_0_addr_router.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de_0/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DE_0/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de_0/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DE_0/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de_0/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "DE_0/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de_0/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DE_0/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de_0/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "DE_0/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/de_0_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file de_0/synthesis/submodules/de_0_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE_0_sysid " "Found entity 1: DE_0_sysid" {  } { { "DE_0/synthesis/submodules/DE_0_sysid.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/de_0_sdram_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file de_0/synthesis/submodules/de_0_sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE_0_sdram_controller_input_efifo_module " "Found entity 1: DE_0_sdram_controller_input_efifo_module" {  } { { "DE_0/synthesis/submodules/DE_0_sdram_controller.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_sdram_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816412 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE_0_sdram_controller " "Found entity 2: DE_0_sdram_controller" {  } { { "DE_0/synthesis/submodules/DE_0_sdram_controller.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_sdram_controller.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/de_0_led.v 1 1 " "Found 1 design units, including 1 entities, in source file de_0/synthesis/submodules/de_0_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE_0_led " "Found entity 1: DE_0_led" {  } { { "DE_0/synthesis/submodules/DE_0_led.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/de_0_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file de_0/synthesis/submodules/de_0_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE_0_onchip_memory " "Found entity 1: DE_0_onchip_memory" {  } { { "DE_0/synthesis/submodules/DE_0_onchip_memory.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/de_0_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file de_0/synthesis/submodules/de_0_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE_0_jtag_uart_sim_scfifo_w " "Found entity 1: DE_0_jtag_uart_sim_scfifo_w" {  } { { "DE_0/synthesis/submodules/DE_0_jtag_uart.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816422 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE_0_jtag_uart_scfifo_w " "Found entity 2: DE_0_jtag_uart_scfifo_w" {  } { { "DE_0/synthesis/submodules/DE_0_jtag_uart.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816422 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE_0_jtag_uart_sim_scfifo_r " "Found entity 3: DE_0_jtag_uart_sim_scfifo_r" {  } { { "DE_0/synthesis/submodules/DE_0_jtag_uart.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816422 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE_0_jtag_uart_scfifo_r " "Found entity 4: DE_0_jtag_uart_scfifo_r" {  } { { "DE_0/synthesis/submodules/DE_0_jtag_uart.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816422 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE_0_jtag_uart " "Found entity 5: DE_0_jtag_uart" {  } { { "DE_0/synthesis/submodules/DE_0_jtag_uart.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/de_0_nios2.v 21 21 " "Found 21 design units, including 21 entities, in source file de_0/synthesis/submodules/de_0_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE_0_nios2_register_bank_a_module " "Found entity 1: DE_0_nios2_register_bank_a_module" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816436 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE_0_nios2_register_bank_b_module " "Found entity 2: DE_0_nios2_register_bank_b_module" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816436 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE_0_nios2_nios2_oci_debug " "Found entity 3: DE_0_nios2_nios2_oci_debug" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816436 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE_0_nios2_ociram_sp_ram_module " "Found entity 4: DE_0_nios2_ociram_sp_ram_module" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816436 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE_0_nios2_nios2_ocimem " "Found entity 5: DE_0_nios2_nios2_ocimem" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816436 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE_0_nios2_nios2_avalon_reg " "Found entity 6: DE_0_nios2_nios2_avalon_reg" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816436 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE_0_nios2_nios2_oci_break " "Found entity 7: DE_0_nios2_nios2_oci_break" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816436 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE_0_nios2_nios2_oci_xbrk " "Found entity 8: DE_0_nios2_nios2_oci_xbrk" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816436 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE_0_nios2_nios2_oci_dbrk " "Found entity 9: DE_0_nios2_nios2_oci_dbrk" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816436 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE_0_nios2_nios2_oci_itrace " "Found entity 10: DE_0_nios2_nios2_oci_itrace" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816436 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE_0_nios2_nios2_oci_td_mode " "Found entity 11: DE_0_nios2_nios2_oci_td_mode" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816436 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE_0_nios2_nios2_oci_dtrace " "Found entity 12: DE_0_nios2_nios2_oci_dtrace" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816436 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE_0_nios2_nios2_oci_compute_tm_count " "Found entity 13: DE_0_nios2_nios2_oci_compute_tm_count" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816436 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE_0_nios2_nios2_oci_fifowp_inc " "Found entity 14: DE_0_nios2_nios2_oci_fifowp_inc" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816436 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE_0_nios2_nios2_oci_fifocount_inc " "Found entity 15: DE_0_nios2_nios2_oci_fifocount_inc" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816436 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE_0_nios2_nios2_oci_fifo " "Found entity 16: DE_0_nios2_nios2_oci_fifo" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816436 ""} { "Info" "ISGN_ENTITY_NAME" "17 DE_0_nios2_nios2_oci_pib " "Found entity 17: DE_0_nios2_nios2_oci_pib" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816436 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE_0_nios2_nios2_oci_im " "Found entity 18: DE_0_nios2_nios2_oci_im" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816436 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE_0_nios2_nios2_performance_monitors " "Found entity 19: DE_0_nios2_nios2_performance_monitors" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816436 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE_0_nios2_nios2_oci " "Found entity 20: DE_0_nios2_nios2_oci" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816436 ""} { "Info" "ISGN_ENTITY_NAME" "21 DE_0_nios2 " "Found entity 21: DE_0_nios2" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/de_0_nios2_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file de_0/synthesis/submodules/de_0_nios2_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE_0_nios2_jtag_debug_module_sysclk " "Found entity 1: DE_0_nios2_jtag_debug_module_sysclk" {  } { { "DE_0/synthesis/submodules/DE_0_nios2_jtag_debug_module_sysclk.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/de_0_nios2_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file de_0/synthesis/submodules/de_0_nios2_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE_0_nios2_jtag_debug_module_tck " "Found entity 1: DE_0_nios2_jtag_debug_module_tck" {  } { { "DE_0/synthesis/submodules/DE_0_nios2_jtag_debug_module_tck.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/de_0_nios2_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file de_0/synthesis/submodules/de_0_nios2_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE_0_nios2_jtag_debug_module_wrapper " "Found entity 1: DE_0_nios2_jtag_debug_module_wrapper" {  } { { "DE_0/synthesis/submodules/DE_0_nios2_jtag_debug_module_wrapper.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/de_0_nios2_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de_0/synthesis/submodules/de_0_nios2_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE_0_nios2_oci_test_bench " "Found entity 1: DE_0_nios2_oci_test_bench" {  } { { "DE_0/synthesis/submodules/DE_0_nios2_oci_test_bench.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/de_0_nios2_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de_0/synthesis/submodules/de_0_nios2_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE_0_nios2_test_bench " "Found entity 1: DE_0_nios2_test_bench" {  } { { "DE_0/synthesis/submodules/DE_0_nios2_test_bench.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_clk/sram_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sram_clk/sram_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram_clk-SYN " "Found design unit 1: sram_clk-SYN" {  } { { "sram_clk/sram_clk.vhd" "" { Text "D:/QuartusProject/sdram_2/sram_clk/sram_clk.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816483 ""} { "Info" "ISGN_ENTITY_NAME" "1 sram_clk " "Found entity 1: sram_clk" {  } { { "sram_clk/sram_clk.vhd" "" { Text "D:/QuartusProject/sdram_2/sram_clk/sram_clk.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_de0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sdram_de0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_DE0-bdf_type " "Found design unit 1: sdram_DE0-bdf_type" {  } { { "sdram_DE0.vhd" "" { Text "D:/QuartusProject/sdram_2/sdram_DE0.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816486 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram_DE0 " "Found entity 1: sdram_DE0" {  } { { "sdram_DE0.vhd" "" { Text "D:/QuartusProject/sdram_2/sdram_DE0.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/de_0_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file de_0/synthesis/submodules/de_0_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE_0_pll_dffpipe_l2c " "Found entity 1: DE_0_pll_dffpipe_l2c" {  } { { "DE_0/synthesis/submodules/DE_0_pll.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816500 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE_0_pll_stdsync_sv6 " "Found entity 2: DE_0_pll_stdsync_sv6" {  } { { "DE_0/synthesis/submodules/DE_0_pll.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816500 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE_0_pll_altpll_3842 " "Found entity 3: DE_0_pll_altpll_3842" {  } { { "DE_0/synthesis/submodules/DE_0_pll.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816500 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE_0_pll " "Found entity 4: DE_0_pll" {  } { { "DE_0/synthesis/submodules/DE_0_pll.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_pll.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de_0/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DE_0/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de_0/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "DE_0/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de_0/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "DE_0/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/de_0_rst_controller_002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de_0/synthesis/de_0_rst_controller_002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de_0_rst_controller_002-rtl " "Found design unit 1: de_0_rst_controller_002-rtl" {  } { { "DE_0/synthesis/de_0_rst_controller_002.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_rst_controller_002.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816553 ""} { "Info" "ISGN_ENTITY_NAME" "1 de_0_rst_controller_002 " "Found entity 1: de_0_rst_controller_002" {  } { { "DE_0/synthesis/de_0_rst_controller_002.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_rst_controller_002.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/de_0_pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de_0/synthesis/de_0_pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de_0_pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl " "Found design unit 1: de_0_pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl" {  } { { "DE_0/synthesis/de_0_pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816563 ""} { "Info" "ISGN_ENTITY_NAME" "1 de_0_pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo " "Found entity 1: de_0_pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" {  } { { "DE_0/synthesis/de_0_pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/de_0_pll_pll_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de_0/synthesis/de_0_pll_pll_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de_0_pll_pll_slave_translator-rtl " "Found design unit 1: de_0_pll_pll_slave_translator-rtl" {  } { { "DE_0/synthesis/de_0_pll_pll_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_pll_pll_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816569 ""} { "Info" "ISGN_ENTITY_NAME" "1 de_0_pll_pll_slave_translator " "Found entity 1: de_0_pll_pll_slave_translator" {  } { { "DE_0/synthesis/de_0_pll_pll_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_pll_pll_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102816569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102816569 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE_0_sdram_controller.v(316) " "Verilog HDL or VHDL warning at DE_0_sdram_controller.v(316): conditional expression evaluates to a constant" {  } { { "DE_0/synthesis/submodules/DE_0_sdram_controller.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_sdram_controller.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1584102816600 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE_0_sdram_controller.v(326) " "Verilog HDL or VHDL warning at DE_0_sdram_controller.v(326): conditional expression evaluates to a constant" {  } { { "DE_0/synthesis/submodules/DE_0_sdram_controller.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_sdram_controller.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1584102816601 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE_0_sdram_controller.v(336) " "Verilog HDL or VHDL warning at DE_0_sdram_controller.v(336): conditional expression evaluates to a constant" {  } { { "DE_0/synthesis/submodules/DE_0_sdram_controller.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_sdram_controller.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1584102816601 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE_0_sdram_controller.v(680) " "Verilog HDL or VHDL warning at DE_0_sdram_controller.v(680): conditional expression evaluates to a constant" {  } { { "DE_0/synthesis/submodules/DE_0_sdram_controller.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_sdram_controller.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1584102816602 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE_0_nios2.v(1567) " "Verilog HDL or VHDL warning at DE_0_nios2.v(1567): conditional expression evaluates to a constant" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1584102816606 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE_0_nios2.v(1569) " "Verilog HDL or VHDL warning at DE_0_nios2.v(1569): conditional expression evaluates to a constant" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1584102816606 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE_0_nios2.v(1725) " "Verilog HDL or VHDL warning at DE_0_nios2.v(1725): conditional expression evaluates to a constant" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1584102816606 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE_0_nios2.v(2553) " "Verilog HDL or VHDL warning at DE_0_nios2.v(2553): conditional expression evaluates to a constant" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1584102816609 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sdram_DE0 " "Elaborating entity \"sdram_DE0\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1584102817081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_clk sram_clk:b2v_inst " "Elaborating entity \"sram_clk\" for hierarchy \"sram_clk:b2v_inst\"" {  } { { "sdram_DE0.vhd" "b2v_inst" { Text "D:/QuartusProject/sdram_2/sdram_DE0.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sram_clk:b2v_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"sram_clk:b2v_inst\|altpll:altpll_component\"" {  } { { "sram_clk/sram_clk.vhd" "altpll_component" { Text "D:/QuartusProject/sdram_2/sram_clk/sram_clk.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817454 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sram_clk:b2v_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"sram_clk:b2v_inst\|altpll:altpll_component\"" {  } { { "sram_clk/sram_clk.vhd" "" { Text "D:/QuartusProject/sdram_2/sram_clk/sram_clk.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584102817476 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sram_clk:b2v_inst\|altpll:altpll_component " "Instantiated megafunction \"sram_clk:b2v_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=sram_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=sram_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817501 ""}  } { { "sram_clk/sram_clk.vhd" "" { Text "D:/QuartusProject/sdram_2/sram_clk/sram_clk.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1584102817501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sram_clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sram_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_clk_altpll " "Found entity 1: sram_clk_altpll" {  } { { "db/sram_clk_altpll.v" "" { Text "D:/QuartusProject/sdram_2/db/sram_clk_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102817603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102817603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_clk_altpll sram_clk:b2v_inst\|altpll:altpll_component\|sram_clk_altpll:auto_generated " "Elaborating entity \"sram_clk_altpll\" for hierarchy \"sram_clk:b2v_inst\|altpll:altpll_component\|sram_clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0 DE_0:b2v_u0 " "Elaborating entity \"DE_0\" for hierarchy \"DE_0:b2v_u0\"" {  } { { "sdram_DE0.vhd" "b2v_u0" { Text "D:/QuartusProject/sdram_2/sdram_DE0.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102817921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_nios2 DE_0:b2v_u0\|DE_0_nios2:nios2 " "Elaborating entity \"DE_0_nios2\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\"" {  } { { "DE_0/synthesis/DE_0.vhd" "nios2" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 2163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_nios2_test_bench DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench " "Elaborating entity \"DE_0_nios2_test_bench\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "the_DE_0_nios2_test_bench" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_nios2_register_bank_a_module DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_register_bank_a_module:DE_0_nios2_register_bank_a " "Elaborating entity \"DE_0_nios2_register_bank_a_module\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_register_bank_a_module:DE_0_nios2_register_bank_a\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "DE_0_nios2_register_bank_a" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_register_bank_a_module:DE_0_nios2_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_register_bank_a_module:DE_0_nios2_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "the_altsyncram" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818164 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_register_bank_a_module:DE_0_nios2_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_register_bank_a_module:DE_0_nios2_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584102818187 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_register_bank_a_module:DE_0_nios2_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_register_bank_a_module:DE_0_nios2_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE_0_nios2_rf_ram_a.mif " "Parameter \"init_file\" = \"DE_0_nios2_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818187 ""}  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1584102818187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jsf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jsf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jsf1 " "Found entity 1: altsyncram_jsf1" {  } { { "db/altsyncram_jsf1.tdf" "" { Text "D:/QuartusProject/sdram_2/db/altsyncram_jsf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102818279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102818279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jsf1 DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_register_bank_a_module:DE_0_nios2_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_jsf1:auto_generated " "Elaborating entity \"altsyncram_jsf1\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_register_bank_a_module:DE_0_nios2_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_jsf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_nios2_register_bank_b_module DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_register_bank_b_module:DE_0_nios2_register_bank_b " "Elaborating entity \"DE_0_nios2_register_bank_b_module\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_register_bank_b_module:DE_0_nios2_register_bank_b\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "DE_0_nios2_register_bank_b" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_register_bank_b_module:DE_0_nios2_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_register_bank_b_module:DE_0_nios2_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "the_altsyncram" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818389 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_register_bank_b_module:DE_0_nios2_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_register_bank_b_module:DE_0_nios2_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584102818393 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_register_bank_b_module:DE_0_nios2_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_register_bank_b_module:DE_0_nios2_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE_0_nios2_rf_ram_b.mif " "Parameter \"init_file\" = \"DE_0_nios2_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818393 ""}  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1584102818393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ksf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ksf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ksf1 " "Found entity 1: altsyncram_ksf1" {  } { { "db/altsyncram_ksf1.tdf" "" { Text "D:/QuartusProject/sdram_2/db/altsyncram_ksf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102818454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102818454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ksf1 DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_register_bank_b_module:DE_0_nios2_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_ksf1:auto_generated " "Elaborating entity \"altsyncram_ksf1\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_register_bank_b_module:DE_0_nios2_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_ksf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_nios2_nios2_oci DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci " "Elaborating entity \"DE_0_nios2_nios2_oci\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "the_DE_0_nios2_nios2_oci" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_nios2_nios2_oci_debug DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug " "Elaborating entity \"DE_0_nios2_nios2_oci_debug\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "the_DE_0_nios2_nios2_oci_debug" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "the_altera_std_synchronizer" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818544 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584102818545 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818545 ""}  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1584102818545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_nios2_nios2_ocimem DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_ocimem:the_DE_0_nios2_nios2_ocimem " "Elaborating entity \"DE_0_nios2_nios2_ocimem\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_ocimem:the_DE_0_nios2_nios2_ocimem\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "the_DE_0_nios2_nios2_ocimem" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_nios2_ociram_sp_ram_module DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_ocimem:the_DE_0_nios2_nios2_ocimem\|DE_0_nios2_ociram_sp_ram_module:DE_0_nios2_ociram_sp_ram " "Elaborating entity \"DE_0_nios2_ociram_sp_ram_module\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_ocimem:the_DE_0_nios2_nios2_ocimem\|DE_0_nios2_ociram_sp_ram_module:DE_0_nios2_ociram_sp_ram\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "DE_0_nios2_ociram_sp_ram" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_ocimem:the_DE_0_nios2_nios2_ocimem\|DE_0_nios2_ociram_sp_ram_module:DE_0_nios2_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_ocimem:the_DE_0_nios2_nios2_ocimem\|DE_0_nios2_ociram_sp_ram_module:DE_0_nios2_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "the_altsyncram" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818582 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_ocimem:the_DE_0_nios2_nios2_ocimem\|DE_0_nios2_ociram_sp_ram_module:DE_0_nios2_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_ocimem:the_DE_0_nios2_nios2_ocimem\|DE_0_nios2_ociram_sp_ram_module:DE_0_nios2_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584102818587 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_ocimem:the_DE_0_nios2_nios2_ocimem\|DE_0_nios2_ociram_sp_ram_module:DE_0_nios2_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_ocimem:the_DE_0_nios2_nios2_ocimem\|DE_0_nios2_ociram_sp_ram_module:DE_0_nios2_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE_0_nios2_ociram_default_contents.mif " "Parameter \"init_file\" = \"DE_0_nios2_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818587 ""}  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1584102818587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n971.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n971.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n971 " "Found entity 1: altsyncram_n971" {  } { { "db/altsyncram_n971.tdf" "" { Text "D:/QuartusProject/sdram_2/db/altsyncram_n971.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102818648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102818648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n971 DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_ocimem:the_DE_0_nios2_nios2_ocimem\|DE_0_nios2_ociram_sp_ram_module:DE_0_nios2_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_n971:auto_generated " "Elaborating entity \"altsyncram_n971\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_ocimem:the_DE_0_nios2_nios2_ocimem\|DE_0_nios2_ociram_sp_ram_module:DE_0_nios2_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_n971:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_nios2_nios2_avalon_reg DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_avalon_reg:the_DE_0_nios2_nios2_avalon_reg " "Elaborating entity \"DE_0_nios2_nios2_avalon_reg\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_avalon_reg:the_DE_0_nios2_nios2_avalon_reg\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "the_DE_0_nios2_nios2_avalon_reg" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_nios2_nios2_oci_break DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_break:the_DE_0_nios2_nios2_oci_break " "Elaborating entity \"DE_0_nios2_nios2_oci_break\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_break:the_DE_0_nios2_nios2_oci_break\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "the_DE_0_nios2_nios2_oci_break" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_nios2_nios2_oci_xbrk DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_xbrk:the_DE_0_nios2_nios2_oci_xbrk " "Elaborating entity \"DE_0_nios2_nios2_oci_xbrk\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_xbrk:the_DE_0_nios2_nios2_oci_xbrk\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "the_DE_0_nios2_nios2_oci_xbrk" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_nios2_nios2_oci_dbrk DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_dbrk:the_DE_0_nios2_nios2_oci_dbrk " "Elaborating entity \"DE_0_nios2_nios2_oci_dbrk\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_dbrk:the_DE_0_nios2_nios2_oci_dbrk\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "the_DE_0_nios2_nios2_oci_dbrk" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_nios2_nios2_oci_itrace DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_itrace:the_DE_0_nios2_nios2_oci_itrace " "Elaborating entity \"DE_0_nios2_nios2_oci_itrace\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_itrace:the_DE_0_nios2_nios2_oci_itrace\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "the_DE_0_nios2_nios2_oci_itrace" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_nios2_nios2_oci_dtrace DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_dtrace:the_DE_0_nios2_nios2_oci_dtrace " "Elaborating entity \"DE_0_nios2_nios2_oci_dtrace\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_dtrace:the_DE_0_nios2_nios2_oci_dtrace\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "the_DE_0_nios2_nios2_oci_dtrace" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_nios2_nios2_oci_td_mode DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_dtrace:the_DE_0_nios2_nios2_oci_dtrace\|DE_0_nios2_nios2_oci_td_mode:DE_0_nios2_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"DE_0_nios2_nios2_oci_td_mode\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_dtrace:the_DE_0_nios2_nios2_oci_dtrace\|DE_0_nios2_nios2_oci_td_mode:DE_0_nios2_nios2_oci_trc_ctrl_td_mode\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "DE_0_nios2_nios2_oci_trc_ctrl_td_mode" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_nios2_nios2_oci_fifo DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_fifo:the_DE_0_nios2_nios2_oci_fifo " "Elaborating entity \"DE_0_nios2_nios2_oci_fifo\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_fifo:the_DE_0_nios2_nios2_oci_fifo\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "the_DE_0_nios2_nios2_oci_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_nios2_nios2_oci_compute_tm_count DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_fifo:the_DE_0_nios2_nios2_oci_fifo\|DE_0_nios2_nios2_oci_compute_tm_count:DE_0_nios2_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"DE_0_nios2_nios2_oci_compute_tm_count\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_fifo:the_DE_0_nios2_nios2_oci_fifo\|DE_0_nios2_nios2_oci_compute_tm_count:DE_0_nios2_nios2_oci_compute_tm_count_tm_count\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "DE_0_nios2_nios2_oci_compute_tm_count_tm_count" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_nios2_nios2_oci_fifowp_inc DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_fifo:the_DE_0_nios2_nios2_oci_fifo\|DE_0_nios2_nios2_oci_fifowp_inc:DE_0_nios2_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"DE_0_nios2_nios2_oci_fifowp_inc\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_fifo:the_DE_0_nios2_nios2_oci_fifo\|DE_0_nios2_nios2_oci_fifowp_inc:DE_0_nios2_nios2_oci_fifowp_inc_fifowp\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "DE_0_nios2_nios2_oci_fifowp_inc_fifowp" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_nios2_nios2_oci_fifocount_inc DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_fifo:the_DE_0_nios2_nios2_oci_fifo\|DE_0_nios2_nios2_oci_fifocount_inc:DE_0_nios2_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"DE_0_nios2_nios2_oci_fifocount_inc\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_fifo:the_DE_0_nios2_nios2_oci_fifo\|DE_0_nios2_nios2_oci_fifocount_inc:DE_0_nios2_nios2_oci_fifocount_inc_fifocount\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "DE_0_nios2_nios2_oci_fifocount_inc_fifocount" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_nios2_oci_test_bench DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_fifo:the_DE_0_nios2_nios2_oci_fifo\|DE_0_nios2_oci_test_bench:the_DE_0_nios2_oci_test_bench " "Elaborating entity \"DE_0_nios2_oci_test_bench\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_fifo:the_DE_0_nios2_nios2_oci_fifo\|DE_0_nios2_oci_test_bench:the_DE_0_nios2_oci_test_bench\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "the_DE_0_nios2_oci_test_bench" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_nios2_nios2_oci_pib DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_pib:the_DE_0_nios2_nios2_oci_pib " "Elaborating entity \"DE_0_nios2_nios2_oci_pib\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_pib:the_DE_0_nios2_nios2_oci_pib\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "the_DE_0_nios2_nios2_oci_pib" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_nios2_nios2_oci_im DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_im:the_DE_0_nios2_nios2_oci_im " "Elaborating entity \"DE_0_nios2_nios2_oci_im\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_im:the_DE_0_nios2_nios2_oci_im\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "the_DE_0_nios2_nios2_oci_im" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_nios2_jtag_debug_module_wrapper DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper " "Elaborating entity \"DE_0_nios2_jtag_debug_module_wrapper\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "the_DE_0_nios2_jtag_debug_module_wrapper" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_nios2_jtag_debug_module_tck DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper\|DE_0_nios2_jtag_debug_module_tck:the_DE_0_nios2_jtag_debug_module_tck " "Elaborating entity \"DE_0_nios2_jtag_debug_module_tck\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper\|DE_0_nios2_jtag_debug_module_tck:the_DE_0_nios2_jtag_debug_module_tck\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2_jtag_debug_module_wrapper.v" "the_DE_0_nios2_jtag_debug_module_tck" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_nios2_jtag_debug_module_sysclk DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper\|DE_0_nios2_jtag_debug_module_sysclk:the_DE_0_nios2_jtag_debug_module_sysclk " "Elaborating entity \"DE_0_nios2_jtag_debug_module_sysclk\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper\|DE_0_nios2_jtag_debug_module_sysclk:the_DE_0_nios2_jtag_debug_module_sysclk\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2_jtag_debug_module_wrapper.v" "the_DE_0_nios2_jtag_debug_module_sysclk" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE_0_nios2_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE_0_nios2_jtag_debug_module_phy\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2_jtag_debug_module_wrapper.v" "DE_0_nios2_jtag_debug_module_phy" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818868 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE_0_nios2_jtag_debug_module_phy " "Elaborated megafunction instantiation \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE_0_nios2_jtag_debug_module_phy\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2_jtag_debug_module_wrapper.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584102818870 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE_0_nios2_jtag_debug_module_phy " "Instantiated megafunction \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE_0_nios2_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818870 ""}  } { { "DE_0/synthesis/submodules/DE_0_nios2_jtag_debug_module_wrapper.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1584102818870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE_0_nios2_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE_0_nios2_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818872 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE_0_nios2_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE_0_nios2_jtag_debug_module_phy " "Elaborated megafunction instantiation \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE_0_nios2_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE_0_nios2_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "DE_0/synthesis/submodules/DE_0_nios2_jtag_debug_module_wrapper.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_jtag_uart DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart " "Elaborating entity \"DE_0_jtag_uart\" for hierarchy \"DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\"" {  } { { "DE_0/synthesis/DE_0.vhd" "jtag_uart" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 2192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_jtag_uart_scfifo_w DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w " "Elaborating entity \"DE_0_jtag_uart_scfifo_w\" for hierarchy \"DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w\"" {  } { { "DE_0/synthesis/submodules/DE_0_jtag_uart.v" "the_DE_0_jtag_uart_scfifo_w" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE_0/synthesis/submodules/DE_0_jtag_uart.v" "wfifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818984 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE_0/synthesis/submodules/DE_0_jtag_uart.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584102818986 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102818986 ""}  } { { "DE_0/synthesis/submodules/DE_0_jtag_uart.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1584102818986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_aq21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_aq21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_aq21 " "Found entity 1: scfifo_aq21" {  } { { "db/scfifo_aq21.tdf" "" { Text "D:/QuartusProject/sdram_2/db/scfifo_aq21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102819057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102819057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_aq21 DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated " "Elaborating entity \"scfifo_aq21\" for hierarchy \"DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102819059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_h031.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_h031.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_h031 " "Found entity 1: a_dpfifo_h031" {  } { { "db/a_dpfifo_h031.tdf" "" { Text "D:/QuartusProject/sdram_2/db/a_dpfifo_h031.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102819078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102819078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_h031 DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo " "Elaborating entity \"a_dpfifo_h031\" for hierarchy \"DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\"" {  } { { "db/scfifo_aq21.tdf" "dpfifo" { Text "D:/QuartusProject/sdram_2/db/scfifo_aq21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102819080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/QuartusProject/sdram_2/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102819098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102819098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_h031.tdf" "fifo_state" { Text "D:/QuartusProject/sdram_2/db/a_dpfifo_h031.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102819101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4n7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4n7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4n7 " "Found entity 1: cntr_4n7" {  } { { "db/cntr_4n7.tdf" "" { Text "D:/QuartusProject/sdram_2/db/cntr_4n7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102819172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102819172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4n7 DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_4n7:count_usedw " "Elaborating entity \"cntr_4n7\" for hierarchy \"DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_4n7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/QuartusProject/sdram_2/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102819174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_ek21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_ek21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_ek21 " "Found entity 1: dpram_ek21" {  } { { "db/dpram_ek21.tdf" "" { Text "D:/QuartusProject/sdram_2/db/dpram_ek21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102819271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102819271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_ek21 DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram " "Elaborating entity \"dpram_ek21\" for hierarchy \"DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\"" {  } { { "db/a_dpfifo_h031.tdf" "FIFOram" { Text "D:/QuartusProject/sdram_2/db/a_dpfifo_h031.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102819273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i0m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i0m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i0m1 " "Found entity 1: altsyncram_i0m1" {  } { { "db/altsyncram_i0m1.tdf" "" { Text "D:/QuartusProject/sdram_2/db/altsyncram_i0m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102819330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102819330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i0m1 DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\|altsyncram_i0m1:altsyncram1 " "Elaborating entity \"altsyncram_i0m1\" for hierarchy \"DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\|altsyncram_i0m1:altsyncram1\"" {  } { { "db/dpram_ek21.tdf" "altsyncram1" { Text "D:/QuartusProject/sdram_2/db/dpram_ek21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102819333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_omb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_omb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_omb " "Found entity 1: cntr_omb" {  } { { "db/cntr_omb.tdf" "" { Text "D:/QuartusProject/sdram_2/db/cntr_omb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102819409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102819409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_omb DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|cntr_omb:rd_ptr_count " "Elaborating entity \"cntr_omb\" for hierarchy \"DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|cntr_omb:rd_ptr_count\"" {  } { { "db/a_dpfifo_h031.tdf" "rd_ptr_count" { Text "D:/QuartusProject/sdram_2/db/a_dpfifo_h031.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102819411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_jtag_uart_scfifo_r DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|DE_0_jtag_uart_scfifo_r:the_DE_0_jtag_uart_scfifo_r " "Elaborating entity \"DE_0_jtag_uart_scfifo_r\" for hierarchy \"DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|DE_0_jtag_uart_scfifo_r:the_DE_0_jtag_uart_scfifo_r\"" {  } { { "DE_0/synthesis/submodules/DE_0_jtag_uart.v" "the_DE_0_jtag_uart_scfifo_r" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102819418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE_0/synthesis/submodules/DE_0_jtag_uart.v" "DE_0_jtag_uart_alt_jtag_atlantic" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102819553 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE_0/synthesis/submodules/DE_0_jtag_uart.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584102819573 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102819573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102819573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102819573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102819573 ""}  } { { "DE_0/synthesis/submodules/DE_0_jtag_uart.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1584102819573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_onchip_memory DE_0:b2v_u0\|DE_0_onchip_memory:onchip_memory " "Elaborating entity \"DE_0_onchip_memory\" for hierarchy \"DE_0:b2v_u0\|DE_0_onchip_memory:onchip_memory\"" {  } { { "DE_0/synthesis/DE_0.vhd" "onchip_memory" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 2206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102819604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE_0:b2v_u0\|DE_0_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE_0:b2v_u0\|DE_0_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "DE_0/synthesis/submodules/DE_0_onchip_memory.v" "the_altsyncram" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_onchip_memory.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102819614 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE_0:b2v_u0\|DE_0_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE_0:b2v_u0\|DE_0_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "DE_0/synthesis/submodules/DE_0_onchip_memory.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_onchip_memory.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584102819620 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE_0:b2v_u0\|DE_0_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE_0:b2v_u0\|DE_0_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102819620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE_0_onchip_memory.hex " "Parameter \"init_file\" = \"DE_0_onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102819620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102819620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5750 " "Parameter \"maximum_depth\" = \"5750\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102819620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5750 " "Parameter \"numwords_a\" = \"5750\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102819620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102819620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102819620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102819620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102819620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102819620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102819620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102819620 ""}  } { { "DE_0/synthesis/submodules/DE_0_onchip_memory.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_onchip_memory.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1584102819620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5fc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5fc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5fc1 " "Found entity 1: altsyncram_5fc1" {  } { { "db/altsyncram_5fc1.tdf" "" { Text "D:/QuartusProject/sdram_2/db/altsyncram_5fc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584102819680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584102819680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5fc1 DE_0:b2v_u0\|DE_0_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_5fc1:auto_generated " "Elaborating entity \"altsyncram_5fc1\" for hierarchy \"DE_0:b2v_u0\|DE_0_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_5fc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102819682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_led DE_0:b2v_u0\|DE_0_led:led " "Elaborating entity \"DE_0_led\" for hierarchy \"DE_0:b2v_u0\|DE_0_led:led\"" {  } { { "DE_0/synthesis/DE_0.vhd" "led" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 2220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102819759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_sdram_controller DE_0:b2v_u0\|DE_0_sdram_controller:sdram_controller " "Elaborating entity \"DE_0_sdram_controller\" for hierarchy \"DE_0:b2v_u0\|DE_0_sdram_controller:sdram_controller\"" {  } { { "DE_0/synthesis/DE_0.vhd" "sdram_controller" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 2232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102819761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_sdram_controller_input_efifo_module DE_0:b2v_u0\|DE_0_sdram_controller:sdram_controller\|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module " "Elaborating entity \"DE_0_sdram_controller_input_efifo_module\" for hierarchy \"DE_0:b2v_u0\|DE_0_sdram_controller:sdram_controller\|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module\"" {  } { { "DE_0/synthesis/submodules/DE_0_sdram_controller.v" "the_DE_0_sdram_controller_input_efifo_module" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_sdram_controller.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102819783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_sysid DE_0:b2v_u0\|DE_0_sysid:sysid " "Elaborating entity \"DE_0_sysid\" for hierarchy \"DE_0:b2v_u0\|DE_0_sysid:sysid\"" {  } { { "DE_0/synthesis/DE_0.vhd" "sysid" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 2256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102819795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de_0_nios2_data_master_translator DE_0:b2v_u0\|de_0_nios2_data_master_translator:nios2_data_master_translator " "Elaborating entity \"de_0_nios2_data_master_translator\" for hierarchy \"DE_0:b2v_u0\|de_0_nios2_data_master_translator:nios2_data_master_translator\"" {  } { { "DE_0/synthesis/DE_0.vhd" "nios2_data_master_translator" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 2264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102819799 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid de_0_nios2_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at de_0_nios2_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_nios2_data_master_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819802 "|sdram_DE0|DE_0:b2v_u0|de_0_nios2_data_master_translator:nios2_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response de_0_nios2_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at de_0_nios2_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_nios2_data_master_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819802 "|sdram_DE0|DE_0:b2v_u0|de_0_nios2_data_master_translator:nios2_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid de_0_nios2_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at de_0_nios2_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_nios2_data_master_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819802 "|sdram_DE0|DE_0:b2v_u0|de_0_nios2_data_master_translator:nios2_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken de_0_nios2_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at de_0_nios2_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_nios2_data_master_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819802 "|sdram_DE0|DE_0:b2v_u0|de_0_nios2_data_master_translator:nios2_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest de_0_nios2_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at de_0_nios2_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_nios2_data_master_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819802 "|sdram_DE0|DE_0:b2v_u0|de_0_nios2_data_master_translator:nios2_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE_0:b2v_u0\|de_0_nios2_data_master_translator:nios2_data_master_translator\|altera_merlin_master_translator:nios2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE_0:b2v_u0\|de_0_nios2_data_master_translator:nios2_data_master_translator\|altera_merlin_master_translator:nios2_data_master_translator\"" {  } { { "DE_0/synthesis/de_0_nios2_data_master_translator.vhd" "nios2_data_master_translator" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102819804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de_0_nios2_instruction_master_translator DE_0:b2v_u0\|de_0_nios2_instruction_master_translator:nios2_instruction_master_translator " "Elaborating entity \"de_0_nios2_instruction_master_translator\" for hierarchy \"DE_0:b2v_u0\|de_0_nios2_instruction_master_translator:nios2_instruction_master_translator\"" {  } { { "DE_0/synthesis/DE_0.vhd" "nios2_instruction_master_translator" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 2328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102819809 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid de_0_nios2_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at de_0_nios2_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_nios2_instruction_master_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819821 "|sdram_DE0|DE_0:b2v_u0|de_0_nios2_instruction_master_translator:nios2_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response de_0_nios2_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at de_0_nios2_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_nios2_instruction_master_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819821 "|sdram_DE0|DE_0:b2v_u0|de_0_nios2_instruction_master_translator:nios2_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid de_0_nios2_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at de_0_nios2_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_nios2_instruction_master_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819821 "|sdram_DE0|DE_0:b2v_u0|de_0_nios2_instruction_master_translator:nios2_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken de_0_nios2_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at de_0_nios2_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_nios2_instruction_master_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819821 "|sdram_DE0|DE_0:b2v_u0|de_0_nios2_instruction_master_translator:nios2_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest de_0_nios2_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at de_0_nios2_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_nios2_instruction_master_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819821 "|sdram_DE0|DE_0:b2v_u0|de_0_nios2_instruction_master_translator:nios2_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE_0:b2v_u0\|de_0_nios2_instruction_master_translator:nios2_instruction_master_translator\|altera_merlin_master_translator:nios2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE_0:b2v_u0\|de_0_nios2_instruction_master_translator:nios2_instruction_master_translator\|altera_merlin_master_translator:nios2_instruction_master_translator\"" {  } { { "DE_0/synthesis/de_0_nios2_instruction_master_translator.vhd" "nios2_instruction_master_translator" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102819823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de_0_nios2_jtag_debug_module_translator DE_0:b2v_u0\|de_0_nios2_jtag_debug_module_translator:nios2_jtag_debug_module_translator " "Elaborating entity \"de_0_nios2_jtag_debug_module_translator\" for hierarchy \"DE_0:b2v_u0\|de_0_nios2_jtag_debug_module_translator:nios2_jtag_debug_module_translator\"" {  } { { "DE_0/synthesis/DE_0.vhd" "nios2_jtag_debug_module_translator" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 2392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102819827 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer de_0_nios2_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at de_0_nios2_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819829 "|sdram_DE0|DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator:nios2_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer de_0_nios2_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at de_0_nios2_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819829 "|sdram_DE0|DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator:nios2_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount de_0_nios2_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at de_0_nios2_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819829 "|sdram_DE0|DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator:nios2_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect de_0_nios2_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at de_0_nios2_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819829 "|sdram_DE0|DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator:nios2_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken de_0_nios2_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at de_0_nios2_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819829 "|sdram_DE0|DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator:nios2_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock de_0_nios2_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at de_0_nios2_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819829 "|sdram_DE0|DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator:nios2_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable de_0_nios2_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at de_0_nios2_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819829 "|sdram_DE0|DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator:nios2_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable de_0_nios2_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at de_0_nios2_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819829 "|sdram_DE0|DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator:nios2_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest de_0_nios2_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at de_0_nios2_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819830 "|sdram_DE0|DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator:nios2_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response de_0_nios2_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at de_0_nios2_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819830 "|sdram_DE0|DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator:nios2_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid de_0_nios2_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at de_0_nios2_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819830 "|sdram_DE0|DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator:nios2_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE_0:b2v_u0\|de_0_nios2_jtag_debug_module_translator:nios2_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE_0:b2v_u0\|de_0_nios2_jtag_debug_module_translator:nios2_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_jtag_debug_module_translator\"" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd" "nios2_jtag_debug_module_translator" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102819831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de_0_jtag_uart_avalon_jtag_slave_translator DE_0:b2v_u0\|de_0_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"de_0_jtag_uart_avalon_jtag_slave_translator\" for hierarchy \"DE_0:b2v_u0\|de_0_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "DE_0/synthesis/DE_0.vhd" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 2460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102819836 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer de_0_jtag_uart_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at de_0_jtag_uart_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819838 "|sdram_DE0|DE_0:b2v_u0|de_0_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer de_0_jtag_uart_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at de_0_jtag_uart_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819838 "|sdram_DE0|DE_0:b2v_u0|de_0_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount de_0_jtag_uart_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at de_0_jtag_uart_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819838 "|sdram_DE0|DE_0:b2v_u0|de_0_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable de_0_jtag_uart_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at de_0_jtag_uart_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819838 "|sdram_DE0|DE_0:b2v_u0|de_0_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken de_0_jtag_uart_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at de_0_jtag_uart_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819838 "|sdram_DE0|DE_0:b2v_u0|de_0_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess de_0_jtag_uart_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at de_0_jtag_uart_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819838 "|sdram_DE0|DE_0:b2v_u0|de_0_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock de_0_jtag_uart_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at de_0_jtag_uart_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819838 "|sdram_DE0|DE_0:b2v_u0|de_0_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable de_0_jtag_uart_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at de_0_jtag_uart_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819838 "|sdram_DE0|DE_0:b2v_u0|de_0_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable de_0_jtag_uart_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at de_0_jtag_uart_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819838 "|sdram_DE0|DE_0:b2v_u0|de_0_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest de_0_jtag_uart_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at de_0_jtag_uart_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819838 "|sdram_DE0|DE_0:b2v_u0|de_0_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response de_0_jtag_uart_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at de_0_jtag_uart_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819839 "|sdram_DE0|DE_0:b2v_u0|de_0_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid de_0_jtag_uart_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at de_0_jtag_uart_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819839 "|sdram_DE0|DE_0:b2v_u0|de_0_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE_0:b2v_u0\|de_0_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE_0:b2v_u0\|de_0_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102819840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de_0_onchip_memory_s1_translator DE_0:b2v_u0\|de_0_onchip_memory_s1_translator:onchip_memory_s1_translator " "Elaborating entity \"de_0_onchip_memory_s1_translator\" for hierarchy \"DE_0:b2v_u0\|de_0_onchip_memory_s1_translator:onchip_memory_s1_translator\"" {  } { { "DE_0/synthesis/DE_0.vhd" "onchip_memory_s1_translator" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 2528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102819859 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer de_0_onchip_memory_s1_translator.vhd(58) " "VHDL Signal Declaration warning at de_0_onchip_memory_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_onchip_memory_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_onchip_memory_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819862 "|sdram_DE0|DE_0:b2v_u0|de_0_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer de_0_onchip_memory_s1_translator.vhd(59) " "VHDL Signal Declaration warning at de_0_onchip_memory_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_onchip_memory_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_onchip_memory_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819862 "|sdram_DE0|DE_0:b2v_u0|de_0_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount de_0_onchip_memory_s1_translator.vhd(60) " "VHDL Signal Declaration warning at de_0_onchip_memory_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_onchip_memory_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_onchip_memory_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819862 "|sdram_DE0|DE_0:b2v_u0|de_0_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess de_0_onchip_memory_s1_translator.vhd(61) " "VHDL Signal Declaration warning at de_0_onchip_memory_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_onchip_memory_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_onchip_memory_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819862 "|sdram_DE0|DE_0:b2v_u0|de_0_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock de_0_onchip_memory_s1_translator.vhd(62) " "VHDL Signal Declaration warning at de_0_onchip_memory_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_onchip_memory_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_onchip_memory_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819863 "|sdram_DE0|DE_0:b2v_u0|de_0_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable de_0_onchip_memory_s1_translator.vhd(63) " "VHDL Signal Declaration warning at de_0_onchip_memory_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_onchip_memory_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_onchip_memory_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819863 "|sdram_DE0|DE_0:b2v_u0|de_0_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read de_0_onchip_memory_s1_translator.vhd(64) " "VHDL Signal Declaration warning at de_0_onchip_memory_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_onchip_memory_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_onchip_memory_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819863 "|sdram_DE0|DE_0:b2v_u0|de_0_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable de_0_onchip_memory_s1_translator.vhd(68) " "VHDL Signal Declaration warning at de_0_onchip_memory_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_onchip_memory_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_onchip_memory_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819863 "|sdram_DE0|DE_0:b2v_u0|de_0_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest de_0_onchip_memory_s1_translator.vhd(69) " "VHDL Signal Declaration warning at de_0_onchip_memory_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_onchip_memory_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_onchip_memory_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819863 "|sdram_DE0|DE_0:b2v_u0|de_0_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response de_0_onchip_memory_s1_translator.vhd(72) " "VHDL Signal Declaration warning at de_0_onchip_memory_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_onchip_memory_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_onchip_memory_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819863 "|sdram_DE0|DE_0:b2v_u0|de_0_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid de_0_onchip_memory_s1_translator.vhd(74) " "VHDL Signal Declaration warning at de_0_onchip_memory_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_onchip_memory_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_onchip_memory_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819863 "|sdram_DE0|DE_0:b2v_u0|de_0_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE_0:b2v_u0\|de_0_onchip_memory_s1_translator:onchip_memory_s1_translator\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE_0:b2v_u0\|de_0_onchip_memory_s1_translator:onchip_memory_s1_translator\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "DE_0/synthesis/de_0_onchip_memory_s1_translator.vhd" "onchip_memory_s1_translator" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_onchip_memory_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102819866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de_0_led_s1_translator DE_0:b2v_u0\|de_0_led_s1_translator:led_s1_translator " "Elaborating entity \"de_0_led_s1_translator\" for hierarchy \"DE_0:b2v_u0\|de_0_led_s1_translator:led_s1_translator\"" {  } { { "DE_0/synthesis/DE_0.vhd" "led_s1_translator" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 2596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102819872 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer de_0_led_s1_translator.vhd(56) " "VHDL Signal Declaration warning at de_0_led_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_led_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_led_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819874 "|sdram_DE0|DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer de_0_led_s1_translator.vhd(57) " "VHDL Signal Declaration warning at de_0_led_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_led_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_led_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819874 "|sdram_DE0|DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount de_0_led_s1_translator.vhd(58) " "VHDL Signal Declaration warning at de_0_led_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_led_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_led_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819874 "|sdram_DE0|DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable de_0_led_s1_translator.vhd(59) " "VHDL Signal Declaration warning at de_0_led_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_led_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_led_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819874 "|sdram_DE0|DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken de_0_led_s1_translator.vhd(60) " "VHDL Signal Declaration warning at de_0_led_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_led_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_led_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819874 "|sdram_DE0|DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess de_0_led_s1_translator.vhd(61) " "VHDL Signal Declaration warning at de_0_led_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_led_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_led_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819874 "|sdram_DE0|DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock de_0_led_s1_translator.vhd(62) " "VHDL Signal Declaration warning at de_0_led_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_led_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_led_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819874 "|sdram_DE0|DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable de_0_led_s1_translator.vhd(63) " "VHDL Signal Declaration warning at de_0_led_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_led_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_led_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819874 "|sdram_DE0|DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read de_0_led_s1_translator.vhd(64) " "VHDL Signal Declaration warning at de_0_led_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_led_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_led_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819874 "|sdram_DE0|DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable de_0_led_s1_translator.vhd(68) " "VHDL Signal Declaration warning at de_0_led_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_led_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_led_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819874 "|sdram_DE0|DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest de_0_led_s1_translator.vhd(69) " "VHDL Signal Declaration warning at de_0_led_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_led_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_led_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819874 "|sdram_DE0|DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response de_0_led_s1_translator.vhd(72) " "VHDL Signal Declaration warning at de_0_led_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_led_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_led_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819874 "|sdram_DE0|DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid de_0_led_s1_translator.vhd(74) " "VHDL Signal Declaration warning at de_0_led_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_led_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_led_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819874 "|sdram_DE0|DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE_0:b2v_u0\|de_0_led_s1_translator:led_s1_translator\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE_0:b2v_u0\|de_0_led_s1_translator:led_s1_translator\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "DE_0/synthesis/de_0_led_s1_translator.vhd" "led_s1_translator" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_led_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102819876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de_0_sdram_controller_s1_translator DE_0:b2v_u0\|de_0_sdram_controller_s1_translator:sdram_controller_s1_translator " "Elaborating entity \"de_0_sdram_controller_s1_translator\" for hierarchy \"DE_0:b2v_u0\|de_0_sdram_controller_s1_translator:sdram_controller_s1_translator\"" {  } { { "DE_0/synthesis/DE_0.vhd" "sdram_controller_s1_translator" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 2664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102819890 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer de_0_sdram_controller_s1_translator.vhd(60) " "VHDL Signal Declaration warning at de_0_sdram_controller_s1_translator.vhd(60): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819893 "|sdram_DE0|DE_0:b2v_u0|de_0_sdram_controller_s1_translator:sdram_controller_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer de_0_sdram_controller_s1_translator.vhd(61) " "VHDL Signal Declaration warning at de_0_sdram_controller_s1_translator.vhd(61): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819893 "|sdram_DE0|DE_0:b2v_u0|de_0_sdram_controller_s1_translator:sdram_controller_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount de_0_sdram_controller_s1_translator.vhd(62) " "VHDL Signal Declaration warning at de_0_sdram_controller_s1_translator.vhd(62): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819893 "|sdram_DE0|DE_0:b2v_u0|de_0_sdram_controller_s1_translator:sdram_controller_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken de_0_sdram_controller_s1_translator.vhd(63) " "VHDL Signal Declaration warning at de_0_sdram_controller_s1_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819894 "|sdram_DE0|DE_0:b2v_u0|de_0_sdram_controller_s1_translator:sdram_controller_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess de_0_sdram_controller_s1_translator.vhd(64) " "VHDL Signal Declaration warning at de_0_sdram_controller_s1_translator.vhd(64): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819894 "|sdram_DE0|DE_0:b2v_u0|de_0_sdram_controller_s1_translator:sdram_controller_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock de_0_sdram_controller_s1_translator.vhd(65) " "VHDL Signal Declaration warning at de_0_sdram_controller_s1_translator.vhd(65): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819894 "|sdram_DE0|DE_0:b2v_u0|de_0_sdram_controller_s1_translator:sdram_controller_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable de_0_sdram_controller_s1_translator.vhd(66) " "VHDL Signal Declaration warning at de_0_sdram_controller_s1_translator.vhd(66): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819894 "|sdram_DE0|DE_0:b2v_u0|de_0_sdram_controller_s1_translator:sdram_controller_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable de_0_sdram_controller_s1_translator.vhd(68) " "VHDL Signal Declaration warning at de_0_sdram_controller_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819894 "|sdram_DE0|DE_0:b2v_u0|de_0_sdram_controller_s1_translator:sdram_controller_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest de_0_sdram_controller_s1_translator.vhd(69) " "VHDL Signal Declaration warning at de_0_sdram_controller_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819894 "|sdram_DE0|DE_0:b2v_u0|de_0_sdram_controller_s1_translator:sdram_controller_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response de_0_sdram_controller_s1_translator.vhd(72) " "VHDL Signal Declaration warning at de_0_sdram_controller_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819894 "|sdram_DE0|DE_0:b2v_u0|de_0_sdram_controller_s1_translator:sdram_controller_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid de_0_sdram_controller_s1_translator.vhd(74) " "VHDL Signal Declaration warning at de_0_sdram_controller_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819894 "|sdram_DE0|DE_0:b2v_u0|de_0_sdram_controller_s1_translator:sdram_controller_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE_0:b2v_u0\|de_0_sdram_controller_s1_translator:sdram_controller_s1_translator\|altera_merlin_slave_translator:sdram_controller_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE_0:b2v_u0\|de_0_sdram_controller_s1_translator:sdram_controller_s1_translator\|altera_merlin_slave_translator:sdram_controller_s1_translator\"" {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator.vhd" "sdram_controller_s1_translator" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102819897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de_0_sysid_control_slave_translator DE_0:b2v_u0\|de_0_sysid_control_slave_translator:sysid_control_slave_translator " "Elaborating entity \"de_0_sysid_control_slave_translator\" for hierarchy \"DE_0:b2v_u0\|de_0_sysid_control_slave_translator:sysid_control_slave_translator\"" {  } { { "DE_0/synthesis/DE_0.vhd" "sysid_control_slave_translator" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 2732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102819903 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer de_0_sysid_control_slave_translator.vhd(53) " "VHDL Signal Declaration warning at de_0_sysid_control_slave_translator.vhd(53): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819906 "|sdram_DE0|DE_0:b2v_u0|de_0_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer de_0_sysid_control_slave_translator.vhd(54) " "VHDL Signal Declaration warning at de_0_sysid_control_slave_translator.vhd(54): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819906 "|sdram_DE0|DE_0:b2v_u0|de_0_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount de_0_sysid_control_slave_translator.vhd(55) " "VHDL Signal Declaration warning at de_0_sysid_control_slave_translator.vhd(55): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819906 "|sdram_DE0|DE_0:b2v_u0|de_0_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable de_0_sysid_control_slave_translator.vhd(56) " "VHDL Signal Declaration warning at de_0_sysid_control_slave_translator.vhd(56): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819906 "|sdram_DE0|DE_0:b2v_u0|de_0_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect de_0_sysid_control_slave_translator.vhd(57) " "VHDL Signal Declaration warning at de_0_sysid_control_slave_translator.vhd(57): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819906 "|sdram_DE0|DE_0:b2v_u0|de_0_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken de_0_sysid_control_slave_translator.vhd(58) " "VHDL Signal Declaration warning at de_0_sysid_control_slave_translator.vhd(58): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819906 "|sdram_DE0|DE_0:b2v_u0|de_0_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess de_0_sysid_control_slave_translator.vhd(59) " "VHDL Signal Declaration warning at de_0_sysid_control_slave_translator.vhd(59): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819906 "|sdram_DE0|DE_0:b2v_u0|de_0_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock de_0_sysid_control_slave_translator.vhd(60) " "VHDL Signal Declaration warning at de_0_sysid_control_slave_translator.vhd(60): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819906 "|sdram_DE0|DE_0:b2v_u0|de_0_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable de_0_sysid_control_slave_translator.vhd(61) " "VHDL Signal Declaration warning at de_0_sysid_control_slave_translator.vhd(61): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819906 "|sdram_DE0|DE_0:b2v_u0|de_0_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read de_0_sysid_control_slave_translator.vhd(62) " "VHDL Signal Declaration warning at de_0_sysid_control_slave_translator.vhd(62): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819907 "|sdram_DE0|DE_0:b2v_u0|de_0_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_write de_0_sysid_control_slave_translator.vhd(66) " "VHDL Signal Declaration warning at de_0_sysid_control_slave_translator.vhd(66): used implicit default value for signal \"av_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819907 "|sdram_DE0|DE_0:b2v_u0|de_0_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable de_0_sysid_control_slave_translator.vhd(67) " "VHDL Signal Declaration warning at de_0_sysid_control_slave_translator.vhd(67): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819907 "|sdram_DE0|DE_0:b2v_u0|de_0_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writedata de_0_sysid_control_slave_translator.vhd(68) " "VHDL Signal Declaration warning at de_0_sysid_control_slave_translator.vhd(68): used implicit default value for signal \"av_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819907 "|sdram_DE0|DE_0:b2v_u0|de_0_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest de_0_sysid_control_slave_translator.vhd(69) " "VHDL Signal Declaration warning at de_0_sysid_control_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819907 "|sdram_DE0|DE_0:b2v_u0|de_0_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response de_0_sysid_control_slave_translator.vhd(72) " "VHDL Signal Declaration warning at de_0_sysid_control_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819907 "|sdram_DE0|DE_0:b2v_u0|de_0_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid de_0_sysid_control_slave_translator.vhd(74) " "VHDL Signal Declaration warning at de_0_sysid_control_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819907 "|sdram_DE0|DE_0:b2v_u0|de_0_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE_0:b2v_u0\|de_0_sysid_control_slave_translator:sysid_control_slave_translator\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE_0:b2v_u0\|de_0_sysid_control_slave_translator:sysid_control_slave_translator\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" "sysid_control_slave_translator" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102819909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE_0:b2v_u0\|altera_merlin_master_agent:nios2_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE_0:b2v_u0\|altera_merlin_master_agent:nios2_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "DE_0/synthesis/DE_0.vhd" "nios2_data_master_translator_avalon_universal_master_0_agent" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 2800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102819913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE_0:b2v_u0\|altera_merlin_master_agent:nios2_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE_0:b2v_u0\|altera_merlin_master_agent:nios2_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "DE_0/synthesis/DE_0.vhd" "nios2_instruction_master_translator_avalon_universal_master_0_agent" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 2882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102819926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent DE_0:b2v_u0\|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent\" for hierarchy \"DE_0:b2v_u0\|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "DE_0/synthesis/DE_0.vhd" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 2964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102819931 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819934 "|sdram_DE0|DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE_0:b2v_u0\|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE_0:b2v_u0\|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102819936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE_0:b2v_u0\|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE_0:b2v_u0\|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE_0/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102819942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo DE_0:b2v_u0\|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"DE_0:b2v_u0\|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "DE_0/synthesis/DE_0.vhd" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 3047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102819948 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819950 "|sdram_DE0|DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819950 "|sdram_DE0|DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819950 "|sdram_DE0|DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819950 "|sdram_DE0|DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819950 "|sdram_DE0|DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102819950 "|sdram_DE0|DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE_0:b2v_u0\|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE_0:b2v_u0\|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102819952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent DE_0:b2v_u0\|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent\" for hierarchy \"DE_0:b2v_u0\|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "DE_0/synthesis/DE_0.vhd" "sdram_controller_s1_translator_avalon_universal_slave_0_agent" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 3468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102819989 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102820010 "|sdram_DE0|DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE_0:b2v_u0\|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE_0:b2v_u0\|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent.vhd" "sdram_controller_s1_translator_avalon_universal_slave_0_agent" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102820014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE_0:b2v_u0\|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE_0:b2v_u0\|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE_0/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102820020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo DE_0:b2v_u0\|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"DE_0:b2v_u0\|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "DE_0/synthesis/DE_0.vhd" "sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 3551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102820026 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102820035 "|sdram_DE0|DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102820035 "|sdram_DE0|DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102820035 "|sdram_DE0|DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102820035 "|sdram_DE0|DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102820035 "|sdram_DE0|DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102820035 "|sdram_DE0|DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE_0:b2v_u0\|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE_0:b2v_u0\|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102820037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo DE_0:b2v_u0\|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\" for hierarchy \"DE_0:b2v_u0\|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "DE_0/synthesis/DE_0.vhd" "sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 3594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102820046 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33) " "VHDL Signal Declaration warning at de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102820047 "|sdram_DE0|DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34) " "VHDL Signal Declaration warning at de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102820047 "|sdram_DE0|DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37) " "VHDL Signal Declaration warning at de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102820048 "|sdram_DE0|DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45) " "VHDL Signal Declaration warning at de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102820048 "|sdram_DE0|DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46) " "VHDL Signal Declaration warning at de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102820048 "|sdram_DE0|DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_endofpacket de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47) " "VHDL Signal Declaration warning at de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47): used implicit default value for signal \"out_endofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102820048 "|sdram_DE0|DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48) " "VHDL Signal Declaration warning at de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102820048 "|sdram_DE0|DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_startofpacket de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49) " "VHDL Signal Declaration warning at de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49): used implicit default value for signal \"out_startofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102820048 "|sdram_DE0|DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE_0:b2v_u0\|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE_0:b2v_u0\|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102820050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_addr_router DE_0:b2v_u0\|DE_0_addr_router:addr_router " "Elaborating entity \"DE_0_addr_router\" for hierarchy \"DE_0:b2v_u0\|DE_0_addr_router:addr_router\"" {  } { { "DE_0/synthesis/DE_0.vhd" "addr_router" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 3763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102820084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_addr_router_default_decode DE_0:b2v_u0\|DE_0_addr_router:addr_router\|DE_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"DE_0_addr_router_default_decode\" for hierarchy \"DE_0:b2v_u0\|DE_0_addr_router:addr_router\|DE_0_addr_router_default_decode:the_default_decode\"" {  } { { "DE_0/synthesis/submodules/DE_0_addr_router.sv" "the_default_decode" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_addr_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102820089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_addr_router_001 DE_0:b2v_u0\|DE_0_addr_router_001:addr_router_001 " "Elaborating entity \"DE_0_addr_router_001\" for hierarchy \"DE_0:b2v_u0\|DE_0_addr_router_001:addr_router_001\"" {  } { { "DE_0/synthesis/DE_0.vhd" "addr_router_001" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 3780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102820094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_addr_router_001_default_decode DE_0:b2v_u0\|DE_0_addr_router_001:addr_router_001\|DE_0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"DE_0_addr_router_001_default_decode\" for hierarchy \"DE_0:b2v_u0\|DE_0_addr_router_001:addr_router_001\|DE_0_addr_router_001_default_decode:the_default_decode\"" {  } { { "DE_0/synthesis/submodules/DE_0_addr_router_001.sv" "the_default_decode" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_addr_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102820119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_id_router DE_0:b2v_u0\|DE_0_id_router:id_router " "Elaborating entity \"DE_0_id_router\" for hierarchy \"DE_0:b2v_u0\|DE_0_id_router:id_router\"" {  } { { "DE_0/synthesis/DE_0.vhd" "id_router" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 3797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102820123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_id_router_default_decode DE_0:b2v_u0\|DE_0_id_router:id_router\|DE_0_id_router_default_decode:the_default_decode " "Elaborating entity \"DE_0_id_router_default_decode\" for hierarchy \"DE_0:b2v_u0\|DE_0_id_router:id_router\|DE_0_id_router_default_decode:the_default_decode\"" {  } { { "DE_0/synthesis/submodules/DE_0_id_router.sv" "the_default_decode" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102820127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_id_router_002 DE_0:b2v_u0\|DE_0_id_router_002:id_router_002 " "Elaborating entity \"DE_0_id_router_002\" for hierarchy \"DE_0:b2v_u0\|DE_0_id_router_002:id_router_002\"" {  } { { "DE_0/synthesis/DE_0.vhd" "id_router_002" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 3831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102820134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_id_router_002_default_decode DE_0:b2v_u0\|DE_0_id_router_002:id_router_002\|DE_0_id_router_002_default_decode:the_default_decode " "Elaborating entity \"DE_0_id_router_002_default_decode\" for hierarchy \"DE_0:b2v_u0\|DE_0_id_router_002:id_router_002\|DE_0_id_router_002_default_decode:the_default_decode\"" {  } { { "DE_0/synthesis/submodules/DE_0_id_router_002.sv" "the_default_decode" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102820138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_id_router_004 DE_0:b2v_u0\|DE_0_id_router_004:id_router_004 " "Elaborating entity \"DE_0_id_router_004\" for hierarchy \"DE_0:b2v_u0\|DE_0_id_router_004:id_router_004\"" {  } { { "DE_0/synthesis/DE_0.vhd" "id_router_004" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 3865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102820143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_id_router_004_default_decode DE_0:b2v_u0\|DE_0_id_router_004:id_router_004\|DE_0_id_router_004_default_decode:the_default_decode " "Elaborating entity \"DE_0_id_router_004_default_decode\" for hierarchy \"DE_0:b2v_u0\|DE_0_id_router_004:id_router_004\|DE_0_id_router_004_default_decode:the_default_decode\"" {  } { { "DE_0/synthesis/submodules/DE_0_id_router_004.sv" "the_default_decode" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_id_router_004.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102820147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE_0:b2v_u0\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE_0:b2v_u0\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "DE_0/synthesis/DE_0.vhd" "burst_adapter" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 3899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102820153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only DE_0:b2v_u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"DE_0:b2v_u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "DE_0/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102820157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de_0_rst_controller DE_0:b2v_u0\|de_0_rst_controller:rst_controller " "Elaborating entity \"de_0_rst_controller\" for hierarchy \"DE_0:b2v_u0\|de_0_rst_controller:rst_controller\"" {  } { { "DE_0/synthesis/DE_0.vhd" "rst_controller" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 3949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102820161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE_0:b2v_u0\|de_0_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE_0:b2v_u0\|de_0_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "DE_0/synthesis/de_0_rst_controller.vhd" "rst_controller" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_rst_controller.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102820163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE_0:b2v_u0\|de_0_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE_0:b2v_u0\|de_0_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "DE_0/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102820165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de_0_rst_controller_001 DE_0:b2v_u0\|de_0_rst_controller_001:rst_controller_001 " "Elaborating entity \"de_0_rst_controller_001\" for hierarchy \"DE_0:b2v_u0\|de_0_rst_controller_001:rst_controller_001\"" {  } { { "DE_0/synthesis/DE_0.vhd" "rst_controller_001" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 3978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102820186 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req de_0_rst_controller_001.vhd(35) " "VHDL Signal Declaration warning at de_0_rst_controller_001.vhd(35): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_rst_controller_001.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_rst_controller_001.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584102820187 "|sdram_DE0|DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE_0:b2v_u0\|de_0_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE_0:b2v_u0\|de_0_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "DE_0/synthesis/de_0_rst_controller_001.vhd" "rst_controller_001" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_rst_controller_001.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102820189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_cmd_xbar_demux DE_0:b2v_u0\|DE_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"DE_0_cmd_xbar_demux\" for hierarchy \"DE_0:b2v_u0\|DE_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "DE_0/synthesis/DE_0.vhd" "cmd_xbar_demux" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 4007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102820193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_cmd_xbar_demux_001 DE_0:b2v_u0\|DE_0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"DE_0_cmd_xbar_demux_001\" for hierarchy \"DE_0:b2v_u0\|DE_0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "DE_0/synthesis/DE_0.vhd" "cmd_xbar_demux_001" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 4055 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102820199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_cmd_xbar_mux DE_0:b2v_u0\|DE_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"DE_0_cmd_xbar_mux\" for hierarchy \"DE_0:b2v_u0\|DE_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "DE_0/synthesis/DE_0.vhd" "cmd_xbar_mux" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 4097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102820202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE_0:b2v_u0\|DE_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE_0:b2v_u0\|DE_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE_0/synthesis/submodules/DE_0_cmd_xbar_mux.sv" "arb" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102820207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE_0:b2v_u0\|DE_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE_0:b2v_u0\|DE_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE_0/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102820210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_rsp_xbar_demux DE_0:b2v_u0\|DE_0_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"DE_0_rsp_xbar_demux\" for hierarchy \"DE_0:b2v_u0\|DE_0_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "DE_0/synthesis/DE_0.vhd" "rsp_xbar_demux" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 4217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102820230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_rsp_xbar_demux_002 DE_0:b2v_u0\|DE_0_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"DE_0_rsp_xbar_demux_002\" for hierarchy \"DE_0:b2v_u0\|DE_0_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "DE_0/synthesis/DE_0.vhd" "rsp_xbar_demux_002" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 4265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102820236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_rsp_xbar_mux DE_0:b2v_u0\|DE_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"DE_0_rsp_xbar_mux\" for hierarchy \"DE_0:b2v_u0\|DE_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "DE_0/synthesis/DE_0.vhd" "rsp_xbar_mux" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 4355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102820253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE_0:b2v_u0\|DE_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE_0:b2v_u0\|DE_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE_0/synthesis/submodules/DE_0_rsp_xbar_mux.sv" "arb" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_rsp_xbar_mux.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102820258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE_0:b2v_u0\|DE_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE_0:b2v_u0\|DE_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE_0/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102820261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_rsp_xbar_mux_001 DE_0:b2v_u0\|DE_0_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"DE_0_rsp_xbar_mux_001\" for hierarchy \"DE_0:b2v_u0\|DE_0_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "DE_0/synthesis/DE_0.vhd" "rsp_xbar_mux_001" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 4403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102820266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE_0:b2v_u0\|DE_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE_0:b2v_u0\|DE_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "DE_0/synthesis/submodules/DE_0_rsp_xbar_mux_001.sv" "arb" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_rsp_xbar_mux_001.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102820271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE_0:b2v_u0\|DE_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE_0:b2v_u0\|DE_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE_0/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102820274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de_0_width_adapter DE_0:b2v_u0\|de_0_width_adapter:width_adapter " "Elaborating entity \"de_0_width_adapter\" for hierarchy \"DE_0:b2v_u0\|de_0_width_adapter:width_adapter\"" {  } { { "DE_0/synthesis/DE_0.vhd" "width_adapter" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 4445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102820290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE_0:b2v_u0\|de_0_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE_0:b2v_u0\|de_0_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter\"" {  } { { "DE_0/synthesis/de_0_width_adapter.vhd" "width_adapter" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_width_adapter.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102820306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de_0_width_adapter_001 DE_0:b2v_u0\|de_0_width_adapter_001:width_adapter_001 " "Elaborating entity \"de_0_width_adapter_001\" for hierarchy \"DE_0:b2v_u0\|de_0_width_adapter_001:width_adapter_001\"" {  } { { "DE_0/synthesis/DE_0.vhd" "width_adapter_001" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 4505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102820316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE_0:b2v_u0\|de_0_width_adapter_001:width_adapter_001\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE_0:b2v_u0\|de_0_width_adapter_001:width_adapter_001\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "DE_0/synthesis/de_0_width_adapter_001.vhd" "width_adapter_001" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_width_adapter_001.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102820330 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "DE_0/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1584102820333 "|sdram_DE0|DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "DE_0/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1584102820334 "|sdram_DE0|DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "DE_0/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1584102820334 "|sdram_DE0|DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "DE_0/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1584102820334 "|sdram_DE0|DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_irq_mapper DE_0:b2v_u0\|DE_0_irq_mapper:irq_mapper " "Elaborating entity \"DE_0_irq_mapper\" for hierarchy \"DE_0:b2v_u0\|DE_0_irq_mapper:irq_mapper\"" {  } { { "DE_0/synthesis/DE_0.vhd" "irq_mapper" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 4565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584102820338 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584102821033 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584102821033 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584102821033 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584102821033 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584102821034 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584102821034 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584102821051 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584102821051 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584102821051 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584102821051 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584102821051 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584102821051 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584102821060 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584102821060 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584102821060 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584102821060 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584102821060 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584102821060 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584102821069 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584102821069 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584102821069 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584102821069 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584102821069 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584102821069 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "DE_0:b2v_u0\|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem " "RAM logic \"DE_0:b2v_u0\|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "DE_0/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1584102823656 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1584102823656 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1584102825722 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "DE_0/synthesis/submodules/DE_0_sdram_controller.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_sdram_controller.v" 440 -1 0 } } { "DE_0/synthesis/submodules/DE_0_sdram_controller.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_sdram_controller.v" 354 -1 0 } } { "DE_0/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 3167 -1 0 } } { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 4133 -1 0 } } { "DE_0/synthesis/submodules/DE_0_sdram_controller.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_sdram_controller.v" 304 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "DE_0/synthesis/submodules/DE_0_jtag_uart.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_jtag_uart.v" 348 -1 0 } } { "DE_0/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "DE_0/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 3740 -1 0 } } { "DE_0/synthesis/submodules/DE_0_jtag_uart.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_jtag_uart.v" 393 -1 0 } } { "DE_0/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 599 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1584102825918 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1584102825920 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_wire_cke VCC " "Pin \"sdram_wire_cke\" is stuck at VCC" {  } { { "sdram_DE0.vhd" "" { Text "D:/QuartusProject/sdram_2/sdram_DE0.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1584102826910 "|sdram_DE0|sdram_wire_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1584102826910 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584102827283 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "276 " "276 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1584102828635 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1584102828847 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1584102828847 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1584102828910 "|sdram_DE0|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1584102828910 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584102829013 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/QuartusProject/sdram_2/output_files/sdram.map.smsg " "Generated suppressed messages file D:/QuartusProject/sdram_2/output_files/sdram.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1584102829527 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1584102830424 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584102830424 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2979 " "Implemented 2979 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1584102831188 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1584102831188 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1584102831188 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2780 " "Implemented 2780 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1584102831188 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1584102831188 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1584102831188 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1584102831188 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 148 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 148 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1584102831314 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 13 18:03:51 2020 " "Processing ended: Fri Mar 13 18:03:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1584102831314 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1584102831314 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1584102831314 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1584102831314 ""}
