# 24-bit Complex Instruction Set Computer
  -32 instructions
  -4 addressing modes, direct, register indirect, register indirect auto increment, auto increment
  
  
Developed using Vivado IP integratior and block design. Target FPGA for simulation and testing, Xilinx Artix 7.
