<profile>

<section name = "Vivado HLS Report for 'TPG'" level="0">
<item name = "Date">Thu Dec  6 20:13:42 2018
</item>
<item name = "Version">2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)</item>
<item name = "Project">NTPG</item>
<item name = "Solution">solution3</item>
<item name = "Product family">kintexu</item>
<item name = "Target device">xcku115-flvb2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">6.25</item>
<item name = "Clock uncertainty (ns)">0.78</item>
<item name = "Estimated clock period (ns)">5.09</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">4, 4, 5, 5, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 2, -, -</column>
<column name="Expression">-, -, 0, 307</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 1</column>
<column name="Register">-, -, 274, -</column>
<specialColumn name="Available SLR">2160, 2760, 663360, 331680</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0</specialColumn>
<specialColumn name="Available">4320, 5520, 1326720, 663360</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="TPG_am_submul_12nbkb_U1">TPG_am_submul_12nbkb, (i0 - i1) * i2</column>
<column name="TPG_mul_mul_7s_18cud_U2">TPG_mul_mul_7s_18cud, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="addconv_3_i_cast_fu_459_p2">+, 0, 0, 9, 18, 18</column>
<column name="addconv_3_i_fu_453_p2">+, 0, 0, 9, 19, 19</column>
<column name="tmp2_fu_411_p2">+, 0, 0, 9, 19, 19</column>
<column name="tmp3_fu_437_p2">+, 0, 0, 9, 19, 19</column>
<column name="tmp4_fu_426_p2">+, 0, 0, 9, 19, 19</column>
<column name="tmp_1_i_fu_185_p2">+, 0, 0, 5, 2, 5</column>
<column name="tmp_8_fu_432_p2">+, 0, 0, 18, 18, 18</column>
<column name="tmp_9_fu_442_p2">+, 0, 0, 9, 18, 18</column>
<column name="tmp_s_fu_447_p2">+, 0, 0, 18, 18, 18</column>
<column name="p_neg_i_fu_230_p2">-, 0, 0, 24, 1, 24</column>
<column name="r_V_2_fu_252_p2">-, 0, 0, 25, 25, 25</column>
<column name="r_V_4_2_i_fu_388_p2">-, 0, 0, 24, 24, 24</column>
<column name="r_V_4_3_i_fu_294_p2">-, 0, 0, 24, 24, 24</column>
<column name="out_0_peakOut">and, 0, 0, 1, 1, 1</column>
<column name="tmp_2_i_fu_195_p2">ashr, 0, 0, 55, 21, 21</column>
<column name="icmp_fu_130_p2">icmp, 0, 0, 3, 8, 1</column>
<column name="tmp_17_i_fu_485_p2">icmp, 0, 0, 7, 18, 18</column>
<column name="tmp_18_i_fu_494_p2">icmp, 0, 0, 7, 18, 18</column>
<column name="o_filOut_V_fu_473_p3">select, 0, 0, 18, 1, 1</column>
<column name="p_lincoeff_V_i_fu_136_p3">select, 0, 0, 24, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">1, 6, 1, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="base_V_reg_532">12, 0, 12, 0</column>
<column name="linearizerOutput_V_reg_552">18, 0, 18, 0</column>
<column name="mult_reg_542">8, 0, 8, 0</column>
<column name="o_filOut_V_reg_579">18, 0, 18, 0</column>
<column name="r_V_1_reg_547">21, 0, 21, 0</column>
<column name="r_V_4_i_reg_562">25, 0, 25, 0</column>
<column name="reg_peak_reg_V_0_0">18, 0, 18, 0</column>
<column name="reg_peak_reg_V_0_1">18, 0, 18, 0</column>
<column name="reg_shift_reg_V_0_0">18, 0, 18, 0</column>
<column name="reg_shift_reg_V_0_1">18, 0, 18, 0</column>
<column name="reg_shift_reg_V_0_2">18, 0, 18, 0</column>
<column name="reg_shift_reg_V_0_3">18, 0, 18, 0</column>
<column name="shiftlin_V_reg_537">4, 0, 4, 0</column>
<column name="tmp_13_i_reg_557">19, 0, 19, 0</column>
<column name="tmp_4_reg_568">18, 0, 18, 0</column>
<column name="tmp_7_reg_574">18, 0, 18, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, TPG, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, TPG, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, TPG, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, TPG, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, TPG, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, TPG, return value</column>
<column name="in_0_data_input_V">in, 14, ap_none, in_0_data_input_V, pointer</column>
<column name="in_0_lincoeff_V">in, 24, ap_none, in_0_lincoeff_V, pointer</column>
<column name="out_0_filOut_V">out, 18, ap_vld, out_0_filOut_V, pointer</column>
<column name="out_0_filOut_V_ap_vld">out, 1, ap_vld, out_0_filOut_V, pointer</column>
<column name="out_0_peakOut">out, 1, ap_vld, out_0_peakOut, pointer</column>
<column name="out_0_peakOut_ap_vld">out, 1, ap_vld, out_0_peakOut, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">5.09</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'in_0_data_input_V_r', TPG.cc:15">read, 0.00, 0.00, -, -, -, wire, read, &apos;in_0_data_input_V&apos;, -, -, -, -, -</column>
<column name="'uncorrectedADC.V', TPG.cc:40->TPG.cc:15">trunc, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'lhs.V', TPG.cc:46->TPG.cc:15">zext, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'r.V', TPG.cc:46->TPG.cc:15">sub, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'lhs.V', TPG.cc:48->TPG.cc:15">sext, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'r.V', TPG.cc:48->TPG.cc:15">mul, 5.09, 5.09, -, -, -, -, -, -, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
