###############################################################################
# Created by write_sdc
###############################################################################
current_design ibex_wb_stage
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name core_clock -period 17.4000 [get_ports {clk_i}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {en_wb_i}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_is_compressed_id_i}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_perf_count_id_i}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_type_wb_i[0]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_type_wb_i[1]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_resp_err_i}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_resp_valid_i}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[0]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[10]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[11]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[12]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[13]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[14]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[15]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[16]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[17]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[18]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[19]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[1]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[20]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[21]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[22]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[23]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[24]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[25]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[26]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[27]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[28]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[29]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[2]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[30]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[31]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[3]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[4]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[5]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[6]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[7]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[8]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_i[9]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_waddr_id_i[0]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_waddr_id_i[1]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_waddr_id_i[2]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_waddr_id_i[3]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_waddr_id_i[4]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_i[0]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_i[10]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_i[11]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_i[12]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_i[13]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_i[14]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_i[15]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_i[16]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_i[17]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_i[18]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_i[19]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_i[1]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_i[20]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_i[21]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_i[22]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_i[23]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_i[24]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_i[25]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_i[26]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_i[27]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_i[28]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_i[29]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_i[2]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_i[30]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_i[31]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_i[3]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_i[4]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_i[5]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_i[6]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_i[7]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_i[8]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_id_i[9]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_lsu_i[0]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_lsu_i[10]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_lsu_i[11]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_lsu_i[12]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_lsu_i[13]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_lsu_i[14]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_lsu_i[15]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_lsu_i[16]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_lsu_i[17]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_lsu_i[18]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_lsu_i[19]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_lsu_i[1]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_lsu_i[20]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_lsu_i[21]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_lsu_i[22]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_lsu_i[23]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_lsu_i[24]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_lsu_i[25]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_lsu_i[26]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_lsu_i[27]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_lsu_i[28]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_lsu_i[29]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_lsu_i[2]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_lsu_i[30]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_lsu_i[31]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_lsu_i[3]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_lsu_i[4]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_lsu_i[5]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_lsu_i[6]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_lsu_i[7]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_lsu_i[8]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_lsu_i[9]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_we_id_i}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_we_lsu_i}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rst_ni}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_done_wb_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {outstanding_load_wb_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {outstanding_store_wb_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_wb_o[0]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_wb_o[10]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_wb_o[11]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_wb_o[12]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_wb_o[13]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_wb_o[14]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_wb_o[15]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_wb_o[16]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_wb_o[17]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_wb_o[18]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_wb_o[19]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_wb_o[1]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_wb_o[20]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_wb_o[21]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_wb_o[22]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_wb_o[23]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_wb_o[24]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_wb_o[25]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_wb_o[26]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_wb_o[27]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_wb_o[28]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_wb_o[29]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_wb_o[2]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_wb_o[30]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_wb_o[31]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_wb_o[3]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_wb_o[4]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_wb_o[5]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_wb_o[6]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_wb_o[7]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_wb_o[8]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_wb_o[9]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {perf_instr_ret_compressed_wb_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {perf_instr_ret_wb_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {ready_wb_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_waddr_wb_o[0]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_waddr_wb_o[1]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_waddr_wb_o[2]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_waddr_wb_o[3]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_waddr_wb_o[4]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_o[0]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_o[10]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_o[11]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_o[12]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_o[13]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_o[14]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_o[15]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_o[16]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_o[17]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_o[18]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_o[19]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_o[1]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_o[20]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_o[21]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_o[22]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_o[23]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_o[24]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_o[25]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_o[26]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_o[27]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_o[28]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_o[29]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_o[2]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_o[30]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_o[31]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_o[3]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_o[4]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_o[5]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_o[6]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_o[7]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_o[8]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_fwd_wb_o[9]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_wb_o[0]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_wb_o[10]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_wb_o[11]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_wb_o[12]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_wb_o[13]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_wb_o[14]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_wb_o[15]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_wb_o[16]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_wb_o[17]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_wb_o[18]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_wb_o[19]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_wb_o[1]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_wb_o[20]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_wb_o[21]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_wb_o[22]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_wb_o[23]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_wb_o[24]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_wb_o[25]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_wb_o[26]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_wb_o[27]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_wb_o[28]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_wb_o[29]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_wb_o[2]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_wb_o[30]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_wb_o[31]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_wb_o[3]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_wb_o[4]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_wb_o[5]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_wb_o[6]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_wb_o[7]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_wb_o[8]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_wdata_wb_o[9]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_we_wb_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rf_write_wb_o}]
###############################################################################
# Environment
###############################################################################
###############################################################################
# Design Rules
###############################################################################
