set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {LUT_toplevel.vo LUT_toplevel_v.sdo}}
	{{"Fast Model"} {LUT_toplevel_fast.vo LUT_toplevel_v_fast.sdo}}
}
