{"hierarchy":{"paths":[["doc:\/\/VHDLMachines\/documentation\/VHDLMachines","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementVHDLRepresentable"]]},"primaryContentSections":[{"declarations":[{"tokens":[{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"architecture"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"Architecture","preciseIdentifier":"s:11VHDLParsing12ArchitectureV"},{"kind":"text","text":" { "},{"kind":"keyword","text":"get"},{"kind":"text","text":" }"}],"platforms":["Linux"],"languages":["swift"]}],"kind":"declarations"}],"kind":"symbol","identifier":{"url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementVHDLRepresentable\/architecture","interfaceLanguage":"swift"},"metadata":{"required":true,"roleHeading":"Instance Property","symbolKind":"property","fragments":[{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"architecture"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12ArchitectureV","text":"Architecture"}],"externalID":"s:12VHDLMachines28ArrangementVHDLRepresentableP12architecture11VHDLParsing12ArchitectureVvp","title":"architecture","modules":[{"name":"VHDLMachines"}],"role":"symbol"},"abstract":[{"text":"The architecture of the representation.","type":"text"}],"schemaVersion":{"patch":0,"major":0,"minor":3},"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlmachines\/arrangementvhdlrepresentable\/architecture"]}],"sections":[],"references":{"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]},"doc://VHDLMachines/documentation/VHDLMachines/ArrangementVHDLRepresentable":{"navigatorTitle":[{"text":"ArrangementVHDLRepresentable","kind":"identifier"}],"fragments":[{"text":"protocol","kind":"keyword"},{"text":" ","kind":"text"},{"text":"ArrangementVHDLRepresentable","kind":"identifier"}],"title":"ArrangementVHDLRepresentable","role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementVHDLRepresentable","url":"\/documentation\/vhdlmachines\/arrangementvhdlrepresentable","kind":"symbol","abstract":[{"text":"An arrangement representation in ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":".","type":"text"}]},"doc://VHDLMachines/documentation/VHDLMachines/ArrangementVHDLRepresentable/architecture":{"type":"topic","role":"symbol","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementVHDLRepresentable\/architecture","kind":"symbol","abstract":[{"type":"text","text":"The architecture of the representation."}],"url":"\/documentation\/vhdlmachines\/arrangementvhdlrepresentable\/architecture","required":true,"title":"architecture","fragments":[{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"text":"architecture","kind":"identifier"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","text":"Architecture","preciseIdentifier":"s:11VHDLParsing12ArchitectureV"}]}}}