# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do alu_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/alu_reg_5bit {C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/alu_reg_5bit/alu_top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:53 on Jan 15,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/alu_reg_5bit" C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/alu_reg_5bit/alu_top.sv 
# -- Compiling module alu_top
# 
# Top level modules:
# 	alu_top
# End time: 22:50:53 on Jan 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/alu_reg_5bit {C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/alu_reg_5bit/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:54 on Jan 15,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/alu_reg_5bit" C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/alu_reg_5bit/alu.sv 
# -- Compiling module alu
# ** Error (suppressible): C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/alu_reg_5bit/alu.sv(39): (vlog-2244) Variable 'result' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# End time: 22:50:54 on Jan 15,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./alu_top_run_msim_rtl_verilog.do line 9
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/alu_reg_5bit {C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/alu_reg_5b..."
