module top_module(
  input a,
  input b,
  output out
);
  
  // Implement the AND gate logic
  assign out = a & b;
  
endmodule
