---
title: Register-VS_2_0
description: Dieser Abschnitt enthält Referenzinformationen zu den von Vertex Shader Version 2 0 implementierten Eingabe-und Ausgabe Registern \_ .
ms.assetid: e5ef015e-1e4d-41b3-95da-3b44ef0bd73e
ms.topic: article
ms.date: 05/31/2018
topic_type:
- kbArticle
api_name: ''
api_type: ''
api_location: ''
ms.openlocfilehash: 156367ec08a5f1ecd94181be56558f4ba07005b4
ms.sourcegitcommit: 2d531328b6ed82d4ad971a45a5131b430c5866f7
ms.translationtype: MT
ms.contentlocale: de-DE
ms.lasthandoff: 09/16/2019
ms.locfileid: "104036809"
---
# <a name="registers---vs_2_0"></a><span data-ttu-id="861ae-103">Register-vs \_ 2 \_ 0</span><span class="sxs-lookup"><span data-stu-id="861ae-103">Registers - vs\_2\_0</span></span>

<span data-ttu-id="861ae-104">Dieser Abschnitt enthält Referenzinformationen zu den von Vertex Shader Version 2 0 implementierten Eingabe-und Ausgabe Registern \_ .</span><span class="sxs-lookup"><span data-stu-id="861ae-104">This section contains reference information for the input and output registers implemented by vertex shader version 2\_0.</span></span>

## <a name="input-registers"></a><span data-ttu-id="861ae-105">Eingabe Register</span><span class="sxs-lookup"><span data-stu-id="861ae-105">Input Registers</span></span>



| <span data-ttu-id="861ae-106">Register</span><span class="sxs-lookup"><span data-stu-id="861ae-106">Register</span></span> | <span data-ttu-id="861ae-107">Name</span><span class="sxs-lookup"><span data-stu-id="861ae-107">Name</span></span>                                                                                      | <span data-ttu-id="861ae-108">Anzahl</span><span class="sxs-lookup"><span data-stu-id="861ae-108">Count</span></span>      | <span data-ttu-id="861ae-109">R/W</span><span class="sxs-lookup"><span data-stu-id="861ae-109">R/W</span></span> | <span data-ttu-id="861ae-110">\# Leseports</span><span class="sxs-lookup"><span data-stu-id="861ae-110">\# Read ports</span></span> | <span data-ttu-id="861ae-111">\# Lese-/inst-</span><span class="sxs-lookup"><span data-stu-id="861ae-111">\# Reads / inst</span></span> | <span data-ttu-id="861ae-112">Dimension</span><span class="sxs-lookup"><span data-stu-id="861ae-112">Dimension</span></span> | <span data-ttu-id="861ae-113">Reladdr</span><span class="sxs-lookup"><span data-stu-id="861ae-113">RelAddr</span></span> | <span data-ttu-id="861ae-114">der Arbeitszeittabelle</span><span class="sxs-lookup"><span data-stu-id="861ae-114">Defaults</span></span>     | <span data-ttu-id="861ae-115">Erfordert DCL</span><span class="sxs-lookup"><span data-stu-id="861ae-115">Requires DCL</span></span> |
|----------|-------------------------------------------------------------------------------------------|------------|-----|---------------|-----------------|-----------|---------|--------------|--------------|
| <span data-ttu-id="861ae-116">Ramelow\#</span><span class="sxs-lookup"><span data-stu-id="861ae-116">v\#</span></span>      | [<span data-ttu-id="861ae-117">Eingabe Register</span><span class="sxs-lookup"><span data-stu-id="861ae-117">Input Register</span></span>](dx9-graphics-reference-asm-vs-registers-input.md)                       | <span data-ttu-id="861ae-118">16</span><span class="sxs-lookup"><span data-stu-id="861ae-118">16</span></span>         | <span data-ttu-id="861ae-119">R</span><span class="sxs-lookup"><span data-stu-id="861ae-119">R</span></span>   | <span data-ttu-id="861ae-120">1</span><span class="sxs-lookup"><span data-stu-id="861ae-120">1</span></span>             | <span data-ttu-id="861ae-121">Unbegrenzt</span><span class="sxs-lookup"><span data-stu-id="861ae-121">Unlimited</span></span>       | <span data-ttu-id="861ae-122">4</span><span class="sxs-lookup"><span data-stu-id="861ae-122">4</span></span>         | <span data-ttu-id="861ae-123">Nein</span><span class="sxs-lookup"><span data-stu-id="861ae-123">No</span></span>      | <span data-ttu-id="861ae-124">Siehe Hinweis 1</span><span class="sxs-lookup"><span data-stu-id="861ae-124">See note 1</span></span>   | <span data-ttu-id="861ae-125">Ja</span><span class="sxs-lookup"><span data-stu-id="861ae-125">Yes</span></span>          |
| <span data-ttu-id="861ae-126">r\#</span><span class="sxs-lookup"><span data-stu-id="861ae-126">r\#</span></span>      | [<span data-ttu-id="861ae-127">Temporäres Register</span><span class="sxs-lookup"><span data-stu-id="861ae-127">Temporary Register</span></span>](dx9-graphics-reference-asm-vs-registers-temporary.md)               | <span data-ttu-id="861ae-128">12</span><span class="sxs-lookup"><span data-stu-id="861ae-128">12</span></span>         | <span data-ttu-id="861ae-129">R/W</span><span class="sxs-lookup"><span data-stu-id="861ae-129">R/W</span></span> | <span data-ttu-id="861ae-130">3</span><span class="sxs-lookup"><span data-stu-id="861ae-130">3</span></span>             | <span data-ttu-id="861ae-131">Unbegrenzt</span><span class="sxs-lookup"><span data-stu-id="861ae-131">Unlimited</span></span>       | <span data-ttu-id="861ae-132">4</span><span class="sxs-lookup"><span data-stu-id="861ae-132">4</span></span>         | <span data-ttu-id="861ae-133">Nein</span><span class="sxs-lookup"><span data-stu-id="861ae-133">No</span></span>      | <span data-ttu-id="861ae-134">Keine</span><span class="sxs-lookup"><span data-stu-id="861ae-134">None</span></span>         | <span data-ttu-id="861ae-135">Nein</span><span class="sxs-lookup"><span data-stu-id="861ae-135">No</span></span>           |
| <span data-ttu-id="861ae-136">c\#</span><span class="sxs-lookup"><span data-stu-id="861ae-136">c\#</span></span>      | [<span data-ttu-id="861ae-137">Konstantes float-Register</span><span class="sxs-lookup"><span data-stu-id="861ae-137">Constant Float Register</span></span>](dx9-graphics-reference-asm-vs-registers-constant-float.md)     | <span data-ttu-id="861ae-138">Siehe Hinweis 2</span><span class="sxs-lookup"><span data-stu-id="861ae-138">See note 2</span></span> | <span data-ttu-id="861ae-139">R</span><span class="sxs-lookup"><span data-stu-id="861ae-139">R</span></span>   | <span data-ttu-id="861ae-140">1</span><span class="sxs-lookup"><span data-stu-id="861ae-140">1</span></span>             | <span data-ttu-id="861ae-141">2</span><span class="sxs-lookup"><span data-stu-id="861ae-141">2</span></span>               | <span data-ttu-id="861ae-142">4</span><span class="sxs-lookup"><span data-stu-id="861ae-142">4</span></span>         | <span data-ttu-id="861ae-143">a0/Al</span><span class="sxs-lookup"><span data-stu-id="861ae-143">a0 / aL</span></span> | <span data-ttu-id="861ae-144">(0, 0, 0, 0)</span><span class="sxs-lookup"><span data-stu-id="861ae-144">(0, 0, 0, 0)</span></span> | <span data-ttu-id="861ae-145">Nein</span><span class="sxs-lookup"><span data-stu-id="861ae-145">No</span></span>           |
| <span data-ttu-id="861ae-146">a0</span><span class="sxs-lookup"><span data-stu-id="861ae-146">a0</span></span>       | [<span data-ttu-id="861ae-147">Adress Register</span><span class="sxs-lookup"><span data-stu-id="861ae-147">Address Register</span></span>](dx9-graphics-reference-asm-vs-registers-address.md)                   | <span data-ttu-id="861ae-148">1</span><span class="sxs-lookup"><span data-stu-id="861ae-148">1</span></span>          | <span data-ttu-id="861ae-149">R/W</span><span class="sxs-lookup"><span data-stu-id="861ae-149">R/W</span></span> | <span data-ttu-id="861ae-150">1</span><span class="sxs-lookup"><span data-stu-id="861ae-150">1</span></span>             | <span data-ttu-id="861ae-151">2</span><span class="sxs-lookup"><span data-stu-id="861ae-151">2</span></span>               | <span data-ttu-id="861ae-152">4</span><span class="sxs-lookup"><span data-stu-id="861ae-152">4</span></span>         | <span data-ttu-id="861ae-153">Nein</span><span class="sxs-lookup"><span data-stu-id="861ae-153">No</span></span>      | <span data-ttu-id="861ae-154">Keine</span><span class="sxs-lookup"><span data-stu-id="861ae-154">None</span></span>         | <span data-ttu-id="861ae-155">Nein</span><span class="sxs-lookup"><span data-stu-id="861ae-155">No</span></span>           |
| <span data-ttu-id="861ae-156">b\#</span><span class="sxs-lookup"><span data-stu-id="861ae-156">b\#</span></span>      | [<span data-ttu-id="861ae-157">Konstantes boolesches Register</span><span class="sxs-lookup"><span data-stu-id="861ae-157">Constant Boolean Register</span></span>](dx9-graphics-reference-asm-vs-registers-constant-boolean.md) | <span data-ttu-id="861ae-158">16</span><span class="sxs-lookup"><span data-stu-id="861ae-158">16</span></span>         | <span data-ttu-id="861ae-159">R</span><span class="sxs-lookup"><span data-stu-id="861ae-159">R</span></span>   | <span data-ttu-id="861ae-160">1</span><span class="sxs-lookup"><span data-stu-id="861ae-160">1</span></span>             | <span data-ttu-id="861ae-161">1</span><span class="sxs-lookup"><span data-stu-id="861ae-161">1</span></span>               | <span data-ttu-id="861ae-162">1</span><span class="sxs-lookup"><span data-stu-id="861ae-162">1</span></span>         | <span data-ttu-id="861ae-163">Nein</span><span class="sxs-lookup"><span data-stu-id="861ae-163">No</span></span>      | <span data-ttu-id="861ae-164">FALSE</span><span class="sxs-lookup"><span data-stu-id="861ae-164">FALSE</span></span>        | <span data-ttu-id="861ae-165">Nein</span><span class="sxs-lookup"><span data-stu-id="861ae-165">No</span></span>           |
| <span data-ttu-id="861ae-166">Ich\#</span><span class="sxs-lookup"><span data-stu-id="861ae-166">i\#</span></span>      | [<span data-ttu-id="861ae-167">Konstanter ganzzahliges Register</span><span class="sxs-lookup"><span data-stu-id="861ae-167">Constant Integer Register</span></span>](dx9-graphics-reference-asm-vs-registers-constant-integer.md) | <span data-ttu-id="861ae-168">16</span><span class="sxs-lookup"><span data-stu-id="861ae-168">16</span></span>         | <span data-ttu-id="861ae-169">R</span><span class="sxs-lookup"><span data-stu-id="861ae-169">R</span></span>   | <span data-ttu-id="861ae-170">1</span><span class="sxs-lookup"><span data-stu-id="861ae-170">1</span></span>             | <span data-ttu-id="861ae-171">1</span><span class="sxs-lookup"><span data-stu-id="861ae-171">1</span></span>               | <span data-ttu-id="861ae-172">4</span><span class="sxs-lookup"><span data-stu-id="861ae-172">4</span></span>         | <span data-ttu-id="861ae-173">Nein</span><span class="sxs-lookup"><span data-stu-id="861ae-173">No</span></span>      | <span data-ttu-id="861ae-174">(0, 0, 0, 0)</span><span class="sxs-lookup"><span data-stu-id="861ae-174">(0, 0, 0, 0)</span></span> | <span data-ttu-id="861ae-175">Nein</span><span class="sxs-lookup"><span data-stu-id="861ae-175">No</span></span>           |
| <span data-ttu-id="861ae-176">irdische</span><span class="sxs-lookup"><span data-stu-id="861ae-176">aL</span></span>       | [<span data-ttu-id="861ae-177">Schleifen-Counter-Register</span><span class="sxs-lookup"><span data-stu-id="861ae-177">Loop Counter Register</span></span>](dx9-graphics-reference-asm-vs-registers-loop-counter.md)         | <span data-ttu-id="861ae-178">1</span><span class="sxs-lookup"><span data-stu-id="861ae-178">1</span></span>          | <span data-ttu-id="861ae-179">R</span><span class="sxs-lookup"><span data-stu-id="861ae-179">R</span></span>   | <span data-ttu-id="861ae-180">1</span><span class="sxs-lookup"><span data-stu-id="861ae-180">1</span></span>             | <span data-ttu-id="861ae-181">2</span><span class="sxs-lookup"><span data-stu-id="861ae-181">2</span></span>               | <span data-ttu-id="861ae-182">1</span><span class="sxs-lookup"><span data-stu-id="861ae-182">1</span></span>         | <span data-ttu-id="861ae-183">Nein</span><span class="sxs-lookup"><span data-stu-id="861ae-183">No</span></span>      | <span data-ttu-id="861ae-184">Keine</span><span class="sxs-lookup"><span data-stu-id="861ae-184">None</span></span>         | <span data-ttu-id="861ae-185">Nein</span><span class="sxs-lookup"><span data-stu-id="861ae-185">No</span></span>           |



 

<span data-ttu-id="861ae-186">Hinweise:</span><span class="sxs-lookup"><span data-stu-id="861ae-186">Notes:</span></span>

1.  <span data-ttu-id="861ae-187">Partiell (0, 0, 0, 1): Wenn nur eine Teilmenge von Kanälen aktualisiert wird, werden die restlichen Kanäle standardmäßig auf (0, 0, 0, 1) festgelegt.</span><span class="sxs-lookup"><span data-stu-id="861ae-187">Partial (0, 0, 0, 1) - If only a subset of channels are updated, the remaining channels will default to (0, 0, 0, 1).</span></span>
2.  <span data-ttu-id="861ae-188">Gleich D3DCAPS9. Maxvertexshaderconst (mindestens 256 für vs \_ 2 \_ 0).</span><span class="sxs-lookup"><span data-stu-id="861ae-188">Equal to D3DCAPS9.MaxVertexShaderConst (at least 256 for vs\_2\_0).</span></span>

## <a name="output-registers"></a><span data-ttu-id="861ae-189">Ausgabe Register</span><span class="sxs-lookup"><span data-stu-id="861ae-189">Output Registers</span></span>



| <span data-ttu-id="861ae-190">Register</span><span class="sxs-lookup"><span data-stu-id="861ae-190">Register</span></span> | <span data-ttu-id="861ae-191">Name</span><span class="sxs-lookup"><span data-stu-id="861ae-191">Name</span></span>                                                                                          | <span data-ttu-id="861ae-192">Anzahl</span><span class="sxs-lookup"><span data-stu-id="861ae-192">Count</span></span> | <span data-ttu-id="861ae-193">R/W</span><span class="sxs-lookup"><span data-stu-id="861ae-193">R/W</span></span> | <span data-ttu-id="861ae-194">Dimension</span><span class="sxs-lookup"><span data-stu-id="861ae-194">Dimension</span></span> | <span data-ttu-id="861ae-195">Reladdr</span><span class="sxs-lookup"><span data-stu-id="861ae-195">RelAddr</span></span> | <span data-ttu-id="861ae-196">der Arbeitszeittabelle</span><span class="sxs-lookup"><span data-stu-id="861ae-196">Defaults</span></span> | <span data-ttu-id="861ae-197">Erfordert DCL</span><span class="sxs-lookup"><span data-stu-id="861ae-197">Requires DCL</span></span> |
|----------|-----------------------------------------------------------------------------------------------|-------|-----|-----------|---------|----------|--------------|
| <span data-ttu-id="861ae-198">OPOS</span><span class="sxs-lookup"><span data-stu-id="861ae-198">oPos</span></span>     | [<span data-ttu-id="861ae-199">Positions Register</span><span class="sxs-lookup"><span data-stu-id="861ae-199">Position Register</span></span>](dx9-graphics-reference-asm-vs-registers-position.md)                     | <span data-ttu-id="861ae-200">1</span><span class="sxs-lookup"><span data-stu-id="861ae-200">1</span></span>     | <span data-ttu-id="861ae-201">W</span><span class="sxs-lookup"><span data-stu-id="861ae-201">W</span></span>   | <span data-ttu-id="861ae-202">4</span><span class="sxs-lookup"><span data-stu-id="861ae-202">4</span></span>         | <span data-ttu-id="861ae-203">Nein</span><span class="sxs-lookup"><span data-stu-id="861ae-203">No</span></span>      | <span data-ttu-id="861ae-204">Keine</span><span class="sxs-lookup"><span data-stu-id="861ae-204">None</span></span>     | <span data-ttu-id="861ae-205">Nein</span><span class="sxs-lookup"><span data-stu-id="861ae-205">No</span></span>           |
| <span data-ttu-id="861ae-206">onebel</span><span class="sxs-lookup"><span data-stu-id="861ae-206">oFog</span></span>     | [<span data-ttu-id="861ae-207">Nebelregister</span><span class="sxs-lookup"><span data-stu-id="861ae-207">Fog Register</span></span>](dx9-graphics-reference-asm-vs-registers-fog.md)                               | <span data-ttu-id="861ae-208">1</span><span class="sxs-lookup"><span data-stu-id="861ae-208">1</span></span>     | <span data-ttu-id="861ae-209">W</span><span class="sxs-lookup"><span data-stu-id="861ae-209">W</span></span>   | <span data-ttu-id="861ae-210">1</span><span class="sxs-lookup"><span data-stu-id="861ae-210">1</span></span>         | <span data-ttu-id="861ae-211">Nein</span><span class="sxs-lookup"><span data-stu-id="861ae-211">No</span></span>      | <span data-ttu-id="861ae-212">Keine</span><span class="sxs-lookup"><span data-stu-id="861ae-212">None</span></span>     | <span data-ttu-id="861ae-213">Nein</span><span class="sxs-lookup"><span data-stu-id="861ae-213">No</span></span>           |
| <span data-ttu-id="861ae-214">oPts</span><span class="sxs-lookup"><span data-stu-id="861ae-214">oPts</span></span>     | [<span data-ttu-id="861ae-215">Punktgröße registrieren</span><span class="sxs-lookup"><span data-stu-id="861ae-215">Point Size Register</span></span>](dx9-graphics-reference-asm-vs-registers-point-size.md)                 | <span data-ttu-id="861ae-216">1</span><span class="sxs-lookup"><span data-stu-id="861ae-216">1</span></span>     | <span data-ttu-id="861ae-217">W</span><span class="sxs-lookup"><span data-stu-id="861ae-217">W</span></span>   | <span data-ttu-id="861ae-218">1</span><span class="sxs-lookup"><span data-stu-id="861ae-218">1</span></span>         | <span data-ttu-id="861ae-219">Nein</span><span class="sxs-lookup"><span data-stu-id="861ae-219">No</span></span>      | <span data-ttu-id="861ae-220">Keine</span><span class="sxs-lookup"><span data-stu-id="861ae-220">None</span></span>     | <span data-ttu-id="861ae-221">Nein</span><span class="sxs-lookup"><span data-stu-id="861ae-221">No</span></span>           |
| <span data-ttu-id="861ae-222">gen\#</span><span class="sxs-lookup"><span data-stu-id="861ae-222">oD\#</span></span>     | <span data-ttu-id="861ae-223">[Farb Register](dx9-graphics-reference-asm-vs-registers-color.md); Siehe Hinweis 1</span><span class="sxs-lookup"><span data-stu-id="861ae-223">[Color Register](dx9-graphics-reference-asm-vs-registers-color.md); See note 1</span></span>               | <span data-ttu-id="861ae-224">2</span><span class="sxs-lookup"><span data-stu-id="861ae-224">2</span></span>     | <span data-ttu-id="861ae-225">W</span><span class="sxs-lookup"><span data-stu-id="861ae-225">W</span></span>   | <span data-ttu-id="861ae-226">4</span><span class="sxs-lookup"><span data-stu-id="861ae-226">4</span></span>         | <span data-ttu-id="861ae-227">Nein</span><span class="sxs-lookup"><span data-stu-id="861ae-227">No</span></span>      | <span data-ttu-id="861ae-228">Keine</span><span class="sxs-lookup"><span data-stu-id="861ae-228">None</span></span>     | <span data-ttu-id="861ae-229">Nein</span><span class="sxs-lookup"><span data-stu-id="861ae-229">No</span></span>           |
| <span data-ttu-id="861ae-230">TS\#</span><span class="sxs-lookup"><span data-stu-id="861ae-230">oT\#</span></span>     | [<span data-ttu-id="861ae-231">Texturkoordinaten Register</span><span class="sxs-lookup"><span data-stu-id="861ae-231">Texture Coordinate Register</span></span>](dx9-graphics-reference-asm-vs-registers-texture-coordinate.md) | <span data-ttu-id="861ae-232">8</span><span class="sxs-lookup"><span data-stu-id="861ae-232">8</span></span>     | <span data-ttu-id="861ae-233">W</span><span class="sxs-lookup"><span data-stu-id="861ae-233">W</span></span>   | <span data-ttu-id="861ae-234">4</span><span class="sxs-lookup"><span data-stu-id="861ae-234">4</span></span>         | <span data-ttu-id="861ae-235">Nein</span><span class="sxs-lookup"><span data-stu-id="861ae-235">No</span></span>      | <span data-ttu-id="861ae-236">Keine</span><span class="sxs-lookup"><span data-stu-id="861ae-236">None</span></span>     | <span data-ttu-id="861ae-237">Nein</span><span class="sxs-lookup"><span data-stu-id="861ae-237">No</span></span>           |



 

<span data-ttu-id="861ae-238">Hinweise:</span><span class="sxs-lookup"><span data-stu-id="861ae-238">Notes:</span></span>

-   <span data-ttu-id="861ae-239">oD0 ist die Ausgabe der diffusen Farbe. oD1 ist die Glanz Farben Ausgabe.</span><span class="sxs-lookup"><span data-stu-id="861ae-239">oD0 is the diffuse color output; oD1 is the specular color output.</span></span>

## <a name="related-topics"></a><span data-ttu-id="861ae-240">Zugehörige Themen</span><span class="sxs-lookup"><span data-stu-id="861ae-240">Related topics</span></span>

<dl> <dt>

[<span data-ttu-id="861ae-241">Vertex-Shader-Register</span><span class="sxs-lookup"><span data-stu-id="861ae-241">Vertex Shader Registers</span></span>](dx9-graphics-reference-asm-vs-registers.md)
</dt> </dl>

 

 




