//
//Written by GowinSynthesis
//Product Version "V1.9.9 Beta-5"
//Sun Oct 29 21:03:05 2023

//Source file index table:
//file0 "\/home/pc/work/Tang/25K/HUB75E/HUB75E/src/top.v.v"
//file1 "\/home/pc/work/Tang/25K/HUB75E/HUB75E/src/gowin_prom/gowin_prom.v"
`timescale 100 ps/100 ps
module Gowin_pROM (
  n106_5,
  clkn,
  ram_raddr,
  dbg2_d,
  dbg1_d,
  dbg0_d,
  ram_rdata2_0,
  ram_rdata2_1,
  ram_rdata2_2,
  ram_rdata2_3,
  ram_rdata2_4,
  ram_rdata2_5,
  ram_rdata2_6,
  ram_rdata2_10,
  ram_rdata2_11,
  ram_rdata2_12,
  ram_rdata2_13,
  ram_rdata2_14,
  ram_rdata1
)
;
input n106_5;
input [0:0] clkn;
input [10:0] ram_raddr;
output dbg2_d;
output dbg1_d;
output dbg0_d;
output ram_rdata2_0;
output ram_rdata2_1;
output ram_rdata2_2;
output ram_rdata2_3;
output ram_rdata2_4;
output ram_rdata2_5;
output ram_rdata2_6;
output ram_rdata2_10;
output ram_rdata2_11;
output ram_rdata2_12;
output ram_rdata2_13;
output ram_rdata2_14;
output [14:0] ram_rdata1;
wire [31:8] DO;
wire [31:7] DO_0;
wire [31:8] DO_1;
wire [31:7] DO_2;
wire VCC;
wire GND;
  pROM prom_inst_0 (
    .DO({DO[31:8],dbg2_d,ram_rdata2_6,ram_rdata2_5,ram_rdata2_4,ram_rdata2_3,ram_rdata2_2,ram_rdata2_1,ram_rdata2_0}),
    .CLK(clkn[0]),
    .CE(VCC),
    .OCE(VCC),
    .RESET(n106_5),
    .AD({ram_raddr[10:0],GND,GND,GND}) 
);
defparam prom_inst_0.BIT_WIDTH=8;
defparam prom_inst_0.INIT_RAM_00=256'hBBBBBBBBBBBBBABBFECC00000000000000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_01=256'h000000000000000000000000000000000000000000B3FDBBBBBBBBBBBBBBBBBB;
defparam prom_inst_0.INIT_RAM_02=256'hBBBBBBBBBBBABBFECD0000000000000000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_03=256'h0000000000000000000000000000000000000000B3FDBBBBBBBBBBBBBBBBBBBB;
defparam prom_inst_0.INIT_RAM_04=256'hBBBBBBBBBABBFECC000000000000000000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_05=256'h00000000000000000000000000000000000000B3FEBBBBBBBBBBBBBBBBBBBBBB;
defparam prom_inst_0.INIT_RAM_06=256'hDBDBDBDBDCFECD00000000000000000000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_07=256'h000000000000000000000000000000000000B3FEBBBABBDBDBDBDBDBDBDBDBDB;
defparam prom_inst_0.INIT_RAM_08=256'hBBBBBBBBDBCD0000000000000000000000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_09=256'h0000000000000000000000000000000000B3FEBBBBBBBBBBBABBBBBBBBBBBBBB;
defparam prom_inst_0.INIT_RAM_0A=256'h6363636342000000000000000000000000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_0B=256'h00000000000000000000000000000000B3FDBBBBBBFDAC006363636363636363;
defparam prom_inst_0.INIT_RAM_0C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_0D=256'h000000000000000000000000000000B3FDBBBBBBBBFD6B000000000000000000;
defparam prom_inst_0.INIT_RAM_0E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_0F=256'h0000000000000000000000000000B3FDBBBBBBBBBBFD8B000000000000000000;
defparam prom_inst_0.INIT_RAM_10=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_11=256'h00000000000000000000000000B3FEBBBBBBBBBBBBFD8B000000000000000000;
defparam prom_inst_0.INIT_RAM_12=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_13=256'h000000000000000000000000D4FEBBBBBBBBBBBBBBFD8B000000000000000000;
defparam prom_inst_0.INIT_RAM_14=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_15=256'h000000000000000000000000ACFDDBBABBBBBBBBBBFD8B000000000000000000;
defparam prom_inst_0.INIT_RAM_16=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_17=256'h000000000000000000000000008BFDDBBABBBBBBBBFD8B000000000000000000;
defparam prom_inst_0.INIT_RAM_18=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_19=256'h00000000000000000000000000008AFDDBBBBBBBBBFD8B000000000000000000;
defparam prom_inst_0.INIT_RAM_1A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_1B=256'h0000000000000000000000000000008BFDDBBBBBBBFD6A000000000000000000;
defparam prom_inst_0.INIT_RAM_1C=256'h8B6B6B6B8B8B6B6B6B8B8B6B8B8C630000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_1D=256'h000000000000000000000000000000008BFDDBBBBBDC514A6B8B8B8B6B6B6B8B;
defparam prom_inst_0.INIT_RAM_1E=256'hFDFDFDFDFDFDFDFDFDFDFDFDFDFF080000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_1F=256'h00000000000000000000000000000000008BFDDBBBBADCFEFDFDFDFDFDFDFDFD;
defparam prom_inst_0.INIT_RAM_20=256'hBBBBBBBBBBBBBBBBBBBBBBBBBBFCE70000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_21=256'h000000000000000000000000000000000000ABFDDBBABBBBBBBBBBBBBBBBBBBB;
defparam prom_inst_0.INIT_RAM_22=256'hBBBBBBBBBBBBBBBBBBBBBBBBBBFCE70000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_23=256'h00000000000000000000000000000000000000ABFDDBBBBBBBBBBBBBBBBBBBBB;
defparam prom_inst_0.INIT_RAM_24=256'hBBBBBBBBBBBBBBBBBBBBBBBBBBFCE70000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_25=256'h0000000000000000000000000000000000000000ACFEDBBABBBBBBBBBBBBBBBB;
defparam prom_inst_0.INIT_RAM_26=256'hBBBBBBBBBBBBBBBBBBBBBBBBBBFCE70000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_27=256'h000000000000000000000000000000000000000000ACFDDBBABBBBBBBBBBBBBB;
defparam prom_inst_0.INIT_RAM_28=256'hBBBBBBBBBBBBBBBBBBBBBBBBBBFCE70000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_29=256'h00000000000000000000000000000000000000000000ACFEDBBABBBBBBBBBBBB;
defparam prom_inst_0.INIT_RAM_2A=256'hBBBBBBBBBBBBBBBBBBBBBBBBBBFCE70000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_2B=256'h0000000000000000000000000000000000000000000000ACFEDBBABBBBBBBBBB;
defparam prom_inst_0.INIT_RAM_2C=256'hFDFDFDFDFDFDFDFDFDFDFDFDFDFE070000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_2D=256'h000000000000000000000000000000000000000000000000ACFEFDFDFDFDFDFD;
defparam prom_inst_0.INIT_RAM_2E=256'h72727272727272727272727292B3A40000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_2F=256'h000000000000000000000000000000000000000000000000008BB37272727272;
defparam prom_inst_0.INIT_RAM_30=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_32=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_33=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_34=256'h0000000000000000000000000000000000000000000000000000000000000042;
defparam prom_inst_0.INIT_RAM_35=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_36=256'h000000000000000000000000000000000000000000000000000000000000004A;
defparam prom_inst_0.INIT_RAM_37=256'hC600000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_38=256'h0000000000000000000000000000000000000000000000000000000000000018;
defparam prom_inst_0.INIT_RAM_39=256'h9300000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_3A=256'h000000000000000000000000000000000000000000000000000000000000EEBB;
defparam prom_inst_0.INIT_RAM_3B=256'hBB6B000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_3C=256'h0000000000000000000000000000000000000000000000000000000000EFBBBB;
defparam prom_inst_0.INIT_RAM_3D=256'hBBBB8B0000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_3E=256'h0000000000000000000000000000000000000000000000000000424A17BBBBBB;
defparam prom_inst_0.INIT_RAM_3F=256'hBBBBBBD608210000000000000000000000000000000000000000000000000000;
defparam prom_inst_0.READ_MODE=1'b0;
defparam prom_inst_0.RESET_MODE="SYNC";
  pROM prom_inst_1 (
    .DO({DO_0[31:7],ram_rdata2_14,ram_rdata2_13,ram_rdata2_12,ram_rdata2_11,ram_rdata2_10,dbg0_d,dbg1_d}),
    .CLK(clkn[0]),
    .CE(VCC),
    .OCE(VCC),
    .RESET(n106_5),
    .AD({ram_raddr[10:0],GND,GND,GND}) 
);
defparam prom_inst_1.BIT_WIDTH=8;
defparam prom_inst_1.INIT_RAM_00=256'h7F7F7F7F7F7F7F7F7F654C505454545454545454545454545454545454545454;
defparam prom_inst_1.INIT_RAM_01=256'h54545454545454545454545454545454545454504C6E7F7F7F7F7F7F7F7F7F7F;
defparam prom_inst_1.INIT_RAM_02=256'h7F7F7F7F7F7F7F7F655054545454545454545454545454545454545454545454;
defparam prom_inst_1.INIT_RAM_03=256'h545454545454545454545454545454545454504C6E7F7F7F7F7F7F7F7F7F7F7F;
defparam prom_inst_1.INIT_RAM_04=256'h7F7F7F7F7F7F7F65505054545454545454545454545454545454545454545454;
defparam prom_inst_1.INIT_RAM_05=256'h5454545454545454545454545454545454504C6E7F7F7F7F7F7F7F7F7F7F7F7F;
defparam prom_inst_1.INIT_RAM_06=256'h7F7F7F7F7F7F6550545454545454545454545454545454545454545454545454;
defparam prom_inst_1.INIT_RAM_07=256'h54545454545454545454545454545454504C6E7F7F7F7F7F7F7F7F7F7F7F7F7F;
defparam prom_inst_1.INIT_RAM_08=256'h7B7B7B7F7F655050545454545454545454545454545454545454545454545454;
defparam prom_inst_1.INIT_RAM_09=256'h545454545454545454545454545454504C6E7F7F7F7F7F7B7B7B7B7B7B7B7B7B;
defparam prom_inst_1.INIT_RAM_0A=256'h5454545450505454545454545454545454545454545454545454545454545454;
defparam prom_inst_1.INIT_RAM_0B=256'h5454545454545454545454545454504C6E7F7F7F7F7F61505454545454545454;
defparam prom_inst_1.INIT_RAM_0C=256'h5050505054545454545454545454545454545454545454545454545454545454;
defparam prom_inst_1.INIT_RAM_0D=256'h54545454545454545454545454504C6E7F7F7F7F7F7F614C5450505050505050;
defparam prom_inst_1.INIT_RAM_0E=256'h5454545454545454545454545454545454545454545454545454545454545454;
defparam prom_inst_1.INIT_RAM_0F=256'h545454545454545454545454504C6E7F7F7F7F7F7F7F61505454545454545454;
defparam prom_inst_1.INIT_RAM_10=256'h5454545454545454545454545454545454545454545454545454545454545454;
defparam prom_inst_1.INIT_RAM_11=256'h5454545454545454545454544C6E7F7F7F7F7F7F7F7F61505454545454545454;
defparam prom_inst_1.INIT_RAM_12=256'h5454545454545454545454545454545454545454545454545454545454545454;
defparam prom_inst_1.INIT_RAM_13=256'h5454545454545454545454506E7F7F7F7F7F7F7F7F7F61505454545454545454;
defparam prom_inst_1.INIT_RAM_14=256'h5454545454545454545454545454545454545454545454545454545454545454;
defparam prom_inst_1.INIT_RAM_15=256'h545454545454545454545450657F7F7F7F7F7F7F7F7F61505454545454545454;
defparam prom_inst_1.INIT_RAM_16=256'h5454545454545454545454545454545454545454545454545454545454545454;
defparam prom_inst_1.INIT_RAM_17=256'h5454545454545454545454544C617F7F7F7F7F7F7F7F61505454545454545454;
defparam prom_inst_1.INIT_RAM_18=256'h5454545454545454545454545454545454545454545454545454545454545454;
defparam prom_inst_1.INIT_RAM_19=256'h5454545454545454545454545450617F7F7F7F7F7F7F61505454545454545454;
defparam prom_inst_1.INIT_RAM_1A=256'h5050505050505050505050505050545454545454545454545454545454545454;
defparam prom_inst_1.INIT_RAM_1B=256'h54545454545454545454545454544C617F7F7F7F7F7F5D4C5050505050505050;
defparam prom_inst_1.INIT_RAM_1C=256'h6565656565656565656565656561545454545454545454545454545454545454;
defparam prom_inst_1.INIT_RAM_1D=256'h5454545454545454545454545454544C617F7F7F7F7F6A5D6565656565656565;
defparam prom_inst_1.INIT_RAM_1E=256'h7F7F7F7F7F7F7F7F7F7F7F7F7F7F5D5054545454545454545454545454545454;
defparam prom_inst_1.INIT_RAM_1F=256'h545454545454545454545454545454544C617F7F7F7F7F7F7F7F7F7F7F7F7F7F;
defparam prom_inst_1.INIT_RAM_20=256'h7F7F7F7F7F7F7F7F7F7F7F7F7F7F5C5054545454545454545454545454545454;
defparam prom_inst_1.INIT_RAM_21=256'h54545454545454545454545454545454544C617F7F7F7F7F7F7F7F7F7F7F7F7F;
defparam prom_inst_1.INIT_RAM_22=256'h7F7F7F7F7F7F7F7F7F7F7F7F7F7F5C5054545454545454545454545454545454;
defparam prom_inst_1.INIT_RAM_23=256'h5454545454545454545454545454545454544C617F7F7F7F7F7F7F7F7F7F7F7F;
defparam prom_inst_1.INIT_RAM_24=256'h7F7F7F7F7F7F7F7F7F7F7F7F7F7F5C5054545454545454545454545454545454;
defparam prom_inst_1.INIT_RAM_25=256'h545454545454545454545454545454545454544C617F7F7F7F7F7F7F7F7F7F7F;
defparam prom_inst_1.INIT_RAM_26=256'h7F7F7F7F7F7F7F7F7F7F7F7F7F7F5C5054545454545454545454545454545454;
defparam prom_inst_1.INIT_RAM_27=256'h54545454545454545454545454545454545454544C617F7F7F7F7F7F7F7F7F7F;
defparam prom_inst_1.INIT_RAM_28=256'h7F7F7F7F7F7F7F7F7F7F7F7F7F7F5C5054545454545454545454545454545454;
defparam prom_inst_1.INIT_RAM_29=256'h5454545454545454545454545454545454545454544C617F7F7F7F7F7F7F7F7F;
defparam prom_inst_1.INIT_RAM_2A=256'h7F7F7F7F7F7F7F7F7F7F7F7F7F7F5C5054545454545454545454545454545454;
defparam prom_inst_1.INIT_RAM_2B=256'h545454545454545454545454545454545454545454544C617F7F7F7F7F7F7F7F;
defparam prom_inst_1.INIT_RAM_2C=256'h7F7F7F7F7F7F7F7F7F7F7F7F7F7F5D5054545454545454545454545454545454;
defparam prom_inst_1.INIT_RAM_2D=256'h54545454545454545454545454545454545454545454544C617F7F7F7F7F7F7F;
defparam prom_inst_1.INIT_RAM_2E=256'h6E6E6E6E6E6E6E6E6E6E6E6E6E72585054545454545454545454545454545454;
defparam prom_inst_1.INIT_RAM_2F=256'h5454545454545454545454545454545454545454545454545061726E6E6E6E6E;
defparam prom_inst_1.INIT_RAM_30=256'h4C4C4C4C4C4C4C4C4C4C4C4C4C50505454545454545454545454545454545054;
defparam prom_inst_1.INIT_RAM_31=256'h54545454545454545454545454545454545454545454545454504C4C4C4C4C4C;
defparam prom_inst_1.INIT_RAM_32=256'h5454545454545454545454545454545454545454545454545454545454545454;
defparam prom_inst_1.INIT_RAM_33=256'h5454545454545454545454545454545454545454545454545454545454545454;
defparam prom_inst_1.INIT_RAM_34=256'h5454545454545454545454545454545454545454545454545454545454545454;
defparam prom_inst_1.INIT_RAM_35=256'h5054545454545454545454545454545454545454545454545454545454545454;
defparam prom_inst_1.INIT_RAM_36=256'h545454545454545454545454545454545454545454545454545454545454505D;
defparam prom_inst_1.INIT_RAM_37=256'h5454545454545454545454545454545454545454545454545454545454545454;
defparam prom_inst_1.INIT_RAM_38=256'h5454545454545454545454545454545454545454545454545454545454545073;
defparam prom_inst_1.INIT_RAM_39=256'h6A50545454545454545454545454545454545454545454545454545454545454;
defparam prom_inst_1.INIT_RAM_3A=256'h54545454545454545454545454545454545454545454545454545454544C657F;
defparam prom_inst_1.INIT_RAM_3B=256'h7F614C5454545454545454545454545454545454545454545454545454545454;
defparam prom_inst_1.INIT_RAM_3C=256'h5454545454545454545454545454545454545454545454545454545050657F7F;
defparam prom_inst_1.INIT_RAM_3D=256'h7F7F615050545454545454545454545454545454545454545454545454545454;
defparam prom_inst_1.INIT_RAM_3E=256'h5454545454545454545454545454545454545454545454545454545D737F7F7F;
defparam prom_inst_1.INIT_RAM_3F=256'h7F7F7F6E5D545454545454545454545454545454545454545454545454545454;
defparam prom_inst_1.READ_MODE=1'b0;
defparam prom_inst_1.RESET_MODE="SYNC";
  pROM prom_inst_2 (
    .DO({DO_1[31:8],ram_rdata1[7:0]}),
    .CLK(clkn[0]),
    .CE(VCC),
    .OCE(VCC),
    .RESET(n106_5),
    .AD({ram_raddr[10:0],GND,GND,GND}) 
);
defparam prom_inst_2.BIT_WIDTH=8;
defparam prom_inst_2.INIT_RAM_00=256'h000000000000000000000000000000000000000000000000000000C5B4BBBBBB;
defparam prom_inst_2.INIT_RAM_01=256'hBBBBBB5284000000000000000000000000000000000000000000000000000000;
defparam prom_inst_2.INIT_RAM_02=256'h00000000000000000000000000000000000000000000000000000000006CBBBB;
defparam prom_inst_2.INIT_RAM_03=256'hBBBB080000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_2.INIT_RAM_04=256'h0000000000000000000000000000000000000000000000000000000000008CBB;
defparam prom_inst_2.INIT_RAM_05=256'hBB08000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_2.INIT_RAM_06=256'h00000000000000000000000000000000000000000000000000000000000000D6;
defparam prom_inst_2.INIT_RAM_07=256'h5100000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_2.INIT_RAM_08=256'h0000000000000000000000000000000000000000000000000000000000000029;
defparam prom_inst_2.INIT_RAM_09=256'hA400000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_2.INIT_RAM_0A=256'h0000000000000000000000000000000000000000000000000000000000000041;
defparam prom_inst_2.INIT_RAM_0B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_2.INIT_RAM_0C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_2.INIT_RAM_0D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_2.INIT_RAM_0E=256'h000000000000000000000000000000000000AC1659F549000000000000000000;
defparam prom_inst_2.INIT_RAM_0F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_2.INIT_RAM_10=256'h0000000000000000000000000000000000B3FEFEFEFEFE0F0000000000000000;
defparam prom_inst_2.INIT_RAM_11=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_2.INIT_RAM_12=256'h7272727272A400000000000000000000CDFEFC162F58FCFD0700000000000000;
defparam prom_inst_2.INIT_RAM_13=256'h000000000000000000000000000000006B947272727272727272727272727272;
defparam prom_inst_2.INIT_RAM_14=256'hFDFDFDFDFE9A8400000000000000000016FE1600006379FE7200000000000000;
defparam prom_inst_2.INIT_RAM_15=256'h0000000000000000000000000000000072FFFDFDFDFDFDFDFDFDFDFDFDFDFDFD;
defparam prom_inst_2.INIT_RAM_16=256'hBBBBBBBBBAFD9A84000000000000000059FE51000000F5FED400000000000000;
defparam prom_inst_2.INIT_RAM_17=256'h0000000000000000000000000000000030FDBBBBBBBBBBBBBBBBBBBBBBBBBBBB;
defparam prom_inst_2.INIT_RAM_18=256'hBBBBBBBBBBBAFD9A8400000000000000F5FE586300E6BBFE5000000000000000;
defparam prom_inst_2.INIT_RAM_19=256'h0000000000000000000000000000000030FDBBBBBBBBBBBBBBBBBBBBBBBBBBBB;
defparam prom_inst_2.INIT_RAM_1A=256'hBBBBBBBBBBBBBAFD9A840000000000004AFEDC99F4BBFCFCC500000000000000;
defparam prom_inst_2.INIT_RAM_1B=256'h0000000000000000000000000000000030FDBBBBBBBBBBBBBBBBBBBBBBBBBBBB;
defparam prom_inst_2.INIT_RAM_1C=256'hBBBBBBBBBBBBBBBAFD9A840000000000002FFDFEFEFEFC8B0000000000000000;
defparam prom_inst_2.INIT_RAM_1D=256'h0000000000000000000000000000000030FDBBBBBBBBBBBBBBBBBBBBBBBBBBBB;
defparam prom_inst_2.INIT_RAM_1E=256'hBBBBBBBBBBBBBBBBBAFD9A840000000000000792D551C5000000000000000000;
defparam prom_inst_2.INIT_RAM_1F=256'h0000000000000000000000000000000030FDBBBBBBBBBBBBBBBBBBBBBBBBBBBB;
defparam prom_inst_2.INIT_RAM_20=256'hBABABABABABABABABBBAFD9A8400000000000000000000000000000000000000;
defparam prom_inst_2.INIT_RAM_21=256'h0000000000000000000000000000000030FDBABABABABABABABABABABABABABA;
defparam prom_inst_2.INIT_RAM_22=256'hFDFDFDFDFDFDFDFDDBBABAFD9A84000000000000000000000000000000000000;
defparam prom_inst_2.INIT_RAM_23=256'h0000000000000000000000000000000072FFFDFDFDFDFDFDFDFDFDFDFDFDFDFD;
defparam prom_inst_2.INIT_RAM_24=256'hACACACACACACAC8B37DCBBBAFD9A840000000000000000000000000000000000;
defparam prom_inst_2.INIT_RAM_25=256'h0000000000000000000000000000000007CDACACACACACACACACACACACACACAC;
defparam prom_inst_2.INIT_RAM_26=256'h0000000000000000B4FDBBBBBAFD9A8400000000000000000000000000000000;
defparam prom_inst_2.INIT_RAM_27=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_2.INIT_RAM_28=256'h0000000000000000B4FCBBBBBBBAFD9A84000000000000000000000000000000;
defparam prom_inst_2.INIT_RAM_29=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_2.INIT_RAM_2A=256'h0000000000000000B4FDBBBBBBBBBAFD9A840000000000000000000000000000;
defparam prom_inst_2.INIT_RAM_2B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_2.INIT_RAM_2C=256'h0000000000000000B4FDBBBBBBBBBBBAFD9BC500000000000000000000000000;
defparam prom_inst_2.INIT_RAM_2D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_2.INIT_RAM_2E=256'h0000000000000000B4FDBBBBBBBBBBBABBFFCC00000000000000000000000000;
defparam prom_inst_2.INIT_RAM_2F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_2.INIT_RAM_30=256'h0000000000000000B4FDBBBBBBBBBABBFDCD0000000000000000000000000000;
defparam prom_inst_2.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_2.INIT_RAM_32=256'h0000000000000000B4FDBBBBBBBABBFECD000000000000000000000000000000;
defparam prom_inst_2.INIT_RAM_33=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_2.INIT_RAM_34=256'h0000000000000000B3FCBBBBBABBFDCD00000000000000000000000000000000;
defparam prom_inst_2.INIT_RAM_35=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_2.INIT_RAM_36=256'h4242424242424200D4FCBBBABBFECD0000000000000000000000000000000000;
defparam prom_inst_2.INIT_RAM_37=256'h0000000000000000000000000000000000000000000000000000424242424242;
defparam prom_inst_2.INIT_RAM_38=256'h9A9A9A9A9A9A9A79BBBBBABBFDCC000000000000000000000000000000000000;
defparam prom_inst_2.INIT_RAM_39=256'h0000000000000000000000000000000000000000000000000093BB9A9A9A9A9A;
defparam prom_inst_2.INIT_RAM_3A=256'hDBDBDBDBDBDBDBDCBBBABBFECD00000000000000000000000000000000000000;
defparam prom_inst_2.INIT_RAM_3B=256'h000000000000000000000000000000000000000000000000B2FDDBDBDBDBDBDB;
defparam prom_inst_2.INIT_RAM_3C=256'hBBBBBBBBBBBBBBBBBABBFDCC0000000000000000000000000000000000000000;
defparam prom_inst_2.INIT_RAM_3D=256'h0000000000000000000000000000000000000000000000B3FDBBBBBBBBBBBBBB;
defparam prom_inst_2.INIT_RAM_3E=256'hBBBBBBBBBBBBBBBABBFECD000000000000000000000000000000000000000000;
defparam prom_inst_2.INIT_RAM_3F=256'h00000000000000000000000000000000000000000000B3FDBBBBBBBBBBBBBBBB;
defparam prom_inst_2.READ_MODE=1'b0;
defparam prom_inst_2.RESET_MODE="SYNC";
  pROM prom_inst_3 (
    .DO({DO_2[31:7],ram_rdata1[14:8]}),
    .CLK(clkn[0]),
    .CE(VCC),
    .OCE(VCC),
    .RESET(n106_5),
    .AD({ram_raddr[10:0],GND,GND,GND}) 
);
defparam prom_inst_3.BIT_WIDTH=8;
defparam prom_inst_3.INIT_RAM_00=256'h545454545454545454545454545454545454545454545454545450586E7F7F7F;
defparam prom_inst_3.INIT_RAM_01=256'h7F7F7F6A54505454545454545454545454545454545454545454545454545454;
defparam prom_inst_3.INIT_RAM_02=256'h5454545454545454545454545454545454545454545454545454545050617F7F;
defparam prom_inst_3.INIT_RAM_03=256'h7F7F5D5050545454545454545454545454545454545454545454545454545454;
defparam prom_inst_3.INIT_RAM_04=256'h54545454545454545454545454545454545454545454545454545454544C617F;
defparam prom_inst_3.INIT_RAM_05=256'h7F594C5454545454545454545454545454545454545454545454545454545454;
defparam prom_inst_3.INIT_RAM_06=256'h545454545454545454545454545454545454545454545454545454545454506E;
defparam prom_inst_3.INIT_RAM_07=256'h6A4C545454545454545454545454545454545454545454545454545454545454;
defparam prom_inst_3.INIT_RAM_08=256'h545454545454545454545454545454545454545454545454545454545454505D;
defparam prom_inst_3.INIT_RAM_09=256'h5854545454545454545454545454545454545454545454545454545454545454;
defparam prom_inst_3.INIT_RAM_0A=256'h5454545454545454545454545454545454545450545454545454545454545454;
defparam prom_inst_3.INIT_RAM_0B=256'h5454545454545454545454545454545454545454545454545454545454545454;
defparam prom_inst_3.INIT_RAM_0C=256'h5454545454545454545454545454545454505050505050545454545454545054;
defparam prom_inst_3.INIT_RAM_0D=256'h5454545454545454545454545454545454545454545454545454545454545454;
defparam prom_inst_3.INIT_RAM_0E=256'h54545454545454545454545454545454505061777B76614C5454545454545454;
defparam prom_inst_3.INIT_RAM_0F=256'h5454545454545454545454545454545454545454545454545454545454545454;
defparam prom_inst_3.INIT_RAM_10=256'h50505050505054545454545454545454506E7F7F7F7F7F665054545454545454;
defparam prom_inst_3.INIT_RAM_11=256'h54545454545454545454545454545454504C5050505050505050505050505050;
defparam prom_inst_3.INIT_RAM_12=256'h6E6E6E6E6E545054545454545454544C617F7F776A7B7F7F5D50545454545454;
defparam prom_inst_3.INIT_RAM_13=256'h5454545454545454545454545454545065726E6E6E6E6E6E6E6E6E6E6E6E6E6E;
defparam prom_inst_3.INIT_RAM_14=256'h7F7F7F7F7F7B54505454545454545450777F77504C507B7F6E50545454545454;
defparam prom_inst_3.INIT_RAM_15=256'h545454545454545454545454545454506E7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F;
defparam prom_inst_3.INIT_RAM_16=256'h7F7F7F7F7F7F7B5450545454545450547B7F6A48544C727F6E4C545454545454;
defparam prom_inst_3.INIT_RAM_17=256'h545454545454545454545454545454506E7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F;
defparam prom_inst_3.INIT_RAM_18=256'h7F7F7F7F7F7F7F7B5450545454545450727F7B544C587F7F6A4C545454545454;
defparam prom_inst_3.INIT_RAM_19=256'h545454545454545454545454545454506E7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F;
defparam prom_inst_3.INIT_RAM_1A=256'h7F7F7F7F7F7F7F7F7B545054545454505D7F7F7B767F7F7F5850545454545454;
defparam prom_inst_3.INIT_RAM_1B=256'h545454545454545454545454545454506E7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F;
defparam prom_inst_3.INIT_RAM_1C=256'h7F7F7F7F7F7F7F7F7F7B54505454545450667F7F7F7F7F614C54545454545454;
defparam prom_inst_3.INIT_RAM_1D=256'h545454545454545454545454545454506E7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F;
defparam prom_inst_3.INIT_RAM_1E=256'h7F7F7F7F7F7F7F7F7F7F7B54505454545450596E766A58505454545454545454;
defparam prom_inst_3.INIT_RAM_1F=256'h545454545454545454545454545454506E7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F;
defparam prom_inst_3.INIT_RAM_20=256'h7F7F7F7F7F7F7F7F7F7F7F7B5450545454545050505050545454545454545454;
defparam prom_inst_3.INIT_RAM_21=256'h545454545454545454545454545454506E7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F;
defparam prom_inst_3.INIT_RAM_22=256'h7F7F7F7F7F7F7F7F7F7F7F7F7B54505454545454545454545454545454545454;
defparam prom_inst_3.INIT_RAM_23=256'h545454545454545454545454545454506E7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F;
defparam prom_inst_3.INIT_RAM_24=256'h6161616161616161777F7F7F7F7B545054545454545454545454545454545454;
defparam prom_inst_3.INIT_RAM_25=256'h545454545454545454545454545454545D616161616161616161616161616161;
defparam prom_inst_3.INIT_RAM_26=256'h5050505050505048727F7F7F7F7F7B5450545454545454545454545454545454;
defparam prom_inst_3.INIT_RAM_27=256'h5454545454545454545454545454545450505050505050505050505050505050;
defparam prom_inst_3.INIT_RAM_28=256'h5454545454545450727F7F7F7F7F7F7B54505454545454545454545454545454;
defparam prom_inst_3.INIT_RAM_29=256'h5454545454545454545454545454545454545454545454545454545454545454;
defparam prom_inst_3.INIT_RAM_2A=256'h545454545454544C727F7F7F7F7F7F7F7B545054545454545454545454545454;
defparam prom_inst_3.INIT_RAM_2B=256'h5454545454545454545454545454545454545454545454545454545454545454;
defparam prom_inst_3.INIT_RAM_2C=256'h545454545454544C727F7F7F7F7F7F7F7F7B5850545454545454545454545454;
defparam prom_inst_3.INIT_RAM_2D=256'h5454545454545454545454545454545454545454545454545454545454545454;
defparam prom_inst_3.INIT_RAM_2E=256'h545454545454544C727F7F7F7F7F7F7F7F7F6150505454545454545454545454;
defparam prom_inst_3.INIT_RAM_2F=256'h5454545454545454545454545454545454545454545454545454545454545454;
defparam prom_inst_3.INIT_RAM_30=256'h545454545454544C727F7F7F7F7F7F7F7F655054545454545454545454545454;
defparam prom_inst_3.INIT_RAM_31=256'h5454545454545454545454545454545454545454545454545454545454545454;
defparam prom_inst_3.INIT_RAM_32=256'h545454545454544C727F7F7F7F7F7F7F65505454545454545454545454545454;
defparam prom_inst_3.INIT_RAM_33=256'h5454545454545454545454545454545454545454545454545454545454545454;
defparam prom_inst_3.INIT_RAM_34=256'h505050505050504C727F7F7F7F7F7F6550545454545454545454545454545454;
defparam prom_inst_3.INIT_RAM_35=256'h5454545454545454545454545454545454545454545454545454505050505050;
defparam prom_inst_3.INIT_RAM_36=256'h5454545454545450727F7F7F7F7F655054545454545454545454545454545454;
defparam prom_inst_3.INIT_RAM_37=256'h5454545454545454545454545454545454545454545454545050545454545454;
defparam prom_inst_3.INIT_RAM_38=256'h7F7F7F7F7F7F7F7F7F7F7F7F7F65505454545454545454545454545454545454;
defparam prom_inst_3.INIT_RAM_39=256'h545454545454545454545454545454545454545454545450506E7F7F7F7F7F7F;
defparam prom_inst_3.INIT_RAM_3A=256'h7F7F7F7F7F7F7F7F7F7F7F7F6550545454545454545454545454545454545454;
defparam prom_inst_3.INIT_RAM_3B=256'h54545454545454545454545454545454545454545454504C6E7F7F7F7F7F7F7F;
defparam prom_inst_3.INIT_RAM_3C=256'h7F7F7F7F7F7F7F7F7F7F7F655050545454545454545454545454545454545454;
defparam prom_inst_3.INIT_RAM_3D=256'h54545454545454545454545454545454545454545450506E7F7F7F7F7F7F7F7F;
defparam prom_inst_3.INIT_RAM_3E=256'h7F7F7F7F7F7F7F7F7F7F65505454545454545454545454545454545454545454;
defparam prom_inst_3.INIT_RAM_3F=256'h5454545454545454545454545454545454545454504C6E7F7F7F7F7F7F7F7F7F;
defparam prom_inst_3.READ_MODE=1'b0;
defparam prom_inst_3.RESET_MODE="SYNC";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_pROM */
module hub75e_if (
  n106_5,
  clkn,
  frame_clk_Z,
  hub_OE_d,
  hub_CK_d,
  hub_ST_d,
  hub_B_d_5,
  hub_E_d_5,
  hub_D_d_7,
  hub_C_d_8,
  n51_6,
  hub_A_d_7,
  ram_raddr
)
;
input n106_5;
input [0:0] clkn;
output frame_clk_Z;
output hub_OE_d;
output hub_CK_d;
output hub_ST_d;
output hub_B_d_5;
output hub_E_d_5;
output hub_D_d_7;
output hub_C_d_8;
output n51_6;
output hub_A_d_7;
output [10:0] ram_raddr;
wire n146_4;
wire n162_4;
wire frame_clk_5;
wire hub_oe_5;
wire n63_5;
wire n62_5;
wire n61_5;
wire n59_5;
wire n57_5;
wire n56_5;
wire hub_addr_10_7;
wire n64_6;
wire n62_6;
wire n58_6;
wire n56_6;
wire hub_C_d_6;
wire n146_6;
wire n64_8;
wire n146_8;
wire n73_7;
wire n58_12;
wire hub_addr_10_12;
wire n60_8;
wire n65_8;
wire n66_9;
wire n219_8;
wire [1:0] state;
wire VCC;
wire GND;
  LUT2 hub_CK_d_s (
    .F(hub_CK_d),
    .I0(frame_clk_Z),
    .I1(clkn[0]) 
);
defparam hub_CK_d_s.INIT=4'h4;
  LUT2 hub_ST_d_s (
    .F(hub_ST_d),
    .I0(clkn[0]),
    .I1(frame_clk_Z) 
);
defparam hub_ST_d_s.INIT=4'h8;
  LUT3 n146_s1 (
    .F(n146_4),
    .I0(n146_8),
    .I1(state[1]),
    .I2(state[0]) 
);
defparam n146_s1.INIT=8'h0E;
  LUT2 n162_s1 (
    .F(n162_4),
    .I0(state[0]),
    .I1(state[1]) 
);
defparam n162_s1.INIT=4'h1;
  LUT2 frame_clk_s3 (
    .F(frame_clk_5),
    .I0(n106_5),
    .I1(state[0]) 
);
defparam frame_clk_s3.INIT=4'hB;
  LUT4 hub_oe_s3 (
    .F(hub_oe_5),
    .I0(n146_8),
    .I1(n106_5),
    .I2(state[1]),
    .I3(state[0]) 
);
defparam hub_oe_s3.INIT=16'hFCCE;
  LUT4 n63_s1 (
    .F(n63_5),
    .I0(ram_raddr[2]),
    .I1(n64_6),
    .I2(state[0]),
    .I3(ram_raddr[3]) 
);
defparam n63_s1.INIT=16'h0708;
  LUT3 n62_s1 (
    .F(n62_5),
    .I0(state[0]),
    .I1(ram_raddr[4]),
    .I2(n62_6) 
);
defparam n62_s1.INIT=8'h14;
  LUT4 n61_s1 (
    .F(n61_5),
    .I0(ram_raddr[4]),
    .I1(n62_6),
    .I2(state[0]),
    .I3(ram_raddr[5]) 
);
defparam n61_s1.INIT=16'h0708;
  LUT4 n59_s1 (
    .F(n59_5),
    .I0(ram_raddr[6]),
    .I1(n146_8),
    .I2(ram_raddr[7]),
    .I3(hub_addr_10_7) 
);
defparam n59_s1.INIT=16'h7800;
  LUT4 n57_s1 (
    .F(n57_5),
    .I0(ram_raddr[8]),
    .I1(n58_6),
    .I2(ram_raddr[9]),
    .I3(hub_addr_10_7) 
);
defparam n57_s1.INIT=16'h7800;
  LUT4 n56_s1 (
    .F(n56_5),
    .I0(n58_6),
    .I1(n56_6),
    .I2(ram_raddr[10]),
    .I3(hub_addr_10_7) 
);
defparam n56_s1.INIT=16'h7800;
  LUT2 hub_B_d_s0 (
    .F(hub_B_d_5),
    .I0(ram_raddr[6]),
    .I1(ram_raddr[7]) 
);
defparam hub_B_d_s0.INIT=4'h9;
  LUT4 hub_E_d_s0 (
    .F(hub_E_d_5),
    .I0(ram_raddr[8]),
    .I1(ram_raddr[9]),
    .I2(hub_C_d_6),
    .I3(ram_raddr[10]) 
);
defparam hub_E_d_s0.INIT=16'hEF10;
  LUT4 hub_addr_10_s4 (
    .F(hub_addr_10_7),
    .I0(state[1]),
    .I1(n62_6),
    .I2(n146_6),
    .I3(state[0]) 
);
defparam hub_addr_10_s4.INIT=16'h00BF;
  LUT2 n64_s2 (
    .F(n64_6),
    .I0(ram_raddr[0]),
    .I1(ram_raddr[1]) 
);
defparam n64_s2.INIT=4'h8;
  LUT4 n62_s2 (
    .F(n62_6),
    .I0(ram_raddr[0]),
    .I1(ram_raddr[1]),
    .I2(ram_raddr[2]),
    .I3(ram_raddr[3]) 
);
defparam n62_s2.INIT=16'h8000;
  LUT4 n58_s2 (
    .F(n58_6),
    .I0(ram_raddr[6]),
    .I1(ram_raddr[7]),
    .I2(n62_6),
    .I3(n146_6) 
);
defparam n58_s2.INIT=16'h8000;
  LUT2 n56_s2 (
    .F(n56_6),
    .I0(ram_raddr[8]),
    .I1(ram_raddr[9]) 
);
defparam n56_s2.INIT=4'h8;
  LUT2 hub_C_d_s1 (
    .F(hub_C_d_6),
    .I0(ram_raddr[6]),
    .I1(ram_raddr[7]) 
);
defparam hub_C_d_s1.INIT=4'h1;
  LUT2 n146_s3 (
    .F(n146_6),
    .I0(ram_raddr[4]),
    .I1(ram_raddr[5]) 
);
defparam n146_s3.INIT=4'h8;
  LUT4 n64_s3 (
    .F(n64_8),
    .I0(state[0]),
    .I1(ram_raddr[2]),
    .I2(ram_raddr[0]),
    .I3(ram_raddr[1]) 
);
defparam n64_s3.INIT=16'h1444;
  LUT4 hub_D_d_s1 (
    .F(hub_D_d_7),
    .I0(ram_raddr[8]),
    .I1(ram_raddr[6]),
    .I2(ram_raddr[7]),
    .I3(ram_raddr[9]) 
);
defparam hub_D_d_s1.INIT=16'hFE01;
  LUT3 hub_C_d_s2 (
    .F(hub_C_d_8),
    .I0(ram_raddr[8]),
    .I1(ram_raddr[6]),
    .I2(ram_raddr[7]) 
);
defparam hub_C_d_s2.INIT=8'hA9;
  LUT3 n146_s4 (
    .F(n146_8),
    .I0(n62_6),
    .I1(ram_raddr[4]),
    .I2(ram_raddr[5]) 
);
defparam n146_s4.INIT=8'h80;
  LUT3 n73_s2 (
    .F(n73_7),
    .I0(state[0]),
    .I1(state[1]),
    .I2(n146_8) 
);
defparam n73_s2.INIT=8'h10;
  LUT4 n58_s4 (
    .F(n58_12),
    .I0(ram_raddr[8]),
    .I1(n58_6),
    .I2(hub_addr_10_7),
    .I3(n106_5) 
);
defparam n58_s4.INIT=16'h606A;
  LUT2 hub_addr_10_s5 (
    .F(hub_addr_10_12),
    .I0(hub_addr_10_7),
    .I1(n106_5) 
);
defparam hub_addr_10_s5.INIT=4'hE;
  LUT4 n60_s3 (
    .F(n60_8),
    .I0(hub_addr_10_7),
    .I1(n106_5),
    .I2(ram_raddr[6]),
    .I3(n146_8) 
);
defparam n60_s3.INIT=16'h1AB0;
  LUT4 n65_s3 (
    .F(n65_8),
    .I0(hub_addr_10_7),
    .I1(n106_5),
    .I2(ram_raddr[1]),
    .I3(ram_raddr[0]) 
);
defparam n65_s3.INIT=16'h1AB0;
  LUT3 n66_s4 (
    .F(n66_9),
    .I0(hub_addr_10_7),
    .I1(n106_5),
    .I2(ram_raddr[0]) 
);
defparam n66_s4.INIT=8'h1A;
  LUT2 n219_s3 (
    .F(n219_8),
    .I0(state[1]),
    .I1(state[0]) 
);
defparam n219_s3.INIT=4'h6;
  DFFRE hub_addr_10_s1 (
    .Q(ram_raddr[10]),
    .D(n56_5),
    .CLK(n51_6),
    .RESET(GND),
    .CE(hub_addr_10_12) 
);
defparam hub_addr_10_s1.INIT=1'b0;
  DFFRE hub_addr_9_s1 (
    .Q(ram_raddr[9]),
    .D(n57_5),
    .CLK(n51_6),
    .RESET(GND),
    .CE(hub_addr_10_12) 
);
defparam hub_addr_9_s1.INIT=1'b0;
  DFFRE hub_addr_7_s1 (
    .Q(ram_raddr[7]),
    .D(n59_5),
    .CLK(n51_6),
    .RESET(GND),
    .CE(hub_addr_10_12) 
);
defparam hub_addr_7_s1.INIT=1'b0;
  DFFRE hub_addr_5_s1 (
    .Q(ram_raddr[5]),
    .D(n61_5),
    .CLK(n51_6),
    .RESET(GND),
    .CE(hub_addr_10_12) 
);
defparam hub_addr_5_s1.INIT=1'b0;
  DFFRE hub_addr_4_s1 (
    .Q(ram_raddr[4]),
    .D(n62_5),
    .CLK(n51_6),
    .RESET(GND),
    .CE(hub_addr_10_12) 
);
defparam hub_addr_4_s1.INIT=1'b0;
  DFFRE hub_addr_3_s1 (
    .Q(ram_raddr[3]),
    .D(n63_5),
    .CLK(n51_6),
    .RESET(GND),
    .CE(hub_addr_10_12) 
);
defparam hub_addr_3_s1.INIT=1'b0;
  DFFRE hub_addr_2_s1 (
    .Q(ram_raddr[2]),
    .D(n64_8),
    .CLK(n51_6),
    .RESET(GND),
    .CE(hub_addr_10_12) 
);
defparam hub_addr_2_s1.INIT=1'b0;
  DFFRE frame_clk_s1 (
    .Q(frame_clk_Z),
    .D(n73_7),
    .CLK(n51_6),
    .RESET(GND),
    .CE(frame_clk_5) 
);
defparam frame_clk_s1.INIT=1'b0;
  DFFRE hub_oe_s1 (
    .Q(hub_OE_d),
    .D(n73_7),
    .CLK(n51_6),
    .RESET(GND),
    .CE(hub_oe_5) 
);
defparam hub_oe_s1.INIT=1'b0;
  DFFRE hub_addr_8_s3 (
    .Q(ram_raddr[8]),
    .D(n58_12),
    .CLK(n51_6),
    .RESET(GND),
    .CE(VCC) 
);
defparam hub_addr_8_s3.INIT=1'b0;
  DFFRE hub_addr_6_s3 (
    .Q(ram_raddr[6]),
    .D(n60_8),
    .CLK(n51_6),
    .RESET(GND),
    .CE(VCC) 
);
defparam hub_addr_6_s3.INIT=1'b0;
  DFFRE hub_addr_1_s3 (
    .Q(ram_raddr[1]),
    .D(n65_8),
    .CLK(n51_6),
    .RESET(GND),
    .CE(VCC) 
);
defparam hub_addr_1_s3.INIT=1'b0;
  DFFRE hub_addr_0_s3 (
    .Q(ram_raddr[0]),
    .D(n66_9),
    .CLK(n51_6),
    .RESET(GND),
    .CE(VCC) 
);
defparam hub_addr_0_s3.INIT=1'b0;
  DFFRE state_1_s5 (
    .Q(state[1]),
    .D(n219_8),
    .CLK(n51_6),
    .RESET(n162_4),
    .CE(VCC) 
);
defparam state_1_s5.INIT=1'b0;
  DFFRE state_0_s3 (
    .Q(state[0]),
    .D(n146_4),
    .CLK(n51_6),
    .RESET(GND),
    .CE(VCC) 
);
defparam state_0_s3.INIT=1'b0;
  INV n51_s2 (
    .O(n51_6),
    .I(clkn[0]) 
);
  INV hub_A_d_s2 (
    .O(hub_A_d_7),
    .I(ram_raddr[6]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* hub75e_if */
module TOP (
  CLK_IN,
  USER_KEY,
  hub_R1,
  hub_G1,
  hub_B1,
  hub_R2,
  hub_G2,
  hub_B2,
  hub_E,
  hub_A,
  hub_B,
  hub_C,
  hub_D,
  hub_CK,
  hub_ST,
  hub_OE,
  dbg0,
  dbg1,
  dbg2
)
;
input CLK_IN;
input USER_KEY;
output hub_R1;
output hub_G1;
output hub_B1;
output hub_R2;
output hub_G2;
output hub_B2;
output hub_E;
output hub_A;
output hub_B;
output hub_C;
output hub_D;
output hub_CK;
output hub_ST;
output hub_OE;
output dbg0;
output dbg1;
output dbg2;
wire CLK_IN_d;
wire USER_KEY_d;
wire presetn;
wire n106_5;
wire presetn_5;
wire uresetn;
wire hub_R1_13_SUM;
wire hub_R1_14;
wire hub_R1_14_SUM;
wire hub_R1_16;
wire hub_R1_15_SUM;
wire hub_R1_18;
wire hub_R1_16_SUM;
wire hub_R1_20;
wire hub_R1_17_SUM;
wire hub_R1_d;
wire hub_G1_13_SUM;
wire hub_G1_14;
wire hub_G1_14_SUM;
wire hub_G1_16;
wire hub_G1_15_SUM;
wire hub_G1_18;
wire hub_G1_16_SUM;
wire hub_G1_20;
wire hub_G1_17_SUM;
wire hub_G1_d;
wire hub_B1_13_SUM;
wire hub_B1_14;
wire hub_B1_14_SUM;
wire hub_B1_16;
wire hub_B1_15_SUM;
wire hub_B1_18;
wire hub_B1_16_SUM;
wire hub_B1_20;
wire hub_B1_17_SUM;
wire hub_B1_d;
wire hub_R2_13_SUM;
wire hub_R2_14;
wire hub_R2_14_SUM;
wire hub_R2_16;
wire hub_R2_15_SUM;
wire hub_R2_18;
wire hub_R2_16_SUM;
wire hub_R2_20;
wire hub_R2_17_SUM;
wire hub_R2_d;
wire hub_G2_13_SUM;
wire hub_G2_14;
wire hub_G2_14_SUM;
wire hub_G2_16;
wire hub_G2_15_SUM;
wire hub_G2_18;
wire hub_G2_16_SUM;
wire hub_G2_20;
wire hub_G2_17_SUM;
wire hub_G2_d;
wire hub_B2_13_SUM;
wire hub_B2_14;
wire hub_B2_14_SUM;
wire hub_B2_16;
wire hub_B2_15_SUM;
wire hub_B2_18;
wire hub_B2_16_SUM;
wire hub_B2_20;
wire hub_B2_17_SUM;
wire hub_B2_d;
wire n13_1;
wire n13_2;
wire n12_1;
wire n12_2;
wire n11_1;
wire n11_2;
wire n10_1;
wire n10_2;
wire n9_1;
wire n9_0_COUT;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_0_COUT;
wire n14_6;
wire n14_5;
wire n117_6;
wire dbg2_d;
wire dbg1_d;
wire dbg0_d;
wire frame_clk_Z;
wire hub_OE_d;
wire hub_CK_d;
wire hub_ST_d;
wire hub_B_d_5;
wire hub_E_d_5;
wire hub_D_d_7;
wire hub_C_d_8;
wire n51_6;
wire hub_A_d_7;
wire [5:0] reset_cnt;
wire [0:0] clkn;
wire [9:0] frame_count;
wire [14:0] ram_rdata2;
wire [14:0] ram_rdata1;
wire [10:0] ram_raddr;
wire VCC;
wire GND;
  IBUF CLK_IN_ibuf (
    .O(CLK_IN_d),
    .I(CLK_IN) 
);
  IBUF USER_KEY_ibuf (
    .O(USER_KEY_d),
    .I(USER_KEY) 
);
  OBUF hub_R1_obuf (
    .O(hub_R1),
    .I(hub_R1_d) 
);
  OBUF hub_G1_obuf (
    .O(hub_G1),
    .I(hub_G1_d) 
);
  OBUF hub_B1_obuf (
    .O(hub_B1),
    .I(hub_B1_d) 
);
  OBUF hub_R2_obuf (
    .O(hub_R2),
    .I(hub_R2_d) 
);
  OBUF hub_G2_obuf (
    .O(hub_G2),
    .I(hub_G2_d) 
);
  OBUF hub_B2_obuf (
    .O(hub_B2),
    .I(hub_B2_d) 
);
  OBUF hub_E_obuf (
    .O(hub_E),
    .I(hub_E_d_5) 
);
  OBUF hub_A_obuf (
    .O(hub_A),
    .I(hub_A_d_7) 
);
  OBUF hub_B_obuf (
    .O(hub_B),
    .I(hub_B_d_5) 
);
  OBUF hub_C_obuf (
    .O(hub_C),
    .I(hub_C_d_8) 
);
  OBUF hub_D_obuf (
    .O(hub_D),
    .I(hub_D_d_7) 
);
  OBUF hub_CK_obuf (
    .O(hub_CK),
    .I(hub_CK_d) 
);
  OBUF hub_ST_obuf (
    .O(hub_ST),
    .I(hub_ST_d) 
);
  OBUF hub_OE_obuf (
    .O(hub_OE),
    .I(hub_OE_d) 
);
  OBUF dbg0_obuf (
    .O(dbg0),
    .I(dbg0_d) 
);
  OBUF dbg1_obuf (
    .O(dbg1),
    .I(dbg1_d) 
);
  OBUF dbg2_obuf (
    .O(dbg2),
    .I(dbg2_d) 
);
  LUT3 presetn_s0 (
    .F(presetn),
    .I0(reset_cnt[0]),
    .I1(reset_cnt[1]),
    .I2(presetn_5) 
);
defparam presetn_s0.INIT=8'h80;
  LUT4 n106_s1 (
    .F(n106_5),
    .I0(reset_cnt[0]),
    .I1(reset_cnt[1]),
    .I2(uresetn),
    .I3(presetn_5) 
);
defparam n106_s1.INIT=16'h7FFF;
  LUT4 presetn_s1 (
    .F(presetn_5),
    .I0(reset_cnt[2]),
    .I1(reset_cnt[3]),
    .I2(reset_cnt[4]),
    .I3(reset_cnt[5]) 
);
defparam presetn_s1.INIT=16'h8000;
  DFFRE reset_cnt_4_s0 (
    .Q(reset_cnt[4]),
    .D(n10_1),
    .CLK(CLK_IN_d),
    .RESET(GND),
    .CE(VCC) 
);
defparam reset_cnt_4_s0.INIT=1'b0;
  DFFRE reset_cnt_3_s0 (
    .Q(reset_cnt[3]),
    .D(n11_1),
    .CLK(CLK_IN_d),
    .RESET(GND),
    .CE(VCC) 
);
defparam reset_cnt_3_s0.INIT=1'b0;
  DFFRE reset_cnt_2_s0 (
    .Q(reset_cnt[2]),
    .D(n12_1),
    .CLK(CLK_IN_d),
    .RESET(GND),
    .CE(VCC) 
);
defparam reset_cnt_2_s0.INIT=1'b0;
  DFFRE reset_cnt_1_s0 (
    .Q(reset_cnt[1]),
    .D(n13_1),
    .CLK(CLK_IN_d),
    .RESET(GND),
    .CE(VCC) 
);
defparam reset_cnt_1_s0.INIT=1'b0;
  DFFRE reset_cnt_0_s0 (
    .Q(reset_cnt[0]),
    .D(n14_6),
    .CLK(CLK_IN_d),
    .RESET(GND),
    .CE(VCC) 
);
defparam reset_cnt_0_s0.INIT=1'b0;
  DFFRE uresetn_s0 (
    .Q(uresetn),
    .D(USER_KEY_d),
    .CLK(CLK_IN_d),
    .RESET(GND),
    .CE(VCC) 
);
defparam uresetn_s0.INIT=1'b0;
  DFFRE clkn_0_s0 (
    .Q(clkn[0]),
    .D(n51_6),
    .CLK(CLK_IN_d),
    .RESET(n106_5),
    .CE(VCC) 
);
defparam clkn_0_s0.INIT=1'b0;
  DFFRE frame_count_9_s0 (
    .Q(frame_count[9]),
    .D(n108_1),
    .CLK(frame_clk_Z),
    .RESET(n106_5),
    .CE(VCC) 
);
  DFFRE frame_count_8_s0 (
    .Q(frame_count[8]),
    .D(n109_1),
    .CLK(frame_clk_Z),
    .RESET(n106_5),
    .CE(VCC) 
);
  DFFRE frame_count_7_s0 (
    .Q(frame_count[7]),
    .D(n110_1),
    .CLK(frame_clk_Z),
    .RESET(n106_5),
    .CE(VCC) 
);
  DFFRE frame_count_6_s0 (
    .Q(frame_count[6]),
    .D(n111_1),
    .CLK(frame_clk_Z),
    .RESET(n106_5),
    .CE(VCC) 
);
  DFFRE frame_count_5_s0 (
    .Q(frame_count[5]),
    .D(n112_1),
    .CLK(frame_clk_Z),
    .RESET(n106_5),
    .CE(VCC) 
);
  DFFRE frame_count_4_s0 (
    .Q(frame_count[4]),
    .D(n113_1),
    .CLK(frame_clk_Z),
    .RESET(n106_5),
    .CE(VCC) 
);
  DFFRE frame_count_3_s0 (
    .Q(frame_count[3]),
    .D(n114_1),
    .CLK(frame_clk_Z),
    .RESET(n106_5),
    .CE(VCC) 
);
  DFFRE frame_count_2_s0 (
    .Q(frame_count[2]),
    .D(n115_1),
    .CLK(frame_clk_Z),
    .RESET(n106_5),
    .CE(VCC) 
);
  DFFRE frame_count_1_s0 (
    .Q(frame_count[1]),
    .D(n116_1),
    .CLK(frame_clk_Z),
    .RESET(n106_5),
    .CE(VCC) 
);
  DFFRE frame_count_0_s0 (
    .Q(frame_count[0]),
    .D(n117_6),
    .CLK(frame_clk_Z),
    .RESET(n106_5),
    .CE(VCC) 
);
  DFFRE reset_cnt_5_s0 (
    .Q(reset_cnt[5]),
    .D(n9_1),
    .CLK(CLK_IN_d),
    .RESET(GND),
    .CE(VCC) 
);
defparam reset_cnt_5_s0.INIT=1'b0;
  ALU hub_R1_s12 (
    .SUM(hub_R1_13_SUM),
    .COUT(hub_R1_14),
    .I0(GND),
    .I1(frame_count[5]),
    .I3(GND),
    .CIN(ram_rdata1[10]) 
);
defparam hub_R1_s12.ALU_MODE=1;
  ALU hub_R1_s13 (
    .SUM(hub_R1_14_SUM),
    .COUT(hub_R1_16),
    .I0(ram_rdata1[11]),
    .I1(frame_count[6]),
    .I3(GND),
    .CIN(hub_R1_14) 
);
defparam hub_R1_s13.ALU_MODE=1;
  ALU hub_R1_s14 (
    .SUM(hub_R1_15_SUM),
    .COUT(hub_R1_18),
    .I0(ram_rdata1[12]),
    .I1(frame_count[7]),
    .I3(GND),
    .CIN(hub_R1_16) 
);
defparam hub_R1_s14.ALU_MODE=1;
  ALU hub_R1_s15 (
    .SUM(hub_R1_16_SUM),
    .COUT(hub_R1_20),
    .I0(ram_rdata1[13]),
    .I1(frame_count[8]),
    .I3(GND),
    .CIN(hub_R1_18) 
);
defparam hub_R1_s15.ALU_MODE=1;
  ALU hub_R1_s16 (
    .SUM(hub_R1_17_SUM),
    .COUT(hub_R1_d),
    .I0(ram_rdata1[14]),
    .I1(frame_count[9]),
    .I3(GND),
    .CIN(hub_R1_20) 
);
defparam hub_R1_s16.ALU_MODE=1;
  ALU hub_G1_s12 (
    .SUM(hub_G1_13_SUM),
    .COUT(hub_G1_14),
    .I0(GND),
    .I1(frame_count[5]),
    .I3(GND),
    .CIN(ram_rdata1[5]) 
);
defparam hub_G1_s12.ALU_MODE=1;
  ALU hub_G1_s13 (
    .SUM(hub_G1_14_SUM),
    .COUT(hub_G1_16),
    .I0(ram_rdata1[6]),
    .I1(frame_count[6]),
    .I3(GND),
    .CIN(hub_G1_14) 
);
defparam hub_G1_s13.ALU_MODE=1;
  ALU hub_G1_s14 (
    .SUM(hub_G1_15_SUM),
    .COUT(hub_G1_18),
    .I0(ram_rdata1[7]),
    .I1(frame_count[7]),
    .I3(GND),
    .CIN(hub_G1_16) 
);
defparam hub_G1_s14.ALU_MODE=1;
  ALU hub_G1_s15 (
    .SUM(hub_G1_16_SUM),
    .COUT(hub_G1_20),
    .I0(ram_rdata1[8]),
    .I1(frame_count[8]),
    .I3(GND),
    .CIN(hub_G1_18) 
);
defparam hub_G1_s15.ALU_MODE=1;
  ALU hub_G1_s16 (
    .SUM(hub_G1_17_SUM),
    .COUT(hub_G1_d),
    .I0(ram_rdata1[9]),
    .I1(frame_count[9]),
    .I3(GND),
    .CIN(hub_G1_20) 
);
defparam hub_G1_s16.ALU_MODE=1;
  ALU hub_B1_s12 (
    .SUM(hub_B1_13_SUM),
    .COUT(hub_B1_14),
    .I0(GND),
    .I1(frame_count[5]),
    .I3(GND),
    .CIN(ram_rdata1[0]) 
);
defparam hub_B1_s12.ALU_MODE=1;
  ALU hub_B1_s13 (
    .SUM(hub_B1_14_SUM),
    .COUT(hub_B1_16),
    .I0(ram_rdata1[1]),
    .I1(frame_count[6]),
    .I3(GND),
    .CIN(hub_B1_14) 
);
defparam hub_B1_s13.ALU_MODE=1;
  ALU hub_B1_s14 (
    .SUM(hub_B1_15_SUM),
    .COUT(hub_B1_18),
    .I0(ram_rdata1[2]),
    .I1(frame_count[7]),
    .I3(GND),
    .CIN(hub_B1_16) 
);
defparam hub_B1_s14.ALU_MODE=1;
  ALU hub_B1_s15 (
    .SUM(hub_B1_16_SUM),
    .COUT(hub_B1_20),
    .I0(ram_rdata1[3]),
    .I1(frame_count[8]),
    .I3(GND),
    .CIN(hub_B1_18) 
);
defparam hub_B1_s15.ALU_MODE=1;
  ALU hub_B1_s16 (
    .SUM(hub_B1_17_SUM),
    .COUT(hub_B1_d),
    .I0(ram_rdata1[4]),
    .I1(frame_count[9]),
    .I3(GND),
    .CIN(hub_B1_20) 
);
defparam hub_B1_s16.ALU_MODE=1;
  ALU hub_R2_s12 (
    .SUM(hub_R2_13_SUM),
    .COUT(hub_R2_14),
    .I0(GND),
    .I1(frame_count[5]),
    .I3(GND),
    .CIN(ram_rdata2[10]) 
);
defparam hub_R2_s12.ALU_MODE=1;
  ALU hub_R2_s13 (
    .SUM(hub_R2_14_SUM),
    .COUT(hub_R2_16),
    .I0(ram_rdata2[11]),
    .I1(frame_count[6]),
    .I3(GND),
    .CIN(hub_R2_14) 
);
defparam hub_R2_s13.ALU_MODE=1;
  ALU hub_R2_s14 (
    .SUM(hub_R2_15_SUM),
    .COUT(hub_R2_18),
    .I0(ram_rdata2[12]),
    .I1(frame_count[7]),
    .I3(GND),
    .CIN(hub_R2_16) 
);
defparam hub_R2_s14.ALU_MODE=1;
  ALU hub_R2_s15 (
    .SUM(hub_R2_16_SUM),
    .COUT(hub_R2_20),
    .I0(ram_rdata2[13]),
    .I1(frame_count[8]),
    .I3(GND),
    .CIN(hub_R2_18) 
);
defparam hub_R2_s15.ALU_MODE=1;
  ALU hub_R2_s16 (
    .SUM(hub_R2_17_SUM),
    .COUT(hub_R2_d),
    .I0(ram_rdata2[14]),
    .I1(frame_count[9]),
    .I3(GND),
    .CIN(hub_R2_20) 
);
defparam hub_R2_s16.ALU_MODE=1;
  ALU hub_G2_s12 (
    .SUM(hub_G2_13_SUM),
    .COUT(hub_G2_14),
    .I0(GND),
    .I1(frame_count[5]),
    .I3(GND),
    .CIN(ram_rdata2[5]) 
);
defparam hub_G2_s12.ALU_MODE=1;
  ALU hub_G2_s13 (
    .SUM(hub_G2_14_SUM),
    .COUT(hub_G2_16),
    .I0(ram_rdata2[6]),
    .I1(frame_count[6]),
    .I3(GND),
    .CIN(hub_G2_14) 
);
defparam hub_G2_s13.ALU_MODE=1;
  ALU hub_G2_s14 (
    .SUM(hub_G2_15_SUM),
    .COUT(hub_G2_18),
    .I0(dbg2_d),
    .I1(frame_count[7]),
    .I3(GND),
    .CIN(hub_G2_16) 
);
defparam hub_G2_s14.ALU_MODE=1;
  ALU hub_G2_s15 (
    .SUM(hub_G2_16_SUM),
    .COUT(hub_G2_20),
    .I0(dbg1_d),
    .I1(frame_count[8]),
    .I3(GND),
    .CIN(hub_G2_18) 
);
defparam hub_G2_s15.ALU_MODE=1;
  ALU hub_G2_s16 (
    .SUM(hub_G2_17_SUM),
    .COUT(hub_G2_d),
    .I0(dbg0_d),
    .I1(frame_count[9]),
    .I3(GND),
    .CIN(hub_G2_20) 
);
defparam hub_G2_s16.ALU_MODE=1;
  ALU hub_B2_s12 (
    .SUM(hub_B2_13_SUM),
    .COUT(hub_B2_14),
    .I0(GND),
    .I1(frame_count[5]),
    .I3(GND),
    .CIN(ram_rdata2[0]) 
);
defparam hub_B2_s12.ALU_MODE=1;
  ALU hub_B2_s13 (
    .SUM(hub_B2_14_SUM),
    .COUT(hub_B2_16),
    .I0(ram_rdata2[1]),
    .I1(frame_count[6]),
    .I3(GND),
    .CIN(hub_B2_14) 
);
defparam hub_B2_s13.ALU_MODE=1;
  ALU hub_B2_s14 (
    .SUM(hub_B2_15_SUM),
    .COUT(hub_B2_18),
    .I0(ram_rdata2[2]),
    .I1(frame_count[7]),
    .I3(GND),
    .CIN(hub_B2_16) 
);
defparam hub_B2_s14.ALU_MODE=1;
  ALU hub_B2_s15 (
    .SUM(hub_B2_16_SUM),
    .COUT(hub_B2_20),
    .I0(ram_rdata2[3]),
    .I1(frame_count[8]),
    .I3(GND),
    .CIN(hub_B2_18) 
);
defparam hub_B2_s15.ALU_MODE=1;
  ALU hub_B2_s16 (
    .SUM(hub_B2_17_SUM),
    .COUT(hub_B2_d),
    .I0(ram_rdata2[4]),
    .I1(frame_count[9]),
    .I3(GND),
    .CIN(hub_B2_20) 
);
defparam hub_B2_s16.ALU_MODE=1;
  ALU n13_s (
    .SUM(n13_1),
    .COUT(n13_2),
    .I0(reset_cnt[1]),
    .I1(GND),
    .I3(GND),
    .CIN(n14_5) 
);
defparam n13_s.ALU_MODE=0;
  ALU n12_s (
    .SUM(n12_1),
    .COUT(n12_2),
    .I0(reset_cnt[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n13_2) 
);
defparam n12_s.ALU_MODE=0;
  ALU n11_s (
    .SUM(n11_1),
    .COUT(n11_2),
    .I0(reset_cnt[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n12_2) 
);
defparam n11_s.ALU_MODE=0;
  ALU n10_s (
    .SUM(n10_1),
    .COUT(n10_2),
    .I0(reset_cnt[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n11_2) 
);
defparam n10_s.ALU_MODE=0;
  ALU n9_s (
    .SUM(n9_1),
    .COUT(n9_0_COUT),
    .I0(reset_cnt[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n10_2) 
);
defparam n9_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(frame_count[1]),
    .I1(frame_count[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(frame_count[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(frame_count[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(frame_count[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(frame_count[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(frame_count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(frame_count[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(frame_count[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_0_COUT),
    .I0(frame_count[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n14_s1 (
    .SUM(n14_6),
    .COUT(n14_5),
    .I0(reset_cnt[0]),
    .I1(presetn),
    .I3(GND),
    .CIN(GND) 
);
defparam n14_s1.ALU_MODE=1;
  INV n117_s2 (
    .O(n117_6),
    .I(frame_count[0]) 
);
  Gowin_pROM logo_rom (
    .n106_5(n106_5),
    .clkn(clkn[0]),
    .ram_raddr(ram_raddr[10:0]),
    .dbg2_d(dbg2_d),
    .dbg1_d(dbg1_d),
    .dbg0_d(dbg0_d),
    .ram_rdata2_0(ram_rdata2[0]),
    .ram_rdata2_1(ram_rdata2[1]),
    .ram_rdata2_2(ram_rdata2[2]),
    .ram_rdata2_3(ram_rdata2[3]),
    .ram_rdata2_4(ram_rdata2[4]),
    .ram_rdata2_5(ram_rdata2[5]),
    .ram_rdata2_6(ram_rdata2[6]),
    .ram_rdata2_10(ram_rdata2[10]),
    .ram_rdata2_11(ram_rdata2[11]),
    .ram_rdata2_12(ram_rdata2[12]),
    .ram_rdata2_13(ram_rdata2[13]),
    .ram_rdata2_14(ram_rdata2[14]),
    .ram_rdata1(ram_rdata1[14:0])
);
  hub75e_if hubif (
    .n106_5(n106_5),
    .clkn(clkn[0]),
    .frame_clk_Z(frame_clk_Z),
    .hub_OE_d(hub_OE_d),
    .hub_CK_d(hub_CK_d),
    .hub_ST_d(hub_ST_d),
    .hub_B_d_5(hub_B_d_5),
    .hub_E_d_5(hub_E_d_5),
    .hub_D_d_7(hub_D_d_7),
    .hub_C_d_8(hub_C_d_8),
    .n51_6(n51_6),
    .hub_A_d_7(hub_A_d_7),
    .ram_raddr(ram_raddr[10:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* TOP */
