

================================================================
== Vivado HLS Report for 'sc_FIFO_DCT'
================================================================
* Date:           Tue Jan 17 18:16:33 2017

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        DCT_base
* Solution:       DCT
* Product family: artix7
* Target device:  xc7a35ticpg236-1l


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.62|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |    0|  7584|    1|  7585|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+------+------+------+------+---------+
        |                                  |                       |   Latency   |   Interval  | Pipeline|
        |             Instance             |         Module        |  min |  max |  min |  max |   Type  |
        +----------------------------------+-----------------------+------+------+------+------+---------+
        |grp_sc_FIFO_DCT_data_out_fu_160   |sc_FIFO_DCT_data_out   |   134|   134|   134|   134|   none  |
        |grp_sc_FIFO_DCT_DCT_fu_192        |sc_FIFO_DCT_DCT        |  7583|  7583|  7583|  7583|   none  |
        |grp_sc_FIFO_DCT_buffering_fu_228  |sc_FIFO_DCT_buffering  |     5|     6|     5|     6|   none  |
        +----------------------------------+-----------------------+------+------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        1|      4|   1944|   2942|
|Memory           |        3|      -|      0|      0|
|Multiplexer      |        -|      -|      -|     50|
|Register         |        -|      -|     36|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        4|      4|   1980|   2992|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     90|  41600|  20800|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        4|      4|      4|     14|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------+---------+-------+------+------+
    |             Instance             |         Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +----------------------------------+-----------------------+---------+-------+------+------+
    |grp_sc_FIFO_DCT_DCT_fu_192        |sc_FIFO_DCT_DCT        |        1|      4|  1885|  2840|
    |grp_sc_FIFO_DCT_buffering_fu_228  |sc_FIFO_DCT_buffering  |        0|      0|    38|    80|
    |grp_sc_FIFO_DCT_data_out_fu_160   |sc_FIFO_DCT_data_out   |        0|      0|    21|    22|
    +----------------------------------+-----------------------+---------+-------+------+------+
    |Total                             |                       |        1|      4|  1944|  2942|
    +----------------------------------+-----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |sc_FIFO_DCT_mA_U  |sc_FIFO_DCT_DCT_a     |        1|  0|   0|    64|   32|     1|         2048|
    |sc_FIFO_DCT_mC_U  |sc_FIFO_DCT_DCT_a     |        1|  0|   0|    64|   32|     1|         2048|
    |sc_FIFO_DCT_mB_U  |sc_FIFO_DCT_sc_FIeOg  |        1|  0|   0|    64|   32|     1|         2048|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total             |                      |        3|  0|   0|   192|   96|     3|         6144|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |s_DCT                    |   1|          2|    1|          2|
    |s_buffered               |   1|          2|    1|          2|
    |s_done                   |   1|          2|    1|          2|
    |s_working                |   1|          2|    1|          2|
    |sc_FIFO_DCT_exec_cnt     |  32|          2|   32|         64|
    |sc_FIFO_DCT_mA_address0  |   6|          3|    6|         18|
    |sc_FIFO_DCT_mA_ce0       |   1|          3|    1|          3|
    |sc_FIFO_DCT_mC_address0  |   6|          3|    6|         18|
    |sc_FIFO_DCT_mC_ce0       |   1|          3|    1|          3|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  50|         22|   50|        114|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |s_DCT                 |   1|   0|    1|          0|
    |s_buffered            |   1|   0|    1|          0|
    |s_done                |   1|   0|    1|          0|
    |s_working             |   1|   0|    1|          0|
    |sc_FIFO_DCT_exec_cnt  |  32|   0|   32|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 |  36|   0|   36|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+-------------+-----+-----+------------+--------------------------+--------------+
|clock        |  in |    1| ap_ctrl_hs | sc_FIFO_DCT::sc_FIFO_DCT | return value |
|reset        |  in |    1| ap_ctrl_hs | sc_FIFO_DCT::sc_FIFO_DCT | return value |
|enable       |  in |    1|   ap_none  |          enable          |    pointer   |
|dout_din     | out |    8|   ap_fifo  |           dout           |    pointer   |
|dout_full_n  |  in |    1|   ap_fifo  |           dout           |    pointer   |
|dout_write   | out |    1|   ap_fifo  |           dout           |    pointer   |
|din_dout     |  in |    8|   ap_fifo  |            din           |    pointer   |
|din_empty_n  |  in |    1|   ap_fifo  |            din           |    pointer   |
|din_read     | out |    1|   ap_fifo  |            din           |    pointer   |
+-------------+-----+-----+------------+--------------------------+--------------+

