// Generated by CIRCT 42e53322a
module four_bit_adder_EC(	// /tmp/tmp.aPDeOayVLK/21966_Verilog-Projects_Project2–CombinationalLogic_four_bit_look_ahead_adder_four_bit_adder_EC.cleaned.mlir:2:3
  input  [3:0] A,	// /tmp/tmp.aPDeOayVLK/21966_Verilog-Projects_Project2–CombinationalLogic_four_bit_look_ahead_adder_four_bit_adder_EC.cleaned.mlir:2:35
               B,	// /tmp/tmp.aPDeOayVLK/21966_Verilog-Projects_Project2–CombinationalLogic_four_bit_look_ahead_adder_four_bit_adder_EC.cleaned.mlir:2:47
  output [4:0] SUM	// /tmp/tmp.aPDeOayVLK/21966_Verilog-Projects_Project2–CombinationalLogic_four_bit_look_ahead_adder_four_bit_adder_EC.cleaned.mlir:2:60
);

  wire _GEN = A[1] ^ B[1];	// /tmp/tmp.aPDeOayVLK/21966_Verilog-Projects_Project2–CombinationalLogic_four_bit_look_ahead_adder_four_bit_adder_EC.cleaned.mlir:6:10, :7:10, :8:10
  wire _GEN_0 = A[0] & B[0];	// /tmp/tmp.aPDeOayVLK/21966_Verilog-Projects_Project2–CombinationalLogic_four_bit_look_ahead_adder_four_bit_adder_EC.cleaned.mlir:3:10, :4:10, :9:10
  wire _GEN_1 = A[2] ^ B[2];	// /tmp/tmp.aPDeOayVLK/21966_Verilog-Projects_Project2–CombinationalLogic_four_bit_look_ahead_adder_four_bit_adder_EC.cleaned.mlir:11:10, :12:10, :13:11
  wire _GEN_2 = A[1] & B[1];	// /tmp/tmp.aPDeOayVLK/21966_Verilog-Projects_Project2–CombinationalLogic_four_bit_look_ahead_adder_four_bit_adder_EC.cleaned.mlir:6:10, :7:10, :14:11
  wire _GEN_3 = _GEN_0 & _GEN;	// /tmp/tmp.aPDeOayVLK/21966_Verilog-Projects_Project2–CombinationalLogic_four_bit_look_ahead_adder_four_bit_adder_EC.cleaned.mlir:8:10, :9:10, :15:11
  wire _GEN_4 = A[3] ^ B[3];	// /tmp/tmp.aPDeOayVLK/21966_Verilog-Projects_Project2–CombinationalLogic_four_bit_look_ahead_adder_four_bit_adder_EC.cleaned.mlir:18:11, :19:11, :20:11
  wire _GEN_5 = A[2] & B[2];	// /tmp/tmp.aPDeOayVLK/21966_Verilog-Projects_Project2–CombinationalLogic_four_bit_look_ahead_adder_four_bit_adder_EC.cleaned.mlir:11:10, :12:10, :21:11
  wire _GEN_6 = _GEN_2 & _GEN_1;	// /tmp/tmp.aPDeOayVLK/21966_Verilog-Projects_Project2–CombinationalLogic_four_bit_look_ahead_adder_four_bit_adder_EC.cleaned.mlir:13:11, :14:11, :22:11
  wire _GEN_7 = _GEN_3 & _GEN_1;	// /tmp/tmp.aPDeOayVLK/21966_Verilog-Projects_Project2–CombinationalLogic_four_bit_look_ahead_adder_four_bit_adder_EC.cleaned.mlir:13:11, :15:11, :23:11
  assign SUM =
    {A[3] & B[3] | _GEN_5 & _GEN_4 | _GEN_6 & _GEN_4 | _GEN_7 & _GEN_4,
     _GEN_4 ^ (_GEN_5 | _GEN_6 | _GEN_7),
     _GEN_1 ^ (_GEN_2 | _GEN_3),
     _GEN ^ _GEN_0,
     A[0] ^ B[0]};	// /tmp/tmp.aPDeOayVLK/21966_Verilog-Projects_Project2–CombinationalLogic_four_bit_look_ahead_adder_four_bit_adder_EC.cleaned.mlir:3:10, :4:10, :5:10, :8:10, :9:10, :10:10, :13:11, :14:11, :15:11, :16:11, :17:11, :18:11, :19:11, :20:11, :21:11, :22:11, :23:11, :24:11, :25:11, :26:11, :27:11, :28:11, :29:11, :30:11, :31:11, :32:5
endmodule

