/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 336 192)
	(text "HOST_MUX" (rect 5 0 58 12)(font "Arial" ))
	(text "inst" (rect 8 160 20 172)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "CLK" (rect 0 0 20 12)(font "Arial" ))
		(text "CLK" (rect 21 27 41 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "CLK_1kHz" (rect 0 0 44 12)(font "Arial" ))
		(text "CLK_1kHz" (rect 21 43 65 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 0 64)
		(input)
		(text "DATA_1[255..0]" (rect 0 0 68 12)(font "Arial" ))
		(text "DATA_1[255..0]" (rect 21 59 89 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "DATA_WRITE_COPY_1" (rect 0 0 112 12)(font "Arial" ))
		(text "DATA_WRITE_COPY_1" (rect 21 75 133 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 1))
	)
	(port
		(pt 0 96)
		(input)
		(text "BANK_1[7..0]" (rect 0 0 57 12)(font "Arial" ))
		(text "BANK_1[7..0]" (rect 21 91 78 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "DATA_2[255..0]" (rect 0 0 69 12)(font "Arial" ))
		(text "DATA_2[255..0]" (rect 21 107 90 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "DATA_WRITE_COPY_2" (rect 0 0 113 12)(font "Arial" ))
		(text "DATA_WRITE_COPY_2" (rect 21 123 134 135)(font "Arial" ))
		(line (pt 0 128)(pt 16 128)(line_width 1))
	)
	(port
		(pt 0 144)
		(input)
		(text "BANK_2[7..0]" (rect 0 0 59 12)(font "Arial" ))
		(text "BANK_2[7..0]" (rect 21 139 80 151)(font "Arial" ))
		(line (pt 0 144)(pt 16 144)(line_width 3))
	)
	(port
		(pt 320 32)
		(output)
		(text "DATA[255..0]" (rect 0 0 59 12)(font "Arial" ))
		(text "DATA[255..0]" (rect 240 27 299 39)(font "Arial" ))
		(line (pt 320 32)(pt 304 32)(line_width 3))
	)
	(port
		(pt 320 48)
		(output)
		(text "DATA_WRITE_COPY" (rect 0 0 102 12)(font "Arial" ))
		(text "DATA_WRITE_COPY" (rect 197 43 299 55)(font "Arial" ))
		(line (pt 320 48)(pt 304 48)(line_width 1))
	)
	(port
		(pt 320 64)
		(output)
		(text "BANK[7..0]" (rect 0 0 48 12)(font "Arial" ))
		(text "BANK[7..0]" (rect 251 59 299 71)(font "Arial" ))
		(line (pt 320 64)(pt 304 64)(line_width 3))
	)
	(parameter
		"MUX_DELAY"
		"0000001111101000"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(drawing
		(rectangle (rect 16 16 304 160)(line_width 1))
	)
	(annotation_block (parameter)(rect 336 -64 436 16))
)
