set_property DIFF_TERM TRUE [get_ports {*_in_p*}]
set_property IOSTANDARD LVDS_25 [get_ports {*_in_p*}]

set_property PACKAGE_PIN D3 [get_ports {rx_in_p[0]}]
set_property PACKAGE_PIN C3 [get_ports {rx_in_n[0]}]
set_property PACKAGE_PIN L3 [get_ports {rx_in_p[1]}]
set_property PACKAGE_PIN L2 [get_ports {rx_in_n[1]}]
set_property PACKAGE_PIN H4 [get_ports {clock_in_p[0]}]
set_property PACKAGE_PIN H3 [get_ports {clock_in_n[0]}]
set_property PACKAGE_PIN G4 [get_ports {clock_in_p[1]}]
set_property PACKAGE_PIN F4 [get_ports {clock_in_n[1]}]
set_property PACKAGE_PIN J1 [get_ports {fpga_id[0]}]
set_property PACKAGE_PIN J2 [get_ports {fpga_id[1]}]
set_property PACKAGE_PIN J4 [get_ports {reset_in[1]}]
set_property PACKAGE_PIN J3 [get_ports {reset_in[0]}]
set_property PACKAGE_PIN H13 [get_ports {trig_out_p[1]}]
set_property PACKAGE_PIN H14 [get_ports {trig_out_n[1]}]
set_property PACKAGE_PIN H11 [get_ports {trig_out_p[2]}]
set_property PACKAGE_PIN H12 [get_ports {trig_out_n[2]}]
set_property PACKAGE_PIN G11 [get_ports {trig_out_p[3]}]
set_property PACKAGE_PIN F11 [get_ports {trig_out_n[3]}]
set_property PACKAGE_PIN D14 [get_ports {trig_out_p[4]}]
set_property PACKAGE_PIN C14 [get_ports {trig_out_n[4]}]
set_property PACKAGE_PIN F13 [get_ports {trig_out_p[5]}]
set_property PACKAGE_PIN E13 [get_ports {trig_out_n[5]}]
set_property PACKAGE_PIN G14 [get_ports {trig_out_p[6]}]
set_property PACKAGE_PIN F14 [get_ports {trig_out_n[6]}]
set_property PACKAGE_PIN D12 [get_ports {trig_out_p[7]}]
set_property PACKAGE_PIN D13 [get_ports {trig_out_n[7]}]
set_property PACKAGE_PIN F12 [get_ports {trig_out_p[8]}]
set_property PACKAGE_PIN E12 [get_ports {trig_out_n[8]}]
set_property PACKAGE_PIN C11 [get_ports {trig_out_p[9]}]
set_property PACKAGE_PIN C12 [get_ports {trig_out_n[9]}]
set_property PACKAGE_PIN M13 [get_ports {trig_out_p[0]}]
set_property PACKAGE_PIN L14 [get_ports {trig_out_n[0]}]
set_property PACKAGE_PIN D10 [get_ports {trig_out_p[13]}]
set_property PACKAGE_PIN C10 [get_ports {trig_out_n[13]}]
set_property PACKAGE_PIN B11 [get_ports {trig_out_p[14]}]
set_property PACKAGE_PIN B12 [get_ports {trig_out_n[14]}]
set_property PACKAGE_PIN L12 [get_ports {trig_out_p[15]}]
set_property PACKAGE_PIN L13 [get_ports {trig_out_n[15]}]
set_property PACKAGE_PIN A12 [get_ports {trig_out_p[11]}]
set_property PACKAGE_PIN A13 [get_ports {trig_out_n[11]}]
set_property PACKAGE_PIN B10 [get_ports {trig_out_p[12]}]
set_property PACKAGE_PIN A10 [get_ports {trig_out_n[12]}]
set_property PACKAGE_PIN B13 [get_ports {trig_out_p[10]}]
set_property PACKAGE_PIN B14 [get_ports {trig_out_n[10]}]
set_property PACKAGE_PIN J13 [get_ports {sot_out_p[0]}]
set_property PACKAGE_PIN J14 [get_ports {sot_out_n[0]}]
set_property PACKAGE_PIN J11 [get_ports {sot_out_p[1]}]
set_property PACKAGE_PIN J12 [get_ports {sot_out_n[1]}]
set_property PACKAGE_PIN M11 [get_ports {tx_out_p[0]}]
set_property PACKAGE_PIN M12 [get_ports {tx_out_n[0]}]
set_property PACKAGE_PIN K11 [get_ports {tx_out_p[1]}]
set_property PACKAGE_PIN K12 [get_ports {tx_out_n[1]}]
set_property PACKAGE_PIN M1 [get_ports mux_control]
set_property IOSTANDARD LVCMOS25 [get_ports {fpga_id[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {fpga_id[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {reset_in[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {reset_in[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports mux_control]

set_property CLOCK_DEDICATED_ROUTE BACKBONE [get_nets VFAT_LOOP[1].u_loopback_clock_wizard/inst/clk_in1_loopback_clock_wizard]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets VFAT_LOOP[1].u_loopback_clock_wizard/inst/clk_in1_loopback_clock_wizard]
