#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jan 11 12:30:08 2022
# Process ID: 10112
# Current directory: C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16212 C:\Users\Usuario\Desktop\PracticasSEA_v5\PLC_JM\PLC\PLC.xpr
# Log file: C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC/vivado.log
# Journal file: C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC/PLC.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 662.855 ; gain = 79.785
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: FSM_PLC
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 766.070 ; gain = 88.102
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FSM_PLC' [C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC/PLC.srcs/sources_1/imports/codigos_VHDL_PLC/FSM_PLC.vhd:56]
	Parameter k bound to: 3 - type: integer 
	Parameter p bound to: 4 - type: integer 
	Parameter m bound to: 4 - type: integer 
	Parameter T_DM bound to: 32'b00000000000000000010011100010000 
	Parameter T_D bound to: 32'b00000000000000000010011100010000 
	Parameter T_SU bound to: 32'b00000000000000000010011100010000 
	Parameter T_H bound to: 32'b00000000000000000010011100010000 
	Parameter T_W bound to: 32'b00000000000000000010011100010000 
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC/PLC.srcs/sources_1/imports/codigos_VHDL_PLC/FSM_PLC.vhd:117]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Sincronizador' declared at 'C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC/PLC.srcs/sources_1/imports/codigos_VHDL_PLC/Sincronizador.vhd:34' bound to instance 'Sincronizacion' of component 'Sincronizador' [C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC/PLC.srcs/sources_1/imports/codigos_VHDL_PLC/FSM_PLC.vhd:129]
INFO: [Synth 8-638] synthesizing module 'Sincronizador' [C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC/PLC.srcs/sources_1/imports/codigos_VHDL_PLC/Sincronizador.vhd:42]
	Parameter n bound to: 4 - type: integer 
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC/PLC.srcs/sources_1/imports/codigos_VHDL_PLC/Debouncer.vhd:34' bound to instance 'DB' of component 'Debouncer' [C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC/PLC.srcs/sources_1/imports/codigos_VHDL_PLC/Sincronizador.vhd:56]
INFO: [Synth 8-638] synthesizing module 'Debouncer' [C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC/PLC.srcs/sources_1/imports/codigos_VHDL_PLC/Debouncer.vhd:42]
	Parameter n bound to: 4 - type: integer 
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Reg_Des' declared at 'C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC/PLC.srcs/sources_1/imports/codigos_VHDL_PLC/Reg_Des.vhd:34' bound to instance 'Registro' of component 'Reg_Des' [C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC/PLC.srcs/sources_1/imports/codigos_VHDL_PLC/Debouncer.vhd:57]
INFO: [Synth 8-638] synthesizing module 'Reg_Des' [C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC/PLC.srcs/sources_1/imports/codigos_VHDL_PLC/Reg_Des.vhd:44]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Reg_Des' (1#1) [C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC/PLC.srcs/sources_1/imports/codigos_VHDL_PLC/Reg_Des.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Debouncer' (2#1) [C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC/PLC.srcs/sources_1/imports/codigos_VHDL_PLC/Debouncer.vhd:42]
INFO: [Synth 8-3491] module 'CKE_Gen' declared at 'C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC/PLC.srcs/sources_1/imports/codigos_VHDL_PLC/CKE_Gen.vhd:34' bound to instance 'CKGEN' of component 'CKE_Gen' [C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC/PLC.srcs/sources_1/imports/codigos_VHDL_PLC/Sincronizador.vhd:58]
INFO: [Synth 8-638] synthesizing module 'CKE_Gen' [C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC/PLC.srcs/sources_1/imports/codigos_VHDL_PLC/CKE_Gen.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'CKE_Gen' (3#1) [C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC/PLC.srcs/sources_1/imports/codigos_VHDL_PLC/CKE_Gen.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Sincronizador' (4#1) [C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC/PLC.srcs/sources_1/imports/codigos_VHDL_PLC/Sincronizador.vhd:42]
	Parameter N_Bits_Reg bound to: 4 - type: integer 
	Parameter T_D bound to: 10000 - type: integer 
INFO: [Synth 8-3491] module 'Reg_PLC' declared at 'C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC/PLC.srcs/sources_1/imports/codigos_VHDL_PLC/Reg_PLC.vhd:34' bound to instance 'Registro_PLC' of component 'Reg_PLC' [C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC/PLC.srcs/sources_1/imports/codigos_VHDL_PLC/FSM_PLC.vhd:138]
INFO: [Synth 8-638] synthesizing module 'Reg_PLC' [C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC/PLC.srcs/sources_1/imports/codigos_VHDL_PLC/Reg_PLC.vhd:44]
	Parameter N_Bits_Reg bound to: 4 - type: integer 
	Parameter T_D bound to: 10000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Reg_PLC' (5#1) [C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC/PLC.srcs/sources_1/imports/codigos_VHDL_PLC/Reg_PLC.vhd:44]
	Parameter N_Bits_Dir bound to: 4 - type: integer 
	Parameter T_D bound to: 10000 - type: integer 
INFO: [Synth 8-3491] module 'MUX_PLC' declared at 'C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC/PLC.srcs/sources_1/imports/codigos_VHDL_PLC/MUX_PLC.vhd:34' bound to instance 'Ecuacion_De_Transicion_1' of component 'MUX_PLC' [C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC/PLC.srcs/sources_1/imports/codigos_VHDL_PLC/FSM_PLC.vhd:159]
INFO: [Synth 8-638] synthesizing module 'MUX_PLC' [C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC/PLC.srcs/sources_1/imports/codigos_VHDL_PLC/MUX_PLC.vhd:42]
	Parameter N_Bits_Dir bound to: 4 - type: integer 
	Parameter T_D bound to: 10000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX_PLC' (6#1) [C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC/PLC.srcs/sources_1/imports/codigos_VHDL_PLC/MUX_PLC.vhd:42]
	Parameter N_Bits_Dir bound to: 3 - type: integer 
	Parameter T_D bound to: 10000 - type: integer 
INFO: [Synth 8-3491] module 'MUX_PLC' declared at 'C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC/PLC.srcs/sources_1/imports/codigos_VHDL_PLC/MUX_PLC.vhd:34' bound to instance 'Ecuacion_De_Transicion_2' of component 'MUX_PLC' [C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC/PLC.srcs/sources_1/imports/codigos_VHDL_PLC/FSM_PLC.vhd:163]
INFO: [Synth 8-638] synthesizing module 'MUX_PLC__parameterized1' [C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC/PLC.srcs/sources_1/imports/codigos_VHDL_PLC/MUX_PLC.vhd:42]
	Parameter N_Bits_Dir bound to: 3 - type: integer 
	Parameter T_D bound to: 10000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX_PLC__parameterized1' (6#1) [C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC/PLC.srcs/sources_1/imports/codigos_VHDL_PLC/MUX_PLC.vhd:42]
	Parameter N_Bits_Dir bound to: 4 - type: integer 
	Parameter T_D bound to: 10000 - type: integer 
INFO: [Synth 8-3491] module 'MUX_PLC' declared at 'C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC/PLC.srcs/sources_1/imports/codigos_VHDL_PLC/MUX_PLC.vhd:34' bound to instance 'Ecuacion_De_Salida_Moore' of component 'MUX_PLC' [C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC/PLC.srcs/sources_1/imports/codigos_VHDL_PLC/FSM_PLC.vhd:174]
INFO: [Synth 8-256] done synthesizing module 'FSM_PLC' (7#1) [C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC/PLC.srcs/sources_1/imports/codigos_VHDL_PLC/FSM_PLC.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 806.512 ; gain = 128.543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 806.512 ; gain = 128.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 806.512 ; gain = 128.543
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1066.852 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1167.152 ; gain = 489.184
28 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1167.152 ; gain = 489.184
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC/PLC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC/PLC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Test_Bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC/PLC.srcs/sources_1/imports/codigos_VHDL_PLC/FSM_PLC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FSM_PLC'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC/PLC.srcs/sim_1/new/Test_Bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Test_Bench'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC/PLC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 212db5371b4f4f31a7a88898590c4d29 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Test_Bench_behav xil_defaultlib.Test_Bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.tipos_fsm_plc
Compiling architecture simple of entity xil_defaultlib.Reg_Des [\Reg_Des(n=4)\]
Compiling architecture simple of entity xil_defaultlib.Debouncer [debouncer_default]
Compiling architecture fsm_simple of entity xil_defaultlib.CKE_Gen [cke_gen_default]
Compiling architecture estructura of entity xil_defaultlib.Sincronizador [sincronizador_default]
Compiling architecture comportamiento of entity xil_defaultlib.Reg_PLC [\Reg_PLC(n_bits_reg=4)\]
Compiling architecture comportamiento of entity xil_defaultlib.MUX_PLC [\MUX_PLC(n_bits_dir=4)\]
Compiling architecture comportamiento of entity xil_defaultlib.MUX_PLC [mux_plc_default]
Compiling architecture estructura of entity xil_defaultlib.FSM_PLC [\FSM_PLC(k=3,p=4,m=4)\]
Compiling architecture behavioral of entity xil_defaultlib.test_bench
Built simulation snapshot Test_Bench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1178.668 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC/PLC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_Bench_behav -key {Behavioral:sim_1:Functional:Test_Bench} -tclbatch {Test_Bench.tcl} -view {C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC/Test_Bench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC/Test_Bench_behav.wcfg
source Test_Bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Retardo,Entradas
1000 ns,000
1000 ns,001
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_Bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1196.133 ; gain = 17.465
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5000 ns
Retardo,Entradas
1000 ns,000
1000 ns,001
1000 ns,010
1000 ns,011
1000 ns,010
1000 ns,001
run 5000 ns
1000 ns,000
1000 ns,000
1000 ns,001
1000 ns,001
1000 ns,010
run 5000 ns
1000 ns,010
1000 ns,011
1000 ns,011
1000 ns,010
1000 ns,010
run 5000 ns
1000 ns,001
1000 ns,001
1000 ns,000
1000 ns,010
1000 ns,011
run 5000 ns
1000 ns,001
1000 ns,010
1000 ns,000
run 5000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC/PLC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC/PLC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Test_Bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC/PLC.srcs/sim_1/new/Test_Bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Test_Bench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC/PLC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 212db5371b4f4f31a7a88898590c4d29 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Test_Bench_behav xil_defaultlib.Test_Bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.tipos_fsm_plc
Compiling architecture simple of entity xil_defaultlib.Reg_Des [\Reg_Des(n=4)\]
Compiling architecture simple of entity xil_defaultlib.Debouncer [debouncer_default]
Compiling architecture fsm_simple of entity xil_defaultlib.CKE_Gen [cke_gen_default]
Compiling architecture estructura of entity xil_defaultlib.Sincronizador [sincronizador_default]
Compiling architecture comportamiento of entity xil_defaultlib.Reg_PLC [\Reg_PLC(n_bits_reg=4)\]
Compiling architecture comportamiento of entity xil_defaultlib.MUX_PLC [\MUX_PLC(n_bits_dir=4)\]
Compiling architecture comportamiento of entity xil_defaultlib.MUX_PLC [mux_plc_default]
Compiling architecture estructura of entity xil_defaultlib.FSM_PLC [\FSM_PLC(k=3,p=4,m=4)\]
Compiling architecture behavioral of entity xil_defaultlib.test_bench
Built simulation snapshot Test_Bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC/PLC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_Bench_behav -key {Behavioral:sim_1:Functional:Test_Bench} -tclbatch {Test_Bench.tcl} -view {C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC/Test_Bench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC/Test_Bench_behav.wcfg
source Test_Bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Retardo,Entradas
1000 ns,000
1000 ns,001
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_Bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1204.488 ; gain = 0.492
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5000 ns
Retardo,Entradas
1000 ns,000
1000 ns,001
1000 ns,010
1000 ns,011
1000 ns,010
1000 ns,001
run 5000 ns
1000 ns,000
1000 ns,000
1000 ns,001
1000 ns,001
1000 ns,010
run 5000 ns
1000 ns,010
1000 ns,011
1000 ns,011
1000 ns,010
1000 ns,010
run 5000 ns
1000 ns,001
1000 ns,001
1000 ns,000
1000 ns,010
1000 ns,011
run 5000 ns
1000 ns,001
1000 ns,010
1000 ns,000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC/PLC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC/PLC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Test_Bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC/PLC.srcs/sim_1/new/Test_Bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Test_Bench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC/PLC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 212db5371b4f4f31a7a88898590c4d29 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Test_Bench_behav xil_defaultlib.Test_Bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.tipos_fsm_plc
Compiling architecture simple of entity xil_defaultlib.Reg_Des [\Reg_Des(n=4)\]
Compiling architecture simple of entity xil_defaultlib.Debouncer [debouncer_default]
Compiling architecture fsm_simple of entity xil_defaultlib.CKE_Gen [cke_gen_default]
Compiling architecture estructura of entity xil_defaultlib.Sincronizador [sincronizador_default]
Compiling architecture comportamiento of entity xil_defaultlib.Reg_PLC [\Reg_PLC(n_bits_reg=4)\]
Compiling architecture comportamiento of entity xil_defaultlib.MUX_PLC [\MUX_PLC(n_bits_dir=4)\]
Compiling architecture comportamiento of entity xil_defaultlib.MUX_PLC [mux_plc_default]
Compiling architecture estructura of entity xil_defaultlib.FSM_PLC [\FSM_PLC(k=3,p=4,m=4)\]
Compiling architecture behavioral of entity xil_defaultlib.test_bench
Built simulation snapshot Test_Bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC/PLC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_Bench_behav -key {Behavioral:sim_1:Functional:Test_Bench} -tclbatch {Test_Bench.tcl} -view {C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC/Test_Bench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC/Test_Bench_behav.wcfg
source Test_Bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Retardo,Entradas
1000 ns,000
1000 ns,001
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_Bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1206.777 ; gain = 0.516
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5000 ns
Retardo,Entradas
1000 ns,000
1000 ns,001
1000 ns,010
1000 ns,011
1000 ns,010
1000 ns,001
run 5000 ns
1000 ns,000
1000 ns,000
1000 ns,001
1000 ns,001
1000 ns,010
run 5000 ns
1000 ns,010
1000 ns,011
1000 ns,011
1000 ns,010
1000 ns,010
run 5000 ns
1000 ns,001
1000 ns,001
1000 ns,000
1000 ns,010
1000 ns,011
run 5000 ns
1000 ns,001
1000 ns,010
1000 ns,000
run 5000 ns
save_wave_config {C:/Users/Usuario/Desktop/PracticasSEA_v5/PLC_JM/PLC/Test_Bench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan 11 12:53:08 2022...
