#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002363f912620 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000002363f992aa0_0 .net "PC", 31 0, v000002363f9893d0_0;  1 drivers
v000002363f9917e0_0 .var "clk", 0 0;
v000002363f991600_0 .net "clkout", 0 0, L_000002363f993340;  1 drivers
v000002363f992460_0 .net "cycles_consumed", 31 0, v000002363f990d40_0;  1 drivers
v000002363f992500_0 .var "rst", 0 0;
S_000002363f8b4520 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000002363f912620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000002363f92f6e0 .param/l "RType" 0 4 2, C4<000000>;
P_000002363f92f718 .param/l "add" 0 4 5, C4<100000>;
P_000002363f92f750 .param/l "addi" 0 4 8, C4<001000>;
P_000002363f92f788 .param/l "addu" 0 4 5, C4<100001>;
P_000002363f92f7c0 .param/l "and_" 0 4 5, C4<100100>;
P_000002363f92f7f8 .param/l "andi" 0 4 8, C4<001100>;
P_000002363f92f830 .param/l "beq" 0 4 10, C4<000100>;
P_000002363f92f868 .param/l "bne" 0 4 10, C4<000101>;
P_000002363f92f8a0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002363f92f8d8 .param/l "j" 0 4 12, C4<000010>;
P_000002363f92f910 .param/l "jal" 0 4 12, C4<000011>;
P_000002363f92f948 .param/l "jr" 0 4 6, C4<001000>;
P_000002363f92f980 .param/l "lw" 0 4 8, C4<100011>;
P_000002363f92f9b8 .param/l "nor_" 0 4 5, C4<100111>;
P_000002363f92f9f0 .param/l "or_" 0 4 5, C4<100101>;
P_000002363f92fa28 .param/l "ori" 0 4 8, C4<001101>;
P_000002363f92fa60 .param/l "sgt" 0 4 6, C4<101011>;
P_000002363f92fa98 .param/l "sll" 0 4 6, C4<000000>;
P_000002363f92fad0 .param/l "slt" 0 4 5, C4<101010>;
P_000002363f92fb08 .param/l "slti" 0 4 8, C4<101010>;
P_000002363f92fb40 .param/l "srl" 0 4 6, C4<000010>;
P_000002363f92fb78 .param/l "sub" 0 4 5, C4<100010>;
P_000002363f92fbb0 .param/l "subu" 0 4 5, C4<100011>;
P_000002363f92fbe8 .param/l "sw" 0 4 8, C4<101011>;
P_000002363f92fc20 .param/l "xor_" 0 4 5, C4<100110>;
P_000002363f92fc58 .param/l "xori" 0 4 8, C4<001110>;
L_000002363f992d20 .functor NOT 1, v000002363f992500_0, C4<0>, C4<0>, C4<0>;
L_000002363f993880 .functor NOT 1, v000002363f992500_0, C4<0>, C4<0>, C4<0>;
L_000002363f993b20 .functor NOT 1, v000002363f992500_0, C4<0>, C4<0>, C4<0>;
L_000002363f992d90 .functor NOT 1, v000002363f992500_0, C4<0>, C4<0>, C4<0>;
L_000002363f992ee0 .functor NOT 1, v000002363f992500_0, C4<0>, C4<0>, C4<0>;
L_000002363f993420 .functor NOT 1, v000002363f992500_0, C4<0>, C4<0>, C4<0>;
L_000002363f993490 .functor NOT 1, v000002363f992500_0, C4<0>, C4<0>, C4<0>;
L_000002363f992f50 .functor NOT 1, v000002363f992500_0, C4<0>, C4<0>, C4<0>;
L_000002363f993340 .functor OR 1, v000002363f9917e0_0, v000002363f91a510_0, C4<0>, C4<0>;
L_000002363f992e70 .functor OR 1, L_000002363f9dd170, L_000002363f9dcb30, C4<0>, C4<0>;
L_000002363f993030 .functor AND 1, L_000002363f9dd350, L_000002363f9dc3b0, C4<1>, C4<1>;
L_000002363f993730 .functor NOT 1, v000002363f992500_0, C4<0>, C4<0>, C4<0>;
L_000002363f9930a0 .functor OR 1, L_000002363f9dca90, L_000002363f9dbeb0, C4<0>, C4<0>;
L_000002363f993960 .functor OR 1, L_000002363f9930a0, L_000002363f9dc090, C4<0>, C4<0>;
L_000002363f992cb0 .functor OR 1, L_000002363f9dcf90, L_000002363f9ee0b0, C4<0>, C4<0>;
L_000002363f992e00 .functor AND 1, L_000002363f9dcef0, L_000002363f992cb0, C4<1>, C4<1>;
L_000002363f993110 .functor OR 1, L_000002363f9ee470, L_000002363f9ef190, C4<0>, C4<0>;
L_000002363f9931f0 .functor AND 1, L_000002363f9ef7d0, L_000002363f993110, C4<1>, C4<1>;
L_000002363f993180 .functor NOT 1, L_000002363f993340, C4<0>, C4<0>, C4<0>;
v000002363f988930_0 .net "ALUOp", 3 0, v000002363f91a830_0;  1 drivers
v000002363f9889d0_0 .net "ALUResult", 31 0, v000002363f988ed0_0;  1 drivers
v000002363f989830_0 .net "ALUSrc", 0 0, v000002363f919750_0;  1 drivers
v000002363f94c820_0 .net "ALUin2", 31 0, L_000002363f9eec90;  1 drivers
v000002363f94d360_0 .net "MemReadEn", 0 0, v000002363f91afb0_0;  1 drivers
v000002363f94c000_0 .net "MemWriteEn", 0 0, v000002363f91ac90_0;  1 drivers
v000002363f94c3c0_0 .net "MemtoReg", 0 0, v000002363f91b190_0;  1 drivers
v000002363f94db80_0 .net "PC", 31 0, v000002363f9893d0_0;  alias, 1 drivers
v000002363f94d400_0 .net "PCPlus1", 31 0, L_000002363f9dda30;  1 drivers
v000002363f94d720_0 .net "PCsrc", 0 0, v000002363f9891f0_0;  1 drivers
v000002363f94d4a0_0 .net "RegDst", 0 0, v000002363f91ab50_0;  1 drivers
v000002363f94d7c0_0 .net "RegWriteEn", 0 0, v000002363f919f70_0;  1 drivers
v000002363f94d540_0 .net "WriteRegister", 4 0, L_000002363f9dc950;  1 drivers
v000002363f94d0e0_0 .net *"_ivl_0", 0 0, L_000002363f992d20;  1 drivers
L_000002363f993cc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002363f94cdc0_0 .net/2u *"_ivl_10", 4 0, L_000002363f993cc0;  1 drivers
L_000002363f9940b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002363f94c640_0 .net *"_ivl_101", 15 0, L_000002363f9940b0;  1 drivers
v000002363f94c460_0 .net *"_ivl_102", 31 0, L_000002363f9dd2b0;  1 drivers
L_000002363f9940f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002363f94cfa0_0 .net *"_ivl_105", 25 0, L_000002363f9940f8;  1 drivers
L_000002363f994140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002363f94c0a0_0 .net/2u *"_ivl_106", 31 0, L_000002363f994140;  1 drivers
v000002363f94cc80_0 .net *"_ivl_108", 0 0, L_000002363f9dd350;  1 drivers
L_000002363f994188 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002363f94c500_0 .net/2u *"_ivl_110", 5 0, L_000002363f994188;  1 drivers
v000002363f94d9a0_0 .net *"_ivl_112", 0 0, L_000002363f9dc3b0;  1 drivers
v000002363f94d5e0_0 .net *"_ivl_115", 0 0, L_000002363f993030;  1 drivers
v000002363f94ce60_0 .net *"_ivl_116", 47 0, L_000002363f9dbd70;  1 drivers
L_000002363f9941d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002363f94d680_0 .net *"_ivl_119", 15 0, L_000002363f9941d0;  1 drivers
L_000002363f993d08 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002363f94c780_0 .net/2u *"_ivl_12", 5 0, L_000002363f993d08;  1 drivers
v000002363f94c140_0 .net *"_ivl_120", 47 0, L_000002363f9ddb70;  1 drivers
L_000002363f994218 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002363f94d860_0 .net *"_ivl_123", 15 0, L_000002363f994218;  1 drivers
v000002363f94cd20_0 .net *"_ivl_125", 0 0, L_000002363f9dd030;  1 drivers
v000002363f94c1e0_0 .net *"_ivl_126", 31 0, L_000002363f9dbff0;  1 drivers
v000002363f94be20_0 .net *"_ivl_128", 47 0, L_000002363f9dd5d0;  1 drivers
v000002363f94c280_0 .net *"_ivl_130", 47 0, L_000002363f9dc6d0;  1 drivers
v000002363f94d900_0 .net *"_ivl_132", 47 0, L_000002363f9dd3f0;  1 drivers
v000002363f94ca00_0 .net *"_ivl_134", 47 0, L_000002363f9dd670;  1 drivers
v000002363f94bec0_0 .net *"_ivl_14", 0 0, L_000002363f9925a0;  1 drivers
v000002363f94da40_0 .net *"_ivl_140", 0 0, L_000002363f993730;  1 drivers
L_000002363f9942a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002363f94dae0_0 .net/2u *"_ivl_142", 31 0, L_000002363f9942a8;  1 drivers
L_000002363f994380 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002363f94c5a0_0 .net/2u *"_ivl_146", 5 0, L_000002363f994380;  1 drivers
v000002363f94c8c0_0 .net *"_ivl_148", 0 0, L_000002363f9dca90;  1 drivers
L_000002363f9943c8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002363f94dc20_0 .net/2u *"_ivl_150", 5 0, L_000002363f9943c8;  1 drivers
v000002363f94bd80_0 .net *"_ivl_152", 0 0, L_000002363f9dbeb0;  1 drivers
v000002363f94cf00_0 .net *"_ivl_155", 0 0, L_000002363f9930a0;  1 drivers
L_000002363f994410 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002363f94c320_0 .net/2u *"_ivl_156", 5 0, L_000002363f994410;  1 drivers
v000002363f94c6e0_0 .net *"_ivl_158", 0 0, L_000002363f9dc090;  1 drivers
L_000002363f993d50 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002363f94bf60_0 .net/2u *"_ivl_16", 4 0, L_000002363f993d50;  1 drivers
v000002363f94c960_0 .net *"_ivl_161", 0 0, L_000002363f993960;  1 drivers
L_000002363f994458 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002363f94d2c0_0 .net/2u *"_ivl_162", 15 0, L_000002363f994458;  1 drivers
v000002363f94caa0_0 .net *"_ivl_164", 31 0, L_000002363f9dcbd0;  1 drivers
v000002363f94cb40_0 .net *"_ivl_167", 0 0, L_000002363f9dc130;  1 drivers
v000002363f94cbe0_0 .net *"_ivl_168", 15 0, L_000002363f9dc1d0;  1 drivers
v000002363f94d040_0 .net *"_ivl_170", 31 0, L_000002363f9dcc70;  1 drivers
v000002363f94d180_0 .net *"_ivl_174", 31 0, L_000002363f9dc4f0;  1 drivers
L_000002363f9944a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002363f94d220_0 .net *"_ivl_177", 25 0, L_000002363f9944a0;  1 drivers
L_000002363f9944e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002363f98fc30_0 .net/2u *"_ivl_178", 31 0, L_000002363f9944e8;  1 drivers
v000002363f98f2d0_0 .net *"_ivl_180", 0 0, L_000002363f9dcef0;  1 drivers
L_000002363f994530 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002363f98f230_0 .net/2u *"_ivl_182", 5 0, L_000002363f994530;  1 drivers
v000002363f98f730_0 .net *"_ivl_184", 0 0, L_000002363f9dcf90;  1 drivers
L_000002363f994578 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002363f98f7d0_0 .net/2u *"_ivl_186", 5 0, L_000002363f994578;  1 drivers
v000002363f990130_0 .net *"_ivl_188", 0 0, L_000002363f9ee0b0;  1 drivers
v000002363f98fcd0_0 .net *"_ivl_19", 4 0, L_000002363f9926e0;  1 drivers
v000002363f990590_0 .net *"_ivl_191", 0 0, L_000002363f992cb0;  1 drivers
v000002363f9901d0_0 .net *"_ivl_193", 0 0, L_000002363f992e00;  1 drivers
L_000002363f9945c0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002363f98fd70_0 .net/2u *"_ivl_194", 5 0, L_000002363f9945c0;  1 drivers
v000002363f98f370_0 .net *"_ivl_196", 0 0, L_000002363f9ee8d0;  1 drivers
L_000002363f994608 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002363f98efb0_0 .net/2u *"_ivl_198", 31 0, L_000002363f994608;  1 drivers
L_000002363f993c78 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002363f98f0f0_0 .net/2u *"_ivl_2", 5 0, L_000002363f993c78;  1 drivers
v000002363f990270_0 .net *"_ivl_20", 4 0, L_000002363f992960;  1 drivers
v000002363f98f410_0 .net *"_ivl_200", 31 0, L_000002363f9ef230;  1 drivers
v000002363f990a90_0 .net *"_ivl_204", 31 0, L_000002363f9ee790;  1 drivers
L_000002363f994650 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002363f990310_0 .net *"_ivl_207", 25 0, L_000002363f994650;  1 drivers
L_000002363f994698 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002363f98fff0_0 .net/2u *"_ivl_208", 31 0, L_000002363f994698;  1 drivers
v000002363f98f050_0 .net *"_ivl_210", 0 0, L_000002363f9ef7d0;  1 drivers
L_000002363f9946e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002363f98f870_0 .net/2u *"_ivl_212", 5 0, L_000002363f9946e0;  1 drivers
v000002363f98f4b0_0 .net *"_ivl_214", 0 0, L_000002363f9ee470;  1 drivers
L_000002363f994728 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002363f98ef10_0 .net/2u *"_ivl_216", 5 0, L_000002363f994728;  1 drivers
v000002363f98f5f0_0 .net *"_ivl_218", 0 0, L_000002363f9ef190;  1 drivers
v000002363f98f690_0 .net *"_ivl_221", 0 0, L_000002363f993110;  1 drivers
v000002363f9903b0_0 .net *"_ivl_223", 0 0, L_000002363f9931f0;  1 drivers
L_000002363f994770 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002363f990810_0 .net/2u *"_ivl_224", 5 0, L_000002363f994770;  1 drivers
v000002363f990450_0 .net *"_ivl_226", 0 0, L_000002363f9eefb0;  1 drivers
v000002363f98f550_0 .net *"_ivl_228", 31 0, L_000002363f9ef2d0;  1 drivers
v000002363f9904f0_0 .net *"_ivl_24", 0 0, L_000002363f993b20;  1 drivers
L_000002363f993d98 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002363f990090_0 .net/2u *"_ivl_26", 4 0, L_000002363f993d98;  1 drivers
v000002363f98fe10_0 .net *"_ivl_29", 4 0, L_000002363f990de0;  1 drivers
v000002363f98f910_0 .net *"_ivl_32", 0 0, L_000002363f992d90;  1 drivers
L_000002363f993de0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002363f98f9b0_0 .net/2u *"_ivl_34", 4 0, L_000002363f993de0;  1 drivers
v000002363f990630_0 .net *"_ivl_37", 4 0, L_000002363f991a60;  1 drivers
v000002363f9909f0_0 .net *"_ivl_40", 0 0, L_000002363f992ee0;  1 drivers
L_000002363f993e28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002363f9906d0_0 .net/2u *"_ivl_42", 15 0, L_000002363f993e28;  1 drivers
v000002363f98fa50_0 .net *"_ivl_45", 15 0, L_000002363f9dd0d0;  1 drivers
v000002363f9908b0_0 .net *"_ivl_48", 0 0, L_000002363f993420;  1 drivers
v000002363f990770_0 .net *"_ivl_5", 5 0, L_000002363f992000;  1 drivers
L_000002363f993e70 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002363f990950_0 .net/2u *"_ivl_50", 36 0, L_000002363f993e70;  1 drivers
L_000002363f993eb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002363f990b30_0 .net/2u *"_ivl_52", 31 0, L_000002363f993eb8;  1 drivers
v000002363f98ec90_0 .net *"_ivl_55", 4 0, L_000002363f9dc8b0;  1 drivers
v000002363f98ed30_0 .net *"_ivl_56", 36 0, L_000002363f9dc770;  1 drivers
v000002363f98edd0_0 .net *"_ivl_58", 36 0, L_000002363f9dc9f0;  1 drivers
v000002363f98faf0_0 .net *"_ivl_62", 0 0, L_000002363f993490;  1 drivers
L_000002363f993f00 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002363f98feb0_0 .net/2u *"_ivl_64", 5 0, L_000002363f993f00;  1 drivers
v000002363f98ff50_0 .net *"_ivl_67", 5 0, L_000002363f9dc810;  1 drivers
v000002363f98ee70_0 .net *"_ivl_70", 0 0, L_000002363f992f50;  1 drivers
L_000002363f993f48 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002363f98f190_0 .net/2u *"_ivl_72", 57 0, L_000002363f993f48;  1 drivers
L_000002363f993f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002363f98fb90_0 .net/2u *"_ivl_74", 31 0, L_000002363f993f90;  1 drivers
v000002363f9921e0_0 .net *"_ivl_77", 25 0, L_000002363f9dcdb0;  1 drivers
v000002363f991c40_0 .net *"_ivl_78", 57 0, L_000002363f9dd710;  1 drivers
v000002363f990e80_0 .net *"_ivl_8", 0 0, L_000002363f993880;  1 drivers
v000002363f990fc0_0 .net *"_ivl_80", 57 0, L_000002363f9dd530;  1 drivers
L_000002363f993fd8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002363f9911a0_0 .net/2u *"_ivl_84", 31 0, L_000002363f993fd8;  1 drivers
L_000002363f994020 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002363f991b00_0 .net/2u *"_ivl_88", 5 0, L_000002363f994020;  1 drivers
v000002363f992780_0 .net *"_ivl_90", 0 0, L_000002363f9dd170;  1 drivers
L_000002363f994068 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002363f991240_0 .net/2u *"_ivl_92", 5 0, L_000002363f994068;  1 drivers
v000002363f991ba0_0 .net *"_ivl_94", 0 0, L_000002363f9dcb30;  1 drivers
v000002363f990ca0_0 .net *"_ivl_97", 0 0, L_000002363f992e70;  1 drivers
v000002363f991560_0 .net *"_ivl_98", 47 0, L_000002363f9dd210;  1 drivers
v000002363f992820_0 .net "adderResult", 31 0, L_000002363f9dd7b0;  1 drivers
v000002363f991e20_0 .net "address", 31 0, L_000002363f9dc630;  1 drivers
v000002363f992a00_0 .net "clk", 0 0, L_000002363f993340;  alias, 1 drivers
v000002363f990d40_0 .var "cycles_consumed", 31 0;
v000002363f992320_0 .net "extImm", 31 0, L_000002363f9dc310;  1 drivers
v000002363f991060_0 .net "funct", 5 0, L_000002363f9dd490;  1 drivers
v000002363f9912e0_0 .net "hlt", 0 0, v000002363f91a510_0;  1 drivers
v000002363f991ce0_0 .net "imm", 15 0, L_000002363f9dd990;  1 drivers
v000002363f992140_0 .net "immediate", 31 0, L_000002363f9ee150;  1 drivers
v000002363f9919c0_0 .net "input_clk", 0 0, v000002363f9917e0_0;  1 drivers
v000002363f991d80_0 .net "instruction", 31 0, L_000002363f9dd8f0;  1 drivers
v000002363f991380_0 .net "memoryReadData", 31 0, v000002363f9886b0_0;  1 drivers
v000002363f9928c0_0 .net "nextPC", 31 0, L_000002363f9dcd10;  1 drivers
v000002363f991920_0 .net "opcode", 5 0, L_000002363f9916a0;  1 drivers
v000002363f992b40_0 .net "rd", 4 0, L_000002363f991740;  1 drivers
v000002363f991ec0_0 .net "readData1", 31 0, L_000002363f9935e0;  1 drivers
v000002363f991420_0 .net "readData1_w", 31 0, L_000002363f9ee330;  1 drivers
v000002363f991f60_0 .net "readData2", 31 0, L_000002363f993b90;  1 drivers
v000002363f992280_0 .net "rs", 4 0, L_000002363f991880;  1 drivers
v000002363f990f20_0 .net "rst", 0 0, v000002363f992500_0;  1 drivers
v000002363f9914c0_0 .net "rt", 4 0, L_000002363f9dc450;  1 drivers
v000002363f992640_0 .net "shamt", 31 0, L_000002363f9ddad0;  1 drivers
v000002363f991100_0 .net "wire_instruction", 31 0, L_000002363f9936c0;  1 drivers
v000002363f9920a0_0 .net "writeData", 31 0, L_000002363f9ef550;  1 drivers
v000002363f9923c0_0 .net "zero", 0 0, L_000002363f9eef10;  1 drivers
L_000002363f992000 .part L_000002363f9dd8f0, 26, 6;
L_000002363f9916a0 .functor MUXZ 6, L_000002363f992000, L_000002363f993c78, L_000002363f992d20, C4<>;
L_000002363f9925a0 .cmp/eq 6, L_000002363f9916a0, L_000002363f993d08;
L_000002363f9926e0 .part L_000002363f9dd8f0, 11, 5;
L_000002363f992960 .functor MUXZ 5, L_000002363f9926e0, L_000002363f993d50, L_000002363f9925a0, C4<>;
L_000002363f991740 .functor MUXZ 5, L_000002363f992960, L_000002363f993cc0, L_000002363f993880, C4<>;
L_000002363f990de0 .part L_000002363f9dd8f0, 21, 5;
L_000002363f991880 .functor MUXZ 5, L_000002363f990de0, L_000002363f993d98, L_000002363f993b20, C4<>;
L_000002363f991a60 .part L_000002363f9dd8f0, 16, 5;
L_000002363f9dc450 .functor MUXZ 5, L_000002363f991a60, L_000002363f993de0, L_000002363f992d90, C4<>;
L_000002363f9dd0d0 .part L_000002363f9dd8f0, 0, 16;
L_000002363f9dd990 .functor MUXZ 16, L_000002363f9dd0d0, L_000002363f993e28, L_000002363f992ee0, C4<>;
L_000002363f9dc8b0 .part L_000002363f9dd8f0, 6, 5;
L_000002363f9dc770 .concat [ 5 32 0 0], L_000002363f9dc8b0, L_000002363f993eb8;
L_000002363f9dc9f0 .functor MUXZ 37, L_000002363f9dc770, L_000002363f993e70, L_000002363f993420, C4<>;
L_000002363f9ddad0 .part L_000002363f9dc9f0, 0, 32;
L_000002363f9dc810 .part L_000002363f9dd8f0, 0, 6;
L_000002363f9dd490 .functor MUXZ 6, L_000002363f9dc810, L_000002363f993f00, L_000002363f993490, C4<>;
L_000002363f9dcdb0 .part L_000002363f9dd8f0, 0, 26;
L_000002363f9dd710 .concat [ 26 32 0 0], L_000002363f9dcdb0, L_000002363f993f90;
L_000002363f9dd530 .functor MUXZ 58, L_000002363f9dd710, L_000002363f993f48, L_000002363f992f50, C4<>;
L_000002363f9dc630 .part L_000002363f9dd530, 0, 32;
L_000002363f9dda30 .arith/sum 32, v000002363f9893d0_0, L_000002363f993fd8;
L_000002363f9dd170 .cmp/eq 6, L_000002363f9916a0, L_000002363f994020;
L_000002363f9dcb30 .cmp/eq 6, L_000002363f9916a0, L_000002363f994068;
L_000002363f9dd210 .concat [ 32 16 0 0], L_000002363f9dc630, L_000002363f9940b0;
L_000002363f9dd2b0 .concat [ 6 26 0 0], L_000002363f9916a0, L_000002363f9940f8;
L_000002363f9dd350 .cmp/eq 32, L_000002363f9dd2b0, L_000002363f994140;
L_000002363f9dc3b0 .cmp/eq 6, L_000002363f9dd490, L_000002363f994188;
L_000002363f9dbd70 .concat [ 32 16 0 0], L_000002363f9935e0, L_000002363f9941d0;
L_000002363f9ddb70 .concat [ 32 16 0 0], v000002363f9893d0_0, L_000002363f994218;
L_000002363f9dd030 .part L_000002363f9dd990, 15, 1;
LS_000002363f9dbff0_0_0 .concat [ 1 1 1 1], L_000002363f9dd030, L_000002363f9dd030, L_000002363f9dd030, L_000002363f9dd030;
LS_000002363f9dbff0_0_4 .concat [ 1 1 1 1], L_000002363f9dd030, L_000002363f9dd030, L_000002363f9dd030, L_000002363f9dd030;
LS_000002363f9dbff0_0_8 .concat [ 1 1 1 1], L_000002363f9dd030, L_000002363f9dd030, L_000002363f9dd030, L_000002363f9dd030;
LS_000002363f9dbff0_0_12 .concat [ 1 1 1 1], L_000002363f9dd030, L_000002363f9dd030, L_000002363f9dd030, L_000002363f9dd030;
LS_000002363f9dbff0_0_16 .concat [ 1 1 1 1], L_000002363f9dd030, L_000002363f9dd030, L_000002363f9dd030, L_000002363f9dd030;
LS_000002363f9dbff0_0_20 .concat [ 1 1 1 1], L_000002363f9dd030, L_000002363f9dd030, L_000002363f9dd030, L_000002363f9dd030;
LS_000002363f9dbff0_0_24 .concat [ 1 1 1 1], L_000002363f9dd030, L_000002363f9dd030, L_000002363f9dd030, L_000002363f9dd030;
LS_000002363f9dbff0_0_28 .concat [ 1 1 1 1], L_000002363f9dd030, L_000002363f9dd030, L_000002363f9dd030, L_000002363f9dd030;
LS_000002363f9dbff0_1_0 .concat [ 4 4 4 4], LS_000002363f9dbff0_0_0, LS_000002363f9dbff0_0_4, LS_000002363f9dbff0_0_8, LS_000002363f9dbff0_0_12;
LS_000002363f9dbff0_1_4 .concat [ 4 4 4 4], LS_000002363f9dbff0_0_16, LS_000002363f9dbff0_0_20, LS_000002363f9dbff0_0_24, LS_000002363f9dbff0_0_28;
L_000002363f9dbff0 .concat [ 16 16 0 0], LS_000002363f9dbff0_1_0, LS_000002363f9dbff0_1_4;
L_000002363f9dd5d0 .concat [ 16 32 0 0], L_000002363f9dd990, L_000002363f9dbff0;
L_000002363f9dc6d0 .arith/sum 48, L_000002363f9ddb70, L_000002363f9dd5d0;
L_000002363f9dd3f0 .functor MUXZ 48, L_000002363f9dc6d0, L_000002363f9dbd70, L_000002363f993030, C4<>;
L_000002363f9dd670 .functor MUXZ 48, L_000002363f9dd3f0, L_000002363f9dd210, L_000002363f992e70, C4<>;
L_000002363f9dd7b0 .part L_000002363f9dd670, 0, 32;
L_000002363f9dcd10 .functor MUXZ 32, L_000002363f9dda30, L_000002363f9dd7b0, v000002363f9891f0_0, C4<>;
L_000002363f9dd8f0 .functor MUXZ 32, L_000002363f9936c0, L_000002363f9942a8, L_000002363f993730, C4<>;
L_000002363f9dca90 .cmp/eq 6, L_000002363f9916a0, L_000002363f994380;
L_000002363f9dbeb0 .cmp/eq 6, L_000002363f9916a0, L_000002363f9943c8;
L_000002363f9dc090 .cmp/eq 6, L_000002363f9916a0, L_000002363f994410;
L_000002363f9dcbd0 .concat [ 16 16 0 0], L_000002363f9dd990, L_000002363f994458;
L_000002363f9dc130 .part L_000002363f9dd990, 15, 1;
LS_000002363f9dc1d0_0_0 .concat [ 1 1 1 1], L_000002363f9dc130, L_000002363f9dc130, L_000002363f9dc130, L_000002363f9dc130;
LS_000002363f9dc1d0_0_4 .concat [ 1 1 1 1], L_000002363f9dc130, L_000002363f9dc130, L_000002363f9dc130, L_000002363f9dc130;
LS_000002363f9dc1d0_0_8 .concat [ 1 1 1 1], L_000002363f9dc130, L_000002363f9dc130, L_000002363f9dc130, L_000002363f9dc130;
LS_000002363f9dc1d0_0_12 .concat [ 1 1 1 1], L_000002363f9dc130, L_000002363f9dc130, L_000002363f9dc130, L_000002363f9dc130;
L_000002363f9dc1d0 .concat [ 4 4 4 4], LS_000002363f9dc1d0_0_0, LS_000002363f9dc1d0_0_4, LS_000002363f9dc1d0_0_8, LS_000002363f9dc1d0_0_12;
L_000002363f9dcc70 .concat [ 16 16 0 0], L_000002363f9dd990, L_000002363f9dc1d0;
L_000002363f9dc310 .functor MUXZ 32, L_000002363f9dcc70, L_000002363f9dcbd0, L_000002363f993960, C4<>;
L_000002363f9dc4f0 .concat [ 6 26 0 0], L_000002363f9916a0, L_000002363f9944a0;
L_000002363f9dcef0 .cmp/eq 32, L_000002363f9dc4f0, L_000002363f9944e8;
L_000002363f9dcf90 .cmp/eq 6, L_000002363f9dd490, L_000002363f994530;
L_000002363f9ee0b0 .cmp/eq 6, L_000002363f9dd490, L_000002363f994578;
L_000002363f9ee8d0 .cmp/eq 6, L_000002363f9916a0, L_000002363f9945c0;
L_000002363f9ef230 .functor MUXZ 32, L_000002363f9dc310, L_000002363f994608, L_000002363f9ee8d0, C4<>;
L_000002363f9ee150 .functor MUXZ 32, L_000002363f9ef230, L_000002363f9ddad0, L_000002363f992e00, C4<>;
L_000002363f9ee790 .concat [ 6 26 0 0], L_000002363f9916a0, L_000002363f994650;
L_000002363f9ef7d0 .cmp/eq 32, L_000002363f9ee790, L_000002363f994698;
L_000002363f9ee470 .cmp/eq 6, L_000002363f9dd490, L_000002363f9946e0;
L_000002363f9ef190 .cmp/eq 6, L_000002363f9dd490, L_000002363f994728;
L_000002363f9eefb0 .cmp/eq 6, L_000002363f9916a0, L_000002363f994770;
L_000002363f9ef2d0 .functor MUXZ 32, L_000002363f9935e0, v000002363f9893d0_0, L_000002363f9eefb0, C4<>;
L_000002363f9ee330 .functor MUXZ 32, L_000002363f9ef2d0, L_000002363f993b90, L_000002363f9931f0, C4<>;
S_000002363f8b46b0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000002363f8b4520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002363f923d90 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002363f992fc0 .functor NOT 1, v000002363f919750_0, C4<0>, C4<0>, C4<0>;
v000002363f919890_0 .net *"_ivl_0", 0 0, L_000002363f992fc0;  1 drivers
v000002363f91aa10_0 .net "in1", 31 0, L_000002363f993b90;  alias, 1 drivers
v000002363f91b230_0 .net "in2", 31 0, L_000002363f9ee150;  alias, 1 drivers
v000002363f91a290_0 .net "out", 31 0, L_000002363f9eec90;  alias, 1 drivers
v000002363f91b5f0_0 .net "s", 0 0, v000002363f919750_0;  alias, 1 drivers
L_000002363f9eec90 .functor MUXZ 32, L_000002363f9ee150, L_000002363f993b90, L_000002363f992fc0, C4<>;
S_000002363f7d69c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000002363f8b4520;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002363f9880a0 .param/l "RType" 0 4 2, C4<000000>;
P_000002363f9880d8 .param/l "add" 0 4 5, C4<100000>;
P_000002363f988110 .param/l "addi" 0 4 8, C4<001000>;
P_000002363f988148 .param/l "addu" 0 4 5, C4<100001>;
P_000002363f988180 .param/l "and_" 0 4 5, C4<100100>;
P_000002363f9881b8 .param/l "andi" 0 4 8, C4<001100>;
P_000002363f9881f0 .param/l "beq" 0 4 10, C4<000100>;
P_000002363f988228 .param/l "bne" 0 4 10, C4<000101>;
P_000002363f988260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002363f988298 .param/l "j" 0 4 12, C4<000010>;
P_000002363f9882d0 .param/l "jal" 0 4 12, C4<000011>;
P_000002363f988308 .param/l "jr" 0 4 6, C4<001000>;
P_000002363f988340 .param/l "lw" 0 4 8, C4<100011>;
P_000002363f988378 .param/l "nor_" 0 4 5, C4<100111>;
P_000002363f9883b0 .param/l "or_" 0 4 5, C4<100101>;
P_000002363f9883e8 .param/l "ori" 0 4 8, C4<001101>;
P_000002363f988420 .param/l "sgt" 0 4 6, C4<101011>;
P_000002363f988458 .param/l "sll" 0 4 6, C4<000000>;
P_000002363f988490 .param/l "slt" 0 4 5, C4<101010>;
P_000002363f9884c8 .param/l "slti" 0 4 8, C4<101010>;
P_000002363f988500 .param/l "srl" 0 4 6, C4<000010>;
P_000002363f988538 .param/l "sub" 0 4 5, C4<100010>;
P_000002363f988570 .param/l "subu" 0 4 5, C4<100011>;
P_000002363f9885a8 .param/l "sw" 0 4 8, C4<101011>;
P_000002363f9885e0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002363f988618 .param/l "xori" 0 4 8, C4<001110>;
v000002363f91a830_0 .var "ALUOp", 3 0;
v000002363f919750_0 .var "ALUSrc", 0 0;
v000002363f91afb0_0 .var "MemReadEn", 0 0;
v000002363f91ac90_0 .var "MemWriteEn", 0 0;
v000002363f91b190_0 .var "MemtoReg", 0 0;
v000002363f91ab50_0 .var "RegDst", 0 0;
v000002363f919f70_0 .var "RegWriteEn", 0 0;
v000002363f919c50_0 .net "funct", 5 0, L_000002363f9dd490;  alias, 1 drivers
v000002363f91a510_0 .var "hlt", 0 0;
v000002363f91ae70_0 .net "opcode", 5 0, L_000002363f9916a0;  alias, 1 drivers
v000002363f919930_0 .net "rst", 0 0, v000002363f992500_0;  alias, 1 drivers
E_000002363f923850 .event anyedge, v000002363f919930_0, v000002363f91ae70_0, v000002363f919c50_0;
S_000002363f7d6b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000002363f8b4520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000002363f923d10 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000002363f9936c0 .functor BUFZ 32, L_000002363f9dd850, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002363f919a70_0 .net "Data_Out", 31 0, L_000002363f9936c0;  alias, 1 drivers
v000002363f919b10 .array "InstMem", 0 1023, 31 0;
v000002363f91ad30_0 .net *"_ivl_0", 31 0, L_000002363f9dd850;  1 drivers
v000002363f919bb0_0 .net *"_ivl_3", 9 0, L_000002363f9dbf50;  1 drivers
v000002363f91a010_0 .net *"_ivl_4", 11 0, L_000002363f9dbe10;  1 drivers
L_000002363f994260 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002363f919cf0_0 .net *"_ivl_7", 1 0, L_000002363f994260;  1 drivers
v000002363f91a150_0 .net "addr", 31 0, v000002363f9893d0_0;  alias, 1 drivers
v000002363f91a470_0 .var/i "i", 31 0;
L_000002363f9dd850 .array/port v000002363f919b10, L_000002363f9dbe10;
L_000002363f9dbf50 .part v000002363f9893d0_0, 0, 10;
L_000002363f9dbe10 .concat [ 10 2 0 0], L_000002363f9dbf50, L_000002363f994260;
S_000002363f8b1bc0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000002363f8b4520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000002363f9935e0 .functor BUFZ 32, L_000002363f9dbcd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002363f993b90 .functor BUFZ 32, L_000002363f9dc270, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002363f91a650_0 .net *"_ivl_0", 31 0, L_000002363f9dbcd0;  1 drivers
v000002363f91af10_0 .net *"_ivl_10", 6 0, L_000002363f9dc590;  1 drivers
L_000002363f994338 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002363f8f5ae0_0 .net *"_ivl_13", 1 0, L_000002363f994338;  1 drivers
v000002363f8f61c0_0 .net *"_ivl_2", 6 0, L_000002363f9dce50;  1 drivers
L_000002363f9942f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002363f989c90_0 .net *"_ivl_5", 1 0, L_000002363f9942f0;  1 drivers
v000002363f989d30_0 .net *"_ivl_8", 31 0, L_000002363f9dc270;  1 drivers
v000002363f989dd0_0 .net "clk", 0 0, L_000002363f993340;  alias, 1 drivers
v000002363f98a0f0_0 .var/i "i", 31 0;
v000002363f98a050_0 .net "readData1", 31 0, L_000002363f9935e0;  alias, 1 drivers
v000002363f989470_0 .net "readData2", 31 0, L_000002363f993b90;  alias, 1 drivers
v000002363f988a70_0 .net "readRegister1", 4 0, L_000002363f991880;  alias, 1 drivers
v000002363f9887f0_0 .net "readRegister2", 4 0, L_000002363f9dc450;  alias, 1 drivers
v000002363f98a190 .array "registers", 31 0, 31 0;
v000002363f9898d0_0 .net "rst", 0 0, v000002363f992500_0;  alias, 1 drivers
v000002363f98a410_0 .net "we", 0 0, v000002363f919f70_0;  alias, 1 drivers
v000002363f989e70_0 .net "writeData", 31 0, L_000002363f9ef550;  alias, 1 drivers
v000002363f989970_0 .net "writeRegister", 4 0, L_000002363f9dc950;  alias, 1 drivers
E_000002363f923990/0 .event negedge, v000002363f919930_0;
E_000002363f923990/1 .event posedge, v000002363f989dd0_0;
E_000002363f923990 .event/or E_000002363f923990/0, E_000002363f923990/1;
L_000002363f9dbcd0 .array/port v000002363f98a190, L_000002363f9dce50;
L_000002363f9dce50 .concat [ 5 2 0 0], L_000002363f991880, L_000002363f9942f0;
L_000002363f9dc270 .array/port v000002363f98a190, L_000002363f9dc590;
L_000002363f9dc590 .concat [ 5 2 0 0], L_000002363f9dc450, L_000002363f994338;
S_000002363f8b1d50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000002363f8b1bc0;
 .timescale 0 0;
v000002363f91a5b0_0 .var/i "i", 31 0;
S_000002363f89dd60 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000002363f8b4520;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002363f9245d0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002363f993260 .functor NOT 1, v000002363f91ab50_0, C4<0>, C4<0>, C4<0>;
v000002363f989f10_0 .net *"_ivl_0", 0 0, L_000002363f993260;  1 drivers
v000002363f988b10_0 .net "in1", 4 0, L_000002363f9dc450;  alias, 1 drivers
v000002363f989290_0 .net "in2", 4 0, L_000002363f991740;  alias, 1 drivers
v000002363f98a230_0 .net "out", 4 0, L_000002363f9dc950;  alias, 1 drivers
v000002363f989fb0_0 .net "s", 0 0, v000002363f91ab50_0;  alias, 1 drivers
L_000002363f9dc950 .functor MUXZ 5, L_000002363f991740, L_000002363f9dc450, L_000002363f993260, C4<>;
S_000002363f89def0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000002363f8b4520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002363f924650 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002363f9932d0 .functor NOT 1, v000002363f91b190_0, C4<0>, C4<0>, C4<0>;
v000002363f9890b0_0 .net *"_ivl_0", 0 0, L_000002363f9932d0;  1 drivers
v000002363f988bb0_0 .net "in1", 31 0, v000002363f988ed0_0;  alias, 1 drivers
v000002363f989790_0 .net "in2", 31 0, v000002363f9886b0_0;  alias, 1 drivers
v000002363f988c50_0 .net "out", 31 0, L_000002363f9ef550;  alias, 1 drivers
v000002363f9895b0_0 .net "s", 0 0, v000002363f91b190_0;  alias, 1 drivers
L_000002363f9ef550 .functor MUXZ 32, v000002363f9886b0_0, v000002363f988ed0_0, L_000002363f9932d0, C4<>;
S_000002363f8e4a30 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000002363f8b4520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002363f8e4bc0 .param/l "ADD" 0 9 12, C4<0000>;
P_000002363f8e4bf8 .param/l "AND" 0 9 12, C4<0010>;
P_000002363f8e4c30 .param/l "NOR" 0 9 12, C4<0101>;
P_000002363f8e4c68 .param/l "OR" 0 9 12, C4<0011>;
P_000002363f8e4ca0 .param/l "SGT" 0 9 12, C4<0111>;
P_000002363f8e4cd8 .param/l "SLL" 0 9 12, C4<1000>;
P_000002363f8e4d10 .param/l "SLT" 0 9 12, C4<0110>;
P_000002363f8e4d48 .param/l "SRL" 0 9 12, C4<1001>;
P_000002363f8e4d80 .param/l "SUB" 0 9 12, C4<0001>;
P_000002363f8e4db8 .param/l "XOR" 0 9 12, C4<0100>;
P_000002363f8e4df0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002363f8e4e28 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002363f9947b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002363f988e30_0 .net/2u *"_ivl_0", 31 0, L_000002363f9947b8;  1 drivers
v000002363f989b50_0 .net "opSel", 3 0, v000002363f91a830_0;  alias, 1 drivers
v000002363f98a2d0_0 .net "operand1", 31 0, L_000002363f9ee330;  alias, 1 drivers
v000002363f988cf0_0 .net "operand2", 31 0, L_000002363f9eec90;  alias, 1 drivers
v000002363f988ed0_0 .var "result", 31 0;
v000002363f989150_0 .net "zero", 0 0, L_000002363f9eef10;  alias, 1 drivers
E_000002363f924110 .event anyedge, v000002363f91a830_0, v000002363f98a2d0_0, v000002363f91a290_0;
L_000002363f9eef10 .cmp/eq 32, v000002363f988ed0_0, L_000002363f9947b8;
S_000002363f8d0210 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000002363f8b4520;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000002363f98a670 .param/l "RType" 0 4 2, C4<000000>;
P_000002363f98a6a8 .param/l "add" 0 4 5, C4<100000>;
P_000002363f98a6e0 .param/l "addi" 0 4 8, C4<001000>;
P_000002363f98a718 .param/l "addu" 0 4 5, C4<100001>;
P_000002363f98a750 .param/l "and_" 0 4 5, C4<100100>;
P_000002363f98a788 .param/l "andi" 0 4 8, C4<001100>;
P_000002363f98a7c0 .param/l "beq" 0 4 10, C4<000100>;
P_000002363f98a7f8 .param/l "bne" 0 4 10, C4<000101>;
P_000002363f98a830 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002363f98a868 .param/l "j" 0 4 12, C4<000010>;
P_000002363f98a8a0 .param/l "jal" 0 4 12, C4<000011>;
P_000002363f98a8d8 .param/l "jr" 0 4 6, C4<001000>;
P_000002363f98a910 .param/l "lw" 0 4 8, C4<100011>;
P_000002363f98a948 .param/l "nor_" 0 4 5, C4<100111>;
P_000002363f98a980 .param/l "or_" 0 4 5, C4<100101>;
P_000002363f98a9b8 .param/l "ori" 0 4 8, C4<001101>;
P_000002363f98a9f0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002363f98aa28 .param/l "sll" 0 4 6, C4<000000>;
P_000002363f98aa60 .param/l "slt" 0 4 5, C4<101010>;
P_000002363f98aa98 .param/l "slti" 0 4 8, C4<101010>;
P_000002363f98aad0 .param/l "srl" 0 4 6, C4<000010>;
P_000002363f98ab08 .param/l "sub" 0 4 5, C4<100010>;
P_000002363f98ab40 .param/l "subu" 0 4 5, C4<100011>;
P_000002363f98ab78 .param/l "sw" 0 4 8, C4<101011>;
P_000002363f98abb0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002363f98abe8 .param/l "xori" 0 4 8, C4<001110>;
v000002363f9891f0_0 .var "PCsrc", 0 0;
v000002363f98a4b0_0 .net "funct", 5 0, L_000002363f9dd490;  alias, 1 drivers
v000002363f988f70_0 .net "opcode", 5 0, L_000002363f9916a0;  alias, 1 drivers
v000002363f989bf0_0 .net "operand1", 31 0, L_000002363f9935e0;  alias, 1 drivers
v000002363f989ab0_0 .net "operand2", 31 0, L_000002363f9eec90;  alias, 1 drivers
v000002363f989650_0 .net "rst", 0 0, v000002363f992500_0;  alias, 1 drivers
E_000002363f9237d0/0 .event anyedge, v000002363f919930_0, v000002363f91ae70_0, v000002363f98a050_0, v000002363f91a290_0;
E_000002363f9237d0/1 .event anyedge, v000002363f919c50_0;
E_000002363f9237d0 .event/or E_000002363f9237d0/0, E_000002363f9237d0/1;
S_000002363f8d03a0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000002363f8b4520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002363f988d90 .array "DataMem", 0 1023, 31 0;
v000002363f9896f0_0 .net "address", 31 0, v000002363f988ed0_0;  alias, 1 drivers
v000002363f98a370_0 .net "clock", 0 0, L_000002363f993180;  1 drivers
v000002363f989010_0 .net "data", 31 0, L_000002363f993b90;  alias, 1 drivers
v000002363f98a550_0 .var/i "i", 31 0;
v000002363f9886b0_0 .var "q", 31 0;
v000002363f988750_0 .net "rden", 0 0, v000002363f91afb0_0;  alias, 1 drivers
v000002363f989330_0 .net "wren", 0 0, v000002363f91ac90_0;  alias, 1 drivers
E_000002363f923e90 .event posedge, v000002363f98a370_0;
S_000002363f896a80 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000002363f8b4520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002363f9238d0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002363f989a10_0 .net "PCin", 31 0, L_000002363f9dcd10;  alias, 1 drivers
v000002363f9893d0_0 .var "PCout", 31 0;
v000002363f989510_0 .net "clk", 0 0, L_000002363f993340;  alias, 1 drivers
v000002363f988890_0 .net "rst", 0 0, v000002363f992500_0;  alias, 1 drivers
    .scope S_000002363f8d0210;
T_0 ;
    %wait E_000002363f9237d0;
    %load/vec4 v000002363f989650_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002363f9891f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002363f988f70_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000002363f989bf0_0;
    %load/vec4 v000002363f989ab0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000002363f988f70_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000002363f989bf0_0;
    %load/vec4 v000002363f989ab0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000002363f988f70_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000002363f988f70_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000002363f988f70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000002363f98a4b0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000002363f9891f0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002363f896a80;
T_1 ;
    %wait E_000002363f923990;
    %load/vec4 v000002363f988890_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002363f9893d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002363f989a10_0;
    %assign/vec4 v000002363f9893d0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002363f7d6b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002363f91a470_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002363f91a470_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002363f91a470_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002363f919b10, 0, 4;
    %load/vec4 v000002363f91a470_0;
    %addi 1, 0, 32;
    %store/vec4 v000002363f91a470_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537722900, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002363f919b10, 0, 4;
    %pushi/vec4 22560, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002363f919b10, 0, 4;
    %pushi/vec4 23111718, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002363f919b10, 0, 4;
    %pushi/vec4 24608, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002363f919b10, 0, 4;
    %pushi/vec4 25210918, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002363f919b10, 0, 4;
    %pushi/vec4 2393374720, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002363f919b10, 0, 4;
    %pushi/vec4 2395537408, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002363f919b10, 0, 4;
    %pushi/vec4 17387562, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002363f919b10, 0, 4;
    %pushi/vec4 289406982, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002363f919b10, 0, 4;
    %pushi/vec4 16783392, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002363f919b10, 0, 4;
    %pushi/vec4 18890784, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002363f919b10, 0, 4;
    %pushi/vec4 6309920, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002363f919b10, 0, 4;
    %pushi/vec4 2930245632, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002363f919b10, 0, 4;
    %pushi/vec4 2932408320, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002363f919b10, 0, 4;
    %pushi/vec4 562823169, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002363f919b10, 0, 4;
    %pushi/vec4 26038314, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002363f919b10, 0, 4;
    %pushi/vec4 356581364, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002363f919b10, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002363f919b10, 0, 4;
    %pushi/vec4 23941162, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002363f919b10, 0, 4;
    %pushi/vec4 356581359, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002363f919b10, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002363f919b10, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002363f919b10, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002363f919b10, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002363f919b10, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002363f7d69c0;
T_3 ;
    %wait E_000002363f923850;
    %load/vec4 v000002363f919930_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002363f91a510_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002363f91a830_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002363f919750_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002363f919f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002363f91ac90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002363f91b190_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002363f91afb0_0, 0;
    %assign/vec4 v000002363f91ab50_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002363f91a510_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002363f91a830_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002363f919750_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002363f919f70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002363f91ac90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002363f91b190_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002363f91afb0_0, 0, 1;
    %store/vec4 v000002363f91ab50_0, 0, 1;
    %load/vec4 v000002363f91ae70_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002363f91a510_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002363f91ab50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002363f919f70_0, 0;
    %load/vec4 v000002363f919c50_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002363f91a830_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002363f91a830_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002363f91a830_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002363f91a830_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002363f91a830_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002363f91a830_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002363f91a830_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002363f91a830_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002363f91a830_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002363f91a830_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002363f919750_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002363f91a830_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002363f919750_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002363f91a830_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002363f91a830_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002363f919f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002363f91ab50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002363f919750_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002363f919f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002363f91ab50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002363f919750_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002363f91a830_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002363f919f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002363f919750_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002363f91a830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002363f919f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002363f919750_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002363f91a830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002363f919f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002363f919750_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002363f91a830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002363f919f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002363f919750_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002363f91afb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002363f919f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002363f919750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002363f91b190_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002363f91ac90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002363f919750_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002363f91a830_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002363f91a830_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002363f8b1bc0;
T_4 ;
    %wait E_000002363f923990;
    %fork t_1, S_000002363f8b1d50;
    %jmp t_0;
    .scope S_000002363f8b1d50;
t_1 ;
    %load/vec4 v000002363f9898d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002363f91a5b0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002363f91a5b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002363f91a5b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002363f98a190, 0, 4;
    %load/vec4 v000002363f91a5b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002363f91a5b0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002363f98a410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002363f989e70_0;
    %load/vec4 v000002363f989970_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002363f98a190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002363f98a190, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002363f8b1bc0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002363f8b1bc0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002363f98a0f0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002363f98a0f0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002363f98a0f0_0;
    %ix/getv/s 4, v000002363f98a0f0_0;
    %load/vec4a v000002363f98a190, 4;
    %ix/getv/s 4, v000002363f98a0f0_0;
    %load/vec4a v000002363f98a190, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002363f98a0f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002363f98a0f0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002363f8e4a30;
T_6 ;
    %wait E_000002363f924110;
    %load/vec4 v000002363f989b50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002363f988ed0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002363f98a2d0_0;
    %load/vec4 v000002363f988cf0_0;
    %add;
    %assign/vec4 v000002363f988ed0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002363f98a2d0_0;
    %load/vec4 v000002363f988cf0_0;
    %sub;
    %assign/vec4 v000002363f988ed0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002363f98a2d0_0;
    %load/vec4 v000002363f988cf0_0;
    %and;
    %assign/vec4 v000002363f988ed0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002363f98a2d0_0;
    %load/vec4 v000002363f988cf0_0;
    %or;
    %assign/vec4 v000002363f988ed0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002363f98a2d0_0;
    %load/vec4 v000002363f988cf0_0;
    %xor;
    %assign/vec4 v000002363f988ed0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002363f98a2d0_0;
    %load/vec4 v000002363f988cf0_0;
    %or;
    %inv;
    %assign/vec4 v000002363f988ed0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002363f98a2d0_0;
    %load/vec4 v000002363f988cf0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002363f988ed0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002363f988cf0_0;
    %load/vec4 v000002363f98a2d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002363f988ed0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002363f98a2d0_0;
    %ix/getv 4, v000002363f988cf0_0;
    %shiftl 4;
    %assign/vec4 v000002363f988ed0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002363f98a2d0_0;
    %ix/getv 4, v000002363f988cf0_0;
    %shiftr 4;
    %assign/vec4 v000002363f988ed0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002363f8d03a0;
T_7 ;
    %wait E_000002363f923e90;
    %load/vec4 v000002363f988750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002363f9896f0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002363f988d90, 4;
    %assign/vec4 v000002363f9886b0_0, 0;
T_7.0 ;
    %load/vec4 v000002363f989330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002363f989010_0;
    %ix/getv 3, v000002363f9896f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002363f988d90, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002363f8d03a0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002363f98a550_0, 0, 32;
T_8.0 ;
    %load/vec4 v000002363f98a550_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002363f98a550_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002363f988d90, 0, 4;
    %load/vec4 v000002363f98a550_0;
    %addi 1, 0, 32;
    %store/vec4 v000002363f98a550_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002363f988d90, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002363f988d90, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002363f988d90, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002363f988d90, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002363f988d90, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002363f988d90, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002363f988d90, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002363f988d90, 0, 4;
    %pushi/vec4 255, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002363f988d90, 0, 4;
    %pushi/vec4 85, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002363f988d90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002363f988d90, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002363f988d90, 0, 4;
    %pushi/vec4 171, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002363f988d90, 0, 4;
    %pushi/vec4 173, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002363f988d90, 0, 4;
    %pushi/vec4 153, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002363f988d90, 0, 4;
    %pushi/vec4 51, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002363f988d90, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002363f988d90, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002363f988d90, 0, 4;
    %pushi/vec4 34, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002363f988d90, 0, 4;
    %pushi/vec4 121, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002363f988d90, 0, 4;
    %end;
    .thread T_8;
    .scope S_000002363f8d03a0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002363f98a550_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002363f98a550_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002363f98a550_0;
    %load/vec4a v000002363f988d90, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000002363f98a550_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002363f98a550_0;
    %addi 1, 0, 32;
    %store/vec4 v000002363f98a550_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002363f8b4520;
T_10 ;
    %wait E_000002363f923990;
    %load/vec4 v000002363f990f20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002363f990d40_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002363f990d40_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002363f990d40_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002363f912620;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002363f9917e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002363f992500_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002363f912620;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002363f9917e0_0;
    %inv;
    %assign/vec4 v000002363f9917e0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002363f912620;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./SelectionSort/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002363f992500_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002363f992500_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000002363f992460_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
