#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Dec 10 01:03:01 2019
# Process ID: 8852
# Current directory: C:/Users/a/Desktop/pipelineX
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18904 C:\Users\a\Desktop\pipelineX\pipelineX.xpr
# Log file: C:/Users/a/Desktop/pipelineX/vivado.log
# Journal file: C:/Users/a/Desktop/pipelineX\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/a/Desktop/pipelineX/pipelineX.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'inst_mem' generated file not found 'c:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'inst_mem' generated file not found 'c:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 660.984 ; gain = 75.945
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/a/Desktop/pipelineX/pipelineX.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/a/Desktop/pipelineX/pipelineX.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/pipelineX/pipelineX.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/pipelineX/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/pipelineX/pipelineX.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/pipelineX/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/a/Desktop/pipelineX/pipelineX.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/new/defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/imports/new/HazardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/imports/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/imports/new/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/imports/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/imports/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/imports/new/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/new/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/new/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/imports/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/imports/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/imports/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/a/Desktop/pipelineX/pipelineX.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 844dc7d4b1554252b5e6808528fecbd4 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(N=13)
Compiling module xil_defaultlib.flopr(N=3)
Compiling module xil_defaultlib.flopr(N=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.floprc(N=5)
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux2(N=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(N=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 708.168 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/a/Desktop/pipelineX/pipelineX.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
[ALU] op =  0
[ALUDEC] funct =  0
[ALU] op =  0
[ALU] op =  0
[ALU] op = x
[ALUDEC] funct = 37
[ALUDEC] funct = 36
[ALUDEC] funct = 38
[ALUDEC] funct = 39
[ALUDEC] funct =  0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 720.555 ; gain = 12.387
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testbench/dut/mips/dp}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/a/Desktop/pipelineX/pipelineX.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/a/Desktop/pipelineX/pipelineX.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/pipelineX/pipelineX.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/pipelineX/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/pipelineX/pipelineX.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/pipelineX/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/a/Desktop/pipelineX/pipelineX.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/a/Desktop/pipelineX/pipelineX.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/a/Desktop/pipelineX/pipelineX.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 844dc7d4b1554252b5e6808528fecbd4 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
[ALU] op =  0
[ALUDEC] funct =  0
[ALU] op =  0
[ALU] op =  0
[ALU] op = x
[ALUDEC] funct = 37
[ALUDEC] funct = 36
[ALUDEC] funct = 38
[ALUDEC] funct = 39
[ALUDEC] funct =  0
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 727.695 ; gain = 1.781
save_wave_config {C:/Users/a/Desktop/pipelineX/testbench_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/a/Desktop/pipelineX/testbench_behav.wcfg
set_property xsim.view C:/Users/a/Desktop/pipelineX/testbench_behav.wcfg [get_filesets sim_1]
save_wave_config {C:/Users/a/Desktop/pipelineX/testbench_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/a/Desktop/pipelineX/pipelineX.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/a/Desktop/pipelineX/pipelineX.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/pipelineX/pipelineX.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/pipelineX/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/pipelineX/pipelineX.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/pipelineX/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/a/Desktop/pipelineX/pipelineX.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/new/defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/imports/new/HazardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/imports/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/imports/new/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/imports/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/imports/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/imports/new/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/new/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/new/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/imports/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/imports/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/imports/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/a/Desktop/pipelineX/pipelineX.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/a/Desktop/pipelineX/pipelineX.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 844dc7d4b1554252b5e6808528fecbd4 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(N=13)
Compiling module xil_defaultlib.flopr(N=3)
Compiling module xil_defaultlib.flopr(N=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.floprc(N=5)
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux2(N=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(N=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 814.609 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 814.609 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
[ALU] op =  0
[ALU] op =  0
[ALUDEC] funct =  0
[ALU] op =  0
[ALU] op =  0
[ALU] op = x
[ALU] op = x
[ALU] Hit LUI
[ALU] Hit ORI
[ALUDEC] funct = 37
[ALU] Hit ANDI
[ALUDEC] funct = 36
[ALU] Hit XORI
[ALUDEC] funct = 38
[ALUDEC] funct = 39
[ALUDEC] funct =  0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 814.609 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/a/Desktop/pipelineX/pipelineX.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/a/Desktop/pipelineX/pipelineX.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/pipelineX/pipelineX.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/pipelineX/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/pipelineX/pipelineX.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/pipelineX/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/a/Desktop/pipelineX/pipelineX.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/new/defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/imports/new/HazardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/imports/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/imports/new/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/imports/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/imports/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/imports/new/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/new/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/new/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/imports/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/imports/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sources_1/imports/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/pipelineX/pipelineX.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 814.609 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/a/Desktop/pipelineX/pipelineX.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/a/Desktop/pipelineX/pipelineX.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 844dc7d4b1554252b5e6808528fecbd4 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(N=13)
Compiling module xil_defaultlib.flopr(N=3)
Compiling module xil_defaultlib.flopr(N=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.floprc(N=5)
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux2(N=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(N=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 814.609 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 814.609 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
[ALU] op =  0
[ALU] op =  0
[ALU] op =  0
[ALU] op =  0
[ALU] op = 124
[ALU] op = 124
[ALU] Hit LUI
[ALU] Hit ORI
[ALU] Hit OR
[ALU] Hit ANDI
[ALU] Hit AND
[ALU] Hit XORI
[ALU] Hit XOR
[ALU] Hit NOR
[ALU] op = 124
[ALU] op = 124
[ALU] op = 124
[ALU] op = 124
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 814.609 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 10 01:33:56 2019...
