// Seed: 2760612857
`define pp_5 0
`define pp_6 0
module module_0 (
    input logic id_0,
    input id_1,
    input id_2
);
  logic id_3 = 1;
  assign id_3 = id_2;
  logic id_4;
endmodule
`define pp_7 0
`timescale 1ps / 1 ps `timescale 1ps / 1ps `timescale 1ps / 1ps
`define pp_8 0
module module_1 (
    output logic id_0,
    input logic id_1,
    input id_2,
    input id_3,
    input id_4
);
  logic id_5;
endmodule
