ncverilog(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s084: Started on Mar 27, 2023 at 21:51:45 CST
ncverilog
	testfixture.v
	LCD_CTRL.v
	+define+tb3
	+access+r
	-loadpli1
	debpli:novas_pli_boot
file: testfixture.v
	module worklib.test:v
		errors: 0, warnings: 0
	module worklib.IROM:v
		errors: 0, warnings: 0
	module worklib.IRAM:v
		errors: 0, warnings: 0
file: LCD_CTRL.v
	module worklib.LCD_CTRL:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.IRAM:v <0x0fef75fa>
			streams:   3, words:  1490
		worklib.IROM:v <0x62cf04d4>
			streams:   3, words:  1310
		worklib.LCD_CTRL:v <0x607dd138>
			streams:  63, words: 97087
		worklib.test:v <0x79964229>
			streams:  10, words: 11127
                        Mirror_X : window[i] <= (i == 0 || i == 1) ? window[i + 2] : window[i - 2];
                                                                          |
ncelab: *W,BNDMEM (./LCD_CTRL.v,149|74): Memory index out of declared bounds.
                        Mirror_Y : window[i] <= (i == 0 || i == 2) ? window[i + 1] : window[i - 1];
                                                                          |
ncelab: *W,BNDMEM (./LCD_CTRL.v,150|74): Memory index out of declared bounds.
                        Mirror_X : window[i] <= (i == 0 || i == 1) ? window[i + 2] : window[i - 2];
                                                                          |
ncelab: *W,BNDMEM (./LCD_CTRL.v,149|74): Memory index out of declared bounds.
                        Mirror_X : window[i] <= (i == 0 || i == 1) ? window[i + 2] : window[i - 2];
                                                                                          |
ncelab: *W,BNDMEM (./LCD_CTRL.v,149|90): Memory index out of declared bounds.
                        Mirror_X : window[i] <= (i == 0 || i == 1) ? window[i + 2] : window[i - 2];
                                                                                          |
ncelab: *W,BNDMEM (./LCD_CTRL.v,149|90): Memory index out of declared bounds.
                        Mirror_Y : window[i] <= (i == 0 || i == 2) ? window[i + 1] : window[i - 1];
                                                                                          |
ncelab: *W,BNDMEM (./LCD_CTRL.v,150|90): Memory index out of declared bounds.
                    S_IMAGE : image[i] <= (i == 0) ? IROM_Q : image[i - 1];
                                                                  |
ncelab: *W,BNDMEM (./LCD_CTRL.v,188|66): Memory index out of declared bounds.
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  4       4
		Registers:               36      36
		Scalar wires:            10       -
		Vectored wires:          14       -
		Always blocks:           87      22
		Initial blocks:           8       8
		Cont. assignments:        9      10
		Pseudo assignments:       2       2
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.test:v
Loading snapshot worklib.test:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/INCISIVE_15.20.084/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_P-2019.06, Linux x86_64/64bit, 05/26/2019
(C) 1996 - 2019 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'LCD_CTRL.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
*Verdi* : Begin traversing the MDAs, layer (0).
*Verdi* : Enable +mda and +packedmda dumping.
*Verdi* : End of traversing the MDAs.
All data have been generated successfully!

-------------------PASS-------------------

Simulation complete via $finish(1) at time 2435 NS + 0
./testfixture.v:148 		    #10 $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s084: Exiting on Mar 27, 2023 at 21:51:46 CST  (total: 00:00:01)
