module usb_test (clk, reset, send_data, tx_ready, tx_valid, buff);

// Setting Port direction //
input clk;
input  reset;
input  send_data;
input  tx_ready;
input  tx_valid;
input  buff;

// Property list 

//  Property Generated on Timestamp : 2023/07/03- 10 hr-35 m.-50 s
property Prop_0; 
	@(posedge clk) ((current_state == IDLE)&&( _rn0_tx_valid) |-> (tx_valid == why));
endproperty 

assert_Prop_0: assert property (Prop_0);

property Prop_1; 
	@(posedge clk) ((current_state == CRC1)&&( _rn3_tx_valid) |-> (tx_valid == why));
endproperty 

assert_Prop_1: assert property (Prop_1);

property Prop_2; 
	@(posedge clk) ((current_state == CRC2)&&( _rn6_tx_valid) |-> (tx_valid == why));
endproperty 

assert_Prop_2: assert property (Prop_2);


endmodule