
---------- Begin Simulation Statistics ----------
final_tick                                15964455000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    356                       # Simulator instruction rate (inst/s)
host_mem_usage                                7681324                       # Number of bytes of host memory used
host_op_rate                                      364                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21315.62                       # Real time elapsed on the host
host_tick_rate                                 576793                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7585026                       # Number of instructions simulated
sim_ops                                       7763219                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012295                       # Number of seconds simulated
sim_ticks                                 12294700625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.432314                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  303944                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               311954                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                468                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3758                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            313258                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3159                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3928                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              769                       # Number of indirect misses.
system.cpu.branchPred.lookups                  344790                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11442                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          602                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2046236                       # Number of instructions committed
system.cpu.committedOps                       2075363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.212745                       # CPI: cycles per instruction
system.cpu.discardedOps                          8888                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1109074                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             80492                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           575099                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2030391                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.311260                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      394                       # number of quiesce instructions executed
system.cpu.numCycles                          6574034                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       394                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1405855     67.74%     67.74% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1418      0.07%     67.81% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::MemRead                  80918      3.90%     71.71% # Class of committed instruction
system.cpu.op_class_0::MemWrite                587172     28.29%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2075363                       # Class of committed instruction
system.cpu.quiesceCycles                     13097487                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4543643                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          309                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2589                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        540868                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              176815                       # Transaction distribution
system.membus.trans_dist::ReadResp             179456                       # Transaction distribution
system.membus.trans_dist::WriteReq              95097                       # Transaction distribution
system.membus.trans_dist::WriteResp             95097                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          228                       # Transaction distribution
system.membus.trans_dist::WriteClean               44                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2306                       # Transaction distribution
system.membus.trans_dist::ReadExReq                99                       # Transaction distribution
system.membus.trans_dist::ReadExResp               99                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2441                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           200                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       267794                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        267794                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         7119                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         7119                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           53                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1652                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       536474                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6584                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       544763                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       535588                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       535588                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1087470                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       156224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       156224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        35200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9091                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        48939                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     17138556                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     17138556                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17343719                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            810377                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000395                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.019868                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  810057     99.96%     99.96% # Request fanout histogram
system.membus.snoop_fanout::1                     320      0.04%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              810377                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1365426497                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              11.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             8367250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             6933140                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1659625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6231370                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1073346060                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              8.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy           12436000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      5330427                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1332607                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      6663033                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1332607                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      5330427                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      6663033                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      6663033                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      6663033                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     13326067                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       194560                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       194560                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       367870                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       367870                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3584                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6584                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        45088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1044482                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1052674                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1124860                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2860                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5632                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         9091                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       721268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     16711684                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     16842756                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     17901311                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1913959125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             15.6                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1549892927                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         12.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    952318000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          7.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      5330427                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3997820                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5330427                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     14658673                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5330427                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3997820                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      9328247                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      5330427                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      9328247                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      9328247                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     23986920                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3997820                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      9328247                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       13326067                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3997820                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1374576                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5372396                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3997820                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     13326067                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1374576                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      18698463                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       176402                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       176402                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        91392                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        91392                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        14352                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       518146                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       535588                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       459124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     16580612                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     17138556                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       326351                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       326351    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       326351                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    765664250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          6.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    973391000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          7.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12374944                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3007720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    974544104                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     21321707                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     10660853                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1006526664                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     26652133                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     26682390                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     53334524                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1001196237                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     48004097                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     10660853                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1059861187                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     15138820                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5505024                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     20774916                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8519680                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     11206660                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     19726340                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3784705                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       172032                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3960833                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2129920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       350209                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2480129                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      5330427                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1231328884                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    447755840                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      5330427                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1689745577                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    692955466                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    911503284                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1604458750                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      5330427                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1924284350                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1359259124                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      5330427                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3294204327                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       156224                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       157568                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       156224                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       156224                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         2441                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         2462                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     12706613                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       109315                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       12815928                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     12706613                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     12706613                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     12706613                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       109315                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      12815928                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       196980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     11075588                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          17792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11307260                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        17408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5505024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5866496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       173057                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             278                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              176680                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          272                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        86016                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              91664                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     16021537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    900842431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1374576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1447128                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             919685671                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1415895                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     21321707                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    447755840                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5330427                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1332607                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            477156474                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1415895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     37343244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1348598271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5330427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1332607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1374576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1447128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1396842146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       272.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      7175.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    258909.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       277.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003178815000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          134                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          134                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              319267                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              97422                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      176680                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      91664                       # Number of write requests accepted
system.mem_ctrls.readBursts                    176680                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    91664                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    166                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5747                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5748                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.75                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.13                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5697035870                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  882570000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10330528370                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32275.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58525.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       131                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   164628                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   85310                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                176678                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                91664                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     683                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     772                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  155295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    6230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    6154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    6145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     65                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  15229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    262                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        18247                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.603935                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   862.944587                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   234.647880                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          434      2.38%      2.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          466      2.55%      4.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          265      1.45%      6.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          277      1.52%      7.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          272      1.49%      9.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          292      1.60%     10.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          230      1.26%     12.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          349      1.91%     14.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15662     85.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        18247                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          134                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1317.320896                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1188.913022                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            45     33.58%     33.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      1.49%     35.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           27     20.15%     55.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.75%     55.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.75%     56.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           41     30.60%     87.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8      5.97%     93.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            2      1.49%     94.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            7      5.22%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           134                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          134                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     684.104478                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    345.933821                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    458.605967                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             25     18.66%     18.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             4      2.99%     21.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             7      5.22%     26.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            5      3.73%     30.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.75%     31.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.75%     32.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      2.24%     34.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.75%     35.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.75%     35.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.75%     36.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            7      5.22%     41.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           78     58.21%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           134                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11296896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10624                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5866880                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11307260                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5866496                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       918.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       477.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    919.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    477.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.73                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12294665625                       # Total gap between requests
system.mem_ctrls.avgGap                      45816.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       196944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     11065092                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        17728                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        18752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5505024                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 16018608.830501718447                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 899988729.900448441505                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1374575.966952428222                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1441922.055747494102                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1525209.972324966686                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 21321706.643832981586                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 447755839.520492613316                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5330426.660958245397                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1254524.243448180845                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       173057                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          278                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          272                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        86016                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    175987225                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  10114298220                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     27733670                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     12509255                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  12646855130                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  26387654625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 177542547375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2499170500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     59192500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     57138.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58444.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    104655.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44997.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  46495790.92                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   6442298.49                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2064064.21                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   2440596.19                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    231220.70                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8406584355                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    665070000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3224082645                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 788                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           394                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     20776869.923858                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    124852594.330289                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          394    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       354375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545314750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             394                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7778368250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   8186086750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1032593                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1032593                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1032593                       # number of overall hits
system.cpu.icache.overall_hits::total         1032593                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2441                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2441                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2441                       # number of overall misses
system.cpu.icache.overall_misses::total          2441                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    106255000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    106255000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    106255000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    106255000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1035034                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1035034                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1035034                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1035034                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002358                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002358                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002358                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002358                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43529.291274                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43529.291274                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43529.291274                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43529.291274                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         2441                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2441                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2441                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2441                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    102485750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    102485750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    102485750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    102485750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002358                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002358                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002358                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002358                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41985.149529                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41985.149529                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41985.149529                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41985.149529                       # average overall mshr miss latency
system.cpu.icache.replacements                   2237                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1032593                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1032593                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2441                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2441                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    106255000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    106255000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1035034                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1035034                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002358                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002358                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43529.291274                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43529.291274                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2441                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2441                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    102485750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    102485750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002358                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002358                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41985.149529                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41985.149529                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           402.136915                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              676881                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2237                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            302.584265                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   402.136915                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.785424                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.785424                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          407                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          383                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.794922                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2072509                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2072509                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       127537                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           127537                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       127537                       # number of overall hits
system.cpu.dcache.overall_hits::total          127537                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          379                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            379                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          379                       # number of overall misses
system.cpu.dcache.overall_misses::total           379                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     29225625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     29225625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     29225625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     29225625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       127916                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       127916                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       127916                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       127916                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002963                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002963                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002963                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002963                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77112.467018                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77112.467018                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77112.467018                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77112.467018                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          228                       # number of writebacks
system.cpu.dcache.writebacks::total               228                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           80                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           80                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           80                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           80                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          299                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          299                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          299                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          299                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4118                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4118                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     22454375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     22454375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     22454375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     22454375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      8993125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      8993125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002337                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002337                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002337                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002337                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75098.244147                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75098.244147                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75098.244147                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75098.244147                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2183.857455                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2183.857455                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    297                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        80300                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           80300                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          204                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           204                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     15172875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     15172875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        80504                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        80504                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002534                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002534                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74376.838235                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74376.838235                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          200                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          200                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          413                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          413                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     14624125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     14624125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      8993125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      8993125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002484                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002484                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73120.625000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73120.625000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21775.121065                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21775.121065                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        47237                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          47237                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          175                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          175                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     14052750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     14052750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        47412                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        47412                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003691                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003691                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 80301.428571                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80301.428571                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           76                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           76                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           99                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           99                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3705                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3705                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7830250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7830250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002088                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002088                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79093.434343                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79093.434343                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       267794                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       267794                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2795285375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2795285375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10438.192697                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10438.192697                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        49814                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        49814                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       217980                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       217980                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2698600747                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2698600747                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12380.038293                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12380.038293                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           491.110975                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                6136                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               341                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.994135                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   491.110975                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.959201                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.959201                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          470                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          163                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          295                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.917969                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2654315                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2654315                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  15964455000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                15964623750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    356                       # Simulator instruction rate (inst/s)
host_mem_usage                                7681324                       # Number of bytes of host memory used
host_op_rate                                      364                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21315.77                       # Real time elapsed on the host
host_tick_rate                                 576797                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7585035                       # Number of instructions simulated
sim_ops                                       7763234                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012295                       # Number of seconds simulated
sim_ticks                                 12294869375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.431706                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  303946                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               311958                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                469                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3760                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            313258                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3159                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3928                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              769                       # Number of indirect misses.
system.cpu.branchPred.lookups                  344796                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11444                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          602                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2046245                       # Number of instructions committed
system.cpu.committedOps                       2075378                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.212863                       # CPI: cycles per instruction
system.cpu.discardedOps                          8894                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1109091                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             80492                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           575100                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2030615                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.311249                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      394                       # number of quiesce instructions executed
system.cpu.numCycles                          6574304                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       394                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1405863     67.74%     67.74% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1418      0.07%     67.81% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::MemRead                  80924      3.90%     71.71% # Class of committed instruction
system.cpu.op_class_0::MemWrite                587172     28.29%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2075378                       # Class of committed instruction
system.cpu.quiesceCycles                     13097487                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4543689                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          309                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2592                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        540874                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              176815                       # Transaction distribution
system.membus.trans_dist::ReadResp             179459                       # Transaction distribution
system.membus.trans_dist::WriteReq              95097                       # Transaction distribution
system.membus.trans_dist::WriteResp             95097                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          229                       # Transaction distribution
system.membus.trans_dist::WriteClean               44                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2308                       # Transaction distribution
system.membus.trans_dist::ReadExReq                99                       # Transaction distribution
system.membus.trans_dist::ReadExResp               99                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2443                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           201                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       267794                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        267794                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         7125                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         7125                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           53                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1652                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       536477                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6584                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       544766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       535588                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       535588                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1087479                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       156352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       156352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        35328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9091                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        49067                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     17138556                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     17138556                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17343975                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            810380                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000395                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.019868                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  810060     99.96%     99.96% # Request fanout histogram
system.membus.snoop_fanout::1                     320      0.04%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              810380                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1365433872                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              11.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             8367250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             6939140                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1659625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6237120                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1073346060                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              8.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy           12446000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      5330353                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1332588                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      6662942                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1332588                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      5330353                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      6662942                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      6662942                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      6662942                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     13325884                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       194560                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       194560                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       367870                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       367870                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3584                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6584                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        45088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1044482                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1052674                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1124860                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2860                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5632                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         9091                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       721268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     16711684                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     16842756                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     17901311                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1913959125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             15.6                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1549892927                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         12.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    952318000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          7.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      5330353                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3997765                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5330353                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     14658472                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5330353                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3997765                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      9328119                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      5330353                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      9328119                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      9328119                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     23986591                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3997765                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      9328119                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       13325884                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3997765                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1374557                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5372322                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3997765                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     13325884                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1374557                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      18698206                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       176402                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       176402                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        91392                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        91392                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        14352                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       518146                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       535588                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       459124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     16580612                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     17138556                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       326351                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       326351    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       326351                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    765664250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          6.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    973391000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          7.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12374944                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3007720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    974530728                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     21321414                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     10660707                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1006512849                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     26651767                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     26682024                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     53333792                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1001182495                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     48003438                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     10660707                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1059846640                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     15138820                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5505024                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     20774916                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8519680                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     11206660                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     19726340                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3784705                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       172032                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3960833                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2129920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       350209                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2480129                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      5330353                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1231311984                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    447749694                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      5330353                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1689722385                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    692945955                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    911490774                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1604436729                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      5330353                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1924257939                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1359240468                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      5330353                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3294159113                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       156352                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       157696                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       156352                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       156352                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         2443                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         2464                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     12716849                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       109314                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       12826163                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     12716849                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     12716849                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     12716849                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       109314                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      12826163                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       196980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     11075588                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          17856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11307324                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        17472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5505024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5866560                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       173057                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             279                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              176681                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          273                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        86016                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              91665                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     16021317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    900830067                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1374557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1452313                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             919678254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1421081                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     21321414                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    447749694                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5330353                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1332588                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            477155130                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1421081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     37342731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1348579761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5330353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1332588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1374557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1452313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1396833384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       273.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      7175.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    258909.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       278.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003178815000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          134                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          134                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              319270                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              97422                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      176681                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      91665                       # Number of write requests accepted
system.mem_ctrls.readBursts                    176681                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    91665                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    166                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5747                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5748                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.75                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.13                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5697035870                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  882575000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10330554620                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32275.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58525.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       131                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   164629                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   85310                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                176679                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                91665                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     683                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     772                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  155295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    6230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    6154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    6145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     65                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  15229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    262                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        18247                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.603935                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   862.944587                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   234.647880                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          434      2.38%      2.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          466      2.55%      4.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          265      1.45%      6.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          277      1.52%      7.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          272      1.49%      9.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          292      1.60%     10.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          230      1.26%     12.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          349      1.91%     14.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15662     85.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        18247                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          134                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1317.320896                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1188.913022                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            45     33.58%     33.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      1.49%     35.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           27     20.15%     55.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.75%     55.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.75%     56.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           41     30.60%     87.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8      5.97%     93.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            2      1.49%     94.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            7      5.22%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           134                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          134                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     684.104478                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    345.933821                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    458.605967                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             25     18.66%     18.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             4      2.99%     21.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             7      5.22%     26.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            5      3.73%     30.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.75%     31.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.75%     32.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      2.24%     34.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.75%     35.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.75%     35.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.75%     36.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            7      5.22%     41.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           78     58.21%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           134                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11296960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10624                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5866880                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11307324                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5866560                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       918.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       477.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    919.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    477.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.73                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12294925625                       # Total gap between requests
system.mem_ctrls.avgGap                      45817.44                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       196944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     11065092                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        17792                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        18752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5505024                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 16018388.971293970942                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 899976377.341544628143                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1374557.100571066374                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1447107.688364521600                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1525189.038456132403                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 21321413.998349208385                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 447749693.965333402157                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5330353.499587302096                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1254507.024805214722                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       173057                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          279                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          273                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        86016                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    175987225                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  10114298220                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     27733670                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     12535505                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  12646855130                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  26387654625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 177542547375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2499170500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     59192500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     57138.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58444.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    104655.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44930.13                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  46325476.67                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   6442298.49                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2064064.21                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   2440596.19                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    231220.70                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8406584355                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    665070000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3224251395                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 788                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           394                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     20776869.923858                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    124852594.330289                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          394    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       354375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545314750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             394                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7778537000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   8186086750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1032603                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1032603                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1032603                       # number of overall hits
system.cpu.icache.overall_hits::total         1032603                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2443                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2443                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2443                       # number of overall misses
system.cpu.icache.overall_misses::total          2443                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    106341250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    106341250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    106341250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    106341250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1035046                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1035046                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1035046                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1035046                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002360                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002360                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002360                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002360                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43528.960295                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43528.960295                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43528.960295                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43528.960295                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         2443                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2443                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2443                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2443                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    102569125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    102569125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    102569125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    102569125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002360                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002360                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002360                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002360                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41984.905853                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41984.905853                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41984.905853                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41984.905853                       # average overall mshr miss latency
system.cpu.icache.replacements                   2239                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1032603                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1032603                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2443                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2443                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    106341250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    106341250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1035046                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1035046                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002360                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002360                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43528.960295                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43528.960295                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2443                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2443                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    102569125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    102569125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002360                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002360                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41984.905853                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41984.905853                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           402.136981                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2744275                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2646                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1037.140967                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   402.136981                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.785424                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.785424                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          407                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          381                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.794922                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2072535                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2072535                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       127542                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           127542                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       127542                       # number of overall hits
system.cpu.dcache.overall_hits::total          127542                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          380                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            380                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          380                       # number of overall misses
system.cpu.dcache.overall_misses::total           380                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     29286250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     29286250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     29286250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     29286250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       127922                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       127922                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       127922                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       127922                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002971                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002971                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002971                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002971                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77069.078947                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77069.078947                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77069.078947                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77069.078947                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          229                       # number of writebacks
system.cpu.dcache.writebacks::total               229                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           80                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           80                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           80                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           80                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          300                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          300                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          300                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          300                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4118                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4118                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     22513500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     22513500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     22513500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     22513500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      8993125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      8993125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002345                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002345                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002345                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002345                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data        75045                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total        75045                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data        75045                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total        75045                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2183.857455                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2183.857455                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    298                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        80305                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           80305                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          205                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           205                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     15233500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     15233500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        80510                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        80510                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002546                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002546                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74309.756098                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74309.756098                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          201                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          201                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          413                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          413                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     14683250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     14683250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      8993125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      8993125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002497                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002497                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73050.995025                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73050.995025                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21775.121065                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21775.121065                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        47237                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          47237                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          175                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          175                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     14052750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     14052750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        47412                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        47412                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003691                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003691                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 80301.428571                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80301.428571                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           76                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           76                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           99                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           99                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3705                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3705                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7830250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7830250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002088                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002088                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79093.434343                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79093.434343                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       267794                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       267794                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2795285375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2795285375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10438.192697                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10438.192697                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        49814                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        49814                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       217980                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       217980                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2698600747                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2698600747                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12380.038293                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12380.038293                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           491.110686                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              132418                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               812                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            163.076355                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   491.110686                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.959201                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.959201                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          470                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          161                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          296                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.917969                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2654340                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2654340                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  15964623750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
