/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  reg [8:0] celloutsig_0_12z;
  wire [36:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [15:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [8:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [6:0] celloutsig_0_24z;
  wire [6:0] celloutsig_0_25z;
  wire [30:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [15:0] celloutsig_0_30z;
  reg [6:0] celloutsig_0_3z;
  wire [14:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [11:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire [24:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = !(celloutsig_1_0z[1] ? celloutsig_1_3z : in_data[176]);
  assign celloutsig_0_2z = !(celloutsig_0_1z[5] ? 1'h1 : in_data[49]);
  assign celloutsig_0_23z = ~(celloutsig_0_17z | celloutsig_0_5z[3]);
  assign celloutsig_1_18z = ~celloutsig_1_10z;
  assign celloutsig_0_11z = ~celloutsig_0_4z;
  assign celloutsig_1_8z = in_data[136] | in_data[134];
  assign celloutsig_0_0z = in_data[42:38] & in_data[4:0];
  assign celloutsig_1_9z = { celloutsig_1_0z[7:6], celloutsig_1_2z, celloutsig_1_8z } / { 1'h1, in_data[129:128], celloutsig_1_7z };
  assign celloutsig_0_5z = { 1'h1, celloutsig_0_0z, celloutsig_0_1z[5], 5'h1f } / { 5'h1f, celloutsig_0_3z };
  assign celloutsig_0_6z = { celloutsig_0_0z[2:1], celloutsig_0_4z } / { 1'h1, in_data[56], in_data[0] };
  assign celloutsig_0_24z = { celloutsig_0_3z[6], celloutsig_0_21z, celloutsig_0_11z, celloutsig_0_19z, celloutsig_0_8z, celloutsig_0_19z, celloutsig_0_20z } / { 1'h1, celloutsig_0_7z[3:0], celloutsig_0_14z, celloutsig_0_17z };
  assign celloutsig_1_3z = celloutsig_1_0z[10:2] && celloutsig_1_0z[9:1];
  assign celloutsig_0_19z = { celloutsig_0_18z[10:5], celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_9z } && in_data[51:28];
  assign celloutsig_1_1z = in_data[188:172] || { in_data[146:141], celloutsig_1_0z };
  assign celloutsig_1_7z = in_data[99:97] || in_data[188:186];
  assign celloutsig_1_10z = { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_2z } || celloutsig_1_6z[22:5];
  assign celloutsig_0_13z = { celloutsig_0_5z[10:1], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_10z } % { 1'h1, in_data[56:22], celloutsig_0_9z };
  assign celloutsig_1_0z = ~ in_data[140:130];
  assign celloutsig_0_10z = ~ celloutsig_0_3z[4:1];
  assign celloutsig_0_14z = celloutsig_0_4z & celloutsig_0_3z[4];
  assign celloutsig_0_8z = ~^ { celloutsig_0_5z[9:8], celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_16z = ^ { celloutsig_0_3z[6:3], celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_20z = ^ { celloutsig_0_0z[3:0], celloutsig_0_19z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_0z };
  assign celloutsig_0_21z = ^ { celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_1_5z = celloutsig_1_0z[8:0] >> { in_data[155:151], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_25z = { celloutsig_0_23z, celloutsig_0_0z, celloutsig_0_8z } >> { celloutsig_0_24z[6:1], celloutsig_0_20z };
  assign celloutsig_0_29z = { celloutsig_0_12z[1], celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_22z, celloutsig_0_23z, celloutsig_0_8z, celloutsig_0_22z, celloutsig_0_0z, celloutsig_0_23z } >> { celloutsig_0_6z[2], celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_25z, celloutsig_0_25z, celloutsig_0_1z[5], 5'h1f, celloutsig_0_23z, celloutsig_0_3z };
  assign celloutsig_0_48z = celloutsig_0_18z[14:0] ~^ { celloutsig_0_29z[28:16], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_7z = celloutsig_0_0z ~^ { celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_18z = { celloutsig_0_12z[1:0], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_14z } ~^ { celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_12z };
  assign celloutsig_0_15z = celloutsig_0_5z[9:7] ^ celloutsig_0_5z[10:8];
  assign celloutsig_0_4z = ~((celloutsig_0_2z & in_data[85]) | celloutsig_0_2z);
  assign celloutsig_1_2z = ~((celloutsig_1_1z & in_data[149]) | celloutsig_1_0z[9]);
  assign celloutsig_1_19z = ~((celloutsig_1_7z & celloutsig_1_0z[4]) | celloutsig_1_2z);
  assign celloutsig_0_9z = ~((celloutsig_0_5z[2] & in_data[89]) | celloutsig_0_5z[5]);
  assign celloutsig_0_17z = ~((celloutsig_0_7z[0] & celloutsig_0_16z) | celloutsig_0_5z[11]);
  always_latch
    if (!clkin_data[32]) celloutsig_0_3z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_3z = { 2'h3, celloutsig_0_0z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_12z = 9'h000;
    else if (!celloutsig_1_19z) celloutsig_0_12z = { in_data[47:40], celloutsig_0_2z };
  assign celloutsig_0_22z[0] = ~ celloutsig_0_12z[0];
  assign celloutsig_0_22z[1] = ~ celloutsig_0_12z[1];
  assign celloutsig_0_22z[2] = ~ celloutsig_0_12z[2];
  assign celloutsig_0_22z[3] = ~ celloutsig_0_12z[3];
  assign celloutsig_0_22z[4] = ~ celloutsig_0_12z[4];
  assign celloutsig_0_1z[5] = celloutsig_0_0z[1] ~^ in_data[29];
  assign { celloutsig_1_6z[23:15], celloutsig_1_6z[13], celloutsig_1_6z[24], celloutsig_1_6z[14], celloutsig_1_6z[12:2] } = ~ { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z };
  assign { celloutsig_0_22z[5], celloutsig_0_22z[8:6] } = { celloutsig_0_1z[5], celloutsig_0_0z[4:2] } ^ { celloutsig_0_12z[5], celloutsig_0_12z[8:6] };
  assign { celloutsig_0_30z[6], celloutsig_0_30z[15], celloutsig_0_30z[13:7], celloutsig_0_30z[0], celloutsig_0_30z[14] } = ~ { celloutsig_0_1z[5], celloutsig_0_29z[12], celloutsig_0_24z, celloutsig_0_21z, celloutsig_0_2z };
  assign { out_data[44], out_data[53], out_data[51:45], out_data[38], out_data[52], out_data[34:32], out_data[54], out_data[37:35] } = { celloutsig_0_30z[6], celloutsig_0_30z[15], celloutsig_0_30z[13:7], celloutsig_0_30z[0], celloutsig_0_30z[14], celloutsig_0_15z, celloutsig_0_13z[22], celloutsig_0_6z } ^ { celloutsig_0_13z[15], celloutsig_0_13z[24], celloutsig_0_13z[22:16], celloutsig_0_13z[9], celloutsig_0_13z[23], celloutsig_0_13z[5:4], celloutsig_0_19z, celloutsig_0_13z[25], celloutsig_0_13z[8:6] };
  assign celloutsig_0_1z[4:0] = 5'h1f;
  assign celloutsig_0_30z[5:1] = 5'h00;
  assign celloutsig_1_6z[1:0] = { celloutsig_1_6z[24], celloutsig_1_6z[24] };
  assign { out_data[128], out_data[96], out_data[43:39], out_data[14:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z[14:10], celloutsig_0_48z };
endmodule
