*** Start analyzing build configuration ***
*** List of included argument files ***
    Build configuration file:  /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/.dvt/default.build
    -F /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/filelist.f
*** List of invocations ***
Invocation #1 +dvt_init+dvt in /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/.dvt/default.build at line 3
*** Done analyzing build configuration [82 ms] ***

*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/include/define.vh ...
Done /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/include/define.vh [0 ms, 122 lines, Verilog_2001] ...
Loading (2) /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/rtl/gen_phase.v ...
Done /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/rtl/gen_phase.v [16 ms, 45 lines, Verilog_2001] ...
Loading (3) /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/rtl/ALU.v ...
Done /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/rtl/ALU.v [7 ms, 125 lines, Verilog_2001] ...
Loading (4) /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/rtl/decoder.v ...
Done /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/rtl/decoder.v [26 ms, 486 lines, Verilog_2001] ...
Loading (5) /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/rtl/IF.v ...
Done /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/rtl/IF.v [4 ms, 62 lines, Verilog_2001] ...
Loading (6) /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/rtl/regFiles.v ...
Done /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/rtl/regFiles.v [4 ms, 96 lines, Verilog_2001] ...
Loading (7) /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/rtl/top.v ...
Done /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/rtl/top.v [9 ms, 307 lines, Verilog_2001] ...
*** Done invocation #1 [67 ms] ***
*** Done parsing [LT 31 ms, PT 67 ms] ***
*** Total number of lines [1 243] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [1 ms] ...
Performing post full build step 2 (RI) [1 ms] ...
Performing post full build step 3 (RCP) [0 ms] ...
*** Files summary [7 total, 7 unique, 0 optimized] ***
*** Done SystemVerilog build [140 ms] ***

*** Start mixed mode extension build ***
Performing mixed post full build step (VLOG - RI) [0 ms] ...
*** Warning: UNSPECIFIED_TOP: Please specify a -top module/entity/configuration in the project build file
*** Top design candidates: work.top
Performing mixed post full build step (MIXED - ELAB) [247 ms] ...
Performing mixed post full build step (MIXED - UNEL) [51 ms] ...
Performing mixed post full build step (VLOG - RD) [0 ms] ...
Performing mixed post full build step (VLOG - US) [51 ms] ...
*** Warning: OUTPUT_PORT_READ: Reading from output port 'cy_next' is not recommended
    at line 82 in /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/rtl/ALU.v:82 [compile index 3]
*** Warning: OUTPUT_PORT_READ: Reading from output port 'pc' is not recommended
    at line 34 in /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/rtl/IF.v:34 [compile index 5]
*** Warning: OUTPUT_PORT_READ: Reading from output port 'pc_plus_one' is not recommended
    at line 49 in /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/rtl/IF.v:49 [compile index 5]
*** Warning: OUTPUT_PORT_READ: Reading from output port 'pc' is not recommended
    at line 50 in /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/rtl/IF.v:50 [compile index 5]
*** Warning: OUTPUT_PORT_READ: Reading from output port 'rn' is not recommended
    at line 58 in /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/rtl/regFiles.v:58 [compile index 6]
*** Warning: INTERNAL_GENERATED_CLOCK: Clock signal 'CLK' is not an input port
    at line 28 in /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/rtl/top.v:28 [compile index 7]
*** Warning: INTERNAL_GENERATED_RESET: Reset signal 'RES_N' is not an input port
    at line 29 in /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/rtl/top.v:29 [compile index 7]
*** Warning: INTERNAL_GENERATED_CLOCK: Clock signal 'CLK' is not an input port
    at line 98 in /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/rtl/top.v:98 [compile index 7]
*** Warning: INTERNAL_GENERATED_RESET: Reset signal 'RES_N' is not an input port
    at line 99 in /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/rtl/top.v:99 [compile index 7]
*** Warning: INTERNAL_GENERATED_CLOCK: Clock signal 'CLK' is not an input port
    at line 111 in /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/rtl/top.v:111 [compile index 7]
*** Warning: INTERNAL_GENERATED_RESET: Reset signal 'RES_N' is not an input port
    at line 112 in /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/rtl/top.v:112 [compile index 7]
*** Done mixed mode extension build [356 ms] ***
*** Total build time [653 ms] ***
