{
  "0000": "DMA channel 0 current address byte 0, then byte 1",
  "0001": "DMA channel 0 word count byte 0, then byte 1",
  "0002": "DMA channel 1 current address byte 0, then byte 1",
  "0003": "DMA channel 1 word count byte 0, then byte 1",
  "0004": "DMA channel 2 current address byte 0, then byte 1",
  "0005": "DMA channel 2 word count byte 0, then byte 1",
  "0006": "DMA channel 3 current address byte 0, then byte 1",
  "0007": "DMA channel 3 word count byte 0, then byte 1",
  "0008": "DMA channel 0-3 status register (see #P0001)",
  "0009": "DMA channel 0-3 write request register (see #P0003)",
  "000A": "DMA channel 0-3 mask register (see #P0004)",
  "000B": "DMA channel 0-3 mode register (see #P0005)",
  "000C": "DMA channel 0-3 clear byte pointer flip-flop register",
  "000D": "DMA channel 0-3 temporary register",
  "000E": "DMA channel 0-3 clear mask register",
  "000F": "DMA channel 0-3 write mask register (see #P0006)",
  "0018": "extended function register (see #P0007)",
  "001A": "extended function execute register",
  "0020": "PIC initialization command word ICW1 (see #P0010)",
  "0021": "PIC ICW2,ICW3,ICW4 immed after ICW1 to 0020 (see #P0011,#P0012,#P0013)",
  "0022": "PM2 Register Block",
  "0023": "chip set data",
  "0024": "chip set data",
  "0025": "82360 configuration data",
  "0026": "82335 RC2 roll compare register (if LOCK=0) (see #P0273)",
  "0028": "82335 CC0 address range compare register (if LOCK=0) (see #P0274)",
  "002A": "82335 CC1 address range compare register (if LOCK=0) (see #P0274)",
  "0027": "power management data",
  "002E": "index for data port (see #P0378)",
  "002F": "EPP command data",
  "0040": "PIT counter 0, counter divisor (XT, AT, PS/2)",
  "0041": "PIT counter 1, RAM refresh counter (XT, AT)",
  "0042": "PIT counter 2, cassette & speaker (XT, AT, PS/2)",
  "0043": "PIT mode port, control word register for counters 0-2 (see #P0380)",
  "0044": "PIT counter 3 (PS/2)",
  "0047": "PIT control word register counter 3 (PS/2, EISA)",
  "0048": "EISA PIT2 counter 3 (Watchdog Timer)",
  "0049": "EISA 8254 timer 2, not used (counter 4)",
  "004A": "EISA PIT2 counter 5 (CPU speed control)",
  "004B": "EISA PIT2 control word",
  "0050": "8530 serial communications chip",
  "0060": "KB controller data port or keyboard input buffer (ISA, EISA)",
  "0061": "KB controller port B control register (ISA, EISA)",
  "0062": "PPI (XT only) data port C (see #P0395)",
  "0063": "PPI (XT only) command mode register (see #P0397)",
  "0064": "keyboard controller read status (see #P0398,#P0399,#P0400)",
  "0065": "(Amstrad/Schneider PC1512) set 'DIP switch S2' RAM size setting",
  "0066": "configuration port (Olivetti M24 with model byte 0)",
  "0068": "(HP-Vectra) control buffer (HP commands) (see #P0408)",
  "0069": "(HP-Vectra) SVC (keyboard request SerViCe port)",
  "006A": "(HP-Vectra) Acknowledge (clear processing, done)",
  "006C": "(Human Interface Link = async. serial inputs 0-7)",
  "006B": "RAM enable/remap",
  "006D": "undocumented",
  "006E": "undocumented",
  "006F": "undocumented",
  "0070": "CMOS RAM index register port (ISA, EISA)",
  "0071": "CMOS RAM data port (ISA, EISA) (see #P0409)",
  "0072": "CMOS memory address, region 2 (256 bytes)",
  "0073": "CMOS memory data, region 2",
  "0074": "CMOS memory address, region 3 (256 bytes)",
  "0075": "CMOS memory data, region 3",
  "0076": "secondary CMOS RAM (IBM NVRAM) data byte",
  "0078": "NMI enable/disable",
  "007C": "HP-Vectra PIC 3 see at 0020 PIC 1",
  "007D": "HP-Vectra PIC 3 see at 0021 PIC 1",
  "0080": "Manufacturing Diagnostics port",
  "0081": "DMA channel 2 address byte 2",
  "0082": "DMA channel 3 address byte 2",
  "0083": "DMA channel 1 address byte 2",
  "0084": "extra page register",
  "0085": "extra page register",
  "0086": "extra page register",
  "0087": "DMA channel 0 address byte 2",
  "0088": "extra page register",
  "0089": "DMA channel 6 address byte 2",
  "008A": "DMA channel 7 address byte 2",
  "008B": "DMA channel 5 address byte 2",
  "008C": "extra page register",
  "008D": "extra page register",
  "008E": "extra page register",
  "008F": "DMA refresh page register",
  "0090": "Central arbitration control port",
  "0091": "Card selection feedback",
  "0092": "PS/2 system control port A (port B is at PORT 0061h) (see #P0415)",
  "0094": "system board enable/setup register (see #P0416)",
  "0095": "reserved",
  "0096": "adapter enable / setup register (see #P0417)",
  "0097": "reserved",
  "00A0": "PIC 2 same as 0020 for PIC 1",
  "00A1": "PIC 2 same as 0021 for PIC 1 except for OCW1 (see #P0418)",
  "00A8": "configuration register index (see #P0419)",
  "00A9": "configuration register data",
  "00AC": "configuration register FBh-FFh data",
  "00B2": "control",
  "00B3": "status",
  "00C0": "DMA channel 4 memory address bytes 1 and 0 (low) (ISA, EISA)",
  "00C2": "DMA channel 4 transfer count bytes 1 and 0 (low) (ISA, EISA)",
  "00C4": "DMA channel 5 memory address bytes 1 and 0 (low) (ISA, EISA)",
  "00C6": "DMA channel 5 transfer count bytes 1 and 0 (low) (ISA, EISA)",
  "00C8": "DMA channel 6 memory address bytes 1 and 0 (low) (ISA, EISA)",
  "00CA": "DMA channel 6 transfer count bytes 1 and 0 (low) (ISA, EISA)",
  "00CC": "DMA channel 7 memory address byte 0 (low), then 1 (ISA, EISA)",
  "00CE": "DMA channel 7 transfer count byte 0 (low), then 1 (ISA, EISA)",
  "00D0": "DMA channel 4-7 status register (ISA, EISA) (see #P0481)",
  "00D2": "DMA channel 4-7 write request register (ISA, EISA)",
  "00D4": "DMA channel 4-7 write single mask register (ISA, EISA) (see #P0484)",
  "00D6": "DMA channel 4-7 mode register (ISA, EISA) (see #P0485)",
  "00D8": "DMA channel 4-7 clear byte pointer flip-flop (ISA, EISA)",
  "00DA": "DMA channel 4-7 read temporary register (ISA, EISA)",
  "00DC": "DMA channel 4-7 clear mask register (ISA, EISA)",
  "00DE": "DMA channel 4-7 write mask register (ISA, EISA) (see #P0486)",
  "00E0": "index for accesses to data port",
  "00E1": "chip set data",
  "00E3": "error trace (bits 23-16 of address on last rising edge of ERS line)",
  "00E4": "error trace (bits 15-8 of address on last rising edge of ERS line)",
  "00E5": "error trace (see #P0490)",
  "00E7": "error trace (see #P0491)",
  "00EB": "???",
  "00ED": "???",
  "00F0": "disk controller",
  "00F2": "disk controller control port",
  "00F4": "disk controller status register",
  "00F5": "disk controller data port",
  "00F1": "math coprocessor reset (write 00h)",
  "00F8": "opcode transfer (CPU-coprocessor communication)",
  "00FA": "opcode transfer",
  "00FC": "opcode transfer",
  "0100": "POS register 0 Low adapter ID byte",
  "0101": "POS register 1 High adapter ID byte",
  "0102": "POS register 2 option select data byte 1 (see #P0492)",
  "0103": "POS register 3 option select data byte 2 (see #P0493)",
  "0104": "POS register 4 option select data byte 3",
  "0105": "POS register 5 option select data byte 4",
  "0106": "POS register 6 Low subaddress extension",
  "0107": "POS register 7 High subaddress extension",
  "010F": "leftmost character on display",
  "010E": "second character",
  "0108": "eighth character",
  "0140": "current SCSI data bus register",
  "0141": "initiator command register (see #P0496)",
  "0142": "mode register (see #P0497)",
  "0143": "target command register (see #P0498)",
  "0144": "current SCSI control register (see #P0499)",
  "0145": "DMA status register (see #P0500)",
  "0146": "input data register",
  "0147": "reset error/interrupt register",
  "0148": "pseudo-DMA register",
  "0149": "interrupt status register (see #P0508)",
  "014A": "configuration register 1 (see #P0509)",
  "014B": "configuration register 2, TMC-18C50/18C30/36C70 only (see #P0510)",
  "014C": "read FIFO data register",
  "014E": "FIFO data count register",
  "015C": "index for data port",
  "015D": "EPP command data",
  "0170": "read cycle timing register (see #P0536)",
  "0171": "write cycle timing register (see #P0537)",
  "0172": "internal ID register (see #P0538)",
  "0173": "control register (see #P0539)",
  "0175": "strap register (see #P0540)",
  "0176": "miscellaneous register (see #P0541)",
  "0178": "index selection for data port",
  "0179": "power management data",
  "01CE": "index register",
  "01CF": "data register",
  "01ED": "select internal register. Data to/from 01EF",
  "01EE": "???",
  "01EF": "register value",
  "01F0": "data register",
  "01F1": "error register (see #P0512)",
  "01F2": "sector count",
  "01F3": "sector number (CHS mode)",
  "01F4": "cylinder low (CHS mode)",
  "01F5": "cylinder high (CHS mode)",
  "01F6": "drive/head (see #P0513)",
  "01F7": "status register (see #P0514)",
  "01F8": "???",
  "0200": "Game port, eight identical addresses on some boards",
  "0201": "read joystick position and status (see #P0542)",
  "0208": "of ??? on the uPW48 (all showing zeros)",
  "0209": "EMS page register",
  "020A": "EMS page register",
  "0210": "latch expansion bus data",
  "0211": "clear wait, test latch",
  "0212": "Low byte data address",
  "0213": "0=enable, 1=disable expansion unit",
  "0214": "latch data (receiver card port)",
  "0215": "High byte of address, then Low byte (receiver card port)",
  "0218": "EMS page register",
  "0219": "EMS page register",
  "021A": "EMS page register",
  "0220": "Left speaker -- Status port",
  "0221": "Left speaker -- Data port",
  "0222": "Right speaker -- Status port",
  "0223": "Right speaker -- Data port",
  "0224": "mixer register address port (index) (see #P0543)",
  "0225": "mixer data port",
  "0226": "DSP reset",
  "0228": "FM music status port",
  "0229": "FM music data port",
  "022A": "DSP read data (voice I/O and Midi)",
  "022C": "DSP write data / write command",
  "022E": "DSP data available status (bit 7)",
  "022F": "Covox compatible speech I/O (via internal A/D converter,",
  "0238": "Command port",
  "0239": "Data port",
  "023A": "ID Port",
  "023C": "Command port",
  "023D": "Data port",
  "023E": "ID Port",
  "0240": "Mix Control register (see #P0545)",
  "0241": "Read Data",
  "0246": "IRQ Status Register (see #P0546)",
  "0248": "Timer Control Reg",
  "0249": "Timer Data (see #P0547)",
  "024B": "IRQ Control Register (0240 bit 6 = 1) (see #P0548)",
  "024F": "Register Controls (rev 3.4+)",
  "026E": "index for data port",
  "026F": "EPP command data",
  "0278": "speech data output via printer data port",
  "0279": "status port (see #P0658 at PORT 03BCh)",
  "027A": "control port (see #P0659 at PORT 03BCh)",
  "027B": "address strobe",
  "027C": "data strobe 0",
  "027D": "data strobe 1",
  "027E": "data strobe 2",
  "027F": "data strobe 3",
  "0280": "from 0280, 0288, 0290, 0298, 06A0, 06A8",
  "02A0": "of the 8255 on the EW-90xBN",
  "02E1": "GPIB (adapter 0)",
  "02E2": "data aquisition (adapter 0)",
  "02E3": "data aquisition (adapter 0)",
  "02E8": "display status",
  "02EA": "Lookup: DAC mask",
  "02EB": "Lookup: DAC read index",
  "02EC": "Lookup: DAC write index",
  "02ED": "Lookup: DAC data",
  "02F8": "transmitter holding register",
  "02F9": "divisor latch, high byte when DLAB=1",
  "02FA": "interrupt identification register",
  "02FB": "line control register",
  "02FC": "modem control register",
  "02FD": "line status register",
  "02FF": "scratch register",
  "0300": "address PROM (used to store Ethernet address, etc.)",
  "0310": "Register Data Port (RDP) (see #P0552,#P0553)",
  "0312": "Register Access Port (RAP) (selects register index for RDP and IDP)",
  "0314": "Reset",
  "0316": "ISA Bus Data Port (IDP)",
  "0318": "for vendor-specific use",
  "0320": "data register",
  "0321": "reset controller",
  "0322": "read DIPswitch setting on XT controller card",
  "0323": "write pattern to DMA and INT mask register",
  "0330": "data register",
  "0331": "status register (see #P0575)",
  "0332": "interrupt status register (see #P0579)",
  "0333": "(AHA-154xC+) diagnostic register",
  "0340": "MIDI Control (see #P0591)",
  "0341": "MIDI Transmit Data",
  "0342": "GF1 Page Register / Voice Select",
  "0343": "GF1/Global Register Select (see #P0593)",
  "0344": "GF1/Global Data Low Byte (16 bits)",
  "0345": "GF1/Global Data High Byte (8 bits)",
  "0346": "Mixer Data Port",
  "0347": "GF1 DRAM",
  "0348": "RAM (upper nybble only)",
  "0349": "year 0-99",
  "034A": "RAM last month storage",
  "034B": "RAM year storage (-80)",
  "034C": "RAM reserved",
  "034D": "RAM not used",
  "034E": "RAM not used",
  "034F": "RAM not used",
  "0350": "interrupt status register",
  "0351": "interrupt control register",
  "0352": "counter reset",
  "0353": "RAM reset",
  "0354": "status bit",
  "0355": "GO command",
  "0356": "standby interrupt",
  "0357": "test mode",
  "035A": "I/O channel setup (see #P0625)",
  "035B": "transfer mode setup (see #P0626)",
  "0370": "diskette Extra High Density controller board jumpers (AT)",
  "0371": "diskette controller status B (PS/2, PS/2 model 30)",
  "0372": "diskette controller DOR (Digital Output Register)",
  "0374": "diskette controller main status register",
  "0375": "diskette controller command/data register",
  "0376": "(2nd FIXED disk controller status/data register)",
  "0377": "(2nd FIXED disk controller drive address register)",
  "0378": "speech output via printer port",
  "0379": "status port (see #P0658 at PORT 03BCh)",
  "037A": "control port (see #P0659 at PORT 03BCh)",
  "037B": "bit 7: shadow RAM on/off (UniRAM adapter,according to c't 7/90)",
  "037C": "data strobe 0",
  "037D": "data strobe 1",
  "037E": "data strobe 2",
  "037F": "data strobe 3",
  "0380": "on adapter 8255(A5) port A: internal/external sensing (see #P0632)",
  "0381": "on adapter 8255(A5) port B: external modem interface (see #P0633)",
  "0382": "on adapter 8255(A5) port C: internal control (see #P0634)",
  "0383": "on adapter 8255(A5) mode initialization",
  "0384": "on adapter 8253 (programmable counter) counter 0:",
  "0385": "on adapter 8253 counter 1: LSB / MSB inactivity time-outs",
  "0386": "on adapter 8253 counter 2: LSB / MSB inactivity time-outs",
  "0387": "on adapter 8253 mode register (see #P0635)",
  "0388": "on adapter 8273 status register (see #P0636)",
  "0389": "on adapter 8273 (immediate) result register (see #P0644)",
  "038A": "on adapter 8273 transmit INT status (DMA/INT)",
  "038B": "on adapter 8273 receive INT status (DMA/INT)",
  "038C": "on adapter 8273 data: direct program control (DPC)",
  "038F": "configuration port (power on default=0, all features disabled)",
  "0390": "addresses of the 8255 on the EW-90xB",
  "0391": "(adapter 0) (XT)",
  "0392": "(adapter 0) (XT)",
  "0393": "(adapter 0) (XT)",
  "0398": "index for data port",
  "0399": "EPP command data",
  "03A0": "on adapter 8255(A5) port A: internal/external sensing (see #P0648)",
  "03A1": "on adapter 8255(A5) port B: external modem interface (see #P0649)",
  "03A2": "on adapter 8255(A5) port C: internal control (see #P0650)",
  "03A3": "on adapter 8255(A5) mode initialization",
  "03A4": "on adapter 8253 (programmable counter) counter 0:",
  "03A5": "on adapter 8253 counter 1: LSB / MSB inactivity time-outs",
  "03A6": "on adapter 8253 counter 2: LSB / MSB inactivity time-outs",
  "03A7": "on adapter 8253 mode register (see #P0651)",
  "03A8": "on adapter 8251: data (see #P0652)",
  "03A9": "on adapter 8251: command/mode/USART status register (see #P0653)",
  "03B0": "same as 03B4",
  "03B1": "same as 03B5",
  "03B2": "same as 03B4",
  "03B3": "same as 03B5",
  "03B4": "MDA CRT index register (MDA/mono EGA/mono VGA)",
  "03B5": "MDA CRT data register (MDA/mono EGA/mono VGA) (see #P0654,#P0708)",
  "03B6": "same as 03B4h",
  "03B7": "same as 03B5h",
  "03B8": "MDA mode control register (see #P0655)",
  "03B9": "reserved for color select register on color adapter",
  "03BA": "CRT status register (see #P0656)",
  "03BB": "light pen strobe reset (on any value)",
  "03BC": "data port",
  "03BD": "status port (see #P0658)",
  "03BE": "control port (see #P0659)",
  "03BF": "configuration switch register (see #P0660)",
  "03C0": "ATC index/data register",
  "03C1": "(VGA) ATC index/data read register",
  "03C2": "input status 0 register (see #P0668)",
  "03C3": "(VGA) video subsystem enable (see also PORT 46E8h)",
  "03C4": "EGA TS index register",
  "03C5": "EGA TS data register",
  "0011": "9 = 15-bit, 1 pixel/VCLK",
  "0111": "12 = 640x480x24-bit (packed), 1 pixel/3 DCLKs (Trio32 only)",
  "1101": "13 = 24-bit, 1 pixel/VCLK",
  "03C6": "(VGA, MCGA) PEL mask register (default FFh)",
  "03C7": "(VGA,MCGA,CEG-VGA) PEL address register (read mode)",
  "03C8": "(VGA,MCGA) PEL address register (write mode)",
  "03C9": "(VGA,MCGA) PEL data register",
  "03CA": "EGA graphics 2 position register",
  "03CB": "(ET4000/W32) GDC segment select register 2 ('key' protected?)",
  "03CC": "EGA graphics 1 position register",
  "03CD": "(ET3000, ET4000, ET4000/W32) GDC segment select ('key' protected)",
  "03CE": "EGA GDC index register",
  "03CF": "EGA GDC data register (see #P0700)",
  "03D0": "same as PORT 03D4h",
  "03D1": "same as PORT 03D5h",
  "03D2": "same as PORT 03D4h",
  "03D3": "same as PORT 03D5h",
  "03D4": "CRT (6845) register index (CGA/MCGA/color EGA/color VGA)",
  "03D5": "CRT (6845) data register (CGA/MCGA/color EGA/color VGA) (see #P0708)",
  "03D6": "same as 03D4",
  "03D7": "same as 03D5",
  "03D8": "CGA mode control register (except PCjr) (see #P0817)",
  "03D9": "CGA palette register (see #P0819)",
  "03DA": "CGA status register (see #P0818)",
  "03DB": "clear light pen latch (not MCGA)",
  "03DC": "(not MCGA) preset light pen latch",
  "03DD": "(MCGA) Extended mode control register",
  "03DE": "(MCGA) reserved",
  "03DF": "(MCGA) reserved",
  "03E0": "index for data register",
  "03E1": "CardBus registers",
  "03E2": "index for data register",
  "03E3": "CardBus registers",
  "03F0": "diskette controller status A (PS/2) (see #P0857)",
  "03F1": "diskette controller status B (PS/2) (see #P0860)",
  "03F2": "diskette controller DOR (Digital Output Register) (see #P0862)",
  "03F3": "tape drive register (on the 82077AA)",
  "03F4": "diskette controller main status register (see #P0865)",
  "03F5": "diskette command/data register 0 (ST0) (see #P0867)",
  "03F6": "reserved on FDC",
  "03F7": "harddisk controller (see #P0872)",
  "03F8": "serial port, transmitter holding register (THR), which contains the",
  "03F9": "divisor latch high byte (DLM) when DLAB=1 (see #P0876)",
  "03FA": "interrupt identification register (see #P0878)",
  "03FB": "line control register (LCR) (see #P0880)",
  "03FC": "modem control register (see #P0881)",
  "03FD": "line status register (LSR) (see #P0882)",
  "03FE": "modem status register (MSR) (see #P0883)",
  "03FF": "scratch register (SCR)",
  "0401": "DMA channel 0 word count byte 2 (high)",
  "0403": "DMA channel 1 word count byte 2 (high)",
  "0405": "DMA channel 2 word count byte 2 (high)",
  "0407": "DMA channel 3 word count byte 2 (high)",
  "040A": "extended DMA chaining mode register, channels 0-3 (see #P0884)",
  "040B": "DMA extended mode register for channels 0-3 (see #P0886)",
  "0410": "CH0 scatter/gather command (see #P0888)",
  "0411": "CH1 scatter/gather command",
  "0412": "CH2 scatter/gather command",
  "0413": "CH3 scatter/gather command",
  "0414": "CH4 scatter/gather command",
  "0415": "CH5 scatter/gather command",
  "0416": "CH6 scatter/gather command",
  "0417": "CH7 scatter/gather command (see #P0888)",
  "0418": "CH0 scatter/gather status (see #P0889)",
  "0419": "CH1 scatter/gather status",
  "041A": "CH2 scatter/gather status",
  "041B": "CH3 scatter/gather status",
  "041C": "CH4 scatter/gather status",
  "041D": "CH5 scatter/gather status",
  "041E": "CH6 scatter/gather status",
  "041F": "CH7 scatter/gather status (see #P0889)",
  "0420": "CH0 scatter/gather descriptor table address",
  "0424": "CH1 scatter/gather descriptor table address",
  "0428": "CH2 scatter/gather descriptor table address",
  "042C": "CH3 scatter/gather descriptor table address",
  "0430": "CH4 scatter/gather descriptor table address",
  "0434": "CH5 scatter/gather descriptor table address",
  "0438": "CH6 scatter/gather descriptor table address",
  "043C": "CH7 scatter/gather descriptor table address",
  "040D": "chip stepping level",
  "040E": "test register 1",
  "040F": "test register 2",
  "0461": "Extended NMI status/control register (see #P0890)",
  "0462": "Software NMI register. writing to this register causes an NMI if",
  "0464": "bus master status latch register (slots 1-16)",
  "0481": "DMA channel 2 address byte 3 (high)",
  "0482": "DMA channel 3 address byte 3 (high)",
  "0483": "DMA channel 1 address byte 3 (high)",
  "0487": "DMA channel 0 address byte 3 (high)",
  "0489": "DMA channel 6 address byte 3 (high)",
  "048A": "DMA channel 7 address byte 3 (high)",
  "048B": "DMA channel 5 address byte 3 (high)",
  "04C6": "DMA channel 5 word count byte 2 (high)",
  "04CA": "DMA channel 6 word count byte 2 (high)",
  "04CE": "DMA channel 7 word count byte 2 (high)",
  "04D0": "IRQ 0-7 interrupt edge/level registers (see #P0891)",
  "04D1": "IRQ 8-15 interrupt edge/level registers (see #P0892)",
  "04D4": "DMA chaining status",
  "04D6": "DMA extended mode register for channels 4-7 (see #P0894)",
  "04E0": "channel 0 stops if DMA transfer reaches specified address",
  "04E4": "channel 1",
  "04E8": "channel 2",
  "04EC": "channel 3",
  "04F4": "channel 5",
  "04F8": "channel 6",
  "04FC": "channel 7",
  "0530": "address select (see #P0895)",
  "0531": "data (selected by PORT 0530h)",
  "0532": "status",
  "0533": "PIO data",
  "0534": "register select (index) (see #P0895)",
  "0535": "data register (selected by PORT 0534h)",
  "0536": "(CS4231A) status register",
  "0537": "(CS4231A) PIO data register",
  "0601": "system control (see #P0914)",
  "0628": "PC network (adapter 2)",
  "063E": "always reads 42h if WinTel.VXD is loaded (installation check)",
  "063F": "watchdog/scratchpad (see #P0916)",
  "0678": "(when ECR bits 7-5=010) standard parallel port data FIFO (see #P0918)",
  "0679": "(when ECR bits 7-5=111) ECP configuration B (see #P0922)",
  "067A": "extended control register (ECR) (see #P0923)",
  "0680": "Microchannel POST Diagnostic",
  "0681": "secondary MCA POST diagnostic",
  "06E8": "CRT control: horizontal displayed",
  "0746": "board version (rev 3.7+)",
  "0778": "(when ECR bits 7-5=010) standard parallel port data FIFO (see #P0918)",
  "0779": "(when ECR bits 7-5=111) ECP configuration B (see #P0922)",
  "077A": "extended control register (ECR) (see #P0923)",
  "07BC": "(when ECR bits 7-5=010) standard parallel port data FIFO (see #P0918)",
  "07BD": "(when ECR bits 7-5=111) ECP configuration B (see #P0922)",
  "07BE": "extended control register (ECR) (see #P0923)",
  "0A24": "Token Ring (adapter 2)",
  "0A79": "Plug-and-Play data writes",
  "0AD6": "index for accesses to data port (see #P0924)",
  "0AD7": "data port",
  "0AE8": "CRT control: horizontal sync start",
  "0C00": "page register to write to SRAM or I/O",
  "0C80": "bit 7: unused (0)",
  "0C81": "bits 7-5: manufacturer ID, second compressed ASCII char (low)",
  "0C82": "reserved for manufacturer's use",
  "0C83": "bits 7-3: reserved for manufacturer's use",
  "0CF8": "configuration address port (see #P0944)",
  "0CFC": "configuration data port (when PORT 0CF8h bit 31 is set)",
  "0CFA": "Forward Register (selects target bus number)",
  "0CF9": "reboot system, optionally selecting de-turbo mode (see #P0946)",
  "0CFB": "specify which PCI access mechanism is to be enabled",
  "0EE8": "CRT control: horizontal sync width",
  "0F8D": "\"MCBase\" base register (see #P0948)",
  "0F8E": "\"MCIdx\" index register (see #P0949)",
  "0F8F": "\"MCData\" data register",
  "1010": "write 01h to map screen buffer 1 into memory at F000h:0000h",
  "1020": "write 01h to map screen buffer 2 into memory at F000h:0000h",
  "1030": "write 01h to map screen buffer 3 into memory at F000h:0000h",
  "1040": "write 01h to map screen buffer 4 into memory at F000h:0000h",
  "12E8": "CRT control: vertical total",
  "13C6": "Compaq video status??? (see #P0978)",
  "16E8": "CRT control: vertical displayed",
  "1AE8": "CRT control: vertical sync start",
  "0010": "- erase all registers",
  "01AA": "D15..D0 write register with address A5..A0",
  "10AA": "- read registers starting with address A5..A0",
  "11AA": "- erase register with address A5..A0",
  "1C65": "bit 6: operating on battery power",
  "1C80": "EISA Video ID",
  "1C84": "EISA Video expansion board control (see #P1016)",
  "1C85": "EISA Setup control",
  "1C88": "EISA Video Programmable Option Select 0",
  "1C89": "EISA Video Programmable Option Select 1-7",
  "1C81": "bits 7-5: manufacturer ID, second compressed ASCII char (low)",
  "1C82": "bits 7-4: first hex digit of product type",
  "1C83": "bits 7-4: third hex digit of product type",
  "1EE8": "CRT control: vertical sync width",
  "1EEC": "display power and other controls",
  "2065": "??? (84h seen)",
  "210C": "byte data",
  "22E8": "CRT control: display control",
  "2465": "current battery power level",
  "27C6": "LCD timeout in minutes",
  "2C84": "configuration flags (see #P1016)",
  "3510": "status word",
  "3512": "basic status",
  "3513": "interrupt status",
  "3518": "status word",
  "351A": "basis status",
  "351B": "interrupt status",
  "36EE": "FIFO option",
  "3C80": "EISA Video ID",
  "3C84": "EISA Video expansion board control",
  "3C85": "EISA Setup control",
  "3C88": "EISA Video Programmable Option Select 0",
  "3C89": "EISA Video Programmable Option Select 1-7",
  "42E1": "GPIB (adapter 2)",
  "42E8": "Misc. control: Subsystem Status (see #P1018)",
  "42EC": "???",
  "42ED": "???",
  "42EE": "memory boundary",
  "42EF": "???",
  "46E8": "Misc. control: enable flags / select ROM page (8514/A) (see #P1020)",
  "46EE": "???",
  "4AE8": "CRT control: Advanced function control (see also #P1022)",
  "4AEE": "???",
  "4C84": "configuration flags (see #P1016)",
  "52E8": "Extended Configuration Register 0",
  "52EE": "scratch register 0: Video ROM address",
  "56E8": "Extended Configuration Register 1",
  "56EE": "scratchpad",
  "5AE8": "Extended Configuration Register 2",
  "5AEE": "???",
  "5C80": "EISA Video ID",
  "5C84": "EISA Video expansion board control",
  "5C85": "EISA Setup control",
  "5C88": "EISA Video Programmable Option Select 0",
  "5C89": "EISA Video Programmable Option Select 1",
  "5C8A": "EISA Video Programmable Option Select 2",
  "5C8B": "EISA Video Programmable Option Select 3",
  "5C8C": "EISA Video Programmable Option Select 4",
  "5C8D": "EISA Video Programmable Option Select 5",
  "5C8E": "EISA Video Programmable Option Select 6",
  "5C8F": "EISA Video Programmable Option Select 7",
  "5EE8": "Extended Configuration Register 3",
  "5EEE": "Memory Aperture Configuration (see #P1023)",
  "62E1": "GPIB (adapter 3)",
  "6AEE": "maximum wait states (see #P1024)",
  "6C80": "EISA Video ID (see PORT 1C80h-1C83h)",
  "6C84": "EISA Video expansion board control",
  "6C85": "EISA Setup control",
  "6C88": "EISA Video Programmable Option Select 0",
  "6C89": "EISA Video Programmable Option Select 1",
  "6C8A": "EISA Video Programmable Option Select 2",
  "6C8B": "EISA Video Programmable Option Select 3",
  "6C8C": "EISA Video Programmable Option Select 4",
  "6C8D": "EISA Video Programmable Option Select 5",
  "6C8E": "EISA Video Programmable Option Select 6",
  "6C8F": "EISA Video Programmable Option Select 7",
  "72EE": "high bits of video buffer starting offset",
  "76EE": "display pitch",
  "7AEE": "extended graphics engine configuration (see #P1025)",
  "7C80": "EISA Video ID",
  "7C84": "EISA Video expansion board control",
  "7C85": "EISA Setup control",
  "7C88": "EISA Video Programmable Option Select 0",
  "7C89": "EISA Video Programmable Option Select 1-7",
  "7EEE": "right edge of bounding box for points written via Line Draw register",
  "82E1": "GPIB (adapter 4)",
  "82E8": "drawing control: current Y position",
  "82EA": "control: current Y position 2",
  "83C6": "color palette pixel mask",
  "83C7": "color palette state",
  "83C8": "color palette write-mode index",
  "83C9": "color palette data (three bytes)",
  "83D0": "\"DR00\" BitBlt offset register (see #P1026)",
  "87D0": "\"DR01\" BitBlt pattern ROP register (see #P1027)",
  "8BD0": "\"DR02\" BitBlt background color register (see #P1028)",
  "8FD0": "\"DR03\" BitBlt foreground color register (see #P1029)",
  "93D0": "\"DR04\" BitBlt control register (see #P1030)",
  "97D0": "\"DR05\" BitBlt source register (see #P1031)",
  "9BD0": "\"DR06\" BitBlt destination register (see #P1032)",
  "9FD0": "\"DR07\" BitBlt command register (see #P1033)",
  "86E8": "drawing control: current X position (bits 11-0)",
  "86EA": "drawing control: current X position 2 (bits 11-0)",
  "8AE8": "drawing control: destination Y position / axial step constant",
  "8AEA": "drawing control: destination Y position 2 / axial step constant 2",
  "8C84": "configuration flags (see #P1016)",
  "8EE8": "drawing control: destination X position / axial step constant",
  "8EEA": "drawing control: destination X position 2 / diagonal step constant 2",
  "8EEE": "read extended graphics configuration (see #P1025)",
  "92E8": "drawing control: Bresenham error term (bits 13-0)",
  "92EA": "drawing control: Bresenham error term 2 (bits 13-0)",
  "96E8": "enter WD Enhanced Mode",
  "96EA": "drawing control: major axis pixel count 2 (bits 11-0)",
  "9AE8": "drawing control: graphic processor status (see #P1035)",
  "9AEA": "drawing command 2 (see #P1038)",
  "9AEE": "linedraw index register (specifies interpretation of PORT FEEEh)",
  "9C84": "configuration flags (see #P1016)",
  "9EE8": "short line vector transfer (see #P1040)",
  "A2E1": "GPIB (adapter 5)",
  "A2E8": "drawing control: background color",
  "A2EE": "line drawing options (see #P1041)",
  "A3D0": "\"DR08\" cursor control register (see #P1042)",
  "A7D0": "\"DR09\" cursor color register (see #P1043)",
  "ABD0": "\"DR0A\" reserved",
  "AFD0": "\"DR0B\" cursor position register (see #P1044)",
  "B3D0": "\"DR0C\" cursor base address (see #P1045)",
  "B7D0": "\"DR0D\" reserved",
  "BBD0": "\"DR0E\" reserved",
  "BFD0": "\"DR0F\" reserved",
  "A6E8": "drawing control: foreground color",
  "AAE8": "drawing control: write mask",
  "AEE8": "drawing control: read mask",
  "AFFF": "plane 0-3 system latch (video register)",
  "B2E8": "drawing control: color compare",
  "B2EE": "???",
  "B6E8": "drawing control: background mix (see #P1046)",
  "B6EE": "???",
  "BAE8": "drawing control: foreground mix (see #P1046)",
  "BAEE": "???",
  "BEE8": "drawing control: multi-function control (see #P1048)",
  "C2E1": "GPIB (adapter 6)",
  "C2EE": "???",
  "C6EE": "short-stroke vector",
  "CAEE": "???",
  "CEEE": "datapath configuration (see #P1050)",
  "D2EE": "???",
  "DAEE": "left edge of \"scissors\" drawing area (bits 11-0)",
  "DEEE": "top edge of \"scissors\" drawing area (bits 11-0)",
  "E2E1": "GPIB (adapter 7)",
  "E2E8": "drawing control: pixel data transfer",
  "E2EA": "drawing control: pixel data transfer (S3 801+) for 32-bit transfers",
  "E2EE": "bottom edge of \"scissors\" drawing area (bits 11-0)",
  "E6EE": "right edge of \"scissors\" drawing area (bits 11-0)",
  "EAE8": "pattern Y coordinate (bits 11-0)",
  "EAEA": "pattern X coordinate (bits 11-0)",
  "EDC0": "emulated I/O address for video/serial activity status check",
  "EDC1": "emulated I/O address for idle port",
  "FEEE": "direct line-draw register",
  "8514": "ports found in FractInt v18.0 source file FR8514A.ASM",
  "073A": "more to come!"
}