package xiangshan.frontend

import chipsalliance.rocketchip.config.Parameters
import chisel3._
import chisel3.util._
import xiangshan._
import utils._

class IfuToFtqIO(implicit p:Parameters) extends XSBundle {
  val pdWb = Valid(new PredecodeWritebackBundle)
}

class FtqInterface(implicit p: Parameters) extends XSBundle {
  val fromFtq = Flipped(Decoupled(new FetchRequestBundle))
  val toFtq   = new IfuToFtqIO 
}

class ICacheInterface(implicit p: Parameters) extends XSBundle {
  val toIMeta       = Decoupled(new ICacheReadBundle)
  val toIData       = Decoupled(new ICacheReadBundle)
  val toMissQueue   = Vec(2,Decoupled(new ICacheMissReq))
  val fromIMeta     = Input(new ICacheMetaRespBundle)
  val fromIData     = Input(new ICacheDataRespBundle)
  val fromMissQueue = Vec(2,Flipped(Decoupled(ICacheMissResp)))
}

class NewIFUIO(implicit p: Parameters) extends XSBundle {
  val ftqInter        = new FtqInterface  
  val icacheInter     = new ICacheInterface 
  val toIbuffer       = Decoupled(new FetchToIBuffer)
  val iTLBInter       = new BlockTlbRequestIO  
}

@chiselName
class NewIFU(implicit p: Parameters) extends XSModule
{
  val io = IO(new NewIFUIO)
  val (toFtq, fromFtq)    = (io.ftqInter.toFtq, io.ftqInter.fromFtq)
  val (toMeta, toData, meta_resp, data_resp) =  (io.icacheInter.toIMeta, io.icacheInter.toIData, io.icacheInter.fromIMeta, io.icacheInter.fromIData)
  val (toMissQueue, fromMissQueue) = (io.icacheInter.toMissQueue, io.icacheInter.fromMissQueue)
  val (toITLB, fromITLB) = (io.iTLBInter.req, io.iTLBInter.resp)
  
  def isDoubleLine(startAddr: UInt, endOffset: UInt): Bool = {
  
  }

  def getIdx(vaddr: UInt): UInt = {

  }

  def getTag(pAddr: UInt): UInt ={

  }

  val (f0_valid, f1_ready)                 = (fromFtq.valid, WireInit(false.B))
  val f0_fire                              = f0_valid && f1_fire 
  val f0_ftq_req                           = fromFtq.bits
  val f0_isDoubleLine                      = isDoubleLine(f0_ftq_req.startAddr, f0_ftq_req.fallThruAddr)
  val f0_vSetIdx                           =


  //fetch: send addr to Meta/TLB and Data simultaneously
  val fetch_req = Seq(toMeta, toData)
  fetch_req.map(channel => 
    channel.valid               := f0_valid 
    channel.bits.isDoubleLine   := f0_isDoubleLine 
    channel.bits.vSetIdx        := f0_vSetIdx 
  )

  //TODO: tlb req 
  io.iTLBInter.req <> DontCare

  //hit check
  val tlbRespValid = io.iTLBInter.resp.valid 
  val (tlbMiss, tlbHit, pAddr) = 
  val exception =
  
  val f1_valid      = RegInit(false.B)
  val f1_ftq_req    = RegEnable(next = f0_ftq_req, enable=f0_fire)
  val f1_vSetIdx    = RegEnable(next = f0_vSetIdx, enable=f0_fire)
  val f1_ready      = WireInit(false.B)
  val f1_fire       = f1_valid && tlbHit && f2_ready 
  
  when(f0_fire)      {f1_valid  := true.B} 
  .elsewhen(f1_fire) {f1_valid  := false.B}

  val f1_pAddrs             = VecInit(fromITLB.bits.pAddr)   //Vec(2,UInt(pAddrBits.W))
  val f1_pTags              = VecInit(f1_pAddrs.map{pAddr => getTag(pAddr)})
  val (f1_tags, f1_cacheline_valid, f1_datas)   = (meta_resp.tags, meta_resp.valid, data_resp.datas)
  val bank0_hit_vec         = VecInit(Cat(f1_tags(0).map(way_tag => f1_cacheline_valid(0)  way_tag ===  f1_pTags(0))).reverse)
  val bank1_hit_vec         = VecInit(Cat(f1_tags(1).map(way_tag => f1_cacheline_valid(1)  way_tag ===  f1_pTags(1))).reverse)
  val (bank0_hit,bank1_hit) = (ParallelAND(bank0_hit_vec), ParallelAND(bank1_hit_vec)) 
  val f1_hit                = bank0_hit && bank1_hit && f1_valid 
  val f1_bank_hit_vec       = VecInit(Seq(bank0_hit_vec, bank1_hit_vec))
  val f1_bank_hit           = VecInit(Seq(bank0_hit, bank1_hit))
  
  val replacers       = Seq.fill(2)(ReplacementPolicy.fromString(Some("random"),nWays,nSets/2))
  val f1_victim_masks = replacers.map{replacer => UIntToOH(replacer.way())}

  val touch_sets = Seq.fill(2)(Wire(Vec(plruAccessNum, UInt(log2Ceil(nSets/2).W))))
  val touch_ways = Seq.fill(2)(Wire(Vec(plruAccessNum, Valid(UInt(log2Ceil(nWays).W)))) )

  (touch_ways zip touch_sets).zipWithIndex.map{ case((t_w,t_s), i) =>
    t_s(0)         := f1_vSetIdx(i)
    t_w(0).valid   := f1_bank_hit(i)
    t_w(0).bits    := OHToUInt(f1_bank_hit_vec(i))
  }
   
  ((replacer zip touch_sets) zip touch_ways).map{case ((r, s),w) => r.access(s,w)}
  
  f1_ready := f2_ready || !f2_valid 

  val f1_hit_data      =  f1_datas.zipWithIndex.map { case(bank, i) =>
    val bank0_hit_data = Mux1H(bank0_hit_vec.asUInt, bank)
    val bank1_hit_data = Mux1H(bank1_hit_vec.asUInt, bank)
    VecInit(Seq(bank0_hit_data, bank1_hit_data))
  }

  //fetch response
  val f2_valid    = RegInit(false.B)
  val f2_ftq_req  = RegEnable(next = f1_ftq_req, enable = f1_fire)
  val f2_fire     = io.toIbuffer.fire()
  when(f1_fire)                   {f2_valid := true.B}
  .elsewhen(io.toIbuffer.fire())  {f2_valid := false.B}

  val f2_pAddrs   = RegEnable(next = f1_pAddrs, enable = f1_fire)
  val f2_hit      = RegEnable(next = f1_hit   , enable = f1_fire)
  val f2_bank_hit = RegEnable(next = VecInit(bank0_hit, bank1_hit), enable = f1_fire)
  val f2_miss     = f2_valid && !f2_hit 
  val (f2_vSetIdx, f2_pTags) = (RegEnable(next = f1_vSetIdx, enable = f1_fire), RegEnable(next = f1_pTags, enable = f1_fire))
  val f2_waymask  = RegEnable(next = f1_victim_masks, enable = f1_fire)

  toMissQueue.zipWithIndex.map{  case (p, i) =>
    p.valid         := f2_valid && !f2_bank_hit(i)
    p.bits.addr     := f2_pAddrs(i)
    p.bits.vSetIdx  := f2_vSetIdx(i)
    p.bits.waymask  := f2_waymask(i)
  } 

  f2_ready := io.toIbuffer.ready
  
  //instruction 
  val wait_idle :: wait_send_req :: wait_resp :: Nil = Enum(3)
  val wait_state = RegInit(wait_idle)

  (touch_ways zip touch_sets).zipWithIndex.map{ case((t_w,t_s), i) =>
    t_s(1)         := f2_vSetIdx(i)
    t_w(1).valid   := f2_valid && !f2_bank_hit(i)
    t_w(1).bits    := OHToUInt(f2_waymask(i))
  }
  
  val f2_hit_datas    = RegEnable(next = f1_hit_data, enable = f1_fire) 
  val f2_mq_datas     = Reg(fromMissQueue.io.resp)
  val f2_datas        = Mux(f2_hit, f2_hit_datas, f2_mq_datas)
 
  val preDecoder      = Module(new PreDecode)    
  val preDecoderOut   = preDecoder.io.out 

  preDecoder.io.in    :=  Cat(f2_datas.map(cacheline => cacheline )).asUInt
  preDecoder.io.info  :=  f2_ftq_req 

  io.toIbuffer.valid          := (f2_valid && f2_hit) || (wait_state === wait_resp)
  io.toIbuffer.bits.instrs    <> preDecoderOut   
  io.toIbuffer.bits.ftqPtr    := f2_ftqIdx 
  io.toIbuffer.bits.ftqOffset := f2_ftqOffset   //Vec(16, UInt)


  //redirect gen
  val pdMissPred         = preDecoderOut.misPred 
  toFtq.valid           := (f2_valid && f2_hit) || (wait_state === wait_resp)
  toFtq.bits.pd         := preDecoderOut.pd 
  toFtq.bits.ftqIdx     := f2_ftq_req.ftqIdx 
  toFtq.bits.ftqOffset  := f2_ftq_req.ftqOffset 
  toFtq.bits.misPred    := pdMissPred
  toFtq.bits.target     := preDecoderOut.target 


  
}
