// Seed: 1391635004
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  assign module_1.id_1 = 0;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire  id_16;
  logic id_17;
endmodule
module module_1 #(
    parameter id_4 = 32'd36,
    parameter id_6 = 32'd11
) (
    input wor id_0,
    output uwire id_1,
    input uwire id_2,
    output supply0 id_3,
    output uwire _id_4,
    input tri id_5,
    input wor _id_6
    , id_9,
    output uwire id_7
);
  logic [id_6 : id_4] id_10 = id_5;
  always @(id_10 or posedge id_10) $signed(92);
  ;
  wire id_11;
  module_0 modCall_1 (
      id_11,
      id_9,
      id_9,
      id_9,
      id_11,
      id_11,
      id_11,
      id_9,
      id_11,
      id_10,
      id_9,
      id_9,
      id_10,
      id_10,
      id_11
  );
  assign id_9 = -1;
endmodule
