TimeQuest Timing Analyzer report for riscv
Mon May  4 14:37:30 2020
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock'
 13. Slow 1200mV 85C Model Hold: 'clock'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clock'
 22. Slow 1200mV 0C Model Hold: 'clock'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clock'
 30. Fast 1200mV 0C Model Hold: 'clock'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Output Ports
 45. Unconstrained Output Ports
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; riscv                                               ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.24        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  23.5%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 92.18 MHz ; 92.18 MHz       ; clock      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clock ; -9.848 ; -3790.933          ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clock ; 0.332 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clock ; -3.000 ; -1095.441                        ;
+-------+--------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock'                                                                                                                                   ;
+--------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -9.848 ; Riscv:u|DecodeStage:decodeStage|IdExRg[12] ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.314      ; 11.160     ;
; -9.845 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.326      ; 11.169     ;
; -9.845 ; Riscv:u|DecodeStage:decodeStage|IdExRg[8]  ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.317      ; 11.160     ;
; -9.836 ; Riscv:u|MemStage:memStage|memRg[3]         ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.314      ; 11.148     ;
; -9.814 ; Riscv:u|ExStage:executionStage|exMemRg[1]  ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.313      ; 11.125     ;
; -9.814 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.323      ; 11.135     ;
; -9.811 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.297      ; 11.106     ;
; -9.799 ; Riscv:u|DecodeStage:decodeStage|IdExRg[12] ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.289      ; 11.086     ;
; -9.797 ; Riscv:u|DecodeStage:decodeStage|IdExRg[8]  ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.288      ; 11.083     ;
; -9.795 ; Riscv:u|ExStage:executionStage|exMemRg[0]  ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.313      ; 11.106     ;
; -9.790 ; Riscv:u|MemStage:memStage|memRg[0]         ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.314      ; 11.102     ;
; -9.782 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.294      ; 11.074     ;
; -9.756 ; Riscv:u|MemStage:memStage|memRg[3]         ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.318      ; 11.072     ;
; -9.753 ; Riscv:u|MemStage:memStage|memRg[2]         ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.314      ; 11.065     ;
; -9.737 ; Riscv:u|ExStage:executionStage|exMemRg[1]  ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.288      ; 11.023     ;
; -9.735 ; Riscv:u|DecodeStage:decodeStage|IdExRg[10] ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.313      ; 11.046     ;
; -9.732 ; Riscv:u|MemStage:memStage|memRg[3]         ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.289      ; 11.019     ;
; -9.729 ; Riscv:u|ExStage:executionStage|exMemRg[0]  ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.288      ; 11.015     ;
; -9.727 ; Riscv:u|DecodeStage:decodeStage|IdExRg[8]  ; Riscv:u|ExStage:executionStage|exMemRg[49] ; clock        ; clock       ; 1.000        ; 0.308      ; 11.033     ;
; -9.721 ; Riscv:u|DecodeStage:decodeStage|IdExRg[13] ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.314      ; 11.033     ;
; -9.716 ; Riscv:u|DecodeStage:decodeStage|IdExRg[8]  ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.313      ; 11.027     ;
; -9.714 ; Riscv:u|DecodeStage:decodeStage|IdExRg[8]  ; Riscv:u|ExStage:executionStage|exMemRg[37] ; clock        ; clock       ; 1.000        ; -0.090     ; 10.622     ;
; -9.709 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[49] ; clock        ; clock       ; 1.000        ; 0.314      ; 11.021     ;
; -9.704 ; Riscv:u|DecodeStage:decodeStage|IdExRg[7]  ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.317      ; 11.019     ;
; -9.703 ; Riscv:u|ExStage:executionStage|exMemRg[1]  ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.317      ; 11.018     ;
; -9.696 ; Riscv:u|MemStage:memStage|memRg[3]         ; Riscv:u|ExStage:executionStage|exMemRg[49] ; clock        ; clock       ; 1.000        ; 0.309      ; 11.003     ;
; -9.695 ; Riscv:u|DecodeStage:decodeStage|IdExRg[11] ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.313      ; 11.006     ;
; -9.694 ; Riscv:u|DecodeStage:decodeStage|IdExRg[12] ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.318      ; 11.010     ;
; -9.693 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[49] ; clock        ; clock       ; 1.000        ; 0.317      ; 11.008     ;
; -9.693 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.297      ; 10.988     ;
; -9.684 ; Riscv:u|ExStage:executionStage|exMemRg[0]  ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.317      ; 10.999     ;
; -9.679 ; Riscv:u|DecodeStage:decodeStage|IdExRg[12] ; Riscv:u|ExStage:executionStage|exMemRg[49] ; clock        ; clock       ; 1.000        ; 0.309      ; 10.986     ;
; -9.673 ; Riscv:u|ExStage:executionStage|exMemRg[1]  ; Riscv:u|ExStage:executionStage|exMemRg[49] ; clock        ; clock       ; 1.000        ; 0.308      ; 10.979     ;
; -9.671 ; Riscv:u|MemStage:memStage|memRg[0]         ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.289      ; 10.958     ;
; -9.667 ; Riscv:u|DecodeStage:decodeStage|IdExRg[7]  ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.288      ; 10.953     ;
; -9.663 ; Riscv:u|DecodeStage:decodeStage|IdExRg[12] ; Riscv:u|ExStage:executionStage|exMemRg[42] ; clock        ; clock       ; 1.000        ; 0.289      ; 10.950     ;
; -9.662 ; Riscv:u|DecodeStage:decodeStage|IdExRg[8]  ; Riscv:u|ExStage:executionStage|exMemRg[66] ; clock        ; clock       ; 1.000        ; 0.317      ; 10.977     ;
; -9.661 ; Riscv:u|ExStage:executionStage|exMemRg[3]  ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.313      ; 10.972     ;
; -9.661 ; Riscv:u|DecodeStage:decodeStage|IdExRg[8]  ; Riscv:u|ExStage:executionStage|exMemRg[42] ; clock        ; clock       ; 1.000        ; 0.288      ; 10.947     ;
; -9.659 ; Riscv:u|ExStage:executionStage|exMemRg[3]  ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.288      ; 10.945     ;
; -9.659 ; Riscv:u|DecodeStage:decodeStage|IdExRg[12] ; Riscv:u|ExStage:executionStage|exMemRg[37] ; clock        ; clock       ; 1.000        ; -0.089     ; 10.568     ;
; -9.657 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[66] ; clock        ; clock       ; 1.000        ; 0.326      ; 10.981     ;
; -9.656 ; Riscv:u|DecodeStage:decodeStage|IdExRg[8]  ; Riscv:u|ExStage:executionStage|exMemRg[46] ; clock        ; clock       ; 1.000        ; 0.288      ; 10.942     ;
; -9.654 ; Riscv:u|ExStage:executionStage|exMemRg[0]  ; Riscv:u|ExStage:executionStage|exMemRg[49] ; clock        ; clock       ; 1.000        ; 0.308      ; 10.960     ;
; -9.654 ; Riscv:u|DecodeStage:decodeStage|IdExRg[10] ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.288      ; 10.940     ;
; -9.651 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.319      ; 10.968     ;
; -9.646 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[42] ; clock        ; clock       ; 1.000        ; 0.294      ; 10.938     ;
; -9.638 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.326      ; 10.962     ;
; -9.635 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.322      ; 10.955     ;
; -9.634 ; Riscv:u|MemStage:memStage|memRg[2]         ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.289      ; 10.921     ;
; -9.633 ; Riscv:u|MemStage:memStage|memRg[0]         ; Riscv:u|ExStage:executionStage|exMemRg[49] ; clock        ; clock       ; 1.000        ; 0.309      ; 10.940     ;
; -9.631 ; Riscv:u|DecodeStage:decodeStage|IdExRg[7]  ; Riscv:u|ExStage:executionStage|exMemRg[49] ; clock        ; clock       ; 1.000        ; 0.308      ; 10.937     ;
; -9.630 ; Riscv:u|ExStage:executionStage|exMemRg[2]  ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.313      ; 10.941     ;
; -9.630 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[42] ; clock        ; clock       ; 1.000        ; 0.297      ; 10.925     ;
; -9.626 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[66] ; clock        ; clock       ; 1.000        ; 0.323      ; 10.947     ;
; -9.625 ; Riscv:u|MemStage:memStage|memRg[3]         ; Riscv:u|ExStage:executionStage|exMemRg[37] ; clock        ; clock       ; 1.000        ; -0.089     ; 10.534     ;
; -9.625 ; Riscv:u|ExStage:executionStage|exMemRg[1]  ; Riscv:u|ExStage:executionStage|exMemRg[37] ; clock        ; clock       ; 1.000        ; -0.090     ; 10.533     ;
; -9.621 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[49] ; clock        ; clock       ; 1.000        ; 0.317      ; 10.936     ;
; -9.620 ; Riscv:u|DecodeStage:decodeStage|IdExRg[7]  ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.313      ; 10.931     ;
; -9.619 ; Riscv:u|MemStage:memStage|memRg[2]         ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.318      ; 10.935     ;
; -9.607 ; Riscv:u|DecodeStage:decodeStage|IdExRg[13] ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.318      ; 10.923     ;
; -9.606 ; Riscv:u|ExStage:executionStage|exMemRg[0]  ; Riscv:u|ExStage:executionStage|exMemRg[37] ; clock        ; clock       ; 1.000        ; -0.090     ; 10.514     ;
; -9.603 ; Riscv:u|MemStage:memStage|memRg[0]         ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.318      ; 10.919     ;
; -9.601 ; Riscv:u|ExStage:executionStage|exMemRg[1]  ; Riscv:u|ExStage:executionStage|exMemRg[42] ; clock        ; clock       ; 1.000        ; 0.288      ; 10.887     ;
; -9.601 ; Riscv:u|DecodeStage:decodeStage|IdExRg[13] ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.289      ; 10.888     ;
; -9.596 ; Riscv:u|MemStage:memStage|memRg[2]         ; Riscv:u|ExStage:executionStage|exMemRg[49] ; clock        ; clock       ; 1.000        ; 0.309      ; 10.903     ;
; -9.596 ; Riscv:u|MemStage:memStage|memRg[3]         ; Riscv:u|ExStage:executionStage|exMemRg[42] ; clock        ; clock       ; 1.000        ; 0.289      ; 10.883     ;
; -9.595 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[37] ; clock        ; clock       ; 1.000        ; -0.081     ; 10.512     ;
; -9.593 ; Riscv:u|ExStage:executionStage|exMemRg[0]  ; Riscv:u|ExStage:executionStage|exMemRg[42] ; clock        ; clock       ; 1.000        ; 0.288      ; 10.879     ;
; -9.587 ; Riscv:u|DecodeStage:decodeStage|IdExRg[12] ; Riscv:u|ExStage:executionStage|exMemRg[41] ; clock        ; clock       ; 1.000        ; 0.309      ; 10.894     ;
; -9.585 ; Riscv:u|DecodeStage:decodeStage|IdExRg[8]  ; Riscv:u|ExStage:executionStage|exMemRg[41] ; clock        ; clock       ; 1.000        ; 0.308      ; 10.891     ;
; -9.584 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[56] ; clock        ; clock       ; 1.000        ; 0.307      ; 10.889     ;
; -9.583 ; Riscv:u|DecodeStage:decodeStage|IdExRg[12] ; Riscv:u|ExStage:executionStage|exMemRg[56] ; clock        ; clock       ; 1.000        ; 0.299      ; 10.880     ;
; -9.581 ; Riscv:u|DecodeStage:decodeStage|IdExRg[8]  ; Riscv:u|ExStage:executionStage|exMemRg[56] ; clock        ; clock       ; 1.000        ; 0.298      ; 10.877     ;
; -9.578 ; Riscv:u|DecodeStage:decodeStage|IdExRg[10] ; Riscv:u|ExStage:executionStage|exMemRg[49] ; clock        ; clock       ; 1.000        ; 0.308      ; 10.884     ;
; -9.578 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[37] ; clock        ; clock       ; 1.000        ; -0.081     ; 10.495     ;
; -9.576 ; Riscv:u|DecodeStage:decodeStage|IdExRg[11] ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.288      ; 10.862     ;
; -9.574 ; Riscv:u|MemStage:memStage|memRg[0]         ; Riscv:u|ExStage:executionStage|exMemRg[37] ; clock        ; clock       ; 1.000        ; -0.089     ; 10.483     ;
; -9.573 ; Riscv:u|DecodeStage:decodeStage|IdExRg[7]  ; Riscv:u|ExStage:executionStage|exMemRg[37] ; clock        ; clock       ; 1.000        ; -0.090     ; 10.481     ;
; -9.573 ; Riscv:u|MemStage:memStage|memRg[3]         ; Riscv:u|ExStage:executionStage|exMemRg[66] ; clock        ; clock       ; 1.000        ; 0.318      ; 10.889     ;
; -9.570 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[41] ; clock        ; clock       ; 1.000        ; 0.314      ; 10.882     ;
; -9.567 ; Riscv:u|MemStage:memStage|memRg[3]         ; Riscv:u|ExStage:executionStage|exMemRg[46] ; clock        ; clock       ; 1.000        ; 0.289      ; 10.854     ;
; -9.566 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[41] ; clock        ; clock       ; 1.000        ; 0.317      ; 10.881     ;
; -9.566 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[56] ; clock        ; clock       ; 1.000        ; 0.304      ; 10.868     ;
; -9.565 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[63] ; clock        ; clock       ; 1.000        ; 0.363      ; 10.926     ;
; -9.565 ; Riscv:u|DecodeStage:decodeStage|IdExRg[8]  ; Riscv:u|ExStage:executionStage|exMemRg[63] ; clock        ; clock       ; 1.000        ; 0.354      ; 10.917     ;
; -9.563 ; Riscv:u|DecodeStage:decodeStage|IdExRg[13] ; Riscv:u|ExStage:executionStage|exMemRg[49] ; clock        ; clock       ; 1.000        ; 0.309      ; 10.870     ;
; -9.563 ; Riscv:u|MemStage:memStage|memRg[2]         ; Riscv:u|ExStage:executionStage|exMemRg[37] ; clock        ; clock       ; 1.000        ; -0.089     ; 10.472     ;
; -9.562 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.322      ; 10.882     ;
; -9.557 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[42] ; clock        ; clock       ; 1.000        ; 0.297      ; 10.852     ;
; -9.554 ; Riscv:u|MemStage:memStage|memRg[1]         ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.313      ; 10.865     ;
; -9.551 ; Riscv:u|DecodeStage:decodeStage|IdExRg[13] ; Riscv:u|ExStage:executionStage|exMemRg[37] ; clock        ; clock       ; 1.000        ; -0.089     ; 10.460     ;
; -9.541 ; Riscv:u|ExStage:executionStage|exMemRg[2]  ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.288      ; 10.827     ;
; -9.540 ; Riscv:u|DecodeStage:decodeStage|IdExRg[10] ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.317      ; 10.855     ;
; -9.539 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[53] ; clock        ; clock       ; 1.000        ; 0.331      ; 10.868     ;
; -9.538 ; Riscv:u|DecodeStage:decodeStage|IdExRg[11] ; Riscv:u|ExStage:executionStage|exMemRg[49] ; clock        ; clock       ; 1.000        ; 0.308      ; 10.844     ;
; -9.535 ; Riscv:u|MemStage:memStage|memRg[0]         ; Riscv:u|ExStage:executionStage|exMemRg[42] ; clock        ; clock       ; 1.000        ; 0.289      ; 10.822     ;
; -9.534 ; Riscv:u|DecodeStage:decodeStage|IdExRg[12] ; Riscv:u|ExStage:executionStage|exMemRg[53] ; clock        ; clock       ; 1.000        ; 0.323      ; 10.855     ;
; -9.534 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[63] ; clock        ; clock       ; 1.000        ; 0.360      ; 10.892     ;
; -9.532 ; Riscv:u|DecodeStage:decodeStage|IdExRg[12] ; Riscv:u|ExStage:executionStage|exMemRg[66] ; clock        ; clock       ; 1.000        ; 0.318      ; 10.848     ;
+--------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock'                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.332 ; Riscv:u|ExStage:executionStage|exMemRg[8]            ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_0_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.448      ; 1.002      ;
; 0.336 ; Riscv:u|ExStage:executionStage|exMemRg[10]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_0_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.448      ; 1.006      ;
; 0.340 ; Riscv:u|ExStage:executionStage|exMemRg[11]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_0_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.448      ; 1.010      ;
; 0.350 ; Riscv:u|ExStage:executionStage|exMemRg[30]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.440      ; 1.012      ;
; 0.359 ; Riscv:u|ExStage:executionStage|exMemRg[12]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_0_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.448      ; 1.029      ;
; 0.384 ; Riscv:u|FetchStage:fetchStage|pcRg[1]                ; Riscv:u|FetchStage:fetchStage|pcRg[1]                                                                                         ; clock        ; clock       ; 0.000        ; 0.099      ; 0.669      ;
; 0.401 ; Riscv:u|ExStage:executionStage|exMemRg[32]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.439      ; 1.062      ;
; 0.402 ; Riscv:u|BufferedTx:tx|Tx:tx|shiftReg[0]              ; Riscv:u|BufferedTx:tx|Tx:tx|shiftReg[0]                                                                                       ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Riscv:u|BufferedTx:tx|Tx:tx|shiftReg[9]              ; Riscv:u|BufferedTx:tx|Tx:tx|shiftReg[9]                                                                                       ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[0]               ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[0]                                                                                        ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[1]               ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[1]                                                                                        ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[2]               ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[2]                                                                                        ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[3]               ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[3]                                                                                        ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; res_cnt[2]                                           ; res_cnt[2]                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; res_cnt[1]                                           ; res_cnt[1]                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; Riscv:u|BufferedTx:tx|Buffer:buf_|stateReg           ; Riscv:u|BufferedTx:tx|Buffer:buf_|stateReg                                                                                    ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.407 ; res_cnt[0]                                           ; res_cnt[0]                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.081      ; 0.674      ;
; 0.427 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[19]               ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[19]                                                                                        ; clock        ; clock       ; 0.000        ; 0.081      ; 0.694      ;
; 0.428 ; Riscv:u|DecodeStage:decodeStage|CtlRg[4]             ; Riscv:u|ExStage:executionStage|ctlRg[4]                                                                                       ; clock        ; clock       ; 0.000        ; 0.081      ; 0.695      ;
; 0.430 ; res_reg1                                             ; res_reg2                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.081      ; 0.697      ;
; 0.436 ; res_cnt[2]                                           ; res_reg1                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.081      ; 0.703      ;
; 0.443 ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[0]               ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[1]                                                                                        ; clock        ; clock       ; 0.000        ; 0.081      ; 0.710      ;
; 0.443 ; res_cnt[2]                                           ; res_cnt[0]                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.081      ; 0.710      ;
; 0.443 ; res_cnt[0]                                           ; res_cnt[2]                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.081      ; 0.710      ;
; 0.445 ; res_cnt[2]                                           ; res_cnt[1]                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.081      ; 0.712      ;
; 0.451 ; Riscv:u|ExStage:executionStage|ctlRg[6]              ; Riscv:u|MemStage:memStage|ctlReg[1]                                                                                           ; clock        ; clock       ; 0.000        ; 0.081      ; 0.718      ;
; 0.467 ; Riscv:u|ExStage:executionStage|exMemRg[1]            ; Riscv:u|MemStage:memStage|memRg[1]                                                                                            ; clock        ; clock       ; 0.000        ; 0.081      ; 0.734      ;
; 0.552 ; Riscv:u|MemStage:memStage|memRg[35]                  ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_15[30]                                                            ; clock        ; clock       ; 0.000        ; 0.081      ; 0.819      ;
; 0.553 ; Riscv:u|MemStage:memStage|memRg[33]                  ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_15[28]                                                            ; clock        ; clock       ; 0.000        ; 0.081      ; 0.820      ;
; 0.558 ; Riscv:u|dtReg[2]                                     ; Riscv:u|BufferedTx:tx|Buffer:buf_|dataReg[2]                                                                                  ; clock        ; clock       ; 0.000        ; 0.081      ; 0.825      ;
; 0.559 ; Riscv:u|dtReg[3]                                     ; Riscv:u|BufferedTx:tx|Buffer:buf_|dataReg[3]                                                                                  ; clock        ; clock       ; 0.000        ; 0.081      ; 0.826      ;
; 0.561 ; Riscv:u|dtReg[1]                                     ; Riscv:u|BufferedTx:tx|Buffer:buf_|dataReg[1]                                                                                  ; clock        ; clock       ; 0.000        ; 0.081      ; 0.828      ;
; 0.574 ; Riscv:u|MemStage:memStage|memRg[13]                  ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_15[8]                                                             ; clock        ; clock       ; 0.000        ; 0.081      ; 0.841      ;
; 0.575 ; Riscv:u|MemStage:memStage|memRg[14]                  ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_15[9]                                                             ; clock        ; clock       ; 0.000        ; 0.081      ; 0.842      ;
; 0.575 ; Riscv:u|FetchStage:fetchStage|ifRg[30]               ; Riscv:u|DecodeStage:decodeStage|IdExRg[35]                                                                                    ; clock        ; clock       ; 0.000        ; 0.081      ; 0.842      ;
; 0.602 ; Riscv:u|dtReg[6]                                     ; Riscv:u|BufferedTx:tx|Buffer:buf_|dataReg[6]                                                                                  ; clock        ; clock       ; 0.000        ; 0.081      ; 0.869      ;
; 0.618 ; res_reg2                                             ; int_res                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.081      ; 0.885      ;
; 0.623 ; Riscv:u|ExStage:executionStage|ctlRg[5]              ; Riscv:u|MemStage:memStage|ctlReg[0]                                                                                           ; clock        ; clock       ; 0.000        ; 0.081      ; 0.890      ;
; 0.628 ; Riscv:u|DecodeStage:decodeStage|IdExRg[85]           ; Riscv:u|ExStage:executionStage|exMemRg[33]                                                                                    ; clock        ; clock       ; 0.000        ; 0.512      ; 1.326      ;
; 0.632 ; Riscv:u|ExStage:executionStage|exMemRg[35]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.444      ; 1.298      ;
; 0.641 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[10]               ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[10]                                                                                        ; clock        ; clock       ; 0.000        ; 0.081      ; 0.908      ;
; 0.642 ; Riscv:u|cntReg[5]                                    ; Riscv:u|cntReg[5]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[13]               ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[13]                                                                                        ; clock        ; clock       ; 0.000        ; 0.081      ; 0.909      ;
; 0.642 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[7]                ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[7]                                                                                         ; clock        ; clock       ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[12]               ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[12]                                                                                        ; clock        ; clock       ; 0.000        ; 0.081      ; 0.909      ;
; 0.642 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[16]               ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[16]                                                                                        ; clock        ; clock       ; 0.000        ; 0.081      ; 0.909      ;
; 0.643 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[5]                ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[5]                                                                                         ; clock        ; clock       ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[6]                ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[6]                                                                                         ; clock        ; clock       ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[14]               ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[14]                                                                                        ; clock        ; clock       ; 0.000        ; 0.081      ; 0.910      ;
; 0.643 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[15]               ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[15]                                                                                        ; clock        ; clock       ; 0.000        ; 0.081      ; 0.910      ;
; 0.644 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[2]                ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[2]                                                                                         ; clock        ; clock       ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[4]                ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[4]                                                                                         ; clock        ; clock       ; 0.000        ; 0.080      ; 0.910      ;
; 0.645 ; Riscv:u|cntReg[1]                                    ; Riscv:u|cntReg[1]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.080      ; 0.911      ;
; 0.645 ; Riscv:u|cntReg[3]                                    ; Riscv:u|cntReg[3]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.080      ; 0.911      ;
; 0.645 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[11]               ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[11]                                                                                        ; clock        ; clock       ; 0.000        ; 0.081      ; 0.912      ;
; 0.645 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[18]               ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[18]                                                                                        ; clock        ; clock       ; 0.000        ; 0.081      ; 0.912      ;
; 0.647 ; Riscv:u|cntReg[6]                                    ; Riscv:u|cntReg[6]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.080      ; 0.913      ;
; 0.647 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[3]                ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[3]                                                                                         ; clock        ; clock       ; 0.000        ; 0.080      ; 0.913      ;
; 0.648 ; Riscv:u|cntReg[2]                                    ; Riscv:u|cntReg[2]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.080      ; 0.914      ;
; 0.648 ; Riscv:u|cntReg[4]                                    ; Riscv:u|cntReg[4]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.080      ; 0.914      ;
; 0.648 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[1]                ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[1]                                                                                         ; clock        ; clock       ; 0.000        ; 0.080      ; 0.914      ;
; 0.648 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[17]               ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[17]                                                                                        ; clock        ; clock       ; 0.000        ; 0.081      ; 0.915      ;
; 0.651 ; Riscv:u|cntReg[7]                                    ; Riscv:u|cntReg[7]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.080      ; 0.917      ;
; 0.653 ; res_cnt[1]                                           ; res_cnt[2]                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.081      ; 0.920      ;
; 0.654 ; res_cnt[1]                                           ; res_cnt[0]                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.081      ; 0.921      ;
; 0.655 ; res_cnt[0]                                           ; res_cnt[1]                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.081      ; 0.922      ;
; 0.657 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[9]                ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[9]                                                                                         ; clock        ; clock       ; 0.000        ; 0.080      ; 0.923      ;
; 0.658 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[8]                ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[8]                                                                                         ; clock        ; clock       ; 0.000        ; 0.080      ; 0.924      ;
; 0.662 ; Riscv:u|FetchStage:fetchStage|pcRg[5]                ; Riscv:u|FetchStage:fetchStage|ifRg[13]                                                                                        ; clock        ; clock       ; 0.000        ; 0.098      ; 0.946      ;
; 0.663 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[0]                ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[0]                                                                                         ; clock        ; clock       ; 0.000        ; 0.080      ; 0.929      ;
; 0.664 ; Riscv:u|cntReg[0]                                    ; Riscv:u|cntReg[0]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.080      ; 0.930      ;
; 0.675 ; Riscv:u|ExStage:executionStage|exMemRg[24]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_2_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.443      ; 1.340      ;
; 0.681 ; Riscv:u|FetchStage:fetchStage|pcRg[3]                ; Riscv:u|FetchStage:fetchStage|ifRg[13]                                                                                        ; clock        ; clock       ; 0.000        ; 0.098      ; 0.965      ;
; 0.686 ; Riscv:u|FetchStage:fetchStage|ifRg[22]               ; Riscv:u|DecodeStage:decodeStage|IdExRg[27]                                                                                    ; clock        ; clock       ; 0.000        ; 0.081      ; 0.953      ;
; 0.691 ; res_cnt[1]                                           ; res_reg1                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.081      ; 0.958      ;
; 0.697 ; res_cnt[0]                                           ; res_reg1                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.081      ; 0.964      ;
; 0.698 ; Riscv:u|ExStage:executionStage|exMemRg[31]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.454      ; 1.374      ;
; 0.700 ; Riscv:u|DecodeStage:decodeStage|IdExRg[88]           ; Riscv:u|ExStage:executionStage|exMemRg[36]                                                                                    ; clock        ; clock       ; 0.000        ; 0.100      ; 0.986      ;
; 0.701 ; Riscv:u|DecodeStage:decodeStage|IdExRg[86]           ; Riscv:u|ExStage:executionStage|exMemRg[34]                                                                                    ; clock        ; clock       ; 0.000        ; 0.098      ; 0.985      ;
; 0.707 ; Riscv:u|ExStage:executionStage|exMemRg[14]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_1_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.441      ; 1.370      ;
; 0.717 ; Riscv:u|DecodeStage:decodeStage|IdExRg[84]           ; Riscv:u|ExStage:executionStage|exMemRg[32]                                                                                    ; clock        ; clock       ; 0.000        ; 0.082      ; 0.985      ;
; 0.731 ; Riscv:u|ExStage:executionStage|exMemRg[52]           ; Riscv:u|ExStage:executionStage|exMemRg[20]                                                                                    ; clock        ; clock       ; 0.000        ; 0.098      ; 1.015      ;
; 0.735 ; Riscv:u|MemStage:memStage|memRg[12]                  ; Riscv:u|dtReg[7]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.066      ; 0.987      ;
; 0.740 ; Riscv:u|MemStage:memStage|Memory:dataMem|rdData_2[1] ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_15[17]                                                            ; clock        ; clock       ; 0.000        ; 0.081      ; 1.007      ;
; 0.740 ; Riscv:u|ExStage:executionStage|exMemRg[6]            ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_0_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.433      ; 1.395      ;
; 0.741 ; Riscv:u|MemStage:memStage|Memory:dataMem|rdData_3[6] ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_15[30]                                                            ; clock        ; clock       ; 0.000        ; 0.081      ; 1.008      ;
; 0.747 ; Riscv:u|MemStage:memStage|memRg[34]                  ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_15[29]                                                            ; clock        ; clock       ; 0.000        ; 0.083      ; 1.016      ;
; 0.752 ; Riscv:u|FetchStage:fetchStage|ifRg[8]                ; Riscv:u|DecodeStage:decodeStage|IdExRg[1]                                                                                     ; clock        ; clock       ; 0.000        ; 0.508      ; 1.446      ;
; 0.752 ; Riscv:u|ExStage:executionStage|exMemRg[18]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_1_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.034      ; 1.008      ;
; 0.755 ; Riscv:u|ExStage:executionStage|exMemRg[0]            ; Riscv:u|MemStage:memStage|memRg[0]                                                                                            ; clock        ; clock       ; 0.000        ; 0.080      ; 1.021      ;
; 0.765 ; Riscv:u|ExStage:executionStage|exMemRg[17]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_1_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.034      ; 1.021      ;
; 0.775 ; Riscv:u|DecodeStage:decodeStage|IdExRg[79]           ; Riscv:u|ExStage:executionStage|exMemRg[27]                                                                                    ; clock        ; clock       ; 0.000        ; 0.512      ; 1.473      ;
; 0.778 ; Riscv:u|ExStage:executionStage|exMemRg[37]           ; Riscv:u|ExStage:executionStage|exMemRg[5]                                                                                     ; clock        ; clock       ; 0.000        ; 0.513      ; 1.477      ;
; 0.780 ; Riscv:u|ExStage:executionStage|exMemRg[33]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.027      ; 1.029      ;
; 0.782 ; Riscv:u|ExStage:executionStage|exMemRg[13]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_1_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.025      ; 1.029      ;
; 0.784 ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[0]               ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[2]                                                                                        ; clock        ; clock       ; 0.000        ; 0.081      ; 1.051      ;
; 0.785 ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[0]               ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[3]                                                                                        ; clock        ; clock       ; 0.000        ; 0.081      ; 1.052      ;
; 0.787 ; Riscv:u|FetchStage:fetchStage|ifRg[26]               ; Riscv:u|DecodeStage:decodeStage|IdExRg[34]                                                                                    ; clock        ; clock       ; 0.000        ; 0.082      ; 1.055      ;
; 0.791 ; Riscv:u|ExStage:executionStage|exMemRg[15]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_1_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.025      ; 1.038      ;
; 0.796 ; Riscv:u|DecodeStage:decodeStage|IdExRg[58]           ; Riscv:u|ExStage:executionStage|exMemRg[6]                                                                                     ; clock        ; clock       ; 0.000        ; 0.082      ; 1.064      ;
+-------+------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 99.45 MHz ; 99.45 MHz       ; clock      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clock ; -9.055 ; -3422.735         ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 0.337 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clock ; -3.000 ; -1094.913                       ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock'                                                                                                                                    ;
+--------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -9.055 ; Riscv:u|DecodeStage:decodeStage|IdExRg[12] ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.287      ; 10.341     ;
; -8.994 ; Riscv:u|ExStage:executionStage|exMemRg[1]  ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.287      ; 10.280     ;
; -8.984 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[49] ; clock        ; clock       ; 1.000        ; 0.285      ; 10.268     ;
; -8.979 ; Riscv:u|ExStage:executionStage|exMemRg[0]  ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.287      ; 10.265     ;
; -8.959 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[49] ; clock        ; clock       ; 1.000        ; 0.289      ; 10.247     ;
; -8.951 ; Riscv:u|DecodeStage:decodeStage|IdExRg[12] ; Riscv:u|ExStage:executionStage|exMemRg[49] ; clock        ; clock       ; 1.000        ; 0.280      ; 10.230     ;
; -8.890 ; Riscv:u|ExStage:executionStage|exMemRg[1]  ; Riscv:u|ExStage:executionStage|exMemRg[49] ; clock        ; clock       ; 1.000        ; 0.280      ; 10.169     ;
; -8.879 ; Riscv:u|MemStage:memStage|memRg[3]         ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.287      ; 10.165     ;
; -8.875 ; Riscv:u|ExStage:executionStage|exMemRg[0]  ; Riscv:u|ExStage:executionStage|exMemRg[49] ; clock        ; clock       ; 1.000        ; 0.280      ; 10.154     ;
; -8.874 ; Riscv:u|DecodeStage:decodeStage|IdExRg[10] ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.287      ; 10.160     ;
; -8.871 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[49] ; clock        ; clock       ; 1.000        ; 0.288      ; 10.158     ;
; -8.863 ; Riscv:u|ExStage:executionStage|exMemRg[3]  ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.287      ; 10.149     ;
; -8.861 ; Riscv:u|DecodeStage:decodeStage|IdExRg[12] ; Riscv:u|ExStage:executionStage|exMemRg[37] ; clock        ; clock       ; 1.000        ; -0.080     ; 9.780      ;
; -8.856 ; Riscv:u|MemStage:memStage|memRg[2]         ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.287      ; 10.142     ;
; -8.849 ; Riscv:u|DecodeStage:decodeStage|IdExRg[13] ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.287      ; 10.135     ;
; -8.847 ; Riscv:u|DecodeStage:decodeStage|IdExRg[8]  ; Riscv:u|ExStage:executionStage|exMemRg[49] ; clock        ; clock       ; 1.000        ; 0.279      ; 10.125     ;
; -8.840 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.298      ; 10.137     ;
; -8.838 ; Riscv:u|ExStage:executionStage|exMemRg[2]  ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.287      ; 10.124     ;
; -8.834 ; Riscv:u|DecodeStage:decodeStage|IdExRg[8]  ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.262      ; 10.095     ;
; -8.832 ; Riscv:u|DecodeStage:decodeStage|IdExRg[8]  ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.286      ; 10.117     ;
; -8.827 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[37] ; clock        ; clock       ; 1.000        ; -0.071     ; 9.755      ;
; -8.811 ; Riscv:u|MemStage:memStage|memRg[3]         ; Riscv:u|ExStage:executionStage|exMemRg[37] ; clock        ; clock       ; 1.000        ; -0.080     ; 9.730      ;
; -8.805 ; Riscv:u|DecodeStage:decodeStage|IdExRg[8]  ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.292      ; 10.096     ;
; -8.803 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.302      ; 10.104     ;
; -8.802 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.272      ; 10.073     ;
; -8.800 ; Riscv:u|ExStage:executionStage|exMemRg[1]  ; Riscv:u|ExStage:executionStage|exMemRg[37] ; clock        ; clock       ; 1.000        ; -0.080     ; 9.719      ;
; -8.800 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[37] ; clock        ; clock       ; 1.000        ; -0.072     ; 9.727      ;
; -8.798 ; Riscv:u|DecodeStage:decodeStage|IdExRg[8]  ; Riscv:u|ExStage:executionStage|exMemRg[46] ; clock        ; clock       ; 1.000        ; 0.262      ; 10.059     ;
; -8.797 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.296      ; 10.092     ;
; -8.793 ; Riscv:u|MemStage:memStage|memRg[0]         ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.287      ; 10.079     ;
; -8.792 ; Riscv:u|DecodeStage:decodeStage|IdExRg[8]  ; Riscv:u|ExStage:executionStage|exMemRg[37] ; clock        ; clock       ; 1.000        ; -0.081     ; 9.710      ;
; -8.788 ; Riscv:u|MemStage:memStage|memRg[2]         ; Riscv:u|ExStage:executionStage|exMemRg[37] ; clock        ; clock       ; 1.000        ; -0.080     ; 9.707      ;
; -8.785 ; Riscv:u|ExStage:executionStage|exMemRg[0]  ; Riscv:u|ExStage:executionStage|exMemRg[37] ; clock        ; clock       ; 1.000        ; -0.080     ; 9.704      ;
; -8.781 ; Riscv:u|DecodeStage:decodeStage|IdExRg[13] ; Riscv:u|ExStage:executionStage|exMemRg[37] ; clock        ; clock       ; 1.000        ; -0.080     ; 9.700      ;
; -8.778 ; Riscv:u|MemStage:memStage|memRg[3]         ; Riscv:u|ExStage:executionStage|exMemRg[49] ; clock        ; clock       ; 1.000        ; 0.280      ; 10.057     ;
; -8.776 ; Riscv:u|DecodeStage:decodeStage|IdExRg[11] ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.287      ; 10.062     ;
; -8.770 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.295      ; 10.064     ;
; -8.770 ; Riscv:u|DecodeStage:decodeStage|IdExRg[10] ; Riscv:u|ExStage:executionStage|exMemRg[49] ; clock        ; clock       ; 1.000        ; 0.280      ; 10.049     ;
; -8.765 ; Riscv:u|DecodeStage:decodeStage|IdExRg[12] ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.293      ; 10.057     ;
; -8.765 ; Riscv:u|MemStage:memStage|memRg[3]         ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.263      ; 10.027     ;
; -8.759 ; Riscv:u|ExStage:executionStage|exMemRg[3]  ; Riscv:u|ExStage:executionStage|exMemRg[49] ; clock        ; clock       ; 1.000        ; 0.280      ; 10.038     ;
; -8.758 ; Riscv:u|DecodeStage:decodeStage|IdExRg[12] ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.263      ; 10.020     ;
; -8.745 ; Riscv:u|DecodeStage:decodeStage|IdExRg[8]  ; Riscv:u|ExStage:executionStage|exMemRg[42] ; clock        ; clock       ; 1.000        ; 0.262      ; 10.006     ;
; -8.738 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[57] ; clock        ; clock       ; 1.000        ; 0.292      ; 10.029     ;
; -8.737 ; Riscv:u|DecodeStage:decodeStage|IdExRg[7]  ; Riscv:u|ExStage:executionStage|exMemRg[49] ; clock        ; clock       ; 1.000        ; 0.279      ; 10.015     ;
; -8.736 ; Riscv:u|MemStage:memStage|memRg[3]         ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.293      ; 10.028     ;
; -8.736 ; Riscv:u|ExStage:executionStage|exMemRg[1]  ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.263      ; 9.998      ;
; -8.735 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.268      ; 10.002     ;
; -8.734 ; Riscv:u|ExStage:executionStage|exMemRg[2]  ; Riscv:u|ExStage:executionStage|exMemRg[49] ; clock        ; clock       ; 1.000        ; 0.280      ; 10.013     ;
; -8.729 ; Riscv:u|MemStage:memStage|memRg[3]         ; Riscv:u|ExStage:executionStage|exMemRg[46] ; clock        ; clock       ; 1.000        ; 0.263      ; 9.991      ;
; -8.728 ; Riscv:u|ExStage:executionStage|exMemRg[0]  ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.263      ; 9.990      ;
; -8.724 ; Riscv:u|DecodeStage:decodeStage|IdExRg[7]  ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.262      ; 9.985      ;
; -8.722 ; Riscv:u|DecodeStage:decodeStage|IdExRg[7]  ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.286      ; 10.007     ;
; -8.715 ; Riscv:u|MemStage:memStage|memRg[0]         ; Riscv:u|ExStage:executionStage|exMemRg[37] ; clock        ; clock       ; 1.000        ; -0.080     ; 9.634      ;
; -8.713 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[42] ; clock        ; clock       ; 1.000        ; 0.272      ; 9.984      ;
; -8.713 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[57] ; clock        ; clock       ; 1.000        ; 0.296      ; 10.008     ;
; -8.712 ; Riscv:u|DecodeStage:decodeStage|IdExRg[10] ; Riscv:u|ExStage:executionStage|exMemRg[37] ; clock        ; clock       ; 1.000        ; -0.080     ; 9.631      ;
; -8.708 ; Riscv:u|DecodeStage:decodeStage|IdExRg[11] ; Riscv:u|ExStage:executionStage|exMemRg[37] ; clock        ; clock       ; 1.000        ; -0.080     ; 9.627      ;
; -8.705 ; Riscv:u|DecodeStage:decodeStage|IdExRg[12] ; Riscv:u|ExStage:executionStage|exMemRg[57] ; clock        ; clock       ; 1.000        ; 0.287      ; 9.991      ;
; -8.704 ; Riscv:u|ExStage:executionStage|exMemRg[1]  ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.293      ; 9.996      ;
; -8.699 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.301      ; 9.999      ;
; -8.696 ; Riscv:u|ExStage:executionStage|exMemRg[1]  ; Riscv:u|ExStage:executionStage|exMemRg[46] ; clock        ; clock       ; 1.000        ; 0.263      ; 9.958      ;
; -8.695 ; Riscv:u|DecodeStage:decodeStage|IdExRg[7]  ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.292      ; 9.986      ;
; -8.689 ; Riscv:u|ExStage:executionStage|exMemRg[0]  ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.293      ; 9.981      ;
; -8.688 ; Riscv:u|DecodeStage:decodeStage|IdExRg[7]  ; Riscv:u|ExStage:executionStage|exMemRg[46] ; clock        ; clock       ; 1.000        ; 0.262      ; 9.949      ;
; -8.686 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.271      ; 9.956      ;
; -8.681 ; Riscv:u|DecodeStage:decodeStage|IdExRg[8]  ; Riscv:u|ExStage:executionStage|exMemRg[66] ; clock        ; clock       ; 1.000        ; 0.292      ; 9.972      ;
; -8.681 ; Riscv:u|ExStage:executionStage|exMemRg[0]  ; Riscv:u|ExStage:executionStage|exMemRg[46] ; clock        ; clock       ; 1.000        ; 0.263      ; 9.943      ;
; -8.679 ; Riscv:u|DecodeStage:decodeStage|IdExRg[7]  ; Riscv:u|ExStage:executionStage|exMemRg[37] ; clock        ; clock       ; 1.000        ; -0.081     ; 9.597      ;
; -8.676 ; Riscv:u|MemStage:memStage|memRg[3]         ; Riscv:u|ExStage:executionStage|exMemRg[42] ; clock        ; clock       ; 1.000        ; 0.263      ; 9.938      ;
; -8.676 ; Riscv:u|MemStage:memStage|memRg[2]         ; Riscv:u|ExStage:executionStage|exMemRg[49] ; clock        ; clock       ; 1.000        ; 0.280      ; 9.955      ;
; -8.671 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[66] ; clock        ; clock       ; 1.000        ; 0.302      ; 9.972      ;
; -8.670 ; Riscv:u|DecodeStage:decodeStage|IdExRg[8]  ; Riscv:u|ExStage:executionStage|exMemRg[56] ; clock        ; clock       ; 1.000        ; 0.271      ; 9.940      ;
; -8.669 ; Riscv:u|ExStage:executionStage|exMemRg[3]  ; Riscv:u|ExStage:executionStage|exMemRg[37] ; clock        ; clock       ; 1.000        ; -0.080     ; 9.588      ;
; -8.669 ; Riscv:u|DecodeStage:decodeStage|IdExRg[12] ; Riscv:u|ExStage:executionStage|exMemRg[42] ; clock        ; clock       ; 1.000        ; 0.263      ; 9.931      ;
; -8.669 ; Riscv:u|DecodeStage:decodeStage|IdExRg[13] ; Riscv:u|ExStage:executionStage|exMemRg[49] ; clock        ; clock       ; 1.000        ; 0.280      ; 9.948      ;
; -8.651 ; Riscv:u|DecodeStage:decodeStage|IdExRg[8]  ; Riscv:u|ExStage:executionStage|exMemRg[41] ; clock        ; clock       ; 1.000        ; 0.279      ; 9.929      ;
; -8.651 ; Riscv:u|DecodeStage:decodeStage|IdExRg[12] ; Riscv:u|ExStage:executionStage|exMemRg[46] ; clock        ; clock       ; 1.000        ; 0.263      ; 9.913      ;
; -8.649 ; Riscv:u|MemStage:memStage|memRg[2]         ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.263      ; 9.911      ;
; -8.647 ; Riscv:u|ExStage:executionStage|exMemRg[1]  ; Riscv:u|ExStage:executionStage|exMemRg[42] ; clock        ; clock       ; 1.000        ; 0.263      ; 9.909      ;
; -8.646 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[42] ; clock        ; clock       ; 1.000        ; 0.268      ; 9.913      ;
; -8.644 ; Riscv:u|ExStage:executionStage|exMemRg[2]  ; Riscv:u|ExStage:executionStage|exMemRg[37] ; clock        ; clock       ; 1.000        ; -0.080     ; 9.563      ;
; -8.644 ; Riscv:u|ExStage:executionStage|exMemRg[1]  ; Riscv:u|ExStage:executionStage|exMemRg[57] ; clock        ; clock       ; 1.000        ; 0.287      ; 9.930      ;
; -8.641 ; Riscv:u|MemStage:memStage|memRg[0]         ; Riscv:u|ExStage:executionStage|exMemRg[49] ; clock        ; clock       ; 1.000        ; 0.280      ; 9.920      ;
; -8.639 ; Riscv:u|DecodeStage:decodeStage|IdExRg[8]  ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.082     ; 9.556      ;
; -8.639 ; Riscv:u|MemStage:memStage|memRg[2]         ; Riscv:u|ExStage:executionStage|exMemRg[46] ; clock        ; clock       ; 1.000        ; 0.263      ; 9.901      ;
; -8.639 ; Riscv:u|ExStage:executionStage|exMemRg[0]  ; Riscv:u|ExStage:executionStage|exMemRg[42] ; clock        ; clock       ; 1.000        ; 0.263      ; 9.901      ;
; -8.638 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[56] ; clock        ; clock       ; 1.000        ; 0.281      ; 9.918      ;
; -8.636 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.292      ; 9.927      ;
; -8.635 ; Riscv:u|DecodeStage:decodeStage|IdExRg[7]  ; Riscv:u|ExStage:executionStage|exMemRg[42] ; clock        ; clock       ; 1.000        ; 0.262      ; 9.896      ;
; -8.632 ; Riscv:u|DecodeStage:decodeStage|IdExRg[13] ; Riscv:u|ExStage:executionStage|exMemRg[46] ; clock        ; clock       ; 1.000        ; 0.263      ; 9.894      ;
; -8.629 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[64] ; clock        ; clock       ; 1.000        ; 0.308      ; 9.936      ;
; -8.629 ; Riscv:u|ExStage:executionStage|exMemRg[0]  ; Riscv:u|ExStage:executionStage|exMemRg[57] ; clock        ; clock       ; 1.000        ; 0.287      ; 9.915      ;
; -8.627 ; Riscv:u|MemStage:memStage|memRg[3]         ; Riscv:u|ExStage:executionStage|exMemRg[64] ; clock        ; clock       ; 1.000        ; 0.299      ; 9.925      ;
; -8.625 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[57] ; clock        ; clock       ; 1.000        ; 0.295      ; 9.919      ;
; -8.624 ; Riscv:u|MemStage:memStage|memRg[0]         ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.263      ; 9.886      ;
; -8.620 ; Riscv:u|MemStage:memStage|memRg[2]         ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.293      ; 9.912      ;
; -8.620 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[66] ; clock        ; clock       ; 1.000        ; 0.298      ; 9.917      ;
; -8.619 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[41] ; clock        ; clock       ; 1.000        ; 0.289      ; 9.907      ;
; -8.618 ; Riscv:u|DecodeStage:decodeStage|IdExRg[10] ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.263      ; 9.880      ;
+--------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.337 ; Riscv:u|FetchStage:fetchStage|pcRg[1]                ; Riscv:u|FetchStage:fetchStage|pcRg[1]                                                                                         ; clock        ; clock       ; 0.000        ; 0.089      ; 0.597      ;
; 0.338 ; Riscv:u|ExStage:executionStage|exMemRg[11]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_0_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.400      ; 0.939      ;
; 0.343 ; Riscv:u|ExStage:executionStage|exMemRg[8]            ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_0_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.400      ; 0.944      ;
; 0.343 ; Riscv:u|ExStage:executionStage|exMemRg[10]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_0_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.400      ; 0.944      ;
; 0.351 ; Riscv:u|ExStage:executionStage|exMemRg[30]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.393      ; 0.945      ;
; 0.354 ; Riscv:u|BufferedTx:tx|Tx:tx|shiftReg[0]              ; Riscv:u|BufferedTx:tx|Tx:tx|shiftReg[0]                                                                                       ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Riscv:u|BufferedTx:tx|Tx:tx|shiftReg[9]              ; Riscv:u|BufferedTx:tx|Tx:tx|shiftReg[9]                                                                                       ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Riscv:u|BufferedTx:tx|Buffer:buf_|stateReg           ; Riscv:u|BufferedTx:tx|Buffer:buf_|stateReg                                                                                    ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[0]               ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[0]                                                                                        ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[1]               ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[1]                                                                                        ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[2]               ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[2]                                                                                        ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[3]               ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[3]                                                                                        ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; res_cnt[2]                                           ; res_cnt[2]                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; res_cnt[1]                                           ; res_cnt[1]                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; res_cnt[0]                                           ; res_cnt[0]                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.072      ; 0.608      ;
; 0.366 ; Riscv:u|ExStage:executionStage|exMemRg[12]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_0_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.400      ; 0.967      ;
; 0.387 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[19]               ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[19]                                                                                        ; clock        ; clock       ; 0.000        ; 0.072      ; 0.630      ;
; 0.395 ; res_cnt[2]                                           ; res_reg1                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; Riscv:u|DecodeStage:decodeStage|CtlRg[4]             ; Riscv:u|ExStage:executionStage|ctlRg[4]                                                                                       ; clock        ; clock       ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; res_reg1                                             ; res_reg2                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.072      ; 0.640      ;
; 0.401 ; Riscv:u|ExStage:executionStage|exMemRg[32]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.392      ; 0.994      ;
; 0.401 ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[0]               ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[1]                                                                                        ; clock        ; clock       ; 0.000        ; 0.072      ; 0.644      ;
; 0.409 ; res_cnt[2]                                           ; res_cnt[0]                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.072      ; 0.652      ;
; 0.409 ; res_cnt[0]                                           ; res_cnt[2]                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.072      ; 0.652      ;
; 0.410 ; res_cnt[2]                                           ; res_cnt[1]                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.072      ; 0.653      ;
; 0.417 ; Riscv:u|ExStage:executionStage|ctlRg[6]              ; Riscv:u|MemStage:memStage|ctlReg[1]                                                                                           ; clock        ; clock       ; 0.000        ; 0.072      ; 0.660      ;
; 0.432 ; Riscv:u|ExStage:executionStage|exMemRg[1]            ; Riscv:u|MemStage:memStage|memRg[1]                                                                                            ; clock        ; clock       ; 0.000        ; 0.072      ; 0.675      ;
; 0.507 ; Riscv:u|MemStage:memStage|memRg[35]                  ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_15[30]                                                            ; clock        ; clock       ; 0.000        ; 0.072      ; 0.750      ;
; 0.508 ; Riscv:u|MemStage:memStage|memRg[33]                  ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_15[28]                                                            ; clock        ; clock       ; 0.000        ; 0.072      ; 0.751      ;
; 0.513 ; Riscv:u|dtReg[2]                                     ; Riscv:u|BufferedTx:tx|Buffer:buf_|dataReg[2]                                                                                  ; clock        ; clock       ; 0.000        ; 0.072      ; 0.756      ;
; 0.513 ; Riscv:u|dtReg[3]                                     ; Riscv:u|BufferedTx:tx|Buffer:buf_|dataReg[3]                                                                                  ; clock        ; clock       ; 0.000        ; 0.072      ; 0.756      ;
; 0.514 ; Riscv:u|dtReg[1]                                     ; Riscv:u|BufferedTx:tx|Buffer:buf_|dataReg[1]                                                                                  ; clock        ; clock       ; 0.000        ; 0.072      ; 0.757      ;
; 0.526 ; Riscv:u|MemStage:memStage|memRg[13]                  ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_15[8]                                                             ; clock        ; clock       ; 0.000        ; 0.073      ; 0.770      ;
; 0.527 ; Riscv:u|MemStage:memStage|memRg[14]                  ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_15[9]                                                             ; clock        ; clock       ; 0.000        ; 0.073      ; 0.771      ;
; 0.528 ; Riscv:u|FetchStage:fetchStage|ifRg[30]               ; Riscv:u|DecodeStage:decodeStage|IdExRg[35]                                                                                    ; clock        ; clock       ; 0.000        ; 0.072      ; 0.771      ;
; 0.560 ; Riscv:u|dtReg[6]                                     ; Riscv:u|BufferedTx:tx|Buffer:buf_|dataReg[6]                                                                                  ; clock        ; clock       ; 0.000        ; 0.072      ; 0.803      ;
; 0.570 ; res_reg2                                             ; int_res                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.072      ; 0.813      ;
; 0.575 ; Riscv:u|ExStage:executionStage|ctlRg[5]              ; Riscv:u|MemStage:memStage|ctlReg[0]                                                                                           ; clock        ; clock       ; 0.000        ; 0.072      ; 0.818      ;
; 0.577 ; Riscv:u|DecodeStage:decodeStage|IdExRg[85]           ; Riscv:u|ExStage:executionStage|exMemRg[33]                                                                                    ; clock        ; clock       ; 0.000        ; 0.469      ; 1.217      ;
; 0.586 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[13]               ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[13]                                                                                        ; clock        ; clock       ; 0.000        ; 0.072      ; 0.829      ;
; 0.586 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[7]                ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[7]                                                                                         ; clock        ; clock       ; 0.000        ; 0.071      ; 0.828      ;
; 0.587 ; Riscv:u|cntReg[5]                                    ; Riscv:u|cntReg[5]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[10]               ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[10]                                                                                        ; clock        ; clock       ; 0.000        ; 0.072      ; 0.830      ;
; 0.588 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[5]                ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[5]                                                                                         ; clock        ; clock       ; 0.000        ; 0.071      ; 0.830      ;
; 0.588 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[12]               ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[12]                                                                                        ; clock        ; clock       ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[15]               ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[15]                                                                                        ; clock        ; clock       ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[16]               ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[16]                                                                                        ; clock        ; clock       ; 0.000        ; 0.072      ; 0.831      ;
; 0.589 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[6]                ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[6]                                                                                         ; clock        ; clock       ; 0.000        ; 0.071      ; 0.831      ;
; 0.589 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[14]               ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[14]                                                                                        ; clock        ; clock       ; 0.000        ; 0.072      ; 0.832      ;
; 0.590 ; Riscv:u|cntReg[1]                                    ; Riscv:u|cntReg[1]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.072      ; 0.833      ;
; 0.590 ; Riscv:u|cntReg[3]                                    ; Riscv:u|cntReg[3]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.072      ; 0.833      ;
; 0.590 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[2]                ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[2]                                                                                         ; clock        ; clock       ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[4]                ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[4]                                                                                         ; clock        ; clock       ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[11]               ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[11]                                                                                        ; clock        ; clock       ; 0.000        ; 0.072      ; 0.833      ;
; 0.591 ; Riscv:u|cntReg[6]                                    ; Riscv:u|cntReg[6]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.072      ; 0.834      ;
; 0.591 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[18]               ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[18]                                                                                        ; clock        ; clock       ; 0.000        ; 0.072      ; 0.834      ;
; 0.592 ; Riscv:u|cntReg[2]                                    ; Riscv:u|cntReg[2]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.072      ; 0.835      ;
; 0.592 ; Riscv:u|cntReg[4]                                    ; Riscv:u|cntReg[4]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.072      ; 0.835      ;
; 0.592 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[3]                ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[3]                                                                                         ; clock        ; clock       ; 0.000        ; 0.071      ; 0.834      ;
; 0.593 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[1]                ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[1]                                                                                         ; clock        ; clock       ; 0.000        ; 0.071      ; 0.835      ;
; 0.593 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[17]               ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[17]                                                                                        ; clock        ; clock       ; 0.000        ; 0.072      ; 0.836      ;
; 0.594 ; Riscv:u|cntReg[7]                                    ; Riscv:u|cntReg[7]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.072      ; 0.837      ;
; 0.599 ; res_cnt[0]                                           ; res_cnt[1]                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; res_cnt[1]                                           ; res_cnt[0]                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; res_cnt[1]                                           ; res_cnt[2]                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.072      ; 0.842      ;
; 0.600 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[9]                ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[9]                                                                                         ; clock        ; clock       ; 0.000        ; 0.071      ; 0.842      ;
; 0.603 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[8]                ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[8]                                                                                         ; clock        ; clock       ; 0.000        ; 0.071      ; 0.845      ;
; 0.608 ; Riscv:u|FetchStage:fetchStage|pcRg[5]                ; Riscv:u|FetchStage:fetchStage|ifRg[13]                                                                                        ; clock        ; clock       ; 0.000        ; 0.087      ; 0.866      ;
; 0.608 ; Riscv:u|cntReg[0]                                    ; Riscv:u|cntReg[0]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.072      ; 0.851      ;
; 0.608 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[0]                ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[0]                                                                                         ; clock        ; clock       ; 0.000        ; 0.071      ; 0.850      ;
; 0.609 ; Riscv:u|ExStage:executionStage|exMemRg[35]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.397      ; 1.207      ;
; 0.617 ; Riscv:u|FetchStage:fetchStage|pcRg[3]                ; Riscv:u|FetchStage:fetchStage|ifRg[13]                                                                                        ; clock        ; clock       ; 0.000        ; 0.087      ; 0.875      ;
; 0.626 ; Riscv:u|FetchStage:fetchStage|ifRg[22]               ; Riscv:u|DecodeStage:decodeStage|IdExRg[27]                                                                                    ; clock        ; clock       ; 0.000        ; 0.072      ; 0.869      ;
; 0.627 ; res_cnt[1]                                           ; res_reg1                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.072      ; 0.870      ;
; 0.630 ; res_cnt[0]                                           ; res_reg1                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.072      ; 0.873      ;
; 0.638 ; Riscv:u|DecodeStage:decodeStage|IdExRg[88]           ; Riscv:u|ExStage:executionStage|exMemRg[36]                                                                                    ; clock        ; clock       ; 0.000        ; 0.090      ; 0.899      ;
; 0.640 ; Riscv:u|DecodeStage:decodeStage|IdExRg[86]           ; Riscv:u|ExStage:executionStage|exMemRg[34]                                                                                    ; clock        ; clock       ; 0.000        ; 0.088      ; 0.899      ;
; 0.650 ; Riscv:u|ExStage:executionStage|exMemRg[24]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_2_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.397      ; 1.248      ;
; 0.655 ; Riscv:u|DecodeStage:decodeStage|IdExRg[84]           ; Riscv:u|ExStage:executionStage|exMemRg[32]                                                                                    ; clock        ; clock       ; 0.000        ; 0.073      ; 0.899      ;
; 0.656 ; Riscv:u|MemStage:memStage|Memory:dataMem|rdData_2[1] ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_15[17]                                                            ; clock        ; clock       ; 0.000        ; 0.073      ; 0.900      ;
; 0.658 ; Riscv:u|MemStage:memStage|Memory:dataMem|rdData_3[6] ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_15[30]                                                            ; clock        ; clock       ; 0.000        ; 0.072      ; 0.901      ;
; 0.661 ; Riscv:u|FetchStage:fetchStage|ifRg[8]                ; Riscv:u|DecodeStage:decodeStage|IdExRg[1]                                                                                     ; clock        ; clock       ; 0.000        ; 0.463      ; 1.295      ;
; 0.665 ; Riscv:u|ExStage:executionStage|exMemRg[31]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.407      ; 1.273      ;
; 0.678 ; Riscv:u|MemStage:memStage|memRg[12]                  ; Riscv:u|dtReg[7]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.055      ; 0.904      ;
; 0.682 ; Riscv:u|ExStage:executionStage|exMemRg[52]           ; Riscv:u|ExStage:executionStage|exMemRg[20]                                                                                    ; clock        ; clock       ; 0.000        ; 0.088      ; 0.941      ;
; 0.683 ; Riscv:u|ExStage:executionStage|exMemRg[14]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_1_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.394      ; 1.278      ;
; 0.686 ; Riscv:u|DecodeStage:decodeStage|IdExRg[79]           ; Riscv:u|ExStage:executionStage|exMemRg[27]                                                                                    ; clock        ; clock       ; 0.000        ; 0.469      ; 1.326      ;
; 0.695 ; Riscv:u|MemStage:memStage|memRg[34]                  ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_15[29]                                                            ; clock        ; clock       ; 0.000        ; 0.076      ; 0.942      ;
; 0.703 ; Riscv:u|ExStage:executionStage|exMemRg[0]            ; Riscv:u|MemStage:memStage|memRg[0]                                                                                            ; clock        ; clock       ; 0.000        ; 0.072      ; 0.946      ;
; 0.708 ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[0]               ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[2]                                                                                        ; clock        ; clock       ; 0.000        ; 0.072      ; 0.951      ;
; 0.709 ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[0]               ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[3]                                                                                        ; clock        ; clock       ; 0.000        ; 0.072      ; 0.952      ;
; 0.710 ; Riscv:u|ExStage:executionStage|exMemRg[37]           ; Riscv:u|ExStage:executionStage|exMemRg[5]                                                                                     ; clock        ; clock       ; 0.000        ; 0.467      ; 1.348      ;
; 0.715 ; Riscv:u|ExStage:executionStage|exMemRg[6]            ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_0_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.385      ; 1.301      ;
; 0.716 ; Riscv:u|ExStage:executionStage|exMemRg[18]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_1_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.021      ; 0.938      ;
; 0.734 ; Riscv:u|FetchStage:fetchStage|ifRg[26]               ; Riscv:u|DecodeStage:decodeStage|IdExRg[34]                                                                                    ; clock        ; clock       ; 0.000        ; 0.073      ; 0.978      ;
; 0.735 ; Riscv:u|DecodeStage:decodeStage|IdExRg[58]           ; Riscv:u|ExStage:executionStage|exMemRg[6]                                                                                     ; clock        ; clock       ; 0.000        ; 0.073      ; 0.979      ;
; 0.739 ; Riscv:u|ExStage:executionStage|exMemRg[17]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_1_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.021      ; 0.961      ;
; 0.740 ; Riscv:u|ExStage:executionStage|exMemRg[33]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.013      ; 0.954      ;
; 0.750 ; Riscv:u|ExStage:executionStage|exMemRg[13]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_1_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.012      ; 0.963      ;
; 0.758 ; Riscv:u|ExStage:executionStage|exMemRg[15]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_1_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.012      ; 0.971      ;
+-------+------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clock ; -4.453 ; -1534.047         ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 0.135 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clock ; -3.000 ; -1088.037                       ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock'                                                                                                                                    ;
+--------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.453 ; Riscv:u|MemStage:memStage|memRg[3]         ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.133      ; 5.573      ;
; -4.447 ; Riscv:u|MemStage:memStage|memRg[0]         ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.133      ; 5.567      ;
; -4.439 ; Riscv:u|DecodeStage:decodeStage|IdExRg[8]  ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.138      ; 5.564      ;
; -4.430 ; Riscv:u|DecodeStage:decodeStage|IdExRg[12] ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.133      ; 5.550      ;
; -4.428 ; Riscv:u|MemStage:memStage|memRg[2]         ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.133      ; 5.548      ;
; -4.420 ; Riscv:u|DecodeStage:decodeStage|IdExRg[10] ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.133      ; 5.540      ;
; -4.419 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.130      ; 5.536      ;
; -4.415 ; Riscv:u|DecodeStage:decodeStage|IdExRg[13] ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.133      ; 5.535      ;
; -4.407 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[49] ; clock        ; clock       ; 1.000        ; 0.129      ; 5.523      ;
; -4.405 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.135      ; 5.527      ;
; -4.402 ; Riscv:u|DecodeStage:decodeStage|IdExRg[8]  ; Riscv:u|ExStage:executionStage|exMemRg[66] ; clock        ; clock       ; 1.000        ; 0.138      ; 5.527      ;
; -4.400 ; Riscv:u|DecodeStage:decodeStage|IdExRg[11] ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.133      ; 5.520      ;
; -4.395 ; Riscv:u|MemStage:memStage|memRg[3]         ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.138      ; 5.520      ;
; -4.394 ; Riscv:u|DecodeStage:decodeStage|IdExRg[8]  ; Riscv:u|ExStage:executionStage|exMemRg[49] ; clock        ; clock       ; 1.000        ; 0.127      ; 5.508      ;
; -4.393 ; Riscv:u|ExStage:executionStage|exMemRg[1]  ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.133      ; 5.513      ;
; -4.393 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[49] ; clock        ; clock       ; 1.000        ; 0.134      ; 5.514      ;
; -4.392 ; Riscv:u|DecodeStage:decodeStage|IdExRg[8]  ; Riscv:u|ExStage:executionStage|exMemRg[46] ; clock        ; clock       ; 1.000        ; 0.127      ; 5.506      ;
; -4.388 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.135      ; 5.510      ;
; -4.387 ; Riscv:u|ExStage:executionStage|exMemRg[0]  ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.133      ; 5.507      ;
; -4.383 ; Riscv:u|DecodeStage:decodeStage|IdExRg[8]  ; Riscv:u|ExStage:executionStage|exMemRg[37] ; clock        ; clock       ; 1.000        ; -0.046     ; 5.324      ;
; -4.383 ; Riscv:u|DecodeStage:decodeStage|IdExRg[8]  ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.133      ; 5.503      ;
; -4.382 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.140      ; 5.509      ;
; -4.381 ; Riscv:u|DecodeStage:decodeStage|IdExRg[7]  ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.138      ; 5.506      ;
; -4.377 ; Riscv:u|DecodeStage:decodeStage|IdExRg[12] ; Riscv:u|ExStage:executionStage|exMemRg[37] ; clock        ; clock       ; 1.000        ; -0.046     ; 5.318      ;
; -4.375 ; Riscv:u|MemStage:memStage|memRg[3]         ; Riscv:u|ExStage:executionStage|exMemRg[37] ; clock        ; clock       ; 1.000        ; -0.046     ; 5.316      ;
; -4.374 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.140      ; 5.501      ;
; -4.373 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[42] ; clock        ; clock       ; 1.000        ; 0.129      ; 5.489      ;
; -4.373 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[49] ; clock        ; clock       ; 1.000        ; 0.131      ; 5.491      ;
; -4.370 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[37] ; clock        ; clock       ; 1.000        ; -0.039     ; 5.318      ;
; -4.369 ; Riscv:u|MemStage:memStage|memRg[0]         ; Riscv:u|ExStage:executionStage|exMemRg[37] ; clock        ; clock       ; 1.000        ; -0.046     ; 5.310      ;
; -4.368 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.145      ; 5.500      ;
; -4.366 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[37] ; clock        ; clock       ; 1.000        ; -0.042     ; 5.311      ;
; -4.364 ; Riscv:u|DecodeStage:decodeStage|IdExRg[8]  ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.128      ; 5.479      ;
; -4.362 ; Riscv:u|ExStage:executionStage|exMemRg[3]  ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.133      ; 5.482      ;
; -4.359 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[56] ; clock        ; clock       ; 1.000        ; 0.139      ; 5.485      ;
; -4.359 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[42] ; clock        ; clock       ; 1.000        ; 0.134      ; 5.480      ;
; -4.358 ; Riscv:u|MemStage:memStage|memRg[3]         ; Riscv:u|ExStage:executionStage|exMemRg[66] ; clock        ; clock       ; 1.000        ; 0.138      ; 5.483      ;
; -4.356 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.137      ; 5.480      ;
; -4.350 ; Riscv:u|MemStage:memStage|memRg[3]         ; Riscv:u|ExStage:executionStage|exMemRg[49] ; clock        ; clock       ; 1.000        ; 0.127      ; 5.464      ;
; -4.350 ; Riscv:u|MemStage:memStage|memRg[2]         ; Riscv:u|ExStage:executionStage|exMemRg[37] ; clock        ; clock       ; 1.000        ; -0.046     ; 5.291      ;
; -4.348 ; Riscv:u|MemStage:memStage|memRg[3]         ; Riscv:u|ExStage:executionStage|exMemRg[46] ; clock        ; clock       ; 1.000        ; 0.127      ; 5.462      ;
; -4.345 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[66] ; clock        ; clock       ; 1.000        ; 0.140      ; 5.472      ;
; -4.345 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[56] ; clock        ; clock       ; 1.000        ; 0.144      ; 5.476      ;
; -4.344 ; Riscv:u|DecodeStage:decodeStage|IdExRg[7]  ; Riscv:u|ExStage:executionStage|exMemRg[66] ; clock        ; clock       ; 1.000        ; 0.138      ; 5.469      ;
; -4.342 ; Riscv:u|DecodeStage:decodeStage|IdExRg[10] ; Riscv:u|ExStage:executionStage|exMemRg[37] ; clock        ; clock       ; 1.000        ; -0.046     ; 5.283      ;
; -4.341 ; Riscv:u|DecodeStage:decodeStage|IdExRg[12] ; Riscv:u|ExStage:executionStage|exMemRg[49] ; clock        ; clock       ; 1.000        ; 0.127      ; 5.455      ;
; -4.340 ; Riscv:u|ExStage:executionStage|exMemRg[1]  ; Riscv:u|ExStage:executionStage|exMemRg[37] ; clock        ; clock       ; 1.000        ; -0.046     ; 5.281      ;
; -4.338 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[41] ; clock        ; clock       ; 1.000        ; 0.129      ; 5.454      ;
; -4.337 ; Riscv:u|DecodeStage:decodeStage|IdExRg[13] ; Riscv:u|ExStage:executionStage|exMemRg[37] ; clock        ; clock       ; 1.000        ; -0.046     ; 5.278      ;
; -4.336 ; Riscv:u|DecodeStage:decodeStage|IdExRg[8]  ; Riscv:u|ExStage:executionStage|exMemRg[63] ; clock        ; clock       ; 1.000        ; 0.151      ; 5.474      ;
; -4.336 ; Riscv:u|DecodeStage:decodeStage|IdExRg[7]  ; Riscv:u|ExStage:executionStage|exMemRg[49] ; clock        ; clock       ; 1.000        ; 0.127      ; 5.450      ;
; -4.334 ; Riscv:u|DecodeStage:decodeStage|IdExRg[7]  ; Riscv:u|ExStage:executionStage|exMemRg[46] ; clock        ; clock       ; 1.000        ; 0.127      ; 5.448      ;
; -4.334 ; Riscv:u|ExStage:executionStage|exMemRg[0]  ; Riscv:u|ExStage:executionStage|exMemRg[37] ; clock        ; clock       ; 1.000        ; -0.046     ; 5.275      ;
; -4.331 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[66] ; clock        ; clock       ; 1.000        ; 0.145      ; 5.463      ;
; -4.330 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.132      ; 5.449      ;
; -4.325 ; Riscv:u|DecodeStage:decodeStage|IdExRg[7]  ; Riscv:u|ExStage:executionStage|exMemRg[37] ; clock        ; clock       ; 1.000        ; -0.046     ; 5.266      ;
; -4.325 ; Riscv:u|DecodeStage:decodeStage|IdExRg[7]  ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.133      ; 5.445      ;
; -4.324 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[41] ; clock        ; clock       ; 1.000        ; 0.134      ; 5.445      ;
; -4.322 ; Riscv:u|DecodeStage:decodeStage|IdExRg[11] ; Riscv:u|ExStage:executionStage|exMemRg[37] ; clock        ; clock       ; 1.000        ; -0.046     ; 5.263      ;
; -4.322 ; Riscv:u|MemStage:memStage|memRg[0]         ; Riscv:u|ExStage:executionStage|exMemRg[49] ; clock        ; clock       ; 1.000        ; 0.127      ; 5.436      ;
; -4.320 ; Riscv:u|MemStage:memStage|memRg[3]         ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.128      ; 5.435      ;
; -4.319 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[53] ; clock        ; clock       ; 1.000        ; 0.145      ; 5.451      ;
; -4.318 ; Riscv:u|DecodeStage:decodeStage|IdExRg[8]  ; Riscv:u|ExStage:executionStage|exMemRg[42] ; clock        ; clock       ; 1.000        ; 0.127      ; 5.432      ;
; -4.312 ; Riscv:u|MemStage:memStage|memRg[1]         ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.133      ; 5.432      ;
; -4.309 ; Riscv:u|ExStage:executionStage|exMemRg[3]  ; Riscv:u|ExStage:executionStage|exMemRg[37] ; clock        ; clock       ; 1.000        ; -0.046     ; 5.250      ;
; -4.308 ; Riscv:u|MemStage:memStage|memRg[0]         ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.138      ; 5.433      ;
; -4.307 ; Riscv:u|ExStage:executionStage|exMemRg[2]  ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.133      ; 5.427      ;
; -4.306 ; Riscv:u|MemStage:memStage|memRg[2]         ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.138      ; 5.431      ;
; -4.306 ; Riscv:u|DecodeStage:decodeStage|IdExRg[7]  ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.128      ; 5.421      ;
; -4.305 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[53] ; clock        ; clock       ; 1.000        ; 0.150      ; 5.442      ;
; -4.304 ; Riscv:u|DecodeStage:decodeStage|IdExRg[8]  ; Riscv:u|ExStage:executionStage|exMemRg[56] ; clock        ; clock       ; 1.000        ; 0.137      ; 5.428      ;
; -4.304 ; Riscv:u|ExStage:executionStage|exMemRg[1]  ; Riscv:u|ExStage:executionStage|exMemRg[49] ; clock        ; clock       ; 1.000        ; 0.127      ; 5.418      ;
; -4.303 ; Riscv:u|MemStage:memStage|memRg[2]         ; Riscv:u|ExStage:executionStage|exMemRg[49] ; clock        ; clock       ; 1.000        ; 0.127      ; 5.417      ;
; -4.299 ; Riscv:u|DecodeStage:decodeStage|IdExRg[13] ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.138      ; 5.424      ;
; -4.298 ; Riscv:u|DecodeStage:decodeStage|IdExRg[12] ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.128      ; 5.413      ;
; -4.298 ; Riscv:u|ExStage:executionStage|exMemRg[0]  ; Riscv:u|ExStage:executionStage|exMemRg[49] ; clock        ; clock       ; 1.000        ; 0.127      ; 5.412      ;
; -4.297 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[66] ; clock        ; clock       ; 1.000        ; 0.142      ; 5.426      ;
; -4.297 ; Riscv:u|MemStage:memStage|memRg[0]         ; Riscv:u|ExStage:executionStage|exMemRg[46] ; clock        ; clock       ; 1.000        ; 0.127      ; 5.411      ;
; -4.295 ; Riscv:u|DecodeStage:decodeStage|IdExRg[10] ; Riscv:u|ExStage:executionStage|exMemRg[49] ; clock        ; clock       ; 1.000        ; 0.127      ; 5.409      ;
; -4.292 ; Riscv:u|MemStage:memStage|memRg[3]         ; Riscv:u|ExStage:executionStage|exMemRg[63] ; clock        ; clock       ; 1.000        ; 0.151      ; 5.430      ;
; -4.291 ; Riscv:u|DecodeStage:decodeStage|IdExRg[8]  ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.048     ; 5.230      ;
; -4.290 ; Riscv:u|DecodeStage:decodeStage|IdExRg[13] ; Riscv:u|ExStage:executionStage|exMemRg[49] ; clock        ; clock       ; 1.000        ; 0.127      ; 5.404      ;
; -4.284 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[42] ; clock        ; clock       ; 1.000        ; 0.131      ; 5.402      ;
; -4.283 ; Riscv:u|DecodeStage:decodeStage|IdExRg[8]  ; Riscv:u|ExStage:executionStage|exMemRg[41] ; clock        ; clock       ; 1.000        ; 0.127      ; 5.397      ;
; -4.282 ; Riscv:u|DecodeStage:decodeStage|IdExRg[12] ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.138      ; 5.407      ;
; -4.281 ; Riscv:u|ExStage:executionStage|exMemRg[1]  ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.138      ; 5.406      ;
; -4.279 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[63] ; clock        ; clock       ; 1.000        ; 0.153      ; 5.419      ;
; -4.278 ; Riscv:u|DecodeStage:decodeStage|IdExRg[7]  ; Riscv:u|ExStage:executionStage|exMemRg[63] ; clock        ; clock       ; 1.000        ; 0.151      ; 5.416      ;
; -4.278 ; Riscv:u|MemStage:memStage|memRg[2]         ; Riscv:u|ExStage:executionStage|exMemRg[46] ; clock        ; clock       ; 1.000        ; 0.127      ; 5.392      ;
; -4.275 ; Riscv:u|DecodeStage:decodeStage|IdExRg[11] ; Riscv:u|ExStage:executionStage|exMemRg[49] ; clock        ; clock       ; 1.000        ; 0.127      ; 5.389      ;
; -4.275 ; Riscv:u|ExStage:executionStage|exMemRg[0]  ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.138      ; 5.400      ;
; -4.274 ; Riscv:u|MemStage:memStage|memRg[3]         ; Riscv:u|ExStage:executionStage|exMemRg[42] ; clock        ; clock       ; 1.000        ; 0.127      ; 5.388      ;
; -4.274 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.142      ; 5.403      ;
; -4.273 ; Riscv:u|MemStage:memStage|memRg[3]         ; Riscv:u|ExStage:executionStage|exMemRg[50] ; clock        ; clock       ; 1.000        ; 0.143      ; 5.403      ;
; -4.273 ; Riscv:u|ExStage:executionStage|exMemRg[3]  ; Riscv:u|ExStage:executionStage|exMemRg[49] ; clock        ; clock       ; 1.000        ; 0.127      ; 5.387      ;
; -4.273 ; Riscv:u|MemStage:memStage|memRg[0]         ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.128      ; 5.388      ;
; -4.271 ; Riscv:u|MemStage:memStage|memRg[0]         ; Riscv:u|ExStage:executionStage|exMemRg[66] ; clock        ; clock       ; 1.000        ; 0.138      ; 5.396      ;
; -4.270 ; Riscv:u|DecodeStage:decodeStage|IdExRg[10] ; Riscv:u|ExStage:executionStage|exMemRg[46] ; clock        ; clock       ; 1.000        ; 0.127      ; 5.384      ;
; -4.270 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[56] ; clock        ; clock       ; 1.000        ; 0.141      ; 5.398      ;
; -4.269 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[57] ; clock        ; clock       ; 1.000        ; 0.137      ; 5.393      ;
+--------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.135 ; Riscv:u|ExStage:executionStage|exMemRg[8]            ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_0_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.229      ; 0.468      ;
; 0.135 ; Riscv:u|ExStage:executionStage|exMemRg[10]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_0_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.229      ; 0.468      ;
; 0.137 ; Riscv:u|ExStage:executionStage|exMemRg[11]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_0_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.229      ; 0.470      ;
; 0.141 ; Riscv:u|ExStage:executionStage|exMemRg[30]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.226      ; 0.471      ;
; 0.145 ; Riscv:u|ExStage:executionStage|exMemRg[12]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_0_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.229      ; 0.478      ;
; 0.165 ; Riscv:u|ExStage:executionStage|exMemRg[32]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.224      ; 0.493      ;
; 0.172 ; Riscv:u|FetchStage:fetchStage|pcRg[1]                ; Riscv:u|FetchStage:fetchStage|pcRg[1]                                                                                         ; clock        ; clock       ; 0.000        ; 0.051      ; 0.307      ;
; 0.182 ; Riscv:u|BufferedTx:tx|Tx:tx|shiftReg[0]              ; Riscv:u|BufferedTx:tx|Tx:tx|shiftReg[0]                                                                                       ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Riscv:u|BufferedTx:tx|Tx:tx|shiftReg[9]              ; Riscv:u|BufferedTx:tx|Tx:tx|shiftReg[9]                                                                                       ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Riscv:u|BufferedTx:tx|Buffer:buf_|stateReg           ; Riscv:u|BufferedTx:tx|Buffer:buf_|stateReg                                                                                    ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[0]               ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[0]                                                                                        ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[1]               ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[1]                                                                                        ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[2]               ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[2]                                                                                        ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[3]               ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[3]                                                                                        ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; res_cnt[2]                                           ; res_cnt[2]                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; res_cnt[1]                                           ; res_cnt[1]                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; Riscv:u|DecodeStage:decodeStage|CtlRg[4]             ; Riscv:u|ExStage:executionStage|ctlRg[4]                                                                                       ; clock        ; clock       ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; res_cnt[0]                                           ; res_cnt[0]                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; res_reg1                                             ; res_reg2                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.041      ; 0.315      ;
; 0.193 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[19]               ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[19]                                                                                        ; clock        ; clock       ; 0.000        ; 0.041      ; 0.318      ;
; 0.197 ; res_cnt[0]                                           ; res_cnt[2]                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.041      ; 0.322      ;
; 0.197 ; res_cnt[2]                                           ; res_cnt[0]                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.041      ; 0.322      ;
; 0.198 ; res_cnt[2]                                           ; res_cnt[1]                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.041      ; 0.323      ;
; 0.200 ; Riscv:u|ExStage:executionStage|ctlRg[6]              ; Riscv:u|MemStage:memStage|ctlReg[1]                                                                                           ; clock        ; clock       ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[0]               ; Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[1]                                                                                        ; clock        ; clock       ; 0.000        ; 0.041      ; 0.325      ;
; 0.203 ; res_cnt[2]                                           ; res_reg1                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.041      ; 0.328      ;
; 0.210 ; Riscv:u|ExStage:executionStage|exMemRg[1]            ; Riscv:u|MemStage:memStage|memRg[1]                                                                                            ; clock        ; clock       ; 0.000        ; 0.042      ; 0.336      ;
; 0.247 ; Riscv:u|MemStage:memStage|memRg[35]                  ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_15[30]                                                            ; clock        ; clock       ; 0.000        ; 0.042      ; 0.373      ;
; 0.249 ; Riscv:u|MemStage:memStage|memRg[33]                  ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_15[28]                                                            ; clock        ; clock       ; 0.000        ; 0.041      ; 0.374      ;
; 0.251 ; Riscv:u|dtReg[2]                                     ; Riscv:u|BufferedTx:tx|Buffer:buf_|dataReg[2]                                                                                  ; clock        ; clock       ; 0.000        ; 0.042      ; 0.377      ;
; 0.252 ; Riscv:u|dtReg[3]                                     ; Riscv:u|BufferedTx:tx|Buffer:buf_|dataReg[3]                                                                                  ; clock        ; clock       ; 0.000        ; 0.042      ; 0.378      ;
; 0.253 ; Riscv:u|dtReg[1]                                     ; Riscv:u|BufferedTx:tx|Buffer:buf_|dataReg[1]                                                                                  ; clock        ; clock       ; 0.000        ; 0.042      ; 0.379      ;
; 0.258 ; Riscv:u|MemStage:memStage|memRg[13]                  ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_15[8]                                                             ; clock        ; clock       ; 0.000        ; 0.042      ; 0.384      ;
; 0.259 ; Riscv:u|MemStage:memStage|memRg[14]                  ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_15[9]                                                             ; clock        ; clock       ; 0.000        ; 0.042      ; 0.385      ;
; 0.259 ; Riscv:u|FetchStage:fetchStage|ifRg[30]               ; Riscv:u|DecodeStage:decodeStage|IdExRg[35]                                                                                    ; clock        ; clock       ; 0.000        ; 0.042      ; 0.385      ;
; 0.261 ; Riscv:u|DecodeStage:decodeStage|IdExRg[85]           ; Riscv:u|ExStage:executionStage|exMemRg[33]                                                                                    ; clock        ; clock       ; 0.000        ; 0.245      ; 0.590      ;
; 0.264 ; Riscv:u|dtReg[6]                                     ; Riscv:u|BufferedTx:tx|Buffer:buf_|dataReg[6]                                                                                  ; clock        ; clock       ; 0.000        ; 0.042      ; 0.390      ;
; 0.265 ; res_reg2                                             ; int_res                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.042      ; 0.391      ;
; 0.270 ; Riscv:u|ExStage:executionStage|ctlRg[5]              ; Riscv:u|MemStage:memStage|ctlReg[0]                                                                                           ; clock        ; clock       ; 0.000        ; 0.042      ; 0.396      ;
; 0.284 ; Riscv:u|ExStage:executionStage|exMemRg[35]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.227      ; 0.615      ;
; 0.292 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[10]               ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[10]                                                                                        ; clock        ; clock       ; 0.000        ; 0.041      ; 0.417      ;
; 0.293 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[13]               ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[13]                                                                                        ; clock        ; clock       ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[2]                ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[2]                                                                                         ; clock        ; clock       ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[6]                ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[6]                                                                                         ; clock        ; clock       ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[7]                ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[7]                                                                                         ; clock        ; clock       ; 0.000        ; 0.041      ; 0.418      ;
; 0.294 ; Riscv:u|cntReg[1]                                    ; Riscv:u|cntReg[1]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; Riscv:u|cntReg[3]                                    ; Riscv:u|cntReg[3]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; Riscv:u|cntReg[5]                                    ; Riscv:u|cntReg[5]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[4]                ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[4]                                                                                         ; clock        ; clock       ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[5]                ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[5]                                                                                         ; clock        ; clock       ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[11]               ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[11]                                                                                        ; clock        ; clock       ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[12]               ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[12]                                                                                        ; clock        ; clock       ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[14]               ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[14]                                                                                        ; clock        ; clock       ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[18]               ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[18]                                                                                        ; clock        ; clock       ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[16]               ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[16]                                                                                        ; clock        ; clock       ; 0.000        ; 0.041      ; 0.419      ;
; 0.295 ; Riscv:u|cntReg[2]                                    ; Riscv:u|cntReg[2]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; Riscv:u|cntReg[4]                                    ; Riscv:u|cntReg[4]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; Riscv:u|cntReg[6]                                    ; Riscv:u|cntReg[6]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[1]                ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[1]                                                                                         ; clock        ; clock       ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[3]                ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[3]                                                                                         ; clock        ; clock       ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[15]               ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[15]                                                                                        ; clock        ; clock       ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[17]               ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[17]                                                                                        ; clock        ; clock       ; 0.000        ; 0.041      ; 0.420      ;
; 0.298 ; Riscv:u|cntReg[7]                                    ; Riscv:u|cntReg[7]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.041      ; 0.423      ;
; 0.299 ; res_cnt[0]                                           ; res_cnt[1]                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.041      ; 0.424      ;
; 0.300 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[8]                ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[8]                                                                                         ; clock        ; clock       ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[9]                ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[9]                                                                                         ; clock        ; clock       ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; Riscv:u|FetchStage:fetchStage|pcRg[5]                ; Riscv:u|FetchStage:fetchStage|ifRg[13]                                                                                        ; clock        ; clock       ; 0.000        ; 0.049      ; 0.434      ;
; 0.301 ; res_cnt[1]                                           ; res_cnt[2]                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; res_cnt[1]                                           ; res_cnt[0]                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.041      ; 0.426      ;
; 0.303 ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[0]                ; Riscv:u|BufferedTx:tx|Tx:tx|cntReg[0]                                                                                         ; clock        ; clock       ; 0.000        ; 0.041      ; 0.428      ;
; 0.304 ; Riscv:u|cntReg[0]                                    ; Riscv:u|cntReg[0]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.041      ; 0.429      ;
; 0.309 ; Riscv:u|ExStage:executionStage|exMemRg[31]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.237      ; 0.650      ;
; 0.311 ; Riscv:u|ExStage:executionStage|exMemRg[24]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_2_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.226      ; 0.641      ;
; 0.313 ; Riscv:u|FetchStage:fetchStage|pcRg[3]                ; Riscv:u|FetchStage:fetchStage|ifRg[13]                                                                                        ; clock        ; clock       ; 0.000        ; 0.049      ; 0.446      ;
; 0.315 ; Riscv:u|FetchStage:fetchStage|ifRg[22]               ; Riscv:u|DecodeStage:decodeStage|IdExRg[27]                                                                                    ; clock        ; clock       ; 0.000        ; 0.042      ; 0.441      ;
; 0.320 ; res_cnt[1]                                           ; res_reg1                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.041      ; 0.445      ;
; 0.321 ; Riscv:u|DecodeStage:decodeStage|IdExRg[88]           ; Riscv:u|ExStage:executionStage|exMemRg[36]                                                                                    ; clock        ; clock       ; 0.000        ; 0.051      ; 0.456      ;
; 0.321 ; res_cnt[0]                                           ; res_reg1                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.041      ; 0.446      ;
; 0.322 ; Riscv:u|DecodeStage:decodeStage|IdExRg[86]           ; Riscv:u|ExStage:executionStage|exMemRg[34]                                                                                    ; clock        ; clock       ; 0.000        ; 0.050      ; 0.456      ;
; 0.323 ; Riscv:u|ExStage:executionStage|exMemRg[52]           ; Riscv:u|ExStage:executionStage|exMemRg[20]                                                                                    ; clock        ; clock       ; 0.000        ; 0.051      ; 0.458      ;
; 0.327 ; Riscv:u|ExStage:executionStage|exMemRg[14]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_1_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.222      ; 0.653      ;
; 0.328 ; Riscv:u|MemStage:memStage|memRg[34]                  ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_15[29]                                                            ; clock        ; clock       ; 0.000        ; 0.044      ; 0.456      ;
; 0.328 ; Riscv:u|DecodeStage:decodeStage|IdExRg[79]           ; Riscv:u|ExStage:executionStage|exMemRg[27]                                                                                    ; clock        ; clock       ; 0.000        ; 0.245      ; 0.657      ;
; 0.330 ; Riscv:u|DecodeStage:decodeStage|IdExRg[84]           ; Riscv:u|ExStage:executionStage|exMemRg[32]                                                                                    ; clock        ; clock       ; 0.000        ; 0.042      ; 0.456      ;
; 0.330 ; Riscv:u|ExStage:executionStage|exMemRg[18]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_1_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.034      ; 0.468      ;
; 0.332 ; Riscv:u|MemStage:memStage|Memory:dataMem|rdData_2[1] ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_15[17]                                                            ; clock        ; clock       ; 0.000        ; 0.042      ; 0.458      ;
; 0.333 ; Riscv:u|MemStage:memStage|Memory:dataMem|rdData_3[6] ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_15[30]                                                            ; clock        ; clock       ; 0.000        ; 0.042      ; 0.459      ;
; 0.335 ; Riscv:u|ExStage:executionStage|exMemRg[0]            ; Riscv:u|MemStage:memStage|memRg[0]                                                                                            ; clock        ; clock       ; 0.000        ; 0.042      ; 0.461      ;
; 0.338 ; Riscv:u|MemStage:memStage|memRg[12]                  ; Riscv:u|dtReg[7]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.035      ; 0.457      ;
; 0.338 ; Riscv:u|FetchStage:fetchStage|ifRg[8]                ; Riscv:u|DecodeStage:decodeStage|IdExRg[1]                                                                                     ; clock        ; clock       ; 0.000        ; 0.242      ; 0.664      ;
; 0.340 ; Riscv:u|ExStage:executionStage|exMemRg[6]            ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_0_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.216      ; 0.660      ;
; 0.340 ; Riscv:u|ExStage:executionStage|exMemRg[17]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_1_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.034      ; 0.478      ;
; 0.343 ; Riscv:u|ExStage:executionStage|exMemRg[13]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_1_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.030      ; 0.477      ;
; 0.345 ; Riscv:u|ExStage:executionStage|exMemRg[33]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.031      ; 0.480      ;
; 0.347 ; Riscv:u|FetchStage:fetchStage|ifRg[26]               ; Riscv:u|DecodeStage:decodeStage|IdExRg[34]                                                                                    ; clock        ; clock       ; 0.000        ; 0.043      ; 0.474      ;
; 0.348 ; Riscv:u|ExStage:executionStage|exMemRg[15]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_1_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.030      ; 0.482      ;
; 0.350 ; Riscv:u|ExStage:executionStage|exMemRg[7]            ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_0_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.027      ; 0.481      ;
; 0.350 ; Riscv:u|ExStage:executionStage|exMemRg[9]            ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_0_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.027      ; 0.481      ;
; 0.352 ; Riscv:u|ExStage:executionStage|exMemRg[25]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_2_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.023      ; 0.479      ;
; 0.353 ; Riscv:u|DecodeStage:decodeStage|IdExRg[58]           ; Riscv:u|ExStage:executionStage|exMemRg[6]                                                                                     ; clock        ; clock       ; 0.000        ; 0.042      ; 0.479      ;
+-------+------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -9.848    ; 0.135 ; N/A      ; N/A     ; -3.000              ;
;  clock           ; -9.848    ; 0.135 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -3790.933 ; 0.0   ; 0.0      ; 0.0     ; -1095.441           ;
;  clock           ; -3790.933 ; 0.000 ; N/A      ; N/A     ; -1095.441           ;
+------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; txd           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rxd                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clock                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; txd           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.151 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.151 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; txd           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; txd           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 1036480  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 1036480  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clock  ; clock ; Base ; Constrained ;
+--------+-------+------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; txd         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; txd         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Mon May  4 14:37:27 2020
Info: Command: quartus_sta riscv -c riscv
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'riscv.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -9.848
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.848           -3790.933 clock 
Info (332146): Worst-case hold slack is 0.332
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.332               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1095.441 clock 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -9.055
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.055           -3422.735 clock 
Info (332146): Worst-case hold slack is 0.337
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.337               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1094.913 clock 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.453           -1534.047 clock 
Info (332146): Worst-case hold slack is 0.135
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.135               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1088.037 clock 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 924 megabytes
    Info: Processing ended: Mon May  4 14:37:30 2020
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


