// Seed: 2214978809
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_3 = 32'd24
) (
    input supply1 id_0,
    output logic id_1,
    output wor id_2,
    input wand _id_3,
    input wire id_4
);
  wire [id_3 : -1] id_6;
  wire id_7;
  ;
  module_0 modCall_1 (
      id_6,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  always @(posedge id_0) begin : LABEL_0
    id_1 <= 1;
  end
endmodule
