<stg><name>k2c_dense.2</name>


<trans_list>

<trans id="80" from="1" to="2">
<condition id="33">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="1" to="13">
<condition id="32">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="2" to="3">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="3" to="12">
<condition id="37">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="3" to="4">
<condition id="39">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="4" to="5">
<condition id="40">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="4" to="3">
<condition id="51">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="5" to="6">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="6" to="7">
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="7" to="8">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="8" to="9">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="9" to="10">
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="10" to="11">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="11" to="4">
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="12" to="17">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="13" to="14">
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="14" to="15">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="15" to="16">
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="16" to="17">
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %bias_numel_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %bias_numel_read)

]]></Node>
<StgValue><ssdm name="bias_numel_read_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %kernel_numel_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %kernel_numel_read)

]]></Node>
<StgValue><ssdm name="kernel_numel_read_2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %kernel_ndim_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %kernel_ndim_read)

]]></Node>
<StgValue><ssdm name="kernel_ndim_read_2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %input_numel_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_numel_read)

]]></Node>
<StgValue><ssdm name="input_numel_read_2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %input_ndim_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_ndim_read)

]]></Node>
<StgValue><ssdm name="input_ndim_read_2"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %output_numel_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %output_numel_read)

]]></Node>
<StgValue><ssdm name="output_numel_read_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp = icmp ult i64 %input_ndim_read_2, 3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp, label %_ifconv, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_5 = add i64 %input_ndim_read_2, -1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="32" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64">
<![CDATA[
:1  call fastcc void @k2c_dot.1([80000 x float]* %output_array, [80000 x float]* %input_array, i64 %input_ndim_read_2, i64 %input_numel_read_2, [5 x i64]* %input_shape, [80000 x float]* %kernel_array, i64 %kernel_ndim_read_2, i64 %kernel_numel_read_2, [5 x i64]* %kernel_shape, i64 %tmp_5)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:0  %tmp_70 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %input_ndim_read_2, i32 1, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv:1  %icmp = icmp ne i63 %tmp_70, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2  %input_shape_addr = getelementptr [5 x i64]* %input_shape, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="input_shape_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="3">
<![CDATA[
_ifconv:3  %outrows = load i64* %input_shape_addr, align 8

]]></Node>
<StgValue><ssdm name="outrows"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:5  %kernel_shape_addr = getelementptr [5 x i64]* %kernel_shape, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="kernel_shape_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="3">
<![CDATA[
_ifconv:6  %outcols = load i64* %kernel_shape_addr, align 8

]]></Node>
<StgValue><ssdm name="outcols"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="34" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="32" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64">
<![CDATA[
:1  call fastcc void @k2c_dot.1([80000 x float]* %output_array, [80000 x float]* %input_array, i64 %input_ndim_read_2, i64 %input_numel_read_2, [5 x i64]* %input_shape, [80000 x float]* %kernel_array, i64 %kernel_ndim_read_2, i64 %kernel_numel_read_2, [5 x i64]* %kernel_shape, i64 %tmp_5)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %i_i = phi i64 [ 0, %1 ], [ %i, %4 ]

]]></Node>
<StgValue><ssdm name="i_i"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_i = icmp ult i64 %i_i, %output_numel_read_2

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_i, label %.preheader.i.preheader, label %k2c_bias_add.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.preheader:0  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64">
<![CDATA[
k2c_bias_add.exit:0  call fastcc void @k2c_relu_func([80000 x float]* %output_array, i64 %output_numel_read_2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader.i:0  %j_i = phi i64 [ %j, %3 ], [ 0, %.preheader.i.preheader ]

]]></Node>
<StgValue><ssdm name="j_i"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="18" op_0_bw="64">
<![CDATA[
.preheader.i:1  %tmp_71 = trunc i64 %j_i to i18

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.i:2  %exitcond_i = icmp eq i64 %j_i, %bias_numel_read_2

]]></Node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.i:3  %j = add i64 1, %j_i

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:4  br i1 %exitcond_i, label %4, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %bias_array_addr = getelementptr [80000 x float]* %bias_array, i64 0, i64 %j_i

]]></Node>
<StgValue><ssdm name="bias_array_addr"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="17">
<![CDATA[
:1  %bias_array_load = load float* %bias_array_addr, align 4

]]></Node>
<StgValue><ssdm name="bias_array_load"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="18" op_0_bw="64">
<![CDATA[
:2  %tmp_72 = trunc i64 %i_i to i18

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:3  %tmp_i_39 = add i18 %tmp_72, %tmp_71

]]></Node>
<StgValue><ssdm name="tmp_i_39"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="18">
<![CDATA[
:4  %tmp_i_cast = zext i18 %tmp_i_39 to i64

]]></Node>
<StgValue><ssdm name="tmp_i_cast"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %output_array_addr = getelementptr [80000 x float]* %output_array, i64 0, i64 %tmp_i_cast

]]></Node>
<StgValue><ssdm name="output_array_addr"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="17">
<![CDATA[
:6  %output_array_load = load float* %output_array_addr, align 4

]]></Node>
<StgValue><ssdm name="output_array_load"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %i = add i64 %i_i, %bias_numel_read_2

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="55" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="17">
<![CDATA[
:1  %bias_array_load = load float* %bias_array_addr, align 4

]]></Node>
<StgValue><ssdm name="bias_array_load"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="17">
<![CDATA[
:6  %output_array_load = load float* %output_array_addr, align 4

]]></Node>
<StgValue><ssdm name="output_array_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="57" st_id="6" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_26_i = fadd float %output_array_load, %bias_array_load

]]></Node>
<StgValue><ssdm name="tmp_26_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="58" st_id="7" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_26_i = fadd float %output_array_load, %bias_array_load

]]></Node>
<StgValue><ssdm name="tmp_26_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="59" st_id="8" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_26_i = fadd float %output_array_load, %bias_array_load

]]></Node>
<StgValue><ssdm name="tmp_26_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="60" st_id="9" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_26_i = fadd float %output_array_load, %bias_array_load

]]></Node>
<StgValue><ssdm name="tmp_26_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="61" st_id="10" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_26_i = fadd float %output_array_load, %bias_array_load

]]></Node>
<StgValue><ssdm name="tmp_26_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="62" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="32" op_1_bw="17">
<![CDATA[
:8  store float %tmp_26_i, float* %output_array_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="64" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64">
<![CDATA[
k2c_bias_add.exit:0  call fastcc void @k2c_relu_func([80000 x float]* %output_array, i64 %output_numel_read_2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
k2c_bias_add.exit:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="66" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="3">
<![CDATA[
_ifconv:3  %outrows = load i64* %input_shape_addr, align 8

]]></Node>
<StgValue><ssdm name="outrows"/></StgValue>
</operation>

<operation id="67" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:4  %outrows1 = select i1 %icmp, i64 %outrows, i64 1

]]></Node>
<StgValue><ssdm name="outrows1"/></StgValue>
</operation>

<operation id="68" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="3">
<![CDATA[
_ifconv:6  %outcols = load i64* %kernel_shape_addr, align 8

]]></Node>
<StgValue><ssdm name="outcols"/></StgValue>
</operation>

<operation id="69" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:7  %kernel_shape_addr_1 = getelementptr [5 x i64]* %kernel_shape, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="kernel_shape_addr_1"/></StgValue>
</operation>

<operation id="70" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="3">
<![CDATA[
_ifconv:8  %innerdim = load i64* %kernel_shape_addr_1, align 8

]]></Node>
<StgValue><ssdm name="innerdim"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="71" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="3">
<![CDATA[
_ifconv:8  %innerdim = load i64* %kernel_shape_addr_1, align 8

]]></Node>
<StgValue><ssdm name="innerdim"/></StgValue>
</operation>

<operation id="72" st_id="14" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:9  %outsize = mul i64 %outcols, %outrows1

]]></Node>
<StgValue><ssdm name="outsize"/></StgValue>
</operation>

<operation id="73" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="64" op_6_bw="64" op_7_bw="64">
<![CDATA[
_ifconv:10  call fastcc void @k2c_affine_matmul([80000 x float]* %output_array, [80000 x float]* %input_array, [80000 x float]* %kernel_array, [80000 x float]* %bias_array, i64 %outrows1, i64 %outcols, i64 %innerdim)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="74" st_id="15" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:9  %outsize = mul i64 %outcols, %outrows1

]]></Node>
<StgValue><ssdm name="outsize"/></StgValue>
</operation>

<operation id="75" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="64" op_6_bw="64" op_7_bw="64">
<![CDATA[
_ifconv:10  call fastcc void @k2c_affine_matmul([80000 x float]* %output_array, [80000 x float]* %input_array, [80000 x float]* %kernel_array, [80000 x float]* %bias_array, i64 %outrows1, i64 %outcols, i64 %innerdim)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="76" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64">
<![CDATA[
_ifconv:11  call fastcc void @k2c_relu_func([80000 x float]* %output_array, i64 %outsize)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="77" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64">
<![CDATA[
_ifconv:11  call fastcc void @k2c_relu_func([80000 x float]* %output_array, i64 %outsize)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:12  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
