<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/MCA/Context.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_cb45c0f3679d3f959ecd5a490a86aa87.html">MCA</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">Context.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="Context_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===---------------------------- Context.cpp -------------------*- C++ -*-===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span><span class="comment"></span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/// \file</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// This file defines a class for holding ownership of various simulated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/// hardware units.  A Context also provides a utility routine for constructing</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">/// a default out-of-order pipeline with fetch, dispatch, execute, and retire</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">/// stages.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"></span><span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Context_8h.html">llvm/MCA/Context.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RegisterFile_8h.html">llvm/MCA/HardwareUnits/RegisterFile.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RetireControlUnit_8h.html">llvm/MCA/HardwareUnits/RetireControlUnit.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Scheduler_8h.html">llvm/MCA/HardwareUnits/Scheduler.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DispatchStage_8h.html">llvm/MCA/Stages/DispatchStage.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="EntryStage_8h.html">llvm/MCA/Stages/EntryStage.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ExecuteStage_8h.html">llvm/MCA/Stages/ExecuteStage.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MicroOpQueueStage_8h.html">llvm/MCA/Stages/MicroOpQueueStage.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RetireStage_8h.html">llvm/MCA/Stages/RetireStage.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="keyword">namespace </span>mca {</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;std::unique_ptr&lt;Pipeline&gt;</div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1Context.html#a20e594cad96c9ebbfe86d6e1ed5eaba9">   31</a></span>&#160;<a class="code" href="classllvm_1_1mca_1_1Context.html#a20e594cad96c9ebbfe86d6e1ed5eaba9">Context::createDefaultPipeline</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1mca_1_1PipelineOptions.html">PipelineOptions</a> &amp;Opts, <a class="code" href="classllvm_1_1mca_1_1SourceMgr.html">SourceMgr</a> &amp;<a class="code" href="namespacellvm.html#a5f3f23062c5d5636bee27c54f4a407f0">SrcMgr</a>) {</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCSchedModel.html">MCSchedModel</a> &amp;SM = STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#af15578b4490afbb57377b0ee83d376bb">getSchedModel</a>();</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;  <span class="comment">// Create the hardware units defining the backend.</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;  <span class="keyword">auto</span> RCU = std::make_unique&lt;RetireControlUnit&gt;(SM);</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;  <span class="keyword">auto</span> PRF = std::make_unique&lt;RegisterFile&gt;(SM, MRI, Opts.<a class="code" href="structllvm_1_1mca_1_1PipelineOptions.html#a446906c0241a2ba8cff6713dc7a35cb2">RegisterFileSize</a>);</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;  <span class="keyword">auto</span> LSU = std::make_unique&lt;LSUnit&gt;(SM, Opts.<a class="code" href="structllvm_1_1mca_1_1PipelineOptions.html#a0d5d115efc4e229156b51d9ce25b6793">LoadQueueSize</a>,</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;                                       Opts.<a class="code" href="structllvm_1_1mca_1_1PipelineOptions.html#a0ca056c4b6038467f238b6f91cd7c74e">StoreQueueSize</a>, Opts.<a class="code" href="structllvm_1_1mca_1_1PipelineOptions.html#a6df186c732754aa0cfaabb93572a8d07">AssumeNoAlias</a>);</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  <span class="keyword">auto</span> HWS = std::make_unique&lt;Scheduler&gt;(SM, *LSU);</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  <span class="comment">// Create the pipeline stages.</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  <span class="keyword">auto</span> Fetch = std::make_unique&lt;EntryStage&gt;(<a class="code" href="namespacellvm.html#a5f3f23062c5d5636bee27c54f4a407f0">SrcMgr</a>);</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  <span class="keyword">auto</span> Dispatch = std::make_unique&lt;DispatchStage&gt;(STI, MRI, Opts.<a class="code" href="structllvm_1_1mca_1_1PipelineOptions.html#a5f5ee31e12d1dfbc4295181b0de64434">DispatchWidth</a>,</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;                                                   *RCU, *PRF);</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  <span class="keyword">auto</span> Execute =</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;      std::make_unique&lt;ExecuteStage&gt;(*HWS, Opts.<a class="code" href="structllvm_1_1mca_1_1PipelineOptions.html#a512954901c309ef36e6add328f458871">EnableBottleneckAnalysis</a>);</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  <span class="keyword">auto</span> Retire = std::make_unique&lt;RetireStage&gt;(*RCU, *PRF, *LSU);</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <span class="comment">// Pass the ownership of all the hardware units to this Context.</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <a class="code" href="classllvm_1_1mca_1_1Context.html#ade3369aca1d7613aaa9356e6a38ceb00">addHardwareUnit</a>(std::move(RCU));</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <a class="code" href="classllvm_1_1mca_1_1Context.html#ade3369aca1d7613aaa9356e6a38ceb00">addHardwareUnit</a>(std::move(PRF));</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <a class="code" href="classllvm_1_1mca_1_1Context.html#ade3369aca1d7613aaa9356e6a38ceb00">addHardwareUnit</a>(std::move(LSU));</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <a class="code" href="classllvm_1_1mca_1_1Context.html#ade3369aca1d7613aaa9356e6a38ceb00">addHardwareUnit</a>(std::move(HWS));</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <span class="comment">// Build the pipeline.</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <span class="keyword">auto</span> StagePipeline = std::make_unique&lt;Pipeline&gt;();</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  StagePipeline-&gt;appendStage(std::move(Fetch));</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <span class="keywordflow">if</span> (Opts.<a class="code" href="structllvm_1_1mca_1_1PipelineOptions.html#a3ad9f723e0a60f417aab427cb93b9dc5">MicroOpQueueSize</a>)</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    StagePipeline-&gt;appendStage(std::make_unique&lt;MicroOpQueueStage&gt;(</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        Opts.<a class="code" href="structllvm_1_1mca_1_1PipelineOptions.html#a3ad9f723e0a60f417aab427cb93b9dc5">MicroOpQueueSize</a>, Opts.<a class="code" href="structllvm_1_1mca_1_1PipelineOptions.html#ac8664b52385f44ea435a4066e33bd95f">DecodersThroughput</a>));</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  StagePipeline-&gt;appendStage(std::move(Dispatch));</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  StagePipeline-&gt;appendStage(std::move(Execute));</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  StagePipeline-&gt;appendStage(std::move(Retire));</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <span class="keywordflow">return</span> StagePipeline;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;}</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;} <span class="comment">// namespace mca</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;} <span class="comment">// namespace llvm</span></div><div class="ttc" id="structllvm_1_1mca_1_1PipelineOptions_html_a0ca056c4b6038467f238b6f91cd7c74e"><div class="ttname"><a href="structllvm_1_1mca_1_1PipelineOptions.html#a0ca056c4b6038467f238b6f91cd7c74e">llvm::mca::PipelineOptions::StoreQueueSize</a></div><div class="ttdeci">unsigned StoreQueueSize</div><div class="ttdef"><b>Definition:</b> <a href="Context_8h_source.html#l00045">Context.h:45</a></div></div>
<div class="ttc" id="RetireStage_8h_html"><div class="ttname"><a href="RetireStage_8h.html">RetireStage.h</a></div><div class="ttdoc">This file defines the retire stage of a default instruction pipeline. </div></div>
<div class="ttc" id="classllvm_1_1mca_1_1Context_html_ade3369aca1d7613aaa9356e6a38ceb00"><div class="ttname"><a href="classllvm_1_1mca_1_1Context.html#ade3369aca1d7613aaa9356e6a38ceb00">llvm::mca::Context::addHardwareUnit</a></div><div class="ttdeci">void addHardwareUnit(std::unique_ptr&lt; HardwareUnit &gt; H)</div><div class="ttdef"><b>Definition:</b> <a href="Context_8h_source.html#l00063">Context.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1Context_html_a20e594cad96c9ebbfe86d6e1ed5eaba9"><div class="ttname"><a href="classllvm_1_1mca_1_1Context.html#a20e594cad96c9ebbfe86d6e1ed5eaba9">llvm::mca::Context::createDefaultPipeline</a></div><div class="ttdeci">std::unique_ptr&lt; Pipeline &gt; createDefaultPipeline(const PipelineOptions &amp;Opts, SourceMgr &amp;SrcMgr)</div><div class="ttdoc">Construct a basic pipeline for simulating an out-of-order pipeline. </div><div class="ttdef"><b>Definition:</b> <a href="Context_8cpp_source.html#l00031">Context.cpp:31</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="namespacellvm_html_a5f3f23062c5d5636bee27c54f4a407f0"><div class="ttname"><a href="namespacellvm.html#a5f3f23062c5d5636bee27c54f4a407f0">llvm::SrcMgr</a></div><div class="ttdeci">SourceMgr SrcMgr</div><div class="ttdef"><b>Definition:</b> <a href="TableGen_2Error_8cpp_source.html#l00023">Error.cpp:23</a></div></div>
<div class="ttc" id="RetireControlUnit_8h_html"><div class="ttname"><a href="RetireControlUnit_8h.html">RetireControlUnit.h</a></div><div class="ttdoc">This file simulates the hardware responsible for retiring instructions. </div></div>
<div class="ttc" id="structllvm_1_1mca_1_1PipelineOptions_html"><div class="ttname"><a href="structllvm_1_1mca_1_1PipelineOptions.html">llvm::mca::PipelineOptions</a></div><div class="ttdoc">This is a convenience struct to hold the parameters necessary for creating the pre-built &quot;default&quot; ou...</div><div class="ttdef"><b>Definition:</b> <a href="Context_8h_source.html#l00032">Context.h:32</a></div></div>
<div class="ttc" id="ExecuteStage_8h_html"><div class="ttname"><a href="ExecuteStage_8h.html">ExecuteStage.h</a></div><div class="ttdoc">This file defines the execution stage of a default instruction pipeline. </div></div>
<div class="ttc" id="structllvm_1_1mca_1_1PipelineOptions_html_a3ad9f723e0a60f417aab427cb93b9dc5"><div class="ttname"><a href="structllvm_1_1mca_1_1PipelineOptions.html#a3ad9f723e0a60f417aab427cb93b9dc5">llvm::mca::PipelineOptions::MicroOpQueueSize</a></div><div class="ttdeci">unsigned MicroOpQueueSize</div><div class="ttdef"><b>Definition:</b> <a href="Context_8h_source.html#l00040">Context.h:40</a></div></div>
<div class="ttc" id="structllvm_1_1mca_1_1PipelineOptions_html_ac8664b52385f44ea435a4066e33bd95f"><div class="ttname"><a href="structllvm_1_1mca_1_1PipelineOptions.html#ac8664b52385f44ea435a4066e33bd95f">llvm::mca::PipelineOptions::DecodersThroughput</a></div><div class="ttdeci">unsigned DecodersThroughput</div><div class="ttdef"><b>Definition:</b> <a href="Context_8h_source.html#l00041">Context.h:41</a></div></div>
<div class="ttc" id="Context_8h_html"><div class="ttname"><a href="Context_8h.html">Context.h</a></div><div class="ttdoc">This file defines a class for holding ownership of various simulated hardware units. </div></div>
<div class="ttc" id="structllvm_1_1mca_1_1PipelineOptions_html_a446906c0241a2ba8cff6713dc7a35cb2"><div class="ttname"><a href="structllvm_1_1mca_1_1PipelineOptions.html#a446906c0241a2ba8cff6713dc7a35cb2">llvm::mca::PipelineOptions::RegisterFileSize</a></div><div class="ttdeci">unsigned RegisterFileSize</div><div class="ttdef"><b>Definition:</b> <a href="Context_8h_source.html#l00043">Context.h:43</a></div></div>
<div class="ttc" id="EntryStage_8h_html"><div class="ttname"><a href="EntryStage_8h.html">EntryStage.h</a></div><div class="ttdoc">This file defines the Entry stage of an instruction pipeline. </div></div>
<div class="ttc" id="RegisterFile_8h_html"><div class="ttname"><a href="RegisterFile_8h.html">RegisterFile.h</a></div><div class="ttdoc">This file defines a register mapping file class. </div></div>
<div class="ttc" id="structllvm_1_1mca_1_1PipelineOptions_html_a6df186c732754aa0cfaabb93572a8d07"><div class="ttname"><a href="structllvm_1_1mca_1_1PipelineOptions.html#a6df186c732754aa0cfaabb93572a8d07">llvm::mca::PipelineOptions::AssumeNoAlias</a></div><div class="ttdeci">bool AssumeNoAlias</div><div class="ttdef"><b>Definition:</b> <a href="Context_8h_source.html#l00046">Context.h:46</a></div></div>
<div class="ttc" id="structllvm_1_1mca_1_1PipelineOptions_html_a0d5d115efc4e229156b51d9ce25b6793"><div class="ttname"><a href="structllvm_1_1mca_1_1PipelineOptions.html#a0d5d115efc4e229156b51d9ce25b6793">llvm::mca::PipelineOptions::LoadQueueSize</a></div><div class="ttdeci">unsigned LoadQueueSize</div><div class="ttdef"><b>Definition:</b> <a href="Context_8h_source.html#l00044">Context.h:44</a></div></div>
<div class="ttc" id="structllvm_1_1mca_1_1PipelineOptions_html_a5f5ee31e12d1dfbc4295181b0de64434"><div class="ttname"><a href="structllvm_1_1mca_1_1PipelineOptions.html#a5f5ee31e12d1dfbc4295181b0de64434">llvm::mca::PipelineOptions::DispatchWidth</a></div><div class="ttdeci">unsigned DispatchWidth</div><div class="ttdef"><b>Definition:</b> <a href="Context_8h_source.html#l00042">Context.h:42</a></div></div>
<div class="ttc" id="MicroOpQueueStage_8h_html"><div class="ttname"><a href="MicroOpQueueStage_8h.html">MicroOpQueueStage.h</a></div><div class="ttdoc">This file defines a stage that implements a queue of micro opcodes. </div></div>
<div class="ttc" id="DispatchStage_8h_html"><div class="ttname"><a href="DispatchStage_8h.html">DispatchStage.h</a></div><div class="ttdoc">This file models the dispatch component of an instruction pipeline. </div></div>
<div class="ttc" id="classllvm_1_1mca_1_1SourceMgr_html"><div class="ttname"><a href="classllvm_1_1mca_1_1SourceMgr.html">llvm::mca::SourceMgr</a></div><div class="ttdef"><b>Definition:</b> <a href="MCA_2SourceMgr_8h_source.html#l00028">SourceMgr.h:28</a></div></div>
<div class="ttc" id="Scheduler_8h_html"><div class="ttname"><a href="Scheduler_8h.html">Scheduler.h</a></div><div class="ttdoc">A scheduler for Processor Resource Units and Processor Resource Groups. </div></div>
<div class="ttc" id="structllvm_1_1mca_1_1PipelineOptions_html_a512954901c309ef36e6add328f458871"><div class="ttname"><a href="structllvm_1_1mca_1_1PipelineOptions.html#a512954901c309ef36e6add328f458871">llvm::mca::PipelineOptions::EnableBottleneckAnalysis</a></div><div class="ttdeci">bool EnableBottleneckAnalysis</div><div class="ttdef"><b>Definition:</b> <a href="Context_8h_source.html#l00047">Context.h:47</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedModel_html"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html">llvm::MCSchedModel</a></div><div class="ttdoc">Machine model for scheduling, bundling, and heuristics. </div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00244">MCSchedule.h:244</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html_af15578b4490afbb57377b0ee83d376bb"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html#af15578b4490afbb57377b0ee83d376bb">llvm::MCSubtargetInfo::getSchedModel</a></div><div class="ttdeci">const MCSchedModel &amp; getSchedModel() const</div><div class="ttdoc">Get the machine model for this subtarget&amp;#39;s CPU. </div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00156">MCSubtargetInfo.h:156</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:10:59 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
