#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_00000210e972c1f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000210e98668a0 .scope module, "tb" "tb" 3 62;
 .timescale -12 -12;
L_00000210e9839aa0 .functor NOT 1, L_00000210e9841c00, C4<0>, C4<0>, C4<0>;
L_00000210e9839410 .functor XOR 9, L_00000210e9842240, L_00000210e9842e20, C4<000000000>, C4<000000000>;
L_00000210e9839480 .functor XOR 9, L_00000210e9839410, L_00000210e9842ec0, C4<000000000>, C4<000000000>;
v00000210e9841f20_0 .net *"_ivl_10", 8 0, L_00000210e9842ec0;  1 drivers
v00000210e9842b00_0 .net *"_ivl_12", 8 0, L_00000210e9839480;  1 drivers
v00000210e9841ac0_0 .net *"_ivl_2", 8 0, L_00000210e9842d80;  1 drivers
v00000210e9842a60_0 .net *"_ivl_4", 8 0, L_00000210e9842240;  1 drivers
v00000210e9842380_0 .net *"_ivl_6", 8 0, L_00000210e9842e20;  1 drivers
v00000210e98433c0_0 .net *"_ivl_8", 8 0, L_00000210e9839410;  1 drivers
v00000210e9842c40_0 .net "a", 7 0, v00000210e9842600_0;  1 drivers
v00000210e9843460_0 .net "b", 7 0, v00000210e98431e0_0;  1 drivers
v00000210e9842560_0 .var "clk", 0 0;
v00000210e9841ca0_0 .net "do_sub", 0 0, v00000210e9842f60_0;  1 drivers
v00000210e9842ce0_0 .net "out_dut", 7 0, v00000210e9843280_0;  1 drivers
v00000210e98435a0_0 .net "out_ref", 7 0, v00000210e98429c0_0;  1 drivers
v00000210e9841b60_0 .net "result_is_zero_dut", 0 0, v00000210e9843500_0;  1 drivers
v00000210e98426a0_0 .net "result_is_zero_ref", 0 0, v00000210e9841e80_0;  1 drivers
v00000210e9842100_0 .var/2u "stats1", 223 0;
v00000210e98422e0_0 .var/2u "strobe", 0 0;
v00000210e98418e0_0 .net "tb_match", 0 0, L_00000210e9841c00;  1 drivers
v00000210e9843640_0 .net "tb_mismatch", 0 0, L_00000210e9839aa0;  1 drivers
v00000210e9842740_0 .net "wavedrom_enable", 0 0, v00000210e9842880_0;  1 drivers
v00000210e98436e0_0 .net "wavedrom_title", 511 0, v00000210e98427e0_0;  1 drivers
L_00000210e9842d80 .concat [ 1 8 0 0], v00000210e9841e80_0, v00000210e98429c0_0;
L_00000210e9842240 .concat [ 1 8 0 0], v00000210e9841e80_0, v00000210e98429c0_0;
L_00000210e9842e20 .concat [ 1 8 0 0], v00000210e9843500_0, v00000210e9843280_0;
L_00000210e9842ec0 .concat [ 1 8 0 0], v00000210e9841e80_0, v00000210e98429c0_0;
L_00000210e9841c00 .cmp/eeq 9, L_00000210e9842d80, L_00000210e9839480;
S_00000210e98445e0 .scope module, "good1" "RefModule" 3 109, 4 2 0, S_00000210e98668a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "do_sub";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /OUTPUT 8 "out";
    .port_info 4 /OUTPUT 1 "result_is_zero";
v00000210e98421a0_0 .net "a", 7 0, v00000210e9842600_0;  alias, 1 drivers
v00000210e9841a20_0 .net "b", 7 0, v00000210e98431e0_0;  alias, 1 drivers
v00000210e9842920_0 .net "do_sub", 0 0, v00000210e9842f60_0;  alias, 1 drivers
v00000210e98429c0_0 .var "out", 7 0;
v00000210e9841e80_0 .var "result_is_zero", 0 0;
E_00000210e9840670 .event edge, v00000210e9842920_0, v00000210e98421a0_0, v00000210e9841a20_0, v00000210e98429c0_0;
S_00000210e9844770 .scope module, "stim1" "stimulus_gen" 3 103, 3 7 0, S_00000210e98668a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "do_sub";
    .port_info 2 /OUTPUT 8 "a";
    .port_info 3 /OUTPUT 8 "b";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
    .port_info 6 /INPUT 1 "tb_match";
v00000210e9842600_0 .var "a", 7 0;
v00000210e98431e0_0 .var "b", 7 0;
v00000210e9841de0_0 .net "clk", 0 0, v00000210e9842560_0;  1 drivers
v00000210e9842f60_0 .var "do_sub", 0 0;
v00000210e9843000_0 .net "tb_match", 0 0, L_00000210e9841c00;  alias, 1 drivers
v00000210e9842880_0 .var "wavedrom_enable", 0 0;
v00000210e98427e0_0 .var "wavedrom_title", 511 0;
E_00000210e983f4f0/0 .event negedge, v00000210e9841de0_0;
E_00000210e983f4f0/1 .event posedge, v00000210e9841de0_0;
E_00000210e983f4f0 .event/or E_00000210e983f4f0/0, E_00000210e983f4f0/1;
E_00000210e983ed70 .event negedge, v00000210e9841de0_0;
S_00000210e972ddd0 .scope task, "wavedrom_start" "wavedrom_start" 3 21, 3 21 0, S_00000210e9844770;
 .timescale -12 -12;
v00000210e98430a0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_00000210e972df60 .scope task, "wavedrom_stop" "wavedrom_stop" 3 24, 3 24 0, S_00000210e9844770;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_00000210e972e0f0 .scope module, "top_module1" "TopModule" 3 116, 5 3 0, S_00000210e98668a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "do_sub";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /OUTPUT 8 "out";
    .port_info 4 /OUTPUT 1 "result_is_zero";
v00000210e9841980_0 .net "a", 7 0, v00000210e9842600_0;  alias, 1 drivers
v00000210e9842ba0_0 .net "b", 7 0, v00000210e98431e0_0;  alias, 1 drivers
v00000210e9843320_0 .net "do_sub", 0 0, v00000210e9842f60_0;  alias, 1 drivers
v00000210e9843280_0 .var "out", 7 0;
v00000210e9843500_0 .var "result_is_zero", 0 0;
E_00000210e983fb70 .event edge, v00000210e9842920_0, v00000210e9841a20_0, v00000210e98421a0_0;
S_00000210e985f560 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 125, 3 125 0, S_00000210e98668a0;
 .timescale -12 -12;
E_00000210e983f470 .event edge, v00000210e98422e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v00000210e98422e0_0;
    %nor/r;
    %assign/vec4 v00000210e98422e0_0, 0;
    %wait E_00000210e983f470;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_00000210e9844770;
T_3 ;
    %pushi/vec4 43707, 0, 16;
    %split/vec4 8;
    %assign/vec4 v00000210e98431e0_0, 0;
    %assign/vec4 v00000210e9842600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210e9842f60_0, 0;
    %wait E_00000210e983ed70;
    %wait E_00000210e983f4f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210e9842f60_0, 0;
    %wait E_00000210e983f4f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210e9842f60_0, 0;
    %wait E_00000210e983f4f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210e9842f60_0, 0;
    %wait E_00000210e983f4f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210e9842f60_0, 0;
    %wait E_00000210e983f4f0;
    %pushi/vec4 771, 0, 16;
    %split/vec4 8;
    %assign/vec4 v00000210e98431e0_0, 0;
    %assign/vec4 v00000210e9842600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210e9842f60_0, 0;
    %wait E_00000210e983f4f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210e9842f60_0, 0;
    %wait E_00000210e983f4f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210e9842f60_0, 0;
    %wait E_00000210e983f4f0;
    %pushi/vec4 772, 0, 16;
    %split/vec4 8;
    %assign/vec4 v00000210e98431e0_0, 0;
    %assign/vec4 v00000210e9842600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210e9842f60_0, 0;
    %wait E_00000210e983f4f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210e9842f60_0, 0;
    %wait E_00000210e983f4f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210e9842f60_0, 0;
    %wait E_00000210e983f4f0;
    %pushi/vec4 64771, 0, 16;
    %split/vec4 8;
    %assign/vec4 v00000210e98431e0_0, 0;
    %assign/vec4 v00000210e9842600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210e9842f60_0, 0;
    %wait E_00000210e983f4f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210e9842f60_0, 0;
    %wait E_00000210e983f4f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210e9842f60_0, 0;
    %wait E_00000210e983f4f0;
    %pushi/vec4 64772, 0, 16;
    %split/vec4 8;
    %assign/vec4 v00000210e98431e0_0, 0;
    %assign/vec4 v00000210e9842600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210e9842f60_0, 0;
    %wait E_00000210e983f4f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210e9842f60_0, 0;
    %wait E_00000210e983f4f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210e9842f60_0, 0;
    %fork TD_tb.stim1.wavedrom_stop, S_00000210e972df60;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000210e983f4f0;
    %vpi_func 3 54 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v00000210e9842f60_0, 0;
    %split/vec4 8;
    %assign/vec4 v00000210e98431e0_0, 0;
    %assign/vec4 v00000210e9842600_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 57 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_00000210e98445e0;
T_4 ;
    %wait E_00000210e9840670;
    %load/vec4 v00000210e9842920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %jmp T_4.2;
T_4.0 ;
    %load/vec4 v00000210e98421a0_0;
    %load/vec4 v00000210e9841a20_0;
    %add;
    %store/vec4 v00000210e98429c0_0, 0, 8;
    %jmp T_4.2;
T_4.1 ;
    %load/vec4 v00000210e98421a0_0;
    %load/vec4 v00000210e9841a20_0;
    %sub;
    %store/vec4 v00000210e98429c0_0, 0, 8;
    %jmp T_4.2;
T_4.2 ;
    %pop/vec4 1;
    %load/vec4 v00000210e98429c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v00000210e9841e80_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000210e972e0f0;
T_5 ;
    %wait E_00000210e983fb70;
    %load/vec4 v00000210e9843320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000210e9841980_0;
    %load/vec4 v00000210e9842ba0_0;
    %sub;
    %store/vec4 v00000210e9843280_0, 0, 8;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000210e9841980_0;
    %load/vec4 v00000210e9842ba0_0;
    %add;
    %store/vec4 v00000210e9843280_0, 0, 8;
T_5.1 ;
    %load/vec4 v00000210e9843280_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000210e9843500_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000210e9843500_0, 0, 1;
T_5.3 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000210e98668a0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000210e9842560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000210e98422e0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_00000210e98668a0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v00000210e9842560_0;
    %inv;
    %store/vec4 v00000210e9842560_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_00000210e98668a0;
T_8 ;
    %vpi_call/w 3 95 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 96 "$dumpvars", 32'sb00000000000000000000000000000001, v00000210e9841de0_0, v00000210e9843640_0, v00000210e9841ca0_0, v00000210e9842c40_0, v00000210e9843460_0, v00000210e98435a0_0, v00000210e9842ce0_0, v00000210e98426a0_0, v00000210e9841b60_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_00000210e98668a0;
T_9 ;
    %load/vec4 v00000210e9842100_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %vpi_call/w 3 134 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", &PV<v00000210e9842100_0, 128, 32>, &PV<v00000210e9842100_0, 96, 32> {0 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 135 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_9.1 ;
    %load/vec4 v00000210e9842100_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_call/w 3 136 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "result_is_zero", &PV<v00000210e9842100_0, 64, 32>, &PV<v00000210e9842100_0, 32, 32> {0 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 137 "$display", "Hint: Output '%s' has no mismatches.", "result_is_zero" {0 0 0};
T_9.3 ;
    %vpi_call/w 3 139 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v00000210e9842100_0, 192, 32>, &PV<v00000210e9842100_0, 0, 32> {0 0 0};
    %vpi_call/w 3 140 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 141 "$display", "Mismatches: %1d in %1d samples", &PV<v00000210e9842100_0, 192, 32>, &PV<v00000210e9842100_0, 0, 32> {0 0 0};
    %end;
    .thread T_9, $final;
    .scope S_00000210e98668a0;
T_10 ;
    %wait E_00000210e983f4f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000210e9842100_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000210e9842100_0, 4, 32;
    %load/vec4 v00000210e98418e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v00000210e9842100_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 152 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000210e9842100_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000210e9842100_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000210e9842100_0, 4, 32;
T_10.0 ;
    %load/vec4 v00000210e98435a0_0;
    %load/vec4 v00000210e98435a0_0;
    %load/vec4 v00000210e9842ce0_0;
    %xor;
    %load/vec4 v00000210e98435a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v00000210e9842100_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 156 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000210e9842100_0, 4, 32;
T_10.6 ;
    %load/vec4 v00000210e9842100_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000210e9842100_0, 4, 32;
T_10.4 ;
    %load/vec4 v00000210e98426a0_0;
    %load/vec4 v00000210e98426a0_0;
    %load/vec4 v00000210e9841b60_0;
    %xor;
    %load/vec4 v00000210e98426a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v00000210e9842100_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 159 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000210e9842100_0, 4, 32;
T_10.10 ;
    %load/vec4 v00000210e9842100_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000210e9842100_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000210e98668a0;
T_11 ;
    %delay 1000000, 0;
    %vpi_call/w 3 167 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 168 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob123_bugs_addsubz_test.sv";
    "dataset_code-complete-iccad2023/Prob123_bugs_addsubz_ref.sv";
    "results\gemma3_12b_0shot_temp0.0\Prob123_bugs_addsubz/Prob123_bugs_addsubz_sample01.sv";
