# vsim -voptargs="+acc" -solvefaildebug -uvmcontrol=all -classdebug -l D:/learning/lund/learning_resources/ETIN40/sem2/RISC-V-main/sim/logs/sim_run.log -do "run -all; quit -code 0" work.cpu_tb_top "+UVM_TESTNAME=cpu_full_cov_compress_test" "+MAX_CYCLES=25000" 
# Start time: 19:36:51 on Jan 08,2026
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "fetch_stage(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "uart(fast)".
# //  Questa Sim-64
# //  Version 10.6c win64 Jul 26 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.cpu_mon_if(fast)
# Loading work.uart_if(fast)
# Loading work.common(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.uart_pkg(fast)
# Loading work.cpu_tb_pkg(fast)
# Loading work.cpu_tb_top(fast)
# Loading work.uart_if(fast)
# Loading work.cpu_mon_if(fast)
# Loading work.cpu_sv_unit(fast)
# Loading work.cpu(fast)
# Loading work.uart_wrapper(fast)
# Loading work.uart(fast)
# Loading work.fetch_stage_sv_unit(fast)
# Loading work.fetch_stage(fast)
# Loading work.instr_decompressor_sv_unit(fast)
# Loading work.instr_decompressor(fast)
# Loading work.program_memory(fast)
# Loading work.decode_stage_sv_unit(fast)
# Loading work.decode_stage(fast)
# Loading work.register_file_sv_unit(fast)
# Loading work.register_file(fast)
# Loading work.control_sv_unit(fast)
# Loading work.control(fast)
# Loading work.execute_stage_sv_unit(fast)
# Loading work.execute_stage(fast)
# Loading work.alu_sv_unit(fast)
# Loading work.alu(fast)
# Loading work.mem_stage_sv_unit(fast)
# Loading work.mem_stage(fast)
# Loading work.data_memory(fast)
# Loading work.forwarding_unit_sv_unit(fast)
# Loading work.forwarding_unit(fast)
# Loading work.stall_unit(fast)
# Loading work.gshare_predictor(fast)
# Loading work.cpu_mon_bind_sv_unit(fast)
# Loading work.cpu_mon_bind(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading F:/questasim/uvm-1.1d\win64\uvm_dpi.dll
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(all)
# UVM_INFO @ 0: reporter [RNTST] Running test cpu_full_cov_compress_test...
# UVM_INFO tb/tests/cpu_tests.sv(16) @ 362500: uvm_test_top [cpu_full_cov_compress_test] Program size: 43 words, max_cycles=25000
# **************************************************************************
# * Questa UVM Transaction Recording Turned ON.                            *
# * recording_detail has been set.                                         *
# *  To turn off, set 'recording_detail' to off:                           *
# * uvm_config_db#(int)            ::set(null, "", "recording_detail", 0); *
# * uvm_config_db#(uvm_bitstream_t)::set(null, "", "recording_detail", 0); *
# **************************************************************************
# [1075088000] UART WRITE byte_addr=3 word_idx=0 data=003100b3
# [1943088000] UART WRITE byte_addr=7 word_idx=1 data=40218233
# [2811088000] UART WRITE byte_addr=11 word_idx=2 data=003272b3
# [3679088000] UART WRITE byte_addr=15 word_idx=3 data=00326333
# [4547088000] UART WRITE byte_addr=19 word_idx=4 data=003243b3
# [5415088000] UART WRITE byte_addr=23 word_idx=5 data=00322433
# [6283088000] UART WRITE byte_addr=27 word_idx=6 data=0041b4b3
# [7151088000] UART WRITE byte_addr=31 word_idx=7 data=00321533
# [8019088000] UART WRITE byte_addr=35 word_idx=8 data=003255b3
# [8887088000] UART WRITE byte_addr=39 word_idx=9 data=40325633
# [9755088000] UART WRITE byte_addr=43 word_idx=10 data=00d00693
# [10623088000] UART WRITE byte_addr=47 word_idx=11 data=0076c713
# [11491088000] UART WRITE byte_addr=51 word_idx=12 data=0056e793
# [12359088000] UART WRITE byte_addr=55 word_idx=13 data=0036f813
# [13227088000] UART WRITE byte_addr=59 word_idx=14 data=00169893
# [14095088000] UART WRITE byte_addr=63 word_idx=15 data=0016d913
# [14963088000] UART WRITE byte_addr=67 word_idx=16 data=4016d993
# [15831088000] UART WRITE byte_addr=71 word_idx=17 data=01100a13
# [16699088000] UART WRITE byte_addr=75 word_idx=18 data=22300a93
# [17567088000] UART WRITE byte_addr=79 word_idx=19 data=44500b13
# [18435088000] UART WRITE byte_addr=83 word_idx=20 data=01400023
# [19303088000] UART WRITE byte_addr=87 word_idx=21 data=01501123
# [20171088000] UART WRITE byte_addr=91 word_idx=22 data=01602223
# [21039088000] UART WRITE byte_addr=95 word_idx=23 data=00000b83
# [21907088000] UART WRITE byte_addr=99 word_idx=24 data=00201c03
# [22775088000] UART WRITE byte_addr=103 word_idx=25 data=00402c83
# [23643088000] UART WRITE byte_addr=107 word_idx=26 data=00004d03
# [24511088000] UART WRITE byte_addr=111 word_idx=27 data=00205d83
# [25379088000] UART WRITE byte_addr=115 word_idx=28 data=00208463
# [26247088000] UART WRITE byte_addr=119 word_idx=29 data=00100c93
# [27115088000] UART WRITE byte_addr=123 word_idx=30 data=00209463
# [27983088000] UART WRITE byte_addr=127 word_idx=31 data=00200d13
# [28851088000] UART WRITE byte_addr=131 word_idx=32 data=0020c463
# [29719088000] UART WRITE byte_addr=135 word_idx=33 data=00115463
# [30587088000] UART WRITE byte_addr=139 word_idx=34 data=0020e463
# [31455088000] UART WRITE byte_addr=143 word_idx=35 data=00117463
# [32323088000] UART WRITE byte_addr=147 word_idx=36 data=00800def
# [33191088000] UART WRITE byte_addr=151 word_idx=37 data=000d8067
# [34059088000] UART WRITE byte_addr=155 word_idx=38 data=00000e13
# [34927088000] UART WRITE byte_addr=159 word_idx=39 data=12345eb7
# [35795088000] UART WRITE byte_addr=163 word_idx=40 data=00001f17
# [36663088000] UART WRITE byte_addr=167 word_idx=41 data=45934529
# [37531088000] UART WRITE byte_addr=171 word_idx=42 data=42d0c2cc
# [38399088000] UART WRITE byte_addr=175 word_idx=43 data=00001111
# [38399113000] RUN_FLAG asserted (UART sentinel seen)
# [38400288000] INDICATION asserted: dec_fail=0 illegal=1 overflow=0 pc=00000229 instr=xxxxxxxx
# UVM_INFO tb/tests/cpu_tests.sv(22) @ 38409362500: uvm_test_top [cpu_full_cov_compress_test] run_flag asserted (sentinel observed)
# UVM_WARNING tb/tests/cpu_tests.sv(39) @ 38409862500: uvm_test_top [cpu_full_cov_compress_test] run_finished never toggled (using run_flag/drain to stop)
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 38409862500: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO tb/scoreboard/cpu_scoreboard.sv(56) @ 38409862500: uvm_test_top.m_env.m_scoreboard [cpu_scoreboard] WB matches=26 mismatches=0
# UVM_INFO tb/scoreboard/cpu_scoreboard.sv(57) @ 38409862500: uvm_test_top.m_env.m_scoreboard [cpu_scoreboard] STORE matches=3 mismatches=0
# UVM_INFO tb/scoreboard/cpu_scoreboard.sv(58) @ 38409862500: uvm_test_top.m_env.m_scoreboard [cpu_scoreboard] BRANCH matches=5 mismatches=0
# UVM_INFO tb/tests/cpu_tests.sv(44) @ 38409862500: uvm_test_top [cpu_full_cov_compress_test] TEST PASSED
# UVM_INFO tb/tests/cpu_tests.sv(266) @ 38409862500: uvm_test_top [cpu_full_cov_compress_test] Coverage: issue=76.39% wb=88.89% store=58.33% branch=64.58% mem=100.00% pipe=80.56%
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   11
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [cpu_full_cov_compress_test]     5
# [cpu_scoreboard]     3
# ** Note: $finish    : F:/questasim/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 38409862500 ps  Iteration: 55  Instance: /cpu_tb_top
# End time: 19:37:31 on Jan 08,2026, Elapsed time: 0:00:40
# Errors: 0, Warnings: 0
