

================================================================
== Vitis HLS Report for 'convex_hull_accel'
================================================================
* Date:           Mon Jun 23 18:38:55 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        convex_hull.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.413 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_85_9    |        ?|        ?|         ?|          -|          -|  2 ~ 64|        no|
        | + VITIS_LOOP_90_10  |        ?|        ?|     5 ~ 6|          -|          -|       ?|        no|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 51
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 42 16 
16 --> 17 25 
17 --> 18 
18 --> 19 24 
19 --> 20 
20 --> 22 21 24 
21 --> 22 
22 --> 23 24 
23 --> 18 
24 --> 16 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 41 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.59>
ST_1 : Operation 52 [1/1] (1.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %cols"   --->   Operation 52 'read' 'cols_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 53 [1/1] (1.00ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %rows"   --->   Operation 53 'read' 'rows_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 54 [1/1] (1.00ns)   --->   "%out_data_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_data"   --->   Operation 54 'read' 'out_data_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 55 [1/1] (1.00ns)   --->   "%in_data_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in_data"   --->   Operation 55 'read' 'in_data_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%k_1_loc = alloca i64 1"   --->   Operation 56 'alloca' 'k_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%k_loc = alloca i64 1"   --->   Operation 57 'alloca' 'k_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%count_loc = alloca i64 1"   --->   Operation 58 'alloca' 'count_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%empty = trunc i32 %cols_read"   --->   Operation 59 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%empty_32 = trunc i32 %rows_read"   --->   Operation 60 'trunc' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %rows_read" [./accel.cpp:34]   --->   Operation 61 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln34_1 = trunc i32 %cols_read" [./accel.cpp:34]   --->   Operation 62 'trunc' 'trunc_ln34_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%in_img_data = alloca i64 1" [./accel.cpp:29]   --->   Operation 63 'alloca' 'in_img_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%out_img_data = alloca i64 1" [./accel.cpp:30]   --->   Operation 64 'alloca' 'out_img_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%pts_x = alloca i64 1" [./accel.cpp:44]   --->   Operation 65 'alloca' 'pts_x' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%pts_x_1 = alloca i64 1" [./accel.cpp:44]   --->   Operation 66 'alloca' 'pts_x_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%pts_x_2 = alloca i64 1" [./accel.cpp:44]   --->   Operation 67 'alloca' 'pts_x_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%pts_x_3 = alloca i64 1" [./accel.cpp:44]   --->   Operation 68 'alloca' 'pts_x_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%pts_y = alloca i64 1" [./accel.cpp:44]   --->   Operation 69 'alloca' 'pts_y' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%pts_y_1 = alloca i64 1" [./accel.cpp:44]   --->   Operation 70 'alloca' 'pts_y_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%pts_y_2 = alloca i64 1" [./accel.cpp:44]   --->   Operation 71 'alloca' 'pts_y_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%pts_y_3 = alloca i64 1" [./accel.cpp:44]   --->   Operation 72 'alloca' 'pts_y_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%hull_x = alloca i64 1" [./accel.cpp:99]   --->   Operation 73 'alloca' 'hull_x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%hull_x_1 = alloca i64 1" [./accel.cpp:99]   --->   Operation 74 'alloca' 'hull_x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%hull_x_2 = alloca i64 1" [./accel.cpp:99]   --->   Operation 75 'alloca' 'hull_x_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%hull_x_3 = alloca i64 1" [./accel.cpp:99]   --->   Operation 76 'alloca' 'hull_x_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%hull_y = alloca i64 1" [./accel.cpp:99]   --->   Operation 77 'alloca' 'hull_y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%hull_y_1 = alloca i64 1" [./accel.cpp:99]   --->   Operation 78 'alloca' 'hull_y_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%hull_y_2 = alloca i64 1" [./accel.cpp:99]   --->   Operation 79 'alloca' 'hull_y_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%hull_y_3 = alloca i64 1" [./accel.cpp:99]   --->   Operation 80 'alloca' 'hull_y_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (5.59ns)   --->   "%mul_ln34 = mul i15 %trunc_ln34_1, i15 %trunc_ln34" [./accel.cpp:34]   --->   Operation 81 'mul' 'mul_ln34' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i8 %gmem0, i64 %in_data_read" [./accel.cpp:34]   --->   Operation 82 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%select_ln34_cast = zext i15 %mul_ln34" [./accel.cpp:34]   --->   Operation 83 'zext' 'select_ln34_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [8/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 %select_ln34_cast" [./accel.cpp:34]   --->   Operation 84 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 85 [7/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 %select_ln34_cast" [./accel.cpp:34]   --->   Operation 85 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 86 [6/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 %select_ln34_cast" [./accel.cpp:34]   --->   Operation 86 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 87 [5/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 %select_ln34_cast" [./accel.cpp:34]   --->   Operation 87 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 88 [4/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 %select_ln34_cast" [./accel.cpp:34]   --->   Operation 88 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 89 [3/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 %select_ln34_cast" [./accel.cpp:34]   --->   Operation 89 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 90 [2/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 %select_ln34_cast" [./accel.cpp:34]   --->   Operation 90 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 91 [1/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 %select_ln34_cast" [./accel.cpp:34]   --->   Operation 91 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%cast = zext i8 %empty_32"   --->   Operation 92 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%cast1 = zext i8 %empty"   --->   Operation 93 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (4.17ns)   --->   "%bound = mul i16 %cast, i16 %cast1"   --->   Operation 94 'mul' 'bound' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.66>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%empty_36 = wait i32 @_ssdm_op_Wait"   --->   Operation 95 'wait' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [2/2] (3.66ns)   --->   "%call_ln0 = call void @convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2, i8 %gmem0, i16 %bound, i64 %in_data_read, i8 %in_img_data"   --->   Operation 96 'call' 'call_ln0' <Predicate = true> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 97 [1/2] (0.00ns)   --->   "%call_ln0 = call void @convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2, i8 %gmem0, i16 %bound, i64 %in_data_read, i8 %in_img_data"   --->   Operation 97 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%empty_37 = wait i32 @_ssdm_op_Wait"   --->   Operation 98 'wait' 'empty_37' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 3.66>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "%empty_38 = wait i32 @_ssdm_op_Wait"   --->   Operation 99 'wait' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 100 [2/2] (3.66ns)   --->   "%call_ln0 = call void @convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4, i16 %bound, i8 %empty, i32 %pts_y_3, i32 %pts_y_2, i32 %pts_y_1, i32 %pts_y, i32 %pts_x_3, i32 %pts_x_2, i32 %pts_x_1, i32 %pts_x, i8 %in_img_data, i32 %count_loc"   --->   Operation 100 'call' 'call_ln0' <Predicate = true> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 101 [1/2] (0.00ns)   --->   "%call_ln0 = call void @convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4, i16 %bound, i8 %empty, i32 %pts_y_3, i32 %pts_y_2, i32 %pts_y_1, i32 %pts_y, i32 %pts_x_3, i32 %pts_x_2, i32 %pts_x_1, i32 %pts_x, i8 %in_img_data, i32 %count_loc"   --->   Operation 101 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 5.77>
ST_15 : Operation 102 [1/1] (0.00ns)   --->   "%spectopmodule_ln12 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9" [./accel.cpp:12]   --->   Operation 102 'spectopmodule' 'spectopmodule_ln12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem0, void @empty_10, i32 0, i32 0, void @empty_16, i32 0, i32 16384, void @empty_17, void @empty_18, void @empty_16, i32 16, i32 16, i32 16, i32 16, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 104 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem0"   --->   Operation 104 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1, void @empty_10, i32 0, i32 0, void @empty_16, i32 0, i32 16384, void @empty_19, void @empty_18, void @empty_16, i32 16, i32 16, i32 16, i32 16, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 106 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem1"   --->   Operation 106 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_data, void @empty, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_0, void @empty_1, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_2, i32 4294967295, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_data, void @empty_3, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_2, i32 4294967295, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_data, void @empty, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_0, void @empty_4, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_2, i32 4294967295, i32 0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_data, void @empty_3, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_2, i32 4294967295, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 111 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %rows"   --->   Operation 111 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @empty, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_5, void @empty_1, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @empty_3, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 114 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %cols"   --->   Operation 114 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @empty, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_5, void @empty_6, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @empty_3, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 117 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %hull_size"   --->   Operation 117 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %hull_size, void @empty, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_5, void @empty_7, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %hull_size, void @empty_3, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_5, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 121 [1/1] (0.00ns)   --->   "%empty_33 = specchannel i32 @_ssdm_op_SpecChannel, void @in_img_OC_data_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %in_img_data, i8 %in_img_data"   --->   Operation 121 'specchannel' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_img_data, void @empty_8, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 123 [1/1] (0.00ns)   --->   "%empty_34 = specchannel i32 @_ssdm_op_SpecChannel, void @out_img_OC_data_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %out_img_data, i8 %out_img_data"   --->   Operation 123 'specchannel' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_img_data, void @empty_8, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 125 [1/1] (0.00ns)   --->   "%count_loc_load = load i32 %count_loc"   --->   Operation 125 'load' 'count_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 126 [1/1] (0.00ns)   --->   "%empty_39 = wait i32 @_ssdm_op_Wait"   --->   Operation 126 'wait' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i32 %count_loc_load" [./accel.cpp:47]   --->   Operation 127 'trunc' 'trunc_ln47' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 128 [1/1] (2.55ns)   --->   "%icmp_ln60 = icmp_slt  i32 %count_loc_load, i32 3" [./accel.cpp:60]   --->   Operation 128 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %icmp_ln60, void %for.body80.lr.ph, void %if.then33" [./accel.cpp:60]   --->   Operation 129 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 130 [1/1] (0.00ns)   --->   "%indvars_iv189 = alloca i32 1"   --->   Operation 130 'alloca' 'indvars_iv189' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_15 : Operation 131 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [./accel.cpp:85]   --->   Operation 131 'alloca' 'i' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_15 : Operation 132 [1/1] (2.52ns)   --->   "%add_ln85 = add i31 %trunc_ln47, i31 2147483647" [./accel.cpp:85]   --->   Operation 132 'add' 'add_ln85' <Predicate = (!icmp_ln60)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 133 [1/1] (2.52ns)   --->   "%icmp_ln85 = icmp_ne  i31 %add_ln85, i31 0" [./accel.cpp:85]   --->   Operation 133 'icmp' 'icmp_ln85' <Predicate = (!icmp_ln60)> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 134 [1/1] (0.73ns)   --->   "%select_ln85 = select i1 %icmp_ln85, i31 %add_ln85, i31 1" [./accel.cpp:85]   --->   Operation 134 'select' 'select_ln85' <Predicate = (!icmp_ln60)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 135 [1/1] (1.58ns)   --->   "%store_ln85 = store i31 1, i31 %i" [./accel.cpp:85]   --->   Operation 135 'store' 'store_ln85' <Predicate = (!icmp_ln60)> <Delay = 1.58>
ST_15 : Operation 136 [1/1] (1.58ns)   --->   "%store_ln0 = store i31 0, i31 %indvars_iv189"   --->   Operation 136 'store' 'store_ln0' <Predicate = (!icmp_ln60)> <Delay = 1.58>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln85 = br void %VITIS_LOOP_90_10" [./accel.cpp:85]   --->   Operation 137 'br' 'br_ln85' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (1.00ns)   --->   "%write_ln61 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %hull_size, i32 0" [./accel.cpp:61]   --->   Operation 138 'write' 'write_ln61' <Predicate = (icmp_ln60)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 16 <SV = 15> <Delay = 2.52>
ST_16 : Operation 139 [1/1] (0.00ns)   --->   "%indvars_iv189_load = load i31 %indvars_iv189" [./accel.cpp:85]   --->   Operation 139 'load' 'indvars_iv189_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 140 [1/1] (2.52ns)   --->   "%icmp_ln85_1 = icmp_eq  i31 %indvars_iv189_load, i31 %select_ln85" [./accel.cpp:85]   --->   Operation 140 'icmp' 'icmp_ln85_1' <Predicate = true> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 141 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 64, i64 32"   --->   Operation 141 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 142 [1/1] (2.52ns)   --->   "%add_ln85_2 = add i31 %indvars_iv189_load, i31 1" [./accel.cpp:85]   --->   Operation 142 'add' 'add_ln85_2' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln85_1, void %VITIS_LOOP_90_10.split, void %VITIS_LOOP_107_12.preheader" [./accel.cpp:85]   --->   Operation 143 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 144 [1/1] (0.00ns)   --->   "%i_load = load i31 %i" [./accel.cpp:85]   --->   Operation 144 'load' 'i_load' <Predicate = (!icmp_ln85_1)> <Delay = 0.00>
ST_16 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln85 = trunc i31 %i_load" [./accel.cpp:85]   --->   Operation 145 'trunc' 'trunc_ln85' <Predicate = (!icmp_ln85_1)> <Delay = 0.00>
ST_16 : Operation 146 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i4 @_ssdm_op_PartSelect.i4.i31.i32.i32, i31 %i_load, i32 2, i32 5" [./accel.cpp:85]   --->   Operation 146 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln85_1)> <Delay = 0.00>
ST_16 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln85_1 = zext i4 %lshr_ln1" [./accel.cpp:85]   --->   Operation 147 'zext' 'zext_ln85_1' <Predicate = (!icmp_ln85_1)> <Delay = 0.00>
ST_16 : Operation 148 [1/1] (0.00ns)   --->   "%pts_x_addr = getelementptr i32 %pts_x, i64 0, i64 %zext_ln85_1" [./accel.cpp:88]   --->   Operation 148 'getelementptr' 'pts_x_addr' <Predicate = (!icmp_ln85_1)> <Delay = 0.00>
ST_16 : Operation 149 [1/1] (0.00ns)   --->   "%pts_x_1_addr = getelementptr i32 %pts_x_1, i64 0, i64 %zext_ln85_1" [./accel.cpp:88]   --->   Operation 149 'getelementptr' 'pts_x_1_addr' <Predicate = (!icmp_ln85_1)> <Delay = 0.00>
ST_16 : Operation 150 [1/1] (0.00ns)   --->   "%pts_x_2_addr = getelementptr i32 %pts_x_2, i64 0, i64 %zext_ln85_1" [./accel.cpp:88]   --->   Operation 150 'getelementptr' 'pts_x_2_addr' <Predicate = (!icmp_ln85_1)> <Delay = 0.00>
ST_16 : Operation 151 [1/1] (0.00ns)   --->   "%pts_x_3_addr = getelementptr i32 %pts_x_3, i64 0, i64 %zext_ln85_1" [./accel.cpp:88]   --->   Operation 151 'getelementptr' 'pts_x_3_addr' <Predicate = (!icmp_ln85_1)> <Delay = 0.00>
ST_16 : Operation 152 [1/1] (0.00ns)   --->   "%pts_y_addr = getelementptr i32 %pts_y, i64 0, i64 %zext_ln85_1" [./accel.cpp:88]   --->   Operation 152 'getelementptr' 'pts_y_addr' <Predicate = (!icmp_ln85_1)> <Delay = 0.00>
ST_16 : Operation 153 [1/1] (0.00ns)   --->   "%pts_y_1_addr = getelementptr i32 %pts_y_1, i64 0, i64 %zext_ln85_1" [./accel.cpp:88]   --->   Operation 153 'getelementptr' 'pts_y_1_addr' <Predicate = (!icmp_ln85_1)> <Delay = 0.00>
ST_16 : Operation 154 [1/1] (0.00ns)   --->   "%pts_y_2_addr = getelementptr i32 %pts_y_2, i64 0, i64 %zext_ln85_1" [./accel.cpp:88]   --->   Operation 154 'getelementptr' 'pts_y_2_addr' <Predicate = (!icmp_ln85_1)> <Delay = 0.00>
ST_16 : Operation 155 [1/1] (0.00ns)   --->   "%pts_y_3_addr = getelementptr i32 %pts_y_3, i64 0, i64 %zext_ln85_1" [./accel.cpp:88]   --->   Operation 155 'getelementptr' 'pts_y_3_addr' <Predicate = (!icmp_ln85_1)> <Delay = 0.00>
ST_16 : Operation 156 [2/2] (2.32ns)   --->   "%pts_x_load = load i4 %pts_x_addr" [./accel.cpp:88]   --->   Operation 156 'load' 'pts_x_load' <Predicate = (!icmp_ln85_1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 157 [2/2] (2.32ns)   --->   "%pts_x_1_load = load i4 %pts_x_1_addr" [./accel.cpp:88]   --->   Operation 157 'load' 'pts_x_1_load' <Predicate = (!icmp_ln85_1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 158 [2/2] (2.32ns)   --->   "%pts_x_2_load = load i4 %pts_x_2_addr" [./accel.cpp:88]   --->   Operation 158 'load' 'pts_x_2_load' <Predicate = (!icmp_ln85_1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 159 [2/2] (2.32ns)   --->   "%pts_x_3_load = load i4 %pts_x_3_addr" [./accel.cpp:88]   --->   Operation 159 'load' 'pts_x_3_load' <Predicate = (!icmp_ln85_1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 160 [2/2] (2.32ns)   --->   "%pts_y_load = load i4 %pts_y_addr" [./accel.cpp:88]   --->   Operation 160 'load' 'pts_y_load' <Predicate = (!icmp_ln85_1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 161 [2/2] (2.32ns)   --->   "%pts_y_1_load = load i4 %pts_y_1_addr" [./accel.cpp:88]   --->   Operation 161 'load' 'pts_y_1_load' <Predicate = (!icmp_ln85_1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 162 [2/2] (2.32ns)   --->   "%pts_y_2_load = load i4 %pts_y_2_addr" [./accel.cpp:88]   --->   Operation 162 'load' 'pts_y_2_load' <Predicate = (!icmp_ln85_1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 163 [2/2] (2.32ns)   --->   "%pts_y_3_load = load i4 %pts_y_3_addr" [./accel.cpp:88]   --->   Operation 163 'load' 'pts_y_3_load' <Predicate = (!icmp_ln85_1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 164 [2/2] (0.00ns)   --->   "%call_ln47 = call void @convex_hull_accel_Pipeline_VITIS_LOOP_104_11, i31 %trunc_ln47, i32 %hull_x, i32 %hull_x_1, i32 %hull_x_2, i32 %hull_x_3, i32 %hull_y, i32 %hull_y_1, i32 %hull_y_2, i32 %hull_y_3, i32 %pts_x, i32 %pts_x_1, i32 %pts_x_2, i32 %pts_x_3, i32 %pts_y, i32 %pts_y_1, i32 %pts_y_2, i32 %pts_y_3, i32 %k_loc" [./accel.cpp:47]   --->   Operation 164 'call' 'call_ln47' <Predicate = (icmp_ln85_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 4.14>
ST_17 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i31 %indvars_iv189_load" [./accel.cpp:85]   --->   Operation 165 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 166 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_16" [./accel.cpp:86]   --->   Operation 166 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 167 [1/1] (0.00ns)   --->   "%specloopname_ln85 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [./accel.cpp:85]   --->   Operation 167 'specloopname' 'specloopname_ln85' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 168 [1/2] (2.32ns)   --->   "%pts_x_load = load i4 %pts_x_addr" [./accel.cpp:88]   --->   Operation 168 'load' 'pts_x_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_17 : Operation 169 [1/2] (2.32ns)   --->   "%pts_x_1_load = load i4 %pts_x_1_addr" [./accel.cpp:88]   --->   Operation 169 'load' 'pts_x_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_17 : Operation 170 [1/2] (2.32ns)   --->   "%pts_x_2_load = load i4 %pts_x_2_addr" [./accel.cpp:88]   --->   Operation 170 'load' 'pts_x_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_17 : Operation 171 [1/2] (2.32ns)   --->   "%pts_x_3_load = load i4 %pts_x_3_addr" [./accel.cpp:88]   --->   Operation 171 'load' 'pts_x_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_17 : Operation 172 [1/1] (1.82ns)   --->   "%key_x = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %pts_x_load, i2 1, i32 %pts_x_1_load, i2 2, i32 %pts_x_2_load, i2 3, i32 %pts_x_3_load, i32 0, i2 %trunc_ln85" [./accel.cpp:88]   --->   Operation 172 'sparsemux' 'key_x' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 173 [1/2] (2.32ns)   --->   "%pts_y_load = load i4 %pts_y_addr" [./accel.cpp:88]   --->   Operation 173 'load' 'pts_y_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_17 : Operation 174 [1/2] (2.32ns)   --->   "%pts_y_1_load = load i4 %pts_y_1_addr" [./accel.cpp:88]   --->   Operation 174 'load' 'pts_y_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_17 : Operation 175 [1/2] (2.32ns)   --->   "%pts_y_2_load = load i4 %pts_y_2_addr" [./accel.cpp:88]   --->   Operation 175 'load' 'pts_y_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_17 : Operation 176 [1/2] (2.32ns)   --->   "%pts_y_3_load = load i4 %pts_y_3_addr" [./accel.cpp:88]   --->   Operation 176 'load' 'pts_y_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_17 : Operation 177 [1/1] (1.82ns)   --->   "%key_y = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %pts_y_load, i2 1, i32 %pts_y_1_load, i2 2, i32 %pts_y_2_load, i2 3, i32 %pts_y_3_load, i32 0, i2 %trunc_ln85" [./accel.cpp:88]   --->   Operation 177 'sparsemux' 'key_y' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 178 [1/1] (1.58ns)   --->   "%br_ln90 = br void %land.rhs" [./accel.cpp:90]   --->   Operation 178 'br' 'br_ln90' <Predicate = true> <Delay = 1.58>

State 18 <SV = 17> <Delay = 2.32>
ST_18 : Operation 179 [1/1] (0.00ns)   --->   "%j = phi i32 %zext_ln85, void %VITIS_LOOP_90_10.split, i32 %add_ln93, void %arrayidx105.174.exit" [./accel.cpp:85]   --->   Operation 179 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %j, i32 31" [./accel.cpp:90]   --->   Operation 180 'bitselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 181 [1/1] (1.58ns)   --->   "%br_ln90 = br i1 %tmp_128, void %land.rhs.split, void %for.inc109" [./accel.cpp:90]   --->   Operation 181 'br' 'br_ln90' <Predicate = true> <Delay = 1.58>
ST_18 : Operation 182 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %j, i32 2, i32 5" [./accel.cpp:89]   --->   Operation 182 'partselect' 'lshr_ln3' <Predicate = (!tmp_128)> <Delay = 0.00>
ST_18 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i4 %lshr_ln3" [./accel.cpp:89]   --->   Operation 183 'zext' 'zext_ln89' <Predicate = (!tmp_128)> <Delay = 0.00>
ST_18 : Operation 184 [1/1] (0.00ns)   --->   "%pts_x_addr_1 = getelementptr i32 %pts_x, i64 0, i64 %zext_ln89" [./accel.cpp:90]   --->   Operation 184 'getelementptr' 'pts_x_addr_1' <Predicate = (!tmp_128)> <Delay = 0.00>
ST_18 : Operation 185 [1/1] (0.00ns)   --->   "%pts_x_1_addr_1 = getelementptr i32 %pts_x_1, i64 0, i64 %zext_ln89" [./accel.cpp:90]   --->   Operation 185 'getelementptr' 'pts_x_1_addr_1' <Predicate = (!tmp_128)> <Delay = 0.00>
ST_18 : Operation 186 [1/1] (0.00ns)   --->   "%pts_x_2_addr_1 = getelementptr i32 %pts_x_2, i64 0, i64 %zext_ln89" [./accel.cpp:90]   --->   Operation 186 'getelementptr' 'pts_x_2_addr_1' <Predicate = (!tmp_128)> <Delay = 0.00>
ST_18 : Operation 187 [1/1] (0.00ns)   --->   "%pts_x_3_addr_1 = getelementptr i32 %pts_x_3, i64 0, i64 %zext_ln89" [./accel.cpp:90]   --->   Operation 187 'getelementptr' 'pts_x_3_addr_1' <Predicate = (!tmp_128)> <Delay = 0.00>
ST_18 : Operation 188 [2/2] (2.32ns)   --->   "%pts_x_load_1 = load i4 %pts_x_addr_1" [./accel.cpp:90]   --->   Operation 188 'load' 'pts_x_load_1' <Predicate = (!tmp_128)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_18 : Operation 189 [2/2] (2.32ns)   --->   "%pts_x_1_load_1 = load i4 %pts_x_1_addr_1" [./accel.cpp:90]   --->   Operation 189 'load' 'pts_x_1_load_1' <Predicate = (!tmp_128)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_18 : Operation 190 [2/2] (2.32ns)   --->   "%pts_x_2_load_1 = load i4 %pts_x_2_addr_1" [./accel.cpp:90]   --->   Operation 190 'load' 'pts_x_2_load_1' <Predicate = (!tmp_128)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_18 : Operation 191 [2/2] (2.32ns)   --->   "%pts_x_3_load_1 = load i4 %pts_x_3_addr_1" [./accel.cpp:90]   --->   Operation 191 'load' 'pts_x_3_load_1' <Predicate = (!tmp_128)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>

State 19 <SV = 18> <Delay = 4.14>
ST_19 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln90 = trunc i32 %j" [./accel.cpp:90]   --->   Operation 192 'trunc' 'trunc_ln90' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 193 [1/2] (2.32ns)   --->   "%pts_x_load_1 = load i4 %pts_x_addr_1" [./accel.cpp:90]   --->   Operation 193 'load' 'pts_x_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_19 : Operation 194 [1/2] (2.32ns)   --->   "%pts_x_1_load_1 = load i4 %pts_x_1_addr_1" [./accel.cpp:90]   --->   Operation 194 'load' 'pts_x_1_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_19 : Operation 195 [1/2] (2.32ns)   --->   "%pts_x_2_load_1 = load i4 %pts_x_2_addr_1" [./accel.cpp:90]   --->   Operation 195 'load' 'pts_x_2_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_19 : Operation 196 [1/2] (2.32ns)   --->   "%pts_x_3_load_1 = load i4 %pts_x_3_addr_1" [./accel.cpp:90]   --->   Operation 196 'load' 'pts_x_3_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_19 : Operation 197 [1/1] (1.82ns)   --->   "%tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %pts_x_load_1, i2 1, i32 %pts_x_1_load_1, i2 2, i32 %pts_x_2_load_1, i2 3, i32 %pts_x_3_load_1, i32 0, i2 %trunc_ln90" [./accel.cpp:90]   --->   Operation 197 'sparsemux' 'tmp' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.14>
ST_20 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln90_1 = trunc i32 %j" [./accel.cpp:90]   --->   Operation 198 'trunc' 'trunc_ln90_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 199 [1/1] (0.00ns)   --->   "%specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [./accel.cpp:90]   --->   Operation 199 'specloopname' 'specloopname_ln90' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 200 [1/1] (1.82ns)   --->   "%add_ln89 = add i6 %trunc_ln90_1, i6 1" [./accel.cpp:89]   --->   Operation 200 'add' 'add_ln89' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 201 [1/1] (2.55ns)   --->   "%icmp_ln90 = icmp_sgt  i32 %tmp, i32 %key_x" [./accel.cpp:90]   --->   Operation 201 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90, void %lor.rhs, void %while.body" [./accel.cpp:90]   --->   Operation 202 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 203 [1/1] (2.55ns)   --->   "%icmp_ln90_1 = icmp_eq  i32 %tmp, i32 %key_x" [./accel.cpp:90]   --->   Operation 203 'icmp' 'icmp_ln90_1' <Predicate = (!icmp_ln90)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 204 [1/1] (1.58ns)   --->   "%br_ln90 = br i1 %icmp_ln90_1, void %for.inc109, void %land.rhs94" [./accel.cpp:90]   --->   Operation 204 'br' 'br_ln90' <Predicate = (!icmp_ln90)> <Delay = 1.58>
ST_20 : Operation 205 [1/1] (0.00ns)   --->   "%pts_y_addr_1 = getelementptr i32 %pts_y, i64 0, i64 %zext_ln89" [./accel.cpp:90]   --->   Operation 205 'getelementptr' 'pts_y_addr_1' <Predicate = (!icmp_ln90 & icmp_ln90_1 & trunc_ln90 == 0)> <Delay = 0.00>
ST_20 : Operation 206 [1/1] (0.00ns)   --->   "%pts_y_1_addr_1 = getelementptr i32 %pts_y_1, i64 0, i64 %zext_ln89" [./accel.cpp:90]   --->   Operation 206 'getelementptr' 'pts_y_1_addr_1' <Predicate = (!icmp_ln90 & icmp_ln90_1 & trunc_ln90 == 1)> <Delay = 0.00>
ST_20 : Operation 207 [1/1] (0.00ns)   --->   "%pts_y_2_addr_1 = getelementptr i32 %pts_y_2, i64 0, i64 %zext_ln89" [./accel.cpp:90]   --->   Operation 207 'getelementptr' 'pts_y_2_addr_1' <Predicate = (!icmp_ln90 & icmp_ln90_1 & trunc_ln90 == 2)> <Delay = 0.00>
ST_20 : Operation 208 [1/1] (0.00ns)   --->   "%pts_y_3_addr_1 = getelementptr i32 %pts_y_3, i64 0, i64 %zext_ln89" [./accel.cpp:90]   --->   Operation 208 'getelementptr' 'pts_y_3_addr_1' <Predicate = (!icmp_ln90 & icmp_ln90_1 & trunc_ln90 == 3)> <Delay = 0.00>
ST_20 : Operation 209 [2/2] (2.32ns)   --->   "%pts_y_load_1 = load i4 %pts_y_addr_1" [./accel.cpp:90]   --->   Operation 209 'load' 'pts_y_load_1' <Predicate = (!icmp_ln90 & icmp_ln90_1 & trunc_ln90 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_20 : Operation 210 [2/2] (2.32ns)   --->   "%pts_y_1_load_1 = load i4 %pts_y_1_addr_1" [./accel.cpp:90]   --->   Operation 210 'load' 'pts_y_1_load_1' <Predicate = (!icmp_ln90 & icmp_ln90_1 & trunc_ln90 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_20 : Operation 211 [2/2] (2.32ns)   --->   "%pts_y_2_load_1 = load i4 %pts_y_2_addr_1" [./accel.cpp:90]   --->   Operation 211 'load' 'pts_y_2_load_1' <Predicate = (!icmp_ln90 & icmp_ln90_1 & trunc_ln90 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_20 : Operation 212 [2/2] (2.32ns)   --->   "%pts_y_3_load_1 = load i4 %pts_y_3_addr_1" [./accel.cpp:90]   --->   Operation 212 'load' 'pts_y_3_load_1' <Predicate = (!icmp_ln90 & icmp_ln90_1 & trunc_ln90 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>

State 21 <SV = 20> <Delay = 6.70>
ST_21 : Operation 213 [1/2] (2.32ns)   --->   "%pts_y_load_1 = load i4 %pts_y_addr_1" [./accel.cpp:90]   --->   Operation 213 'load' 'pts_y_load_1' <Predicate = (trunc_ln90 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_21 : Operation 214 [1/2] (2.32ns)   --->   "%pts_y_1_load_1 = load i4 %pts_y_1_addr_1" [./accel.cpp:90]   --->   Operation 214 'load' 'pts_y_1_load_1' <Predicate = (trunc_ln90 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_21 : Operation 215 [1/2] (2.32ns)   --->   "%pts_y_2_load_1 = load i4 %pts_y_2_addr_1" [./accel.cpp:90]   --->   Operation 215 'load' 'pts_y_2_load_1' <Predicate = (trunc_ln90 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_21 : Operation 216 [1/2] (2.32ns)   --->   "%pts_y_3_load_1 = load i4 %pts_y_3_addr_1" [./accel.cpp:90]   --->   Operation 216 'load' 'pts_y_3_load_1' <Predicate = (trunc_ln90 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_21 : Operation 217 [1/1] (1.82ns)   --->   "%tmp_2 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %pts_y_load_1, i2 1, i32 %pts_y_1_load_1, i2 2, i32 %pts_y_2_load_1, i2 3, i32 %pts_y_3_load_1, i32 0, i2 %trunc_ln90" [./accel.cpp:90]   --->   Operation 217 'sparsemux' 'tmp_2' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 218 [1/1] (2.55ns)   --->   "%icmp_ln90_2 = icmp_sgt  i32 %tmp_2, i32 %key_y" [./accel.cpp:90]   --->   Operation 218 'icmp' 'icmp_ln90_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.32>
ST_22 : Operation 219 [1/1] (1.58ns)   --->   "%br_ln90 = br i1 %icmp_ln90_2, void %for.inc109, void %while.body" [./accel.cpp:90]   --->   Operation 219 'br' 'br_ln90' <Predicate = (!icmp_ln90)> <Delay = 1.58>
ST_22 : Operation 220 [1/1] (0.00ns)   --->   "%pts_y_addr_3 = getelementptr i32 %pts_y, i64 0, i64 %zext_ln89" [./accel.cpp:92]   --->   Operation 220 'getelementptr' 'pts_y_addr_3' <Predicate = (icmp_ln90_2 & trunc_ln90 == 0) | (icmp_ln90 & trunc_ln90 == 0)> <Delay = 0.00>
ST_22 : Operation 221 [1/1] (0.00ns)   --->   "%pts_y_1_addr_3 = getelementptr i32 %pts_y_1, i64 0, i64 %zext_ln89" [./accel.cpp:92]   --->   Operation 221 'getelementptr' 'pts_y_1_addr_3' <Predicate = (icmp_ln90_2 & trunc_ln90 == 1) | (icmp_ln90 & trunc_ln90 == 1)> <Delay = 0.00>
ST_22 : Operation 222 [1/1] (0.00ns)   --->   "%pts_y_2_addr_3 = getelementptr i32 %pts_y_2, i64 0, i64 %zext_ln89" [./accel.cpp:92]   --->   Operation 222 'getelementptr' 'pts_y_2_addr_3' <Predicate = (icmp_ln90_2 & trunc_ln90 == 2) | (icmp_ln90 & trunc_ln90 == 2)> <Delay = 0.00>
ST_22 : Operation 223 [1/1] (0.00ns)   --->   "%pts_y_3_addr_3 = getelementptr i32 %pts_y_3, i64 0, i64 %zext_ln89" [./accel.cpp:92]   --->   Operation 223 'getelementptr' 'pts_y_3_addr_3' <Predicate = (icmp_ln90_2 & trunc_ln90 == 3) | (icmp_ln90 & trunc_ln90 == 3)> <Delay = 0.00>
ST_22 : Operation 224 [1/1] (0.00ns)   --->   "%lshr_ln8 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln89, i32 2, i32 5" [./accel.cpp:92]   --->   Operation 224 'partselect' 'lshr_ln8' <Predicate = (icmp_ln90_2) | (icmp_ln90)> <Delay = 0.00>
ST_22 : Operation 225 [2/2] (2.32ns)   --->   "%pts_y_load_6 = load i4 %pts_y_addr_3" [./accel.cpp:92]   --->   Operation 225 'load' 'pts_y_load_6' <Predicate = (icmp_ln90_2 & trunc_ln90 == 0) | (icmp_ln90 & trunc_ln90 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_22 : Operation 226 [2/2] (2.32ns)   --->   "%pts_y_1_load_6 = load i4 %pts_y_1_addr_3" [./accel.cpp:92]   --->   Operation 226 'load' 'pts_y_1_load_6' <Predicate = (icmp_ln90_2 & trunc_ln90 == 1) | (icmp_ln90 & trunc_ln90 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_22 : Operation 227 [2/2] (2.32ns)   --->   "%pts_y_2_load_6 = load i4 %pts_y_2_addr_3" [./accel.cpp:92]   --->   Operation 227 'load' 'pts_y_2_load_6' <Predicate = (icmp_ln90_2 & trunc_ln90 == 2) | (icmp_ln90 & trunc_ln90 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_22 : Operation 228 [2/2] (2.32ns)   --->   "%pts_y_3_load_6 = load i4 %pts_y_3_addr_3" [./accel.cpp:92]   --->   Operation 228 'load' 'pts_y_3_load_6' <Predicate = (icmp_ln90_2 & trunc_ln90 == 3) | (icmp_ln90 & trunc_ln90 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>

State 23 <SV = 22> <Delay = 6.47>
ST_23 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i4 %lshr_ln8" [./accel.cpp:92]   --->   Operation 229 'zext' 'zext_ln92' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 230 [1/1] (0.00ns)   --->   "%pts_x_addr_3 = getelementptr i32 %pts_x, i64 0, i64 %zext_ln92" [./accel.cpp:92]   --->   Operation 230 'getelementptr' 'pts_x_addr_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 231 [1/1] (0.00ns)   --->   "%pts_x_1_addr_3 = getelementptr i32 %pts_x_1, i64 0, i64 %zext_ln92" [./accel.cpp:92]   --->   Operation 231 'getelementptr' 'pts_x_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 232 [1/1] (0.00ns)   --->   "%pts_x_2_addr_3 = getelementptr i32 %pts_x_2, i64 0, i64 %zext_ln92" [./accel.cpp:92]   --->   Operation 232 'getelementptr' 'pts_x_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 233 [1/1] (0.00ns)   --->   "%pts_x_3_addr_3 = getelementptr i32 %pts_x_3, i64 0, i64 %zext_ln92" [./accel.cpp:92]   --->   Operation 233 'getelementptr' 'pts_x_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 234 [1/1] (0.00ns)   --->   "%pts_y_addr_4 = getelementptr i32 %pts_y, i64 0, i64 %zext_ln92" [./accel.cpp:92]   --->   Operation 234 'getelementptr' 'pts_y_addr_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 235 [1/1] (0.00ns)   --->   "%pts_y_1_addr_4 = getelementptr i32 %pts_y_1, i64 0, i64 %zext_ln92" [./accel.cpp:92]   --->   Operation 235 'getelementptr' 'pts_y_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 236 [1/1] (0.00ns)   --->   "%pts_y_2_addr_4 = getelementptr i32 %pts_y_2, i64 0, i64 %zext_ln92" [./accel.cpp:92]   --->   Operation 236 'getelementptr' 'pts_y_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 237 [1/1] (0.00ns)   --->   "%pts_y_3_addr_4 = getelementptr i32 %pts_y_3, i64 0, i64 %zext_ln92" [./accel.cpp:92]   --->   Operation 237 'getelementptr' 'pts_y_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 238 [1/2] (2.32ns)   --->   "%pts_y_load_6 = load i4 %pts_y_addr_3" [./accel.cpp:92]   --->   Operation 238 'load' 'pts_y_load_6' <Predicate = (trunc_ln90 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_23 : Operation 239 [1/2] (2.32ns)   --->   "%pts_y_1_load_6 = load i4 %pts_y_1_addr_3" [./accel.cpp:92]   --->   Operation 239 'load' 'pts_y_1_load_6' <Predicate = (trunc_ln90 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_23 : Operation 240 [1/2] (2.32ns)   --->   "%pts_y_2_load_6 = load i4 %pts_y_2_addr_3" [./accel.cpp:92]   --->   Operation 240 'load' 'pts_y_2_load_6' <Predicate = (trunc_ln90 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_23 : Operation 241 [1/2] (2.32ns)   --->   "%pts_y_3_load_6 = load i4 %pts_y_3_addr_3" [./accel.cpp:92]   --->   Operation 241 'load' 'pts_y_3_load_6' <Predicate = (trunc_ln90 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_23 : Operation 242 [1/1] (1.82ns)   --->   "%tmp_17 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %pts_y_load_6, i2 1, i32 %pts_y_1_load_6, i2 2, i32 %pts_y_2_load_6, i2 3, i32 %pts_y_3_load_6, i32 0, i2 %trunc_ln90" [./accel.cpp:92]   --->   Operation 242 'sparsemux' 'tmp_17' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 243 [1/1] (1.86ns)   --->   "%switch_ln92 = switch i2 %trunc_ln90, void %arrayidx105.174.case.0, i2 2, void %arrayidx105.174.case.3, i2 0, void %arrayidx105.174.case.1, i2 1, void %arrayidx105.174.case.2" [./accel.cpp:92]   --->   Operation 243 'switch' 'switch_ln92' <Predicate = true> <Delay = 1.86>
ST_23 : Operation 244 [1/1] (2.32ns)   --->   "%store_ln92 = store i32 %tmp, i4 %pts_x_2_addr_3" [./accel.cpp:92]   --->   Operation 244 'store' 'store_ln92' <Predicate = (trunc_ln90 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_23 : Operation 245 [1/1] (2.32ns)   --->   "%store_ln92 = store i32 %tmp_17, i4 %pts_y_2_addr_4" [./accel.cpp:92]   --->   Operation 245 'store' 'store_ln92' <Predicate = (trunc_ln90 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_23 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx105.174.exit" [./accel.cpp:92]   --->   Operation 246 'br' 'br_ln92' <Predicate = (trunc_ln90 == 1)> <Delay = 0.00>
ST_23 : Operation 247 [1/1] (2.32ns)   --->   "%store_ln92 = store i32 %tmp, i4 %pts_x_1_addr_3" [./accel.cpp:92]   --->   Operation 247 'store' 'store_ln92' <Predicate = (trunc_ln90 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_23 : Operation 248 [1/1] (2.32ns)   --->   "%store_ln92 = store i32 %tmp_17, i4 %pts_y_1_addr_4" [./accel.cpp:92]   --->   Operation 248 'store' 'store_ln92' <Predicate = (trunc_ln90 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_23 : Operation 249 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx105.174.exit" [./accel.cpp:92]   --->   Operation 249 'br' 'br_ln92' <Predicate = (trunc_ln90 == 0)> <Delay = 0.00>
ST_23 : Operation 250 [1/1] (2.32ns)   --->   "%store_ln92 = store i32 %tmp, i4 %pts_x_3_addr_3" [./accel.cpp:92]   --->   Operation 250 'store' 'store_ln92' <Predicate = (trunc_ln90 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_23 : Operation 251 [1/1] (2.32ns)   --->   "%store_ln92 = store i32 %tmp_17, i4 %pts_y_3_addr_4" [./accel.cpp:92]   --->   Operation 251 'store' 'store_ln92' <Predicate = (trunc_ln90 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_23 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx105.174.exit" [./accel.cpp:92]   --->   Operation 252 'br' 'br_ln92' <Predicate = (trunc_ln90 == 2)> <Delay = 0.00>
ST_23 : Operation 253 [1/1] (2.32ns)   --->   "%store_ln92 = store i32 %tmp, i4 %pts_x_addr_3" [./accel.cpp:92]   --->   Operation 253 'store' 'store_ln92' <Predicate = (trunc_ln90 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_23 : Operation 254 [1/1] (2.32ns)   --->   "%store_ln92 = store i32 %tmp_17, i4 %pts_y_addr_4" [./accel.cpp:92]   --->   Operation 254 'store' 'store_ln92' <Predicate = (trunc_ln90 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_23 : Operation 255 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx105.174.exit" [./accel.cpp:92]   --->   Operation 255 'br' 'br_ln92' <Predicate = (trunc_ln90 == 3)> <Delay = 0.00>
ST_23 : Operation 256 [1/1] (2.55ns)   --->   "%add_ln93 = add i32 %j, i32 4294967295" [./accel.cpp:93]   --->   Operation 256 'add' 'add_ln93' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 257 [1/1] (0.00ns)   --->   "%br_ln90 = br void %land.rhs" [./accel.cpp:90]   --->   Operation 257 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>

State 24 <SV = 22> <Delay = 4.18>
ST_24 : Operation 258 [1/1] (0.00ns)   --->   "%j_0_lcssa_ph = phi i6 63, void %land.rhs, i6 %trunc_ln90_1, void %lor.rhs, i6 %trunc_ln90_1, void %land.rhs94" [./accel.cpp:90]   --->   Operation 258 'phi' 'j_0_lcssa_ph' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 259 [1/1] (0.00ns)   --->   "%trunc_ln95 = trunc i6 %j_0_lcssa_ph" [./accel.cpp:95]   --->   Operation 259 'trunc' 'trunc_ln95' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 260 [1/1] (1.82ns)   --->   "%add_ln95 = add i6 %j_0_lcssa_ph, i6 1" [./accel.cpp:95]   --->   Operation 260 'add' 'add_ln95' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 261 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln95, i32 2, i32 5" [./accel.cpp:95]   --->   Operation 261 'partselect' 'lshr_ln6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i4 %lshr_ln6" [./accel.cpp:95]   --->   Operation 262 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 263 [1/1] (0.00ns)   --->   "%pts_x_addr_2 = getelementptr i32 %pts_x, i64 0, i64 %zext_ln95" [./accel.cpp:95]   --->   Operation 263 'getelementptr' 'pts_x_addr_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 264 [1/1] (0.00ns)   --->   "%pts_x_1_addr_2 = getelementptr i32 %pts_x_1, i64 0, i64 %zext_ln95" [./accel.cpp:95]   --->   Operation 264 'getelementptr' 'pts_x_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 265 [1/1] (0.00ns)   --->   "%pts_x_2_addr_2 = getelementptr i32 %pts_x_2, i64 0, i64 %zext_ln95" [./accel.cpp:95]   --->   Operation 265 'getelementptr' 'pts_x_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 266 [1/1] (0.00ns)   --->   "%pts_x_3_addr_2 = getelementptr i32 %pts_x_3, i64 0, i64 %zext_ln95" [./accel.cpp:95]   --->   Operation 266 'getelementptr' 'pts_x_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 267 [1/1] (0.00ns)   --->   "%pts_y_addr_2 = getelementptr i32 %pts_y, i64 0, i64 %zext_ln95" [./accel.cpp:95]   --->   Operation 267 'getelementptr' 'pts_y_addr_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 268 [1/1] (0.00ns)   --->   "%pts_y_1_addr_2 = getelementptr i32 %pts_y_1, i64 0, i64 %zext_ln95" [./accel.cpp:95]   --->   Operation 268 'getelementptr' 'pts_y_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 269 [1/1] (0.00ns)   --->   "%pts_y_2_addr_2 = getelementptr i32 %pts_y_2, i64 0, i64 %zext_ln95" [./accel.cpp:95]   --->   Operation 269 'getelementptr' 'pts_y_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 270 [1/1] (0.00ns)   --->   "%pts_y_3_addr_2 = getelementptr i32 %pts_y_3, i64 0, i64 %zext_ln95" [./accel.cpp:95]   --->   Operation 270 'getelementptr' 'pts_y_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 271 [1/1] (1.86ns)   --->   "%switch_ln95 = switch i2 %trunc_ln95, void %arrayidx108.172.case.0, i2 2, void %arrayidx108.172.case.3, i2 0, void %arrayidx108.172.case.1, i2 1, void %arrayidx108.172.case.2" [./accel.cpp:95]   --->   Operation 271 'switch' 'switch_ln95' <Predicate = true> <Delay = 1.86>
ST_24 : Operation 272 [1/1] (2.32ns)   --->   "%store_ln95 = store i32 %key_x, i4 %pts_x_2_addr_2" [./accel.cpp:95]   --->   Operation 272 'store' 'store_ln95' <Predicate = (trunc_ln95 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_24 : Operation 273 [1/1] (2.32ns)   --->   "%store_ln95 = store i32 %key_y, i4 %pts_y_2_addr_2" [./accel.cpp:95]   --->   Operation 273 'store' 'store_ln95' <Predicate = (trunc_ln95 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_24 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln95 = br void %arrayidx108.172.exit" [./accel.cpp:95]   --->   Operation 274 'br' 'br_ln95' <Predicate = (trunc_ln95 == 1)> <Delay = 0.00>
ST_24 : Operation 275 [1/1] (2.32ns)   --->   "%store_ln95 = store i32 %key_x, i4 %pts_x_1_addr_2" [./accel.cpp:95]   --->   Operation 275 'store' 'store_ln95' <Predicate = (trunc_ln95 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_24 : Operation 276 [1/1] (2.32ns)   --->   "%store_ln95 = store i32 %key_y, i4 %pts_y_1_addr_2" [./accel.cpp:95]   --->   Operation 276 'store' 'store_ln95' <Predicate = (trunc_ln95 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_24 : Operation 277 [1/1] (0.00ns)   --->   "%br_ln95 = br void %arrayidx108.172.exit" [./accel.cpp:95]   --->   Operation 277 'br' 'br_ln95' <Predicate = (trunc_ln95 == 0)> <Delay = 0.00>
ST_24 : Operation 278 [1/1] (2.32ns)   --->   "%store_ln95 = store i32 %key_x, i4 %pts_x_3_addr_2" [./accel.cpp:95]   --->   Operation 278 'store' 'store_ln95' <Predicate = (trunc_ln95 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_24 : Operation 279 [1/1] (2.32ns)   --->   "%store_ln95 = store i32 %key_y, i4 %pts_y_3_addr_2" [./accel.cpp:95]   --->   Operation 279 'store' 'store_ln95' <Predicate = (trunc_ln95 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_24 : Operation 280 [1/1] (0.00ns)   --->   "%br_ln95 = br void %arrayidx108.172.exit" [./accel.cpp:95]   --->   Operation 280 'br' 'br_ln95' <Predicate = (trunc_ln95 == 2)> <Delay = 0.00>
ST_24 : Operation 281 [1/1] (2.32ns)   --->   "%store_ln95 = store i32 %key_x, i4 %pts_x_addr_2" [./accel.cpp:95]   --->   Operation 281 'store' 'store_ln95' <Predicate = (trunc_ln95 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_24 : Operation 282 [1/1] (2.32ns)   --->   "%store_ln95 = store i32 %key_y, i4 %pts_y_addr_2" [./accel.cpp:95]   --->   Operation 282 'store' 'store_ln95' <Predicate = (trunc_ln95 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_24 : Operation 283 [1/1] (0.00ns)   --->   "%br_ln95 = br void %arrayidx108.172.exit" [./accel.cpp:95]   --->   Operation 283 'br' 'br_ln95' <Predicate = (trunc_ln95 == 3)> <Delay = 0.00>
ST_24 : Operation 284 [1/1] (0.00ns)   --->   "%i_load_1 = load i31 %i" [./accel.cpp:85]   --->   Operation 284 'load' 'i_load_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 285 [1/1] (2.52ns)   --->   "%add_ln85_1 = add i31 %i_load_1, i31 1" [./accel.cpp:85]   --->   Operation 285 'add' 'add_ln85_1' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 286 [1/1] (1.58ns)   --->   "%store_ln85 = store i31 %add_ln85_1, i31 %i" [./accel.cpp:85]   --->   Operation 286 'store' 'store_ln85' <Predicate = true> <Delay = 1.58>
ST_24 : Operation 287 [1/1] (1.58ns)   --->   "%store_ln85 = store i31 %add_ln85_2, i31 %indvars_iv189" [./accel.cpp:85]   --->   Operation 287 'store' 'store_ln85' <Predicate = true> <Delay = 1.58>
ST_24 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln85 = br void %VITIS_LOOP_90_10" [./accel.cpp:85]   --->   Operation 288 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>

State 25 <SV = 16> <Delay = 2.52>
ST_25 : Operation 289 [1/2] (2.52ns)   --->   "%call_ln47 = call void @convex_hull_accel_Pipeline_VITIS_LOOP_104_11, i31 %trunc_ln47, i32 %hull_x, i32 %hull_x_1, i32 %hull_x_2, i32 %hull_x_3, i32 %hull_y, i32 %hull_y_1, i32 %hull_y_2, i32 %hull_y_3, i32 %pts_x, i32 %pts_x_1, i32 %pts_x_2, i32 %pts_x_3, i32 %pts_y, i32 %pts_y_1, i32 %pts_y_2, i32 %pts_y_3, i32 %k_loc" [./accel.cpp:47]   --->   Operation 289 'call' 'call_ln47' <Predicate = true> <Delay = 2.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 17> <Delay = 4.14>
ST_26 : Operation 290 [1/1] (0.00ns)   --->   "%k_loc_load = load i32 %k_loc"   --->   Operation 290 'load' 'k_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 291 [1/1] (2.55ns)   --->   "%t = add i32 %k_loc_load, i32 1" [./accel.cpp:117]   --->   Operation 291 'add' 't' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 292 [1/1] (2.52ns)   --->   "%add_ln118 = add i31 %trunc_ln47, i31 2147483646" [./accel.cpp:118]   --->   Operation 292 'add' 'add_ln118' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 293 [2/2] (1.58ns)   --->   "%call_ln118 = call void @convex_hull_accel_Pipeline_VITIS_LOOP_118_13, i31 %add_ln118, i32 %k_loc_load, i32 %hull_x, i32 %hull_x_1, i32 %hull_x_2, i32 %hull_x_3, i32 %hull_y, i32 %hull_y_1, i32 %hull_y_2, i32 %hull_y_3, i32 %pts_x, i32 %pts_x_1, i32 %pts_x_2, i32 %pts_x_3, i32 %pts_y, i32 %pts_y_1, i32 %pts_y_2, i32 %pts_y_3, i32 %t, i32 %k_1_loc" [./accel.cpp:118]   --->   Operation 293 'call' 'call_ln118' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 18> <Delay = 0.00>
ST_27 : Operation 294 [1/2] (0.00ns)   --->   "%call_ln118 = call void @convex_hull_accel_Pipeline_VITIS_LOOP_118_13, i31 %add_ln118, i32 %k_loc_load, i32 %hull_x, i32 %hull_x_1, i32 %hull_x_2, i32 %hull_x_3, i32 %hull_y, i32 %hull_y_1, i32 %hull_y_2, i32 %hull_y_3, i32 %pts_x, i32 %pts_x_1, i32 %pts_x_2, i32 %pts_x_3, i32 %pts_y, i32 %pts_y_1, i32 %pts_y_2, i32 %pts_y_3, i32 %t, i32 %k_1_loc" [./accel.cpp:118]   --->   Operation 294 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 19> <Delay = 3.55>
ST_28 : Operation 295 [1/1] (0.00ns)   --->   "%k_1_loc_load = load i32 %k_1_loc"   --->   Operation 295 'load' 'k_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 296 [1/1] (2.55ns)   --->   "%hs = add i32 %k_1_loc_load, i32 4294967295" [./accel.cpp:130]   --->   Operation 296 'add' 'hs' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 297 [1/1] (1.00ns)   --->   "%write_ln131 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %hull_size, i32 %hs" [./accel.cpp:131]   --->   Operation 297 'write' 'write_ln131' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 29 <SV = 20> <Delay = 3.66>
ST_29 : Operation 298 [1/1] (0.00ns)   --->   "%empty_45 = wait i32 @_ssdm_op_Wait"   --->   Operation 298 'wait' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 299 [2/2] (3.66ns)   --->   "%call_ln0 = call void @convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16, i16 %bound, i8 %out_img_data"   --->   Operation 299 'call' 'call_ln0' <Predicate = true> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 21> <Delay = 0.00>
ST_30 : Operation 300 [1/2] (0.00ns)   --->   "%call_ln0 = call void @convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16, i16 %bound, i8 %out_img_data"   --->   Operation 300 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 22> <Delay = 0.00>
ST_31 : Operation 301 [1/1] (0.00ns)   --->   "%empty_46 = wait i32 @_ssdm_op_Wait"   --->   Operation 301 'wait' 'empty_46' <Predicate = true> <Delay = 0.00>

State 32 <SV = 23> <Delay = 4.14>
ST_32 : Operation 302 [1/1] (0.00ns)   --->   "%empty_47 = wait i32 @_ssdm_op_Wait"   --->   Operation 302 'wait' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 303 [2/2] (4.14ns)   --->   "%call_ln130 = call void @convex_hull_accel_Pipeline_VITIS_LOOP_143_17, i32 %hs, i32 %hull_x, i32 %hull_x_1, i32 %hull_x_2, i32 %hull_x_3, i32 %hull_y, i32 %hull_y_1, i32 %hull_y_2, i32 %hull_y_3, i32 %cols_read, i32 %rows_read, i8 %out_img_data" [./accel.cpp:130]   --->   Operation 303 'call' 'call_ln130' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 24> <Delay = 0.00>
ST_33 : Operation 304 [1/2] (0.00ns)   --->   "%call_ln130 = call void @convex_hull_accel_Pipeline_VITIS_LOOP_143_17, i32 %hs, i32 %hull_x, i32 %hull_x_1, i32 %hull_x_2, i32 %hull_x_3, i32 %hull_y, i32 %hull_y_1, i32 %hull_y_2, i32 %hull_y_3, i32 %cols_read, i32 %rows_read, i8 %out_img_data" [./accel.cpp:130]   --->   Operation 304 'call' 'call_ln130' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 25> <Delay = 7.30>
ST_34 : Operation 305 [1/1] (0.00ns)   --->   "%empty_48 = wait i32 @_ssdm_op_Wait"   --->   Operation 305 'wait' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 306 [1/1] (0.00ns)   --->   "%gmem1_addr_1 = getelementptr i8 %gmem1, i64 %out_data_read" [./accel.cpp:154]   --->   Operation 306 'getelementptr' 'gmem1_addr_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 307 [1/1] (7.30ns)   --->   "%empty_49 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i8 %gmem1_addr_1, i32 %select_ln34_cast" [./accel.cpp:154]   --->   Operation 307 'writereq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 26> <Delay = 3.66>
ST_35 : Operation 308 [1/1] (0.00ns)   --->   "%empty_50 = wait i32 @_ssdm_op_Wait"   --->   Operation 308 'wait' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 309 [2/2] (3.66ns)   --->   "%call_ln0 = call void @convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19, i8 %gmem1, i16 %bound, i64 %out_data_read, i8 %out_img_data"   --->   Operation 309 'call' 'call_ln0' <Predicate = true> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 27> <Delay = 0.00>
ST_36 : Operation 310 [1/2] (0.00ns)   --->   "%call_ln0 = call void @convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19, i8 %gmem1, i16 %bound, i64 %out_data_read, i8 %out_img_data"   --->   Operation 310 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 28> <Delay = 7.30>
ST_37 : Operation 311 [5/5] (7.30ns)   --->   "%empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem1_addr_1" [./accel.cpp:162]   --->   Operation 311 'writeresp' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 29> <Delay = 7.30>
ST_38 : Operation 312 [4/5] (7.30ns)   --->   "%empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem1_addr_1" [./accel.cpp:162]   --->   Operation 312 'writeresp' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 30> <Delay = 7.30>
ST_39 : Operation 313 [3/5] (7.30ns)   --->   "%empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem1_addr_1" [./accel.cpp:162]   --->   Operation 313 'writeresp' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 31> <Delay = 7.30>
ST_40 : Operation 314 [2/5] (7.30ns)   --->   "%empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem1_addr_1" [./accel.cpp:162]   --->   Operation 314 'writeresp' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 32> <Delay = 7.30>
ST_41 : Operation 315 [1/5] (7.30ns)   --->   "%empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem1_addr_1" [./accel.cpp:162]   --->   Operation 315 'writeresp' 'empty_51' <Predicate = (!icmp_ln60)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 316 [1/1] (0.00ns)   --->   "%br_ln162 = br void %cleanup266" [./accel.cpp:162]   --->   Operation 316 'br' 'br_ln162' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_41 : Operation 317 [1/1] (0.00ns)   --->   "%ret_ln162 = ret" [./accel.cpp:162]   --->   Operation 317 'ret' 'ret_ln162' <Predicate = true> <Delay = 0.00>

State 42 <SV = 15> <Delay = 3.66>
ST_42 : Operation 318 [1/1] (0.00ns)   --->   "%empty_40 = wait i32 @_ssdm_op_Wait"   --->   Operation 318 'wait' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 319 [2/2] (3.66ns)   --->   "%call_ln0 = call void @convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6, i16 %bound, i8 %out_img_data"   --->   Operation 319 'call' 'call_ln0' <Predicate = true> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 16> <Delay = 0.00>
ST_43 : Operation 320 [1/2] (0.00ns)   --->   "%call_ln0 = call void @convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6, i16 %bound, i8 %out_img_data"   --->   Operation 320 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 17> <Delay = 7.30>
ST_44 : Operation 321 [1/1] (0.00ns)   --->   "%empty_41 = wait i32 @_ssdm_op_Wait"   --->   Operation 321 'wait' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 322 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i8 %gmem1, i64 %out_data_read" [./accel.cpp:73]   --->   Operation 322 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 323 [1/1] (7.30ns)   --->   "%empty_42 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i8 %gmem1_addr, i32 %select_ln34_cast" [./accel.cpp:73]   --->   Operation 323 'writereq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 18> <Delay = 3.66>
ST_45 : Operation 324 [1/1] (0.00ns)   --->   "%empty_43 = wait i32 @_ssdm_op_Wait"   --->   Operation 324 'wait' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 325 [2/2] (3.66ns)   --->   "%call_ln0 = call void @convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8, i8 %gmem1, i16 %bound, i64 %out_data_read, i8 %out_img_data"   --->   Operation 325 'call' 'call_ln0' <Predicate = true> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 19> <Delay = 0.00>
ST_46 : Operation 326 [1/2] (0.00ns)   --->   "%call_ln0 = call void @convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8, i8 %gmem1, i16 %bound, i64 %out_data_read, i8 %out_img_data"   --->   Operation 326 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 20> <Delay = 7.30>
ST_47 : Operation 327 [5/5] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem1_addr" [./accel.cpp:81]   --->   Operation 327 'writeresp' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 21> <Delay = 7.30>
ST_48 : Operation 328 [4/5] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem1_addr" [./accel.cpp:81]   --->   Operation 328 'writeresp' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 22> <Delay = 7.30>
ST_49 : Operation 329 [3/5] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem1_addr" [./accel.cpp:81]   --->   Operation 329 'writeresp' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 23> <Delay = 7.30>
ST_50 : Operation 330 [2/5] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem1_addr" [./accel.cpp:81]   --->   Operation 330 'writeresp' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 24> <Delay = 7.30>
ST_51 : Operation 331 [1/5] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem1_addr" [./accel.cpp:81]   --->   Operation 331 'writeresp' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln81 = br void %cleanup266" [./accel.cpp:81]   --->   Operation 332 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.590ns
The critical path consists of the following:
	s_axi read operation ('cols_read') on port 'cols' [8]  (1.000 ns)
	'mul' operation 15 bit ('mul_ln34', ./accel.cpp:34) [60]  (5.590 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('gmem0_addr', ./accel.cpp:34) [61]  (0.000 ns)
	bus request operation ('empty_35', ./accel.cpp:34) on port 'gmem0' (./accel.cpp:34) [63]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_35', ./accel.cpp:34) on port 'gmem0' (./accel.cpp:34) [63]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_35', ./accel.cpp:34) on port 'gmem0' (./accel.cpp:34) [63]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_35', ./accel.cpp:34) on port 'gmem0' (./accel.cpp:34) [63]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_35', ./accel.cpp:34) on port 'gmem0' (./accel.cpp:34) [63]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_35', ./accel.cpp:34) on port 'gmem0' (./accel.cpp:34) [63]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_35', ./accel.cpp:34) on port 'gmem0' (./accel.cpp:34) [63]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_35', ./accel.cpp:34) on port 'gmem0' (./accel.cpp:34) [63]  (7.300 ns)

 <State 10>: 3.665ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2' [68]  (3.665 ns)

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 3.665ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4' [71]  (3.665 ns)

 <State 14>: 0.000ns
The critical path consists of the following:

 <State 15>: 5.778ns
The critical path consists of the following:
	'load' operation 32 bit ('count_loc_load') on local variable 'count_loc' [72]  (0.000 ns)
	'add' operation 31 bit ('add_ln85', ./accel.cpp:85) [80]  (2.522 ns)
	'icmp' operation 1 bit ('icmp_ln85', ./accel.cpp:85) [81]  (2.522 ns)
	'select' operation 31 bit ('select_ln85', ./accel.cpp:85) [82]  (0.733 ns)

 <State 16>: 2.522ns
The critical path consists of the following:
	'load' operation 31 bit ('indvars_iv189_load', ./accel.cpp:85) on local variable 'indvars_iv189' [87]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln85_1', ./accel.cpp:85) [88]  (2.522 ns)

 <State 17>: 4.149ns
The critical path consists of the following:
	'load' operation 32 bit ('pts_x_load', ./accel.cpp:88) on array 'pts.x', ./accel.cpp:44 [108]  (2.322 ns)
	'sparsemux' operation 32 bit ('key.x', ./accel.cpp:88) [112]  (1.827 ns)

 <State 18>: 2.322ns
The critical path consists of the following:
	'phi' operation 32 bit ('j', ./accel.cpp:85) with incoming values : ('zext_ln85', ./accel.cpp:85) ('add_ln93', ./accel.cpp:93) [120]  (0.000 ns)
	'getelementptr' operation 4 bit ('pts_x_addr_1', ./accel.cpp:90) [130]  (0.000 ns)
	'load' operation 32 bit ('pts_x_load_1', ./accel.cpp:90) on array 'pts.x', ./accel.cpp:44 [134]  (2.322 ns)

 <State 19>: 4.149ns
The critical path consists of the following:
	'load' operation 32 bit ('pts_x_load_1', ./accel.cpp:90) on array 'pts.x', ./accel.cpp:44 [134]  (2.322 ns)
	'sparsemux' operation 32 bit ('tmp', ./accel.cpp:90) [138]  (1.827 ns)

 <State 20>: 4.140ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln90_1', ./accel.cpp:90) [142]  (2.552 ns)
	multiplexor before 'phi' operation 6 bit ('j_0_lcssa_ph', ./accel.cpp:90) with incoming values : ('trunc_ln90_1', ./accel.cpp:90) [197]  (1.588 ns)

 <State 21>: 6.701ns
The critical path consists of the following:
	'load' operation 32 bit ('pts_y_load_1', ./accel.cpp:90) on array 'pts.y', ./accel.cpp:44 [149]  (2.322 ns)
	'sparsemux' operation 32 bit ('tmp_2', ./accel.cpp:90) [153]  (1.827 ns)
	'icmp' operation 1 bit ('icmp_ln90_2', ./accel.cpp:90) [154]  (2.552 ns)

 <State 22>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('pts_y_addr_3', ./accel.cpp:92) [157]  (0.000 ns)
	'load' operation 32 bit ('pts_y_load_6', ./accel.cpp:92) on array 'pts.y', ./accel.cpp:44 [171]  (2.322 ns)

 <State 23>: 6.471ns
The critical path consists of the following:
	'load' operation 32 bit ('pts_y_load_6', ./accel.cpp:92) on array 'pts.y', ./accel.cpp:44 [171]  (2.322 ns)
	'sparsemux' operation 32 bit ('tmp_17', ./accel.cpp:92) [175]  (1.827 ns)
	'store' operation 0 bit ('store_ln92', ./accel.cpp:92) of variable 'tmp_17', ./accel.cpp:92 on array 'pts.y', ./accel.cpp:44 [183]  (2.322 ns)

 <State 24>: 4.182ns
The critical path consists of the following:
	'phi' operation 6 bit ('j_0_lcssa_ph', ./accel.cpp:90) with incoming values : ('trunc_ln90_1', ./accel.cpp:90) [197]  (0.000 ns)
	'store' operation 0 bit ('store_ln95', ./accel.cpp:95) of variable 'key.x', ./accel.cpp:88 on array 'pts.x', ./accel.cpp:44 [224]  (2.322 ns)
	blocking operation 1.86009 ns on control path)

 <State 25>: 2.522ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln47', ./accel.cpp:47) to 'convex_hull_accel_Pipeline_VITIS_LOOP_104_11' [234]  (2.522 ns)

 <State 26>: 4.140ns
The critical path consists of the following:
	'load' operation 32 bit ('k_loc_load') on local variable 'k_loc' [235]  (0.000 ns)
	'add' operation 32 bit ('t', ./accel.cpp:117) [236]  (2.552 ns)
	'call' operation 0 bit ('call_ln118', ./accel.cpp:118) to 'convex_hull_accel_Pipeline_VITIS_LOOP_118_13' [238]  (1.588 ns)

 <State 27>: 0.000ns
The critical path consists of the following:

 <State 28>: 3.552ns
The critical path consists of the following:
	'load' operation 32 bit ('k_1_loc_load') on local variable 'k_1_loc' [239]  (0.000 ns)
	'add' operation 32 bit ('hs', ./accel.cpp:130) [240]  (2.552 ns)
	s_axi write operation ('write_ln131', ./accel.cpp:131) on port 'hull_size' (./accel.cpp:131) [241]  (1.000 ns)

 <State 29>: 3.665ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16' [243]  (3.665 ns)

 <State 30>: 0.000ns
The critical path consists of the following:

 <State 31>: 0.000ns
The critical path consists of the following:

 <State 32>: 4.140ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln130', ./accel.cpp:130) to 'convex_hull_accel_Pipeline_VITIS_LOOP_143_17' [246]  (4.140 ns)

 <State 33>: 0.000ns
The critical path consists of the following:

 <State 34>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('gmem1_addr_1', ./accel.cpp:154) [248]  (0.000 ns)
	bus request operation ('empty_49', ./accel.cpp:154) on port 'gmem1' (./accel.cpp:154) [249]  (7.300 ns)

 <State 35>: 3.665ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19' [251]  (3.665 ns)

 <State 36>: 0.000ns
The critical path consists of the following:

 <State 37>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_51', ./accel.cpp:162) on port 'gmem1' (./accel.cpp:162) [252]  (7.300 ns)

 <State 38>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_51', ./accel.cpp:162) on port 'gmem1' (./accel.cpp:162) [252]  (7.300 ns)

 <State 39>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_51', ./accel.cpp:162) on port 'gmem1' (./accel.cpp:162) [252]  (7.300 ns)

 <State 40>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_51', ./accel.cpp:162) on port 'gmem1' (./accel.cpp:162) [252]  (7.300 ns)

 <State 41>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_51', ./accel.cpp:162) on port 'gmem1' (./accel.cpp:162) [252]  (7.300 ns)

 <State 42>: 3.665ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6' [257]  (3.665 ns)

 <State 43>: 0.000ns
The critical path consists of the following:

 <State 44>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('gmem1_addr', ./accel.cpp:73) [259]  (0.000 ns)
	bus request operation ('empty_42', ./accel.cpp:73) on port 'gmem1' (./accel.cpp:73) [260]  (7.300 ns)

 <State 45>: 3.665ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8' [262]  (3.665 ns)

 <State 46>: 0.000ns
The critical path consists of the following:

 <State 47>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_44', ./accel.cpp:81) on port 'gmem1' (./accel.cpp:81) [263]  (7.300 ns)

 <State 48>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_44', ./accel.cpp:81) on port 'gmem1' (./accel.cpp:81) [263]  (7.300 ns)

 <State 49>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_44', ./accel.cpp:81) on port 'gmem1' (./accel.cpp:81) [263]  (7.300 ns)

 <State 50>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_44', ./accel.cpp:81) on port 'gmem1' (./accel.cpp:81) [263]  (7.300 ns)

 <State 51>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_44', ./accel.cpp:81) on port 'gmem1' (./accel.cpp:81) [263]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
