// Seed: 580307172
module module_0;
  wire id_1 = id_1;
  tri  id_2 = 1;
  assign id_1 = id_3;
endmodule
module module_1 (
    input wire id_0,
    id_8,
    output tri id_1,
    input supply1 id_2,
    input wor id_3,
    output wire id_4,
    output supply0 id_5,
    output tri1 id_6,
    id_9
);
  genvar id_10;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output supply0 id_0,
    input wor id_1#(
        .id_18(1),
        .id_19(id_7 == -1)
    ),
    input tri0 id_2,
    output tri1 id_3,
    input tri1 id_4,
    input supply1 id_5,
    input tri0 id_6,
    input tri1 id_7,
    input uwire id_8,
    input supply1 id_9,
    output uwire id_10,
    output supply0 id_11,
    id_20,
    input tri id_12,
    output wor id_13,
    input wire id_14,
    id_21,
    input supply0 id_15,
    output tri0 id_16
);
  module_0 modCall_1 ();
  assign modCall_1.type_5 = 0;
  wire id_22;
  wire id_23;
  assign id_0 = -1;
  supply1 id_24, id_25, id_26 = id_2;
endmodule
