set tool_name "QuestaSim (VHDL)"
set corner_file_list {
    {{"Slow Model"} {Aluuno.vho Aluuno_vhd.sdo}}
}
