|sigma_delta
DigOutput <= CL_TOP:inst.DigOutput
Trigger => CL_TOP:inst.Trigger
reset => CL_TOP:inst.reset
Tx_Sel => CL_TOP:inst.Tx_Sel
InputBIT_4 => CL_TOP:inst.InputBIT_4
InputBIT_5 => CL_TOP:inst.InputBIT_5
master_clock0 => altpll00:inst82.inclk0
master_clock1 => altpll00:inst82.inclk1
clkswitch => altpll00:inst82.clkswitch
InputBIT_6 => CL_TOP:inst.InputBIT_6
adcin[0] => CL_DFF_224:inst2.data[0]
adcin[1] => CL_DFF_224:inst2.data[1]
adcin[2] => CL_DFF_224:inst2.data[2]
adcin[3] => CL_DFF_224:inst2.data[3]
adcin[4] => CL_DFF_224:inst2.data[4]
adcin[5] => CL_DFF_224:inst2.data[5]
adcin[6] => CL_DFF_224:inst2.data[6]
adcin[7] => CL_DFF_224:inst2.data[7]
adcin[8] => CL_DFF_224:inst2.data[8]
adcin[9] => CL_DFF_224:inst2.data[9]
adcin[10] => CL_DFF_224:inst2.data[10]
adcin[11] => CL_DFF_224:inst2.data[11]
adcin[12] => CL_DFF_224:inst2.data[12]
adcin[13] => CL_DFF_224:inst2.data[13]
adcin[14] => CL_DFF_224:inst2.data[14]
adcin[15] => CL_DFF_224:inst2.data[15]
adcin[16] => CL_DFF_224:inst2.data[16]
adcin[17] => CL_DFF_224:inst2.data[17]
adcin[18] => CL_DFF_224:inst2.data[18]
adcin[19] => CL_DFF_224:inst2.data[19]
adcin[20] => CL_DFF_224:inst2.data[20]
adcin[21] => CL_DFF_224:inst2.data[21]
adcin[22] => CL_DFF_224:inst2.data[22]
adcin[23] => CL_DFF_224:inst2.data[23]
adcin[24] => CL_DFF_224:inst2.data[24]
adcin[25] => CL_DFF_224:inst2.data[25]
adcin[26] => CL_DFF_224:inst2.data[26]
adcin[27] => CL_DFF_224:inst2.data[27]
adcin[28] => CL_DFF_224:inst2.data[28]
adcin[29] => CL_DFF_224:inst2.data[29]
adcin[30] => CL_DFF_224:inst2.data[30]
adcin[31] => CL_DFF_224:inst2.data[31]
adcin[32] => CL_DFF_224:inst2.data[32]
adcin[33] => CL_DFF_224:inst2.data[33]
adcin[34] => CL_DFF_224:inst2.data[34]
adcin[35] => CL_DFF_224:inst2.data[35]
adcin[36] => CL_DFF_224:inst2.data[36]
adcin[37] => CL_DFF_224:inst2.data[37]
adcin[38] => CL_DFF_224:inst2.data[38]
adcin[39] => CL_DFF_224:inst2.data[39]
adcin[40] => CL_DFF_224:inst2.data[40]
adcin[41] => CL_DFF_224:inst2.data[41]
adcin[42] => CL_DFF_224:inst2.data[42]
adcin[43] => CL_DFF_224:inst2.data[43]
adcin[44] => CL_DFF_224:inst2.data[44]
adcin[45] => CL_DFF_224:inst2.data[45]
adcin[46] => CL_DFF_224:inst2.data[46]
adcin[47] => CL_DFF_224:inst2.data[47]
adcin[48] => CL_DFF_224:inst2.data[48]
adcin[49] => CL_DFF_224:inst2.data[49]
adcin[50] => CL_DFF_224:inst2.data[50]
adcin[51] => CL_DFF_224:inst2.data[51]
adcin[52] => CL_DFF_224:inst2.data[52]
adcin[53] => CL_DFF_224:inst2.data[53]
adcin[54] => CL_DFF_224:inst2.data[54]
adcin[55] => CL_DFF_224:inst2.data[55]
adcin[56] => CL_DFF_224:inst2.data[56]
adcin[57] => CL_DFF_224:inst2.data[57]
adcin[58] => CL_DFF_224:inst2.data[58]
adcin[59] => CL_DFF_224:inst2.data[59]
adcin[60] => CL_DFF_224:inst2.data[60]
adcin[61] => CL_DFF_224:inst2.data[61]
adcin[62] => CL_DFF_224:inst2.data[62]
adcin[63] => CL_DFF_224:inst2.data[63]
adcin[64] => CL_DFF_224:inst2.data[64]
adcin[65] => CL_DFF_224:inst2.data[65]
adcin[66] => CL_DFF_224:inst2.data[66]
adcin[67] => CL_DFF_224:inst2.data[67]
adcin[68] => CL_DFF_224:inst2.data[68]
adcin[69] => CL_DFF_224:inst2.data[69]
adcin[70] => CL_DFF_224:inst2.data[70]
adcin[71] => CL_DFF_224:inst2.data[71]
adcin[72] => CL_DFF_224:inst2.data[72]
adcin[73] => CL_DFF_224:inst2.data[73]
adcin[74] => CL_DFF_224:inst2.data[74]
adcin[75] => CL_DFF_224:inst2.data[75]
adcin[76] => CL_DFF_224:inst2.data[76]
adcin[77] => CL_DFF_224:inst2.data[77]
adcin[78] => CL_DFF_224:inst2.data[78]
adcin[79] => CL_DFF_224:inst2.data[79]
adcin[80] => CL_DFF_224:inst2.data[80]
adcin[81] => CL_DFF_224:inst2.data[81]
adcin[82] => CL_DFF_224:inst2.data[82]
adcin[83] => CL_DFF_224:inst2.data[83]
adcin[84] => CL_DFF_224:inst2.data[84]
adcin[85] => CL_DFF_224:inst2.data[85]
adcin[86] => CL_DFF_224:inst2.data[86]
adcin[87] => CL_DFF_224:inst2.data[87]
adcin[88] => CL_DFF_224:inst2.data[88]
adcin[89] => CL_DFF_224:inst2.data[89]
adcin[90] => CL_DFF_224:inst2.data[90]
adcin[91] => CL_DFF_224:inst2.data[91]
adcin[92] => CL_DFF_224:inst2.data[92]
adcin[93] => CL_DFF_224:inst2.data[93]
adcin[94] => CL_DFF_224:inst2.data[94]
adcin[95] => CL_DFF_224:inst2.data[95]
adcin[96] => CL_DFF_224:inst2.data[96]
adcin[97] => CL_DFF_224:inst2.data[97]
adcin[98] => CL_DFF_224:inst2.data[98]
adcin[99] => CL_DFF_224:inst2.data[99]
adcin[100] => CL_DFF_224:inst2.data[100]
adcin[101] => CL_DFF_224:inst2.data[101]
adcin[102] => CL_DFF_224:inst2.data[102]
adcin[103] => CL_DFF_224:inst2.data[103]
adcin[104] => CL_DFF_224:inst2.data[104]
adcin[105] => CL_DFF_224:inst2.data[105]
adcin[106] => CL_DFF_224:inst2.data[106]
adcin[107] => CL_DFF_224:inst2.data[107]
adcin[108] => CL_DFF_224:inst2.data[108]
adcin[109] => CL_DFF_224:inst2.data[109]
adcin[110] => CL_DFF_224:inst2.data[110]
adcin[111] => CL_DFF_224:inst2.data[111]
adcin[112] => CL_DFF_224:inst2.data[112]
adcin[113] => CL_DFF_224:inst2.data[113]
adcin[114] => CL_DFF_224:inst2.data[114]
adcin[115] => CL_DFF_224:inst2.data[115]
adcin[116] => CL_DFF_224:inst2.data[116]
adcin[117] => CL_DFF_224:inst2.data[117]
adcin[118] => CL_DFF_224:inst2.data[118]
adcin[119] => CL_DFF_224:inst2.data[119]
adcin[120] => CL_DFF_224:inst2.data[120]
adcin[121] => CL_DFF_224:inst2.data[121]
adcin[122] => CL_DFF_224:inst2.data[122]
adcin[123] => CL_DFF_224:inst2.data[123]
adcin[124] => CL_DFF_224:inst2.data[124]
adcin[125] => CL_DFF_224:inst2.data[125]
adcin[126] => CL_DFF_224:inst2.data[126]
adcin[127] => CL_DFF_224:inst2.data[127]
adcin[128] => CL_DFF_224:inst2.data[128]
adcin[129] => CL_DFF_224:inst2.data[129]
adcin[130] => CL_DFF_224:inst2.data[130]
adcin[131] => CL_DFF_224:inst2.data[131]
adcin[132] => CL_DFF_224:inst2.data[132]
adcin[133] => CL_DFF_224:inst2.data[133]
adcin[134] => CL_DFF_224:inst2.data[134]
adcin[135] => CL_DFF_224:inst2.data[135]
adcin[136] => CL_DFF_224:inst2.data[136]
adcin[137] => CL_DFF_224:inst2.data[137]
adcin[138] => CL_DFF_224:inst2.data[138]
adcin[139] => CL_DFF_224:inst2.data[139]
adcin[140] => CL_DFF_224:inst2.data[140]
adcin[141] => CL_DFF_224:inst2.data[141]
adcin[142] => CL_DFF_224:inst2.data[142]
adcin[143] => CL_DFF_224:inst2.data[143]
adcin[144] => CL_DFF_224:inst2.data[144]
adcin[145] => CL_DFF_224:inst2.data[145]
adcin[146] => CL_DFF_224:inst2.data[146]
adcin[147] => CL_DFF_224:inst2.data[147]
adcin[148] => CL_DFF_224:inst2.data[148]
adcin[149] => CL_DFF_224:inst2.data[149]
adcin[150] => CL_DFF_224:inst2.data[150]
adcin[151] => CL_DFF_224:inst2.data[151]
adcin[152] => CL_DFF_224:inst2.data[152]
adcin[153] => CL_DFF_224:inst2.data[153]
adcin[154] => CL_DFF_224:inst2.data[154]
adcin[155] => CL_DFF_224:inst2.data[155]
adcin[156] => CL_DFF_224:inst2.data[156]
adcin[157] => CL_DFF_224:inst2.data[157]
adcin[158] => CL_DFF_224:inst2.data[158]
adcin[159] => CL_DFF_224:inst2.data[159]
adcin[160] => CL_DFF_224:inst2.data[160]
adcin[161] => CL_DFF_224:inst2.data[161]
adcin[162] => CL_DFF_224:inst2.data[162]
adcin[163] => CL_DFF_224:inst2.data[163]
adcin[164] => CL_DFF_224:inst2.data[164]
adcin[165] => CL_DFF_224:inst2.data[165]
adcin[166] => CL_DFF_224:inst2.data[166]
adcin[167] => CL_DFF_224:inst2.data[167]
adcin[168] => CL_DFF_224:inst2.data[168]
adcin[169] => CL_DFF_224:inst2.data[169]
adcin[170] => CL_DFF_224:inst2.data[170]
adcin[171] => CL_DFF_224:inst2.data[171]
adcin[172] => CL_DFF_224:inst2.data[172]
adcin[173] => CL_DFF_224:inst2.data[173]
adcin[174] => CL_DFF_224:inst2.data[174]
adcin[175] => CL_DFF_224:inst2.data[175]
adcin[176] => CL_DFF_224:inst2.data[176]
adcin[177] => CL_DFF_224:inst2.data[177]
adcin[178] => CL_DFF_224:inst2.data[178]
adcin[179] => CL_DFF_224:inst2.data[179]
adcin[180] => CL_DFF_224:inst2.data[180]
adcin[181] => CL_DFF_224:inst2.data[181]
adcin[182] => CL_DFF_224:inst2.data[182]
adcin[183] => CL_DFF_224:inst2.data[183]
adcin[184] => CL_DFF_224:inst2.data[184]
adcin[185] => CL_DFF_224:inst2.data[185]
adcin[186] => CL_DFF_224:inst2.data[186]
adcin[187] => CL_DFF_224:inst2.data[187]
adcin[188] => CL_DFF_224:inst2.data[188]
adcin[189] => CL_DFF_224:inst2.data[189]
adcin[190] => CL_DFF_224:inst2.data[190]
adcin[191] => CL_DFF_224:inst2.data[191]
adcin[192] => CL_DFF_224:inst2.data[192]
adcin[193] => CL_DFF_224:inst2.data[193]
adcin[194] => CL_DFF_224:inst2.data[194]
adcin[195] => CL_DFF_224:inst2.data[195]
adcin[196] => CL_DFF_224:inst2.data[196]
adcin[197] => CL_DFF_224:inst2.data[197]
adcin[198] => CL_DFF_224:inst2.data[198]
adcin[199] => CL_DFF_224:inst2.data[199]
adcin[200] => CL_DFF_224:inst2.data[200]
adcin[201] => CL_DFF_224:inst2.data[201]
adcin[202] => CL_DFF_224:inst2.data[202]
adcin[203] => CL_DFF_224:inst2.data[203]
adcin[204] => CL_DFF_224:inst2.data[204]
adcin[205] => CL_DFF_224:inst2.data[205]
adcin[206] => CL_DFF_224:inst2.data[206]
adcin[207] => CL_DFF_224:inst2.data[207]
adcin[208] => CL_DFF_224:inst2.data[208]
adcin[209] => CL_DFF_224:inst2.data[209]
adcin[210] => CL_DFF_224:inst2.data[210]
adcin[211] => CL_DFF_224:inst2.data[211]
adcin[212] => CL_DFF_224:inst2.data[212]
adcin[213] => CL_DFF_224:inst2.data[213]
adcin[214] => CL_DFF_224:inst2.data[214]
adcin[215] => CL_DFF_224:inst2.data[215]
adcin[216] => CL_DFF_224:inst2.data[216]
adcin[217] => CL_DFF_224:inst2.data[217]
adcin[218] => CL_DFF_224:inst2.data[218]
adcin[219] => CL_DFF_224:inst2.data[219]
adcin[220] => CL_DFF_224:inst2.data[220]
adcin[221] => CL_DFF_224:inst2.data[221]
adcin[222] => CL_DFF_224:inst2.data[222]
adcin[223] => CL_DFF_224:inst2.data[223]
AlignData[0] => CL_TOP:inst.AlignData[0]
AlignData[1] => CL_TOP:inst.AlignData[1]
AlignData[2] => CL_TOP:inst.AlignData[2]
AlignData[3] => CL_TOP:inst.AlignData[3]
AlignData[4] => CL_TOP:inst.AlignData[4]
AlignData[5] => CL_TOP:inst.AlignData[5]
AlignData[6] => CL_TOP:inst.AlignData[6]
AlignData[7] => CL_TOP:inst.AlignData[7]
TapDelaySelect[0] => CL_TOP:inst.TapDelaySelect[0]
TapDelaySelect[1] => CL_TOP:inst.TapDelaySelect[1]
TapDelaySelect[2] => CL_TOP:inst.TapDelaySelect[2]
TapDelaySelect[3] => CL_TOP:inst.TapDelaySelect[3]
TH[0] => CL_TOP:inst.TH[0]
TH[1] => CL_TOP:inst.TH[1]
TH[2] => CL_TOP:inst.TH[2]
TH[3] => CL_TOP:inst.TH[3]
TH[4] => CL_TOP:inst.TH[4]
TH[5] => CL_TOP:inst.TH[5]
TH[6] => CL_TOP:inst.TH[6]
TH[7] => CL_TOP:inst.TH[7]
TH[8] => CL_TOP:inst.TH[8]
TH[9] => CL_TOP:inst.TH[9]
TH[10] => CL_TOP:inst.TH[10]
TH[11] => CL_TOP:inst.TH[11]
TH[12] => CL_TOP:inst.TH[12]
TH[13] => CL_TOP:inst.TH[13]
TH[14] => CL_TOP:inst.TH[14]
TH[15] => CL_TOP:inst.TH[15]
TH[16] => CL_TOP:inst.TH[16]
TH[17] => CL_TOP:inst.TH[17]
TH[18] => CL_TOP:inst.TH[18]
TH[19] => CL_TOP:inst.TH[19]
TH[20] => CL_TOP:inst.TH[20]
TH[21] => CL_TOP:inst.TH[21]
TH[22] => CL_TOP:inst.TH[22]
TH[23] => CL_TOP:inst.TH[23]
TH[24] => CL_TOP:inst.TH[24]
TH[25] => CL_TOP:inst.TH[25]
TH[26] => CL_TOP:inst.TH[26]
TH[27] => CL_TOP:inst.TH[27]
TH[28] => CL_TOP:inst.TH[28]
TH[29] => CL_TOP:inst.TH[29]
TH[30] => CL_TOP:inst.TH[30]
TH[31] => CL_TOP:inst.TH[31]
TH[32] => CL_TOP:inst.TH[32]
TH[33] => CL_TOP:inst.TH[33]
TH[34] => CL_TOP:inst.TH[34]
TH[35] => CL_TOP:inst.TH[35]
TH[36] => CL_TOP:inst.TH[36]
TH[37] => CL_TOP:inst.TH[37]
TH[38] => CL_TOP:inst.TH[38]
TH[39] => CL_TOP:inst.TH[39]
TH[40] => CL_TOP:inst.TH[40]
TH[41] => CL_TOP:inst.TH[41]
TH[42] => CL_TOP:inst.TH[42]
TH[43] => CL_TOP:inst.TH[43]
TH[44] => CL_TOP:inst.TH[44]
TH[45] => CL_TOP:inst.TH[45]
TH[46] => CL_TOP:inst.TH[46]
TH[47] => CL_TOP:inst.TH[47]
TH[48] => CL_TOP:inst.TH[48]
TH[49] => CL_TOP:inst.TH[49]
TH[50] => CL_TOP:inst.TH[50]
TH[51] => CL_TOP:inst.TH[51]
TH[52] => CL_TOP:inst.TH[52]
TH[53] => CL_TOP:inst.TH[53]
TH[54] => CL_TOP:inst.TH[54]
TH[55] => CL_TOP:inst.TH[55]
TH[56] => CL_TOP:inst.TH[56]
TH[57] => CL_TOP:inst.TH[57]
TH[58] => CL_TOP:inst.TH[58]
TH[59] => CL_TOP:inst.TH[59]
TH[60] => CL_TOP:inst.TH[60]
TH[61] => CL_TOP:inst.TH[61]
TH[62] => CL_TOP:inst.TH[62]
TH[63] => CL_TOP:inst.TH[63]
TH[64] => CL_TOP:inst.TH[64]
TH[65] => CL_TOP:inst.TH[65]
TH[66] => CL_TOP:inst.TH[66]
TH[67] => CL_TOP:inst.TH[67]
TH[68] => CL_TOP:inst.TH[68]
TH[69] => CL_TOP:inst.TH[69]
TH[70] => CL_TOP:inst.TH[70]
TH[71] => CL_TOP:inst.TH[71]
TH[72] => CL_TOP:inst.TH[72]
TH[73] => CL_TOP:inst.TH[73]
TH[74] => CL_TOP:inst.TH[74]
TH[75] => CL_TOP:inst.TH[75]
TH[76] => CL_TOP:inst.TH[76]
TH[77] => CL_TOP:inst.TH[77]
TH[78] => CL_TOP:inst.TH[78]
TH[79] => CL_TOP:inst.TH[79]
TH[80] => CL_TOP:inst.TH[80]
TH[81] => CL_TOP:inst.TH[81]
TH[82] => CL_TOP:inst.TH[82]
TH[83] => CL_TOP:inst.TH[83]
TH[84] => CL_TOP:inst.TH[84]
TH[85] => CL_TOP:inst.TH[85]
TH[86] => CL_TOP:inst.TH[86]
TH[87] => CL_TOP:inst.TH[87]
TH[88] => CL_TOP:inst.TH[88]
TH[89] => CL_TOP:inst.TH[89]
TH[90] => CL_TOP:inst.TH[90]
TH[91] => CL_TOP:inst.TH[91]
TH[92] => CL_TOP:inst.TH[92]
TH[93] => CL_TOP:inst.TH[93]
TH[94] => CL_TOP:inst.TH[94]
TH[95] => CL_TOP:inst.TH[95]
TH[96] => CL_TOP:inst.TH[96]
TH[97] => CL_TOP:inst.TH[97]
TH[98] => CL_TOP:inst.TH[98]
TH[99] => CL_TOP:inst.TH[99]
TH[100] => CL_TOP:inst.TH[100]
TH[101] => CL_TOP:inst.TH[101]
TH[102] => CL_TOP:inst.TH[102]
TH[103] => CL_TOP:inst.TH[103]
TH[104] => CL_TOP:inst.TH[104]
TH[105] => CL_TOP:inst.TH[105]
TH[106] => CL_TOP:inst.TH[106]
TH[107] => CL_TOP:inst.TH[107]
TH[108] => CL_TOP:inst.TH[108]
TH[109] => CL_TOP:inst.TH[109]
TH[110] => CL_TOP:inst.TH[110]
TH[111] => CL_TOP:inst.TH[111]
TH[112] => CL_TOP:inst.TH[112]
TH[113] => CL_TOP:inst.TH[113]
TH[114] => CL_TOP:inst.TH[114]
TH[115] => CL_TOP:inst.TH[115]
TH[116] => CL_TOP:inst.TH[116]
TH[117] => CL_TOP:inst.TH[117]
TH[118] => CL_TOP:inst.TH[118]
TH[119] => CL_TOP:inst.TH[119]
TH[120] => CL_TOP:inst.TH[120]
TH[121] => CL_TOP:inst.TH[121]
TH[122] => CL_TOP:inst.TH[122]
TH[123] => CL_TOP:inst.TH[123]
TH[124] => CL_TOP:inst.TH[124]
TH[125] => CL_TOP:inst.TH[125]
TH[126] => CL_TOP:inst.TH[126]
TH[127] => CL_TOP:inst.TH[127]
TH[128] => CL_TOP:inst.TH[128]
TH[129] => CL_TOP:inst.TH[129]
TH[130] => CL_TOP:inst.TH[130]
TH[131] => CL_TOP:inst.TH[131]
TH[132] => CL_TOP:inst.TH[132]
TH[133] => CL_TOP:inst.TH[133]
TH[134] => CL_TOP:inst.TH[134]
TH[135] => CL_TOP:inst.TH[135]
TH[136] => CL_TOP:inst.TH[136]
TH[137] => CL_TOP:inst.TH[137]
TH[138] => CL_TOP:inst.TH[138]
TH[139] => CL_TOP:inst.TH[139]
TH[140] => CL_TOP:inst.TH[140]
TH[141] => CL_TOP:inst.TH[141]
TH[142] => CL_TOP:inst.TH[142]
TH[143] => CL_TOP:inst.TH[143]
TH[144] => CL_TOP:inst.TH[144]
TH[145] => CL_TOP:inst.TH[145]
TH[146] => CL_TOP:inst.TH[146]
TH[147] => CL_TOP:inst.TH[147]
TH[148] => CL_TOP:inst.TH[148]
TH[149] => CL_TOP:inst.TH[149]
TH[150] => CL_TOP:inst.TH[150]
TH[151] => CL_TOP:inst.TH[151]
TH[152] => CL_TOP:inst.TH[152]
TH[153] => CL_TOP:inst.TH[153]
TH[154] => CL_TOP:inst.TH[154]
TH[155] => CL_TOP:inst.TH[155]
TH[156] => CL_TOP:inst.TH[156]
TH[157] => CL_TOP:inst.TH[157]
TH[158] => CL_TOP:inst.TH[158]
TH[159] => CL_TOP:inst.TH[159]
TH[160] => CL_TOP:inst.TH[160]
TH[161] => CL_TOP:inst.TH[161]
TH[162] => CL_TOP:inst.TH[162]
TH[163] => CL_TOP:inst.TH[163]
TH[164] => CL_TOP:inst.TH[164]
TH[165] => CL_TOP:inst.TH[165]
TH[166] => CL_TOP:inst.TH[166]
TH[167] => CL_TOP:inst.TH[167]
TH[168] => CL_TOP:inst.TH[168]
TH[169] => CL_TOP:inst.TH[169]
TH[170] => CL_TOP:inst.TH[170]
TH[171] => CL_TOP:inst.TH[171]
TH[172] => CL_TOP:inst.TH[172]
TH[173] => CL_TOP:inst.TH[173]
TH[174] => CL_TOP:inst.TH[174]
TH[175] => CL_TOP:inst.TH[175]
TH[176] => CL_TOP:inst.TH[176]
TH[177] => CL_TOP:inst.TH[177]
TH[178] => CL_TOP:inst.TH[178]
TH[179] => CL_TOP:inst.TH[179]
TH[180] => CL_TOP:inst.TH[180]
TH[181] => CL_TOP:inst.TH[181]
TH[182] => CL_TOP:inst.TH[182]
TH[183] => CL_TOP:inst.TH[183]
TH[184] => CL_TOP:inst.TH[184]
TH[185] => CL_TOP:inst.TH[185]
TH[186] => CL_TOP:inst.TH[186]
TH[187] => CL_TOP:inst.TH[187]
TH[188] => CL_TOP:inst.TH[188]
TH[189] => CL_TOP:inst.TH[189]
TH[190] => CL_TOP:inst.TH[190]
TH[191] => CL_TOP:inst.TH[191]
TH[192] => CL_TOP:inst.TH[192]
TH[193] => CL_TOP:inst.TH[193]
TH[194] => CL_TOP:inst.TH[194]
TH[195] => CL_TOP:inst.TH[195]
TH[196] => CL_TOP:inst.TH[196]
TH[197] => CL_TOP:inst.TH[197]
TH[198] => CL_TOP:inst.TH[198]
TH[199] => CL_TOP:inst.TH[199]
TH[200] => CL_TOP:inst.TH[200]
TH[201] => CL_TOP:inst.TH[201]
TH[202] => CL_TOP:inst.TH[202]
TH[203] => CL_TOP:inst.TH[203]
TH[204] => CL_TOP:inst.TH[204]
TH[205] => CL_TOP:inst.TH[205]
TH[206] => CL_TOP:inst.TH[206]
TH[207] => CL_TOP:inst.TH[207]
TH[208] => CL_TOP:inst.TH[208]
TH[209] => CL_TOP:inst.TH[209]
TH[210] => CL_TOP:inst.TH[210]
TH[211] => CL_TOP:inst.TH[211]
TH[212] => CL_TOP:inst.TH[212]
TH[213] => CL_TOP:inst.TH[213]
TH[214] => CL_TOP:inst.TH[214]
TH[215] => CL_TOP:inst.TH[215]
TH[216] => CL_TOP:inst.TH[216]
TH[217] => CL_TOP:inst.TH[217]
TH[218] => CL_TOP:inst.TH[218]
TH[219] => CL_TOP:inst.TH[219]
TH[220] => CL_TOP:inst.TH[220]
TH[221] => CL_TOP:inst.TH[221]
TH[222] => CL_TOP:inst.TH[222]
TH[223] => CL_TOP:inst.TH[223]
TH[224] => CL_TOP:inst.TH[224]
TH[225] => CL_TOP:inst.TH[225]
TH[226] => CL_TOP:inst.TH[226]
TH[227] => CL_TOP:inst.TH[227]
TH[228] => CL_TOP:inst.TH[228]
TH[229] => CL_TOP:inst.TH[229]
TH[230] => CL_TOP:inst.TH[230]
TH[231] => CL_TOP:inst.TH[231]
TH[232] => CL_TOP:inst.TH[232]
TH[233] => CL_TOP:inst.TH[233]
TH[234] => CL_TOP:inst.TH[234]
TH[235] => CL_TOP:inst.TH[235]
TH[236] => CL_TOP:inst.TH[236]
TH[237] => CL_TOP:inst.TH[237]
TH[238] => CL_TOP:inst.TH[238]
TH[239] => CL_TOP:inst.TH[239]
TH[240] => CL_TOP:inst.TH[240]
TH[241] => CL_TOP:inst.TH[241]
TH[242] => CL_TOP:inst.TH[242]
TH[243] => CL_TOP:inst.TH[243]
TH[244] => CL_TOP:inst.TH[244]
TH[245] => CL_TOP:inst.TH[245]
TH[246] => CL_TOP:inst.TH[246]
TH[247] => CL_TOP:inst.TH[247]
TH[248] => CL_TOP:inst.TH[248]
TH[249] => CL_TOP:inst.TH[249]
TH[250] => CL_TOP:inst.TH[250]
TH[251] => CL_TOP:inst.TH[251]
TH[252] => CL_TOP:inst.TH[252]
TH[253] => CL_TOP:inst.TH[253]
TH[254] => CL_TOP:inst.TH[254]
TH[255] => CL_TOP:inst.TH[255]


|sigma_delta|CL_TOP:inst
DigOutput <= CL_ALTLVDS_Tx_1:inst128.tx_out[0]
Trigger => dff_one:inst22.data
The_clock => dff_one:inst22.clock
The_clock => CL_ALTLVDS_Input:inst1.The_clock
The_clock => CL_PLL:inst125.inclk0
The_clock => CL_DFF_16:inst.clock
The_clock => CL_Data_Delay:inst3.clock
The_clock => CL_Block:inst7.clock
reset => CL_ALTLVDS_Input:inst1.reset
reset => CL_ALTLVDS_Tx_1:inst128.pll_areset
InputBIT_4 => CL_ALTLVDS_Input:inst1.InputBIT_4
InputBIT_5 => CL_ALTLVDS_Input:inst1.InputBIT_5
InputBIT_6 => CL_ALTLVDS_Input:inst1.InputBIT_6
CL_DATA_DEL[0] <= CL_DFF_16:inst.q[0]
CL_DATA_DEL[1] <= CL_DFF_16:inst.q[1]
CL_DATA_DEL[2] <= CL_DFF_16:inst.q[2]
CL_DATA_DEL[3] <= CL_DFF_16:inst.q[3]
CL_DATA_DEL[4] <= CL_DFF_16:inst.q[4]
CL_DATA_DEL[5] <= CL_DFF_16:inst.q[5]
CL_DATA_DEL[6] <= CL_DFF_16:inst.q[6]
CL_DATA_DEL[7] <= CL_DFF_16:inst.q[7]
CL_DATA_DEL[8] <= CL_DFF_16:inst.q[8]
CL_DATA_DEL[9] <= CL_DFF_16:inst.q[9]
CL_DATA_DEL[10] <= CL_DFF_16:inst.q[10]
CL_DATA_DEL[11] <= CL_DFF_16:inst.q[11]
CL_DATA_DEL[12] <= CL_DFF_16:inst.q[12]
CL_DATA_DEL[13] <= CL_DFF_16:inst.q[13]
CL_DATA_DEL[14] <= CL_DFF_16:inst.q[14]
CL_DATA_DEL[15] <= CL_DFF_16:inst.q[15]
adcin[0] => CL_Block:inst7.adc[0]
adcin[1] => CL_Block:inst7.adc[1]
adcin[2] => CL_Block:inst7.adc[2]
adcin[3] => CL_Block:inst7.adc[3]
adcin[4] => CL_Block:inst7.adc[4]
adcin[5] => CL_Block:inst7.adc[5]
adcin[6] => CL_Block:inst7.adc[6]
adcin[7] => CL_Block:inst7.adc[7]
adcin[8] => CL_Block:inst7.adc[8]
adcin[9] => CL_Block:inst7.adc[9]
adcin[10] => CL_Block:inst7.adc[10]
adcin[11] => CL_Block:inst7.adc[11]
adcin[12] => CL_Block:inst7.adc[12]
adcin[13] => CL_Block:inst7.adc[13]
adcin[14] => CL_Block:inst7.adc[14]
adcin[15] => CL_Block:inst7.adc[15]
adcin[16] => CL_Block:inst7.adc[16]
adcin[17] => CL_Block:inst7.adc[17]
adcin[18] => CL_Block:inst7.adc[18]
adcin[19] => CL_Block:inst7.adc[19]
adcin[20] => CL_Block:inst7.adc[20]
adcin[21] => CL_Block:inst7.adc[21]
adcin[22] => CL_Block:inst7.adc[22]
adcin[23] => CL_Block:inst7.adc[23]
adcin[24] => CL_Block:inst7.adc[24]
adcin[25] => CL_Block:inst7.adc[25]
adcin[26] => CL_Block:inst7.adc[26]
adcin[27] => CL_Block:inst7.adc[27]
adcin[28] => CL_Block:inst7.adc[28]
adcin[29] => CL_Block:inst7.adc[29]
adcin[30] => CL_Block:inst7.adc[30]
adcin[31] => CL_Block:inst7.adc[31]
adcin[32] => CL_Block:inst7.adc[32]
adcin[33] => CL_Block:inst7.adc[33]
adcin[34] => CL_Block:inst7.adc[34]
adcin[35] => CL_Block:inst7.adc[35]
adcin[36] => CL_Block:inst7.adc[36]
adcin[37] => CL_Block:inst7.adc[37]
adcin[38] => CL_Block:inst7.adc[38]
adcin[39] => CL_Block:inst7.adc[39]
adcin[40] => CL_Block:inst7.adc[40]
adcin[41] => CL_Block:inst7.adc[41]
adcin[42] => CL_Block:inst7.adc[42]
adcin[43] => CL_Block:inst7.adc[43]
adcin[44] => CL_Block:inst7.adc[44]
adcin[45] => CL_Block:inst7.adc[45]
adcin[46] => CL_Block:inst7.adc[46]
adcin[47] => CL_Block:inst7.adc[47]
adcin[48] => CL_Block:inst7.adc[48]
adcin[49] => CL_Block:inst7.adc[49]
adcin[50] => CL_Block:inst7.adc[50]
adcin[51] => CL_Block:inst7.adc[51]
adcin[52] => CL_Block:inst7.adc[52]
adcin[53] => CL_Block:inst7.adc[53]
adcin[54] => CL_Block:inst7.adc[54]
adcin[55] => CL_Block:inst7.adc[55]
adcin[56] => CL_Block:inst7.adc[56]
adcin[57] => CL_Block:inst7.adc[57]
adcin[58] => CL_Block:inst7.adc[58]
adcin[59] => CL_Block:inst7.adc[59]
adcin[60] => CL_Block:inst7.adc[60]
adcin[61] => CL_Block:inst7.adc[61]
adcin[62] => CL_Block:inst7.adc[62]
adcin[63] => CL_Block:inst7.adc[63]
adcin[64] => CL_Block:inst7.adc[64]
adcin[65] => CL_Block:inst7.adc[65]
adcin[66] => CL_Block:inst7.adc[66]
adcin[67] => CL_Block:inst7.adc[67]
adcin[68] => CL_Block:inst7.adc[68]
adcin[69] => CL_Block:inst7.adc[69]
adcin[70] => CL_Block:inst7.adc[70]
adcin[71] => CL_Block:inst7.adc[71]
adcin[72] => CL_Block:inst7.adc[72]
adcin[73] => CL_Block:inst7.adc[73]
adcin[74] => CL_Block:inst7.adc[74]
adcin[75] => CL_Block:inst7.adc[75]
adcin[76] => CL_Block:inst7.adc[76]
adcin[77] => CL_Block:inst7.adc[77]
adcin[78] => CL_Block:inst7.adc[78]
adcin[79] => CL_Block:inst7.adc[79]
adcin[80] => CL_Block:inst7.adc[80]
adcin[81] => CL_Block:inst7.adc[81]
adcin[82] => CL_Block:inst7.adc[82]
adcin[83] => CL_Block:inst7.adc[83]
adcin[84] => CL_Block:inst7.adc[84]
adcin[85] => CL_Block:inst7.adc[85]
adcin[86] => CL_Block:inst7.adc[86]
adcin[87] => CL_Block:inst7.adc[87]
adcin[88] => CL_Block:inst7.adc[88]
adcin[89] => CL_Block:inst7.adc[89]
adcin[90] => CL_Block:inst7.adc[90]
adcin[91] => CL_Block:inst7.adc[91]
adcin[92] => CL_Block:inst7.adc[92]
adcin[93] => CL_Block:inst7.adc[93]
adcin[94] => CL_Block:inst7.adc[94]
adcin[95] => CL_Block:inst7.adc[95]
adcin[96] => CL_Block:inst7.adc[96]
adcin[97] => CL_Block:inst7.adc[97]
adcin[98] => CL_Block:inst7.adc[98]
adcin[99] => CL_Block:inst7.adc[99]
adcin[100] => CL_Block:inst7.adc[100]
adcin[101] => CL_Block:inst7.adc[101]
adcin[102] => CL_Block:inst7.adc[102]
adcin[103] => CL_Block:inst7.adc[103]
adcin[104] => CL_Block:inst7.adc[104]
adcin[105] => CL_Block:inst7.adc[105]
adcin[106] => CL_Block:inst7.adc[106]
adcin[107] => CL_Block:inst7.adc[107]
adcin[108] => CL_Block:inst7.adc[108]
adcin[109] => CL_Block:inst7.adc[109]
adcin[110] => CL_Block:inst7.adc[110]
adcin[111] => CL_Block:inst7.adc[111]
adcin[112] => CL_Block:inst7.adc[112]
adcin[113] => CL_Block:inst7.adc[113]
adcin[114] => CL_Block:inst7.adc[114]
adcin[115] => CL_Block:inst7.adc[115]
adcin[116] => CL_Block:inst7.adc[116]
adcin[117] => CL_Block:inst7.adc[117]
adcin[118] => CL_Block:inst7.adc[118]
adcin[119] => CL_Block:inst7.adc[119]
adcin[120] => CL_Block:inst7.adc[120]
adcin[121] => CL_Block:inst7.adc[121]
adcin[122] => CL_Block:inst7.adc[122]
adcin[123] => CL_Block:inst7.adc[123]
adcin[124] => CL_Block:inst7.adc[124]
adcin[125] => CL_Block:inst7.adc[125]
adcin[126] => CL_Block:inst7.adc[126]
adcin[127] => CL_Block:inst7.adc[127]
adcin[128] => CL_Block:inst7.adc[128]
adcin[129] => CL_Block:inst7.adc[129]
adcin[130] => CL_Block:inst7.adc[130]
adcin[131] => CL_Block:inst7.adc[131]
adcin[132] => CL_Block:inst7.adc[132]
adcin[133] => CL_Block:inst7.adc[133]
adcin[134] => CL_Block:inst7.adc[134]
adcin[135] => CL_Block:inst7.adc[135]
adcin[136] => CL_Block:inst7.adc[136]
adcin[137] => CL_Block:inst7.adc[137]
adcin[138] => CL_Block:inst7.adc[138]
adcin[139] => CL_Block:inst7.adc[139]
adcin[140] => CL_Block:inst7.adc[140]
adcin[141] => CL_Block:inst7.adc[141]
adcin[142] => CL_Block:inst7.adc[142]
adcin[143] => CL_Block:inst7.adc[143]
adcin[144] => CL_Block:inst7.adc[144]
adcin[145] => CL_Block:inst7.adc[145]
adcin[146] => CL_Block:inst7.adc[146]
adcin[147] => CL_Block:inst7.adc[147]
adcin[148] => CL_Block:inst7.adc[148]
adcin[149] => CL_Block:inst7.adc[149]
adcin[150] => CL_Block:inst7.adc[150]
adcin[151] => CL_Block:inst7.adc[151]
adcin[152] => CL_Block:inst7.adc[152]
adcin[153] => CL_Block:inst7.adc[153]
adcin[154] => CL_Block:inst7.adc[154]
adcin[155] => CL_Block:inst7.adc[155]
adcin[156] => CL_Block:inst7.adc[156]
adcin[157] => CL_Block:inst7.adc[157]
adcin[158] => CL_Block:inst7.adc[158]
adcin[159] => CL_Block:inst7.adc[159]
adcin[160] => CL_Block:inst7.adc[160]
adcin[161] => CL_Block:inst7.adc[161]
adcin[162] => CL_Block:inst7.adc[162]
adcin[163] => CL_Block:inst7.adc[163]
adcin[164] => CL_Block:inst7.adc[164]
adcin[165] => CL_Block:inst7.adc[165]
adcin[166] => CL_Block:inst7.adc[166]
adcin[167] => CL_Block:inst7.adc[167]
adcin[168] => CL_Block:inst7.adc[168]
adcin[169] => CL_Block:inst7.adc[169]
adcin[170] => CL_Block:inst7.adc[170]
adcin[171] => CL_Block:inst7.adc[171]
adcin[172] => CL_Block:inst7.adc[172]
adcin[173] => CL_Block:inst7.adc[173]
adcin[174] => CL_Block:inst7.adc[174]
adcin[175] => CL_Block:inst7.adc[175]
adcin[176] => CL_Block:inst7.adc[176]
adcin[177] => CL_Block:inst7.adc[177]
adcin[178] => CL_Block:inst7.adc[178]
adcin[179] => CL_Block:inst7.adc[179]
adcin[180] => CL_Block:inst7.adc[180]
adcin[181] => CL_Block:inst7.adc[181]
adcin[182] => CL_Block:inst7.adc[182]
adcin[183] => CL_Block:inst7.adc[183]
adcin[184] => CL_Block:inst7.adc[184]
adcin[185] => CL_Block:inst7.adc[185]
adcin[186] => CL_Block:inst7.adc[186]
adcin[187] => CL_Block:inst7.adc[187]
adcin[188] => CL_Block:inst7.adc[188]
adcin[189] => CL_Block:inst7.adc[189]
adcin[190] => CL_Block:inst7.adc[190]
adcin[191] => CL_Block:inst7.adc[191]
adcin[192] => CL_Block:inst7.adc[192]
adcin[193] => CL_Block:inst7.adc[193]
adcin[194] => CL_Block:inst7.adc[194]
adcin[195] => CL_Block:inst7.adc[195]
adcin[196] => CL_Block:inst7.adc[196]
adcin[197] => CL_Block:inst7.adc[197]
adcin[198] => CL_Block:inst7.adc[198]
adcin[199] => CL_Block:inst7.adc[199]
adcin[200] => CL_Block:inst7.adc[200]
adcin[201] => CL_Block:inst7.adc[201]
adcin[202] => CL_Block:inst7.adc[202]
adcin[203] => CL_Block:inst7.adc[203]
adcin[204] => CL_Block:inst7.adc[204]
adcin[205] => CL_Block:inst7.adc[205]
adcin[206] => CL_Block:inst7.adc[206]
adcin[207] => CL_Block:inst7.adc[207]
adcin[208] => CL_Block:inst7.adc[208]
adcin[209] => CL_Block:inst7.adc[209]
adcin[210] => CL_Block:inst7.adc[210]
adcin[211] => CL_Block:inst7.adc[211]
adcin[212] => CL_Block:inst7.adc[212]
adcin[213] => CL_Block:inst7.adc[213]
adcin[214] => CL_Block:inst7.adc[214]
adcin[215] => CL_Block:inst7.adc[215]
adcin[216] => CL_Block:inst7.adc[216]
adcin[217] => CL_Block:inst7.adc[217]
adcin[218] => CL_Block:inst7.adc[218]
adcin[219] => CL_Block:inst7.adc[219]
adcin[220] => CL_Block:inst7.adc[220]
adcin[221] => CL_Block:inst7.adc[221]
adcin[222] => CL_Block:inst7.adc[222]
adcin[223] => CL_Block:inst7.adc[223]
TH[0] => CL_Block:inst7.vme_control[0]
TH[1] => CL_Block:inst7.vme_control[1]
TH[2] => CL_Block:inst7.vme_control[2]
TH[3] => CL_Block:inst7.vme_control[3]
TH[4] => CL_Block:inst7.vme_control[4]
TH[5] => CL_Block:inst7.vme_control[5]
TH[6] => CL_Block:inst7.vme_control[6]
TH[7] => CL_Block:inst7.vme_control[7]
TH[8] => CL_Block:inst7.vme_control[8]
TH[9] => CL_Block:inst7.vme_control[9]
TH[10] => CL_Block:inst7.vme_control[10]
TH[11] => CL_Block:inst7.vme_control[11]
TH[12] => CL_Block:inst7.vme_control[12]
TH[13] => CL_Block:inst7.vme_control[13]
TH[14] => CL_Block:inst7.vme_control[14]
TH[15] => CL_Block:inst7.vme_control[15]
TH[16] => CL_Block:inst7.vme_control[16]
TH[17] => CL_Block:inst7.vme_control[17]
TH[18] => CL_Block:inst7.vme_control[18]
TH[19] => CL_Block:inst7.vme_control[19]
TH[20] => CL_Block:inst7.vme_control[20]
TH[21] => CL_Block:inst7.vme_control[21]
TH[22] => CL_Block:inst7.vme_control[22]
TH[23] => CL_Block:inst7.vme_control[23]
TH[24] => CL_Block:inst7.vme_control[24]
TH[25] => CL_Block:inst7.vme_control[25]
TH[26] => CL_Block:inst7.vme_control[26]
TH[27] => CL_Block:inst7.vme_control[27]
TH[28] => CL_Block:inst7.vme_control[28]
TH[29] => CL_Block:inst7.vme_control[29]
TH[30] => CL_Block:inst7.vme_control[30]
TH[31] => CL_Block:inst7.vme_control[31]
TH[32] => CL_Block:inst7.vme_control[32]
TH[33] => CL_Block:inst7.vme_control[33]
TH[34] => CL_Block:inst7.vme_control[34]
TH[35] => CL_Block:inst7.vme_control[35]
TH[36] => CL_Block:inst7.vme_control[36]
TH[37] => CL_Block:inst7.vme_control[37]
TH[38] => CL_Block:inst7.vme_control[38]
TH[39] => CL_Block:inst7.vme_control[39]
TH[40] => CL_Block:inst7.vme_control[40]
TH[41] => CL_Block:inst7.vme_control[41]
TH[42] => CL_Block:inst7.vme_control[42]
TH[43] => CL_Block:inst7.vme_control[43]
TH[44] => CL_Block:inst7.vme_control[44]
TH[45] => CL_Block:inst7.vme_control[45]
TH[46] => CL_Block:inst7.vme_control[46]
TH[47] => CL_Block:inst7.vme_control[47]
TH[48] => CL_Block:inst7.vme_control[48]
TH[49] => CL_Block:inst7.vme_control[49]
TH[50] => CL_Block:inst7.vme_control[50]
TH[51] => CL_Block:inst7.vme_control[51]
TH[52] => CL_Block:inst7.vme_control[52]
TH[53] => CL_Block:inst7.vme_control[53]
TH[54] => CL_Block:inst7.vme_control[54]
TH[55] => CL_Block:inst7.vme_control[55]
TH[56] => CL_Block:inst7.vme_control[56]
TH[57] => CL_Block:inst7.vme_control[57]
TH[58] => CL_Block:inst7.vme_control[58]
TH[59] => CL_Block:inst7.vme_control[59]
TH[60] => CL_Block:inst7.vme_control[60]
TH[61] => CL_Block:inst7.vme_control[61]
TH[62] => CL_Block:inst7.vme_control[62]
TH[63] => CL_Block:inst7.vme_control[63]
TH[64] => CL_Block:inst7.vme_control[64]
TH[65] => CL_Block:inst7.vme_control[65]
TH[66] => CL_Block:inst7.vme_control[66]
TH[67] => CL_Block:inst7.vme_control[67]
TH[68] => CL_Block:inst7.vme_control[68]
TH[69] => CL_Block:inst7.vme_control[69]
TH[70] => CL_Block:inst7.vme_control[70]
TH[71] => CL_Block:inst7.vme_control[71]
TH[72] => CL_Block:inst7.vme_control[72]
TH[73] => CL_Block:inst7.vme_control[73]
TH[74] => CL_Block:inst7.vme_control[74]
TH[75] => CL_Block:inst7.vme_control[75]
TH[76] => CL_Block:inst7.vme_control[76]
TH[77] => CL_Block:inst7.vme_control[77]
TH[78] => CL_Block:inst7.vme_control[78]
TH[79] => CL_Block:inst7.vme_control[79]
TH[80] => CL_Block:inst7.vme_control[80]
TH[81] => CL_Block:inst7.vme_control[81]
TH[82] => CL_Block:inst7.vme_control[82]
TH[83] => CL_Block:inst7.vme_control[83]
TH[84] => CL_Block:inst7.vme_control[84]
TH[85] => CL_Block:inst7.vme_control[85]
TH[86] => CL_Block:inst7.vme_control[86]
TH[87] => CL_Block:inst7.vme_control[87]
TH[88] => CL_Block:inst7.vme_control[88]
TH[89] => CL_Block:inst7.vme_control[89]
TH[90] => CL_Block:inst7.vme_control[90]
TH[91] => CL_Block:inst7.vme_control[91]
TH[92] => CL_Block:inst7.vme_control[92]
TH[93] => CL_Block:inst7.vme_control[93]
TH[94] => CL_Block:inst7.vme_control[94]
TH[95] => CL_Block:inst7.vme_control[95]
TH[96] => CL_Block:inst7.vme_control[96]
TH[97] => CL_Block:inst7.vme_control[97]
TH[98] => CL_Block:inst7.vme_control[98]
TH[99] => CL_Block:inst7.vme_control[99]
TH[100] => CL_Block:inst7.vme_control[100]
TH[101] => CL_Block:inst7.vme_control[101]
TH[102] => CL_Block:inst7.vme_control[102]
TH[103] => CL_Block:inst7.vme_control[103]
TH[104] => CL_Block:inst7.vme_control[104]
TH[105] => CL_Block:inst7.vme_control[105]
TH[106] => CL_Block:inst7.vme_control[106]
TH[107] => CL_Block:inst7.vme_control[107]
TH[108] => CL_Block:inst7.vme_control[108]
TH[109] => CL_Block:inst7.vme_control[109]
TH[110] => CL_Block:inst7.vme_control[110]
TH[111] => CL_Block:inst7.vme_control[111]
TH[112] => CL_Block:inst7.vme_control[112]
TH[113] => CL_Block:inst7.vme_control[113]
TH[114] => CL_Block:inst7.vme_control[114]
TH[115] => CL_Block:inst7.vme_control[115]
TH[116] => CL_Block:inst7.vme_control[116]
TH[117] => CL_Block:inst7.vme_control[117]
TH[118] => CL_Block:inst7.vme_control[118]
TH[119] => CL_Block:inst7.vme_control[119]
TH[120] => CL_Block:inst7.vme_control[120]
TH[121] => CL_Block:inst7.vme_control[121]
TH[122] => CL_Block:inst7.vme_control[122]
TH[123] => CL_Block:inst7.vme_control[123]
TH[124] => CL_Block:inst7.vme_control[124]
TH[125] => CL_Block:inst7.vme_control[125]
TH[126] => CL_Block:inst7.vme_control[126]
TH[127] => CL_Block:inst7.vme_control[127]
TH[128] => CL_Block:inst7.vme_control[128]
TH[129] => CL_Block:inst7.vme_control[129]
TH[130] => CL_Block:inst7.vme_control[130]
TH[131] => CL_Block:inst7.vme_control[131]
TH[132] => CL_Block:inst7.vme_control[132]
TH[133] => CL_Block:inst7.vme_control[133]
TH[134] => CL_Block:inst7.vme_control[134]
TH[135] => CL_Block:inst7.vme_control[135]
TH[136] => CL_Block:inst7.vme_control[136]
TH[137] => CL_Block:inst7.vme_control[137]
TH[138] => CL_Block:inst7.vme_control[138]
TH[139] => CL_Block:inst7.vme_control[139]
TH[140] => CL_Block:inst7.vme_control[140]
TH[141] => CL_Block:inst7.vme_control[141]
TH[142] => CL_Block:inst7.vme_control[142]
TH[143] => CL_Block:inst7.vme_control[143]
TH[144] => CL_Block:inst7.vme_control[144]
TH[145] => CL_Block:inst7.vme_control[145]
TH[146] => CL_Block:inst7.vme_control[146]
TH[147] => CL_Block:inst7.vme_control[147]
TH[148] => CL_Block:inst7.vme_control[148]
TH[149] => CL_Block:inst7.vme_control[149]
TH[150] => CL_Block:inst7.vme_control[150]
TH[151] => CL_Block:inst7.vme_control[151]
TH[152] => CL_Block:inst7.vme_control[152]
TH[153] => CL_Block:inst7.vme_control[153]
TH[154] => CL_Block:inst7.vme_control[154]
TH[155] => CL_Block:inst7.vme_control[155]
TH[156] => CL_Block:inst7.vme_control[156]
TH[157] => CL_Block:inst7.vme_control[157]
TH[158] => CL_Block:inst7.vme_control[158]
TH[159] => CL_Block:inst7.vme_control[159]
TH[160] => CL_Block:inst7.vme_control[160]
TH[161] => CL_Block:inst7.vme_control[161]
TH[162] => CL_Block:inst7.vme_control[162]
TH[163] => CL_Block:inst7.vme_control[163]
TH[164] => CL_Block:inst7.vme_control[164]
TH[165] => CL_Block:inst7.vme_control[165]
TH[166] => CL_Block:inst7.vme_control[166]
TH[167] => CL_Block:inst7.vme_control[167]
TH[168] => CL_Block:inst7.vme_control[168]
TH[169] => CL_Block:inst7.vme_control[169]
TH[170] => CL_Block:inst7.vme_control[170]
TH[171] => CL_Block:inst7.vme_control[171]
TH[172] => CL_Block:inst7.vme_control[172]
TH[173] => CL_Block:inst7.vme_control[173]
TH[174] => CL_Block:inst7.vme_control[174]
TH[175] => CL_Block:inst7.vme_control[175]
TH[176] => CL_Block:inst7.vme_control[176]
TH[177] => CL_Block:inst7.vme_control[177]
TH[178] => CL_Block:inst7.vme_control[178]
TH[179] => CL_Block:inst7.vme_control[179]
TH[180] => CL_Block:inst7.vme_control[180]
TH[181] => CL_Block:inst7.vme_control[181]
TH[182] => CL_Block:inst7.vme_control[182]
TH[183] => CL_Block:inst7.vme_control[183]
TH[184] => CL_Block:inst7.vme_control[184]
TH[185] => CL_Block:inst7.vme_control[185]
TH[186] => CL_Block:inst7.vme_control[186]
TH[187] => CL_Block:inst7.vme_control[187]
TH[188] => CL_Block:inst7.vme_control[188]
TH[189] => CL_Block:inst7.vme_control[189]
TH[190] => CL_Block:inst7.vme_control[190]
TH[191] => CL_Block:inst7.vme_control[191]
TH[192] => CL_Block:inst7.vme_control[192]
TH[193] => CL_Block:inst7.vme_control[193]
TH[194] => CL_Block:inst7.vme_control[194]
TH[195] => CL_Block:inst7.vme_control[195]
TH[196] => CL_Block:inst7.vme_control[196]
TH[197] => CL_Block:inst7.vme_control[197]
TH[198] => CL_Block:inst7.vme_control[198]
TH[199] => CL_Block:inst7.vme_control[199]
TH[200] => CL_Block:inst7.vme_control[200]
TH[201] => CL_Block:inst7.vme_control[201]
TH[202] => CL_Block:inst7.vme_control[202]
TH[203] => CL_Block:inst7.vme_control[203]
TH[204] => CL_Block:inst7.vme_control[204]
TH[205] => CL_Block:inst7.vme_control[205]
TH[206] => CL_Block:inst7.vme_control[206]
TH[207] => CL_Block:inst7.vme_control[207]
TH[208] => CL_Block:inst7.vme_control[208]
TH[209] => CL_Block:inst7.vme_control[209]
TH[210] => CL_Block:inst7.vme_control[210]
TH[211] => CL_Block:inst7.vme_control[211]
TH[212] => CL_Block:inst7.vme_control[212]
TH[213] => CL_Block:inst7.vme_control[213]
TH[214] => CL_Block:inst7.vme_control[214]
TH[215] => CL_Block:inst7.vme_control[215]
TH[216] => CL_Block:inst7.vme_control[216]
TH[217] => CL_Block:inst7.vme_control[217]
TH[218] => CL_Block:inst7.vme_control[218]
TH[219] => CL_Block:inst7.vme_control[219]
TH[220] => CL_Block:inst7.vme_control[220]
TH[221] => CL_Block:inst7.vme_control[221]
TH[222] => CL_Block:inst7.vme_control[222]
TH[223] => CL_Block:inst7.vme_control[223]
TH[224] => CL_Block:inst7.vme_control[224]
TH[225] => CL_Block:inst7.vme_control[225]
TH[226] => CL_Block:inst7.vme_control[226]
TH[227] => CL_Block:inst7.vme_control[227]
TH[228] => CL_Block:inst7.vme_control[228]
TH[229] => CL_Block:inst7.vme_control[229]
TH[230] => CL_Block:inst7.vme_control[230]
TH[231] => CL_Block:inst7.vme_control[231]
TH[232] => CL_Block:inst7.vme_control[232]
TH[233] => CL_Block:inst7.vme_control[233]
TH[234] => CL_Block:inst7.vme_control[234]
TH[235] => CL_Block:inst7.vme_control[235]
TH[236] => CL_Block:inst7.vme_control[236]
TH[237] => CL_Block:inst7.vme_control[237]
TH[238] => CL_Block:inst7.vme_control[238]
TH[239] => CL_Block:inst7.vme_control[239]
TH[240] => CL_Block:inst7.vme_control[240]
TH[241] => CL_Block:inst7.vme_control[241]
TH[242] => CL_Block:inst7.vme_control[242]
TH[243] => CL_Block:inst7.vme_control[243]
TH[244] => CL_Block:inst7.vme_control[244]
TH[245] => CL_Block:inst7.vme_control[245]
TH[246] => CL_Block:inst7.vme_control[246]
TH[247] => CL_Block:inst7.vme_control[247]
TH[248] => CL_Block:inst7.vme_control[248]
TH[249] => CL_Block:inst7.vme_control[249]
TH[250] => CL_Block:inst7.vme_control[250]
TH[251] => CL_Block:inst7.vme_control[251]
TH[252] => CL_Block:inst7.vme_control[252]
TH[253] => CL_Block:inst7.vme_control[253]
TH[254] => CL_Block:inst7.vme_control[254]
TH[255] => CL_Block:inst7.vme_control[255]
TapDelaySelect[0] => CL_Data_Delay:inst3.TapDelaySelect[0]
TapDelaySelect[1] => CL_Data_Delay:inst3.TapDelaySelect[1]
TapDelaySelect[2] => CL_Data_Delay:inst3.TapDelaySelect[2]
TapDelaySelect[3] => CL_Data_Delay:inst3.TapDelaySelect[3]
Tx_Sel => CL_MUX_8:inst123.sel
AlignData[0] => CL_MUX_8:inst123.data0x[0]
AlignData[1] => CL_MUX_8:inst123.data0x[1]
AlignData[2] => CL_MUX_8:inst123.data0x[2]
AlignData[3] => CL_MUX_8:inst123.data0x[3]
AlignData[4] => CL_MUX_8:inst123.data0x[4]
AlignData[5] => CL_MUX_8:inst123.data0x[5]
AlignData[6] => CL_MUX_8:inst123.data0x[6]
AlignData[7] => CL_MUX_8:inst123.data0x[7]
CL_DATA[0] <= CL_Block:inst7.CL_OUT[0]
CL_DATA[1] <= CL_Block:inst7.CL_OUT[1]
CL_DATA[2] <= CL_Block:inst7.CL_OUT[2]
CL_DATA[3] <= CL_Block:inst7.CL_OUT[3]
CL_DATA[4] <= CL_Block:inst7.CL_OUT[4]
CL_DATA[5] <= CL_Block:inst7.CL_OUT[5]
CL_DATA[6] <= CL_Block:inst7.CL_OUT[6]
CL_DATA[7] <= CL_Block:inst7.CL_OUT[7]
CL_DATA[8] <= CL_Block:inst7.CL_OUT[8]
CL_DATA[9] <= CL_Block:inst7.CL_OUT[9]
CL_DATA[10] <= CL_Block:inst7.CL_OUT[10]
CL_DATA[11] <= CL_Block:inst7.CL_OUT[11]
CL_DATA[12] <= CL_Block:inst7.CL_OUT[12]
CL_DATA[13] <= CL_Block:inst7.CL_OUT[13]
CL_DATA[14] <= CL_Block:inst7.CL_OUT[14]
CL_DATA[15] <= CL_Block:inst7.CL_OUT[15]
TEST_OUT[0] <= CL_DFF_8:inst124.q[0]
TEST_OUT[1] <= CL_DFF_8:inst124.q[1]
TEST_OUT[2] <= CL_DFF_8:inst124.q[2]
TEST_OUT[3] <= CL_DFF_8:inst124.q[3]
TEST_OUT[4] <= CL_DFF_8:inst124.q[4]
TEST_OUT[5] <= CL_DFF_8:inst124.q[5]
TEST_OUT[6] <= CL_DFF_8:inst124.q[6]
TEST_OUT[7] <= CL_DFF_8:inst124.q[7]
TestA[0] <= CL_Data_Delay:inst3.TestA[0]
TestA[1] <= CL_Data_Delay:inst3.TestA[1]
TestA[2] <= CL_Data_Delay:inst3.TestA[2]
TestA[3] <= CL_Data_Delay:inst3.TestA[3]
TestA[4] <= CL_Data_Delay:inst3.TestA[4]
TestA[5] <= CL_Data_Delay:inst3.TestA[5]
TestA[6] <= CL_Data_Delay:inst3.TestA[6]
TestA[7] <= CL_Data_Delay:inst3.TestA[7]
TestA[8] <= CL_Data_Delay:inst3.TestA[8]
TestA[9] <= CL_Data_Delay:inst3.TestA[9]
TestA[10] <= CL_Data_Delay:inst3.TestA[10]
TestA[11] <= CL_Data_Delay:inst3.TestA[11]
TestA[12] <= CL_Data_Delay:inst3.TestA[12]
TestA[13] <= CL_Data_Delay:inst3.TestA[13]
TestA[14] <= CL_Data_Delay:inst3.TestA[14]
TestA[15] <= CL_Data_Delay:inst3.TestA[15]
TestClusterBitsOut[0] <= CL_ALTLVDS_Input:inst1.TestClusterBitsOut[0]
TestClusterBitsOut[1] <= CL_ALTLVDS_Input:inst1.TestClusterBitsOut[1]
TestClusterBitsOut[2] <= CL_ALTLVDS_Input:inst1.TestClusterBitsOut[2]
TestClusterBitsOut[3] <= CL_ALTLVDS_Input:inst1.TestClusterBitsOut[3]
TestClusterBitsOut[4] <= CL_ALTLVDS_Input:inst1.TestClusterBitsOut[4]
TestClusterBitsOut[5] <= CL_ALTLVDS_Input:inst1.TestClusterBitsOut[5]
TestClusterBitsOut[6] <= CL_ALTLVDS_Input:inst1.TestClusterBitsOut[6]
TestClusterBitsOut[7] <= CL_ALTLVDS_Input:inst1.TestClusterBitsOut[7]
TestClusterBitsOut[8] <= CL_ALTLVDS_Input:inst1.TestClusterBitsOut[8]
TestClusterBitsOut[9] <= CL_ALTLVDS_Input:inst1.TestClusterBitsOut[9]
TestClusterBitsOut[10] <= CL_ALTLVDS_Input:inst1.TestClusterBitsOut[10]
TestClusterBitsOut[11] <= CL_ALTLVDS_Input:inst1.TestClusterBitsOut[11]
TestClusterBitsOut[12] <= CL_ALTLVDS_Input:inst1.TestClusterBitsOut[12]
TestClusterBitsOut[13] <= CL_ALTLVDS_Input:inst1.TestClusterBitsOut[13]
TestClusterBitsOut[14] <= CL_ALTLVDS_Input:inst1.TestClusterBitsOut[14]
TestClusterBitsOut[15] <= CL_ALTLVDS_Input:inst1.TestClusterBitsOut[15]


|sigma_delta|CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128
pll_areset => altlvds_tx:altlvds_tx_component.pll_areset
tx_in[0] => altlvds_tx:altlvds_tx_component.tx_in[0]
tx_in[1] => altlvds_tx:altlvds_tx_component.tx_in[1]
tx_in[2] => altlvds_tx:altlvds_tx_component.tx_in[2]
tx_in[3] => altlvds_tx:altlvds_tx_component.tx_in[3]
tx_in[4] => altlvds_tx:altlvds_tx_component.tx_in[4]
tx_in[5] => altlvds_tx:altlvds_tx_component.tx_in[5]
tx_in[6] => altlvds_tx:altlvds_tx_component.tx_in[6]
tx_in[7] => altlvds_tx:altlvds_tx_component.tx_in[7]
tx_inclock => altlvds_tx:altlvds_tx_component.tx_inclock
tx_out[0] <= altlvds_tx:altlvds_tx_component.tx_out[0]


|sigma_delta|CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component
tx_in[0] => CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated.tx_in[0]
tx_in[1] => CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated.tx_in[1]
tx_in[2] => CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated.tx_in[2]
tx_in[3] => CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated.tx_in[3]
tx_in[4] => CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated.tx_in[4]
tx_in[5] => CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated.tx_in[5]
tx_in[6] => CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated.tx_in[6]
tx_in[7] => CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated.tx_in[7]
tx_inclock => CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated.tx_inclock
tx_syncclock => ~NO_FANOUT~
tx_enable => ~NO_FANOUT~
sync_inclock => ~NO_FANOUT~
tx_pll_enable => ~NO_FANOUT~
pll_areset => CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated.pll_areset
tx_data_reset => ~NO_FANOUT~
tx_out[0] <= CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated.tx_out[0]
tx_outclock <= <GND>
tx_coreclock <= <GND>
tx_locked <= <GND>


|sigma_delta|CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated
pll_areset => pll.ARESET
tx_in[0] => txreg[0].DATAIN
tx_in[1] => txreg[1].DATAIN
tx_in[2] => txreg[2].DATAIN
tx_in[3] => txreg[3].DATAIN
tx_in[4] => txreg[4].DATAIN
tx_in[5] => txreg[5].DATAIN
tx_in[6] => txreg[6].DATAIN
tx_in[7] => txreg[7].DATAIN
tx_inclock => txreg[0].CLK
tx_inclock => txreg[1].CLK
tx_inclock => txreg[2].CLK
tx_inclock => txreg[3].CLK
tx_inclock => txreg[4].CLK
tx_inclock => txreg[5].CLK
tx_inclock => txreg[6].CLK
tx_inclock => txreg[7].CLK
tx_inclock => pll.CLK
tx_out[0] <= tx_0.DATAOUT


|sigma_delta|CL_TOP:inst|CL_ALTLVDS_Input:inst1
32nsOUT <= 32ns.DB_MAX_OUTPUT_PORT_TYPE
32ns => PS_DFF_1:inst12.clock
32ns => PS_DFF_1:inst8.clock
32ns => CL_Counter_2bit:inst6.clock
32ns => 32nsOUT.DATAIN
OUT[0] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst22.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= InputBIT_4.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= InputBIT_5.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= InputBIT_6.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
The_clock => PS_Compare_8:inst5.clock
The_clock => PS_DFF_1:inst.clock
The_clock => PS_Counter_8:inst4.clock
Trigger => inst18.IN0
reset => PS_Counter_8:inst4.aset
InputBIT_4 => OUT[4].DATAIN
InputBIT_5 => OUT[5].DATAIN
InputBIT_6 => OUT[6].DATAIN
CL_Data[0] => CL_DFF_16:inst11.data[0]
CL_Data[1] => CL_DFF_16:inst11.data[1]
CL_Data[2] => CL_DFF_16:inst11.data[2]
CL_Data[3] => CL_DFF_16:inst11.data[3]
CL_Data[4] => CL_DFF_16:inst11.data[4]
CL_Data[5] => CL_DFF_16:inst11.data[5]
CL_Data[6] => CL_DFF_16:inst11.data[6]
CL_Data[7] => CL_DFF_16:inst11.data[7]
CL_Data[8] => CL_DFF_16:inst11.data[8]
CL_Data[9] => CL_DFF_16:inst11.data[9]
CL_Data[10] => CL_DFF_16:inst11.data[10]
CL_Data[11] => CL_DFF_16:inst11.data[11]
CL_Data[12] => CL_DFF_16:inst11.data[12]
CL_Data[13] => CL_DFF_16:inst11.data[13]
CL_Data[14] => CL_DFF_16:inst11.data[14]
CL_Data[15] => CL_DFF_16:inst11.data[15]
TestClusterBitsOut[0] <= CL_DR[0].DB_MAX_OUTPUT_PORT_TYPE
TestClusterBitsOut[1] <= CL_DR[1].DB_MAX_OUTPUT_PORT_TYPE
TestClusterBitsOut[2] <= CL_DR[2].DB_MAX_OUTPUT_PORT_TYPE
TestClusterBitsOut[3] <= CL_DR[3].DB_MAX_OUTPUT_PORT_TYPE
TestClusterBitsOut[4] <= CL_DR[4].DB_MAX_OUTPUT_PORT_TYPE
TestClusterBitsOut[5] <= CL_DR[5].DB_MAX_OUTPUT_PORT_TYPE
TestClusterBitsOut[6] <= CL_DR[6].DB_MAX_OUTPUT_PORT_TYPE
TestClusterBitsOut[7] <= CL_DR[7].DB_MAX_OUTPUT_PORT_TYPE
TestClusterBitsOut[8] <= CL_DR[8].DB_MAX_OUTPUT_PORT_TYPE
TestClusterBitsOut[9] <= CL_DR[9].DB_MAX_OUTPUT_PORT_TYPE
TestClusterBitsOut[10] <= CL_DR[10].DB_MAX_OUTPUT_PORT_TYPE
TestClusterBitsOut[11] <= CL_DR[11].DB_MAX_OUTPUT_PORT_TYPE
TestClusterBitsOut[12] <= CL_DR[12].DB_MAX_OUTPUT_PORT_TYPE
TestClusterBitsOut[13] <= CL_DR[13].DB_MAX_OUTPUT_PORT_TYPE
TestClusterBitsOut[14] <= CL_DR[14].DB_MAX_OUTPUT_PORT_TYPE
TestClusterBitsOut[15] <= CL_DR[15].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_ALTLVDS_Input:inst1|PS_Compare_8:inst5
clock => lpm_compare:lpm_compare_component.clock
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
AlB <= lpm_compare:lpm_compare_component.AlB


|sigma_delta|CL_TOP:inst|CL_ALTLVDS_Input:inst1|PS_Compare_8:inst5|lpm_compare:lpm_compare_component
dataa[0] => cmpr_kgi:auto_generated.dataa[0]
dataa[1] => cmpr_kgi:auto_generated.dataa[1]
dataa[2] => cmpr_kgi:auto_generated.dataa[2]
dataa[3] => cmpr_kgi:auto_generated.dataa[3]
dataa[4] => cmpr_kgi:auto_generated.dataa[4]
dataa[5] => cmpr_kgi:auto_generated.dataa[5]
dataa[6] => cmpr_kgi:auto_generated.dataa[6]
dataa[7] => cmpr_kgi:auto_generated.dataa[7]
datab[0] => cmpr_kgi:auto_generated.datab[0]
datab[1] => cmpr_kgi:auto_generated.datab[1]
datab[2] => cmpr_kgi:auto_generated.datab[2]
datab[3] => cmpr_kgi:auto_generated.datab[3]
datab[4] => cmpr_kgi:auto_generated.datab[4]
datab[5] => cmpr_kgi:auto_generated.datab[5]
datab[6] => cmpr_kgi:auto_generated.datab[6]
datab[7] => cmpr_kgi:auto_generated.datab[7]
clock => cmpr_kgi:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_kgi:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|sigma_delta|CL_TOP:inst|CL_ALTLVDS_Input:inst1|PS_Compare_8:inst5|lpm_compare:lpm_compare_component|cmpr_kgi:auto_generated
alb <= alb_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
clock => alb_dffe[0].CLK
dataa[0] => op_1.IN15
dataa[1] => op_1.IN13
dataa[2] => op_1.IN11
dataa[3] => op_1.IN9
dataa[4] => op_1.IN7
dataa[5] => op_1.IN5
dataa[6] => op_1.IN3
dataa[7] => op_1.IN1
datab[0] => op_1.IN16
datab[1] => op_1.IN14
datab[2] => op_1.IN12
datab[3] => op_1.IN10
datab[4] => op_1.IN8
datab[5] => op_1.IN6
datab[6] => op_1.IN4
datab[7] => op_1.IN2


|sigma_delta|CL_TOP:inst|CL_ALTLVDS_Input:inst1|PS_Counter_8:inst4
aset => lpm_counter:lpm_counter_component.aset
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]


|sigma_delta|CL_TOP:inst|CL_ALTLVDS_Input:inst1|PS_Counter_8:inst4|lpm_counter:lpm_counter_component
clock => cntr_s7j:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_s7j:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => cntr_s7j:auto_generated.aset
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_s7j:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_s7j:auto_generated.q[0]
q[1] <= cntr_s7j:auto_generated.q[1]
q[2] <= cntr_s7j:auto_generated.q[2]
q[3] <= cntr_s7j:auto_generated.q[3]
q[4] <= cntr_s7j:auto_generated.q[4]
q[5] <= cntr_s7j:auto_generated.q[5]
q[6] <= cntr_s7j:auto_generated.q[6]
q[7] <= cntr_s7j:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|sigma_delta|CL_TOP:inst|CL_ALTLVDS_Input:inst1|PS_Counter_8:inst4|lpm_counter:lpm_counter_component|cntr_s7j:auto_generated
aset => counter_reg_bit1a[7].ALOAD
aset => counter_reg_bit1a[6].ALOAD
aset => counter_reg_bit1a[5].ALOAD
aset => counter_reg_bit1a[4].ALOAD
aset => counter_reg_bit1a[3].ALOAD
aset => counter_reg_bit1a[2].ALOAD
aset => counter_reg_bit1a[1].ALOAD
aset => counter_reg_bit1a[0].ALOAD
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|sigma_delta|CL_TOP:inst|CL_ALTLVDS_Input:inst1|PS_DFF_1:inst
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_ALTLVDS_Input:inst1|PS_DFF_1:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_ALTLVDS_Input:inst1|PS_Constant_20:inst7
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]
result[4] <= lpm_constant:lpm_constant_component.result[4]
result[5] <= lpm_constant:lpm_constant_component.result[5]
result[6] <= lpm_constant:lpm_constant_component.result[6]
result[7] <= lpm_constant:lpm_constant_component.result[7]


|sigma_delta|CL_TOP:inst|CL_ALTLVDS_Input:inst1|PS_Constant_20:inst7|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|sigma_delta|CL_TOP:inst|CL_ALTLVDS_Input:inst1|PS_DFF_1:inst12
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_ALTLVDS_Input:inst1|PS_DFF_1:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_MUX_4x4:inst1
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]


|sigma_delta|CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_MUX_4x4:inst1|LPM_MUX:lpm_mux_component
data[0][0] => mux_g1e:auto_generated.data[0]
data[0][1] => mux_g1e:auto_generated.data[1]
data[0][2] => mux_g1e:auto_generated.data[2]
data[0][3] => mux_g1e:auto_generated.data[3]
data[1][0] => mux_g1e:auto_generated.data[4]
data[1][1] => mux_g1e:auto_generated.data[5]
data[1][2] => mux_g1e:auto_generated.data[6]
data[1][3] => mux_g1e:auto_generated.data[7]
data[2][0] => mux_g1e:auto_generated.data[8]
data[2][1] => mux_g1e:auto_generated.data[9]
data[2][2] => mux_g1e:auto_generated.data[10]
data[2][3] => mux_g1e:auto_generated.data[11]
data[3][0] => mux_g1e:auto_generated.data[12]
data[3][1] => mux_g1e:auto_generated.data[13]
data[3][2] => mux_g1e:auto_generated.data[14]
data[3][3] => mux_g1e:auto_generated.data[15]
sel[0] => mux_g1e:auto_generated.sel[0]
sel[1] => mux_g1e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_g1e:auto_generated.result[0]
result[1] <= mux_g1e:auto_generated.result[1]
result[2] <= mux_g1e:auto_generated.result[2]
result[3] <= mux_g1e:auto_generated.result[3]


|sigma_delta|CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_MUX_4x4:inst1|LPM_MUX:lpm_mux_component|mux_g1e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w0_n0_mux_dataout.IN1
data[5] => l1_w1_n0_mux_dataout.IN1
data[6] => l1_w2_n0_mux_dataout.IN1
data[7] => l1_w3_n0_mux_dataout.IN1
data[8] => l1_w0_n1_mux_dataout.IN1
data[9] => l1_w1_n1_mux_dataout.IN1
data[10] => l1_w2_n1_mux_dataout.IN1
data[11] => l1_w3_n1_mux_dataout.IN1
data[12] => l1_w0_n1_mux_dataout.IN1
data[13] => l1_w1_n1_mux_dataout.IN1
data[14] => l1_w2_n1_mux_dataout.IN1
data[15] => l1_w3_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0


|sigma_delta|CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_DFF_16:inst11
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|sigma_delta|CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_DFF_16:inst11|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_ALTLVDS_Input:inst1|PS_DFF_1:inst8
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_ALTLVDS_Input:inst1|PS_DFF_1:inst8|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_Counter_2bit:inst6
aset => lpm_counter:lpm_counter_component.aset
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|sigma_delta|CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_Counter_2bit:inst6|lpm_counter:lpm_counter_component
clock => cntr_m7j:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_m7j:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => cntr_m7j:auto_generated.aset
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_m7j:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_m7j:auto_generated.q[0]
q[1] <= cntr_m7j:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|sigma_delta|CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_Counter_2bit:inst6|lpm_counter:lpm_counter_component|cntr_m7j:auto_generated
aset => counter_reg_bit1a[1].ALOAD
aset => counter_reg_bit1a[0].ALOAD
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|sigma_delta|CL_TOP:inst|dff_one:inst22
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|dff_one:inst22|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_PLL:inst125
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]


|sigma_delta|CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|sigma_delta|CL_TOP:inst|CL_DFF_16:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|sigma_delta|CL_TOP:inst|CL_DFF_16:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Data_Delay:inst3
CL_Data_Del[0] <= CL_ProgDelay16x16:inst27.OUT[0]
CL_Data_Del[1] <= CL_ProgDelay16x16:inst27.OUT[1]
CL_Data_Del[2] <= CL_ProgDelay16x16:inst27.OUT[2]
CL_Data_Del[3] <= CL_ProgDelay16x16:inst27.OUT[3]
CL_Data_Del[4] <= CL_ProgDelay16x16:inst27.OUT[4]
CL_Data_Del[5] <= CL_ProgDelay16x16:inst27.OUT[5]
CL_Data_Del[6] <= CL_ProgDelay16x16:inst27.OUT[6]
CL_Data_Del[7] <= CL_ProgDelay16x16:inst27.OUT[7]
CL_Data_Del[8] <= CL_ProgDelay16x16:inst27.OUT[8]
CL_Data_Del[9] <= CL_ProgDelay16x16:inst27.OUT[9]
CL_Data_Del[10] <= CL_ProgDelay16x16:inst27.OUT[10]
CL_Data_Del[11] <= CL_ProgDelay16x16:inst27.OUT[11]
CL_Data_Del[12] <= CL_ProgDelay16x16:inst27.OUT[12]
CL_Data_Del[13] <= CL_ProgDelay16x16:inst27.OUT[13]
CL_Data_Del[14] <= CL_ProgDelay16x16:inst27.OUT[14]
CL_Data_Del[15] <= CL_ProgDelay16x16:inst27.OUT[15]
clock => CL_ProgDelay16x16:inst27.clock
clock => CL_Pipe_16x128:inst26.clock
CL_Data[0] => CL_Pipe_16x128:inst26.shiftin[0]
CL_Data[1] => CL_Pipe_16x128:inst26.shiftin[1]
CL_Data[2] => CL_Pipe_16x128:inst26.shiftin[2]
CL_Data[3] => CL_Pipe_16x128:inst26.shiftin[3]
CL_Data[4] => CL_Pipe_16x128:inst26.shiftin[4]
CL_Data[5] => CL_Pipe_16x128:inst26.shiftin[5]
CL_Data[6] => CL_Pipe_16x128:inst26.shiftin[6]
CL_Data[7] => CL_Pipe_16x128:inst26.shiftin[7]
CL_Data[8] => CL_Pipe_16x128:inst26.shiftin[8]
CL_Data[9] => CL_Pipe_16x128:inst26.shiftin[9]
CL_Data[10] => CL_Pipe_16x128:inst26.shiftin[10]
CL_Data[11] => CL_Pipe_16x128:inst26.shiftin[11]
CL_Data[12] => CL_Pipe_16x128:inst26.shiftin[12]
CL_Data[13] => CL_Pipe_16x128:inst26.shiftin[13]
CL_Data[14] => CL_Pipe_16x128:inst26.shiftin[14]
CL_Data[15] => CL_Pipe_16x128:inst26.shiftin[15]
TapDelaySelect[0] => CL_ProgDelay16x16:inst27.sel[0]
TapDelaySelect[1] => CL_ProgDelay16x16:inst27.sel[1]
TapDelaySelect[2] => CL_ProgDelay16x16:inst27.sel[2]
TapDelaySelect[3] => CL_ProgDelay16x16:inst27.sel[3]
TestA[0] <= CL_Pipe_16x128:inst26.shiftout[0]
TestA[1] <= CL_Pipe_16x128:inst26.shiftout[1]
TestA[2] <= CL_Pipe_16x128:inst26.shiftout[2]
TestA[3] <= CL_Pipe_16x128:inst26.shiftout[3]
TestA[4] <= CL_Pipe_16x128:inst26.shiftout[4]
TestA[5] <= CL_Pipe_16x128:inst26.shiftout[5]
TestA[6] <= CL_Pipe_16x128:inst26.shiftout[6]
TestA[7] <= CL_Pipe_16x128:inst26.shiftout[7]
TestA[8] <= CL_Pipe_16x128:inst26.shiftout[8]
TestA[9] <= CL_Pipe_16x128:inst26.shiftout[9]
TestA[10] <= CL_Pipe_16x128:inst26.shiftout[10]
TestA[11] <= CL_Pipe_16x128:inst26.shiftout[11]
TestA[12] <= CL_Pipe_16x128:inst26.shiftout[12]
TestA[13] <= CL_Pipe_16x128:inst26.shiftout[13]
TestA[14] <= CL_Pipe_16x128:inst26.shiftout[14]
TestA[15] <= CL_Pipe_16x128:inst26.shiftout[15]


|sigma_delta|CL_TOP:inst|CL_Data_Delay:inst3|CL_ProgDelay16x16:inst27
OUT[0] <= CL_MUX_16x16:inst2.result[0]
OUT[1] <= CL_MUX_16x16:inst2.result[1]
OUT[2] <= CL_MUX_16x16:inst2.result[2]
OUT[3] <= CL_MUX_16x16:inst2.result[3]
OUT[4] <= CL_MUX_16x16:inst2.result[4]
OUT[5] <= CL_MUX_16x16:inst2.result[5]
OUT[6] <= CL_MUX_16x16:inst2.result[6]
OUT[7] <= CL_MUX_16x16:inst2.result[7]
OUT[8] <= CL_MUX_16x16:inst2.result[8]
OUT[9] <= CL_MUX_16x16:inst2.result[9]
OUT[10] <= CL_MUX_16x16:inst2.result[10]
OUT[11] <= CL_MUX_16x16:inst2.result[11]
OUT[12] <= CL_MUX_16x16:inst2.result[12]
OUT[13] <= CL_MUX_16x16:inst2.result[13]
OUT[14] <= CL_MUX_16x16:inst2.result[14]
OUT[15] <= CL_MUX_16x16:inst2.result[15]
clock => CL_DFF_16:inst18.clock
clock => CL_DFF_16:inst17.clock
clock => CL_DFF_16:inst16.clock
clock => CL_DFF_16:inst15.clock
clock => CL_DFF_16:inst14.clock
clock => CL_DFF_16:inst13.clock
clock => CL_DFF_16:inst12.clock
clock => CL_DFF_16:inst11.clock
clock => CL_DFF_16:inst10.clock
clock => CL_DFF_16:inst9.clock
clock => CL_DFF_16:inst8.clock
clock => CL_DFF_16:inst7.clock
clock => CL_DFF_16:inst6.clock
clock => CL_DFF_16:inst5.clock
clock => CL_DFF_16:inst.clock
In[0] => CL_DFF_16:inst.data[0]
In[0] => CL_MUX_16x16:inst2.data15x[0]
In[1] => CL_DFF_16:inst.data[1]
In[1] => CL_MUX_16x16:inst2.data15x[1]
In[2] => CL_DFF_16:inst.data[2]
In[2] => CL_MUX_16x16:inst2.data15x[2]
In[3] => CL_DFF_16:inst.data[3]
In[3] => CL_MUX_16x16:inst2.data15x[3]
In[4] => CL_DFF_16:inst.data[4]
In[4] => CL_MUX_16x16:inst2.data15x[4]
In[5] => CL_DFF_16:inst.data[5]
In[5] => CL_MUX_16x16:inst2.data15x[5]
In[6] => CL_DFF_16:inst.data[6]
In[6] => CL_MUX_16x16:inst2.data15x[6]
In[7] => CL_DFF_16:inst.data[7]
In[7] => CL_MUX_16x16:inst2.data15x[7]
In[8] => CL_DFF_16:inst.data[8]
In[8] => CL_MUX_16x16:inst2.data15x[8]
In[9] => CL_DFF_16:inst.data[9]
In[9] => CL_MUX_16x16:inst2.data15x[9]
In[10] => CL_DFF_16:inst.data[10]
In[10] => CL_MUX_16x16:inst2.data15x[10]
In[11] => CL_DFF_16:inst.data[11]
In[11] => CL_MUX_16x16:inst2.data15x[11]
In[12] => CL_DFF_16:inst.data[12]
In[12] => CL_MUX_16x16:inst2.data15x[12]
In[13] => CL_DFF_16:inst.data[13]
In[13] => CL_MUX_16x16:inst2.data15x[13]
In[14] => CL_DFF_16:inst.data[14]
In[14] => CL_MUX_16x16:inst2.data15x[14]
In[15] => CL_DFF_16:inst.data[15]
In[15] => CL_MUX_16x16:inst2.data15x[15]
sel[0] => CL_MUX_16x16:inst2.sel[0]
sel[1] => CL_MUX_16x16:inst2.sel[1]
sel[2] => CL_MUX_16x16:inst2.sel[2]
sel[3] => CL_MUX_16x16:inst2.sel[3]


|sigma_delta|CL_TOP:inst|CL_Data_Delay:inst3|CL_ProgDelay16x16:inst27|CL_MUX_16x16:inst2
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data0x[11] => LPM_MUX:lpm_mux_component.DATA[0][11]
data0x[12] => LPM_MUX:lpm_mux_component.DATA[0][12]
data0x[13] => LPM_MUX:lpm_mux_component.DATA[0][13]
data0x[14] => LPM_MUX:lpm_mux_component.DATA[0][14]
data0x[15] => LPM_MUX:lpm_mux_component.DATA[0][15]
data10x[0] => LPM_MUX:lpm_mux_component.DATA[10][0]
data10x[1] => LPM_MUX:lpm_mux_component.DATA[10][1]
data10x[2] => LPM_MUX:lpm_mux_component.DATA[10][2]
data10x[3] => LPM_MUX:lpm_mux_component.DATA[10][3]
data10x[4] => LPM_MUX:lpm_mux_component.DATA[10][4]
data10x[5] => LPM_MUX:lpm_mux_component.DATA[10][5]
data10x[6] => LPM_MUX:lpm_mux_component.DATA[10][6]
data10x[7] => LPM_MUX:lpm_mux_component.DATA[10][7]
data10x[8] => LPM_MUX:lpm_mux_component.DATA[10][8]
data10x[9] => LPM_MUX:lpm_mux_component.DATA[10][9]
data10x[10] => LPM_MUX:lpm_mux_component.DATA[10][10]
data10x[11] => LPM_MUX:lpm_mux_component.DATA[10][11]
data10x[12] => LPM_MUX:lpm_mux_component.DATA[10][12]
data10x[13] => LPM_MUX:lpm_mux_component.DATA[10][13]
data10x[14] => LPM_MUX:lpm_mux_component.DATA[10][14]
data10x[15] => LPM_MUX:lpm_mux_component.DATA[10][15]
data11x[0] => LPM_MUX:lpm_mux_component.DATA[11][0]
data11x[1] => LPM_MUX:lpm_mux_component.DATA[11][1]
data11x[2] => LPM_MUX:lpm_mux_component.DATA[11][2]
data11x[3] => LPM_MUX:lpm_mux_component.DATA[11][3]
data11x[4] => LPM_MUX:lpm_mux_component.DATA[11][4]
data11x[5] => LPM_MUX:lpm_mux_component.DATA[11][5]
data11x[6] => LPM_MUX:lpm_mux_component.DATA[11][6]
data11x[7] => LPM_MUX:lpm_mux_component.DATA[11][7]
data11x[8] => LPM_MUX:lpm_mux_component.DATA[11][8]
data11x[9] => LPM_MUX:lpm_mux_component.DATA[11][9]
data11x[10] => LPM_MUX:lpm_mux_component.DATA[11][10]
data11x[11] => LPM_MUX:lpm_mux_component.DATA[11][11]
data11x[12] => LPM_MUX:lpm_mux_component.DATA[11][12]
data11x[13] => LPM_MUX:lpm_mux_component.DATA[11][13]
data11x[14] => LPM_MUX:lpm_mux_component.DATA[11][14]
data11x[15] => LPM_MUX:lpm_mux_component.DATA[11][15]
data12x[0] => LPM_MUX:lpm_mux_component.DATA[12][0]
data12x[1] => LPM_MUX:lpm_mux_component.DATA[12][1]
data12x[2] => LPM_MUX:lpm_mux_component.DATA[12][2]
data12x[3] => LPM_MUX:lpm_mux_component.DATA[12][3]
data12x[4] => LPM_MUX:lpm_mux_component.DATA[12][4]
data12x[5] => LPM_MUX:lpm_mux_component.DATA[12][5]
data12x[6] => LPM_MUX:lpm_mux_component.DATA[12][6]
data12x[7] => LPM_MUX:lpm_mux_component.DATA[12][7]
data12x[8] => LPM_MUX:lpm_mux_component.DATA[12][8]
data12x[9] => LPM_MUX:lpm_mux_component.DATA[12][9]
data12x[10] => LPM_MUX:lpm_mux_component.DATA[12][10]
data12x[11] => LPM_MUX:lpm_mux_component.DATA[12][11]
data12x[12] => LPM_MUX:lpm_mux_component.DATA[12][12]
data12x[13] => LPM_MUX:lpm_mux_component.DATA[12][13]
data12x[14] => LPM_MUX:lpm_mux_component.DATA[12][14]
data12x[15] => LPM_MUX:lpm_mux_component.DATA[12][15]
data13x[0] => LPM_MUX:lpm_mux_component.DATA[13][0]
data13x[1] => LPM_MUX:lpm_mux_component.DATA[13][1]
data13x[2] => LPM_MUX:lpm_mux_component.DATA[13][2]
data13x[3] => LPM_MUX:lpm_mux_component.DATA[13][3]
data13x[4] => LPM_MUX:lpm_mux_component.DATA[13][4]
data13x[5] => LPM_MUX:lpm_mux_component.DATA[13][5]
data13x[6] => LPM_MUX:lpm_mux_component.DATA[13][6]
data13x[7] => LPM_MUX:lpm_mux_component.DATA[13][7]
data13x[8] => LPM_MUX:lpm_mux_component.DATA[13][8]
data13x[9] => LPM_MUX:lpm_mux_component.DATA[13][9]
data13x[10] => LPM_MUX:lpm_mux_component.DATA[13][10]
data13x[11] => LPM_MUX:lpm_mux_component.DATA[13][11]
data13x[12] => LPM_MUX:lpm_mux_component.DATA[13][12]
data13x[13] => LPM_MUX:lpm_mux_component.DATA[13][13]
data13x[14] => LPM_MUX:lpm_mux_component.DATA[13][14]
data13x[15] => LPM_MUX:lpm_mux_component.DATA[13][15]
data14x[0] => LPM_MUX:lpm_mux_component.DATA[14][0]
data14x[1] => LPM_MUX:lpm_mux_component.DATA[14][1]
data14x[2] => LPM_MUX:lpm_mux_component.DATA[14][2]
data14x[3] => LPM_MUX:lpm_mux_component.DATA[14][3]
data14x[4] => LPM_MUX:lpm_mux_component.DATA[14][4]
data14x[5] => LPM_MUX:lpm_mux_component.DATA[14][5]
data14x[6] => LPM_MUX:lpm_mux_component.DATA[14][6]
data14x[7] => LPM_MUX:lpm_mux_component.DATA[14][7]
data14x[8] => LPM_MUX:lpm_mux_component.DATA[14][8]
data14x[9] => LPM_MUX:lpm_mux_component.DATA[14][9]
data14x[10] => LPM_MUX:lpm_mux_component.DATA[14][10]
data14x[11] => LPM_MUX:lpm_mux_component.DATA[14][11]
data14x[12] => LPM_MUX:lpm_mux_component.DATA[14][12]
data14x[13] => LPM_MUX:lpm_mux_component.DATA[14][13]
data14x[14] => LPM_MUX:lpm_mux_component.DATA[14][14]
data14x[15] => LPM_MUX:lpm_mux_component.DATA[14][15]
data15x[0] => LPM_MUX:lpm_mux_component.DATA[15][0]
data15x[1] => LPM_MUX:lpm_mux_component.DATA[15][1]
data15x[2] => LPM_MUX:lpm_mux_component.DATA[15][2]
data15x[3] => LPM_MUX:lpm_mux_component.DATA[15][3]
data15x[4] => LPM_MUX:lpm_mux_component.DATA[15][4]
data15x[5] => LPM_MUX:lpm_mux_component.DATA[15][5]
data15x[6] => LPM_MUX:lpm_mux_component.DATA[15][6]
data15x[7] => LPM_MUX:lpm_mux_component.DATA[15][7]
data15x[8] => LPM_MUX:lpm_mux_component.DATA[15][8]
data15x[9] => LPM_MUX:lpm_mux_component.DATA[15][9]
data15x[10] => LPM_MUX:lpm_mux_component.DATA[15][10]
data15x[11] => LPM_MUX:lpm_mux_component.DATA[15][11]
data15x[12] => LPM_MUX:lpm_mux_component.DATA[15][12]
data15x[13] => LPM_MUX:lpm_mux_component.DATA[15][13]
data15x[14] => LPM_MUX:lpm_mux_component.DATA[15][14]
data15x[15] => LPM_MUX:lpm_mux_component.DATA[15][15]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data1x[11] => LPM_MUX:lpm_mux_component.DATA[1][11]
data1x[12] => LPM_MUX:lpm_mux_component.DATA[1][12]
data1x[13] => LPM_MUX:lpm_mux_component.DATA[1][13]
data1x[14] => LPM_MUX:lpm_mux_component.DATA[1][14]
data1x[15] => LPM_MUX:lpm_mux_component.DATA[1][15]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data2x[9] => LPM_MUX:lpm_mux_component.DATA[2][9]
data2x[10] => LPM_MUX:lpm_mux_component.DATA[2][10]
data2x[11] => LPM_MUX:lpm_mux_component.DATA[2][11]
data2x[12] => LPM_MUX:lpm_mux_component.DATA[2][12]
data2x[13] => LPM_MUX:lpm_mux_component.DATA[2][13]
data2x[14] => LPM_MUX:lpm_mux_component.DATA[2][14]
data2x[15] => LPM_MUX:lpm_mux_component.DATA[2][15]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
data3x[9] => LPM_MUX:lpm_mux_component.DATA[3][9]
data3x[10] => LPM_MUX:lpm_mux_component.DATA[3][10]
data3x[11] => LPM_MUX:lpm_mux_component.DATA[3][11]
data3x[12] => LPM_MUX:lpm_mux_component.DATA[3][12]
data3x[13] => LPM_MUX:lpm_mux_component.DATA[3][13]
data3x[14] => LPM_MUX:lpm_mux_component.DATA[3][14]
data3x[15] => LPM_MUX:lpm_mux_component.DATA[3][15]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data4x[2] => LPM_MUX:lpm_mux_component.DATA[4][2]
data4x[3] => LPM_MUX:lpm_mux_component.DATA[4][3]
data4x[4] => LPM_MUX:lpm_mux_component.DATA[4][4]
data4x[5] => LPM_MUX:lpm_mux_component.DATA[4][5]
data4x[6] => LPM_MUX:lpm_mux_component.DATA[4][6]
data4x[7] => LPM_MUX:lpm_mux_component.DATA[4][7]
data4x[8] => LPM_MUX:lpm_mux_component.DATA[4][8]
data4x[9] => LPM_MUX:lpm_mux_component.DATA[4][9]
data4x[10] => LPM_MUX:lpm_mux_component.DATA[4][10]
data4x[11] => LPM_MUX:lpm_mux_component.DATA[4][11]
data4x[12] => LPM_MUX:lpm_mux_component.DATA[4][12]
data4x[13] => LPM_MUX:lpm_mux_component.DATA[4][13]
data4x[14] => LPM_MUX:lpm_mux_component.DATA[4][14]
data4x[15] => LPM_MUX:lpm_mux_component.DATA[4][15]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data5x[2] => LPM_MUX:lpm_mux_component.DATA[5][2]
data5x[3] => LPM_MUX:lpm_mux_component.DATA[5][3]
data5x[4] => LPM_MUX:lpm_mux_component.DATA[5][4]
data5x[5] => LPM_MUX:lpm_mux_component.DATA[5][5]
data5x[6] => LPM_MUX:lpm_mux_component.DATA[5][6]
data5x[7] => LPM_MUX:lpm_mux_component.DATA[5][7]
data5x[8] => LPM_MUX:lpm_mux_component.DATA[5][8]
data5x[9] => LPM_MUX:lpm_mux_component.DATA[5][9]
data5x[10] => LPM_MUX:lpm_mux_component.DATA[5][10]
data5x[11] => LPM_MUX:lpm_mux_component.DATA[5][11]
data5x[12] => LPM_MUX:lpm_mux_component.DATA[5][12]
data5x[13] => LPM_MUX:lpm_mux_component.DATA[5][13]
data5x[14] => LPM_MUX:lpm_mux_component.DATA[5][14]
data5x[15] => LPM_MUX:lpm_mux_component.DATA[5][15]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data6x[2] => LPM_MUX:lpm_mux_component.DATA[6][2]
data6x[3] => LPM_MUX:lpm_mux_component.DATA[6][3]
data6x[4] => LPM_MUX:lpm_mux_component.DATA[6][4]
data6x[5] => LPM_MUX:lpm_mux_component.DATA[6][5]
data6x[6] => LPM_MUX:lpm_mux_component.DATA[6][6]
data6x[7] => LPM_MUX:lpm_mux_component.DATA[6][7]
data6x[8] => LPM_MUX:lpm_mux_component.DATA[6][8]
data6x[9] => LPM_MUX:lpm_mux_component.DATA[6][9]
data6x[10] => LPM_MUX:lpm_mux_component.DATA[6][10]
data6x[11] => LPM_MUX:lpm_mux_component.DATA[6][11]
data6x[12] => LPM_MUX:lpm_mux_component.DATA[6][12]
data6x[13] => LPM_MUX:lpm_mux_component.DATA[6][13]
data6x[14] => LPM_MUX:lpm_mux_component.DATA[6][14]
data6x[15] => LPM_MUX:lpm_mux_component.DATA[6][15]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
data7x[2] => LPM_MUX:lpm_mux_component.DATA[7][2]
data7x[3] => LPM_MUX:lpm_mux_component.DATA[7][3]
data7x[4] => LPM_MUX:lpm_mux_component.DATA[7][4]
data7x[5] => LPM_MUX:lpm_mux_component.DATA[7][5]
data7x[6] => LPM_MUX:lpm_mux_component.DATA[7][6]
data7x[7] => LPM_MUX:lpm_mux_component.DATA[7][7]
data7x[8] => LPM_MUX:lpm_mux_component.DATA[7][8]
data7x[9] => LPM_MUX:lpm_mux_component.DATA[7][9]
data7x[10] => LPM_MUX:lpm_mux_component.DATA[7][10]
data7x[11] => LPM_MUX:lpm_mux_component.DATA[7][11]
data7x[12] => LPM_MUX:lpm_mux_component.DATA[7][12]
data7x[13] => LPM_MUX:lpm_mux_component.DATA[7][13]
data7x[14] => LPM_MUX:lpm_mux_component.DATA[7][14]
data7x[15] => LPM_MUX:lpm_mux_component.DATA[7][15]
data8x[0] => LPM_MUX:lpm_mux_component.DATA[8][0]
data8x[1] => LPM_MUX:lpm_mux_component.DATA[8][1]
data8x[2] => LPM_MUX:lpm_mux_component.DATA[8][2]
data8x[3] => LPM_MUX:lpm_mux_component.DATA[8][3]
data8x[4] => LPM_MUX:lpm_mux_component.DATA[8][4]
data8x[5] => LPM_MUX:lpm_mux_component.DATA[8][5]
data8x[6] => LPM_MUX:lpm_mux_component.DATA[8][6]
data8x[7] => LPM_MUX:lpm_mux_component.DATA[8][7]
data8x[8] => LPM_MUX:lpm_mux_component.DATA[8][8]
data8x[9] => LPM_MUX:lpm_mux_component.DATA[8][9]
data8x[10] => LPM_MUX:lpm_mux_component.DATA[8][10]
data8x[11] => LPM_MUX:lpm_mux_component.DATA[8][11]
data8x[12] => LPM_MUX:lpm_mux_component.DATA[8][12]
data8x[13] => LPM_MUX:lpm_mux_component.DATA[8][13]
data8x[14] => LPM_MUX:lpm_mux_component.DATA[8][14]
data8x[15] => LPM_MUX:lpm_mux_component.DATA[8][15]
data9x[0] => LPM_MUX:lpm_mux_component.DATA[9][0]
data9x[1] => LPM_MUX:lpm_mux_component.DATA[9][1]
data9x[2] => LPM_MUX:lpm_mux_component.DATA[9][2]
data9x[3] => LPM_MUX:lpm_mux_component.DATA[9][3]
data9x[4] => LPM_MUX:lpm_mux_component.DATA[9][4]
data9x[5] => LPM_MUX:lpm_mux_component.DATA[9][5]
data9x[6] => LPM_MUX:lpm_mux_component.DATA[9][6]
data9x[7] => LPM_MUX:lpm_mux_component.DATA[9][7]
data9x[8] => LPM_MUX:lpm_mux_component.DATA[9][8]
data9x[9] => LPM_MUX:lpm_mux_component.DATA[9][9]
data9x[10] => LPM_MUX:lpm_mux_component.DATA[9][10]
data9x[11] => LPM_MUX:lpm_mux_component.DATA[9][11]
data9x[12] => LPM_MUX:lpm_mux_component.DATA[9][12]
data9x[13] => LPM_MUX:lpm_mux_component.DATA[9][13]
data9x[14] => LPM_MUX:lpm_mux_component.DATA[9][14]
data9x[15] => LPM_MUX:lpm_mux_component.DATA[9][15]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
sel[3] => LPM_MUX:lpm_mux_component.SEL[3]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]
result[11] <= LPM_MUX:lpm_mux_component.RESULT[11]
result[12] <= LPM_MUX:lpm_mux_component.RESULT[12]
result[13] <= LPM_MUX:lpm_mux_component.RESULT[13]
result[14] <= LPM_MUX:lpm_mux_component.RESULT[14]
result[15] <= LPM_MUX:lpm_mux_component.RESULT[15]


|sigma_delta|CL_TOP:inst|CL_Data_Delay:inst3|CL_ProgDelay16x16:inst27|CL_MUX_16x16:inst2|LPM_MUX:lpm_mux_component
data[0][0] => mux_o4e:auto_generated.data[0]
data[0][1] => mux_o4e:auto_generated.data[1]
data[0][2] => mux_o4e:auto_generated.data[2]
data[0][3] => mux_o4e:auto_generated.data[3]
data[0][4] => mux_o4e:auto_generated.data[4]
data[0][5] => mux_o4e:auto_generated.data[5]
data[0][6] => mux_o4e:auto_generated.data[6]
data[0][7] => mux_o4e:auto_generated.data[7]
data[0][8] => mux_o4e:auto_generated.data[8]
data[0][9] => mux_o4e:auto_generated.data[9]
data[0][10] => mux_o4e:auto_generated.data[10]
data[0][11] => mux_o4e:auto_generated.data[11]
data[0][12] => mux_o4e:auto_generated.data[12]
data[0][13] => mux_o4e:auto_generated.data[13]
data[0][14] => mux_o4e:auto_generated.data[14]
data[0][15] => mux_o4e:auto_generated.data[15]
data[1][0] => mux_o4e:auto_generated.data[16]
data[1][1] => mux_o4e:auto_generated.data[17]
data[1][2] => mux_o4e:auto_generated.data[18]
data[1][3] => mux_o4e:auto_generated.data[19]
data[1][4] => mux_o4e:auto_generated.data[20]
data[1][5] => mux_o4e:auto_generated.data[21]
data[1][6] => mux_o4e:auto_generated.data[22]
data[1][7] => mux_o4e:auto_generated.data[23]
data[1][8] => mux_o4e:auto_generated.data[24]
data[1][9] => mux_o4e:auto_generated.data[25]
data[1][10] => mux_o4e:auto_generated.data[26]
data[1][11] => mux_o4e:auto_generated.data[27]
data[1][12] => mux_o4e:auto_generated.data[28]
data[1][13] => mux_o4e:auto_generated.data[29]
data[1][14] => mux_o4e:auto_generated.data[30]
data[1][15] => mux_o4e:auto_generated.data[31]
data[2][0] => mux_o4e:auto_generated.data[32]
data[2][1] => mux_o4e:auto_generated.data[33]
data[2][2] => mux_o4e:auto_generated.data[34]
data[2][3] => mux_o4e:auto_generated.data[35]
data[2][4] => mux_o4e:auto_generated.data[36]
data[2][5] => mux_o4e:auto_generated.data[37]
data[2][6] => mux_o4e:auto_generated.data[38]
data[2][7] => mux_o4e:auto_generated.data[39]
data[2][8] => mux_o4e:auto_generated.data[40]
data[2][9] => mux_o4e:auto_generated.data[41]
data[2][10] => mux_o4e:auto_generated.data[42]
data[2][11] => mux_o4e:auto_generated.data[43]
data[2][12] => mux_o4e:auto_generated.data[44]
data[2][13] => mux_o4e:auto_generated.data[45]
data[2][14] => mux_o4e:auto_generated.data[46]
data[2][15] => mux_o4e:auto_generated.data[47]
data[3][0] => mux_o4e:auto_generated.data[48]
data[3][1] => mux_o4e:auto_generated.data[49]
data[3][2] => mux_o4e:auto_generated.data[50]
data[3][3] => mux_o4e:auto_generated.data[51]
data[3][4] => mux_o4e:auto_generated.data[52]
data[3][5] => mux_o4e:auto_generated.data[53]
data[3][6] => mux_o4e:auto_generated.data[54]
data[3][7] => mux_o4e:auto_generated.data[55]
data[3][8] => mux_o4e:auto_generated.data[56]
data[3][9] => mux_o4e:auto_generated.data[57]
data[3][10] => mux_o4e:auto_generated.data[58]
data[3][11] => mux_o4e:auto_generated.data[59]
data[3][12] => mux_o4e:auto_generated.data[60]
data[3][13] => mux_o4e:auto_generated.data[61]
data[3][14] => mux_o4e:auto_generated.data[62]
data[3][15] => mux_o4e:auto_generated.data[63]
data[4][0] => mux_o4e:auto_generated.data[64]
data[4][1] => mux_o4e:auto_generated.data[65]
data[4][2] => mux_o4e:auto_generated.data[66]
data[4][3] => mux_o4e:auto_generated.data[67]
data[4][4] => mux_o4e:auto_generated.data[68]
data[4][5] => mux_o4e:auto_generated.data[69]
data[4][6] => mux_o4e:auto_generated.data[70]
data[4][7] => mux_o4e:auto_generated.data[71]
data[4][8] => mux_o4e:auto_generated.data[72]
data[4][9] => mux_o4e:auto_generated.data[73]
data[4][10] => mux_o4e:auto_generated.data[74]
data[4][11] => mux_o4e:auto_generated.data[75]
data[4][12] => mux_o4e:auto_generated.data[76]
data[4][13] => mux_o4e:auto_generated.data[77]
data[4][14] => mux_o4e:auto_generated.data[78]
data[4][15] => mux_o4e:auto_generated.data[79]
data[5][0] => mux_o4e:auto_generated.data[80]
data[5][1] => mux_o4e:auto_generated.data[81]
data[5][2] => mux_o4e:auto_generated.data[82]
data[5][3] => mux_o4e:auto_generated.data[83]
data[5][4] => mux_o4e:auto_generated.data[84]
data[5][5] => mux_o4e:auto_generated.data[85]
data[5][6] => mux_o4e:auto_generated.data[86]
data[5][7] => mux_o4e:auto_generated.data[87]
data[5][8] => mux_o4e:auto_generated.data[88]
data[5][9] => mux_o4e:auto_generated.data[89]
data[5][10] => mux_o4e:auto_generated.data[90]
data[5][11] => mux_o4e:auto_generated.data[91]
data[5][12] => mux_o4e:auto_generated.data[92]
data[5][13] => mux_o4e:auto_generated.data[93]
data[5][14] => mux_o4e:auto_generated.data[94]
data[5][15] => mux_o4e:auto_generated.data[95]
data[6][0] => mux_o4e:auto_generated.data[96]
data[6][1] => mux_o4e:auto_generated.data[97]
data[6][2] => mux_o4e:auto_generated.data[98]
data[6][3] => mux_o4e:auto_generated.data[99]
data[6][4] => mux_o4e:auto_generated.data[100]
data[6][5] => mux_o4e:auto_generated.data[101]
data[6][6] => mux_o4e:auto_generated.data[102]
data[6][7] => mux_o4e:auto_generated.data[103]
data[6][8] => mux_o4e:auto_generated.data[104]
data[6][9] => mux_o4e:auto_generated.data[105]
data[6][10] => mux_o4e:auto_generated.data[106]
data[6][11] => mux_o4e:auto_generated.data[107]
data[6][12] => mux_o4e:auto_generated.data[108]
data[6][13] => mux_o4e:auto_generated.data[109]
data[6][14] => mux_o4e:auto_generated.data[110]
data[6][15] => mux_o4e:auto_generated.data[111]
data[7][0] => mux_o4e:auto_generated.data[112]
data[7][1] => mux_o4e:auto_generated.data[113]
data[7][2] => mux_o4e:auto_generated.data[114]
data[7][3] => mux_o4e:auto_generated.data[115]
data[7][4] => mux_o4e:auto_generated.data[116]
data[7][5] => mux_o4e:auto_generated.data[117]
data[7][6] => mux_o4e:auto_generated.data[118]
data[7][7] => mux_o4e:auto_generated.data[119]
data[7][8] => mux_o4e:auto_generated.data[120]
data[7][9] => mux_o4e:auto_generated.data[121]
data[7][10] => mux_o4e:auto_generated.data[122]
data[7][11] => mux_o4e:auto_generated.data[123]
data[7][12] => mux_o4e:auto_generated.data[124]
data[7][13] => mux_o4e:auto_generated.data[125]
data[7][14] => mux_o4e:auto_generated.data[126]
data[7][15] => mux_o4e:auto_generated.data[127]
data[8][0] => mux_o4e:auto_generated.data[128]
data[8][1] => mux_o4e:auto_generated.data[129]
data[8][2] => mux_o4e:auto_generated.data[130]
data[8][3] => mux_o4e:auto_generated.data[131]
data[8][4] => mux_o4e:auto_generated.data[132]
data[8][5] => mux_o4e:auto_generated.data[133]
data[8][6] => mux_o4e:auto_generated.data[134]
data[8][7] => mux_o4e:auto_generated.data[135]
data[8][8] => mux_o4e:auto_generated.data[136]
data[8][9] => mux_o4e:auto_generated.data[137]
data[8][10] => mux_o4e:auto_generated.data[138]
data[8][11] => mux_o4e:auto_generated.data[139]
data[8][12] => mux_o4e:auto_generated.data[140]
data[8][13] => mux_o4e:auto_generated.data[141]
data[8][14] => mux_o4e:auto_generated.data[142]
data[8][15] => mux_o4e:auto_generated.data[143]
data[9][0] => mux_o4e:auto_generated.data[144]
data[9][1] => mux_o4e:auto_generated.data[145]
data[9][2] => mux_o4e:auto_generated.data[146]
data[9][3] => mux_o4e:auto_generated.data[147]
data[9][4] => mux_o4e:auto_generated.data[148]
data[9][5] => mux_o4e:auto_generated.data[149]
data[9][6] => mux_o4e:auto_generated.data[150]
data[9][7] => mux_o4e:auto_generated.data[151]
data[9][8] => mux_o4e:auto_generated.data[152]
data[9][9] => mux_o4e:auto_generated.data[153]
data[9][10] => mux_o4e:auto_generated.data[154]
data[9][11] => mux_o4e:auto_generated.data[155]
data[9][12] => mux_o4e:auto_generated.data[156]
data[9][13] => mux_o4e:auto_generated.data[157]
data[9][14] => mux_o4e:auto_generated.data[158]
data[9][15] => mux_o4e:auto_generated.data[159]
data[10][0] => mux_o4e:auto_generated.data[160]
data[10][1] => mux_o4e:auto_generated.data[161]
data[10][2] => mux_o4e:auto_generated.data[162]
data[10][3] => mux_o4e:auto_generated.data[163]
data[10][4] => mux_o4e:auto_generated.data[164]
data[10][5] => mux_o4e:auto_generated.data[165]
data[10][6] => mux_o4e:auto_generated.data[166]
data[10][7] => mux_o4e:auto_generated.data[167]
data[10][8] => mux_o4e:auto_generated.data[168]
data[10][9] => mux_o4e:auto_generated.data[169]
data[10][10] => mux_o4e:auto_generated.data[170]
data[10][11] => mux_o4e:auto_generated.data[171]
data[10][12] => mux_o4e:auto_generated.data[172]
data[10][13] => mux_o4e:auto_generated.data[173]
data[10][14] => mux_o4e:auto_generated.data[174]
data[10][15] => mux_o4e:auto_generated.data[175]
data[11][0] => mux_o4e:auto_generated.data[176]
data[11][1] => mux_o4e:auto_generated.data[177]
data[11][2] => mux_o4e:auto_generated.data[178]
data[11][3] => mux_o4e:auto_generated.data[179]
data[11][4] => mux_o4e:auto_generated.data[180]
data[11][5] => mux_o4e:auto_generated.data[181]
data[11][6] => mux_o4e:auto_generated.data[182]
data[11][7] => mux_o4e:auto_generated.data[183]
data[11][8] => mux_o4e:auto_generated.data[184]
data[11][9] => mux_o4e:auto_generated.data[185]
data[11][10] => mux_o4e:auto_generated.data[186]
data[11][11] => mux_o4e:auto_generated.data[187]
data[11][12] => mux_o4e:auto_generated.data[188]
data[11][13] => mux_o4e:auto_generated.data[189]
data[11][14] => mux_o4e:auto_generated.data[190]
data[11][15] => mux_o4e:auto_generated.data[191]
data[12][0] => mux_o4e:auto_generated.data[192]
data[12][1] => mux_o4e:auto_generated.data[193]
data[12][2] => mux_o4e:auto_generated.data[194]
data[12][3] => mux_o4e:auto_generated.data[195]
data[12][4] => mux_o4e:auto_generated.data[196]
data[12][5] => mux_o4e:auto_generated.data[197]
data[12][6] => mux_o4e:auto_generated.data[198]
data[12][7] => mux_o4e:auto_generated.data[199]
data[12][8] => mux_o4e:auto_generated.data[200]
data[12][9] => mux_o4e:auto_generated.data[201]
data[12][10] => mux_o4e:auto_generated.data[202]
data[12][11] => mux_o4e:auto_generated.data[203]
data[12][12] => mux_o4e:auto_generated.data[204]
data[12][13] => mux_o4e:auto_generated.data[205]
data[12][14] => mux_o4e:auto_generated.data[206]
data[12][15] => mux_o4e:auto_generated.data[207]
data[13][0] => mux_o4e:auto_generated.data[208]
data[13][1] => mux_o4e:auto_generated.data[209]
data[13][2] => mux_o4e:auto_generated.data[210]
data[13][3] => mux_o4e:auto_generated.data[211]
data[13][4] => mux_o4e:auto_generated.data[212]
data[13][5] => mux_o4e:auto_generated.data[213]
data[13][6] => mux_o4e:auto_generated.data[214]
data[13][7] => mux_o4e:auto_generated.data[215]
data[13][8] => mux_o4e:auto_generated.data[216]
data[13][9] => mux_o4e:auto_generated.data[217]
data[13][10] => mux_o4e:auto_generated.data[218]
data[13][11] => mux_o4e:auto_generated.data[219]
data[13][12] => mux_o4e:auto_generated.data[220]
data[13][13] => mux_o4e:auto_generated.data[221]
data[13][14] => mux_o4e:auto_generated.data[222]
data[13][15] => mux_o4e:auto_generated.data[223]
data[14][0] => mux_o4e:auto_generated.data[224]
data[14][1] => mux_o4e:auto_generated.data[225]
data[14][2] => mux_o4e:auto_generated.data[226]
data[14][3] => mux_o4e:auto_generated.data[227]
data[14][4] => mux_o4e:auto_generated.data[228]
data[14][5] => mux_o4e:auto_generated.data[229]
data[14][6] => mux_o4e:auto_generated.data[230]
data[14][7] => mux_o4e:auto_generated.data[231]
data[14][8] => mux_o4e:auto_generated.data[232]
data[14][9] => mux_o4e:auto_generated.data[233]
data[14][10] => mux_o4e:auto_generated.data[234]
data[14][11] => mux_o4e:auto_generated.data[235]
data[14][12] => mux_o4e:auto_generated.data[236]
data[14][13] => mux_o4e:auto_generated.data[237]
data[14][14] => mux_o4e:auto_generated.data[238]
data[14][15] => mux_o4e:auto_generated.data[239]
data[15][0] => mux_o4e:auto_generated.data[240]
data[15][1] => mux_o4e:auto_generated.data[241]
data[15][2] => mux_o4e:auto_generated.data[242]
data[15][3] => mux_o4e:auto_generated.data[243]
data[15][4] => mux_o4e:auto_generated.data[244]
data[15][5] => mux_o4e:auto_generated.data[245]
data[15][6] => mux_o4e:auto_generated.data[246]
data[15][7] => mux_o4e:auto_generated.data[247]
data[15][8] => mux_o4e:auto_generated.data[248]
data[15][9] => mux_o4e:auto_generated.data[249]
data[15][10] => mux_o4e:auto_generated.data[250]
data[15][11] => mux_o4e:auto_generated.data[251]
data[15][12] => mux_o4e:auto_generated.data[252]
data[15][13] => mux_o4e:auto_generated.data[253]
data[15][14] => mux_o4e:auto_generated.data[254]
data[15][15] => mux_o4e:auto_generated.data[255]
sel[0] => mux_o4e:auto_generated.sel[0]
sel[1] => mux_o4e:auto_generated.sel[1]
sel[2] => mux_o4e:auto_generated.sel[2]
sel[3] => mux_o4e:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_o4e:auto_generated.result[0]
result[1] <= mux_o4e:auto_generated.result[1]
result[2] <= mux_o4e:auto_generated.result[2]
result[3] <= mux_o4e:auto_generated.result[3]
result[4] <= mux_o4e:auto_generated.result[4]
result[5] <= mux_o4e:auto_generated.result[5]
result[6] <= mux_o4e:auto_generated.result[6]
result[7] <= mux_o4e:auto_generated.result[7]
result[8] <= mux_o4e:auto_generated.result[8]
result[9] <= mux_o4e:auto_generated.result[9]
result[10] <= mux_o4e:auto_generated.result[10]
result[11] <= mux_o4e:auto_generated.result[11]
result[12] <= mux_o4e:auto_generated.result[12]
result[13] <= mux_o4e:auto_generated.result[13]
result[14] <= mux_o4e:auto_generated.result[14]
result[15] <= mux_o4e:auto_generated.result[15]


|sigma_delta|CL_TOP:inst|CL_Data_Delay:inst3|CL_ProgDelay16x16:inst27|CL_MUX_16x16:inst2|LPM_MUX:lpm_mux_component|mux_o4e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w0_n0_mux_dataout.IN1
data[17] => l1_w1_n0_mux_dataout.IN1
data[18] => l1_w2_n0_mux_dataout.IN1
data[19] => l1_w3_n0_mux_dataout.IN1
data[20] => l1_w4_n0_mux_dataout.IN1
data[21] => l1_w5_n0_mux_dataout.IN1
data[22] => l1_w6_n0_mux_dataout.IN1
data[23] => l1_w7_n0_mux_dataout.IN1
data[24] => l1_w8_n0_mux_dataout.IN1
data[25] => l1_w9_n0_mux_dataout.IN1
data[26] => l1_w10_n0_mux_dataout.IN1
data[27] => l1_w11_n0_mux_dataout.IN1
data[28] => l1_w12_n0_mux_dataout.IN1
data[29] => l1_w13_n0_mux_dataout.IN1
data[30] => l1_w14_n0_mux_dataout.IN1
data[31] => l1_w15_n0_mux_dataout.IN1
data[32] => l1_w0_n1_mux_dataout.IN1
data[33] => l1_w1_n1_mux_dataout.IN1
data[34] => l1_w2_n1_mux_dataout.IN1
data[35] => l1_w3_n1_mux_dataout.IN1
data[36] => l1_w4_n1_mux_dataout.IN1
data[37] => l1_w5_n1_mux_dataout.IN1
data[38] => l1_w6_n1_mux_dataout.IN1
data[39] => l1_w7_n1_mux_dataout.IN1
data[40] => l1_w8_n1_mux_dataout.IN1
data[41] => l1_w9_n1_mux_dataout.IN1
data[42] => l1_w10_n1_mux_dataout.IN1
data[43] => l1_w11_n1_mux_dataout.IN1
data[44] => l1_w12_n1_mux_dataout.IN1
data[45] => l1_w13_n1_mux_dataout.IN1
data[46] => l1_w14_n1_mux_dataout.IN1
data[47] => l1_w15_n1_mux_dataout.IN1
data[48] => l1_w0_n1_mux_dataout.IN1
data[49] => l1_w1_n1_mux_dataout.IN1
data[50] => l1_w2_n1_mux_dataout.IN1
data[51] => l1_w3_n1_mux_dataout.IN1
data[52] => l1_w4_n1_mux_dataout.IN1
data[53] => l1_w5_n1_mux_dataout.IN1
data[54] => l1_w6_n1_mux_dataout.IN1
data[55] => l1_w7_n1_mux_dataout.IN1
data[56] => l1_w8_n1_mux_dataout.IN1
data[57] => l1_w9_n1_mux_dataout.IN1
data[58] => l1_w10_n1_mux_dataout.IN1
data[59] => l1_w11_n1_mux_dataout.IN1
data[60] => l1_w12_n1_mux_dataout.IN1
data[61] => l1_w13_n1_mux_dataout.IN1
data[62] => l1_w14_n1_mux_dataout.IN1
data[63] => l1_w15_n1_mux_dataout.IN1
data[64] => l1_w0_n2_mux_dataout.IN1
data[65] => l1_w1_n2_mux_dataout.IN1
data[66] => l1_w2_n2_mux_dataout.IN1
data[67] => l1_w3_n2_mux_dataout.IN1
data[68] => l1_w4_n2_mux_dataout.IN1
data[69] => l1_w5_n2_mux_dataout.IN1
data[70] => l1_w6_n2_mux_dataout.IN1
data[71] => l1_w7_n2_mux_dataout.IN1
data[72] => l1_w8_n2_mux_dataout.IN1
data[73] => l1_w9_n2_mux_dataout.IN1
data[74] => l1_w10_n2_mux_dataout.IN1
data[75] => l1_w11_n2_mux_dataout.IN1
data[76] => l1_w12_n2_mux_dataout.IN1
data[77] => l1_w13_n2_mux_dataout.IN1
data[78] => l1_w14_n2_mux_dataout.IN1
data[79] => l1_w15_n2_mux_dataout.IN1
data[80] => l1_w0_n2_mux_dataout.IN1
data[81] => l1_w1_n2_mux_dataout.IN1
data[82] => l1_w2_n2_mux_dataout.IN1
data[83] => l1_w3_n2_mux_dataout.IN1
data[84] => l1_w4_n2_mux_dataout.IN1
data[85] => l1_w5_n2_mux_dataout.IN1
data[86] => l1_w6_n2_mux_dataout.IN1
data[87] => l1_w7_n2_mux_dataout.IN1
data[88] => l1_w8_n2_mux_dataout.IN1
data[89] => l1_w9_n2_mux_dataout.IN1
data[90] => l1_w10_n2_mux_dataout.IN1
data[91] => l1_w11_n2_mux_dataout.IN1
data[92] => l1_w12_n2_mux_dataout.IN1
data[93] => l1_w13_n2_mux_dataout.IN1
data[94] => l1_w14_n2_mux_dataout.IN1
data[95] => l1_w15_n2_mux_dataout.IN1
data[96] => l1_w0_n3_mux_dataout.IN1
data[97] => l1_w1_n3_mux_dataout.IN1
data[98] => l1_w2_n3_mux_dataout.IN1
data[99] => l1_w3_n3_mux_dataout.IN1
data[100] => l1_w4_n3_mux_dataout.IN1
data[101] => l1_w5_n3_mux_dataout.IN1
data[102] => l1_w6_n3_mux_dataout.IN1
data[103] => l1_w7_n3_mux_dataout.IN1
data[104] => l1_w8_n3_mux_dataout.IN1
data[105] => l1_w9_n3_mux_dataout.IN1
data[106] => l1_w10_n3_mux_dataout.IN1
data[107] => l1_w11_n3_mux_dataout.IN1
data[108] => l1_w12_n3_mux_dataout.IN1
data[109] => l1_w13_n3_mux_dataout.IN1
data[110] => l1_w14_n3_mux_dataout.IN1
data[111] => l1_w15_n3_mux_dataout.IN1
data[112] => l1_w0_n3_mux_dataout.IN1
data[113] => l1_w1_n3_mux_dataout.IN1
data[114] => l1_w2_n3_mux_dataout.IN1
data[115] => l1_w3_n3_mux_dataout.IN1
data[116] => l1_w4_n3_mux_dataout.IN1
data[117] => l1_w5_n3_mux_dataout.IN1
data[118] => l1_w6_n3_mux_dataout.IN1
data[119] => l1_w7_n3_mux_dataout.IN1
data[120] => l1_w8_n3_mux_dataout.IN1
data[121] => l1_w9_n3_mux_dataout.IN1
data[122] => l1_w10_n3_mux_dataout.IN1
data[123] => l1_w11_n3_mux_dataout.IN1
data[124] => l1_w12_n3_mux_dataout.IN1
data[125] => l1_w13_n3_mux_dataout.IN1
data[126] => l1_w14_n3_mux_dataout.IN1
data[127] => l1_w15_n3_mux_dataout.IN1
data[128] => l1_w0_n4_mux_dataout.IN1
data[129] => l1_w1_n4_mux_dataout.IN1
data[130] => l1_w2_n4_mux_dataout.IN1
data[131] => l1_w3_n4_mux_dataout.IN1
data[132] => l1_w4_n4_mux_dataout.IN1
data[133] => l1_w5_n4_mux_dataout.IN1
data[134] => l1_w6_n4_mux_dataout.IN1
data[135] => l1_w7_n4_mux_dataout.IN1
data[136] => l1_w8_n4_mux_dataout.IN1
data[137] => l1_w9_n4_mux_dataout.IN1
data[138] => l1_w10_n4_mux_dataout.IN1
data[139] => l1_w11_n4_mux_dataout.IN1
data[140] => l1_w12_n4_mux_dataout.IN1
data[141] => l1_w13_n4_mux_dataout.IN1
data[142] => l1_w14_n4_mux_dataout.IN1
data[143] => l1_w15_n4_mux_dataout.IN1
data[144] => l1_w0_n4_mux_dataout.IN1
data[145] => l1_w1_n4_mux_dataout.IN1
data[146] => l1_w2_n4_mux_dataout.IN1
data[147] => l1_w3_n4_mux_dataout.IN1
data[148] => l1_w4_n4_mux_dataout.IN1
data[149] => l1_w5_n4_mux_dataout.IN1
data[150] => l1_w6_n4_mux_dataout.IN1
data[151] => l1_w7_n4_mux_dataout.IN1
data[152] => l1_w8_n4_mux_dataout.IN1
data[153] => l1_w9_n4_mux_dataout.IN1
data[154] => l1_w10_n4_mux_dataout.IN1
data[155] => l1_w11_n4_mux_dataout.IN1
data[156] => l1_w12_n4_mux_dataout.IN1
data[157] => l1_w13_n4_mux_dataout.IN1
data[158] => l1_w14_n4_mux_dataout.IN1
data[159] => l1_w15_n4_mux_dataout.IN1
data[160] => l1_w0_n5_mux_dataout.IN1
data[161] => l1_w1_n5_mux_dataout.IN1
data[162] => l1_w2_n5_mux_dataout.IN1
data[163] => l1_w3_n5_mux_dataout.IN1
data[164] => l1_w4_n5_mux_dataout.IN1
data[165] => l1_w5_n5_mux_dataout.IN1
data[166] => l1_w6_n5_mux_dataout.IN1
data[167] => l1_w7_n5_mux_dataout.IN1
data[168] => l1_w8_n5_mux_dataout.IN1
data[169] => l1_w9_n5_mux_dataout.IN1
data[170] => l1_w10_n5_mux_dataout.IN1
data[171] => l1_w11_n5_mux_dataout.IN1
data[172] => l1_w12_n5_mux_dataout.IN1
data[173] => l1_w13_n5_mux_dataout.IN1
data[174] => l1_w14_n5_mux_dataout.IN1
data[175] => l1_w15_n5_mux_dataout.IN1
data[176] => l1_w0_n5_mux_dataout.IN1
data[177] => l1_w1_n5_mux_dataout.IN1
data[178] => l1_w2_n5_mux_dataout.IN1
data[179] => l1_w3_n5_mux_dataout.IN1
data[180] => l1_w4_n5_mux_dataout.IN1
data[181] => l1_w5_n5_mux_dataout.IN1
data[182] => l1_w6_n5_mux_dataout.IN1
data[183] => l1_w7_n5_mux_dataout.IN1
data[184] => l1_w8_n5_mux_dataout.IN1
data[185] => l1_w9_n5_mux_dataout.IN1
data[186] => l1_w10_n5_mux_dataout.IN1
data[187] => l1_w11_n5_mux_dataout.IN1
data[188] => l1_w12_n5_mux_dataout.IN1
data[189] => l1_w13_n5_mux_dataout.IN1
data[190] => l1_w14_n5_mux_dataout.IN1
data[191] => l1_w15_n5_mux_dataout.IN1
data[192] => l1_w0_n6_mux_dataout.IN1
data[193] => l1_w1_n6_mux_dataout.IN1
data[194] => l1_w2_n6_mux_dataout.IN1
data[195] => l1_w3_n6_mux_dataout.IN1
data[196] => l1_w4_n6_mux_dataout.IN1
data[197] => l1_w5_n6_mux_dataout.IN1
data[198] => l1_w6_n6_mux_dataout.IN1
data[199] => l1_w7_n6_mux_dataout.IN1
data[200] => l1_w8_n6_mux_dataout.IN1
data[201] => l1_w9_n6_mux_dataout.IN1
data[202] => l1_w10_n6_mux_dataout.IN1
data[203] => l1_w11_n6_mux_dataout.IN1
data[204] => l1_w12_n6_mux_dataout.IN1
data[205] => l1_w13_n6_mux_dataout.IN1
data[206] => l1_w14_n6_mux_dataout.IN1
data[207] => l1_w15_n6_mux_dataout.IN1
data[208] => l1_w0_n6_mux_dataout.IN1
data[209] => l1_w1_n6_mux_dataout.IN1
data[210] => l1_w2_n6_mux_dataout.IN1
data[211] => l1_w3_n6_mux_dataout.IN1
data[212] => l1_w4_n6_mux_dataout.IN1
data[213] => l1_w5_n6_mux_dataout.IN1
data[214] => l1_w6_n6_mux_dataout.IN1
data[215] => l1_w7_n6_mux_dataout.IN1
data[216] => l1_w8_n6_mux_dataout.IN1
data[217] => l1_w9_n6_mux_dataout.IN1
data[218] => l1_w10_n6_mux_dataout.IN1
data[219] => l1_w11_n6_mux_dataout.IN1
data[220] => l1_w12_n6_mux_dataout.IN1
data[221] => l1_w13_n6_mux_dataout.IN1
data[222] => l1_w14_n6_mux_dataout.IN1
data[223] => l1_w15_n6_mux_dataout.IN1
data[224] => l1_w0_n7_mux_dataout.IN1
data[225] => l1_w1_n7_mux_dataout.IN1
data[226] => l1_w2_n7_mux_dataout.IN1
data[227] => l1_w3_n7_mux_dataout.IN1
data[228] => l1_w4_n7_mux_dataout.IN1
data[229] => l1_w5_n7_mux_dataout.IN1
data[230] => l1_w6_n7_mux_dataout.IN1
data[231] => l1_w7_n7_mux_dataout.IN1
data[232] => l1_w8_n7_mux_dataout.IN1
data[233] => l1_w9_n7_mux_dataout.IN1
data[234] => l1_w10_n7_mux_dataout.IN1
data[235] => l1_w11_n7_mux_dataout.IN1
data[236] => l1_w12_n7_mux_dataout.IN1
data[237] => l1_w13_n7_mux_dataout.IN1
data[238] => l1_w14_n7_mux_dataout.IN1
data[239] => l1_w15_n7_mux_dataout.IN1
data[240] => l1_w0_n7_mux_dataout.IN1
data[241] => l1_w1_n7_mux_dataout.IN1
data[242] => l1_w2_n7_mux_dataout.IN1
data[243] => l1_w3_n7_mux_dataout.IN1
data[244] => l1_w4_n7_mux_dataout.IN1
data[245] => l1_w5_n7_mux_dataout.IN1
data[246] => l1_w6_n7_mux_dataout.IN1
data[247] => l1_w7_n7_mux_dataout.IN1
data[248] => l1_w8_n7_mux_dataout.IN1
data[249] => l1_w9_n7_mux_dataout.IN1
data[250] => l1_w10_n7_mux_dataout.IN1
data[251] => l1_w11_n7_mux_dataout.IN1
data[252] => l1_w12_n7_mux_dataout.IN1
data[253] => l1_w13_n7_mux_dataout.IN1
data[254] => l1_w14_n7_mux_dataout.IN1
data[255] => l1_w15_n7_mux_dataout.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l4_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l4_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l4_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l4_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l4_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l4_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l4_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l4_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l4_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l4_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l4_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l4_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l4_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w12_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w12_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w12_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w12_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w13_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w13_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w13_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w13_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w14_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w14_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w14_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w14_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w15_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w15_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w15_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w15_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w10_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w10_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w11_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w11_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w12_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w12_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w13_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w13_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w14_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w14_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w15_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w15_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w8_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w8_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w9_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w9_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w10_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w11_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w12_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w13_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w14_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w15_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w1_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w2_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w3_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w4_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w5_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w6_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w7_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w8_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w9_n0_mux_dataout.IN0
sel[3] => _.IN0


|sigma_delta|CL_TOP:inst|CL_Data_Delay:inst3|CL_ProgDelay16x16:inst27|CL_DFF_16:inst18
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|sigma_delta|CL_TOP:inst|CL_Data_Delay:inst3|CL_ProgDelay16x16:inst27|CL_DFF_16:inst18|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Data_Delay:inst3|CL_ProgDelay16x16:inst27|CL_DFF_16:inst17
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|sigma_delta|CL_TOP:inst|CL_Data_Delay:inst3|CL_ProgDelay16x16:inst27|CL_DFF_16:inst17|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Data_Delay:inst3|CL_ProgDelay16x16:inst27|CL_DFF_16:inst16
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|sigma_delta|CL_TOP:inst|CL_Data_Delay:inst3|CL_ProgDelay16x16:inst27|CL_DFF_16:inst16|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Data_Delay:inst3|CL_ProgDelay16x16:inst27|CL_DFF_16:inst15
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|sigma_delta|CL_TOP:inst|CL_Data_Delay:inst3|CL_ProgDelay16x16:inst27|CL_DFF_16:inst15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Data_Delay:inst3|CL_ProgDelay16x16:inst27|CL_DFF_16:inst14
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|sigma_delta|CL_TOP:inst|CL_Data_Delay:inst3|CL_ProgDelay16x16:inst27|CL_DFF_16:inst14|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Data_Delay:inst3|CL_ProgDelay16x16:inst27|CL_DFF_16:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|sigma_delta|CL_TOP:inst|CL_Data_Delay:inst3|CL_ProgDelay16x16:inst27|CL_DFF_16:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Data_Delay:inst3|CL_ProgDelay16x16:inst27|CL_DFF_16:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|sigma_delta|CL_TOP:inst|CL_Data_Delay:inst3|CL_ProgDelay16x16:inst27|CL_DFF_16:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Data_Delay:inst3|CL_ProgDelay16x16:inst27|CL_DFF_16:inst11
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|sigma_delta|CL_TOP:inst|CL_Data_Delay:inst3|CL_ProgDelay16x16:inst27|CL_DFF_16:inst11|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Data_Delay:inst3|CL_ProgDelay16x16:inst27|CL_DFF_16:inst10
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|sigma_delta|CL_TOP:inst|CL_Data_Delay:inst3|CL_ProgDelay16x16:inst27|CL_DFF_16:inst10|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Data_Delay:inst3|CL_ProgDelay16x16:inst27|CL_DFF_16:inst9
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|sigma_delta|CL_TOP:inst|CL_Data_Delay:inst3|CL_ProgDelay16x16:inst27|CL_DFF_16:inst9|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Data_Delay:inst3|CL_ProgDelay16x16:inst27|CL_DFF_16:inst8
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|sigma_delta|CL_TOP:inst|CL_Data_Delay:inst3|CL_ProgDelay16x16:inst27|CL_DFF_16:inst8|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Data_Delay:inst3|CL_ProgDelay16x16:inst27|CL_DFF_16:inst7
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|sigma_delta|CL_TOP:inst|CL_Data_Delay:inst3|CL_ProgDelay16x16:inst27|CL_DFF_16:inst7|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Data_Delay:inst3|CL_ProgDelay16x16:inst27|CL_DFF_16:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|sigma_delta|CL_TOP:inst|CL_Data_Delay:inst3|CL_ProgDelay16x16:inst27|CL_DFF_16:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Data_Delay:inst3|CL_ProgDelay16x16:inst27|CL_DFF_16:inst5
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|sigma_delta|CL_TOP:inst|CL_Data_Delay:inst3|CL_ProgDelay16x16:inst27|CL_DFF_16:inst5|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Data_Delay:inst3|CL_ProgDelay16x16:inst27|CL_DFF_16:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|sigma_delta|CL_TOP:inst|CL_Data_Delay:inst3|CL_ProgDelay16x16:inst27|CL_DFF_16:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Data_Delay:inst3|CL_Pipe_16x128:inst26
clock => altshift_taps:altshift_taps_component.clock
shiftin[0] => altshift_taps:altshift_taps_component.shiftin[0]
shiftin[1] => altshift_taps:altshift_taps_component.shiftin[1]
shiftin[2] => altshift_taps:altshift_taps_component.shiftin[2]
shiftin[3] => altshift_taps:altshift_taps_component.shiftin[3]
shiftin[4] => altshift_taps:altshift_taps_component.shiftin[4]
shiftin[5] => altshift_taps:altshift_taps_component.shiftin[5]
shiftin[6] => altshift_taps:altshift_taps_component.shiftin[6]
shiftin[7] => altshift_taps:altshift_taps_component.shiftin[7]
shiftin[8] => altshift_taps:altshift_taps_component.shiftin[8]
shiftin[9] => altshift_taps:altshift_taps_component.shiftin[9]
shiftin[10] => altshift_taps:altshift_taps_component.shiftin[10]
shiftin[11] => altshift_taps:altshift_taps_component.shiftin[11]
shiftin[12] => altshift_taps:altshift_taps_component.shiftin[12]
shiftin[13] => altshift_taps:altshift_taps_component.shiftin[13]
shiftin[14] => altshift_taps:altshift_taps_component.shiftin[14]
shiftin[15] => altshift_taps:altshift_taps_component.shiftin[15]
shiftout[0] <= altshift_taps:altshift_taps_component.shiftout[0]
shiftout[1] <= altshift_taps:altshift_taps_component.shiftout[1]
shiftout[2] <= altshift_taps:altshift_taps_component.shiftout[2]
shiftout[3] <= altshift_taps:altshift_taps_component.shiftout[3]
shiftout[4] <= altshift_taps:altshift_taps_component.shiftout[4]
shiftout[5] <= altshift_taps:altshift_taps_component.shiftout[5]
shiftout[6] <= altshift_taps:altshift_taps_component.shiftout[6]
shiftout[7] <= altshift_taps:altshift_taps_component.shiftout[7]
shiftout[8] <= altshift_taps:altshift_taps_component.shiftout[8]
shiftout[9] <= altshift_taps:altshift_taps_component.shiftout[9]
shiftout[10] <= altshift_taps:altshift_taps_component.shiftout[10]
shiftout[11] <= altshift_taps:altshift_taps_component.shiftout[11]
shiftout[12] <= altshift_taps:altshift_taps_component.shiftout[12]
shiftout[13] <= altshift_taps:altshift_taps_component.shiftout[13]
shiftout[14] <= altshift_taps:altshift_taps_component.shiftout[14]
shiftout[15] <= altshift_taps:altshift_taps_component.shiftout[15]
taps[0] <= altshift_taps:altshift_taps_component.taps[0]
taps[1] <= altshift_taps:altshift_taps_component.taps[1]
taps[2] <= altshift_taps:altshift_taps_component.taps[2]
taps[3] <= altshift_taps:altshift_taps_component.taps[3]
taps[4] <= altshift_taps:altshift_taps_component.taps[4]
taps[5] <= altshift_taps:altshift_taps_component.taps[5]
taps[6] <= altshift_taps:altshift_taps_component.taps[6]
taps[7] <= altshift_taps:altshift_taps_component.taps[7]
taps[8] <= altshift_taps:altshift_taps_component.taps[8]
taps[9] <= altshift_taps:altshift_taps_component.taps[9]
taps[10] <= altshift_taps:altshift_taps_component.taps[10]
taps[11] <= altshift_taps:altshift_taps_component.taps[11]
taps[12] <= altshift_taps:altshift_taps_component.taps[12]
taps[13] <= altshift_taps:altshift_taps_component.taps[13]
taps[14] <= altshift_taps:altshift_taps_component.taps[14]
taps[15] <= altshift_taps:altshift_taps_component.taps[15]


|sigma_delta|CL_TOP:inst|CL_Data_Delay:inst3|CL_Pipe_16x128:inst26|altshift_taps:altshift_taps_component
shiftin[0] => shift_taps_qmr:auto_generated.shiftin[0]
shiftin[1] => shift_taps_qmr:auto_generated.shiftin[1]
shiftin[2] => shift_taps_qmr:auto_generated.shiftin[2]
shiftin[3] => shift_taps_qmr:auto_generated.shiftin[3]
shiftin[4] => shift_taps_qmr:auto_generated.shiftin[4]
shiftin[5] => shift_taps_qmr:auto_generated.shiftin[5]
shiftin[6] => shift_taps_qmr:auto_generated.shiftin[6]
shiftin[7] => shift_taps_qmr:auto_generated.shiftin[7]
shiftin[8] => shift_taps_qmr:auto_generated.shiftin[8]
shiftin[9] => shift_taps_qmr:auto_generated.shiftin[9]
shiftin[10] => shift_taps_qmr:auto_generated.shiftin[10]
shiftin[11] => shift_taps_qmr:auto_generated.shiftin[11]
shiftin[12] => shift_taps_qmr:auto_generated.shiftin[12]
shiftin[13] => shift_taps_qmr:auto_generated.shiftin[13]
shiftin[14] => shift_taps_qmr:auto_generated.shiftin[14]
shiftin[15] => shift_taps_qmr:auto_generated.shiftin[15]
clock => shift_taps_qmr:auto_generated.clock
clken => ~NO_FANOUT~
shiftout[0] <= shift_taps_qmr:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_qmr:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_qmr:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_qmr:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_qmr:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_qmr:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_qmr:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_qmr:auto_generated.shiftout[7]
shiftout[8] <= shift_taps_qmr:auto_generated.shiftout[8]
shiftout[9] <= shift_taps_qmr:auto_generated.shiftout[9]
shiftout[10] <= shift_taps_qmr:auto_generated.shiftout[10]
shiftout[11] <= shift_taps_qmr:auto_generated.shiftout[11]
shiftout[12] <= shift_taps_qmr:auto_generated.shiftout[12]
shiftout[13] <= shift_taps_qmr:auto_generated.shiftout[13]
shiftout[14] <= shift_taps_qmr:auto_generated.shiftout[14]
shiftout[15] <= shift_taps_qmr:auto_generated.shiftout[15]
taps[0] <= shift_taps_qmr:auto_generated.taps[0]
taps[1] <= shift_taps_qmr:auto_generated.taps[1]
taps[2] <= shift_taps_qmr:auto_generated.taps[2]
taps[3] <= shift_taps_qmr:auto_generated.taps[3]
taps[4] <= shift_taps_qmr:auto_generated.taps[4]
taps[5] <= shift_taps_qmr:auto_generated.taps[5]
taps[6] <= shift_taps_qmr:auto_generated.taps[6]
taps[7] <= shift_taps_qmr:auto_generated.taps[7]
taps[8] <= shift_taps_qmr:auto_generated.taps[8]
taps[9] <= shift_taps_qmr:auto_generated.taps[9]
taps[10] <= shift_taps_qmr:auto_generated.taps[10]
taps[11] <= shift_taps_qmr:auto_generated.taps[11]
taps[12] <= shift_taps_qmr:auto_generated.taps[12]
taps[13] <= shift_taps_qmr:auto_generated.taps[13]
taps[14] <= shift_taps_qmr:auto_generated.taps[14]
taps[15] <= shift_taps_qmr:auto_generated.taps[15]
aclr => ~NO_FANOUT~


|sigma_delta|CL_TOP:inst|CL_Data_Delay:inst3|CL_Pipe_16x128:inst26|altshift_taps:altshift_taps_component|shift_taps_qmr:auto_generated
clock => altsyncram_vca1:altsyncram2.clock0
clock => cntr_1pf:cntr1.clock
shiftin[0] => altsyncram_vca1:altsyncram2.data_a[0]
shiftin[1] => altsyncram_vca1:altsyncram2.data_a[1]
shiftin[2] => altsyncram_vca1:altsyncram2.data_a[2]
shiftin[3] => altsyncram_vca1:altsyncram2.data_a[3]
shiftin[4] => altsyncram_vca1:altsyncram2.data_a[4]
shiftin[5] => altsyncram_vca1:altsyncram2.data_a[5]
shiftin[6] => altsyncram_vca1:altsyncram2.data_a[6]
shiftin[7] => altsyncram_vca1:altsyncram2.data_a[7]
shiftin[8] => altsyncram_vca1:altsyncram2.data_a[8]
shiftin[9] => altsyncram_vca1:altsyncram2.data_a[9]
shiftin[10] => altsyncram_vca1:altsyncram2.data_a[10]
shiftin[11] => altsyncram_vca1:altsyncram2.data_a[11]
shiftin[12] => altsyncram_vca1:altsyncram2.data_a[12]
shiftin[13] => altsyncram_vca1:altsyncram2.data_a[13]
shiftin[14] => altsyncram_vca1:altsyncram2.data_a[14]
shiftin[15] => altsyncram_vca1:altsyncram2.data_a[15]
shiftout[0] <= altsyncram_vca1:altsyncram2.q_b[0]
shiftout[1] <= altsyncram_vca1:altsyncram2.q_b[1]
shiftout[2] <= altsyncram_vca1:altsyncram2.q_b[2]
shiftout[3] <= altsyncram_vca1:altsyncram2.q_b[3]
shiftout[4] <= altsyncram_vca1:altsyncram2.q_b[4]
shiftout[5] <= altsyncram_vca1:altsyncram2.q_b[5]
shiftout[6] <= altsyncram_vca1:altsyncram2.q_b[6]
shiftout[7] <= altsyncram_vca1:altsyncram2.q_b[7]
shiftout[8] <= altsyncram_vca1:altsyncram2.q_b[8]
shiftout[9] <= altsyncram_vca1:altsyncram2.q_b[9]
shiftout[10] <= altsyncram_vca1:altsyncram2.q_b[10]
shiftout[11] <= altsyncram_vca1:altsyncram2.q_b[11]
shiftout[12] <= altsyncram_vca1:altsyncram2.q_b[12]
shiftout[13] <= altsyncram_vca1:altsyncram2.q_b[13]
shiftout[14] <= altsyncram_vca1:altsyncram2.q_b[14]
shiftout[15] <= altsyncram_vca1:altsyncram2.q_b[15]
taps[0] <= altsyncram_vca1:altsyncram2.q_b[0]
taps[1] <= altsyncram_vca1:altsyncram2.q_b[1]
taps[2] <= altsyncram_vca1:altsyncram2.q_b[2]
taps[3] <= altsyncram_vca1:altsyncram2.q_b[3]
taps[4] <= altsyncram_vca1:altsyncram2.q_b[4]
taps[5] <= altsyncram_vca1:altsyncram2.q_b[5]
taps[6] <= altsyncram_vca1:altsyncram2.q_b[6]
taps[7] <= altsyncram_vca1:altsyncram2.q_b[7]
taps[8] <= altsyncram_vca1:altsyncram2.q_b[8]
taps[9] <= altsyncram_vca1:altsyncram2.q_b[9]
taps[10] <= altsyncram_vca1:altsyncram2.q_b[10]
taps[11] <= altsyncram_vca1:altsyncram2.q_b[11]
taps[12] <= altsyncram_vca1:altsyncram2.q_b[12]
taps[13] <= altsyncram_vca1:altsyncram2.q_b[13]
taps[14] <= altsyncram_vca1:altsyncram2.q_b[14]
taps[15] <= altsyncram_vca1:altsyncram2.q_b[15]


|sigma_delta|CL_TOP:inst|CL_Data_Delay:inst3|CL_Pipe_16x128:inst26|altshift_taps:altshift_taps_component|shift_taps_qmr:auto_generated|altsyncram_vca1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
clocken0 => ram_block3a2.ENA0
clocken0 => ram_block3a3.ENA0
clocken0 => ram_block3a4.ENA0
clocken0 => ram_block3a5.ENA0
clocken0 => ram_block3a6.ENA0
clocken0 => ram_block3a7.ENA0
clocken0 => ram_block3a8.ENA0
clocken0 => ram_block3a9.ENA0
clocken0 => ram_block3a10.ENA0
clocken0 => ram_block3a11.ENA0
clocken0 => ram_block3a12.ENA0
clocken0 => ram_block3a13.ENA0
clocken0 => ram_block3a14.ENA0
clocken0 => ram_block3a15.ENA0
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE


|sigma_delta|CL_TOP:inst|CL_Data_Delay:inst3|CL_Pipe_16x128:inst26|altshift_taps:altshift_taps_component|shift_taps_qmr:auto_generated|cntr_1pf:cntr1
clk_en => counter_reg_bit4a[6].IN0
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT


|sigma_delta|CL_TOP:inst|CL_Data_Delay:inst3|CL_Pipe_16x128:inst26|altshift_taps:altshift_taps_component|shift_taps_qmr:auto_generated|cntr_1pf:cntr1|cmpr_ddc:cmpr5
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|sigma_delta|CL_TOP:inst|CL_Block:inst7
CL_OUT[0] <= CL_DFF_16:inst.q[0]
CL_OUT[1] <= CL_DFF_16:inst.q[1]
CL_OUT[2] <= CL_DFF_16:inst.q[2]
CL_OUT[3] <= CL_DFF_16:inst.q[3]
CL_OUT[4] <= CL_DFF_16:inst.q[4]
CL_OUT[5] <= CL_DFF_16:inst.q[5]
CL_OUT[6] <= CL_DFF_16:inst.q[6]
CL_OUT[7] <= CL_DFF_16:inst.q[7]
CL_OUT[8] <= CL_DFF_16:inst.q[8]
CL_OUT[9] <= CL_DFF_16:inst.q[9]
CL_OUT[10] <= CL_DFF_16:inst.q[10]
CL_OUT[11] <= CL_DFF_16:inst.q[11]
CL_OUT[12] <= CL_DFF_16:inst.q[12]
CL_OUT[13] <= CL_DFF_16:inst.q[13]
CL_OUT[14] <= CL_DFF_16:inst.q[14]
CL_OUT[15] <= CL_DFF_16:inst.q[15]
clock => CL_DFF_16:inst.clock
clock => CL_Channel:inst1.clock
clock => CL_Channel:inst3.clock
clock => CL_Channel:inst4.clock
clock => CL_Channel:inst5.clock
clock => CL_Channel:inst6.clock
clock => CL_Channel:inst7.clock
clock => CL_Channel:inst8.clock
clock => CL_Channel:inst9.clock
clock => CL_Channel:inst10.clock
clock => CL_Channel:inst11.clock
clock => CL_Channel:inst12.clock
clock => CL_Channel:inst13.clock
clock => CL_Channel:inst14.clock
clock => CL_Channel:inst15.clock
clock => CL_Channel:inst16.clock
clock => CL_Channel:inst17.clock
adc[0] => CL_Channel:inst1.ADC_IN[0]
adc[1] => CL_Channel:inst1.ADC_IN[1]
adc[2] => CL_Channel:inst1.ADC_IN[2]
adc[3] => CL_Channel:inst1.ADC_IN[3]
adc[4] => CL_Channel:inst1.ADC_IN[4]
adc[5] => CL_Channel:inst1.ADC_IN[5]
adc[6] => CL_Channel:inst1.ADC_IN[6]
adc[7] => CL_Channel:inst1.ADC_IN[7]
adc[8] => CL_Channel:inst1.ADC_IN[8]
adc[9] => CL_Channel:inst1.ADC_IN[9]
adc[10] => CL_Channel:inst1.ADC_IN[10]
adc[11] => CL_Channel:inst1.ADC_IN[11]
adc[12] => CL_Channel:inst1.ADC_IN[12]
adc[13] => CL_Channel:inst1.ADC_IN[13]
adc[14] => CL_Channel:inst3.ADC_IN[0]
adc[15] => CL_Channel:inst3.ADC_IN[1]
adc[16] => CL_Channel:inst3.ADC_IN[2]
adc[17] => CL_Channel:inst3.ADC_IN[3]
adc[18] => CL_Channel:inst3.ADC_IN[4]
adc[19] => CL_Channel:inst3.ADC_IN[5]
adc[20] => CL_Channel:inst3.ADC_IN[6]
adc[21] => CL_Channel:inst3.ADC_IN[7]
adc[22] => CL_Channel:inst3.ADC_IN[8]
adc[23] => CL_Channel:inst3.ADC_IN[9]
adc[24] => CL_Channel:inst3.ADC_IN[10]
adc[25] => CL_Channel:inst3.ADC_IN[11]
adc[26] => CL_Channel:inst3.ADC_IN[12]
adc[27] => CL_Channel:inst3.ADC_IN[13]
adc[28] => CL_Channel:inst4.ADC_IN[0]
adc[29] => CL_Channel:inst4.ADC_IN[1]
adc[30] => CL_Channel:inst4.ADC_IN[2]
adc[31] => CL_Channel:inst4.ADC_IN[3]
adc[32] => CL_Channel:inst4.ADC_IN[4]
adc[33] => CL_Channel:inst4.ADC_IN[5]
adc[34] => CL_Channel:inst4.ADC_IN[6]
adc[35] => CL_Channel:inst4.ADC_IN[7]
adc[36] => CL_Channel:inst4.ADC_IN[8]
adc[37] => CL_Channel:inst4.ADC_IN[9]
adc[38] => CL_Channel:inst4.ADC_IN[10]
adc[39] => CL_Channel:inst4.ADC_IN[11]
adc[40] => CL_Channel:inst4.ADC_IN[12]
adc[41] => CL_Channel:inst4.ADC_IN[13]
adc[42] => CL_Channel:inst5.ADC_IN[0]
adc[43] => CL_Channel:inst5.ADC_IN[1]
adc[44] => CL_Channel:inst5.ADC_IN[2]
adc[45] => CL_Channel:inst5.ADC_IN[3]
adc[46] => CL_Channel:inst5.ADC_IN[4]
adc[47] => CL_Channel:inst5.ADC_IN[5]
adc[48] => CL_Channel:inst5.ADC_IN[6]
adc[49] => CL_Channel:inst5.ADC_IN[7]
adc[50] => CL_Channel:inst5.ADC_IN[8]
adc[51] => CL_Channel:inst5.ADC_IN[9]
adc[52] => CL_Channel:inst5.ADC_IN[10]
adc[53] => CL_Channel:inst5.ADC_IN[11]
adc[54] => CL_Channel:inst5.ADC_IN[12]
adc[55] => CL_Channel:inst5.ADC_IN[13]
adc[56] => CL_Channel:inst6.ADC_IN[0]
adc[57] => CL_Channel:inst6.ADC_IN[1]
adc[58] => CL_Channel:inst6.ADC_IN[2]
adc[59] => CL_Channel:inst6.ADC_IN[3]
adc[60] => CL_Channel:inst6.ADC_IN[4]
adc[61] => CL_Channel:inst6.ADC_IN[5]
adc[62] => CL_Channel:inst6.ADC_IN[6]
adc[63] => CL_Channel:inst6.ADC_IN[7]
adc[64] => CL_Channel:inst6.ADC_IN[8]
adc[65] => CL_Channel:inst6.ADC_IN[9]
adc[66] => CL_Channel:inst6.ADC_IN[10]
adc[67] => CL_Channel:inst6.ADC_IN[11]
adc[68] => CL_Channel:inst6.ADC_IN[12]
adc[69] => CL_Channel:inst6.ADC_IN[13]
adc[70] => CL_Channel:inst7.ADC_IN[0]
adc[71] => CL_Channel:inst7.ADC_IN[1]
adc[72] => CL_Channel:inst7.ADC_IN[2]
adc[73] => CL_Channel:inst7.ADC_IN[3]
adc[74] => CL_Channel:inst7.ADC_IN[4]
adc[75] => CL_Channel:inst7.ADC_IN[5]
adc[76] => CL_Channel:inst7.ADC_IN[6]
adc[77] => CL_Channel:inst7.ADC_IN[7]
adc[78] => CL_Channel:inst7.ADC_IN[8]
adc[79] => CL_Channel:inst7.ADC_IN[9]
adc[80] => CL_Channel:inst7.ADC_IN[10]
adc[81] => CL_Channel:inst7.ADC_IN[11]
adc[82] => CL_Channel:inst7.ADC_IN[12]
adc[83] => CL_Channel:inst7.ADC_IN[13]
adc[84] => CL_Channel:inst8.ADC_IN[0]
adc[85] => CL_Channel:inst8.ADC_IN[1]
adc[86] => CL_Channel:inst8.ADC_IN[2]
adc[87] => CL_Channel:inst8.ADC_IN[3]
adc[88] => CL_Channel:inst8.ADC_IN[4]
adc[89] => CL_Channel:inst8.ADC_IN[5]
adc[90] => CL_Channel:inst8.ADC_IN[6]
adc[91] => CL_Channel:inst8.ADC_IN[7]
adc[92] => CL_Channel:inst8.ADC_IN[8]
adc[93] => CL_Channel:inst8.ADC_IN[9]
adc[94] => CL_Channel:inst8.ADC_IN[10]
adc[95] => CL_Channel:inst8.ADC_IN[11]
adc[96] => CL_Channel:inst8.ADC_IN[12]
adc[97] => CL_Channel:inst8.ADC_IN[13]
adc[98] => CL_Channel:inst9.ADC_IN[0]
adc[99] => CL_Channel:inst9.ADC_IN[1]
adc[100] => CL_Channel:inst9.ADC_IN[2]
adc[101] => CL_Channel:inst9.ADC_IN[3]
adc[102] => CL_Channel:inst9.ADC_IN[4]
adc[103] => CL_Channel:inst9.ADC_IN[5]
adc[104] => CL_Channel:inst9.ADC_IN[6]
adc[105] => CL_Channel:inst9.ADC_IN[7]
adc[106] => CL_Channel:inst9.ADC_IN[8]
adc[107] => CL_Channel:inst9.ADC_IN[9]
adc[108] => CL_Channel:inst9.ADC_IN[10]
adc[109] => CL_Channel:inst9.ADC_IN[11]
adc[110] => CL_Channel:inst9.ADC_IN[12]
adc[111] => CL_Channel:inst9.ADC_IN[13]
adc[112] => CL_Channel:inst10.ADC_IN[0]
adc[113] => CL_Channel:inst10.ADC_IN[1]
adc[114] => CL_Channel:inst10.ADC_IN[2]
adc[115] => CL_Channel:inst10.ADC_IN[3]
adc[116] => CL_Channel:inst10.ADC_IN[4]
adc[117] => CL_Channel:inst10.ADC_IN[5]
adc[118] => CL_Channel:inst10.ADC_IN[6]
adc[119] => CL_Channel:inst10.ADC_IN[7]
adc[120] => CL_Channel:inst10.ADC_IN[8]
adc[121] => CL_Channel:inst10.ADC_IN[9]
adc[122] => CL_Channel:inst10.ADC_IN[10]
adc[123] => CL_Channel:inst10.ADC_IN[11]
adc[124] => CL_Channel:inst10.ADC_IN[12]
adc[125] => CL_Channel:inst10.ADC_IN[13]
adc[126] => CL_Channel:inst11.ADC_IN[0]
adc[127] => CL_Channel:inst11.ADC_IN[1]
adc[128] => CL_Channel:inst11.ADC_IN[2]
adc[129] => CL_Channel:inst11.ADC_IN[3]
adc[130] => CL_Channel:inst11.ADC_IN[4]
adc[131] => CL_Channel:inst11.ADC_IN[5]
adc[132] => CL_Channel:inst11.ADC_IN[6]
adc[133] => CL_Channel:inst11.ADC_IN[7]
adc[134] => CL_Channel:inst11.ADC_IN[8]
adc[135] => CL_Channel:inst11.ADC_IN[9]
adc[136] => CL_Channel:inst11.ADC_IN[10]
adc[137] => CL_Channel:inst11.ADC_IN[11]
adc[138] => CL_Channel:inst11.ADC_IN[12]
adc[139] => CL_Channel:inst11.ADC_IN[13]
adc[140] => CL_Channel:inst12.ADC_IN[0]
adc[141] => CL_Channel:inst12.ADC_IN[1]
adc[142] => CL_Channel:inst12.ADC_IN[2]
adc[143] => CL_Channel:inst12.ADC_IN[3]
adc[144] => CL_Channel:inst12.ADC_IN[4]
adc[145] => CL_Channel:inst12.ADC_IN[5]
adc[146] => CL_Channel:inst12.ADC_IN[6]
adc[147] => CL_Channel:inst12.ADC_IN[7]
adc[148] => CL_Channel:inst12.ADC_IN[8]
adc[149] => CL_Channel:inst12.ADC_IN[9]
adc[150] => CL_Channel:inst12.ADC_IN[10]
adc[151] => CL_Channel:inst12.ADC_IN[11]
adc[152] => CL_Channel:inst12.ADC_IN[12]
adc[153] => CL_Channel:inst12.ADC_IN[13]
adc[154] => CL_Channel:inst13.ADC_IN[0]
adc[155] => CL_Channel:inst13.ADC_IN[1]
adc[156] => CL_Channel:inst13.ADC_IN[2]
adc[157] => CL_Channel:inst13.ADC_IN[3]
adc[158] => CL_Channel:inst13.ADC_IN[4]
adc[159] => CL_Channel:inst13.ADC_IN[5]
adc[160] => CL_Channel:inst13.ADC_IN[6]
adc[161] => CL_Channel:inst13.ADC_IN[7]
adc[162] => CL_Channel:inst13.ADC_IN[8]
adc[163] => CL_Channel:inst13.ADC_IN[9]
adc[164] => CL_Channel:inst13.ADC_IN[10]
adc[165] => CL_Channel:inst13.ADC_IN[11]
adc[166] => CL_Channel:inst13.ADC_IN[12]
adc[167] => CL_Channel:inst13.ADC_IN[13]
adc[168] => CL_Channel:inst14.ADC_IN[0]
adc[169] => CL_Channel:inst14.ADC_IN[1]
adc[170] => CL_Channel:inst14.ADC_IN[2]
adc[171] => CL_Channel:inst14.ADC_IN[3]
adc[172] => CL_Channel:inst14.ADC_IN[4]
adc[173] => CL_Channel:inst14.ADC_IN[5]
adc[174] => CL_Channel:inst14.ADC_IN[6]
adc[175] => CL_Channel:inst14.ADC_IN[7]
adc[176] => CL_Channel:inst14.ADC_IN[8]
adc[177] => CL_Channel:inst14.ADC_IN[9]
adc[178] => CL_Channel:inst14.ADC_IN[10]
adc[179] => CL_Channel:inst14.ADC_IN[11]
adc[180] => CL_Channel:inst14.ADC_IN[12]
adc[181] => CL_Channel:inst14.ADC_IN[13]
adc[182] => CL_Channel:inst15.ADC_IN[0]
adc[183] => CL_Channel:inst15.ADC_IN[1]
adc[184] => CL_Channel:inst15.ADC_IN[2]
adc[185] => CL_Channel:inst15.ADC_IN[3]
adc[186] => CL_Channel:inst15.ADC_IN[4]
adc[187] => CL_Channel:inst15.ADC_IN[5]
adc[188] => CL_Channel:inst15.ADC_IN[6]
adc[189] => CL_Channel:inst15.ADC_IN[7]
adc[190] => CL_Channel:inst15.ADC_IN[8]
adc[191] => CL_Channel:inst15.ADC_IN[9]
adc[192] => CL_Channel:inst15.ADC_IN[10]
adc[193] => CL_Channel:inst15.ADC_IN[11]
adc[194] => CL_Channel:inst15.ADC_IN[12]
adc[195] => CL_Channel:inst15.ADC_IN[13]
adc[196] => CL_Channel:inst16.ADC_IN[0]
adc[197] => CL_Channel:inst16.ADC_IN[1]
adc[198] => CL_Channel:inst16.ADC_IN[2]
adc[199] => CL_Channel:inst16.ADC_IN[3]
adc[200] => CL_Channel:inst16.ADC_IN[4]
adc[201] => CL_Channel:inst16.ADC_IN[5]
adc[202] => CL_Channel:inst16.ADC_IN[6]
adc[203] => CL_Channel:inst16.ADC_IN[7]
adc[204] => CL_Channel:inst16.ADC_IN[8]
adc[205] => CL_Channel:inst16.ADC_IN[9]
adc[206] => CL_Channel:inst16.ADC_IN[10]
adc[207] => CL_Channel:inst16.ADC_IN[11]
adc[208] => CL_Channel:inst16.ADC_IN[12]
adc[209] => CL_Channel:inst16.ADC_IN[13]
adc[210] => CL_Channel:inst17.ADC_IN[0]
adc[211] => CL_Channel:inst17.ADC_IN[1]
adc[212] => CL_Channel:inst17.ADC_IN[2]
adc[213] => CL_Channel:inst17.ADC_IN[3]
adc[214] => CL_Channel:inst17.ADC_IN[4]
adc[215] => CL_Channel:inst17.ADC_IN[5]
adc[216] => CL_Channel:inst17.ADC_IN[6]
adc[217] => CL_Channel:inst17.ADC_IN[7]
adc[218] => CL_Channel:inst17.ADC_IN[8]
adc[219] => CL_Channel:inst17.ADC_IN[9]
adc[220] => CL_Channel:inst17.ADC_IN[10]
adc[221] => CL_Channel:inst17.ADC_IN[11]
adc[222] => CL_Channel:inst17.ADC_IN[12]
adc[223] => CL_Channel:inst17.ADC_IN[13]
vme_control[0] => CL_Channel:inst1.TH[0]
vme_control[1] => CL_Channel:inst1.TH[1]
vme_control[2] => CL_Channel:inst1.TH[2]
vme_control[3] => CL_Channel:inst1.TH[3]
vme_control[4] => CL_Channel:inst1.TH[4]
vme_control[5] => CL_Channel:inst1.TH[5]
vme_control[6] => CL_Channel:inst1.TH[6]
vme_control[7] => CL_Channel:inst1.TH[7]
vme_control[8] => CL_Channel:inst1.TH[8]
vme_control[9] => CL_Channel:inst1.TH[9]
vme_control[10] => CL_Channel:inst1.TH[10]
vme_control[11] => CL_Channel:inst1.TH[11]
vme_control[12] => CL_Channel:inst1.TH[12]
vme_control[13] => CL_Channel:inst1.TH[13]
vme_control[14] => ~NO_FANOUT~
vme_control[15] => ~NO_FANOUT~
vme_control[16] => CL_Channel:inst3.TH[0]
vme_control[17] => CL_Channel:inst3.TH[1]
vme_control[18] => CL_Channel:inst3.TH[2]
vme_control[19] => CL_Channel:inst3.TH[3]
vme_control[20] => CL_Channel:inst3.TH[4]
vme_control[21] => CL_Channel:inst3.TH[5]
vme_control[22] => CL_Channel:inst3.TH[6]
vme_control[23] => CL_Channel:inst3.TH[7]
vme_control[24] => CL_Channel:inst3.TH[8]
vme_control[25] => CL_Channel:inst3.TH[9]
vme_control[26] => CL_Channel:inst3.TH[10]
vme_control[27] => CL_Channel:inst3.TH[11]
vme_control[28] => CL_Channel:inst3.TH[12]
vme_control[29] => CL_Channel:inst3.TH[13]
vme_control[30] => ~NO_FANOUT~
vme_control[31] => ~NO_FANOUT~
vme_control[32] => CL_Channel:inst4.TH[0]
vme_control[33] => CL_Channel:inst4.TH[1]
vme_control[34] => CL_Channel:inst4.TH[2]
vme_control[35] => CL_Channel:inst4.TH[3]
vme_control[36] => CL_Channel:inst4.TH[4]
vme_control[37] => CL_Channel:inst4.TH[5]
vme_control[38] => CL_Channel:inst4.TH[6]
vme_control[39] => CL_Channel:inst4.TH[7]
vme_control[40] => CL_Channel:inst4.TH[8]
vme_control[41] => CL_Channel:inst4.TH[9]
vme_control[42] => CL_Channel:inst4.TH[10]
vme_control[43] => CL_Channel:inst4.TH[11]
vme_control[44] => CL_Channel:inst4.TH[12]
vme_control[45] => CL_Channel:inst4.TH[13]
vme_control[46] => ~NO_FANOUT~
vme_control[47] => ~NO_FANOUT~
vme_control[48] => CL_Channel:inst5.TH[0]
vme_control[49] => CL_Channel:inst5.TH[1]
vme_control[50] => CL_Channel:inst5.TH[2]
vme_control[51] => CL_Channel:inst5.TH[3]
vme_control[52] => CL_Channel:inst5.TH[4]
vme_control[53] => CL_Channel:inst5.TH[5]
vme_control[54] => CL_Channel:inst5.TH[6]
vme_control[55] => CL_Channel:inst5.TH[7]
vme_control[56] => CL_Channel:inst5.TH[8]
vme_control[57] => CL_Channel:inst5.TH[9]
vme_control[58] => CL_Channel:inst5.TH[10]
vme_control[59] => CL_Channel:inst5.TH[11]
vme_control[60] => CL_Channel:inst5.TH[12]
vme_control[61] => CL_Channel:inst5.TH[13]
vme_control[62] => ~NO_FANOUT~
vme_control[63] => ~NO_FANOUT~
vme_control[64] => CL_Channel:inst6.TH[0]
vme_control[65] => CL_Channel:inst6.TH[1]
vme_control[66] => CL_Channel:inst6.TH[2]
vme_control[67] => CL_Channel:inst6.TH[3]
vme_control[68] => CL_Channel:inst6.TH[4]
vme_control[69] => CL_Channel:inst6.TH[5]
vme_control[70] => CL_Channel:inst6.TH[6]
vme_control[71] => CL_Channel:inst6.TH[7]
vme_control[72] => CL_Channel:inst6.TH[8]
vme_control[73] => CL_Channel:inst6.TH[9]
vme_control[74] => CL_Channel:inst6.TH[10]
vme_control[75] => CL_Channel:inst6.TH[11]
vme_control[76] => CL_Channel:inst6.TH[12]
vme_control[77] => CL_Channel:inst6.TH[13]
vme_control[78] => ~NO_FANOUT~
vme_control[79] => ~NO_FANOUT~
vme_control[80] => CL_Channel:inst7.TH[0]
vme_control[81] => CL_Channel:inst7.TH[1]
vme_control[82] => CL_Channel:inst7.TH[2]
vme_control[83] => CL_Channel:inst7.TH[3]
vme_control[84] => CL_Channel:inst7.TH[4]
vme_control[85] => CL_Channel:inst7.TH[5]
vme_control[86] => CL_Channel:inst7.TH[6]
vme_control[87] => CL_Channel:inst7.TH[7]
vme_control[88] => CL_Channel:inst7.TH[8]
vme_control[89] => CL_Channel:inst7.TH[9]
vme_control[90] => CL_Channel:inst7.TH[10]
vme_control[91] => CL_Channel:inst7.TH[11]
vme_control[92] => CL_Channel:inst7.TH[12]
vme_control[93] => CL_Channel:inst7.TH[13]
vme_control[94] => ~NO_FANOUT~
vme_control[95] => ~NO_FANOUT~
vme_control[96] => CL_Channel:inst8.TH[0]
vme_control[97] => CL_Channel:inst8.TH[1]
vme_control[98] => CL_Channel:inst8.TH[2]
vme_control[99] => CL_Channel:inst8.TH[3]
vme_control[100] => CL_Channel:inst8.TH[4]
vme_control[101] => CL_Channel:inst8.TH[5]
vme_control[102] => CL_Channel:inst8.TH[6]
vme_control[103] => CL_Channel:inst8.TH[7]
vme_control[104] => CL_Channel:inst8.TH[8]
vme_control[105] => CL_Channel:inst8.TH[9]
vme_control[106] => CL_Channel:inst8.TH[10]
vme_control[107] => CL_Channel:inst8.TH[11]
vme_control[108] => CL_Channel:inst8.TH[12]
vme_control[109] => CL_Channel:inst8.TH[13]
vme_control[110] => ~NO_FANOUT~
vme_control[111] => ~NO_FANOUT~
vme_control[112] => CL_Channel:inst9.TH[0]
vme_control[113] => CL_Channel:inst9.TH[1]
vme_control[114] => CL_Channel:inst9.TH[2]
vme_control[115] => CL_Channel:inst9.TH[3]
vme_control[116] => CL_Channel:inst9.TH[4]
vme_control[117] => CL_Channel:inst9.TH[5]
vme_control[118] => CL_Channel:inst9.TH[6]
vme_control[119] => CL_Channel:inst9.TH[7]
vme_control[120] => CL_Channel:inst9.TH[8]
vme_control[121] => CL_Channel:inst9.TH[9]
vme_control[122] => CL_Channel:inst9.TH[10]
vme_control[123] => CL_Channel:inst9.TH[11]
vme_control[124] => CL_Channel:inst9.TH[12]
vme_control[125] => CL_Channel:inst9.TH[13]
vme_control[126] => ~NO_FANOUT~
vme_control[127] => ~NO_FANOUT~
vme_control[128] => CL_Channel:inst10.TH[0]
vme_control[129] => CL_Channel:inst10.TH[1]
vme_control[130] => CL_Channel:inst10.TH[2]
vme_control[131] => CL_Channel:inst10.TH[3]
vme_control[132] => CL_Channel:inst10.TH[4]
vme_control[133] => CL_Channel:inst10.TH[5]
vme_control[134] => CL_Channel:inst10.TH[6]
vme_control[135] => CL_Channel:inst10.TH[7]
vme_control[136] => CL_Channel:inst10.TH[8]
vme_control[137] => CL_Channel:inst10.TH[9]
vme_control[138] => CL_Channel:inst10.TH[10]
vme_control[139] => CL_Channel:inst10.TH[11]
vme_control[140] => CL_Channel:inst10.TH[12]
vme_control[141] => CL_Channel:inst10.TH[13]
vme_control[142] => ~NO_FANOUT~
vme_control[143] => ~NO_FANOUT~
vme_control[144] => CL_Channel:inst11.TH[0]
vme_control[145] => CL_Channel:inst11.TH[1]
vme_control[146] => CL_Channel:inst11.TH[2]
vme_control[147] => CL_Channel:inst11.TH[3]
vme_control[148] => CL_Channel:inst11.TH[4]
vme_control[149] => CL_Channel:inst11.TH[5]
vme_control[150] => CL_Channel:inst11.TH[6]
vme_control[151] => CL_Channel:inst11.TH[7]
vme_control[152] => CL_Channel:inst11.TH[8]
vme_control[153] => CL_Channel:inst11.TH[9]
vme_control[154] => CL_Channel:inst11.TH[10]
vme_control[155] => CL_Channel:inst11.TH[11]
vme_control[156] => CL_Channel:inst11.TH[12]
vme_control[157] => CL_Channel:inst11.TH[13]
vme_control[158] => ~NO_FANOUT~
vme_control[159] => ~NO_FANOUT~
vme_control[160] => CL_Channel:inst12.TH[0]
vme_control[161] => CL_Channel:inst12.TH[1]
vme_control[162] => CL_Channel:inst12.TH[2]
vme_control[163] => CL_Channel:inst12.TH[3]
vme_control[164] => CL_Channel:inst12.TH[4]
vme_control[165] => CL_Channel:inst12.TH[5]
vme_control[166] => CL_Channel:inst12.TH[6]
vme_control[167] => CL_Channel:inst12.TH[7]
vme_control[168] => CL_Channel:inst12.TH[8]
vme_control[169] => CL_Channel:inst12.TH[9]
vme_control[170] => CL_Channel:inst12.TH[10]
vme_control[171] => CL_Channel:inst12.TH[11]
vme_control[172] => CL_Channel:inst12.TH[12]
vme_control[173] => CL_Channel:inst12.TH[13]
vme_control[174] => ~NO_FANOUT~
vme_control[175] => ~NO_FANOUT~
vme_control[176] => CL_Channel:inst13.TH[0]
vme_control[177] => CL_Channel:inst13.TH[1]
vme_control[178] => CL_Channel:inst13.TH[2]
vme_control[179] => CL_Channel:inst13.TH[3]
vme_control[180] => CL_Channel:inst13.TH[4]
vme_control[181] => CL_Channel:inst13.TH[5]
vme_control[182] => CL_Channel:inst13.TH[6]
vme_control[183] => CL_Channel:inst13.TH[7]
vme_control[184] => CL_Channel:inst13.TH[8]
vme_control[185] => CL_Channel:inst13.TH[9]
vme_control[186] => CL_Channel:inst13.TH[10]
vme_control[187] => CL_Channel:inst13.TH[11]
vme_control[188] => CL_Channel:inst13.TH[12]
vme_control[189] => CL_Channel:inst13.TH[13]
vme_control[190] => ~NO_FANOUT~
vme_control[191] => ~NO_FANOUT~
vme_control[192] => CL_Channel:inst14.TH[0]
vme_control[193] => CL_Channel:inst14.TH[1]
vme_control[194] => CL_Channel:inst14.TH[2]
vme_control[195] => CL_Channel:inst14.TH[3]
vme_control[196] => CL_Channel:inst14.TH[4]
vme_control[197] => CL_Channel:inst14.TH[5]
vme_control[198] => CL_Channel:inst14.TH[6]
vme_control[199] => CL_Channel:inst14.TH[7]
vme_control[200] => CL_Channel:inst14.TH[8]
vme_control[201] => CL_Channel:inst14.TH[9]
vme_control[202] => CL_Channel:inst14.TH[10]
vme_control[203] => CL_Channel:inst14.TH[11]
vme_control[204] => CL_Channel:inst14.TH[12]
vme_control[205] => CL_Channel:inst14.TH[13]
vme_control[206] => ~NO_FANOUT~
vme_control[207] => ~NO_FANOUT~
vme_control[208] => CL_Channel:inst15.TH[0]
vme_control[209] => CL_Channel:inst15.TH[1]
vme_control[210] => CL_Channel:inst15.TH[2]
vme_control[211] => CL_Channel:inst15.TH[3]
vme_control[212] => CL_Channel:inst15.TH[4]
vme_control[213] => CL_Channel:inst15.TH[5]
vme_control[214] => CL_Channel:inst15.TH[6]
vme_control[215] => CL_Channel:inst15.TH[7]
vme_control[216] => CL_Channel:inst15.TH[8]
vme_control[217] => CL_Channel:inst15.TH[9]
vme_control[218] => CL_Channel:inst15.TH[10]
vme_control[219] => CL_Channel:inst15.TH[11]
vme_control[220] => CL_Channel:inst15.TH[12]
vme_control[221] => CL_Channel:inst15.TH[13]
vme_control[222] => ~NO_FANOUT~
vme_control[223] => ~NO_FANOUT~
vme_control[224] => CL_Channel:inst16.TH[0]
vme_control[225] => CL_Channel:inst16.TH[1]
vme_control[226] => CL_Channel:inst16.TH[2]
vme_control[227] => CL_Channel:inst16.TH[3]
vme_control[228] => CL_Channel:inst16.TH[4]
vme_control[229] => CL_Channel:inst16.TH[5]
vme_control[230] => CL_Channel:inst16.TH[6]
vme_control[231] => CL_Channel:inst16.TH[7]
vme_control[232] => CL_Channel:inst16.TH[8]
vme_control[233] => CL_Channel:inst16.TH[9]
vme_control[234] => CL_Channel:inst16.TH[10]
vme_control[235] => CL_Channel:inst16.TH[11]
vme_control[236] => CL_Channel:inst16.TH[12]
vme_control[237] => CL_Channel:inst16.TH[13]
vme_control[238] => ~NO_FANOUT~
vme_control[239] => ~NO_FANOUT~
vme_control[240] => CL_Channel:inst17.TH[0]
vme_control[241] => CL_Channel:inst17.TH[1]
vme_control[242] => CL_Channel:inst17.TH[2]
vme_control[243] => CL_Channel:inst17.TH[3]
vme_control[244] => CL_Channel:inst17.TH[4]
vme_control[245] => CL_Channel:inst17.TH[5]
vme_control[246] => CL_Channel:inst17.TH[6]
vme_control[247] => CL_Channel:inst17.TH[7]
vme_control[248] => CL_Channel:inst17.TH[8]
vme_control[249] => CL_Channel:inst17.TH[9]
vme_control[250] => CL_Channel:inst17.TH[10]
vme_control[251] => CL_Channel:inst17.TH[11]
vme_control[252] => CL_Channel:inst17.TH[12]
vme_control[253] => CL_Channel:inst17.TH[13]
vme_control[254] => ~NO_FANOUT~
vme_control[255] => ~NO_FANOUT~


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_DFF_16:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_DFF_16:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1
OUT <= inst81.DB_MAX_OUTPUT_PORT_TYPE
ADC_IN[0] => PS_Compare_14:inst12.dataa[0]
ADC_IN[1] => PS_Compare_14:inst12.dataa[1]
ADC_IN[2] => PS_Compare_14:inst12.dataa[2]
ADC_IN[3] => PS_Compare_14:inst12.dataa[3]
ADC_IN[4] => PS_Compare_14:inst12.dataa[4]
ADC_IN[5] => PS_Compare_14:inst12.dataa[5]
ADC_IN[6] => PS_Compare_14:inst12.dataa[6]
ADC_IN[7] => PS_Compare_14:inst12.dataa[7]
ADC_IN[8] => PS_Compare_14:inst12.dataa[8]
ADC_IN[9] => PS_Compare_14:inst12.dataa[9]
ADC_IN[10] => PS_Compare_14:inst12.dataa[10]
ADC_IN[11] => PS_Compare_14:inst12.dataa[11]
ADC_IN[12] => PS_Compare_14:inst12.dataa[12]
ADC_IN[13] => PS_Compare_14:inst12.dataa[13]
TH[0] => PS_Compare_14:inst12.datab[0]
TH[1] => PS_Compare_14:inst12.datab[1]
TH[2] => PS_Compare_14:inst12.datab[2]
TH[3] => PS_Compare_14:inst12.datab[3]
TH[4] => PS_Compare_14:inst12.datab[4]
TH[5] => PS_Compare_14:inst12.datab[5]
TH[6] => PS_Compare_14:inst12.datab[6]
TH[7] => PS_Compare_14:inst12.datab[7]
TH[8] => PS_Compare_14:inst12.datab[8]
TH[9] => PS_Compare_14:inst12.datab[9]
TH[10] => PS_Compare_14:inst12.datab[10]
TH[11] => PS_Compare_14:inst12.datab[11]
TH[12] => PS_Compare_14:inst12.datab[12]
TH[13] => PS_Compare_14:inst12.datab[13]
clock => PS_DFF_1:inst14.clock
clock => PS_DFF_1:inst15.clock
clock => PS_DFF_1:inst16.clock
clock => PS_DFF_1:inst17.clock
clock => PS_DFF_1:inst18.clock
clock => PS_DFF_1:inst19.clock
clock => PS_DFF_1:inst20.clock
clock => PS_DFF_1:inst21.clock
clock => PS_DFF_1:inst46.clock
clock => PS_DFF_1:inst47.clock
clock => PS_DFF_1:inst48.clock
clock => PS_DFF_1:inst49.clock
clock => PS_DFF_1:inst50.clock
clock => PS_DFF_1:inst51.clock
clock => PS_DFF_1:inst52.clock
clock => PS_DFF_1:inst53.clock
clock => PS_DFF_1:inst22.clock
clock => PS_DFF_1:inst23.clock
clock => PS_DFF_1:inst24.clock
clock => PS_DFF_1:inst25.clock
clock => PS_DFF_1:inst26.clock
clock => PS_DFF_1:inst27.clock
clock => PS_DFF_1:inst28.clock
clock => PS_DFF_1:inst29.clock
clock => PS_DFF_1:inst55.clock
clock => PS_DFF_1:inst56.clock
clock => PS_DFF_1:inst57.clock
clock => PS_DFF_1:inst58.clock
clock => PS_DFF_1:inst59.clock
clock => PS_DFF_1:inst60.clock
clock => PS_DFF_1:inst61.clock
clock => PS_DFF_1:inst62.clock
clock => PS_DFF_1:inst30.clock
clock => PS_DFF_1:inst31.clock
clock => PS_DFF_1:inst32.clock
clock => PS_DFF_1:inst33.clock
clock => PS_DFF_1:inst34.clock
clock => PS_DFF_1:inst35.clock
clock => PS_DFF_1:inst36.clock
clock => PS_DFF_1:inst37.clock
clock => PS_DFF_1:inst64.clock
clock => PS_DFF_1:inst65.clock
clock => PS_DFF_1:inst66.clock
clock => PS_DFF_1:inst67.clock
clock => PS_DFF_1:inst68.clock
clock => PS_DFF_1:inst69.clock
clock => PS_DFF_1:inst70.clock
clock => PS_DFF_1:inst71.clock
clock => PS_DFF_1:inst38.clock
clock => PS_DFF_1:inst39.clock
clock => PS_DFF_1:inst40.clock
clock => PS_DFF_1:inst41.clock
clock => PS_DFF_1:inst42.clock
clock => PS_DFF_1:inst43.clock
clock => PS_DFF_1:inst44.clock
clock => PS_DFF_1:inst45.clock
clock => PS_DFF_1:inst73.clock
clock => PS_DFF_1:inst74.clock
clock => PS_DFF_1:inst75.clock
clock => PS_DFF_1:inst76.clock
clock => PS_DFF_1:inst77.clock
clock => PS_DFF_1:inst78.clock
clock => PS_DFF_1:inst79.clock
clock => PS_DFF_1:inst80.clock


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst64
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst64|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst37
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst37|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst36
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst36|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst35
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst35|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst34
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst34|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst33
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst33|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst32
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst32|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst31
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst31|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst30
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst30|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst62
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst62|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst61
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst61|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst60
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst60|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst59
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst59|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst58
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst58|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst57
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst57|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst56
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst56|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst55
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst55|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst29
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst29|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst28
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst28|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst27
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst27|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst26
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst26|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst25
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst25|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst24
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst24|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst23
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst23|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst22
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst22|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst53
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst53|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst52
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst52|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst51
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst51|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst50
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst50|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst49
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst49|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst48
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst48|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst47
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst47|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst46
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst46|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst21
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst21|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst20
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst20|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst19
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst19|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst18
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst18|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst17
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst17|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst16
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst16|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst15
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst14
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst14|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_Compare_14:inst12
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
dataa[11] => lpm_compare:lpm_compare_component.dataa[11]
dataa[12] => lpm_compare:lpm_compare_component.dataa[12]
dataa[13] => lpm_compare:lpm_compare_component.dataa[13]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
datab[11] => lpm_compare:lpm_compare_component.datab[11]
datab[12] => lpm_compare:lpm_compare_component.datab[12]
datab[13] => lpm_compare:lpm_compare_component.datab[13]
AgB <= lpm_compare:lpm_compare_component.AgB


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_Compare_14:inst12|lpm_compare:lpm_compare_component
dataa[0] => cmpr_4kg:auto_generated.dataa[0]
dataa[1] => cmpr_4kg:auto_generated.dataa[1]
dataa[2] => cmpr_4kg:auto_generated.dataa[2]
dataa[3] => cmpr_4kg:auto_generated.dataa[3]
dataa[4] => cmpr_4kg:auto_generated.dataa[4]
dataa[5] => cmpr_4kg:auto_generated.dataa[5]
dataa[6] => cmpr_4kg:auto_generated.dataa[6]
dataa[7] => cmpr_4kg:auto_generated.dataa[7]
dataa[8] => cmpr_4kg:auto_generated.dataa[8]
dataa[9] => cmpr_4kg:auto_generated.dataa[9]
dataa[10] => cmpr_4kg:auto_generated.dataa[10]
dataa[11] => cmpr_4kg:auto_generated.dataa[11]
dataa[12] => cmpr_4kg:auto_generated.dataa[12]
dataa[13] => cmpr_4kg:auto_generated.dataa[13]
datab[0] => cmpr_4kg:auto_generated.datab[0]
datab[1] => cmpr_4kg:auto_generated.datab[1]
datab[2] => cmpr_4kg:auto_generated.datab[2]
datab[3] => cmpr_4kg:auto_generated.datab[3]
datab[4] => cmpr_4kg:auto_generated.datab[4]
datab[5] => cmpr_4kg:auto_generated.datab[5]
datab[6] => cmpr_4kg:auto_generated.datab[6]
datab[7] => cmpr_4kg:auto_generated.datab[7]
datab[8] => cmpr_4kg:auto_generated.datab[8]
datab[9] => cmpr_4kg:auto_generated.datab[9]
datab[10] => cmpr_4kg:auto_generated.datab[10]
datab[11] => cmpr_4kg:auto_generated.datab[11]
datab[12] => cmpr_4kg:auto_generated.datab[12]
datab[13] => cmpr_4kg:auto_generated.datab[13]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_4kg:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_Compare_14:inst12|lpm_compare:lpm_compare_component|cmpr_4kg:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN28
dataa[1] => op_1.IN26
dataa[2] => op_1.IN24
dataa[3] => op_1.IN22
dataa[4] => op_1.IN20
dataa[5] => op_1.IN18
dataa[6] => op_1.IN16
dataa[7] => op_1.IN14
dataa[8] => op_1.IN12
dataa[9] => op_1.IN10
dataa[10] => op_1.IN8
dataa[11] => op_1.IN6
dataa[12] => op_1.IN4
dataa[13] => op_1.IN2
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
datab[13] => op_1.IN1


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst66
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst66|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst65
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst65|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst67
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst67|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst69
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst69|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst68
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst68|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst70
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst70|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst71
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst71|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst73
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst73|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst45
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst45|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst44
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst44|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst43
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst43|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst42
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst42|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst41
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst41|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst40
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst40|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst39
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst39|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst38
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst38|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst75
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst75|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst74
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst74|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst76
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst76|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst78
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst78|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst77
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst77|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst79
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst79|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst80
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst1|PS_DFF_1:inst80|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3
OUT <= inst81.DB_MAX_OUTPUT_PORT_TYPE
ADC_IN[0] => PS_Compare_14:inst12.dataa[0]
ADC_IN[1] => PS_Compare_14:inst12.dataa[1]
ADC_IN[2] => PS_Compare_14:inst12.dataa[2]
ADC_IN[3] => PS_Compare_14:inst12.dataa[3]
ADC_IN[4] => PS_Compare_14:inst12.dataa[4]
ADC_IN[5] => PS_Compare_14:inst12.dataa[5]
ADC_IN[6] => PS_Compare_14:inst12.dataa[6]
ADC_IN[7] => PS_Compare_14:inst12.dataa[7]
ADC_IN[8] => PS_Compare_14:inst12.dataa[8]
ADC_IN[9] => PS_Compare_14:inst12.dataa[9]
ADC_IN[10] => PS_Compare_14:inst12.dataa[10]
ADC_IN[11] => PS_Compare_14:inst12.dataa[11]
ADC_IN[12] => PS_Compare_14:inst12.dataa[12]
ADC_IN[13] => PS_Compare_14:inst12.dataa[13]
TH[0] => PS_Compare_14:inst12.datab[0]
TH[1] => PS_Compare_14:inst12.datab[1]
TH[2] => PS_Compare_14:inst12.datab[2]
TH[3] => PS_Compare_14:inst12.datab[3]
TH[4] => PS_Compare_14:inst12.datab[4]
TH[5] => PS_Compare_14:inst12.datab[5]
TH[6] => PS_Compare_14:inst12.datab[6]
TH[7] => PS_Compare_14:inst12.datab[7]
TH[8] => PS_Compare_14:inst12.datab[8]
TH[9] => PS_Compare_14:inst12.datab[9]
TH[10] => PS_Compare_14:inst12.datab[10]
TH[11] => PS_Compare_14:inst12.datab[11]
TH[12] => PS_Compare_14:inst12.datab[12]
TH[13] => PS_Compare_14:inst12.datab[13]
clock => PS_DFF_1:inst14.clock
clock => PS_DFF_1:inst15.clock
clock => PS_DFF_1:inst16.clock
clock => PS_DFF_1:inst17.clock
clock => PS_DFF_1:inst18.clock
clock => PS_DFF_1:inst19.clock
clock => PS_DFF_1:inst20.clock
clock => PS_DFF_1:inst21.clock
clock => PS_DFF_1:inst46.clock
clock => PS_DFF_1:inst47.clock
clock => PS_DFF_1:inst48.clock
clock => PS_DFF_1:inst49.clock
clock => PS_DFF_1:inst50.clock
clock => PS_DFF_1:inst51.clock
clock => PS_DFF_1:inst52.clock
clock => PS_DFF_1:inst53.clock
clock => PS_DFF_1:inst22.clock
clock => PS_DFF_1:inst23.clock
clock => PS_DFF_1:inst24.clock
clock => PS_DFF_1:inst25.clock
clock => PS_DFF_1:inst26.clock
clock => PS_DFF_1:inst27.clock
clock => PS_DFF_1:inst28.clock
clock => PS_DFF_1:inst29.clock
clock => PS_DFF_1:inst55.clock
clock => PS_DFF_1:inst56.clock
clock => PS_DFF_1:inst57.clock
clock => PS_DFF_1:inst58.clock
clock => PS_DFF_1:inst59.clock
clock => PS_DFF_1:inst60.clock
clock => PS_DFF_1:inst61.clock
clock => PS_DFF_1:inst62.clock
clock => PS_DFF_1:inst30.clock
clock => PS_DFF_1:inst31.clock
clock => PS_DFF_1:inst32.clock
clock => PS_DFF_1:inst33.clock
clock => PS_DFF_1:inst34.clock
clock => PS_DFF_1:inst35.clock
clock => PS_DFF_1:inst36.clock
clock => PS_DFF_1:inst37.clock
clock => PS_DFF_1:inst64.clock
clock => PS_DFF_1:inst65.clock
clock => PS_DFF_1:inst66.clock
clock => PS_DFF_1:inst67.clock
clock => PS_DFF_1:inst68.clock
clock => PS_DFF_1:inst69.clock
clock => PS_DFF_1:inst70.clock
clock => PS_DFF_1:inst71.clock
clock => PS_DFF_1:inst38.clock
clock => PS_DFF_1:inst39.clock
clock => PS_DFF_1:inst40.clock
clock => PS_DFF_1:inst41.clock
clock => PS_DFF_1:inst42.clock
clock => PS_DFF_1:inst43.clock
clock => PS_DFF_1:inst44.clock
clock => PS_DFF_1:inst45.clock
clock => PS_DFF_1:inst73.clock
clock => PS_DFF_1:inst74.clock
clock => PS_DFF_1:inst75.clock
clock => PS_DFF_1:inst76.clock
clock => PS_DFF_1:inst77.clock
clock => PS_DFF_1:inst78.clock
clock => PS_DFF_1:inst79.clock
clock => PS_DFF_1:inst80.clock


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst64
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst64|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst37
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst37|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst36
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst36|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst35
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst35|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst34
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst34|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst33
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst33|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst32
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst32|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst31
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst31|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst30
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst30|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst62
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst62|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst61
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst61|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst60
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst60|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst59
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst59|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst58
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst58|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst57
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst57|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst56
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst56|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst55
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst55|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst29
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst29|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst28
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst28|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst27
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst27|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst26
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst26|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst25
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst25|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst24
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst24|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst23
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst23|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst22
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst22|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst53
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst53|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst52
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst52|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst51
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst51|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst50
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst50|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst49
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst49|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst48
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst48|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst47
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst47|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst46
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst46|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst21
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst21|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst20
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst20|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst19
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst19|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst18
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst18|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst17
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst17|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst16
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst16|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst15
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst14
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst14|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_Compare_14:inst12
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
dataa[11] => lpm_compare:lpm_compare_component.dataa[11]
dataa[12] => lpm_compare:lpm_compare_component.dataa[12]
dataa[13] => lpm_compare:lpm_compare_component.dataa[13]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
datab[11] => lpm_compare:lpm_compare_component.datab[11]
datab[12] => lpm_compare:lpm_compare_component.datab[12]
datab[13] => lpm_compare:lpm_compare_component.datab[13]
AgB <= lpm_compare:lpm_compare_component.AgB


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_Compare_14:inst12|lpm_compare:lpm_compare_component
dataa[0] => cmpr_4kg:auto_generated.dataa[0]
dataa[1] => cmpr_4kg:auto_generated.dataa[1]
dataa[2] => cmpr_4kg:auto_generated.dataa[2]
dataa[3] => cmpr_4kg:auto_generated.dataa[3]
dataa[4] => cmpr_4kg:auto_generated.dataa[4]
dataa[5] => cmpr_4kg:auto_generated.dataa[5]
dataa[6] => cmpr_4kg:auto_generated.dataa[6]
dataa[7] => cmpr_4kg:auto_generated.dataa[7]
dataa[8] => cmpr_4kg:auto_generated.dataa[8]
dataa[9] => cmpr_4kg:auto_generated.dataa[9]
dataa[10] => cmpr_4kg:auto_generated.dataa[10]
dataa[11] => cmpr_4kg:auto_generated.dataa[11]
dataa[12] => cmpr_4kg:auto_generated.dataa[12]
dataa[13] => cmpr_4kg:auto_generated.dataa[13]
datab[0] => cmpr_4kg:auto_generated.datab[0]
datab[1] => cmpr_4kg:auto_generated.datab[1]
datab[2] => cmpr_4kg:auto_generated.datab[2]
datab[3] => cmpr_4kg:auto_generated.datab[3]
datab[4] => cmpr_4kg:auto_generated.datab[4]
datab[5] => cmpr_4kg:auto_generated.datab[5]
datab[6] => cmpr_4kg:auto_generated.datab[6]
datab[7] => cmpr_4kg:auto_generated.datab[7]
datab[8] => cmpr_4kg:auto_generated.datab[8]
datab[9] => cmpr_4kg:auto_generated.datab[9]
datab[10] => cmpr_4kg:auto_generated.datab[10]
datab[11] => cmpr_4kg:auto_generated.datab[11]
datab[12] => cmpr_4kg:auto_generated.datab[12]
datab[13] => cmpr_4kg:auto_generated.datab[13]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_4kg:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_Compare_14:inst12|lpm_compare:lpm_compare_component|cmpr_4kg:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN28
dataa[1] => op_1.IN26
dataa[2] => op_1.IN24
dataa[3] => op_1.IN22
dataa[4] => op_1.IN20
dataa[5] => op_1.IN18
dataa[6] => op_1.IN16
dataa[7] => op_1.IN14
dataa[8] => op_1.IN12
dataa[9] => op_1.IN10
dataa[10] => op_1.IN8
dataa[11] => op_1.IN6
dataa[12] => op_1.IN4
dataa[13] => op_1.IN2
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
datab[13] => op_1.IN1


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst66
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst66|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst65
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst65|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst67
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst67|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst69
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst69|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst68
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst68|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst70
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst70|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst71
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst71|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst73
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst73|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst45
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst45|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst44
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst44|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst43
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst43|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst42
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst42|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst41
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst41|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst40
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst40|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst39
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst39|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst38
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst38|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst75
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst75|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst74
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst74|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst76
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst76|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst78
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst78|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst77
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst77|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst79
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst79|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst80
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst3|PS_DFF_1:inst80|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4
OUT <= inst81.DB_MAX_OUTPUT_PORT_TYPE
ADC_IN[0] => PS_Compare_14:inst12.dataa[0]
ADC_IN[1] => PS_Compare_14:inst12.dataa[1]
ADC_IN[2] => PS_Compare_14:inst12.dataa[2]
ADC_IN[3] => PS_Compare_14:inst12.dataa[3]
ADC_IN[4] => PS_Compare_14:inst12.dataa[4]
ADC_IN[5] => PS_Compare_14:inst12.dataa[5]
ADC_IN[6] => PS_Compare_14:inst12.dataa[6]
ADC_IN[7] => PS_Compare_14:inst12.dataa[7]
ADC_IN[8] => PS_Compare_14:inst12.dataa[8]
ADC_IN[9] => PS_Compare_14:inst12.dataa[9]
ADC_IN[10] => PS_Compare_14:inst12.dataa[10]
ADC_IN[11] => PS_Compare_14:inst12.dataa[11]
ADC_IN[12] => PS_Compare_14:inst12.dataa[12]
ADC_IN[13] => PS_Compare_14:inst12.dataa[13]
TH[0] => PS_Compare_14:inst12.datab[0]
TH[1] => PS_Compare_14:inst12.datab[1]
TH[2] => PS_Compare_14:inst12.datab[2]
TH[3] => PS_Compare_14:inst12.datab[3]
TH[4] => PS_Compare_14:inst12.datab[4]
TH[5] => PS_Compare_14:inst12.datab[5]
TH[6] => PS_Compare_14:inst12.datab[6]
TH[7] => PS_Compare_14:inst12.datab[7]
TH[8] => PS_Compare_14:inst12.datab[8]
TH[9] => PS_Compare_14:inst12.datab[9]
TH[10] => PS_Compare_14:inst12.datab[10]
TH[11] => PS_Compare_14:inst12.datab[11]
TH[12] => PS_Compare_14:inst12.datab[12]
TH[13] => PS_Compare_14:inst12.datab[13]
clock => PS_DFF_1:inst14.clock
clock => PS_DFF_1:inst15.clock
clock => PS_DFF_1:inst16.clock
clock => PS_DFF_1:inst17.clock
clock => PS_DFF_1:inst18.clock
clock => PS_DFF_1:inst19.clock
clock => PS_DFF_1:inst20.clock
clock => PS_DFF_1:inst21.clock
clock => PS_DFF_1:inst46.clock
clock => PS_DFF_1:inst47.clock
clock => PS_DFF_1:inst48.clock
clock => PS_DFF_1:inst49.clock
clock => PS_DFF_1:inst50.clock
clock => PS_DFF_1:inst51.clock
clock => PS_DFF_1:inst52.clock
clock => PS_DFF_1:inst53.clock
clock => PS_DFF_1:inst22.clock
clock => PS_DFF_1:inst23.clock
clock => PS_DFF_1:inst24.clock
clock => PS_DFF_1:inst25.clock
clock => PS_DFF_1:inst26.clock
clock => PS_DFF_1:inst27.clock
clock => PS_DFF_1:inst28.clock
clock => PS_DFF_1:inst29.clock
clock => PS_DFF_1:inst55.clock
clock => PS_DFF_1:inst56.clock
clock => PS_DFF_1:inst57.clock
clock => PS_DFF_1:inst58.clock
clock => PS_DFF_1:inst59.clock
clock => PS_DFF_1:inst60.clock
clock => PS_DFF_1:inst61.clock
clock => PS_DFF_1:inst62.clock
clock => PS_DFF_1:inst30.clock
clock => PS_DFF_1:inst31.clock
clock => PS_DFF_1:inst32.clock
clock => PS_DFF_1:inst33.clock
clock => PS_DFF_1:inst34.clock
clock => PS_DFF_1:inst35.clock
clock => PS_DFF_1:inst36.clock
clock => PS_DFF_1:inst37.clock
clock => PS_DFF_1:inst64.clock
clock => PS_DFF_1:inst65.clock
clock => PS_DFF_1:inst66.clock
clock => PS_DFF_1:inst67.clock
clock => PS_DFF_1:inst68.clock
clock => PS_DFF_1:inst69.clock
clock => PS_DFF_1:inst70.clock
clock => PS_DFF_1:inst71.clock
clock => PS_DFF_1:inst38.clock
clock => PS_DFF_1:inst39.clock
clock => PS_DFF_1:inst40.clock
clock => PS_DFF_1:inst41.clock
clock => PS_DFF_1:inst42.clock
clock => PS_DFF_1:inst43.clock
clock => PS_DFF_1:inst44.clock
clock => PS_DFF_1:inst45.clock
clock => PS_DFF_1:inst73.clock
clock => PS_DFF_1:inst74.clock
clock => PS_DFF_1:inst75.clock
clock => PS_DFF_1:inst76.clock
clock => PS_DFF_1:inst77.clock
clock => PS_DFF_1:inst78.clock
clock => PS_DFF_1:inst79.clock
clock => PS_DFF_1:inst80.clock


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst64
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst64|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst37
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst37|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst36
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst36|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst35
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst35|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst34
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst34|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst33
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst33|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst32
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst32|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst31
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst31|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst30
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst30|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst62
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst62|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst61
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst61|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst60
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst60|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst59
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst59|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst58
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst58|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst57
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst57|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst56
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst56|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst55
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst55|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst29
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst29|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst28
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst28|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst27
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst27|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst26
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst26|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst25
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst25|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst24
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst24|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst23
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst23|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst22
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst22|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst53
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst53|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst52
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst52|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst51
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst51|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst50
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst50|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst49
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst49|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst48
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst48|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst47
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst47|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst46
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst46|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst21
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst21|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst20
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst20|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst19
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst19|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst18
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst18|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst17
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst17|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst16
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst16|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst15
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst14
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst14|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_Compare_14:inst12
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
dataa[11] => lpm_compare:lpm_compare_component.dataa[11]
dataa[12] => lpm_compare:lpm_compare_component.dataa[12]
dataa[13] => lpm_compare:lpm_compare_component.dataa[13]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
datab[11] => lpm_compare:lpm_compare_component.datab[11]
datab[12] => lpm_compare:lpm_compare_component.datab[12]
datab[13] => lpm_compare:lpm_compare_component.datab[13]
AgB <= lpm_compare:lpm_compare_component.AgB


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_Compare_14:inst12|lpm_compare:lpm_compare_component
dataa[0] => cmpr_4kg:auto_generated.dataa[0]
dataa[1] => cmpr_4kg:auto_generated.dataa[1]
dataa[2] => cmpr_4kg:auto_generated.dataa[2]
dataa[3] => cmpr_4kg:auto_generated.dataa[3]
dataa[4] => cmpr_4kg:auto_generated.dataa[4]
dataa[5] => cmpr_4kg:auto_generated.dataa[5]
dataa[6] => cmpr_4kg:auto_generated.dataa[6]
dataa[7] => cmpr_4kg:auto_generated.dataa[7]
dataa[8] => cmpr_4kg:auto_generated.dataa[8]
dataa[9] => cmpr_4kg:auto_generated.dataa[9]
dataa[10] => cmpr_4kg:auto_generated.dataa[10]
dataa[11] => cmpr_4kg:auto_generated.dataa[11]
dataa[12] => cmpr_4kg:auto_generated.dataa[12]
dataa[13] => cmpr_4kg:auto_generated.dataa[13]
datab[0] => cmpr_4kg:auto_generated.datab[0]
datab[1] => cmpr_4kg:auto_generated.datab[1]
datab[2] => cmpr_4kg:auto_generated.datab[2]
datab[3] => cmpr_4kg:auto_generated.datab[3]
datab[4] => cmpr_4kg:auto_generated.datab[4]
datab[5] => cmpr_4kg:auto_generated.datab[5]
datab[6] => cmpr_4kg:auto_generated.datab[6]
datab[7] => cmpr_4kg:auto_generated.datab[7]
datab[8] => cmpr_4kg:auto_generated.datab[8]
datab[9] => cmpr_4kg:auto_generated.datab[9]
datab[10] => cmpr_4kg:auto_generated.datab[10]
datab[11] => cmpr_4kg:auto_generated.datab[11]
datab[12] => cmpr_4kg:auto_generated.datab[12]
datab[13] => cmpr_4kg:auto_generated.datab[13]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_4kg:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_Compare_14:inst12|lpm_compare:lpm_compare_component|cmpr_4kg:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN28
dataa[1] => op_1.IN26
dataa[2] => op_1.IN24
dataa[3] => op_1.IN22
dataa[4] => op_1.IN20
dataa[5] => op_1.IN18
dataa[6] => op_1.IN16
dataa[7] => op_1.IN14
dataa[8] => op_1.IN12
dataa[9] => op_1.IN10
dataa[10] => op_1.IN8
dataa[11] => op_1.IN6
dataa[12] => op_1.IN4
dataa[13] => op_1.IN2
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
datab[13] => op_1.IN1


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst66
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst66|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst65
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst65|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst67
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst67|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst69
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst69|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst68
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst68|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst70
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst70|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst71
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst71|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst73
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst73|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst45
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst45|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst44
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst44|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst43
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst43|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst42
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst42|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst41
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst41|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst40
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst40|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst39
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst39|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst38
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst38|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst75
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst75|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst74
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst74|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst76
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst76|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst78
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst78|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst77
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst77|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst79
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst79|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst80
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst4|PS_DFF_1:inst80|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5
OUT <= inst81.DB_MAX_OUTPUT_PORT_TYPE
ADC_IN[0] => PS_Compare_14:inst12.dataa[0]
ADC_IN[1] => PS_Compare_14:inst12.dataa[1]
ADC_IN[2] => PS_Compare_14:inst12.dataa[2]
ADC_IN[3] => PS_Compare_14:inst12.dataa[3]
ADC_IN[4] => PS_Compare_14:inst12.dataa[4]
ADC_IN[5] => PS_Compare_14:inst12.dataa[5]
ADC_IN[6] => PS_Compare_14:inst12.dataa[6]
ADC_IN[7] => PS_Compare_14:inst12.dataa[7]
ADC_IN[8] => PS_Compare_14:inst12.dataa[8]
ADC_IN[9] => PS_Compare_14:inst12.dataa[9]
ADC_IN[10] => PS_Compare_14:inst12.dataa[10]
ADC_IN[11] => PS_Compare_14:inst12.dataa[11]
ADC_IN[12] => PS_Compare_14:inst12.dataa[12]
ADC_IN[13] => PS_Compare_14:inst12.dataa[13]
TH[0] => PS_Compare_14:inst12.datab[0]
TH[1] => PS_Compare_14:inst12.datab[1]
TH[2] => PS_Compare_14:inst12.datab[2]
TH[3] => PS_Compare_14:inst12.datab[3]
TH[4] => PS_Compare_14:inst12.datab[4]
TH[5] => PS_Compare_14:inst12.datab[5]
TH[6] => PS_Compare_14:inst12.datab[6]
TH[7] => PS_Compare_14:inst12.datab[7]
TH[8] => PS_Compare_14:inst12.datab[8]
TH[9] => PS_Compare_14:inst12.datab[9]
TH[10] => PS_Compare_14:inst12.datab[10]
TH[11] => PS_Compare_14:inst12.datab[11]
TH[12] => PS_Compare_14:inst12.datab[12]
TH[13] => PS_Compare_14:inst12.datab[13]
clock => PS_DFF_1:inst14.clock
clock => PS_DFF_1:inst15.clock
clock => PS_DFF_1:inst16.clock
clock => PS_DFF_1:inst17.clock
clock => PS_DFF_1:inst18.clock
clock => PS_DFF_1:inst19.clock
clock => PS_DFF_1:inst20.clock
clock => PS_DFF_1:inst21.clock
clock => PS_DFF_1:inst46.clock
clock => PS_DFF_1:inst47.clock
clock => PS_DFF_1:inst48.clock
clock => PS_DFF_1:inst49.clock
clock => PS_DFF_1:inst50.clock
clock => PS_DFF_1:inst51.clock
clock => PS_DFF_1:inst52.clock
clock => PS_DFF_1:inst53.clock
clock => PS_DFF_1:inst22.clock
clock => PS_DFF_1:inst23.clock
clock => PS_DFF_1:inst24.clock
clock => PS_DFF_1:inst25.clock
clock => PS_DFF_1:inst26.clock
clock => PS_DFF_1:inst27.clock
clock => PS_DFF_1:inst28.clock
clock => PS_DFF_1:inst29.clock
clock => PS_DFF_1:inst55.clock
clock => PS_DFF_1:inst56.clock
clock => PS_DFF_1:inst57.clock
clock => PS_DFF_1:inst58.clock
clock => PS_DFF_1:inst59.clock
clock => PS_DFF_1:inst60.clock
clock => PS_DFF_1:inst61.clock
clock => PS_DFF_1:inst62.clock
clock => PS_DFF_1:inst30.clock
clock => PS_DFF_1:inst31.clock
clock => PS_DFF_1:inst32.clock
clock => PS_DFF_1:inst33.clock
clock => PS_DFF_1:inst34.clock
clock => PS_DFF_1:inst35.clock
clock => PS_DFF_1:inst36.clock
clock => PS_DFF_1:inst37.clock
clock => PS_DFF_1:inst64.clock
clock => PS_DFF_1:inst65.clock
clock => PS_DFF_1:inst66.clock
clock => PS_DFF_1:inst67.clock
clock => PS_DFF_1:inst68.clock
clock => PS_DFF_1:inst69.clock
clock => PS_DFF_1:inst70.clock
clock => PS_DFF_1:inst71.clock
clock => PS_DFF_1:inst38.clock
clock => PS_DFF_1:inst39.clock
clock => PS_DFF_1:inst40.clock
clock => PS_DFF_1:inst41.clock
clock => PS_DFF_1:inst42.clock
clock => PS_DFF_1:inst43.clock
clock => PS_DFF_1:inst44.clock
clock => PS_DFF_1:inst45.clock
clock => PS_DFF_1:inst73.clock
clock => PS_DFF_1:inst74.clock
clock => PS_DFF_1:inst75.clock
clock => PS_DFF_1:inst76.clock
clock => PS_DFF_1:inst77.clock
clock => PS_DFF_1:inst78.clock
clock => PS_DFF_1:inst79.clock
clock => PS_DFF_1:inst80.clock


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst64
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst64|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst37
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst37|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst36
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst36|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst35
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst35|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst34
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst34|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst33
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst33|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst32
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst32|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst31
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst31|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst30
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst30|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst62
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst62|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst61
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst61|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst60
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst60|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst59
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst59|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst58
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst58|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst57
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst57|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst56
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst56|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst55
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst55|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst29
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst29|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst28
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst28|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst27
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst27|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst26
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst26|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst25
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst25|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst24
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst24|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst23
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst23|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst22
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst22|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst53
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst53|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst52
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst52|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst51
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst51|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst50
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst50|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst49
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst49|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst48
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst48|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst47
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst47|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst46
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst46|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst21
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst21|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst20
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst20|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst19
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst19|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst18
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst18|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst17
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst17|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst16
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst16|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst15
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst14
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst14|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_Compare_14:inst12
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
dataa[11] => lpm_compare:lpm_compare_component.dataa[11]
dataa[12] => lpm_compare:lpm_compare_component.dataa[12]
dataa[13] => lpm_compare:lpm_compare_component.dataa[13]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
datab[11] => lpm_compare:lpm_compare_component.datab[11]
datab[12] => lpm_compare:lpm_compare_component.datab[12]
datab[13] => lpm_compare:lpm_compare_component.datab[13]
AgB <= lpm_compare:lpm_compare_component.AgB


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_Compare_14:inst12|lpm_compare:lpm_compare_component
dataa[0] => cmpr_4kg:auto_generated.dataa[0]
dataa[1] => cmpr_4kg:auto_generated.dataa[1]
dataa[2] => cmpr_4kg:auto_generated.dataa[2]
dataa[3] => cmpr_4kg:auto_generated.dataa[3]
dataa[4] => cmpr_4kg:auto_generated.dataa[4]
dataa[5] => cmpr_4kg:auto_generated.dataa[5]
dataa[6] => cmpr_4kg:auto_generated.dataa[6]
dataa[7] => cmpr_4kg:auto_generated.dataa[7]
dataa[8] => cmpr_4kg:auto_generated.dataa[8]
dataa[9] => cmpr_4kg:auto_generated.dataa[9]
dataa[10] => cmpr_4kg:auto_generated.dataa[10]
dataa[11] => cmpr_4kg:auto_generated.dataa[11]
dataa[12] => cmpr_4kg:auto_generated.dataa[12]
dataa[13] => cmpr_4kg:auto_generated.dataa[13]
datab[0] => cmpr_4kg:auto_generated.datab[0]
datab[1] => cmpr_4kg:auto_generated.datab[1]
datab[2] => cmpr_4kg:auto_generated.datab[2]
datab[3] => cmpr_4kg:auto_generated.datab[3]
datab[4] => cmpr_4kg:auto_generated.datab[4]
datab[5] => cmpr_4kg:auto_generated.datab[5]
datab[6] => cmpr_4kg:auto_generated.datab[6]
datab[7] => cmpr_4kg:auto_generated.datab[7]
datab[8] => cmpr_4kg:auto_generated.datab[8]
datab[9] => cmpr_4kg:auto_generated.datab[9]
datab[10] => cmpr_4kg:auto_generated.datab[10]
datab[11] => cmpr_4kg:auto_generated.datab[11]
datab[12] => cmpr_4kg:auto_generated.datab[12]
datab[13] => cmpr_4kg:auto_generated.datab[13]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_4kg:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_Compare_14:inst12|lpm_compare:lpm_compare_component|cmpr_4kg:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN28
dataa[1] => op_1.IN26
dataa[2] => op_1.IN24
dataa[3] => op_1.IN22
dataa[4] => op_1.IN20
dataa[5] => op_1.IN18
dataa[6] => op_1.IN16
dataa[7] => op_1.IN14
dataa[8] => op_1.IN12
dataa[9] => op_1.IN10
dataa[10] => op_1.IN8
dataa[11] => op_1.IN6
dataa[12] => op_1.IN4
dataa[13] => op_1.IN2
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
datab[13] => op_1.IN1


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst66
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst66|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst65
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst65|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst67
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst67|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst69
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst69|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst68
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst68|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst70
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst70|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst71
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst71|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst73
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst73|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst45
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst45|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst44
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst44|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst43
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst43|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst42
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst42|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst41
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst41|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst40
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst40|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst39
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst39|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst38
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst38|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst75
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst75|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst74
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst74|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst76
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst76|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst78
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst78|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst77
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst77|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst79
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst79|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst80
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst5|PS_DFF_1:inst80|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6
OUT <= inst81.DB_MAX_OUTPUT_PORT_TYPE
ADC_IN[0] => PS_Compare_14:inst12.dataa[0]
ADC_IN[1] => PS_Compare_14:inst12.dataa[1]
ADC_IN[2] => PS_Compare_14:inst12.dataa[2]
ADC_IN[3] => PS_Compare_14:inst12.dataa[3]
ADC_IN[4] => PS_Compare_14:inst12.dataa[4]
ADC_IN[5] => PS_Compare_14:inst12.dataa[5]
ADC_IN[6] => PS_Compare_14:inst12.dataa[6]
ADC_IN[7] => PS_Compare_14:inst12.dataa[7]
ADC_IN[8] => PS_Compare_14:inst12.dataa[8]
ADC_IN[9] => PS_Compare_14:inst12.dataa[9]
ADC_IN[10] => PS_Compare_14:inst12.dataa[10]
ADC_IN[11] => PS_Compare_14:inst12.dataa[11]
ADC_IN[12] => PS_Compare_14:inst12.dataa[12]
ADC_IN[13] => PS_Compare_14:inst12.dataa[13]
TH[0] => PS_Compare_14:inst12.datab[0]
TH[1] => PS_Compare_14:inst12.datab[1]
TH[2] => PS_Compare_14:inst12.datab[2]
TH[3] => PS_Compare_14:inst12.datab[3]
TH[4] => PS_Compare_14:inst12.datab[4]
TH[5] => PS_Compare_14:inst12.datab[5]
TH[6] => PS_Compare_14:inst12.datab[6]
TH[7] => PS_Compare_14:inst12.datab[7]
TH[8] => PS_Compare_14:inst12.datab[8]
TH[9] => PS_Compare_14:inst12.datab[9]
TH[10] => PS_Compare_14:inst12.datab[10]
TH[11] => PS_Compare_14:inst12.datab[11]
TH[12] => PS_Compare_14:inst12.datab[12]
TH[13] => PS_Compare_14:inst12.datab[13]
clock => PS_DFF_1:inst14.clock
clock => PS_DFF_1:inst15.clock
clock => PS_DFF_1:inst16.clock
clock => PS_DFF_1:inst17.clock
clock => PS_DFF_1:inst18.clock
clock => PS_DFF_1:inst19.clock
clock => PS_DFF_1:inst20.clock
clock => PS_DFF_1:inst21.clock
clock => PS_DFF_1:inst46.clock
clock => PS_DFF_1:inst47.clock
clock => PS_DFF_1:inst48.clock
clock => PS_DFF_1:inst49.clock
clock => PS_DFF_1:inst50.clock
clock => PS_DFF_1:inst51.clock
clock => PS_DFF_1:inst52.clock
clock => PS_DFF_1:inst53.clock
clock => PS_DFF_1:inst22.clock
clock => PS_DFF_1:inst23.clock
clock => PS_DFF_1:inst24.clock
clock => PS_DFF_1:inst25.clock
clock => PS_DFF_1:inst26.clock
clock => PS_DFF_1:inst27.clock
clock => PS_DFF_1:inst28.clock
clock => PS_DFF_1:inst29.clock
clock => PS_DFF_1:inst55.clock
clock => PS_DFF_1:inst56.clock
clock => PS_DFF_1:inst57.clock
clock => PS_DFF_1:inst58.clock
clock => PS_DFF_1:inst59.clock
clock => PS_DFF_1:inst60.clock
clock => PS_DFF_1:inst61.clock
clock => PS_DFF_1:inst62.clock
clock => PS_DFF_1:inst30.clock
clock => PS_DFF_1:inst31.clock
clock => PS_DFF_1:inst32.clock
clock => PS_DFF_1:inst33.clock
clock => PS_DFF_1:inst34.clock
clock => PS_DFF_1:inst35.clock
clock => PS_DFF_1:inst36.clock
clock => PS_DFF_1:inst37.clock
clock => PS_DFF_1:inst64.clock
clock => PS_DFF_1:inst65.clock
clock => PS_DFF_1:inst66.clock
clock => PS_DFF_1:inst67.clock
clock => PS_DFF_1:inst68.clock
clock => PS_DFF_1:inst69.clock
clock => PS_DFF_1:inst70.clock
clock => PS_DFF_1:inst71.clock
clock => PS_DFF_1:inst38.clock
clock => PS_DFF_1:inst39.clock
clock => PS_DFF_1:inst40.clock
clock => PS_DFF_1:inst41.clock
clock => PS_DFF_1:inst42.clock
clock => PS_DFF_1:inst43.clock
clock => PS_DFF_1:inst44.clock
clock => PS_DFF_1:inst45.clock
clock => PS_DFF_1:inst73.clock
clock => PS_DFF_1:inst74.clock
clock => PS_DFF_1:inst75.clock
clock => PS_DFF_1:inst76.clock
clock => PS_DFF_1:inst77.clock
clock => PS_DFF_1:inst78.clock
clock => PS_DFF_1:inst79.clock
clock => PS_DFF_1:inst80.clock


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst64
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst64|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst37
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst37|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst36
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst36|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst35
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst35|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst34
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst34|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst33
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst33|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst32
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst32|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst31
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst31|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst30
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst30|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst62
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst62|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst61
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst61|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst60
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst60|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst59
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst59|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst58
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst58|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst57
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst57|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst56
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst56|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst55
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst55|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst29
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst29|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst28
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst28|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst27
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst27|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst26
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst26|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst25
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst25|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst24
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst24|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst23
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst23|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst22
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst22|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst53
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst53|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst52
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst52|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst51
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst51|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst50
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst50|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst49
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst49|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst48
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst48|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst47
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst47|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst46
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst46|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst21
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst21|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst20
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst20|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst19
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst19|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst18
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst18|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst17
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst17|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst16
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst16|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst15
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst14
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst14|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_Compare_14:inst12
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
dataa[11] => lpm_compare:lpm_compare_component.dataa[11]
dataa[12] => lpm_compare:lpm_compare_component.dataa[12]
dataa[13] => lpm_compare:lpm_compare_component.dataa[13]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
datab[11] => lpm_compare:lpm_compare_component.datab[11]
datab[12] => lpm_compare:lpm_compare_component.datab[12]
datab[13] => lpm_compare:lpm_compare_component.datab[13]
AgB <= lpm_compare:lpm_compare_component.AgB


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_Compare_14:inst12|lpm_compare:lpm_compare_component
dataa[0] => cmpr_4kg:auto_generated.dataa[0]
dataa[1] => cmpr_4kg:auto_generated.dataa[1]
dataa[2] => cmpr_4kg:auto_generated.dataa[2]
dataa[3] => cmpr_4kg:auto_generated.dataa[3]
dataa[4] => cmpr_4kg:auto_generated.dataa[4]
dataa[5] => cmpr_4kg:auto_generated.dataa[5]
dataa[6] => cmpr_4kg:auto_generated.dataa[6]
dataa[7] => cmpr_4kg:auto_generated.dataa[7]
dataa[8] => cmpr_4kg:auto_generated.dataa[8]
dataa[9] => cmpr_4kg:auto_generated.dataa[9]
dataa[10] => cmpr_4kg:auto_generated.dataa[10]
dataa[11] => cmpr_4kg:auto_generated.dataa[11]
dataa[12] => cmpr_4kg:auto_generated.dataa[12]
dataa[13] => cmpr_4kg:auto_generated.dataa[13]
datab[0] => cmpr_4kg:auto_generated.datab[0]
datab[1] => cmpr_4kg:auto_generated.datab[1]
datab[2] => cmpr_4kg:auto_generated.datab[2]
datab[3] => cmpr_4kg:auto_generated.datab[3]
datab[4] => cmpr_4kg:auto_generated.datab[4]
datab[5] => cmpr_4kg:auto_generated.datab[5]
datab[6] => cmpr_4kg:auto_generated.datab[6]
datab[7] => cmpr_4kg:auto_generated.datab[7]
datab[8] => cmpr_4kg:auto_generated.datab[8]
datab[9] => cmpr_4kg:auto_generated.datab[9]
datab[10] => cmpr_4kg:auto_generated.datab[10]
datab[11] => cmpr_4kg:auto_generated.datab[11]
datab[12] => cmpr_4kg:auto_generated.datab[12]
datab[13] => cmpr_4kg:auto_generated.datab[13]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_4kg:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_Compare_14:inst12|lpm_compare:lpm_compare_component|cmpr_4kg:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN28
dataa[1] => op_1.IN26
dataa[2] => op_1.IN24
dataa[3] => op_1.IN22
dataa[4] => op_1.IN20
dataa[5] => op_1.IN18
dataa[6] => op_1.IN16
dataa[7] => op_1.IN14
dataa[8] => op_1.IN12
dataa[9] => op_1.IN10
dataa[10] => op_1.IN8
dataa[11] => op_1.IN6
dataa[12] => op_1.IN4
dataa[13] => op_1.IN2
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
datab[13] => op_1.IN1


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst66
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst66|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst65
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst65|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst67
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst67|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst69
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst69|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst68
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst68|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst70
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst70|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst71
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst71|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst73
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst73|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst45
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst45|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst44
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst44|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst43
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst43|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst42
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst42|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst41
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst41|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst40
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst40|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst39
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst39|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst38
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst38|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst75
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst75|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst74
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst74|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst76
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst76|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst78
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst78|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst77
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst77|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst79
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst79|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst80
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst6|PS_DFF_1:inst80|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7
OUT <= inst81.DB_MAX_OUTPUT_PORT_TYPE
ADC_IN[0] => PS_Compare_14:inst12.dataa[0]
ADC_IN[1] => PS_Compare_14:inst12.dataa[1]
ADC_IN[2] => PS_Compare_14:inst12.dataa[2]
ADC_IN[3] => PS_Compare_14:inst12.dataa[3]
ADC_IN[4] => PS_Compare_14:inst12.dataa[4]
ADC_IN[5] => PS_Compare_14:inst12.dataa[5]
ADC_IN[6] => PS_Compare_14:inst12.dataa[6]
ADC_IN[7] => PS_Compare_14:inst12.dataa[7]
ADC_IN[8] => PS_Compare_14:inst12.dataa[8]
ADC_IN[9] => PS_Compare_14:inst12.dataa[9]
ADC_IN[10] => PS_Compare_14:inst12.dataa[10]
ADC_IN[11] => PS_Compare_14:inst12.dataa[11]
ADC_IN[12] => PS_Compare_14:inst12.dataa[12]
ADC_IN[13] => PS_Compare_14:inst12.dataa[13]
TH[0] => PS_Compare_14:inst12.datab[0]
TH[1] => PS_Compare_14:inst12.datab[1]
TH[2] => PS_Compare_14:inst12.datab[2]
TH[3] => PS_Compare_14:inst12.datab[3]
TH[4] => PS_Compare_14:inst12.datab[4]
TH[5] => PS_Compare_14:inst12.datab[5]
TH[6] => PS_Compare_14:inst12.datab[6]
TH[7] => PS_Compare_14:inst12.datab[7]
TH[8] => PS_Compare_14:inst12.datab[8]
TH[9] => PS_Compare_14:inst12.datab[9]
TH[10] => PS_Compare_14:inst12.datab[10]
TH[11] => PS_Compare_14:inst12.datab[11]
TH[12] => PS_Compare_14:inst12.datab[12]
TH[13] => PS_Compare_14:inst12.datab[13]
clock => PS_DFF_1:inst14.clock
clock => PS_DFF_1:inst15.clock
clock => PS_DFF_1:inst16.clock
clock => PS_DFF_1:inst17.clock
clock => PS_DFF_1:inst18.clock
clock => PS_DFF_1:inst19.clock
clock => PS_DFF_1:inst20.clock
clock => PS_DFF_1:inst21.clock
clock => PS_DFF_1:inst46.clock
clock => PS_DFF_1:inst47.clock
clock => PS_DFF_1:inst48.clock
clock => PS_DFF_1:inst49.clock
clock => PS_DFF_1:inst50.clock
clock => PS_DFF_1:inst51.clock
clock => PS_DFF_1:inst52.clock
clock => PS_DFF_1:inst53.clock
clock => PS_DFF_1:inst22.clock
clock => PS_DFF_1:inst23.clock
clock => PS_DFF_1:inst24.clock
clock => PS_DFF_1:inst25.clock
clock => PS_DFF_1:inst26.clock
clock => PS_DFF_1:inst27.clock
clock => PS_DFF_1:inst28.clock
clock => PS_DFF_1:inst29.clock
clock => PS_DFF_1:inst55.clock
clock => PS_DFF_1:inst56.clock
clock => PS_DFF_1:inst57.clock
clock => PS_DFF_1:inst58.clock
clock => PS_DFF_1:inst59.clock
clock => PS_DFF_1:inst60.clock
clock => PS_DFF_1:inst61.clock
clock => PS_DFF_1:inst62.clock
clock => PS_DFF_1:inst30.clock
clock => PS_DFF_1:inst31.clock
clock => PS_DFF_1:inst32.clock
clock => PS_DFF_1:inst33.clock
clock => PS_DFF_1:inst34.clock
clock => PS_DFF_1:inst35.clock
clock => PS_DFF_1:inst36.clock
clock => PS_DFF_1:inst37.clock
clock => PS_DFF_1:inst64.clock
clock => PS_DFF_1:inst65.clock
clock => PS_DFF_1:inst66.clock
clock => PS_DFF_1:inst67.clock
clock => PS_DFF_1:inst68.clock
clock => PS_DFF_1:inst69.clock
clock => PS_DFF_1:inst70.clock
clock => PS_DFF_1:inst71.clock
clock => PS_DFF_1:inst38.clock
clock => PS_DFF_1:inst39.clock
clock => PS_DFF_1:inst40.clock
clock => PS_DFF_1:inst41.clock
clock => PS_DFF_1:inst42.clock
clock => PS_DFF_1:inst43.clock
clock => PS_DFF_1:inst44.clock
clock => PS_DFF_1:inst45.clock
clock => PS_DFF_1:inst73.clock
clock => PS_DFF_1:inst74.clock
clock => PS_DFF_1:inst75.clock
clock => PS_DFF_1:inst76.clock
clock => PS_DFF_1:inst77.clock
clock => PS_DFF_1:inst78.clock
clock => PS_DFF_1:inst79.clock
clock => PS_DFF_1:inst80.clock


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst64
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst64|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst37
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst37|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst36
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst36|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst35
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst35|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst34
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst34|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst33
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst33|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst32
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst32|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst31
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst31|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst30
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst30|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst62
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst62|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst61
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst61|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst60
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst60|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst59
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst59|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst58
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst58|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst57
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst57|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst56
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst56|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst55
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst55|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst29
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst29|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst28
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst28|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst27
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst27|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst26
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst26|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst25
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst25|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst24
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst24|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst23
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst23|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst22
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst22|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst53
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst53|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst52
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst52|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst51
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst51|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst50
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst50|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst49
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst49|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst48
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst48|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst47
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst47|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst46
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst46|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst21
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst21|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst20
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst20|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst19
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst19|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst18
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst18|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst17
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst17|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst16
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst16|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst15
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst14
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst14|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_Compare_14:inst12
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
dataa[11] => lpm_compare:lpm_compare_component.dataa[11]
dataa[12] => lpm_compare:lpm_compare_component.dataa[12]
dataa[13] => lpm_compare:lpm_compare_component.dataa[13]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
datab[11] => lpm_compare:lpm_compare_component.datab[11]
datab[12] => lpm_compare:lpm_compare_component.datab[12]
datab[13] => lpm_compare:lpm_compare_component.datab[13]
AgB <= lpm_compare:lpm_compare_component.AgB


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_Compare_14:inst12|lpm_compare:lpm_compare_component
dataa[0] => cmpr_4kg:auto_generated.dataa[0]
dataa[1] => cmpr_4kg:auto_generated.dataa[1]
dataa[2] => cmpr_4kg:auto_generated.dataa[2]
dataa[3] => cmpr_4kg:auto_generated.dataa[3]
dataa[4] => cmpr_4kg:auto_generated.dataa[4]
dataa[5] => cmpr_4kg:auto_generated.dataa[5]
dataa[6] => cmpr_4kg:auto_generated.dataa[6]
dataa[7] => cmpr_4kg:auto_generated.dataa[7]
dataa[8] => cmpr_4kg:auto_generated.dataa[8]
dataa[9] => cmpr_4kg:auto_generated.dataa[9]
dataa[10] => cmpr_4kg:auto_generated.dataa[10]
dataa[11] => cmpr_4kg:auto_generated.dataa[11]
dataa[12] => cmpr_4kg:auto_generated.dataa[12]
dataa[13] => cmpr_4kg:auto_generated.dataa[13]
datab[0] => cmpr_4kg:auto_generated.datab[0]
datab[1] => cmpr_4kg:auto_generated.datab[1]
datab[2] => cmpr_4kg:auto_generated.datab[2]
datab[3] => cmpr_4kg:auto_generated.datab[3]
datab[4] => cmpr_4kg:auto_generated.datab[4]
datab[5] => cmpr_4kg:auto_generated.datab[5]
datab[6] => cmpr_4kg:auto_generated.datab[6]
datab[7] => cmpr_4kg:auto_generated.datab[7]
datab[8] => cmpr_4kg:auto_generated.datab[8]
datab[9] => cmpr_4kg:auto_generated.datab[9]
datab[10] => cmpr_4kg:auto_generated.datab[10]
datab[11] => cmpr_4kg:auto_generated.datab[11]
datab[12] => cmpr_4kg:auto_generated.datab[12]
datab[13] => cmpr_4kg:auto_generated.datab[13]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_4kg:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_Compare_14:inst12|lpm_compare:lpm_compare_component|cmpr_4kg:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN28
dataa[1] => op_1.IN26
dataa[2] => op_1.IN24
dataa[3] => op_1.IN22
dataa[4] => op_1.IN20
dataa[5] => op_1.IN18
dataa[6] => op_1.IN16
dataa[7] => op_1.IN14
dataa[8] => op_1.IN12
dataa[9] => op_1.IN10
dataa[10] => op_1.IN8
dataa[11] => op_1.IN6
dataa[12] => op_1.IN4
dataa[13] => op_1.IN2
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
datab[13] => op_1.IN1


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst66
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst66|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst65
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst65|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst67
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst67|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst69
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst69|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst68
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst68|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst70
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst70|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst71
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst71|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst73
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst73|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst45
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst45|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst44
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst44|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst43
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst43|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst42
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst42|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst41
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst41|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst40
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst40|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst39
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst39|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst38
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst38|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst75
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst75|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst74
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst74|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst76
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst76|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst78
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst78|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst77
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst77|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst79
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst79|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst80
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst7|PS_DFF_1:inst80|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8
OUT <= inst81.DB_MAX_OUTPUT_PORT_TYPE
ADC_IN[0] => PS_Compare_14:inst12.dataa[0]
ADC_IN[1] => PS_Compare_14:inst12.dataa[1]
ADC_IN[2] => PS_Compare_14:inst12.dataa[2]
ADC_IN[3] => PS_Compare_14:inst12.dataa[3]
ADC_IN[4] => PS_Compare_14:inst12.dataa[4]
ADC_IN[5] => PS_Compare_14:inst12.dataa[5]
ADC_IN[6] => PS_Compare_14:inst12.dataa[6]
ADC_IN[7] => PS_Compare_14:inst12.dataa[7]
ADC_IN[8] => PS_Compare_14:inst12.dataa[8]
ADC_IN[9] => PS_Compare_14:inst12.dataa[9]
ADC_IN[10] => PS_Compare_14:inst12.dataa[10]
ADC_IN[11] => PS_Compare_14:inst12.dataa[11]
ADC_IN[12] => PS_Compare_14:inst12.dataa[12]
ADC_IN[13] => PS_Compare_14:inst12.dataa[13]
TH[0] => PS_Compare_14:inst12.datab[0]
TH[1] => PS_Compare_14:inst12.datab[1]
TH[2] => PS_Compare_14:inst12.datab[2]
TH[3] => PS_Compare_14:inst12.datab[3]
TH[4] => PS_Compare_14:inst12.datab[4]
TH[5] => PS_Compare_14:inst12.datab[5]
TH[6] => PS_Compare_14:inst12.datab[6]
TH[7] => PS_Compare_14:inst12.datab[7]
TH[8] => PS_Compare_14:inst12.datab[8]
TH[9] => PS_Compare_14:inst12.datab[9]
TH[10] => PS_Compare_14:inst12.datab[10]
TH[11] => PS_Compare_14:inst12.datab[11]
TH[12] => PS_Compare_14:inst12.datab[12]
TH[13] => PS_Compare_14:inst12.datab[13]
clock => PS_DFF_1:inst14.clock
clock => PS_DFF_1:inst15.clock
clock => PS_DFF_1:inst16.clock
clock => PS_DFF_1:inst17.clock
clock => PS_DFF_1:inst18.clock
clock => PS_DFF_1:inst19.clock
clock => PS_DFF_1:inst20.clock
clock => PS_DFF_1:inst21.clock
clock => PS_DFF_1:inst46.clock
clock => PS_DFF_1:inst47.clock
clock => PS_DFF_1:inst48.clock
clock => PS_DFF_1:inst49.clock
clock => PS_DFF_1:inst50.clock
clock => PS_DFF_1:inst51.clock
clock => PS_DFF_1:inst52.clock
clock => PS_DFF_1:inst53.clock
clock => PS_DFF_1:inst22.clock
clock => PS_DFF_1:inst23.clock
clock => PS_DFF_1:inst24.clock
clock => PS_DFF_1:inst25.clock
clock => PS_DFF_1:inst26.clock
clock => PS_DFF_1:inst27.clock
clock => PS_DFF_1:inst28.clock
clock => PS_DFF_1:inst29.clock
clock => PS_DFF_1:inst55.clock
clock => PS_DFF_1:inst56.clock
clock => PS_DFF_1:inst57.clock
clock => PS_DFF_1:inst58.clock
clock => PS_DFF_1:inst59.clock
clock => PS_DFF_1:inst60.clock
clock => PS_DFF_1:inst61.clock
clock => PS_DFF_1:inst62.clock
clock => PS_DFF_1:inst30.clock
clock => PS_DFF_1:inst31.clock
clock => PS_DFF_1:inst32.clock
clock => PS_DFF_1:inst33.clock
clock => PS_DFF_1:inst34.clock
clock => PS_DFF_1:inst35.clock
clock => PS_DFF_1:inst36.clock
clock => PS_DFF_1:inst37.clock
clock => PS_DFF_1:inst64.clock
clock => PS_DFF_1:inst65.clock
clock => PS_DFF_1:inst66.clock
clock => PS_DFF_1:inst67.clock
clock => PS_DFF_1:inst68.clock
clock => PS_DFF_1:inst69.clock
clock => PS_DFF_1:inst70.clock
clock => PS_DFF_1:inst71.clock
clock => PS_DFF_1:inst38.clock
clock => PS_DFF_1:inst39.clock
clock => PS_DFF_1:inst40.clock
clock => PS_DFF_1:inst41.clock
clock => PS_DFF_1:inst42.clock
clock => PS_DFF_1:inst43.clock
clock => PS_DFF_1:inst44.clock
clock => PS_DFF_1:inst45.clock
clock => PS_DFF_1:inst73.clock
clock => PS_DFF_1:inst74.clock
clock => PS_DFF_1:inst75.clock
clock => PS_DFF_1:inst76.clock
clock => PS_DFF_1:inst77.clock
clock => PS_DFF_1:inst78.clock
clock => PS_DFF_1:inst79.clock
clock => PS_DFF_1:inst80.clock


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst64
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst64|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst37
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst37|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst36
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst36|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst35
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst35|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst34
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst34|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst33
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst33|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst32
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst32|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst31
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst31|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst30
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst30|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst62
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst62|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst61
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst61|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst60
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst60|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst59
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst59|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst58
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst58|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst57
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst57|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst56
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst56|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst55
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst55|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst29
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst29|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst28
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst28|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst27
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst27|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst26
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst26|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst25
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst25|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst24
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst24|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst23
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst23|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst22
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst22|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst53
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst53|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst52
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst52|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst51
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst51|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst50
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst50|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst49
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst49|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst48
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst48|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst47
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst47|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst46
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst46|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst21
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst21|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst20
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst20|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst19
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst19|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst18
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst18|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst17
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst17|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst16
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst16|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst15
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst14
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst14|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_Compare_14:inst12
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
dataa[11] => lpm_compare:lpm_compare_component.dataa[11]
dataa[12] => lpm_compare:lpm_compare_component.dataa[12]
dataa[13] => lpm_compare:lpm_compare_component.dataa[13]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
datab[11] => lpm_compare:lpm_compare_component.datab[11]
datab[12] => lpm_compare:lpm_compare_component.datab[12]
datab[13] => lpm_compare:lpm_compare_component.datab[13]
AgB <= lpm_compare:lpm_compare_component.AgB


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_Compare_14:inst12|lpm_compare:lpm_compare_component
dataa[0] => cmpr_4kg:auto_generated.dataa[0]
dataa[1] => cmpr_4kg:auto_generated.dataa[1]
dataa[2] => cmpr_4kg:auto_generated.dataa[2]
dataa[3] => cmpr_4kg:auto_generated.dataa[3]
dataa[4] => cmpr_4kg:auto_generated.dataa[4]
dataa[5] => cmpr_4kg:auto_generated.dataa[5]
dataa[6] => cmpr_4kg:auto_generated.dataa[6]
dataa[7] => cmpr_4kg:auto_generated.dataa[7]
dataa[8] => cmpr_4kg:auto_generated.dataa[8]
dataa[9] => cmpr_4kg:auto_generated.dataa[9]
dataa[10] => cmpr_4kg:auto_generated.dataa[10]
dataa[11] => cmpr_4kg:auto_generated.dataa[11]
dataa[12] => cmpr_4kg:auto_generated.dataa[12]
dataa[13] => cmpr_4kg:auto_generated.dataa[13]
datab[0] => cmpr_4kg:auto_generated.datab[0]
datab[1] => cmpr_4kg:auto_generated.datab[1]
datab[2] => cmpr_4kg:auto_generated.datab[2]
datab[3] => cmpr_4kg:auto_generated.datab[3]
datab[4] => cmpr_4kg:auto_generated.datab[4]
datab[5] => cmpr_4kg:auto_generated.datab[5]
datab[6] => cmpr_4kg:auto_generated.datab[6]
datab[7] => cmpr_4kg:auto_generated.datab[7]
datab[8] => cmpr_4kg:auto_generated.datab[8]
datab[9] => cmpr_4kg:auto_generated.datab[9]
datab[10] => cmpr_4kg:auto_generated.datab[10]
datab[11] => cmpr_4kg:auto_generated.datab[11]
datab[12] => cmpr_4kg:auto_generated.datab[12]
datab[13] => cmpr_4kg:auto_generated.datab[13]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_4kg:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_Compare_14:inst12|lpm_compare:lpm_compare_component|cmpr_4kg:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN28
dataa[1] => op_1.IN26
dataa[2] => op_1.IN24
dataa[3] => op_1.IN22
dataa[4] => op_1.IN20
dataa[5] => op_1.IN18
dataa[6] => op_1.IN16
dataa[7] => op_1.IN14
dataa[8] => op_1.IN12
dataa[9] => op_1.IN10
dataa[10] => op_1.IN8
dataa[11] => op_1.IN6
dataa[12] => op_1.IN4
dataa[13] => op_1.IN2
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
datab[13] => op_1.IN1


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst66
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst66|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst65
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst65|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst67
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst67|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst69
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst69|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst68
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst68|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst70
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst70|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst71
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst71|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst73
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst73|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst45
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst45|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst44
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst44|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst43
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst43|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst42
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst42|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst41
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst41|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst40
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst40|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst39
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst39|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst38
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst38|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst75
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst75|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst74
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst74|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst76
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst76|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst78
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst78|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst77
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst77|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst79
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst79|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst80
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst8|PS_DFF_1:inst80|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9
OUT <= inst81.DB_MAX_OUTPUT_PORT_TYPE
ADC_IN[0] => PS_Compare_14:inst12.dataa[0]
ADC_IN[1] => PS_Compare_14:inst12.dataa[1]
ADC_IN[2] => PS_Compare_14:inst12.dataa[2]
ADC_IN[3] => PS_Compare_14:inst12.dataa[3]
ADC_IN[4] => PS_Compare_14:inst12.dataa[4]
ADC_IN[5] => PS_Compare_14:inst12.dataa[5]
ADC_IN[6] => PS_Compare_14:inst12.dataa[6]
ADC_IN[7] => PS_Compare_14:inst12.dataa[7]
ADC_IN[8] => PS_Compare_14:inst12.dataa[8]
ADC_IN[9] => PS_Compare_14:inst12.dataa[9]
ADC_IN[10] => PS_Compare_14:inst12.dataa[10]
ADC_IN[11] => PS_Compare_14:inst12.dataa[11]
ADC_IN[12] => PS_Compare_14:inst12.dataa[12]
ADC_IN[13] => PS_Compare_14:inst12.dataa[13]
TH[0] => PS_Compare_14:inst12.datab[0]
TH[1] => PS_Compare_14:inst12.datab[1]
TH[2] => PS_Compare_14:inst12.datab[2]
TH[3] => PS_Compare_14:inst12.datab[3]
TH[4] => PS_Compare_14:inst12.datab[4]
TH[5] => PS_Compare_14:inst12.datab[5]
TH[6] => PS_Compare_14:inst12.datab[6]
TH[7] => PS_Compare_14:inst12.datab[7]
TH[8] => PS_Compare_14:inst12.datab[8]
TH[9] => PS_Compare_14:inst12.datab[9]
TH[10] => PS_Compare_14:inst12.datab[10]
TH[11] => PS_Compare_14:inst12.datab[11]
TH[12] => PS_Compare_14:inst12.datab[12]
TH[13] => PS_Compare_14:inst12.datab[13]
clock => PS_DFF_1:inst14.clock
clock => PS_DFF_1:inst15.clock
clock => PS_DFF_1:inst16.clock
clock => PS_DFF_1:inst17.clock
clock => PS_DFF_1:inst18.clock
clock => PS_DFF_1:inst19.clock
clock => PS_DFF_1:inst20.clock
clock => PS_DFF_1:inst21.clock
clock => PS_DFF_1:inst46.clock
clock => PS_DFF_1:inst47.clock
clock => PS_DFF_1:inst48.clock
clock => PS_DFF_1:inst49.clock
clock => PS_DFF_1:inst50.clock
clock => PS_DFF_1:inst51.clock
clock => PS_DFF_1:inst52.clock
clock => PS_DFF_1:inst53.clock
clock => PS_DFF_1:inst22.clock
clock => PS_DFF_1:inst23.clock
clock => PS_DFF_1:inst24.clock
clock => PS_DFF_1:inst25.clock
clock => PS_DFF_1:inst26.clock
clock => PS_DFF_1:inst27.clock
clock => PS_DFF_1:inst28.clock
clock => PS_DFF_1:inst29.clock
clock => PS_DFF_1:inst55.clock
clock => PS_DFF_1:inst56.clock
clock => PS_DFF_1:inst57.clock
clock => PS_DFF_1:inst58.clock
clock => PS_DFF_1:inst59.clock
clock => PS_DFF_1:inst60.clock
clock => PS_DFF_1:inst61.clock
clock => PS_DFF_1:inst62.clock
clock => PS_DFF_1:inst30.clock
clock => PS_DFF_1:inst31.clock
clock => PS_DFF_1:inst32.clock
clock => PS_DFF_1:inst33.clock
clock => PS_DFF_1:inst34.clock
clock => PS_DFF_1:inst35.clock
clock => PS_DFF_1:inst36.clock
clock => PS_DFF_1:inst37.clock
clock => PS_DFF_1:inst64.clock
clock => PS_DFF_1:inst65.clock
clock => PS_DFF_1:inst66.clock
clock => PS_DFF_1:inst67.clock
clock => PS_DFF_1:inst68.clock
clock => PS_DFF_1:inst69.clock
clock => PS_DFF_1:inst70.clock
clock => PS_DFF_1:inst71.clock
clock => PS_DFF_1:inst38.clock
clock => PS_DFF_1:inst39.clock
clock => PS_DFF_1:inst40.clock
clock => PS_DFF_1:inst41.clock
clock => PS_DFF_1:inst42.clock
clock => PS_DFF_1:inst43.clock
clock => PS_DFF_1:inst44.clock
clock => PS_DFF_1:inst45.clock
clock => PS_DFF_1:inst73.clock
clock => PS_DFF_1:inst74.clock
clock => PS_DFF_1:inst75.clock
clock => PS_DFF_1:inst76.clock
clock => PS_DFF_1:inst77.clock
clock => PS_DFF_1:inst78.clock
clock => PS_DFF_1:inst79.clock
clock => PS_DFF_1:inst80.clock


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst64
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst64|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst37
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst37|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst36
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst36|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst35
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst35|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst34
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst34|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst33
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst33|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst32
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst32|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst31
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst31|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst30
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst30|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst62
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst62|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst61
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst61|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst60
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst60|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst59
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst59|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst58
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst58|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst57
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst57|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst56
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst56|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst55
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst55|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst29
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst29|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst28
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst28|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst27
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst27|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst26
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst26|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst25
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst25|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst24
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst24|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst23
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst23|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst22
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst22|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst53
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst53|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst52
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst52|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst51
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst51|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst50
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst50|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst49
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst49|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst48
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst48|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst47
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst47|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst46
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst46|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst21
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst21|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst20
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst20|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst19
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst19|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst18
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst18|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst17
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst17|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst16
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst16|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst15
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst14
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst14|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_Compare_14:inst12
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
dataa[11] => lpm_compare:lpm_compare_component.dataa[11]
dataa[12] => lpm_compare:lpm_compare_component.dataa[12]
dataa[13] => lpm_compare:lpm_compare_component.dataa[13]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
datab[11] => lpm_compare:lpm_compare_component.datab[11]
datab[12] => lpm_compare:lpm_compare_component.datab[12]
datab[13] => lpm_compare:lpm_compare_component.datab[13]
AgB <= lpm_compare:lpm_compare_component.AgB


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_Compare_14:inst12|lpm_compare:lpm_compare_component
dataa[0] => cmpr_4kg:auto_generated.dataa[0]
dataa[1] => cmpr_4kg:auto_generated.dataa[1]
dataa[2] => cmpr_4kg:auto_generated.dataa[2]
dataa[3] => cmpr_4kg:auto_generated.dataa[3]
dataa[4] => cmpr_4kg:auto_generated.dataa[4]
dataa[5] => cmpr_4kg:auto_generated.dataa[5]
dataa[6] => cmpr_4kg:auto_generated.dataa[6]
dataa[7] => cmpr_4kg:auto_generated.dataa[7]
dataa[8] => cmpr_4kg:auto_generated.dataa[8]
dataa[9] => cmpr_4kg:auto_generated.dataa[9]
dataa[10] => cmpr_4kg:auto_generated.dataa[10]
dataa[11] => cmpr_4kg:auto_generated.dataa[11]
dataa[12] => cmpr_4kg:auto_generated.dataa[12]
dataa[13] => cmpr_4kg:auto_generated.dataa[13]
datab[0] => cmpr_4kg:auto_generated.datab[0]
datab[1] => cmpr_4kg:auto_generated.datab[1]
datab[2] => cmpr_4kg:auto_generated.datab[2]
datab[3] => cmpr_4kg:auto_generated.datab[3]
datab[4] => cmpr_4kg:auto_generated.datab[4]
datab[5] => cmpr_4kg:auto_generated.datab[5]
datab[6] => cmpr_4kg:auto_generated.datab[6]
datab[7] => cmpr_4kg:auto_generated.datab[7]
datab[8] => cmpr_4kg:auto_generated.datab[8]
datab[9] => cmpr_4kg:auto_generated.datab[9]
datab[10] => cmpr_4kg:auto_generated.datab[10]
datab[11] => cmpr_4kg:auto_generated.datab[11]
datab[12] => cmpr_4kg:auto_generated.datab[12]
datab[13] => cmpr_4kg:auto_generated.datab[13]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_4kg:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_Compare_14:inst12|lpm_compare:lpm_compare_component|cmpr_4kg:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN28
dataa[1] => op_1.IN26
dataa[2] => op_1.IN24
dataa[3] => op_1.IN22
dataa[4] => op_1.IN20
dataa[5] => op_1.IN18
dataa[6] => op_1.IN16
dataa[7] => op_1.IN14
dataa[8] => op_1.IN12
dataa[9] => op_1.IN10
dataa[10] => op_1.IN8
dataa[11] => op_1.IN6
dataa[12] => op_1.IN4
dataa[13] => op_1.IN2
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
datab[13] => op_1.IN1


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst66
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst66|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst65
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst65|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst67
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst67|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst69
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst69|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst68
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst68|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst70
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst70|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst71
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst71|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst73
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst73|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst45
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst45|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst44
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst44|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst43
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst43|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst42
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst42|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst41
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst41|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst40
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst40|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst39
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst39|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst38
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst38|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst75
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst75|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst74
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst74|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst76
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst76|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst78
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst78|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst77
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst77|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst79
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst79|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst80
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst9|PS_DFF_1:inst80|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10
OUT <= inst81.DB_MAX_OUTPUT_PORT_TYPE
ADC_IN[0] => PS_Compare_14:inst12.dataa[0]
ADC_IN[1] => PS_Compare_14:inst12.dataa[1]
ADC_IN[2] => PS_Compare_14:inst12.dataa[2]
ADC_IN[3] => PS_Compare_14:inst12.dataa[3]
ADC_IN[4] => PS_Compare_14:inst12.dataa[4]
ADC_IN[5] => PS_Compare_14:inst12.dataa[5]
ADC_IN[6] => PS_Compare_14:inst12.dataa[6]
ADC_IN[7] => PS_Compare_14:inst12.dataa[7]
ADC_IN[8] => PS_Compare_14:inst12.dataa[8]
ADC_IN[9] => PS_Compare_14:inst12.dataa[9]
ADC_IN[10] => PS_Compare_14:inst12.dataa[10]
ADC_IN[11] => PS_Compare_14:inst12.dataa[11]
ADC_IN[12] => PS_Compare_14:inst12.dataa[12]
ADC_IN[13] => PS_Compare_14:inst12.dataa[13]
TH[0] => PS_Compare_14:inst12.datab[0]
TH[1] => PS_Compare_14:inst12.datab[1]
TH[2] => PS_Compare_14:inst12.datab[2]
TH[3] => PS_Compare_14:inst12.datab[3]
TH[4] => PS_Compare_14:inst12.datab[4]
TH[5] => PS_Compare_14:inst12.datab[5]
TH[6] => PS_Compare_14:inst12.datab[6]
TH[7] => PS_Compare_14:inst12.datab[7]
TH[8] => PS_Compare_14:inst12.datab[8]
TH[9] => PS_Compare_14:inst12.datab[9]
TH[10] => PS_Compare_14:inst12.datab[10]
TH[11] => PS_Compare_14:inst12.datab[11]
TH[12] => PS_Compare_14:inst12.datab[12]
TH[13] => PS_Compare_14:inst12.datab[13]
clock => PS_DFF_1:inst14.clock
clock => PS_DFF_1:inst15.clock
clock => PS_DFF_1:inst16.clock
clock => PS_DFF_1:inst17.clock
clock => PS_DFF_1:inst18.clock
clock => PS_DFF_1:inst19.clock
clock => PS_DFF_1:inst20.clock
clock => PS_DFF_1:inst21.clock
clock => PS_DFF_1:inst46.clock
clock => PS_DFF_1:inst47.clock
clock => PS_DFF_1:inst48.clock
clock => PS_DFF_1:inst49.clock
clock => PS_DFF_1:inst50.clock
clock => PS_DFF_1:inst51.clock
clock => PS_DFF_1:inst52.clock
clock => PS_DFF_1:inst53.clock
clock => PS_DFF_1:inst22.clock
clock => PS_DFF_1:inst23.clock
clock => PS_DFF_1:inst24.clock
clock => PS_DFF_1:inst25.clock
clock => PS_DFF_1:inst26.clock
clock => PS_DFF_1:inst27.clock
clock => PS_DFF_1:inst28.clock
clock => PS_DFF_1:inst29.clock
clock => PS_DFF_1:inst55.clock
clock => PS_DFF_1:inst56.clock
clock => PS_DFF_1:inst57.clock
clock => PS_DFF_1:inst58.clock
clock => PS_DFF_1:inst59.clock
clock => PS_DFF_1:inst60.clock
clock => PS_DFF_1:inst61.clock
clock => PS_DFF_1:inst62.clock
clock => PS_DFF_1:inst30.clock
clock => PS_DFF_1:inst31.clock
clock => PS_DFF_1:inst32.clock
clock => PS_DFF_1:inst33.clock
clock => PS_DFF_1:inst34.clock
clock => PS_DFF_1:inst35.clock
clock => PS_DFF_1:inst36.clock
clock => PS_DFF_1:inst37.clock
clock => PS_DFF_1:inst64.clock
clock => PS_DFF_1:inst65.clock
clock => PS_DFF_1:inst66.clock
clock => PS_DFF_1:inst67.clock
clock => PS_DFF_1:inst68.clock
clock => PS_DFF_1:inst69.clock
clock => PS_DFF_1:inst70.clock
clock => PS_DFF_1:inst71.clock
clock => PS_DFF_1:inst38.clock
clock => PS_DFF_1:inst39.clock
clock => PS_DFF_1:inst40.clock
clock => PS_DFF_1:inst41.clock
clock => PS_DFF_1:inst42.clock
clock => PS_DFF_1:inst43.clock
clock => PS_DFF_1:inst44.clock
clock => PS_DFF_1:inst45.clock
clock => PS_DFF_1:inst73.clock
clock => PS_DFF_1:inst74.clock
clock => PS_DFF_1:inst75.clock
clock => PS_DFF_1:inst76.clock
clock => PS_DFF_1:inst77.clock
clock => PS_DFF_1:inst78.clock
clock => PS_DFF_1:inst79.clock
clock => PS_DFF_1:inst80.clock


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst64
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst64|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst37
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst37|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst36
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst36|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst35
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst35|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst34
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst34|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst33
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst33|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst32
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst32|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst31
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst31|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst30
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst30|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst62
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst62|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst61
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst61|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst60
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst60|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst59
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst59|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst58
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst58|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst57
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst57|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst56
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst56|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst55
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst55|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst29
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst29|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst28
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst28|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst27
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst27|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst26
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst26|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst25
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst25|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst24
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst24|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst23
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst23|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst22
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst22|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst53
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst53|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst52
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst52|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst51
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst51|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst50
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst50|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst49
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst49|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst48
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst48|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst47
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst47|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst46
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst46|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst21
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst21|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst20
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst20|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst19
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst19|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst18
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst18|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst17
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst17|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst16
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst16|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst15
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst14
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst14|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_Compare_14:inst12
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
dataa[11] => lpm_compare:lpm_compare_component.dataa[11]
dataa[12] => lpm_compare:lpm_compare_component.dataa[12]
dataa[13] => lpm_compare:lpm_compare_component.dataa[13]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
datab[11] => lpm_compare:lpm_compare_component.datab[11]
datab[12] => lpm_compare:lpm_compare_component.datab[12]
datab[13] => lpm_compare:lpm_compare_component.datab[13]
AgB <= lpm_compare:lpm_compare_component.AgB


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_Compare_14:inst12|lpm_compare:lpm_compare_component
dataa[0] => cmpr_4kg:auto_generated.dataa[0]
dataa[1] => cmpr_4kg:auto_generated.dataa[1]
dataa[2] => cmpr_4kg:auto_generated.dataa[2]
dataa[3] => cmpr_4kg:auto_generated.dataa[3]
dataa[4] => cmpr_4kg:auto_generated.dataa[4]
dataa[5] => cmpr_4kg:auto_generated.dataa[5]
dataa[6] => cmpr_4kg:auto_generated.dataa[6]
dataa[7] => cmpr_4kg:auto_generated.dataa[7]
dataa[8] => cmpr_4kg:auto_generated.dataa[8]
dataa[9] => cmpr_4kg:auto_generated.dataa[9]
dataa[10] => cmpr_4kg:auto_generated.dataa[10]
dataa[11] => cmpr_4kg:auto_generated.dataa[11]
dataa[12] => cmpr_4kg:auto_generated.dataa[12]
dataa[13] => cmpr_4kg:auto_generated.dataa[13]
datab[0] => cmpr_4kg:auto_generated.datab[0]
datab[1] => cmpr_4kg:auto_generated.datab[1]
datab[2] => cmpr_4kg:auto_generated.datab[2]
datab[3] => cmpr_4kg:auto_generated.datab[3]
datab[4] => cmpr_4kg:auto_generated.datab[4]
datab[5] => cmpr_4kg:auto_generated.datab[5]
datab[6] => cmpr_4kg:auto_generated.datab[6]
datab[7] => cmpr_4kg:auto_generated.datab[7]
datab[8] => cmpr_4kg:auto_generated.datab[8]
datab[9] => cmpr_4kg:auto_generated.datab[9]
datab[10] => cmpr_4kg:auto_generated.datab[10]
datab[11] => cmpr_4kg:auto_generated.datab[11]
datab[12] => cmpr_4kg:auto_generated.datab[12]
datab[13] => cmpr_4kg:auto_generated.datab[13]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_4kg:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_Compare_14:inst12|lpm_compare:lpm_compare_component|cmpr_4kg:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN28
dataa[1] => op_1.IN26
dataa[2] => op_1.IN24
dataa[3] => op_1.IN22
dataa[4] => op_1.IN20
dataa[5] => op_1.IN18
dataa[6] => op_1.IN16
dataa[7] => op_1.IN14
dataa[8] => op_1.IN12
dataa[9] => op_1.IN10
dataa[10] => op_1.IN8
dataa[11] => op_1.IN6
dataa[12] => op_1.IN4
dataa[13] => op_1.IN2
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
datab[13] => op_1.IN1


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst66
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst66|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst65
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst65|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst67
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst67|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst69
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst69|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst68
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst68|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst70
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst70|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst71
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst71|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst73
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst73|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst45
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst45|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst44
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst44|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst43
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst43|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst42
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst42|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst41
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst41|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst40
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst40|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst39
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst39|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst38
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst38|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst75
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst75|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst74
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst74|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst76
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst76|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst78
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst78|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst77
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst77|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst79
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst79|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst80
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst10|PS_DFF_1:inst80|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11
OUT <= inst81.DB_MAX_OUTPUT_PORT_TYPE
ADC_IN[0] => PS_Compare_14:inst12.dataa[0]
ADC_IN[1] => PS_Compare_14:inst12.dataa[1]
ADC_IN[2] => PS_Compare_14:inst12.dataa[2]
ADC_IN[3] => PS_Compare_14:inst12.dataa[3]
ADC_IN[4] => PS_Compare_14:inst12.dataa[4]
ADC_IN[5] => PS_Compare_14:inst12.dataa[5]
ADC_IN[6] => PS_Compare_14:inst12.dataa[6]
ADC_IN[7] => PS_Compare_14:inst12.dataa[7]
ADC_IN[8] => PS_Compare_14:inst12.dataa[8]
ADC_IN[9] => PS_Compare_14:inst12.dataa[9]
ADC_IN[10] => PS_Compare_14:inst12.dataa[10]
ADC_IN[11] => PS_Compare_14:inst12.dataa[11]
ADC_IN[12] => PS_Compare_14:inst12.dataa[12]
ADC_IN[13] => PS_Compare_14:inst12.dataa[13]
TH[0] => PS_Compare_14:inst12.datab[0]
TH[1] => PS_Compare_14:inst12.datab[1]
TH[2] => PS_Compare_14:inst12.datab[2]
TH[3] => PS_Compare_14:inst12.datab[3]
TH[4] => PS_Compare_14:inst12.datab[4]
TH[5] => PS_Compare_14:inst12.datab[5]
TH[6] => PS_Compare_14:inst12.datab[6]
TH[7] => PS_Compare_14:inst12.datab[7]
TH[8] => PS_Compare_14:inst12.datab[8]
TH[9] => PS_Compare_14:inst12.datab[9]
TH[10] => PS_Compare_14:inst12.datab[10]
TH[11] => PS_Compare_14:inst12.datab[11]
TH[12] => PS_Compare_14:inst12.datab[12]
TH[13] => PS_Compare_14:inst12.datab[13]
clock => PS_DFF_1:inst14.clock
clock => PS_DFF_1:inst15.clock
clock => PS_DFF_1:inst16.clock
clock => PS_DFF_1:inst17.clock
clock => PS_DFF_1:inst18.clock
clock => PS_DFF_1:inst19.clock
clock => PS_DFF_1:inst20.clock
clock => PS_DFF_1:inst21.clock
clock => PS_DFF_1:inst46.clock
clock => PS_DFF_1:inst47.clock
clock => PS_DFF_1:inst48.clock
clock => PS_DFF_1:inst49.clock
clock => PS_DFF_1:inst50.clock
clock => PS_DFF_1:inst51.clock
clock => PS_DFF_1:inst52.clock
clock => PS_DFF_1:inst53.clock
clock => PS_DFF_1:inst22.clock
clock => PS_DFF_1:inst23.clock
clock => PS_DFF_1:inst24.clock
clock => PS_DFF_1:inst25.clock
clock => PS_DFF_1:inst26.clock
clock => PS_DFF_1:inst27.clock
clock => PS_DFF_1:inst28.clock
clock => PS_DFF_1:inst29.clock
clock => PS_DFF_1:inst55.clock
clock => PS_DFF_1:inst56.clock
clock => PS_DFF_1:inst57.clock
clock => PS_DFF_1:inst58.clock
clock => PS_DFF_1:inst59.clock
clock => PS_DFF_1:inst60.clock
clock => PS_DFF_1:inst61.clock
clock => PS_DFF_1:inst62.clock
clock => PS_DFF_1:inst30.clock
clock => PS_DFF_1:inst31.clock
clock => PS_DFF_1:inst32.clock
clock => PS_DFF_1:inst33.clock
clock => PS_DFF_1:inst34.clock
clock => PS_DFF_1:inst35.clock
clock => PS_DFF_1:inst36.clock
clock => PS_DFF_1:inst37.clock
clock => PS_DFF_1:inst64.clock
clock => PS_DFF_1:inst65.clock
clock => PS_DFF_1:inst66.clock
clock => PS_DFF_1:inst67.clock
clock => PS_DFF_1:inst68.clock
clock => PS_DFF_1:inst69.clock
clock => PS_DFF_1:inst70.clock
clock => PS_DFF_1:inst71.clock
clock => PS_DFF_1:inst38.clock
clock => PS_DFF_1:inst39.clock
clock => PS_DFF_1:inst40.clock
clock => PS_DFF_1:inst41.clock
clock => PS_DFF_1:inst42.clock
clock => PS_DFF_1:inst43.clock
clock => PS_DFF_1:inst44.clock
clock => PS_DFF_1:inst45.clock
clock => PS_DFF_1:inst73.clock
clock => PS_DFF_1:inst74.clock
clock => PS_DFF_1:inst75.clock
clock => PS_DFF_1:inst76.clock
clock => PS_DFF_1:inst77.clock
clock => PS_DFF_1:inst78.clock
clock => PS_DFF_1:inst79.clock
clock => PS_DFF_1:inst80.clock


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst64
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst64|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst37
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst37|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst36
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst36|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst35
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst35|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst34
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst34|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst33
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst33|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst32
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst32|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst31
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst31|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst30
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst30|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst62
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst62|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst61
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst61|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst60
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst60|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst59
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst59|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst58
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst58|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst57
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst57|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst56
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst56|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst55
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst55|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst29
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst29|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst28
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst28|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst27
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst27|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst26
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst26|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst25
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst25|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst24
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst24|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst23
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst23|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst22
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst22|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst53
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst53|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst52
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst52|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst51
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst51|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst50
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst50|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst49
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst49|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst48
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst48|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst47
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst47|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst46
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst46|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst21
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst21|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst20
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst20|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst19
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst19|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst18
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst18|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst17
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst17|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst16
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst16|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst15
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst14
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst14|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_Compare_14:inst12
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
dataa[11] => lpm_compare:lpm_compare_component.dataa[11]
dataa[12] => lpm_compare:lpm_compare_component.dataa[12]
dataa[13] => lpm_compare:lpm_compare_component.dataa[13]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
datab[11] => lpm_compare:lpm_compare_component.datab[11]
datab[12] => lpm_compare:lpm_compare_component.datab[12]
datab[13] => lpm_compare:lpm_compare_component.datab[13]
AgB <= lpm_compare:lpm_compare_component.AgB


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_Compare_14:inst12|lpm_compare:lpm_compare_component
dataa[0] => cmpr_4kg:auto_generated.dataa[0]
dataa[1] => cmpr_4kg:auto_generated.dataa[1]
dataa[2] => cmpr_4kg:auto_generated.dataa[2]
dataa[3] => cmpr_4kg:auto_generated.dataa[3]
dataa[4] => cmpr_4kg:auto_generated.dataa[4]
dataa[5] => cmpr_4kg:auto_generated.dataa[5]
dataa[6] => cmpr_4kg:auto_generated.dataa[6]
dataa[7] => cmpr_4kg:auto_generated.dataa[7]
dataa[8] => cmpr_4kg:auto_generated.dataa[8]
dataa[9] => cmpr_4kg:auto_generated.dataa[9]
dataa[10] => cmpr_4kg:auto_generated.dataa[10]
dataa[11] => cmpr_4kg:auto_generated.dataa[11]
dataa[12] => cmpr_4kg:auto_generated.dataa[12]
dataa[13] => cmpr_4kg:auto_generated.dataa[13]
datab[0] => cmpr_4kg:auto_generated.datab[0]
datab[1] => cmpr_4kg:auto_generated.datab[1]
datab[2] => cmpr_4kg:auto_generated.datab[2]
datab[3] => cmpr_4kg:auto_generated.datab[3]
datab[4] => cmpr_4kg:auto_generated.datab[4]
datab[5] => cmpr_4kg:auto_generated.datab[5]
datab[6] => cmpr_4kg:auto_generated.datab[6]
datab[7] => cmpr_4kg:auto_generated.datab[7]
datab[8] => cmpr_4kg:auto_generated.datab[8]
datab[9] => cmpr_4kg:auto_generated.datab[9]
datab[10] => cmpr_4kg:auto_generated.datab[10]
datab[11] => cmpr_4kg:auto_generated.datab[11]
datab[12] => cmpr_4kg:auto_generated.datab[12]
datab[13] => cmpr_4kg:auto_generated.datab[13]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_4kg:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_Compare_14:inst12|lpm_compare:lpm_compare_component|cmpr_4kg:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN28
dataa[1] => op_1.IN26
dataa[2] => op_1.IN24
dataa[3] => op_1.IN22
dataa[4] => op_1.IN20
dataa[5] => op_1.IN18
dataa[6] => op_1.IN16
dataa[7] => op_1.IN14
dataa[8] => op_1.IN12
dataa[9] => op_1.IN10
dataa[10] => op_1.IN8
dataa[11] => op_1.IN6
dataa[12] => op_1.IN4
dataa[13] => op_1.IN2
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
datab[13] => op_1.IN1


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst66
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst66|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst65
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst65|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst67
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst67|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst69
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst69|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst68
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst68|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst70
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst70|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst71
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst71|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst73
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst73|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst45
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst45|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst44
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst44|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst43
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst43|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst42
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst42|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst41
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst41|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst40
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst40|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst39
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst39|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst38
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst38|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst75
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst75|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst74
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst74|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst76
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst76|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst78
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst78|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst77
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst77|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst79
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst79|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst80
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst11|PS_DFF_1:inst80|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12
OUT <= inst81.DB_MAX_OUTPUT_PORT_TYPE
ADC_IN[0] => PS_Compare_14:inst12.dataa[0]
ADC_IN[1] => PS_Compare_14:inst12.dataa[1]
ADC_IN[2] => PS_Compare_14:inst12.dataa[2]
ADC_IN[3] => PS_Compare_14:inst12.dataa[3]
ADC_IN[4] => PS_Compare_14:inst12.dataa[4]
ADC_IN[5] => PS_Compare_14:inst12.dataa[5]
ADC_IN[6] => PS_Compare_14:inst12.dataa[6]
ADC_IN[7] => PS_Compare_14:inst12.dataa[7]
ADC_IN[8] => PS_Compare_14:inst12.dataa[8]
ADC_IN[9] => PS_Compare_14:inst12.dataa[9]
ADC_IN[10] => PS_Compare_14:inst12.dataa[10]
ADC_IN[11] => PS_Compare_14:inst12.dataa[11]
ADC_IN[12] => PS_Compare_14:inst12.dataa[12]
ADC_IN[13] => PS_Compare_14:inst12.dataa[13]
TH[0] => PS_Compare_14:inst12.datab[0]
TH[1] => PS_Compare_14:inst12.datab[1]
TH[2] => PS_Compare_14:inst12.datab[2]
TH[3] => PS_Compare_14:inst12.datab[3]
TH[4] => PS_Compare_14:inst12.datab[4]
TH[5] => PS_Compare_14:inst12.datab[5]
TH[6] => PS_Compare_14:inst12.datab[6]
TH[7] => PS_Compare_14:inst12.datab[7]
TH[8] => PS_Compare_14:inst12.datab[8]
TH[9] => PS_Compare_14:inst12.datab[9]
TH[10] => PS_Compare_14:inst12.datab[10]
TH[11] => PS_Compare_14:inst12.datab[11]
TH[12] => PS_Compare_14:inst12.datab[12]
TH[13] => PS_Compare_14:inst12.datab[13]
clock => PS_DFF_1:inst14.clock
clock => PS_DFF_1:inst15.clock
clock => PS_DFF_1:inst16.clock
clock => PS_DFF_1:inst17.clock
clock => PS_DFF_1:inst18.clock
clock => PS_DFF_1:inst19.clock
clock => PS_DFF_1:inst20.clock
clock => PS_DFF_1:inst21.clock
clock => PS_DFF_1:inst46.clock
clock => PS_DFF_1:inst47.clock
clock => PS_DFF_1:inst48.clock
clock => PS_DFF_1:inst49.clock
clock => PS_DFF_1:inst50.clock
clock => PS_DFF_1:inst51.clock
clock => PS_DFF_1:inst52.clock
clock => PS_DFF_1:inst53.clock
clock => PS_DFF_1:inst22.clock
clock => PS_DFF_1:inst23.clock
clock => PS_DFF_1:inst24.clock
clock => PS_DFF_1:inst25.clock
clock => PS_DFF_1:inst26.clock
clock => PS_DFF_1:inst27.clock
clock => PS_DFF_1:inst28.clock
clock => PS_DFF_1:inst29.clock
clock => PS_DFF_1:inst55.clock
clock => PS_DFF_1:inst56.clock
clock => PS_DFF_1:inst57.clock
clock => PS_DFF_1:inst58.clock
clock => PS_DFF_1:inst59.clock
clock => PS_DFF_1:inst60.clock
clock => PS_DFF_1:inst61.clock
clock => PS_DFF_1:inst62.clock
clock => PS_DFF_1:inst30.clock
clock => PS_DFF_1:inst31.clock
clock => PS_DFF_1:inst32.clock
clock => PS_DFF_1:inst33.clock
clock => PS_DFF_1:inst34.clock
clock => PS_DFF_1:inst35.clock
clock => PS_DFF_1:inst36.clock
clock => PS_DFF_1:inst37.clock
clock => PS_DFF_1:inst64.clock
clock => PS_DFF_1:inst65.clock
clock => PS_DFF_1:inst66.clock
clock => PS_DFF_1:inst67.clock
clock => PS_DFF_1:inst68.clock
clock => PS_DFF_1:inst69.clock
clock => PS_DFF_1:inst70.clock
clock => PS_DFF_1:inst71.clock
clock => PS_DFF_1:inst38.clock
clock => PS_DFF_1:inst39.clock
clock => PS_DFF_1:inst40.clock
clock => PS_DFF_1:inst41.clock
clock => PS_DFF_1:inst42.clock
clock => PS_DFF_1:inst43.clock
clock => PS_DFF_1:inst44.clock
clock => PS_DFF_1:inst45.clock
clock => PS_DFF_1:inst73.clock
clock => PS_DFF_1:inst74.clock
clock => PS_DFF_1:inst75.clock
clock => PS_DFF_1:inst76.clock
clock => PS_DFF_1:inst77.clock
clock => PS_DFF_1:inst78.clock
clock => PS_DFF_1:inst79.clock
clock => PS_DFF_1:inst80.clock


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst64
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst64|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst37
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst37|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst36
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst36|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst35
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst35|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst34
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst34|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst33
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst33|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst32
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst32|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst31
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst31|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst30
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst30|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst62
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst62|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst61
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst61|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst60
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst60|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst59
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst59|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst58
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst58|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst57
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst57|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst56
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst56|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst55
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst55|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst29
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst29|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst28
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst28|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst27
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst27|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst26
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst26|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst25
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst25|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst24
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst24|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst23
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst23|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst22
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst22|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst53
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst53|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst52
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst52|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst51
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst51|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst50
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst50|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst49
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst49|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst48
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst48|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst47
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst47|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst46
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst46|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst21
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst21|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst20
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst20|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst19
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst19|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst18
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst18|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst17
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst17|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst16
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst16|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst15
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst14
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst14|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_Compare_14:inst12
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
dataa[11] => lpm_compare:lpm_compare_component.dataa[11]
dataa[12] => lpm_compare:lpm_compare_component.dataa[12]
dataa[13] => lpm_compare:lpm_compare_component.dataa[13]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
datab[11] => lpm_compare:lpm_compare_component.datab[11]
datab[12] => lpm_compare:lpm_compare_component.datab[12]
datab[13] => lpm_compare:lpm_compare_component.datab[13]
AgB <= lpm_compare:lpm_compare_component.AgB


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_Compare_14:inst12|lpm_compare:lpm_compare_component
dataa[0] => cmpr_4kg:auto_generated.dataa[0]
dataa[1] => cmpr_4kg:auto_generated.dataa[1]
dataa[2] => cmpr_4kg:auto_generated.dataa[2]
dataa[3] => cmpr_4kg:auto_generated.dataa[3]
dataa[4] => cmpr_4kg:auto_generated.dataa[4]
dataa[5] => cmpr_4kg:auto_generated.dataa[5]
dataa[6] => cmpr_4kg:auto_generated.dataa[6]
dataa[7] => cmpr_4kg:auto_generated.dataa[7]
dataa[8] => cmpr_4kg:auto_generated.dataa[8]
dataa[9] => cmpr_4kg:auto_generated.dataa[9]
dataa[10] => cmpr_4kg:auto_generated.dataa[10]
dataa[11] => cmpr_4kg:auto_generated.dataa[11]
dataa[12] => cmpr_4kg:auto_generated.dataa[12]
dataa[13] => cmpr_4kg:auto_generated.dataa[13]
datab[0] => cmpr_4kg:auto_generated.datab[0]
datab[1] => cmpr_4kg:auto_generated.datab[1]
datab[2] => cmpr_4kg:auto_generated.datab[2]
datab[3] => cmpr_4kg:auto_generated.datab[3]
datab[4] => cmpr_4kg:auto_generated.datab[4]
datab[5] => cmpr_4kg:auto_generated.datab[5]
datab[6] => cmpr_4kg:auto_generated.datab[6]
datab[7] => cmpr_4kg:auto_generated.datab[7]
datab[8] => cmpr_4kg:auto_generated.datab[8]
datab[9] => cmpr_4kg:auto_generated.datab[9]
datab[10] => cmpr_4kg:auto_generated.datab[10]
datab[11] => cmpr_4kg:auto_generated.datab[11]
datab[12] => cmpr_4kg:auto_generated.datab[12]
datab[13] => cmpr_4kg:auto_generated.datab[13]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_4kg:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_Compare_14:inst12|lpm_compare:lpm_compare_component|cmpr_4kg:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN28
dataa[1] => op_1.IN26
dataa[2] => op_1.IN24
dataa[3] => op_1.IN22
dataa[4] => op_1.IN20
dataa[5] => op_1.IN18
dataa[6] => op_1.IN16
dataa[7] => op_1.IN14
dataa[8] => op_1.IN12
dataa[9] => op_1.IN10
dataa[10] => op_1.IN8
dataa[11] => op_1.IN6
dataa[12] => op_1.IN4
dataa[13] => op_1.IN2
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
datab[13] => op_1.IN1


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst66
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst66|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst65
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst65|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst67
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst67|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst69
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst69|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst68
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst68|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst70
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst70|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst71
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst71|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst73
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst73|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst45
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst45|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst44
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst44|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst43
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst43|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst42
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst42|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst41
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst41|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst40
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst40|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst39
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst39|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst38
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst38|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst75
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst75|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst74
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst74|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst76
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst76|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst78
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst78|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst77
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst77|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst79
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst79|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst80
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst12|PS_DFF_1:inst80|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13
OUT <= inst81.DB_MAX_OUTPUT_PORT_TYPE
ADC_IN[0] => PS_Compare_14:inst12.dataa[0]
ADC_IN[1] => PS_Compare_14:inst12.dataa[1]
ADC_IN[2] => PS_Compare_14:inst12.dataa[2]
ADC_IN[3] => PS_Compare_14:inst12.dataa[3]
ADC_IN[4] => PS_Compare_14:inst12.dataa[4]
ADC_IN[5] => PS_Compare_14:inst12.dataa[5]
ADC_IN[6] => PS_Compare_14:inst12.dataa[6]
ADC_IN[7] => PS_Compare_14:inst12.dataa[7]
ADC_IN[8] => PS_Compare_14:inst12.dataa[8]
ADC_IN[9] => PS_Compare_14:inst12.dataa[9]
ADC_IN[10] => PS_Compare_14:inst12.dataa[10]
ADC_IN[11] => PS_Compare_14:inst12.dataa[11]
ADC_IN[12] => PS_Compare_14:inst12.dataa[12]
ADC_IN[13] => PS_Compare_14:inst12.dataa[13]
TH[0] => PS_Compare_14:inst12.datab[0]
TH[1] => PS_Compare_14:inst12.datab[1]
TH[2] => PS_Compare_14:inst12.datab[2]
TH[3] => PS_Compare_14:inst12.datab[3]
TH[4] => PS_Compare_14:inst12.datab[4]
TH[5] => PS_Compare_14:inst12.datab[5]
TH[6] => PS_Compare_14:inst12.datab[6]
TH[7] => PS_Compare_14:inst12.datab[7]
TH[8] => PS_Compare_14:inst12.datab[8]
TH[9] => PS_Compare_14:inst12.datab[9]
TH[10] => PS_Compare_14:inst12.datab[10]
TH[11] => PS_Compare_14:inst12.datab[11]
TH[12] => PS_Compare_14:inst12.datab[12]
TH[13] => PS_Compare_14:inst12.datab[13]
clock => PS_DFF_1:inst14.clock
clock => PS_DFF_1:inst15.clock
clock => PS_DFF_1:inst16.clock
clock => PS_DFF_1:inst17.clock
clock => PS_DFF_1:inst18.clock
clock => PS_DFF_1:inst19.clock
clock => PS_DFF_1:inst20.clock
clock => PS_DFF_1:inst21.clock
clock => PS_DFF_1:inst46.clock
clock => PS_DFF_1:inst47.clock
clock => PS_DFF_1:inst48.clock
clock => PS_DFF_1:inst49.clock
clock => PS_DFF_1:inst50.clock
clock => PS_DFF_1:inst51.clock
clock => PS_DFF_1:inst52.clock
clock => PS_DFF_1:inst53.clock
clock => PS_DFF_1:inst22.clock
clock => PS_DFF_1:inst23.clock
clock => PS_DFF_1:inst24.clock
clock => PS_DFF_1:inst25.clock
clock => PS_DFF_1:inst26.clock
clock => PS_DFF_1:inst27.clock
clock => PS_DFF_1:inst28.clock
clock => PS_DFF_1:inst29.clock
clock => PS_DFF_1:inst55.clock
clock => PS_DFF_1:inst56.clock
clock => PS_DFF_1:inst57.clock
clock => PS_DFF_1:inst58.clock
clock => PS_DFF_1:inst59.clock
clock => PS_DFF_1:inst60.clock
clock => PS_DFF_1:inst61.clock
clock => PS_DFF_1:inst62.clock
clock => PS_DFF_1:inst30.clock
clock => PS_DFF_1:inst31.clock
clock => PS_DFF_1:inst32.clock
clock => PS_DFF_1:inst33.clock
clock => PS_DFF_1:inst34.clock
clock => PS_DFF_1:inst35.clock
clock => PS_DFF_1:inst36.clock
clock => PS_DFF_1:inst37.clock
clock => PS_DFF_1:inst64.clock
clock => PS_DFF_1:inst65.clock
clock => PS_DFF_1:inst66.clock
clock => PS_DFF_1:inst67.clock
clock => PS_DFF_1:inst68.clock
clock => PS_DFF_1:inst69.clock
clock => PS_DFF_1:inst70.clock
clock => PS_DFF_1:inst71.clock
clock => PS_DFF_1:inst38.clock
clock => PS_DFF_1:inst39.clock
clock => PS_DFF_1:inst40.clock
clock => PS_DFF_1:inst41.clock
clock => PS_DFF_1:inst42.clock
clock => PS_DFF_1:inst43.clock
clock => PS_DFF_1:inst44.clock
clock => PS_DFF_1:inst45.clock
clock => PS_DFF_1:inst73.clock
clock => PS_DFF_1:inst74.clock
clock => PS_DFF_1:inst75.clock
clock => PS_DFF_1:inst76.clock
clock => PS_DFF_1:inst77.clock
clock => PS_DFF_1:inst78.clock
clock => PS_DFF_1:inst79.clock
clock => PS_DFF_1:inst80.clock


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst64
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst64|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst37
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst37|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst36
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst36|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst35
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst35|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst34
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst34|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst33
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst33|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst32
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst32|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst31
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst31|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst30
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst30|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst62
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst62|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst61
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst61|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst60
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst60|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst59
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst59|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst58
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst58|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst57
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst57|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst56
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst56|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst55
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst55|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst29
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst29|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst28
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst28|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst27
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst27|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst26
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst26|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst25
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst25|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst24
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst24|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst23
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst23|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst22
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst22|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst53
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst53|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst52
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst52|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst51
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst51|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst50
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst50|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst49
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst49|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst48
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst48|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst47
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst47|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst46
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst46|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst21
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst21|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst20
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst20|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst19
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst19|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst18
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst18|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst17
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst17|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst16
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst16|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst15
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst14
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst14|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_Compare_14:inst12
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
dataa[11] => lpm_compare:lpm_compare_component.dataa[11]
dataa[12] => lpm_compare:lpm_compare_component.dataa[12]
dataa[13] => lpm_compare:lpm_compare_component.dataa[13]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
datab[11] => lpm_compare:lpm_compare_component.datab[11]
datab[12] => lpm_compare:lpm_compare_component.datab[12]
datab[13] => lpm_compare:lpm_compare_component.datab[13]
AgB <= lpm_compare:lpm_compare_component.AgB


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_Compare_14:inst12|lpm_compare:lpm_compare_component
dataa[0] => cmpr_4kg:auto_generated.dataa[0]
dataa[1] => cmpr_4kg:auto_generated.dataa[1]
dataa[2] => cmpr_4kg:auto_generated.dataa[2]
dataa[3] => cmpr_4kg:auto_generated.dataa[3]
dataa[4] => cmpr_4kg:auto_generated.dataa[4]
dataa[5] => cmpr_4kg:auto_generated.dataa[5]
dataa[6] => cmpr_4kg:auto_generated.dataa[6]
dataa[7] => cmpr_4kg:auto_generated.dataa[7]
dataa[8] => cmpr_4kg:auto_generated.dataa[8]
dataa[9] => cmpr_4kg:auto_generated.dataa[9]
dataa[10] => cmpr_4kg:auto_generated.dataa[10]
dataa[11] => cmpr_4kg:auto_generated.dataa[11]
dataa[12] => cmpr_4kg:auto_generated.dataa[12]
dataa[13] => cmpr_4kg:auto_generated.dataa[13]
datab[0] => cmpr_4kg:auto_generated.datab[0]
datab[1] => cmpr_4kg:auto_generated.datab[1]
datab[2] => cmpr_4kg:auto_generated.datab[2]
datab[3] => cmpr_4kg:auto_generated.datab[3]
datab[4] => cmpr_4kg:auto_generated.datab[4]
datab[5] => cmpr_4kg:auto_generated.datab[5]
datab[6] => cmpr_4kg:auto_generated.datab[6]
datab[7] => cmpr_4kg:auto_generated.datab[7]
datab[8] => cmpr_4kg:auto_generated.datab[8]
datab[9] => cmpr_4kg:auto_generated.datab[9]
datab[10] => cmpr_4kg:auto_generated.datab[10]
datab[11] => cmpr_4kg:auto_generated.datab[11]
datab[12] => cmpr_4kg:auto_generated.datab[12]
datab[13] => cmpr_4kg:auto_generated.datab[13]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_4kg:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_Compare_14:inst12|lpm_compare:lpm_compare_component|cmpr_4kg:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN28
dataa[1] => op_1.IN26
dataa[2] => op_1.IN24
dataa[3] => op_1.IN22
dataa[4] => op_1.IN20
dataa[5] => op_1.IN18
dataa[6] => op_1.IN16
dataa[7] => op_1.IN14
dataa[8] => op_1.IN12
dataa[9] => op_1.IN10
dataa[10] => op_1.IN8
dataa[11] => op_1.IN6
dataa[12] => op_1.IN4
dataa[13] => op_1.IN2
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
datab[13] => op_1.IN1


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst66
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst66|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst65
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst65|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst67
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst67|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst69
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst69|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst68
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst68|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst70
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst70|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst71
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst71|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst73
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst73|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst45
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst45|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst44
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst44|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst43
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst43|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst42
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst42|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst41
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst41|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst40
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst40|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst39
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst39|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst38
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst38|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst75
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst75|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst74
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst74|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst76
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst76|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst78
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst78|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst77
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst77|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst79
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst79|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst80
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst13|PS_DFF_1:inst80|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14
OUT <= inst81.DB_MAX_OUTPUT_PORT_TYPE
ADC_IN[0] => PS_Compare_14:inst12.dataa[0]
ADC_IN[1] => PS_Compare_14:inst12.dataa[1]
ADC_IN[2] => PS_Compare_14:inst12.dataa[2]
ADC_IN[3] => PS_Compare_14:inst12.dataa[3]
ADC_IN[4] => PS_Compare_14:inst12.dataa[4]
ADC_IN[5] => PS_Compare_14:inst12.dataa[5]
ADC_IN[6] => PS_Compare_14:inst12.dataa[6]
ADC_IN[7] => PS_Compare_14:inst12.dataa[7]
ADC_IN[8] => PS_Compare_14:inst12.dataa[8]
ADC_IN[9] => PS_Compare_14:inst12.dataa[9]
ADC_IN[10] => PS_Compare_14:inst12.dataa[10]
ADC_IN[11] => PS_Compare_14:inst12.dataa[11]
ADC_IN[12] => PS_Compare_14:inst12.dataa[12]
ADC_IN[13] => PS_Compare_14:inst12.dataa[13]
TH[0] => PS_Compare_14:inst12.datab[0]
TH[1] => PS_Compare_14:inst12.datab[1]
TH[2] => PS_Compare_14:inst12.datab[2]
TH[3] => PS_Compare_14:inst12.datab[3]
TH[4] => PS_Compare_14:inst12.datab[4]
TH[5] => PS_Compare_14:inst12.datab[5]
TH[6] => PS_Compare_14:inst12.datab[6]
TH[7] => PS_Compare_14:inst12.datab[7]
TH[8] => PS_Compare_14:inst12.datab[8]
TH[9] => PS_Compare_14:inst12.datab[9]
TH[10] => PS_Compare_14:inst12.datab[10]
TH[11] => PS_Compare_14:inst12.datab[11]
TH[12] => PS_Compare_14:inst12.datab[12]
TH[13] => PS_Compare_14:inst12.datab[13]
clock => PS_DFF_1:inst14.clock
clock => PS_DFF_1:inst15.clock
clock => PS_DFF_1:inst16.clock
clock => PS_DFF_1:inst17.clock
clock => PS_DFF_1:inst18.clock
clock => PS_DFF_1:inst19.clock
clock => PS_DFF_1:inst20.clock
clock => PS_DFF_1:inst21.clock
clock => PS_DFF_1:inst46.clock
clock => PS_DFF_1:inst47.clock
clock => PS_DFF_1:inst48.clock
clock => PS_DFF_1:inst49.clock
clock => PS_DFF_1:inst50.clock
clock => PS_DFF_1:inst51.clock
clock => PS_DFF_1:inst52.clock
clock => PS_DFF_1:inst53.clock
clock => PS_DFF_1:inst22.clock
clock => PS_DFF_1:inst23.clock
clock => PS_DFF_1:inst24.clock
clock => PS_DFF_1:inst25.clock
clock => PS_DFF_1:inst26.clock
clock => PS_DFF_1:inst27.clock
clock => PS_DFF_1:inst28.clock
clock => PS_DFF_1:inst29.clock
clock => PS_DFF_1:inst55.clock
clock => PS_DFF_1:inst56.clock
clock => PS_DFF_1:inst57.clock
clock => PS_DFF_1:inst58.clock
clock => PS_DFF_1:inst59.clock
clock => PS_DFF_1:inst60.clock
clock => PS_DFF_1:inst61.clock
clock => PS_DFF_1:inst62.clock
clock => PS_DFF_1:inst30.clock
clock => PS_DFF_1:inst31.clock
clock => PS_DFF_1:inst32.clock
clock => PS_DFF_1:inst33.clock
clock => PS_DFF_1:inst34.clock
clock => PS_DFF_1:inst35.clock
clock => PS_DFF_1:inst36.clock
clock => PS_DFF_1:inst37.clock
clock => PS_DFF_1:inst64.clock
clock => PS_DFF_1:inst65.clock
clock => PS_DFF_1:inst66.clock
clock => PS_DFF_1:inst67.clock
clock => PS_DFF_1:inst68.clock
clock => PS_DFF_1:inst69.clock
clock => PS_DFF_1:inst70.clock
clock => PS_DFF_1:inst71.clock
clock => PS_DFF_1:inst38.clock
clock => PS_DFF_1:inst39.clock
clock => PS_DFF_1:inst40.clock
clock => PS_DFF_1:inst41.clock
clock => PS_DFF_1:inst42.clock
clock => PS_DFF_1:inst43.clock
clock => PS_DFF_1:inst44.clock
clock => PS_DFF_1:inst45.clock
clock => PS_DFF_1:inst73.clock
clock => PS_DFF_1:inst74.clock
clock => PS_DFF_1:inst75.clock
clock => PS_DFF_1:inst76.clock
clock => PS_DFF_1:inst77.clock
clock => PS_DFF_1:inst78.clock
clock => PS_DFF_1:inst79.clock
clock => PS_DFF_1:inst80.clock


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst64
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst64|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst37
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst37|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst36
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst36|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst35
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst35|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst34
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst34|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst33
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst33|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst32
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst32|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst31
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst31|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst30
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst30|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst62
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst62|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst61
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst61|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst60
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst60|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst59
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst59|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst58
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst58|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst57
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst57|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst56
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst56|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst55
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst55|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst29
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst29|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst28
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst28|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst27
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst27|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst26
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst26|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst25
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst25|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst24
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst24|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst23
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst23|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst22
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst22|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst53
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst53|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst52
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst52|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst51
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst51|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst50
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst50|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst49
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst49|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst48
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst48|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst47
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst47|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst46
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst46|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst21
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst21|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst20
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst20|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst19
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst19|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst18
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst18|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst17
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst17|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst16
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst16|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst15
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst14
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst14|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_Compare_14:inst12
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
dataa[11] => lpm_compare:lpm_compare_component.dataa[11]
dataa[12] => lpm_compare:lpm_compare_component.dataa[12]
dataa[13] => lpm_compare:lpm_compare_component.dataa[13]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
datab[11] => lpm_compare:lpm_compare_component.datab[11]
datab[12] => lpm_compare:lpm_compare_component.datab[12]
datab[13] => lpm_compare:lpm_compare_component.datab[13]
AgB <= lpm_compare:lpm_compare_component.AgB


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_Compare_14:inst12|lpm_compare:lpm_compare_component
dataa[0] => cmpr_4kg:auto_generated.dataa[0]
dataa[1] => cmpr_4kg:auto_generated.dataa[1]
dataa[2] => cmpr_4kg:auto_generated.dataa[2]
dataa[3] => cmpr_4kg:auto_generated.dataa[3]
dataa[4] => cmpr_4kg:auto_generated.dataa[4]
dataa[5] => cmpr_4kg:auto_generated.dataa[5]
dataa[6] => cmpr_4kg:auto_generated.dataa[6]
dataa[7] => cmpr_4kg:auto_generated.dataa[7]
dataa[8] => cmpr_4kg:auto_generated.dataa[8]
dataa[9] => cmpr_4kg:auto_generated.dataa[9]
dataa[10] => cmpr_4kg:auto_generated.dataa[10]
dataa[11] => cmpr_4kg:auto_generated.dataa[11]
dataa[12] => cmpr_4kg:auto_generated.dataa[12]
dataa[13] => cmpr_4kg:auto_generated.dataa[13]
datab[0] => cmpr_4kg:auto_generated.datab[0]
datab[1] => cmpr_4kg:auto_generated.datab[1]
datab[2] => cmpr_4kg:auto_generated.datab[2]
datab[3] => cmpr_4kg:auto_generated.datab[3]
datab[4] => cmpr_4kg:auto_generated.datab[4]
datab[5] => cmpr_4kg:auto_generated.datab[5]
datab[6] => cmpr_4kg:auto_generated.datab[6]
datab[7] => cmpr_4kg:auto_generated.datab[7]
datab[8] => cmpr_4kg:auto_generated.datab[8]
datab[9] => cmpr_4kg:auto_generated.datab[9]
datab[10] => cmpr_4kg:auto_generated.datab[10]
datab[11] => cmpr_4kg:auto_generated.datab[11]
datab[12] => cmpr_4kg:auto_generated.datab[12]
datab[13] => cmpr_4kg:auto_generated.datab[13]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_4kg:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_Compare_14:inst12|lpm_compare:lpm_compare_component|cmpr_4kg:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN28
dataa[1] => op_1.IN26
dataa[2] => op_1.IN24
dataa[3] => op_1.IN22
dataa[4] => op_1.IN20
dataa[5] => op_1.IN18
dataa[6] => op_1.IN16
dataa[7] => op_1.IN14
dataa[8] => op_1.IN12
dataa[9] => op_1.IN10
dataa[10] => op_1.IN8
dataa[11] => op_1.IN6
dataa[12] => op_1.IN4
dataa[13] => op_1.IN2
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
datab[13] => op_1.IN1


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst66
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst66|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst65
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst65|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst67
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst67|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst69
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst69|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst68
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst68|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst70
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst70|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst71
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst71|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst73
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst73|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst45
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst45|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst44
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst44|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst43
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst43|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst42
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst42|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst41
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst41|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst40
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst40|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst39
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst39|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst38
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst38|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst75
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst75|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst74
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst74|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst76
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst76|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst78
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst78|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst77
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst77|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst79
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst79|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst80
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst14|PS_DFF_1:inst80|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15
OUT <= inst81.DB_MAX_OUTPUT_PORT_TYPE
ADC_IN[0] => PS_Compare_14:inst12.dataa[0]
ADC_IN[1] => PS_Compare_14:inst12.dataa[1]
ADC_IN[2] => PS_Compare_14:inst12.dataa[2]
ADC_IN[3] => PS_Compare_14:inst12.dataa[3]
ADC_IN[4] => PS_Compare_14:inst12.dataa[4]
ADC_IN[5] => PS_Compare_14:inst12.dataa[5]
ADC_IN[6] => PS_Compare_14:inst12.dataa[6]
ADC_IN[7] => PS_Compare_14:inst12.dataa[7]
ADC_IN[8] => PS_Compare_14:inst12.dataa[8]
ADC_IN[9] => PS_Compare_14:inst12.dataa[9]
ADC_IN[10] => PS_Compare_14:inst12.dataa[10]
ADC_IN[11] => PS_Compare_14:inst12.dataa[11]
ADC_IN[12] => PS_Compare_14:inst12.dataa[12]
ADC_IN[13] => PS_Compare_14:inst12.dataa[13]
TH[0] => PS_Compare_14:inst12.datab[0]
TH[1] => PS_Compare_14:inst12.datab[1]
TH[2] => PS_Compare_14:inst12.datab[2]
TH[3] => PS_Compare_14:inst12.datab[3]
TH[4] => PS_Compare_14:inst12.datab[4]
TH[5] => PS_Compare_14:inst12.datab[5]
TH[6] => PS_Compare_14:inst12.datab[6]
TH[7] => PS_Compare_14:inst12.datab[7]
TH[8] => PS_Compare_14:inst12.datab[8]
TH[9] => PS_Compare_14:inst12.datab[9]
TH[10] => PS_Compare_14:inst12.datab[10]
TH[11] => PS_Compare_14:inst12.datab[11]
TH[12] => PS_Compare_14:inst12.datab[12]
TH[13] => PS_Compare_14:inst12.datab[13]
clock => PS_DFF_1:inst14.clock
clock => PS_DFF_1:inst15.clock
clock => PS_DFF_1:inst16.clock
clock => PS_DFF_1:inst17.clock
clock => PS_DFF_1:inst18.clock
clock => PS_DFF_1:inst19.clock
clock => PS_DFF_1:inst20.clock
clock => PS_DFF_1:inst21.clock
clock => PS_DFF_1:inst46.clock
clock => PS_DFF_1:inst47.clock
clock => PS_DFF_1:inst48.clock
clock => PS_DFF_1:inst49.clock
clock => PS_DFF_1:inst50.clock
clock => PS_DFF_1:inst51.clock
clock => PS_DFF_1:inst52.clock
clock => PS_DFF_1:inst53.clock
clock => PS_DFF_1:inst22.clock
clock => PS_DFF_1:inst23.clock
clock => PS_DFF_1:inst24.clock
clock => PS_DFF_1:inst25.clock
clock => PS_DFF_1:inst26.clock
clock => PS_DFF_1:inst27.clock
clock => PS_DFF_1:inst28.clock
clock => PS_DFF_1:inst29.clock
clock => PS_DFF_1:inst55.clock
clock => PS_DFF_1:inst56.clock
clock => PS_DFF_1:inst57.clock
clock => PS_DFF_1:inst58.clock
clock => PS_DFF_1:inst59.clock
clock => PS_DFF_1:inst60.clock
clock => PS_DFF_1:inst61.clock
clock => PS_DFF_1:inst62.clock
clock => PS_DFF_1:inst30.clock
clock => PS_DFF_1:inst31.clock
clock => PS_DFF_1:inst32.clock
clock => PS_DFF_1:inst33.clock
clock => PS_DFF_1:inst34.clock
clock => PS_DFF_1:inst35.clock
clock => PS_DFF_1:inst36.clock
clock => PS_DFF_1:inst37.clock
clock => PS_DFF_1:inst64.clock
clock => PS_DFF_1:inst65.clock
clock => PS_DFF_1:inst66.clock
clock => PS_DFF_1:inst67.clock
clock => PS_DFF_1:inst68.clock
clock => PS_DFF_1:inst69.clock
clock => PS_DFF_1:inst70.clock
clock => PS_DFF_1:inst71.clock
clock => PS_DFF_1:inst38.clock
clock => PS_DFF_1:inst39.clock
clock => PS_DFF_1:inst40.clock
clock => PS_DFF_1:inst41.clock
clock => PS_DFF_1:inst42.clock
clock => PS_DFF_1:inst43.clock
clock => PS_DFF_1:inst44.clock
clock => PS_DFF_1:inst45.clock
clock => PS_DFF_1:inst73.clock
clock => PS_DFF_1:inst74.clock
clock => PS_DFF_1:inst75.clock
clock => PS_DFF_1:inst76.clock
clock => PS_DFF_1:inst77.clock
clock => PS_DFF_1:inst78.clock
clock => PS_DFF_1:inst79.clock
clock => PS_DFF_1:inst80.clock


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst64
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst64|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst37
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst37|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst36
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst36|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst35
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst35|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst34
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst34|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst33
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst33|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst32
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst32|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst31
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst31|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst30
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst30|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst62
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst62|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst61
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst61|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst60
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst60|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst59
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst59|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst58
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst58|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst57
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst57|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst56
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst56|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst55
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst55|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst29
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst29|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst28
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst28|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst27
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst27|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst26
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst26|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst25
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst25|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst24
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst24|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst23
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst23|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst22
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst22|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst53
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst53|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst52
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst52|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst51
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst51|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst50
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst50|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst49
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst49|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst48
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst48|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst47
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst47|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst46
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst46|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst21
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst21|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst20
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst20|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst19
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst19|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst18
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst18|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst17
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst17|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst16
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst16|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst15
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst14
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst14|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_Compare_14:inst12
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
dataa[11] => lpm_compare:lpm_compare_component.dataa[11]
dataa[12] => lpm_compare:lpm_compare_component.dataa[12]
dataa[13] => lpm_compare:lpm_compare_component.dataa[13]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
datab[11] => lpm_compare:lpm_compare_component.datab[11]
datab[12] => lpm_compare:lpm_compare_component.datab[12]
datab[13] => lpm_compare:lpm_compare_component.datab[13]
AgB <= lpm_compare:lpm_compare_component.AgB


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_Compare_14:inst12|lpm_compare:lpm_compare_component
dataa[0] => cmpr_4kg:auto_generated.dataa[0]
dataa[1] => cmpr_4kg:auto_generated.dataa[1]
dataa[2] => cmpr_4kg:auto_generated.dataa[2]
dataa[3] => cmpr_4kg:auto_generated.dataa[3]
dataa[4] => cmpr_4kg:auto_generated.dataa[4]
dataa[5] => cmpr_4kg:auto_generated.dataa[5]
dataa[6] => cmpr_4kg:auto_generated.dataa[6]
dataa[7] => cmpr_4kg:auto_generated.dataa[7]
dataa[8] => cmpr_4kg:auto_generated.dataa[8]
dataa[9] => cmpr_4kg:auto_generated.dataa[9]
dataa[10] => cmpr_4kg:auto_generated.dataa[10]
dataa[11] => cmpr_4kg:auto_generated.dataa[11]
dataa[12] => cmpr_4kg:auto_generated.dataa[12]
dataa[13] => cmpr_4kg:auto_generated.dataa[13]
datab[0] => cmpr_4kg:auto_generated.datab[0]
datab[1] => cmpr_4kg:auto_generated.datab[1]
datab[2] => cmpr_4kg:auto_generated.datab[2]
datab[3] => cmpr_4kg:auto_generated.datab[3]
datab[4] => cmpr_4kg:auto_generated.datab[4]
datab[5] => cmpr_4kg:auto_generated.datab[5]
datab[6] => cmpr_4kg:auto_generated.datab[6]
datab[7] => cmpr_4kg:auto_generated.datab[7]
datab[8] => cmpr_4kg:auto_generated.datab[8]
datab[9] => cmpr_4kg:auto_generated.datab[9]
datab[10] => cmpr_4kg:auto_generated.datab[10]
datab[11] => cmpr_4kg:auto_generated.datab[11]
datab[12] => cmpr_4kg:auto_generated.datab[12]
datab[13] => cmpr_4kg:auto_generated.datab[13]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_4kg:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_Compare_14:inst12|lpm_compare:lpm_compare_component|cmpr_4kg:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN28
dataa[1] => op_1.IN26
dataa[2] => op_1.IN24
dataa[3] => op_1.IN22
dataa[4] => op_1.IN20
dataa[5] => op_1.IN18
dataa[6] => op_1.IN16
dataa[7] => op_1.IN14
dataa[8] => op_1.IN12
dataa[9] => op_1.IN10
dataa[10] => op_1.IN8
dataa[11] => op_1.IN6
dataa[12] => op_1.IN4
dataa[13] => op_1.IN2
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
datab[13] => op_1.IN1


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst66
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst66|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst65
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst65|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst67
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst67|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst69
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst69|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst68
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst68|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst70
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst70|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst71
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst71|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst73
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst73|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst45
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst45|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst44
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst44|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst43
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst43|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst42
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst42|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst41
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst41|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst40
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst40|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst39
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst39|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst38
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst38|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst75
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst75|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst74
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst74|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst76
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst76|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst78
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst78|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst77
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst77|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst79
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst79|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst80
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst15|PS_DFF_1:inst80|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16
OUT <= inst81.DB_MAX_OUTPUT_PORT_TYPE
ADC_IN[0] => PS_Compare_14:inst12.dataa[0]
ADC_IN[1] => PS_Compare_14:inst12.dataa[1]
ADC_IN[2] => PS_Compare_14:inst12.dataa[2]
ADC_IN[3] => PS_Compare_14:inst12.dataa[3]
ADC_IN[4] => PS_Compare_14:inst12.dataa[4]
ADC_IN[5] => PS_Compare_14:inst12.dataa[5]
ADC_IN[6] => PS_Compare_14:inst12.dataa[6]
ADC_IN[7] => PS_Compare_14:inst12.dataa[7]
ADC_IN[8] => PS_Compare_14:inst12.dataa[8]
ADC_IN[9] => PS_Compare_14:inst12.dataa[9]
ADC_IN[10] => PS_Compare_14:inst12.dataa[10]
ADC_IN[11] => PS_Compare_14:inst12.dataa[11]
ADC_IN[12] => PS_Compare_14:inst12.dataa[12]
ADC_IN[13] => PS_Compare_14:inst12.dataa[13]
TH[0] => PS_Compare_14:inst12.datab[0]
TH[1] => PS_Compare_14:inst12.datab[1]
TH[2] => PS_Compare_14:inst12.datab[2]
TH[3] => PS_Compare_14:inst12.datab[3]
TH[4] => PS_Compare_14:inst12.datab[4]
TH[5] => PS_Compare_14:inst12.datab[5]
TH[6] => PS_Compare_14:inst12.datab[6]
TH[7] => PS_Compare_14:inst12.datab[7]
TH[8] => PS_Compare_14:inst12.datab[8]
TH[9] => PS_Compare_14:inst12.datab[9]
TH[10] => PS_Compare_14:inst12.datab[10]
TH[11] => PS_Compare_14:inst12.datab[11]
TH[12] => PS_Compare_14:inst12.datab[12]
TH[13] => PS_Compare_14:inst12.datab[13]
clock => PS_DFF_1:inst14.clock
clock => PS_DFF_1:inst15.clock
clock => PS_DFF_1:inst16.clock
clock => PS_DFF_1:inst17.clock
clock => PS_DFF_1:inst18.clock
clock => PS_DFF_1:inst19.clock
clock => PS_DFF_1:inst20.clock
clock => PS_DFF_1:inst21.clock
clock => PS_DFF_1:inst46.clock
clock => PS_DFF_1:inst47.clock
clock => PS_DFF_1:inst48.clock
clock => PS_DFF_1:inst49.clock
clock => PS_DFF_1:inst50.clock
clock => PS_DFF_1:inst51.clock
clock => PS_DFF_1:inst52.clock
clock => PS_DFF_1:inst53.clock
clock => PS_DFF_1:inst22.clock
clock => PS_DFF_1:inst23.clock
clock => PS_DFF_1:inst24.clock
clock => PS_DFF_1:inst25.clock
clock => PS_DFF_1:inst26.clock
clock => PS_DFF_1:inst27.clock
clock => PS_DFF_1:inst28.clock
clock => PS_DFF_1:inst29.clock
clock => PS_DFF_1:inst55.clock
clock => PS_DFF_1:inst56.clock
clock => PS_DFF_1:inst57.clock
clock => PS_DFF_1:inst58.clock
clock => PS_DFF_1:inst59.clock
clock => PS_DFF_1:inst60.clock
clock => PS_DFF_1:inst61.clock
clock => PS_DFF_1:inst62.clock
clock => PS_DFF_1:inst30.clock
clock => PS_DFF_1:inst31.clock
clock => PS_DFF_1:inst32.clock
clock => PS_DFF_1:inst33.clock
clock => PS_DFF_1:inst34.clock
clock => PS_DFF_1:inst35.clock
clock => PS_DFF_1:inst36.clock
clock => PS_DFF_1:inst37.clock
clock => PS_DFF_1:inst64.clock
clock => PS_DFF_1:inst65.clock
clock => PS_DFF_1:inst66.clock
clock => PS_DFF_1:inst67.clock
clock => PS_DFF_1:inst68.clock
clock => PS_DFF_1:inst69.clock
clock => PS_DFF_1:inst70.clock
clock => PS_DFF_1:inst71.clock
clock => PS_DFF_1:inst38.clock
clock => PS_DFF_1:inst39.clock
clock => PS_DFF_1:inst40.clock
clock => PS_DFF_1:inst41.clock
clock => PS_DFF_1:inst42.clock
clock => PS_DFF_1:inst43.clock
clock => PS_DFF_1:inst44.clock
clock => PS_DFF_1:inst45.clock
clock => PS_DFF_1:inst73.clock
clock => PS_DFF_1:inst74.clock
clock => PS_DFF_1:inst75.clock
clock => PS_DFF_1:inst76.clock
clock => PS_DFF_1:inst77.clock
clock => PS_DFF_1:inst78.clock
clock => PS_DFF_1:inst79.clock
clock => PS_DFF_1:inst80.clock


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst64
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst64|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst37
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst37|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst36
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst36|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst35
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst35|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst34
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst34|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst33
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst33|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst32
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst32|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst31
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst31|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst30
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst30|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst62
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst62|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst61
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst61|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst60
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst60|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst59
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst59|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst58
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst58|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst57
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst57|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst56
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst56|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst55
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst55|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst29
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst29|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst28
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst28|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst27
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst27|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst26
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst26|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst25
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst25|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst24
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst24|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst23
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst23|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst22
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst22|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst53
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst53|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst52
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst52|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst51
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst51|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst50
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst50|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst49
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst49|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst48
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst48|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst47
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst47|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst46
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst46|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst21
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst21|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst20
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst20|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst19
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst19|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst18
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst18|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst17
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst17|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst16
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst16|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst15
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst14
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst14|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_Compare_14:inst12
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
dataa[11] => lpm_compare:lpm_compare_component.dataa[11]
dataa[12] => lpm_compare:lpm_compare_component.dataa[12]
dataa[13] => lpm_compare:lpm_compare_component.dataa[13]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
datab[11] => lpm_compare:lpm_compare_component.datab[11]
datab[12] => lpm_compare:lpm_compare_component.datab[12]
datab[13] => lpm_compare:lpm_compare_component.datab[13]
AgB <= lpm_compare:lpm_compare_component.AgB


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_Compare_14:inst12|lpm_compare:lpm_compare_component
dataa[0] => cmpr_4kg:auto_generated.dataa[0]
dataa[1] => cmpr_4kg:auto_generated.dataa[1]
dataa[2] => cmpr_4kg:auto_generated.dataa[2]
dataa[3] => cmpr_4kg:auto_generated.dataa[3]
dataa[4] => cmpr_4kg:auto_generated.dataa[4]
dataa[5] => cmpr_4kg:auto_generated.dataa[5]
dataa[6] => cmpr_4kg:auto_generated.dataa[6]
dataa[7] => cmpr_4kg:auto_generated.dataa[7]
dataa[8] => cmpr_4kg:auto_generated.dataa[8]
dataa[9] => cmpr_4kg:auto_generated.dataa[9]
dataa[10] => cmpr_4kg:auto_generated.dataa[10]
dataa[11] => cmpr_4kg:auto_generated.dataa[11]
dataa[12] => cmpr_4kg:auto_generated.dataa[12]
dataa[13] => cmpr_4kg:auto_generated.dataa[13]
datab[0] => cmpr_4kg:auto_generated.datab[0]
datab[1] => cmpr_4kg:auto_generated.datab[1]
datab[2] => cmpr_4kg:auto_generated.datab[2]
datab[3] => cmpr_4kg:auto_generated.datab[3]
datab[4] => cmpr_4kg:auto_generated.datab[4]
datab[5] => cmpr_4kg:auto_generated.datab[5]
datab[6] => cmpr_4kg:auto_generated.datab[6]
datab[7] => cmpr_4kg:auto_generated.datab[7]
datab[8] => cmpr_4kg:auto_generated.datab[8]
datab[9] => cmpr_4kg:auto_generated.datab[9]
datab[10] => cmpr_4kg:auto_generated.datab[10]
datab[11] => cmpr_4kg:auto_generated.datab[11]
datab[12] => cmpr_4kg:auto_generated.datab[12]
datab[13] => cmpr_4kg:auto_generated.datab[13]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_4kg:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_Compare_14:inst12|lpm_compare:lpm_compare_component|cmpr_4kg:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN28
dataa[1] => op_1.IN26
dataa[2] => op_1.IN24
dataa[3] => op_1.IN22
dataa[4] => op_1.IN20
dataa[5] => op_1.IN18
dataa[6] => op_1.IN16
dataa[7] => op_1.IN14
dataa[8] => op_1.IN12
dataa[9] => op_1.IN10
dataa[10] => op_1.IN8
dataa[11] => op_1.IN6
dataa[12] => op_1.IN4
dataa[13] => op_1.IN2
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
datab[13] => op_1.IN1


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst66
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst66|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst65
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst65|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst67
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst67|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst69
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst69|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst68
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst68|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst70
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst70|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst71
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst71|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst73
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst73|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst45
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst45|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst44
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst44|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst43
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst43|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst42
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst42|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst41
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst41|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst40
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst40|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst39
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst39|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst38
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst38|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst75
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst75|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst74
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst74|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst76
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst76|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst78
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst78|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst77
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst77|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst79
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst79|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst80
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst16|PS_DFF_1:inst80|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17
OUT <= inst81.DB_MAX_OUTPUT_PORT_TYPE
ADC_IN[0] => PS_Compare_14:inst12.dataa[0]
ADC_IN[1] => PS_Compare_14:inst12.dataa[1]
ADC_IN[2] => PS_Compare_14:inst12.dataa[2]
ADC_IN[3] => PS_Compare_14:inst12.dataa[3]
ADC_IN[4] => PS_Compare_14:inst12.dataa[4]
ADC_IN[5] => PS_Compare_14:inst12.dataa[5]
ADC_IN[6] => PS_Compare_14:inst12.dataa[6]
ADC_IN[7] => PS_Compare_14:inst12.dataa[7]
ADC_IN[8] => PS_Compare_14:inst12.dataa[8]
ADC_IN[9] => PS_Compare_14:inst12.dataa[9]
ADC_IN[10] => PS_Compare_14:inst12.dataa[10]
ADC_IN[11] => PS_Compare_14:inst12.dataa[11]
ADC_IN[12] => PS_Compare_14:inst12.dataa[12]
ADC_IN[13] => PS_Compare_14:inst12.dataa[13]
TH[0] => PS_Compare_14:inst12.datab[0]
TH[1] => PS_Compare_14:inst12.datab[1]
TH[2] => PS_Compare_14:inst12.datab[2]
TH[3] => PS_Compare_14:inst12.datab[3]
TH[4] => PS_Compare_14:inst12.datab[4]
TH[5] => PS_Compare_14:inst12.datab[5]
TH[6] => PS_Compare_14:inst12.datab[6]
TH[7] => PS_Compare_14:inst12.datab[7]
TH[8] => PS_Compare_14:inst12.datab[8]
TH[9] => PS_Compare_14:inst12.datab[9]
TH[10] => PS_Compare_14:inst12.datab[10]
TH[11] => PS_Compare_14:inst12.datab[11]
TH[12] => PS_Compare_14:inst12.datab[12]
TH[13] => PS_Compare_14:inst12.datab[13]
clock => PS_DFF_1:inst14.clock
clock => PS_DFF_1:inst15.clock
clock => PS_DFF_1:inst16.clock
clock => PS_DFF_1:inst17.clock
clock => PS_DFF_1:inst18.clock
clock => PS_DFF_1:inst19.clock
clock => PS_DFF_1:inst20.clock
clock => PS_DFF_1:inst21.clock
clock => PS_DFF_1:inst46.clock
clock => PS_DFF_1:inst47.clock
clock => PS_DFF_1:inst48.clock
clock => PS_DFF_1:inst49.clock
clock => PS_DFF_1:inst50.clock
clock => PS_DFF_1:inst51.clock
clock => PS_DFF_1:inst52.clock
clock => PS_DFF_1:inst53.clock
clock => PS_DFF_1:inst22.clock
clock => PS_DFF_1:inst23.clock
clock => PS_DFF_1:inst24.clock
clock => PS_DFF_1:inst25.clock
clock => PS_DFF_1:inst26.clock
clock => PS_DFF_1:inst27.clock
clock => PS_DFF_1:inst28.clock
clock => PS_DFF_1:inst29.clock
clock => PS_DFF_1:inst55.clock
clock => PS_DFF_1:inst56.clock
clock => PS_DFF_1:inst57.clock
clock => PS_DFF_1:inst58.clock
clock => PS_DFF_1:inst59.clock
clock => PS_DFF_1:inst60.clock
clock => PS_DFF_1:inst61.clock
clock => PS_DFF_1:inst62.clock
clock => PS_DFF_1:inst30.clock
clock => PS_DFF_1:inst31.clock
clock => PS_DFF_1:inst32.clock
clock => PS_DFF_1:inst33.clock
clock => PS_DFF_1:inst34.clock
clock => PS_DFF_1:inst35.clock
clock => PS_DFF_1:inst36.clock
clock => PS_DFF_1:inst37.clock
clock => PS_DFF_1:inst64.clock
clock => PS_DFF_1:inst65.clock
clock => PS_DFF_1:inst66.clock
clock => PS_DFF_1:inst67.clock
clock => PS_DFF_1:inst68.clock
clock => PS_DFF_1:inst69.clock
clock => PS_DFF_1:inst70.clock
clock => PS_DFF_1:inst71.clock
clock => PS_DFF_1:inst38.clock
clock => PS_DFF_1:inst39.clock
clock => PS_DFF_1:inst40.clock
clock => PS_DFF_1:inst41.clock
clock => PS_DFF_1:inst42.clock
clock => PS_DFF_1:inst43.clock
clock => PS_DFF_1:inst44.clock
clock => PS_DFF_1:inst45.clock
clock => PS_DFF_1:inst73.clock
clock => PS_DFF_1:inst74.clock
clock => PS_DFF_1:inst75.clock
clock => PS_DFF_1:inst76.clock
clock => PS_DFF_1:inst77.clock
clock => PS_DFF_1:inst78.clock
clock => PS_DFF_1:inst79.clock
clock => PS_DFF_1:inst80.clock


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst64
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst64|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst37
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst37|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst36
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst36|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst35
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst35|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst34
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst34|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst33
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst33|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst32
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst32|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst31
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst31|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst30
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst30|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst62
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst62|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst61
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst61|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst60
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst60|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst59
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst59|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst58
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst58|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst57
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst57|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst56
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst56|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst55
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst55|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst29
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst29|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst28
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst28|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst27
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst27|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst26
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst26|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst25
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst25|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst24
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst24|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst23
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst23|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst22
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst22|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst53
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst53|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst52
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst52|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst51
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst51|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst50
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst50|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst49
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst49|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst48
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst48|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst47
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst47|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst46
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst46|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst21
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst21|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst20
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst20|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst19
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst19|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst18
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst18|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst17
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst17|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst16
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst16|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst15
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst14
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst14|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_Compare_14:inst12
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
dataa[11] => lpm_compare:lpm_compare_component.dataa[11]
dataa[12] => lpm_compare:lpm_compare_component.dataa[12]
dataa[13] => lpm_compare:lpm_compare_component.dataa[13]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
datab[11] => lpm_compare:lpm_compare_component.datab[11]
datab[12] => lpm_compare:lpm_compare_component.datab[12]
datab[13] => lpm_compare:lpm_compare_component.datab[13]
AgB <= lpm_compare:lpm_compare_component.AgB


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_Compare_14:inst12|lpm_compare:lpm_compare_component
dataa[0] => cmpr_4kg:auto_generated.dataa[0]
dataa[1] => cmpr_4kg:auto_generated.dataa[1]
dataa[2] => cmpr_4kg:auto_generated.dataa[2]
dataa[3] => cmpr_4kg:auto_generated.dataa[3]
dataa[4] => cmpr_4kg:auto_generated.dataa[4]
dataa[5] => cmpr_4kg:auto_generated.dataa[5]
dataa[6] => cmpr_4kg:auto_generated.dataa[6]
dataa[7] => cmpr_4kg:auto_generated.dataa[7]
dataa[8] => cmpr_4kg:auto_generated.dataa[8]
dataa[9] => cmpr_4kg:auto_generated.dataa[9]
dataa[10] => cmpr_4kg:auto_generated.dataa[10]
dataa[11] => cmpr_4kg:auto_generated.dataa[11]
dataa[12] => cmpr_4kg:auto_generated.dataa[12]
dataa[13] => cmpr_4kg:auto_generated.dataa[13]
datab[0] => cmpr_4kg:auto_generated.datab[0]
datab[1] => cmpr_4kg:auto_generated.datab[1]
datab[2] => cmpr_4kg:auto_generated.datab[2]
datab[3] => cmpr_4kg:auto_generated.datab[3]
datab[4] => cmpr_4kg:auto_generated.datab[4]
datab[5] => cmpr_4kg:auto_generated.datab[5]
datab[6] => cmpr_4kg:auto_generated.datab[6]
datab[7] => cmpr_4kg:auto_generated.datab[7]
datab[8] => cmpr_4kg:auto_generated.datab[8]
datab[9] => cmpr_4kg:auto_generated.datab[9]
datab[10] => cmpr_4kg:auto_generated.datab[10]
datab[11] => cmpr_4kg:auto_generated.datab[11]
datab[12] => cmpr_4kg:auto_generated.datab[12]
datab[13] => cmpr_4kg:auto_generated.datab[13]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_4kg:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_Compare_14:inst12|lpm_compare:lpm_compare_component|cmpr_4kg:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN28
dataa[1] => op_1.IN26
dataa[2] => op_1.IN24
dataa[3] => op_1.IN22
dataa[4] => op_1.IN20
dataa[5] => op_1.IN18
dataa[6] => op_1.IN16
dataa[7] => op_1.IN14
dataa[8] => op_1.IN12
dataa[9] => op_1.IN10
dataa[10] => op_1.IN8
dataa[11] => op_1.IN6
dataa[12] => op_1.IN4
dataa[13] => op_1.IN2
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
datab[13] => op_1.IN1


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst66
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst66|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst65
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst65|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst67
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst67|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst69
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst69|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst68
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst68|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst70
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst70|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst71
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst71|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst73
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst73|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst45
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst45|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst44
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst44|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst43
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst43|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst42
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst42|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst41
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst41|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst40
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst40|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst39
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst39|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst38
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst38|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst75
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst75|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst74
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst74|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst76
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst76|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst78
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst78|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst77
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst77|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst79
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst79|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst80
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|sigma_delta|CL_TOP:inst|CL_Block:inst7|CL_Channel:inst17|PS_DFF_1:inst80|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_DFF_8:inst124
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|sigma_delta|CL_TOP:inst|CL_DFF_8:inst124|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|sigma_delta|CL_TOP:inst|CL_MUX_8:inst123
data0x[0] => lpm_mux:lpm_mux_component.data[0][0]
data0x[1] => lpm_mux:lpm_mux_component.data[0][1]
data0x[2] => lpm_mux:lpm_mux_component.data[0][2]
data0x[3] => lpm_mux:lpm_mux_component.data[0][3]
data0x[4] => lpm_mux:lpm_mux_component.data[0][4]
data0x[5] => lpm_mux:lpm_mux_component.data[0][5]
data0x[6] => lpm_mux:lpm_mux_component.data[0][6]
data0x[7] => lpm_mux:lpm_mux_component.data[0][7]
data1x[0] => lpm_mux:lpm_mux_component.data[1][0]
data1x[1] => lpm_mux:lpm_mux_component.data[1][1]
data1x[2] => lpm_mux:lpm_mux_component.data[1][2]
data1x[3] => lpm_mux:lpm_mux_component.data[1][3]
data1x[4] => lpm_mux:lpm_mux_component.data[1][4]
data1x[5] => lpm_mux:lpm_mux_component.data[1][5]
data1x[6] => lpm_mux:lpm_mux_component.data[1][6]
data1x[7] => lpm_mux:lpm_mux_component.data[1][7]
sel => lpm_mux:lpm_mux_component.sel[0]
result[0] <= lpm_mux:lpm_mux_component.result[0]
result[1] <= lpm_mux:lpm_mux_component.result[1]
result[2] <= lpm_mux:lpm_mux_component.result[2]
result[3] <= lpm_mux:lpm_mux_component.result[3]
result[4] <= lpm_mux:lpm_mux_component.result[4]
result[5] <= lpm_mux:lpm_mux_component.result[5]
result[6] <= lpm_mux:lpm_mux_component.result[6]
result[7] <= lpm_mux:lpm_mux_component.result[7]


|sigma_delta|CL_TOP:inst|CL_MUX_8:inst123|LPM_MUX:lpm_mux_component
data[0][0] => mux_6lc:auto_generated.data[0]
data[0][1] => mux_6lc:auto_generated.data[1]
data[0][2] => mux_6lc:auto_generated.data[2]
data[0][3] => mux_6lc:auto_generated.data[3]
data[0][4] => mux_6lc:auto_generated.data[4]
data[0][5] => mux_6lc:auto_generated.data[5]
data[0][6] => mux_6lc:auto_generated.data[6]
data[0][7] => mux_6lc:auto_generated.data[7]
data[1][0] => mux_6lc:auto_generated.data[8]
data[1][1] => mux_6lc:auto_generated.data[9]
data[1][2] => mux_6lc:auto_generated.data[10]
data[1][3] => mux_6lc:auto_generated.data[11]
data[1][4] => mux_6lc:auto_generated.data[12]
data[1][5] => mux_6lc:auto_generated.data[13]
data[1][6] => mux_6lc:auto_generated.data[14]
data[1][7] => mux_6lc:auto_generated.data[15]
sel[0] => mux_6lc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_6lc:auto_generated.result[0]
result[1] <= mux_6lc:auto_generated.result[1]
result[2] <= mux_6lc:auto_generated.result[2]
result[3] <= mux_6lc:auto_generated.result[3]
result[4] <= mux_6lc:auto_generated.result[4]
result[5] <= mux_6lc:auto_generated.result[5]
result[6] <= mux_6lc:auto_generated.result[6]
result[7] <= mux_6lc:auto_generated.result[7]


|sigma_delta|CL_TOP:inst|CL_MUX_8:inst123|LPM_MUX:lpm_mux_component|mux_6lc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0


|sigma_delta|altpll00:inst82
clkswitch => altpll:altpll_component.clkswitch
inclk0 => altpll:altpll_component.inclk[0]
inclk1 => altpll:altpll_component.inclk[1]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]
c2 <= altpll:altpll_component.clk[2]
c3 <= altpll:altpll_component.clk[3]
c4 <= altpll:altpll_component.clk[4]
c5 <= altpll:altpll_component.clk[5]


|sigma_delta|altpll00:inst82|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => pll.CLK1
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => pll.CLKSWITCH
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|sigma_delta|CL_DFF_224:inst2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
data[24] => lpm_ff:lpm_ff_component.data[24]
data[25] => lpm_ff:lpm_ff_component.data[25]
data[26] => lpm_ff:lpm_ff_component.data[26]
data[27] => lpm_ff:lpm_ff_component.data[27]
data[28] => lpm_ff:lpm_ff_component.data[28]
data[29] => lpm_ff:lpm_ff_component.data[29]
data[30] => lpm_ff:lpm_ff_component.data[30]
data[31] => lpm_ff:lpm_ff_component.data[31]
data[32] => lpm_ff:lpm_ff_component.data[32]
data[33] => lpm_ff:lpm_ff_component.data[33]
data[34] => lpm_ff:lpm_ff_component.data[34]
data[35] => lpm_ff:lpm_ff_component.data[35]
data[36] => lpm_ff:lpm_ff_component.data[36]
data[37] => lpm_ff:lpm_ff_component.data[37]
data[38] => lpm_ff:lpm_ff_component.data[38]
data[39] => lpm_ff:lpm_ff_component.data[39]
data[40] => lpm_ff:lpm_ff_component.data[40]
data[41] => lpm_ff:lpm_ff_component.data[41]
data[42] => lpm_ff:lpm_ff_component.data[42]
data[43] => lpm_ff:lpm_ff_component.data[43]
data[44] => lpm_ff:lpm_ff_component.data[44]
data[45] => lpm_ff:lpm_ff_component.data[45]
data[46] => lpm_ff:lpm_ff_component.data[46]
data[47] => lpm_ff:lpm_ff_component.data[47]
data[48] => lpm_ff:lpm_ff_component.data[48]
data[49] => lpm_ff:lpm_ff_component.data[49]
data[50] => lpm_ff:lpm_ff_component.data[50]
data[51] => lpm_ff:lpm_ff_component.data[51]
data[52] => lpm_ff:lpm_ff_component.data[52]
data[53] => lpm_ff:lpm_ff_component.data[53]
data[54] => lpm_ff:lpm_ff_component.data[54]
data[55] => lpm_ff:lpm_ff_component.data[55]
data[56] => lpm_ff:lpm_ff_component.data[56]
data[57] => lpm_ff:lpm_ff_component.data[57]
data[58] => lpm_ff:lpm_ff_component.data[58]
data[59] => lpm_ff:lpm_ff_component.data[59]
data[60] => lpm_ff:lpm_ff_component.data[60]
data[61] => lpm_ff:lpm_ff_component.data[61]
data[62] => lpm_ff:lpm_ff_component.data[62]
data[63] => lpm_ff:lpm_ff_component.data[63]
data[64] => lpm_ff:lpm_ff_component.data[64]
data[65] => lpm_ff:lpm_ff_component.data[65]
data[66] => lpm_ff:lpm_ff_component.data[66]
data[67] => lpm_ff:lpm_ff_component.data[67]
data[68] => lpm_ff:lpm_ff_component.data[68]
data[69] => lpm_ff:lpm_ff_component.data[69]
data[70] => lpm_ff:lpm_ff_component.data[70]
data[71] => lpm_ff:lpm_ff_component.data[71]
data[72] => lpm_ff:lpm_ff_component.data[72]
data[73] => lpm_ff:lpm_ff_component.data[73]
data[74] => lpm_ff:lpm_ff_component.data[74]
data[75] => lpm_ff:lpm_ff_component.data[75]
data[76] => lpm_ff:lpm_ff_component.data[76]
data[77] => lpm_ff:lpm_ff_component.data[77]
data[78] => lpm_ff:lpm_ff_component.data[78]
data[79] => lpm_ff:lpm_ff_component.data[79]
data[80] => lpm_ff:lpm_ff_component.data[80]
data[81] => lpm_ff:lpm_ff_component.data[81]
data[82] => lpm_ff:lpm_ff_component.data[82]
data[83] => lpm_ff:lpm_ff_component.data[83]
data[84] => lpm_ff:lpm_ff_component.data[84]
data[85] => lpm_ff:lpm_ff_component.data[85]
data[86] => lpm_ff:lpm_ff_component.data[86]
data[87] => lpm_ff:lpm_ff_component.data[87]
data[88] => lpm_ff:lpm_ff_component.data[88]
data[89] => lpm_ff:lpm_ff_component.data[89]
data[90] => lpm_ff:lpm_ff_component.data[90]
data[91] => lpm_ff:lpm_ff_component.data[91]
data[92] => lpm_ff:lpm_ff_component.data[92]
data[93] => lpm_ff:lpm_ff_component.data[93]
data[94] => lpm_ff:lpm_ff_component.data[94]
data[95] => lpm_ff:lpm_ff_component.data[95]
data[96] => lpm_ff:lpm_ff_component.data[96]
data[97] => lpm_ff:lpm_ff_component.data[97]
data[98] => lpm_ff:lpm_ff_component.data[98]
data[99] => lpm_ff:lpm_ff_component.data[99]
data[100] => lpm_ff:lpm_ff_component.data[100]
data[101] => lpm_ff:lpm_ff_component.data[101]
data[102] => lpm_ff:lpm_ff_component.data[102]
data[103] => lpm_ff:lpm_ff_component.data[103]
data[104] => lpm_ff:lpm_ff_component.data[104]
data[105] => lpm_ff:lpm_ff_component.data[105]
data[106] => lpm_ff:lpm_ff_component.data[106]
data[107] => lpm_ff:lpm_ff_component.data[107]
data[108] => lpm_ff:lpm_ff_component.data[108]
data[109] => lpm_ff:lpm_ff_component.data[109]
data[110] => lpm_ff:lpm_ff_component.data[110]
data[111] => lpm_ff:lpm_ff_component.data[111]
data[112] => lpm_ff:lpm_ff_component.data[112]
data[113] => lpm_ff:lpm_ff_component.data[113]
data[114] => lpm_ff:lpm_ff_component.data[114]
data[115] => lpm_ff:lpm_ff_component.data[115]
data[116] => lpm_ff:lpm_ff_component.data[116]
data[117] => lpm_ff:lpm_ff_component.data[117]
data[118] => lpm_ff:lpm_ff_component.data[118]
data[119] => lpm_ff:lpm_ff_component.data[119]
data[120] => lpm_ff:lpm_ff_component.data[120]
data[121] => lpm_ff:lpm_ff_component.data[121]
data[122] => lpm_ff:lpm_ff_component.data[122]
data[123] => lpm_ff:lpm_ff_component.data[123]
data[124] => lpm_ff:lpm_ff_component.data[124]
data[125] => lpm_ff:lpm_ff_component.data[125]
data[126] => lpm_ff:lpm_ff_component.data[126]
data[127] => lpm_ff:lpm_ff_component.data[127]
data[128] => lpm_ff:lpm_ff_component.data[128]
data[129] => lpm_ff:lpm_ff_component.data[129]
data[130] => lpm_ff:lpm_ff_component.data[130]
data[131] => lpm_ff:lpm_ff_component.data[131]
data[132] => lpm_ff:lpm_ff_component.data[132]
data[133] => lpm_ff:lpm_ff_component.data[133]
data[134] => lpm_ff:lpm_ff_component.data[134]
data[135] => lpm_ff:lpm_ff_component.data[135]
data[136] => lpm_ff:lpm_ff_component.data[136]
data[137] => lpm_ff:lpm_ff_component.data[137]
data[138] => lpm_ff:lpm_ff_component.data[138]
data[139] => lpm_ff:lpm_ff_component.data[139]
data[140] => lpm_ff:lpm_ff_component.data[140]
data[141] => lpm_ff:lpm_ff_component.data[141]
data[142] => lpm_ff:lpm_ff_component.data[142]
data[143] => lpm_ff:lpm_ff_component.data[143]
data[144] => lpm_ff:lpm_ff_component.data[144]
data[145] => lpm_ff:lpm_ff_component.data[145]
data[146] => lpm_ff:lpm_ff_component.data[146]
data[147] => lpm_ff:lpm_ff_component.data[147]
data[148] => lpm_ff:lpm_ff_component.data[148]
data[149] => lpm_ff:lpm_ff_component.data[149]
data[150] => lpm_ff:lpm_ff_component.data[150]
data[151] => lpm_ff:lpm_ff_component.data[151]
data[152] => lpm_ff:lpm_ff_component.data[152]
data[153] => lpm_ff:lpm_ff_component.data[153]
data[154] => lpm_ff:lpm_ff_component.data[154]
data[155] => lpm_ff:lpm_ff_component.data[155]
data[156] => lpm_ff:lpm_ff_component.data[156]
data[157] => lpm_ff:lpm_ff_component.data[157]
data[158] => lpm_ff:lpm_ff_component.data[158]
data[159] => lpm_ff:lpm_ff_component.data[159]
data[160] => lpm_ff:lpm_ff_component.data[160]
data[161] => lpm_ff:lpm_ff_component.data[161]
data[162] => lpm_ff:lpm_ff_component.data[162]
data[163] => lpm_ff:lpm_ff_component.data[163]
data[164] => lpm_ff:lpm_ff_component.data[164]
data[165] => lpm_ff:lpm_ff_component.data[165]
data[166] => lpm_ff:lpm_ff_component.data[166]
data[167] => lpm_ff:lpm_ff_component.data[167]
data[168] => lpm_ff:lpm_ff_component.data[168]
data[169] => lpm_ff:lpm_ff_component.data[169]
data[170] => lpm_ff:lpm_ff_component.data[170]
data[171] => lpm_ff:lpm_ff_component.data[171]
data[172] => lpm_ff:lpm_ff_component.data[172]
data[173] => lpm_ff:lpm_ff_component.data[173]
data[174] => lpm_ff:lpm_ff_component.data[174]
data[175] => lpm_ff:lpm_ff_component.data[175]
data[176] => lpm_ff:lpm_ff_component.data[176]
data[177] => lpm_ff:lpm_ff_component.data[177]
data[178] => lpm_ff:lpm_ff_component.data[178]
data[179] => lpm_ff:lpm_ff_component.data[179]
data[180] => lpm_ff:lpm_ff_component.data[180]
data[181] => lpm_ff:lpm_ff_component.data[181]
data[182] => lpm_ff:lpm_ff_component.data[182]
data[183] => lpm_ff:lpm_ff_component.data[183]
data[184] => lpm_ff:lpm_ff_component.data[184]
data[185] => lpm_ff:lpm_ff_component.data[185]
data[186] => lpm_ff:lpm_ff_component.data[186]
data[187] => lpm_ff:lpm_ff_component.data[187]
data[188] => lpm_ff:lpm_ff_component.data[188]
data[189] => lpm_ff:lpm_ff_component.data[189]
data[190] => lpm_ff:lpm_ff_component.data[190]
data[191] => lpm_ff:lpm_ff_component.data[191]
data[192] => lpm_ff:lpm_ff_component.data[192]
data[193] => lpm_ff:lpm_ff_component.data[193]
data[194] => lpm_ff:lpm_ff_component.data[194]
data[195] => lpm_ff:lpm_ff_component.data[195]
data[196] => lpm_ff:lpm_ff_component.data[196]
data[197] => lpm_ff:lpm_ff_component.data[197]
data[198] => lpm_ff:lpm_ff_component.data[198]
data[199] => lpm_ff:lpm_ff_component.data[199]
data[200] => lpm_ff:lpm_ff_component.data[200]
data[201] => lpm_ff:lpm_ff_component.data[201]
data[202] => lpm_ff:lpm_ff_component.data[202]
data[203] => lpm_ff:lpm_ff_component.data[203]
data[204] => lpm_ff:lpm_ff_component.data[204]
data[205] => lpm_ff:lpm_ff_component.data[205]
data[206] => lpm_ff:lpm_ff_component.data[206]
data[207] => lpm_ff:lpm_ff_component.data[207]
data[208] => lpm_ff:lpm_ff_component.data[208]
data[209] => lpm_ff:lpm_ff_component.data[209]
data[210] => lpm_ff:lpm_ff_component.data[210]
data[211] => lpm_ff:lpm_ff_component.data[211]
data[212] => lpm_ff:lpm_ff_component.data[212]
data[213] => lpm_ff:lpm_ff_component.data[213]
data[214] => lpm_ff:lpm_ff_component.data[214]
data[215] => lpm_ff:lpm_ff_component.data[215]
data[216] => lpm_ff:lpm_ff_component.data[216]
data[217] => lpm_ff:lpm_ff_component.data[217]
data[218] => lpm_ff:lpm_ff_component.data[218]
data[219] => lpm_ff:lpm_ff_component.data[219]
data[220] => lpm_ff:lpm_ff_component.data[220]
data[221] => lpm_ff:lpm_ff_component.data[221]
data[222] => lpm_ff:lpm_ff_component.data[222]
data[223] => lpm_ff:lpm_ff_component.data[223]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]
q[24] <= lpm_ff:lpm_ff_component.q[24]
q[25] <= lpm_ff:lpm_ff_component.q[25]
q[26] <= lpm_ff:lpm_ff_component.q[26]
q[27] <= lpm_ff:lpm_ff_component.q[27]
q[28] <= lpm_ff:lpm_ff_component.q[28]
q[29] <= lpm_ff:lpm_ff_component.q[29]
q[30] <= lpm_ff:lpm_ff_component.q[30]
q[31] <= lpm_ff:lpm_ff_component.q[31]
q[32] <= lpm_ff:lpm_ff_component.q[32]
q[33] <= lpm_ff:lpm_ff_component.q[33]
q[34] <= lpm_ff:lpm_ff_component.q[34]
q[35] <= lpm_ff:lpm_ff_component.q[35]
q[36] <= lpm_ff:lpm_ff_component.q[36]
q[37] <= lpm_ff:lpm_ff_component.q[37]
q[38] <= lpm_ff:lpm_ff_component.q[38]
q[39] <= lpm_ff:lpm_ff_component.q[39]
q[40] <= lpm_ff:lpm_ff_component.q[40]
q[41] <= lpm_ff:lpm_ff_component.q[41]
q[42] <= lpm_ff:lpm_ff_component.q[42]
q[43] <= lpm_ff:lpm_ff_component.q[43]
q[44] <= lpm_ff:lpm_ff_component.q[44]
q[45] <= lpm_ff:lpm_ff_component.q[45]
q[46] <= lpm_ff:lpm_ff_component.q[46]
q[47] <= lpm_ff:lpm_ff_component.q[47]
q[48] <= lpm_ff:lpm_ff_component.q[48]
q[49] <= lpm_ff:lpm_ff_component.q[49]
q[50] <= lpm_ff:lpm_ff_component.q[50]
q[51] <= lpm_ff:lpm_ff_component.q[51]
q[52] <= lpm_ff:lpm_ff_component.q[52]
q[53] <= lpm_ff:lpm_ff_component.q[53]
q[54] <= lpm_ff:lpm_ff_component.q[54]
q[55] <= lpm_ff:lpm_ff_component.q[55]
q[56] <= lpm_ff:lpm_ff_component.q[56]
q[57] <= lpm_ff:lpm_ff_component.q[57]
q[58] <= lpm_ff:lpm_ff_component.q[58]
q[59] <= lpm_ff:lpm_ff_component.q[59]
q[60] <= lpm_ff:lpm_ff_component.q[60]
q[61] <= lpm_ff:lpm_ff_component.q[61]
q[62] <= lpm_ff:lpm_ff_component.q[62]
q[63] <= lpm_ff:lpm_ff_component.q[63]
q[64] <= lpm_ff:lpm_ff_component.q[64]
q[65] <= lpm_ff:lpm_ff_component.q[65]
q[66] <= lpm_ff:lpm_ff_component.q[66]
q[67] <= lpm_ff:lpm_ff_component.q[67]
q[68] <= lpm_ff:lpm_ff_component.q[68]
q[69] <= lpm_ff:lpm_ff_component.q[69]
q[70] <= lpm_ff:lpm_ff_component.q[70]
q[71] <= lpm_ff:lpm_ff_component.q[71]
q[72] <= lpm_ff:lpm_ff_component.q[72]
q[73] <= lpm_ff:lpm_ff_component.q[73]
q[74] <= lpm_ff:lpm_ff_component.q[74]
q[75] <= lpm_ff:lpm_ff_component.q[75]
q[76] <= lpm_ff:lpm_ff_component.q[76]
q[77] <= lpm_ff:lpm_ff_component.q[77]
q[78] <= lpm_ff:lpm_ff_component.q[78]
q[79] <= lpm_ff:lpm_ff_component.q[79]
q[80] <= lpm_ff:lpm_ff_component.q[80]
q[81] <= lpm_ff:lpm_ff_component.q[81]
q[82] <= lpm_ff:lpm_ff_component.q[82]
q[83] <= lpm_ff:lpm_ff_component.q[83]
q[84] <= lpm_ff:lpm_ff_component.q[84]
q[85] <= lpm_ff:lpm_ff_component.q[85]
q[86] <= lpm_ff:lpm_ff_component.q[86]
q[87] <= lpm_ff:lpm_ff_component.q[87]
q[88] <= lpm_ff:lpm_ff_component.q[88]
q[89] <= lpm_ff:lpm_ff_component.q[89]
q[90] <= lpm_ff:lpm_ff_component.q[90]
q[91] <= lpm_ff:lpm_ff_component.q[91]
q[92] <= lpm_ff:lpm_ff_component.q[92]
q[93] <= lpm_ff:lpm_ff_component.q[93]
q[94] <= lpm_ff:lpm_ff_component.q[94]
q[95] <= lpm_ff:lpm_ff_component.q[95]
q[96] <= lpm_ff:lpm_ff_component.q[96]
q[97] <= lpm_ff:lpm_ff_component.q[97]
q[98] <= lpm_ff:lpm_ff_component.q[98]
q[99] <= lpm_ff:lpm_ff_component.q[99]
q[100] <= lpm_ff:lpm_ff_component.q[100]
q[101] <= lpm_ff:lpm_ff_component.q[101]
q[102] <= lpm_ff:lpm_ff_component.q[102]
q[103] <= lpm_ff:lpm_ff_component.q[103]
q[104] <= lpm_ff:lpm_ff_component.q[104]
q[105] <= lpm_ff:lpm_ff_component.q[105]
q[106] <= lpm_ff:lpm_ff_component.q[106]
q[107] <= lpm_ff:lpm_ff_component.q[107]
q[108] <= lpm_ff:lpm_ff_component.q[108]
q[109] <= lpm_ff:lpm_ff_component.q[109]
q[110] <= lpm_ff:lpm_ff_component.q[110]
q[111] <= lpm_ff:lpm_ff_component.q[111]
q[112] <= lpm_ff:lpm_ff_component.q[112]
q[113] <= lpm_ff:lpm_ff_component.q[113]
q[114] <= lpm_ff:lpm_ff_component.q[114]
q[115] <= lpm_ff:lpm_ff_component.q[115]
q[116] <= lpm_ff:lpm_ff_component.q[116]
q[117] <= lpm_ff:lpm_ff_component.q[117]
q[118] <= lpm_ff:lpm_ff_component.q[118]
q[119] <= lpm_ff:lpm_ff_component.q[119]
q[120] <= lpm_ff:lpm_ff_component.q[120]
q[121] <= lpm_ff:lpm_ff_component.q[121]
q[122] <= lpm_ff:lpm_ff_component.q[122]
q[123] <= lpm_ff:lpm_ff_component.q[123]
q[124] <= lpm_ff:lpm_ff_component.q[124]
q[125] <= lpm_ff:lpm_ff_component.q[125]
q[126] <= lpm_ff:lpm_ff_component.q[126]
q[127] <= lpm_ff:lpm_ff_component.q[127]
q[128] <= lpm_ff:lpm_ff_component.q[128]
q[129] <= lpm_ff:lpm_ff_component.q[129]
q[130] <= lpm_ff:lpm_ff_component.q[130]
q[131] <= lpm_ff:lpm_ff_component.q[131]
q[132] <= lpm_ff:lpm_ff_component.q[132]
q[133] <= lpm_ff:lpm_ff_component.q[133]
q[134] <= lpm_ff:lpm_ff_component.q[134]
q[135] <= lpm_ff:lpm_ff_component.q[135]
q[136] <= lpm_ff:lpm_ff_component.q[136]
q[137] <= lpm_ff:lpm_ff_component.q[137]
q[138] <= lpm_ff:lpm_ff_component.q[138]
q[139] <= lpm_ff:lpm_ff_component.q[139]
q[140] <= lpm_ff:lpm_ff_component.q[140]
q[141] <= lpm_ff:lpm_ff_component.q[141]
q[142] <= lpm_ff:lpm_ff_component.q[142]
q[143] <= lpm_ff:lpm_ff_component.q[143]
q[144] <= lpm_ff:lpm_ff_component.q[144]
q[145] <= lpm_ff:lpm_ff_component.q[145]
q[146] <= lpm_ff:lpm_ff_component.q[146]
q[147] <= lpm_ff:lpm_ff_component.q[147]
q[148] <= lpm_ff:lpm_ff_component.q[148]
q[149] <= lpm_ff:lpm_ff_component.q[149]
q[150] <= lpm_ff:lpm_ff_component.q[150]
q[151] <= lpm_ff:lpm_ff_component.q[151]
q[152] <= lpm_ff:lpm_ff_component.q[152]
q[153] <= lpm_ff:lpm_ff_component.q[153]
q[154] <= lpm_ff:lpm_ff_component.q[154]
q[155] <= lpm_ff:lpm_ff_component.q[155]
q[156] <= lpm_ff:lpm_ff_component.q[156]
q[157] <= lpm_ff:lpm_ff_component.q[157]
q[158] <= lpm_ff:lpm_ff_component.q[158]
q[159] <= lpm_ff:lpm_ff_component.q[159]
q[160] <= lpm_ff:lpm_ff_component.q[160]
q[161] <= lpm_ff:lpm_ff_component.q[161]
q[162] <= lpm_ff:lpm_ff_component.q[162]
q[163] <= lpm_ff:lpm_ff_component.q[163]
q[164] <= lpm_ff:lpm_ff_component.q[164]
q[165] <= lpm_ff:lpm_ff_component.q[165]
q[166] <= lpm_ff:lpm_ff_component.q[166]
q[167] <= lpm_ff:lpm_ff_component.q[167]
q[168] <= lpm_ff:lpm_ff_component.q[168]
q[169] <= lpm_ff:lpm_ff_component.q[169]
q[170] <= lpm_ff:lpm_ff_component.q[170]
q[171] <= lpm_ff:lpm_ff_component.q[171]
q[172] <= lpm_ff:lpm_ff_component.q[172]
q[173] <= lpm_ff:lpm_ff_component.q[173]
q[174] <= lpm_ff:lpm_ff_component.q[174]
q[175] <= lpm_ff:lpm_ff_component.q[175]
q[176] <= lpm_ff:lpm_ff_component.q[176]
q[177] <= lpm_ff:lpm_ff_component.q[177]
q[178] <= lpm_ff:lpm_ff_component.q[178]
q[179] <= lpm_ff:lpm_ff_component.q[179]
q[180] <= lpm_ff:lpm_ff_component.q[180]
q[181] <= lpm_ff:lpm_ff_component.q[181]
q[182] <= lpm_ff:lpm_ff_component.q[182]
q[183] <= lpm_ff:lpm_ff_component.q[183]
q[184] <= lpm_ff:lpm_ff_component.q[184]
q[185] <= lpm_ff:lpm_ff_component.q[185]
q[186] <= lpm_ff:lpm_ff_component.q[186]
q[187] <= lpm_ff:lpm_ff_component.q[187]
q[188] <= lpm_ff:lpm_ff_component.q[188]
q[189] <= lpm_ff:lpm_ff_component.q[189]
q[190] <= lpm_ff:lpm_ff_component.q[190]
q[191] <= lpm_ff:lpm_ff_component.q[191]
q[192] <= lpm_ff:lpm_ff_component.q[192]
q[193] <= lpm_ff:lpm_ff_component.q[193]
q[194] <= lpm_ff:lpm_ff_component.q[194]
q[195] <= lpm_ff:lpm_ff_component.q[195]
q[196] <= lpm_ff:lpm_ff_component.q[196]
q[197] <= lpm_ff:lpm_ff_component.q[197]
q[198] <= lpm_ff:lpm_ff_component.q[198]
q[199] <= lpm_ff:lpm_ff_component.q[199]
q[200] <= lpm_ff:lpm_ff_component.q[200]
q[201] <= lpm_ff:lpm_ff_component.q[201]
q[202] <= lpm_ff:lpm_ff_component.q[202]
q[203] <= lpm_ff:lpm_ff_component.q[203]
q[204] <= lpm_ff:lpm_ff_component.q[204]
q[205] <= lpm_ff:lpm_ff_component.q[205]
q[206] <= lpm_ff:lpm_ff_component.q[206]
q[207] <= lpm_ff:lpm_ff_component.q[207]
q[208] <= lpm_ff:lpm_ff_component.q[208]
q[209] <= lpm_ff:lpm_ff_component.q[209]
q[210] <= lpm_ff:lpm_ff_component.q[210]
q[211] <= lpm_ff:lpm_ff_component.q[211]
q[212] <= lpm_ff:lpm_ff_component.q[212]
q[213] <= lpm_ff:lpm_ff_component.q[213]
q[214] <= lpm_ff:lpm_ff_component.q[214]
q[215] <= lpm_ff:lpm_ff_component.q[215]
q[216] <= lpm_ff:lpm_ff_component.q[216]
q[217] <= lpm_ff:lpm_ff_component.q[217]
q[218] <= lpm_ff:lpm_ff_component.q[218]
q[219] <= lpm_ff:lpm_ff_component.q[219]
q[220] <= lpm_ff:lpm_ff_component.q[220]
q[221] <= lpm_ff:lpm_ff_component.q[221]
q[222] <= lpm_ff:lpm_ff_component.q[222]
q[223] <= lpm_ff:lpm_ff_component.q[223]


|sigma_delta|CL_DFF_224:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
data[24] => dffs[24].DATAIN
data[25] => dffs[25].DATAIN
data[26] => dffs[26].DATAIN
data[27] => dffs[27].DATAIN
data[28] => dffs[28].DATAIN
data[29] => dffs[29].DATAIN
data[30] => dffs[30].DATAIN
data[31] => dffs[31].DATAIN
data[32] => dffs[32].DATAIN
data[33] => dffs[33].DATAIN
data[34] => dffs[34].DATAIN
data[35] => dffs[35].DATAIN
data[36] => dffs[36].DATAIN
data[37] => dffs[37].DATAIN
data[38] => dffs[38].DATAIN
data[39] => dffs[39].DATAIN
data[40] => dffs[40].DATAIN
data[41] => dffs[41].DATAIN
data[42] => dffs[42].DATAIN
data[43] => dffs[43].DATAIN
data[44] => dffs[44].DATAIN
data[45] => dffs[45].DATAIN
data[46] => dffs[46].DATAIN
data[47] => dffs[47].DATAIN
data[48] => dffs[48].DATAIN
data[49] => dffs[49].DATAIN
data[50] => dffs[50].DATAIN
data[51] => dffs[51].DATAIN
data[52] => dffs[52].DATAIN
data[53] => dffs[53].DATAIN
data[54] => dffs[54].DATAIN
data[55] => dffs[55].DATAIN
data[56] => dffs[56].DATAIN
data[57] => dffs[57].DATAIN
data[58] => dffs[58].DATAIN
data[59] => dffs[59].DATAIN
data[60] => dffs[60].DATAIN
data[61] => dffs[61].DATAIN
data[62] => dffs[62].DATAIN
data[63] => dffs[63].DATAIN
data[64] => dffs[64].DATAIN
data[65] => dffs[65].DATAIN
data[66] => dffs[66].DATAIN
data[67] => dffs[67].DATAIN
data[68] => dffs[68].DATAIN
data[69] => dffs[69].DATAIN
data[70] => dffs[70].DATAIN
data[71] => dffs[71].DATAIN
data[72] => dffs[72].DATAIN
data[73] => dffs[73].DATAIN
data[74] => dffs[74].DATAIN
data[75] => dffs[75].DATAIN
data[76] => dffs[76].DATAIN
data[77] => dffs[77].DATAIN
data[78] => dffs[78].DATAIN
data[79] => dffs[79].DATAIN
data[80] => dffs[80].DATAIN
data[81] => dffs[81].DATAIN
data[82] => dffs[82].DATAIN
data[83] => dffs[83].DATAIN
data[84] => dffs[84].DATAIN
data[85] => dffs[85].DATAIN
data[86] => dffs[86].DATAIN
data[87] => dffs[87].DATAIN
data[88] => dffs[88].DATAIN
data[89] => dffs[89].DATAIN
data[90] => dffs[90].DATAIN
data[91] => dffs[91].DATAIN
data[92] => dffs[92].DATAIN
data[93] => dffs[93].DATAIN
data[94] => dffs[94].DATAIN
data[95] => dffs[95].DATAIN
data[96] => dffs[96].DATAIN
data[97] => dffs[97].DATAIN
data[98] => dffs[98].DATAIN
data[99] => dffs[99].DATAIN
data[100] => dffs[100].DATAIN
data[101] => dffs[101].DATAIN
data[102] => dffs[102].DATAIN
data[103] => dffs[103].DATAIN
data[104] => dffs[104].DATAIN
data[105] => dffs[105].DATAIN
data[106] => dffs[106].DATAIN
data[107] => dffs[107].DATAIN
data[108] => dffs[108].DATAIN
data[109] => dffs[109].DATAIN
data[110] => dffs[110].DATAIN
data[111] => dffs[111].DATAIN
data[112] => dffs[112].DATAIN
data[113] => dffs[113].DATAIN
data[114] => dffs[114].DATAIN
data[115] => dffs[115].DATAIN
data[116] => dffs[116].DATAIN
data[117] => dffs[117].DATAIN
data[118] => dffs[118].DATAIN
data[119] => dffs[119].DATAIN
data[120] => dffs[120].DATAIN
data[121] => dffs[121].DATAIN
data[122] => dffs[122].DATAIN
data[123] => dffs[123].DATAIN
data[124] => dffs[124].DATAIN
data[125] => dffs[125].DATAIN
data[126] => dffs[126].DATAIN
data[127] => dffs[127].DATAIN
data[128] => dffs[128].DATAIN
data[129] => dffs[129].DATAIN
data[130] => dffs[130].DATAIN
data[131] => dffs[131].DATAIN
data[132] => dffs[132].DATAIN
data[133] => dffs[133].DATAIN
data[134] => dffs[134].DATAIN
data[135] => dffs[135].DATAIN
data[136] => dffs[136].DATAIN
data[137] => dffs[137].DATAIN
data[138] => dffs[138].DATAIN
data[139] => dffs[139].DATAIN
data[140] => dffs[140].DATAIN
data[141] => dffs[141].DATAIN
data[142] => dffs[142].DATAIN
data[143] => dffs[143].DATAIN
data[144] => dffs[144].DATAIN
data[145] => dffs[145].DATAIN
data[146] => dffs[146].DATAIN
data[147] => dffs[147].DATAIN
data[148] => dffs[148].DATAIN
data[149] => dffs[149].DATAIN
data[150] => dffs[150].DATAIN
data[151] => dffs[151].DATAIN
data[152] => dffs[152].DATAIN
data[153] => dffs[153].DATAIN
data[154] => dffs[154].DATAIN
data[155] => dffs[155].DATAIN
data[156] => dffs[156].DATAIN
data[157] => dffs[157].DATAIN
data[158] => dffs[158].DATAIN
data[159] => dffs[159].DATAIN
data[160] => dffs[160].DATAIN
data[161] => dffs[161].DATAIN
data[162] => dffs[162].DATAIN
data[163] => dffs[163].DATAIN
data[164] => dffs[164].DATAIN
data[165] => dffs[165].DATAIN
data[166] => dffs[166].DATAIN
data[167] => dffs[167].DATAIN
data[168] => dffs[168].DATAIN
data[169] => dffs[169].DATAIN
data[170] => dffs[170].DATAIN
data[171] => dffs[171].DATAIN
data[172] => dffs[172].DATAIN
data[173] => dffs[173].DATAIN
data[174] => dffs[174].DATAIN
data[175] => dffs[175].DATAIN
data[176] => dffs[176].DATAIN
data[177] => dffs[177].DATAIN
data[178] => dffs[178].DATAIN
data[179] => dffs[179].DATAIN
data[180] => dffs[180].DATAIN
data[181] => dffs[181].DATAIN
data[182] => dffs[182].DATAIN
data[183] => dffs[183].DATAIN
data[184] => dffs[184].DATAIN
data[185] => dffs[185].DATAIN
data[186] => dffs[186].DATAIN
data[187] => dffs[187].DATAIN
data[188] => dffs[188].DATAIN
data[189] => dffs[189].DATAIN
data[190] => dffs[190].DATAIN
data[191] => dffs[191].DATAIN
data[192] => dffs[192].DATAIN
data[193] => dffs[193].DATAIN
data[194] => dffs[194].DATAIN
data[195] => dffs[195].DATAIN
data[196] => dffs[196].DATAIN
data[197] => dffs[197].DATAIN
data[198] => dffs[198].DATAIN
data[199] => dffs[199].DATAIN
data[200] => dffs[200].DATAIN
data[201] => dffs[201].DATAIN
data[202] => dffs[202].DATAIN
data[203] => dffs[203].DATAIN
data[204] => dffs[204].DATAIN
data[205] => dffs[205].DATAIN
data[206] => dffs[206].DATAIN
data[207] => dffs[207].DATAIN
data[208] => dffs[208].DATAIN
data[209] => dffs[209].DATAIN
data[210] => dffs[210].DATAIN
data[211] => dffs[211].DATAIN
data[212] => dffs[212].DATAIN
data[213] => dffs[213].DATAIN
data[214] => dffs[214].DATAIN
data[215] => dffs[215].DATAIN
data[216] => dffs[216].DATAIN
data[217] => dffs[217].DATAIN
data[218] => dffs[218].DATAIN
data[219] => dffs[219].DATAIN
data[220] => dffs[220].DATAIN
data[221] => dffs[221].DATAIN
data[222] => dffs[222].DATAIN
data[223] => dffs[223].DATAIN
clock => dffs[223].CLK
clock => dffs[222].CLK
clock => dffs[221].CLK
clock => dffs[220].CLK
clock => dffs[219].CLK
clock => dffs[218].CLK
clock => dffs[217].CLK
clock => dffs[216].CLK
clock => dffs[215].CLK
clock => dffs[214].CLK
clock => dffs[213].CLK
clock => dffs[212].CLK
clock => dffs[211].CLK
clock => dffs[210].CLK
clock => dffs[209].CLK
clock => dffs[208].CLK
clock => dffs[207].CLK
clock => dffs[206].CLK
clock => dffs[205].CLK
clock => dffs[204].CLK
clock => dffs[203].CLK
clock => dffs[202].CLK
clock => dffs[201].CLK
clock => dffs[200].CLK
clock => dffs[199].CLK
clock => dffs[198].CLK
clock => dffs[197].CLK
clock => dffs[196].CLK
clock => dffs[195].CLK
clock => dffs[194].CLK
clock => dffs[193].CLK
clock => dffs[192].CLK
clock => dffs[191].CLK
clock => dffs[190].CLK
clock => dffs[189].CLK
clock => dffs[188].CLK
clock => dffs[187].CLK
clock => dffs[186].CLK
clock => dffs[185].CLK
clock => dffs[184].CLK
clock => dffs[183].CLK
clock => dffs[182].CLK
clock => dffs[181].CLK
clock => dffs[180].CLK
clock => dffs[179].CLK
clock => dffs[178].CLK
clock => dffs[177].CLK
clock => dffs[176].CLK
clock => dffs[175].CLK
clock => dffs[174].CLK
clock => dffs[173].CLK
clock => dffs[172].CLK
clock => dffs[171].CLK
clock => dffs[170].CLK
clock => dffs[169].CLK
clock => dffs[168].CLK
clock => dffs[167].CLK
clock => dffs[166].CLK
clock => dffs[165].CLK
clock => dffs[164].CLK
clock => dffs[163].CLK
clock => dffs[162].CLK
clock => dffs[161].CLK
clock => dffs[160].CLK
clock => dffs[159].CLK
clock => dffs[158].CLK
clock => dffs[157].CLK
clock => dffs[156].CLK
clock => dffs[155].CLK
clock => dffs[154].CLK
clock => dffs[153].CLK
clock => dffs[152].CLK
clock => dffs[151].CLK
clock => dffs[150].CLK
clock => dffs[149].CLK
clock => dffs[148].CLK
clock => dffs[147].CLK
clock => dffs[146].CLK
clock => dffs[145].CLK
clock => dffs[144].CLK
clock => dffs[143].CLK
clock => dffs[142].CLK
clock => dffs[141].CLK
clock => dffs[140].CLK
clock => dffs[139].CLK
clock => dffs[138].CLK
clock => dffs[137].CLK
clock => dffs[136].CLK
clock => dffs[135].CLK
clock => dffs[134].CLK
clock => dffs[133].CLK
clock => dffs[132].CLK
clock => dffs[131].CLK
clock => dffs[130].CLK
clock => dffs[129].CLK
clock => dffs[128].CLK
clock => dffs[127].CLK
clock => dffs[126].CLK
clock => dffs[125].CLK
clock => dffs[124].CLK
clock => dffs[123].CLK
clock => dffs[122].CLK
clock => dffs[121].CLK
clock => dffs[120].CLK
clock => dffs[119].CLK
clock => dffs[118].CLK
clock => dffs[117].CLK
clock => dffs[116].CLK
clock => dffs[115].CLK
clock => dffs[114].CLK
clock => dffs[113].CLK
clock => dffs[112].CLK
clock => dffs[111].CLK
clock => dffs[110].CLK
clock => dffs[109].CLK
clock => dffs[108].CLK
clock => dffs[107].CLK
clock => dffs[106].CLK
clock => dffs[105].CLK
clock => dffs[104].CLK
clock => dffs[103].CLK
clock => dffs[102].CLK
clock => dffs[101].CLK
clock => dffs[100].CLK
clock => dffs[99].CLK
clock => dffs[98].CLK
clock => dffs[97].CLK
clock => dffs[96].CLK
clock => dffs[95].CLK
clock => dffs[94].CLK
clock => dffs[93].CLK
clock => dffs[92].CLK
clock => dffs[91].CLK
clock => dffs[90].CLK
clock => dffs[89].CLK
clock => dffs[88].CLK
clock => dffs[87].CLK
clock => dffs[86].CLK
clock => dffs[85].CLK
clock => dffs[84].CLK
clock => dffs[83].CLK
clock => dffs[82].CLK
clock => dffs[81].CLK
clock => dffs[80].CLK
clock => dffs[79].CLK
clock => dffs[78].CLK
clock => dffs[77].CLK
clock => dffs[76].CLK
clock => dffs[75].CLK
clock => dffs[74].CLK
clock => dffs[73].CLK
clock => dffs[72].CLK
clock => dffs[71].CLK
clock => dffs[70].CLK
clock => dffs[69].CLK
clock => dffs[68].CLK
clock => dffs[67].CLK
clock => dffs[66].CLK
clock => dffs[65].CLK
clock => dffs[64].CLK
clock => dffs[63].CLK
clock => dffs[62].CLK
clock => dffs[61].CLK
clock => dffs[60].CLK
clock => dffs[59].CLK
clock => dffs[58].CLK
clock => dffs[57].CLK
clock => dffs[56].CLK
clock => dffs[55].CLK
clock => dffs[54].CLK
clock => dffs[53].CLK
clock => dffs[52].CLK
clock => dffs[51].CLK
clock => dffs[50].CLK
clock => dffs[49].CLK
clock => dffs[48].CLK
clock => dffs[47].CLK
clock => dffs[46].CLK
clock => dffs[45].CLK
clock => dffs[44].CLK
clock => dffs[43].CLK
clock => dffs[42].CLK
clock => dffs[41].CLK
clock => dffs[40].CLK
clock => dffs[39].CLK
clock => dffs[38].CLK
clock => dffs[37].CLK
clock => dffs[36].CLK
clock => dffs[35].CLK
clock => dffs[34].CLK
clock => dffs[33].CLK
clock => dffs[32].CLK
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[223].ENA
enable => dffs[222].ENA
enable => dffs[221].ENA
enable => dffs[220].ENA
enable => dffs[219].ENA
enable => dffs[218].ENA
enable => dffs[217].ENA
enable => dffs[216].ENA
enable => dffs[215].ENA
enable => dffs[214].ENA
enable => dffs[213].ENA
enable => dffs[212].ENA
enable => dffs[211].ENA
enable => dffs[210].ENA
enable => dffs[209].ENA
enable => dffs[208].ENA
enable => dffs[207].ENA
enable => dffs[206].ENA
enable => dffs[205].ENA
enable => dffs[204].ENA
enable => dffs[203].ENA
enable => dffs[202].ENA
enable => dffs[201].ENA
enable => dffs[200].ENA
enable => dffs[199].ENA
enable => dffs[198].ENA
enable => dffs[197].ENA
enable => dffs[196].ENA
enable => dffs[195].ENA
enable => dffs[194].ENA
enable => dffs[193].ENA
enable => dffs[192].ENA
enable => dffs[191].ENA
enable => dffs[190].ENA
enable => dffs[189].ENA
enable => dffs[188].ENA
enable => dffs[187].ENA
enable => dffs[186].ENA
enable => dffs[185].ENA
enable => dffs[184].ENA
enable => dffs[183].ENA
enable => dffs[182].ENA
enable => dffs[181].ENA
enable => dffs[180].ENA
enable => dffs[179].ENA
enable => dffs[178].ENA
enable => dffs[177].ENA
enable => dffs[176].ENA
enable => dffs[175].ENA
enable => dffs[174].ENA
enable => dffs[173].ENA
enable => dffs[172].ENA
enable => dffs[171].ENA
enable => dffs[170].ENA
enable => dffs[169].ENA
enable => dffs[168].ENA
enable => dffs[167].ENA
enable => dffs[166].ENA
enable => dffs[165].ENA
enable => dffs[164].ENA
enable => dffs[163].ENA
enable => dffs[162].ENA
enable => dffs[161].ENA
enable => dffs[160].ENA
enable => dffs[159].ENA
enable => dffs[158].ENA
enable => dffs[157].ENA
enable => dffs[156].ENA
enable => dffs[155].ENA
enable => dffs[154].ENA
enable => dffs[153].ENA
enable => dffs[152].ENA
enable => dffs[151].ENA
enable => dffs[150].ENA
enable => dffs[149].ENA
enable => dffs[148].ENA
enable => dffs[147].ENA
enable => dffs[146].ENA
enable => dffs[145].ENA
enable => dffs[144].ENA
enable => dffs[143].ENA
enable => dffs[142].ENA
enable => dffs[141].ENA
enable => dffs[140].ENA
enable => dffs[139].ENA
enable => dffs[138].ENA
enable => dffs[137].ENA
enable => dffs[136].ENA
enable => dffs[135].ENA
enable => dffs[134].ENA
enable => dffs[133].ENA
enable => dffs[132].ENA
enable => dffs[131].ENA
enable => dffs[130].ENA
enable => dffs[129].ENA
enable => dffs[128].ENA
enable => dffs[127].ENA
enable => dffs[126].ENA
enable => dffs[125].ENA
enable => dffs[124].ENA
enable => dffs[123].ENA
enable => dffs[122].ENA
enable => dffs[121].ENA
enable => dffs[120].ENA
enable => dffs[119].ENA
enable => dffs[118].ENA
enable => dffs[117].ENA
enable => dffs[116].ENA
enable => dffs[115].ENA
enable => dffs[114].ENA
enable => dffs[113].ENA
enable => dffs[112].ENA
enable => dffs[111].ENA
enable => dffs[110].ENA
enable => dffs[109].ENA
enable => dffs[108].ENA
enable => dffs[107].ENA
enable => dffs[106].ENA
enable => dffs[105].ENA
enable => dffs[104].ENA
enable => dffs[103].ENA
enable => dffs[102].ENA
enable => dffs[101].ENA
enable => dffs[100].ENA
enable => dffs[99].ENA
enable => dffs[98].ENA
enable => dffs[97].ENA
enable => dffs[96].ENA
enable => dffs[95].ENA
enable => dffs[94].ENA
enable => dffs[93].ENA
enable => dffs[92].ENA
enable => dffs[91].ENA
enable => dffs[90].ENA
enable => dffs[89].ENA
enable => dffs[88].ENA
enable => dffs[87].ENA
enable => dffs[86].ENA
enable => dffs[85].ENA
enable => dffs[84].ENA
enable => dffs[83].ENA
enable => dffs[82].ENA
enable => dffs[81].ENA
enable => dffs[80].ENA
enable => dffs[79].ENA
enable => dffs[78].ENA
enable => dffs[77].ENA
enable => dffs[76].ENA
enable => dffs[75].ENA
enable => dffs[74].ENA
enable => dffs[73].ENA
enable => dffs[72].ENA
enable => dffs[71].ENA
enable => dffs[70].ENA
enable => dffs[69].ENA
enable => dffs[68].ENA
enable => dffs[67].ENA
enable => dffs[66].ENA
enable => dffs[65].ENA
enable => dffs[64].ENA
enable => dffs[63].ENA
enable => dffs[62].ENA
enable => dffs[61].ENA
enable => dffs[60].ENA
enable => dffs[59].ENA
enable => dffs[58].ENA
enable => dffs[57].ENA
enable => dffs[56].ENA
enable => dffs[55].ENA
enable => dffs[54].ENA
enable => dffs[53].ENA
enable => dffs[52].ENA
enable => dffs[51].ENA
enable => dffs[50].ENA
enable => dffs[49].ENA
enable => dffs[48].ENA
enable => dffs[47].ENA
enable => dffs[46].ENA
enable => dffs[45].ENA
enable => dffs[44].ENA
enable => dffs[43].ENA
enable => dffs[42].ENA
enable => dffs[41].ENA
enable => dffs[40].ENA
enable => dffs[39].ENA
enable => dffs[38].ENA
enable => dffs[37].ENA
enable => dffs[36].ENA
enable => dffs[35].ENA
enable => dffs[34].ENA
enable => dffs[33].ENA
enable => dffs[32].ENA
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dffs[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dffs[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dffs[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dffs[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dffs[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dffs[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dffs[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= dffs[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= dffs[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= dffs[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= dffs[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= dffs[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= dffs[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= dffs[38].DB_MAX_OUTPUT_PORT_TYPE
q[39] <= dffs[39].DB_MAX_OUTPUT_PORT_TYPE
q[40] <= dffs[40].DB_MAX_OUTPUT_PORT_TYPE
q[41] <= dffs[41].DB_MAX_OUTPUT_PORT_TYPE
q[42] <= dffs[42].DB_MAX_OUTPUT_PORT_TYPE
q[43] <= dffs[43].DB_MAX_OUTPUT_PORT_TYPE
q[44] <= dffs[44].DB_MAX_OUTPUT_PORT_TYPE
q[45] <= dffs[45].DB_MAX_OUTPUT_PORT_TYPE
q[46] <= dffs[46].DB_MAX_OUTPUT_PORT_TYPE
q[47] <= dffs[47].DB_MAX_OUTPUT_PORT_TYPE
q[48] <= dffs[48].DB_MAX_OUTPUT_PORT_TYPE
q[49] <= dffs[49].DB_MAX_OUTPUT_PORT_TYPE
q[50] <= dffs[50].DB_MAX_OUTPUT_PORT_TYPE
q[51] <= dffs[51].DB_MAX_OUTPUT_PORT_TYPE
q[52] <= dffs[52].DB_MAX_OUTPUT_PORT_TYPE
q[53] <= dffs[53].DB_MAX_OUTPUT_PORT_TYPE
q[54] <= dffs[54].DB_MAX_OUTPUT_PORT_TYPE
q[55] <= dffs[55].DB_MAX_OUTPUT_PORT_TYPE
q[56] <= dffs[56].DB_MAX_OUTPUT_PORT_TYPE
q[57] <= dffs[57].DB_MAX_OUTPUT_PORT_TYPE
q[58] <= dffs[58].DB_MAX_OUTPUT_PORT_TYPE
q[59] <= dffs[59].DB_MAX_OUTPUT_PORT_TYPE
q[60] <= dffs[60].DB_MAX_OUTPUT_PORT_TYPE
q[61] <= dffs[61].DB_MAX_OUTPUT_PORT_TYPE
q[62] <= dffs[62].DB_MAX_OUTPUT_PORT_TYPE
q[63] <= dffs[63].DB_MAX_OUTPUT_PORT_TYPE
q[64] <= dffs[64].DB_MAX_OUTPUT_PORT_TYPE
q[65] <= dffs[65].DB_MAX_OUTPUT_PORT_TYPE
q[66] <= dffs[66].DB_MAX_OUTPUT_PORT_TYPE
q[67] <= dffs[67].DB_MAX_OUTPUT_PORT_TYPE
q[68] <= dffs[68].DB_MAX_OUTPUT_PORT_TYPE
q[69] <= dffs[69].DB_MAX_OUTPUT_PORT_TYPE
q[70] <= dffs[70].DB_MAX_OUTPUT_PORT_TYPE
q[71] <= dffs[71].DB_MAX_OUTPUT_PORT_TYPE
q[72] <= dffs[72].DB_MAX_OUTPUT_PORT_TYPE
q[73] <= dffs[73].DB_MAX_OUTPUT_PORT_TYPE
q[74] <= dffs[74].DB_MAX_OUTPUT_PORT_TYPE
q[75] <= dffs[75].DB_MAX_OUTPUT_PORT_TYPE
q[76] <= dffs[76].DB_MAX_OUTPUT_PORT_TYPE
q[77] <= dffs[77].DB_MAX_OUTPUT_PORT_TYPE
q[78] <= dffs[78].DB_MAX_OUTPUT_PORT_TYPE
q[79] <= dffs[79].DB_MAX_OUTPUT_PORT_TYPE
q[80] <= dffs[80].DB_MAX_OUTPUT_PORT_TYPE
q[81] <= dffs[81].DB_MAX_OUTPUT_PORT_TYPE
q[82] <= dffs[82].DB_MAX_OUTPUT_PORT_TYPE
q[83] <= dffs[83].DB_MAX_OUTPUT_PORT_TYPE
q[84] <= dffs[84].DB_MAX_OUTPUT_PORT_TYPE
q[85] <= dffs[85].DB_MAX_OUTPUT_PORT_TYPE
q[86] <= dffs[86].DB_MAX_OUTPUT_PORT_TYPE
q[87] <= dffs[87].DB_MAX_OUTPUT_PORT_TYPE
q[88] <= dffs[88].DB_MAX_OUTPUT_PORT_TYPE
q[89] <= dffs[89].DB_MAX_OUTPUT_PORT_TYPE
q[90] <= dffs[90].DB_MAX_OUTPUT_PORT_TYPE
q[91] <= dffs[91].DB_MAX_OUTPUT_PORT_TYPE
q[92] <= dffs[92].DB_MAX_OUTPUT_PORT_TYPE
q[93] <= dffs[93].DB_MAX_OUTPUT_PORT_TYPE
q[94] <= dffs[94].DB_MAX_OUTPUT_PORT_TYPE
q[95] <= dffs[95].DB_MAX_OUTPUT_PORT_TYPE
q[96] <= dffs[96].DB_MAX_OUTPUT_PORT_TYPE
q[97] <= dffs[97].DB_MAX_OUTPUT_PORT_TYPE
q[98] <= dffs[98].DB_MAX_OUTPUT_PORT_TYPE
q[99] <= dffs[99].DB_MAX_OUTPUT_PORT_TYPE
q[100] <= dffs[100].DB_MAX_OUTPUT_PORT_TYPE
q[101] <= dffs[101].DB_MAX_OUTPUT_PORT_TYPE
q[102] <= dffs[102].DB_MAX_OUTPUT_PORT_TYPE
q[103] <= dffs[103].DB_MAX_OUTPUT_PORT_TYPE
q[104] <= dffs[104].DB_MAX_OUTPUT_PORT_TYPE
q[105] <= dffs[105].DB_MAX_OUTPUT_PORT_TYPE
q[106] <= dffs[106].DB_MAX_OUTPUT_PORT_TYPE
q[107] <= dffs[107].DB_MAX_OUTPUT_PORT_TYPE
q[108] <= dffs[108].DB_MAX_OUTPUT_PORT_TYPE
q[109] <= dffs[109].DB_MAX_OUTPUT_PORT_TYPE
q[110] <= dffs[110].DB_MAX_OUTPUT_PORT_TYPE
q[111] <= dffs[111].DB_MAX_OUTPUT_PORT_TYPE
q[112] <= dffs[112].DB_MAX_OUTPUT_PORT_TYPE
q[113] <= dffs[113].DB_MAX_OUTPUT_PORT_TYPE
q[114] <= dffs[114].DB_MAX_OUTPUT_PORT_TYPE
q[115] <= dffs[115].DB_MAX_OUTPUT_PORT_TYPE
q[116] <= dffs[116].DB_MAX_OUTPUT_PORT_TYPE
q[117] <= dffs[117].DB_MAX_OUTPUT_PORT_TYPE
q[118] <= dffs[118].DB_MAX_OUTPUT_PORT_TYPE
q[119] <= dffs[119].DB_MAX_OUTPUT_PORT_TYPE
q[120] <= dffs[120].DB_MAX_OUTPUT_PORT_TYPE
q[121] <= dffs[121].DB_MAX_OUTPUT_PORT_TYPE
q[122] <= dffs[122].DB_MAX_OUTPUT_PORT_TYPE
q[123] <= dffs[123].DB_MAX_OUTPUT_PORT_TYPE
q[124] <= dffs[124].DB_MAX_OUTPUT_PORT_TYPE
q[125] <= dffs[125].DB_MAX_OUTPUT_PORT_TYPE
q[126] <= dffs[126].DB_MAX_OUTPUT_PORT_TYPE
q[127] <= dffs[127].DB_MAX_OUTPUT_PORT_TYPE
q[128] <= dffs[128].DB_MAX_OUTPUT_PORT_TYPE
q[129] <= dffs[129].DB_MAX_OUTPUT_PORT_TYPE
q[130] <= dffs[130].DB_MAX_OUTPUT_PORT_TYPE
q[131] <= dffs[131].DB_MAX_OUTPUT_PORT_TYPE
q[132] <= dffs[132].DB_MAX_OUTPUT_PORT_TYPE
q[133] <= dffs[133].DB_MAX_OUTPUT_PORT_TYPE
q[134] <= dffs[134].DB_MAX_OUTPUT_PORT_TYPE
q[135] <= dffs[135].DB_MAX_OUTPUT_PORT_TYPE
q[136] <= dffs[136].DB_MAX_OUTPUT_PORT_TYPE
q[137] <= dffs[137].DB_MAX_OUTPUT_PORT_TYPE
q[138] <= dffs[138].DB_MAX_OUTPUT_PORT_TYPE
q[139] <= dffs[139].DB_MAX_OUTPUT_PORT_TYPE
q[140] <= dffs[140].DB_MAX_OUTPUT_PORT_TYPE
q[141] <= dffs[141].DB_MAX_OUTPUT_PORT_TYPE
q[142] <= dffs[142].DB_MAX_OUTPUT_PORT_TYPE
q[143] <= dffs[143].DB_MAX_OUTPUT_PORT_TYPE
q[144] <= dffs[144].DB_MAX_OUTPUT_PORT_TYPE
q[145] <= dffs[145].DB_MAX_OUTPUT_PORT_TYPE
q[146] <= dffs[146].DB_MAX_OUTPUT_PORT_TYPE
q[147] <= dffs[147].DB_MAX_OUTPUT_PORT_TYPE
q[148] <= dffs[148].DB_MAX_OUTPUT_PORT_TYPE
q[149] <= dffs[149].DB_MAX_OUTPUT_PORT_TYPE
q[150] <= dffs[150].DB_MAX_OUTPUT_PORT_TYPE
q[151] <= dffs[151].DB_MAX_OUTPUT_PORT_TYPE
q[152] <= dffs[152].DB_MAX_OUTPUT_PORT_TYPE
q[153] <= dffs[153].DB_MAX_OUTPUT_PORT_TYPE
q[154] <= dffs[154].DB_MAX_OUTPUT_PORT_TYPE
q[155] <= dffs[155].DB_MAX_OUTPUT_PORT_TYPE
q[156] <= dffs[156].DB_MAX_OUTPUT_PORT_TYPE
q[157] <= dffs[157].DB_MAX_OUTPUT_PORT_TYPE
q[158] <= dffs[158].DB_MAX_OUTPUT_PORT_TYPE
q[159] <= dffs[159].DB_MAX_OUTPUT_PORT_TYPE
q[160] <= dffs[160].DB_MAX_OUTPUT_PORT_TYPE
q[161] <= dffs[161].DB_MAX_OUTPUT_PORT_TYPE
q[162] <= dffs[162].DB_MAX_OUTPUT_PORT_TYPE
q[163] <= dffs[163].DB_MAX_OUTPUT_PORT_TYPE
q[164] <= dffs[164].DB_MAX_OUTPUT_PORT_TYPE
q[165] <= dffs[165].DB_MAX_OUTPUT_PORT_TYPE
q[166] <= dffs[166].DB_MAX_OUTPUT_PORT_TYPE
q[167] <= dffs[167].DB_MAX_OUTPUT_PORT_TYPE
q[168] <= dffs[168].DB_MAX_OUTPUT_PORT_TYPE
q[169] <= dffs[169].DB_MAX_OUTPUT_PORT_TYPE
q[170] <= dffs[170].DB_MAX_OUTPUT_PORT_TYPE
q[171] <= dffs[171].DB_MAX_OUTPUT_PORT_TYPE
q[172] <= dffs[172].DB_MAX_OUTPUT_PORT_TYPE
q[173] <= dffs[173].DB_MAX_OUTPUT_PORT_TYPE
q[174] <= dffs[174].DB_MAX_OUTPUT_PORT_TYPE
q[175] <= dffs[175].DB_MAX_OUTPUT_PORT_TYPE
q[176] <= dffs[176].DB_MAX_OUTPUT_PORT_TYPE
q[177] <= dffs[177].DB_MAX_OUTPUT_PORT_TYPE
q[178] <= dffs[178].DB_MAX_OUTPUT_PORT_TYPE
q[179] <= dffs[179].DB_MAX_OUTPUT_PORT_TYPE
q[180] <= dffs[180].DB_MAX_OUTPUT_PORT_TYPE
q[181] <= dffs[181].DB_MAX_OUTPUT_PORT_TYPE
q[182] <= dffs[182].DB_MAX_OUTPUT_PORT_TYPE
q[183] <= dffs[183].DB_MAX_OUTPUT_PORT_TYPE
q[184] <= dffs[184].DB_MAX_OUTPUT_PORT_TYPE
q[185] <= dffs[185].DB_MAX_OUTPUT_PORT_TYPE
q[186] <= dffs[186].DB_MAX_OUTPUT_PORT_TYPE
q[187] <= dffs[187].DB_MAX_OUTPUT_PORT_TYPE
q[188] <= dffs[188].DB_MAX_OUTPUT_PORT_TYPE
q[189] <= dffs[189].DB_MAX_OUTPUT_PORT_TYPE
q[190] <= dffs[190].DB_MAX_OUTPUT_PORT_TYPE
q[191] <= dffs[191].DB_MAX_OUTPUT_PORT_TYPE
q[192] <= dffs[192].DB_MAX_OUTPUT_PORT_TYPE
q[193] <= dffs[193].DB_MAX_OUTPUT_PORT_TYPE
q[194] <= dffs[194].DB_MAX_OUTPUT_PORT_TYPE
q[195] <= dffs[195].DB_MAX_OUTPUT_PORT_TYPE
q[196] <= dffs[196].DB_MAX_OUTPUT_PORT_TYPE
q[197] <= dffs[197].DB_MAX_OUTPUT_PORT_TYPE
q[198] <= dffs[198].DB_MAX_OUTPUT_PORT_TYPE
q[199] <= dffs[199].DB_MAX_OUTPUT_PORT_TYPE
q[200] <= dffs[200].DB_MAX_OUTPUT_PORT_TYPE
q[201] <= dffs[201].DB_MAX_OUTPUT_PORT_TYPE
q[202] <= dffs[202].DB_MAX_OUTPUT_PORT_TYPE
q[203] <= dffs[203].DB_MAX_OUTPUT_PORT_TYPE
q[204] <= dffs[204].DB_MAX_OUTPUT_PORT_TYPE
q[205] <= dffs[205].DB_MAX_OUTPUT_PORT_TYPE
q[206] <= dffs[206].DB_MAX_OUTPUT_PORT_TYPE
q[207] <= dffs[207].DB_MAX_OUTPUT_PORT_TYPE
q[208] <= dffs[208].DB_MAX_OUTPUT_PORT_TYPE
q[209] <= dffs[209].DB_MAX_OUTPUT_PORT_TYPE
q[210] <= dffs[210].DB_MAX_OUTPUT_PORT_TYPE
q[211] <= dffs[211].DB_MAX_OUTPUT_PORT_TYPE
q[212] <= dffs[212].DB_MAX_OUTPUT_PORT_TYPE
q[213] <= dffs[213].DB_MAX_OUTPUT_PORT_TYPE
q[214] <= dffs[214].DB_MAX_OUTPUT_PORT_TYPE
q[215] <= dffs[215].DB_MAX_OUTPUT_PORT_TYPE
q[216] <= dffs[216].DB_MAX_OUTPUT_PORT_TYPE
q[217] <= dffs[217].DB_MAX_OUTPUT_PORT_TYPE
q[218] <= dffs[218].DB_MAX_OUTPUT_PORT_TYPE
q[219] <= dffs[219].DB_MAX_OUTPUT_PORT_TYPE
q[220] <= dffs[220].DB_MAX_OUTPUT_PORT_TYPE
q[221] <= dffs[221].DB_MAX_OUTPUT_PORT_TYPE
q[222] <= dffs[222].DB_MAX_OUTPUT_PORT_TYPE
q[223] <= dffs[223].DB_MAX_OUTPUT_PORT_TYPE


