// SPDX-License-Identifier: GPL-2.0+
/*
 * Copyright (C) 2015, Amlogic, Inc. All rights reserved.
 * Copyright (C) 2023, Ferass El Hafidi <vitali64pmemail@protonmail.com>
 */
#ifndef DRAM_GXBB_H
#define DRAM_GXBB_H

/* Struct which holds timings (see dram-settings-gx.h) */
struct meson_gx_dram_timings {
	uint8_t drv;
	uint8_t odt;
	uint8_t rtp;
	uint8_t wtr;
	uint8_t rp;
	uint8_t rcd;
	uint8_t ras;
	uint8_t rrd;
	uint8_t rc;
	uint8_t mrd;
	uint8_t mod;
	uint8_t faw;
	uint8_t wlmrd;
	uint8_t wlo;
	ushort  rfc;
	uint8_t xp;
	ushort  xs;
	ushort  dllk;
	uint8_t cke;
	uint8_t rtodt;
	uint8_t rtw;
	uint8_t refi;
	uint8_t refi_mddr3;
	uint8_t cl;
	uint8_t wr;
	uint8_t cwl;
	uint8_t al;
	uint8_t dqs;
	uint8_t cksre;
	uint8_t cksrx;
	uint8_t zqcs;
	uint8_t xpdll;
	ushort  exsr;
	ushort  zqcl;
	ushort  zqcsi;
	uint8_t rpab;
	uint8_t rppb;
	uint8_t tdqsck;
	uint8_t tdqsckmax;
	uint8_t tckesr;
	uint8_t tdpd;
	uint8_t taond_aofd;
};

/* Functions */
int dram_init(void);

/* Registers */
#define DDR0_PUB_REG_BASE					0xc8836000

#define DDR0_PUB_RIDR						(DDR0_PUB_REG_BASE+(0x00<<2))
#define DDR0_PUB_PIR						(DDR0_PUB_REG_BASE+(0x01<<2))
#define DDR0_PUB_PGCR0						(DDR0_PUB_REG_BASE+(0x02<<2))
#define DDR0_PUB_PGCR1						(DDR0_PUB_REG_BASE+(0x03<<2))
#define DDR0_PUB_PGCR2						(DDR0_PUB_REG_BASE+(0x04<<2))
#define DDR0_PUB_PGCR3						(DDR0_PUB_REG_BASE+(0x05<<2))
#define DDR0_PUB_PGSR0						(DDR0_PUB_REG_BASE+(0x06<<2))
#define DDR0_PUB_PGSR1						(DDR0_PUB_REG_BASE+(0x07<<2))
#define DDR0_PUB_PLLCR						(DDR0_PUB_REG_BASE+(0x08<<2))
#define DDR0_PUB_PTR0						(DDR0_PUB_REG_BASE+(0x09<<2))
#define DDR0_PUB_PTR1						(DDR0_PUB_REG_BASE+(0x0A<<2))
#define DDR0_PUB_PTR2						(DDR0_PUB_REG_BASE+(0x0B<<2))
#define DDR0_PUB_PTR3						(DDR0_PUB_REG_BASE+(0x0C<<2))
#define DDR0_PUB_PTR4						(DDR0_PUB_REG_BASE+(0x0D<<2))
#define DDR0_PUB_ACMDLR						(DDR0_PUB_REG_BASE+(0x0E<<2))
#define DDR0_PUB_ACLCDLR					(DDR0_PUB_REG_BASE+(0x0F<<2))
#define DDR0_PUB_ACBDLR0					(DDR0_PUB_REG_BASE+(0x10<<2))
#define DDR0_PUB_ACBDLR1					(DDR0_PUB_REG_BASE+(0x11<<2))
#define DDR0_PUB_ACBDLR2					(DDR0_PUB_REG_BASE+(0x12<<2))
#define DDR0_PUB_ACBDLR3					(DDR0_PUB_REG_BASE+(0x13<<2))
#define DDR0_PUB_ACBDLR4					(DDR0_PUB_REG_BASE+(0x14<<2))
#define DDR0_PUB_ACBDLR5					(DDR0_PUB_REG_BASE+(0x15<<2))
#define DDR0_PUB_ACBDLR6					(DDR0_PUB_REG_BASE+(0x16<<2))
#define DDR0_PUB_ACBDLR7					(DDR0_PUB_REG_BASE+(0x17<<2))
#define DDR0_PUB_ACBDLR8					(DDR0_PUB_REG_BASE+(0x18<<2))
#define DDR0_PUB_ACBDLR9					(DDR0_PUB_REG_BASE+(0x19<<2))
#define DDR0_PUB_ACIOCR0					(DDR0_PUB_REG_BASE+(0x1A<<2))
#define DDR0_PUB_ACIOCR1					(DDR0_PUB_REG_BASE+(0x1B<<2))
#define DDR0_PUB_ACIOCR2					(DDR0_PUB_REG_BASE+(0x1C<<2))
#define DDR0_PUB_ACIOCR3					(DDR0_PUB_REG_BASE+(0x1D<<2))
#define DDR0_PUB_ACIOCR4					(DDR0_PUB_REG_BASE+(0x1E<<2))
#define DDR0_PUB_ACIOCR5					(DDR0_PUB_REG_BASE+(0x1F<<2))
#define DDR0_PUB_DXCCR						(DDR0_PUB_REG_BASE+(0x20<<2))
#define DDR0_PUB_DSGCR						(DDR0_PUB_REG_BASE+(0x21<<2))
#define DDR0_PUB_DCR						(DDR0_PUB_REG_BASE+(0x22<<2))
#define DDR0_PUB_DTPR0						(DDR0_PUB_REG_BASE+(0x23<<2))
#define DDR0_PUB_DTPR1						(DDR0_PUB_REG_BASE+(0x24<<2))
#define DDR0_PUB_DTPR2						(DDR0_PUB_REG_BASE+(0x25<<2))
#define DDR0_PUB_DTPR3						(DDR0_PUB_REG_BASE+(0x26<<2))
#define DDR0_PUB_MR0						(DDR0_PUB_REG_BASE+(0x27<<2))
#define DDR0_PUB_MR1						(DDR0_PUB_REG_BASE+(0x28<<2))
#define DDR0_PUB_MR2						(DDR0_PUB_REG_BASE+(0x29<<2))
#define DDR0_PUB_MR3						(DDR0_PUB_REG_BASE+(0x2A<<2))
#define DDR0_PUB_ODTCR						(DDR0_PUB_REG_BASE+(0x2B<<2))
#define DDR0_PUB_DTCR						(DDR0_PUB_REG_BASE+(0x2C<<2))
#define DDR0_PUB_DTAR0						(DDR0_PUB_REG_BASE+(0x2D<<2))
#define DDR0_PUB_DTAR1						(DDR0_PUB_REG_BASE+(0x2E<<2))
#define DDR0_PUB_DTAR2						(DDR0_PUB_REG_BASE+(0x2F<<2))
#define DDR0_PUB_DTAR3						(DDR0_PUB_REG_BASE+(0x30<<2))
#define DDR0_PUB_DTDR0						(DDR0_PUB_REG_BASE+(0x31<<2))
#define DDR0_PUB_DTDR1						(DDR0_PUB_REG_BASE+(0x32<<2))
#define DDR0_PUB_DTEDR0						(DDR0_PUB_REG_BASE+(0x33<<2))
#define DDR0_PUB_DTEDR1						(DDR0_PUB_REG_BASE+(0x34<<2))
#define DDR0_PUB_RDIMMGCR0					(DDR0_PUB_REG_BASE+(0x35<<2))
#define DDR0_PUB_RDIMMGCR1					(DDR0_PUB_REG_BASE+(0x36<<2))
#define DDR0_PUB_RDIMMCR0					(DDR0_PUB_REG_BASE+(0x37<<2))
#define DDR0_PUB_RDIMMCR1					(DDR0_PUB_REG_BASE+(0x38<<2))
#define DDR0_PUB_GPR0						(DDR0_PUB_REG_BASE+(0x39<<2))
#define DDR0_PUB_GPR1						(DDR0_PUB_REG_BASE+(0x3A<<2))
#define DDR0_PUB_CATR0						(DDR0_PUB_REG_BASE+(0x3B<<2))
#define DDR0_PUB_CATR1						(DDR0_PUB_REG_BASE+(0x3C<<2))
//0x3D-32'h5F reserved)
#define DDR0_PUB_DCUAR						(DDR0_PUB_REG_BASE+(0x60<<2))
#define DDR0_PUB_DCUDR						(DDR0_PUB_REG_BASE+(0x61<<2))
#define DDR0_PUB_DCURR						(DDR0_PUB_REG_BASE+(0x62<<2))
#define DDR0_PUB_DCULR						(DDR0_PUB_REG_BASE+(0x63<<2))
#define DDR0_PUB_DCUGCR						(DDR0_PUB_REG_BASE+(0x64<<2))
#define DDR0_PUB_DCUTPR						(DDR0_PUB_REG_BASE+(0x65<<2))
#define DDR0_PUB_DCUSR0						(DDR0_PUB_REG_BASE+(0x66<<2))
#define DDR0_PUB_DCUSR1						(DDR0_PUB_REG_BASE+(0x67<<2))
//0x68-32'h6F reserved)
#define DDR0_PUB_BISTRR						(DDR0_PUB_REG_BASE+(0x70<<2))
#define DDR0_PUB_BISTWCR					(DDR0_PUB_REG_BASE+(0x71<<2))
#define DDR0_PUB_BISTMSKR0					(DDR0_PUB_REG_BASE+(0x72<<2))
#define DDR0_PUB_BISTMSKR1					(DDR0_PUB_REG_BASE+(0x73<<2))
#define DDR0_PUB_BISTMSKR2					(DDR0_PUB_REG_BASE+(0x74<<2))
#define DDR0_PUB_BISTLSR					(DDR0_PUB_REG_BASE+(0x75<<2))
#define DDR0_PUB_BISTAR0					(DDR0_PUB_REG_BASE+(0x76<<2))
#define DDR0_PUB_BISTAR1					(DDR0_PUB_REG_BASE+(0x77<<2))
#define DDR0_PUB_BISTAR2					(DDR0_PUB_REG_BASE+(0x78<<2))
#define DDR0_PUB_BISTUDPR					(DDR0_PUB_REG_BASE+(0x79<<2))
#define DDR0_PUB_BISTGSR					(DDR0_PUB_REG_BASE+(0x7A<<2))
#define DDR0_PUB_BISTWER					(DDR0_PUB_REG_BASE+(0x7B<<2))
#define DDR0_PUB_BISTBER0					(DDR0_PUB_REG_BASE+(0x7C<<2))
#define DDR0_PUB_BISTBER1					(DDR0_PUB_REG_BASE+(0x7D<<2))
#define DDR0_PUB_BISTBER2					(DDR0_PUB_REG_BASE+(0x7E<<2))
#define DDR0_PUB_BISTBER3					(DDR0_PUB_REG_BASE+(0x7F<<2))
#define DDR0_PUB_BISTWCSR					(DDR0_PUB_REG_BASE+(0x80<<2))
#define DDR0_PUB_BISTFWR0					(DDR0_PUB_REG_BASE+(0x81<<2))
#define DDR0_PUB_BISTFWR1					(DDR0_PUB_REG_BASE+(0x82<<2))
#define DDR0_PUB_BISTFWR2					(DDR0_PUB_REG_BASE+(0x83<<2))
//0x84-32'h8D reserved)
#define DDR0_PUB_IOVCR0						(DDR0_PUB_REG_BASE+(0x8E<<2))
#define DDR0_PUB_IOVCR1						(DDR0_PUB_REG_BASE+(0x8F<<2))
#define DDR0_PUB_ZQCR						(DDR0_PUB_REG_BASE+(0x90<<2))
#define DDR0_PUB_ZQ0PR						(DDR0_PUB_REG_BASE+(0x91<<2))
#define DDR0_PUB_ZQ0DR						(DDR0_PUB_REG_BASE+(0x92<<2))
#define DDR0_PUB_ZQ0SR						(DDR0_PUB_REG_BASE+(0x93<<2))
//0x94 reserved)
#define DDR0_PUB_ZQ1PR						(DDR0_PUB_REG_BASE+(0x95<<2))
#define DDR0_PUB_ZQ1DR						(DDR0_PUB_REG_BASE+(0x96<<2))
#define DDR0_PUB_ZQ1SR						(DDR0_PUB_REG_BASE+(0x97<<2))
//0x98 reserved)
#define DDR0_PUB_ZQ2PR						(DDR0_PUB_REG_BASE+(0x99<<2))
#define DDR0_PUB_ZQ2DR						(DDR0_PUB_REG_BASE+(0x9A<<2))
#define DDR0_PUB_ZQ2SR						(DDR0_PUB_REG_BASE+(0x9B<<2))
//0x9c reserved)
#define DDR0_PUB_ZQ3PR						(DDR0_PUB_REG_BASE+(0x9D<<2))
#define DDR0_PUB_ZQ3DR						(DDR0_PUB_REG_BASE+(0x9E<<2))
#define DDR0_PUB_ZQ3SR						(DDR0_PUB_REG_BASE+(0x9F<<2))
#define DDR0_PUB_DX0GCR0					(DDR0_PUB_REG_BASE+(0xA0<<2))
#define DDR0_PUB_DX0GCR1					(DDR0_PUB_REG_BASE+(0xA1<<2))
#define DDR0_PUB_DX0GCR2					(DDR0_PUB_REG_BASE+(0xA2<<2))
#define DDR0_PUB_DX0GCR3					(DDR0_PUB_REG_BASE+(0xA3<<2))
#define DDR0_PUB_DX0GSR0					(DDR0_PUB_REG_BASE+(0xA4<<2))
#define DDR0_PUB_DX0GSR1					(DDR0_PUB_REG_BASE+(0xA5<<2))
#define DDR0_PUB_DX0GSR2					(DDR0_PUB_REG_BASE+(0xA6<<2))
#define DDR0_PUB_DX0BDLR0					(DDR0_PUB_REG_BASE+(0xA7<<2))
#define DDR0_PUB_DX0BDLR1					(DDR0_PUB_REG_BASE+(0xA8<<2))
#define DDR0_PUB_DX0BDLR2					(DDR0_PUB_REG_BASE+(0xA9<<2))
#define DDR0_PUB_DX0BDLR3					(DDR0_PUB_REG_BASE+(0xAA<<2))
#define DDR0_PUB_DX0BDLR4					(DDR0_PUB_REG_BASE+(0xAB<<2))
#define DDR0_PUB_DX0BDLR5					(DDR0_PUB_REG_BASE+(0xAC<<2))
#define DDR0_PUB_DX0BDLR6					(DDR0_PUB_REG_BASE+(0xAD<<2))
#define DDR0_PUB_DX0LCDLR0					(DDR0_PUB_REG_BASE+(0xAE<<2))
#define DDR0_PUB_DX0LCDLR1					(DDR0_PUB_REG_BASE+(0xAF<<2))
#define DDR0_PUB_DX0LCDLR2					(DDR0_PUB_REG_BASE+(0xB0<<2))
#define DDR0_PUB_DX0MDLR					(DDR0_PUB_REG_BASE+(0xB1<<2))
#define DDR0_PUB_DX0GTR						(DDR0_PUB_REG_BASE+(0xB2<<2))
//0xB4-32'hBF reserved)
#define DDR0_PUB_DX1GCR0					(DDR0_PUB_REG_BASE+(0xC0<<2))
#define DDR0_PUB_DX1GCR1					(DDR0_PUB_REG_BASE+(0xC1<<2))
#define DDR0_PUB_DX1GCR2					(DDR0_PUB_REG_BASE+(0xC2<<2))
#define DDR0_PUB_DX1GCR3					(DDR0_PUB_REG_BASE+(0xC3<<2))
#define DDR0_PUB_DX1GSR0					(DDR0_PUB_REG_BASE+(0xC4<<2))
#define DDR0_PUB_DX1GSR1					(DDR0_PUB_REG_BASE+(0xC5<<2))
#define DDR0_PUB_DX1GSR2					(DDR0_PUB_REG_BASE+(0xC6<<2))
#define DDR0_PUB_DX1BDLR0					(DDR0_PUB_REG_BASE+(0xC7<<2))
#define DDR0_PUB_DX1BDLR1					(DDR0_PUB_REG_BASE+(0xC8<<2))
#define DDR0_PUB_DX1BDLR2					(DDR0_PUB_REG_BASE+(0xC9<<2))
#define DDR0_PUB_DX1BDLR3					(DDR0_PUB_REG_BASE+(0xCA<<2))
#define DDR0_PUB_DX1BDLR4					(DDR0_PUB_REG_BASE+(0xCB<<2))
#define DDR0_PUB_DX1BDLR5					(DDR0_PUB_REG_BASE+(0xCC<<2))
#define DDR0_PUB_DX1BDLR6					(DDR0_PUB_REG_BASE+(0xCD<<2))
#define DDR0_PUB_DX1LCDLR0					(DDR0_PUB_REG_BASE+(0xCE<<2))
#define DDR0_PUB_DX1LCDLR1					(DDR0_PUB_REG_BASE+(0xCF<<2))
#define DDR0_PUB_DX1LCDLR2					(DDR0_PUB_REG_BASE+(0xD0<<2))
#define DDR0_PUB_DX1MDLR					(DDR0_PUB_REG_BASE+(0xD1<<2))
#define DDR0_PUB_DX1GTR						(DDR0_PUB_REG_BASE+(0xD2<<2))
#define DDR0_PUB_DX2GCR0					(DDR0_PUB_REG_BASE+(0xE0<<2))
#define DDR0_PUB_DX2GCR1					(DDR0_PUB_REG_BASE+(0xE1<<2))
#define DDR0_PUB_DX2GCR2					(DDR0_PUB_REG_BASE+(0xE2<<2))
#define DDR0_PUB_DX2GCR3					(DDR0_PUB_REG_BASE+(0xE3<<2))
#define DDR0_PUB_DX2GSR0					(DDR0_PUB_REG_BASE+(0xE4<<2))
#define DDR0_PUB_DX2GSR1					(DDR0_PUB_REG_BASE+(0xE5<<2))
#define DDR0_PUB_DX2GSR2					(DDR0_PUB_REG_BASE+(0xE6<<2))
#define DDR0_PUB_DX2BDLR0					(DDR0_PUB_REG_BASE+(0xE7<<2))
#define DDR0_PUB_DX2BDLR1					(DDR0_PUB_REG_BASE+(0xE8<<2))
#define DDR0_PUB_DX2BDLR2					(DDR0_PUB_REG_BASE+(0xE9<<2))
#define DDR0_PUB_DX2BDLR3					(DDR0_PUB_REG_BASE+(0xEA<<2))
#define DDR0_PUB_DX2BDLR4					(DDR0_PUB_REG_BASE+(0xEB<<2))
#define DDR0_PUB_DX2BDLR5					(DDR0_PUB_REG_BASE+(0xEC<<2))
#define DDR0_PUB_DX2BDLR6					(DDR0_PUB_REG_BASE+(0xED<<2))
#define DDR0_PUB_DX2LCDLR0					(DDR0_PUB_REG_BASE+(0xEE<<2))
#define DDR0_PUB_DX2LCDLR1					(DDR0_PUB_REG_BASE+(0xEF<<2))
#define DDR0_PUB_DX2LCDLR2					(DDR0_PUB_REG_BASE+(0xF0<<2))
#define DDR0_PUB_DX2MDLR					(DDR0_PUB_REG_BASE+(0xF1<<2))
#define DDR0_PUB_DX2GTR						(DDR0_PUB_REG_BASE+(0xF2<<2))
#define DDR0_PUB_DX3GCR0					(DDR0_PUB_REG_BASE+(0x100<<2))
#define DDR0_PUB_DX3GCR1					(DDR0_PUB_REG_BASE+(0x101<<2))
#define DDR0_PUB_DX3GCR2					(DDR0_PUB_REG_BASE+(0x102<<2))
#define DDR0_PUB_DX3GCR3					(DDR0_PUB_REG_BASE+(0x103<<2))
#define DDR0_PUB_DX3GSR0					(DDR0_PUB_REG_BASE+(0x104<<2))
#define DDR0_PUB_DX3GSR1					(DDR0_PUB_REG_BASE+(0x105<<2))
#define DDR0_PUB_DX3GSR2					(DDR0_PUB_REG_BASE+(0x106<<2))
#define DDR0_PUB_DX3BDLR0					(DDR0_PUB_REG_BASE+(0x107<<2))
#define DDR0_PUB_DX3BDLR1					(DDR0_PUB_REG_BASE+(0x108<<2))
#define DDR0_PUB_DX3BDLR2					(DDR0_PUB_REG_BASE+(0x109<<2))
#define DDR0_PUB_DX3BDLR3					(DDR0_PUB_REG_BASE+(0x10A<<2))
#define DDR0_PUB_DX3BDLR4					(DDR0_PUB_REG_BASE+(0x10B<<2))
#define DDR0_PUB_DX3BDLR5					(DDR0_PUB_REG_BASE+(0x10C<<2))
#define DDR0_PUB_DX3BDLR6					(DDR0_PUB_REG_BASE+(0x10D<<2))
#define DDR0_PUB_DX3LCDLR0					(DDR0_PUB_REG_BASE+(0x10E<<2))
#define DDR0_PUB_DX3LCDLR1					(DDR0_PUB_REG_BASE+(0x10F<<2))
#define DDR0_PUB_DX3LCDLR2					(DDR0_PUB_REG_BASE+(0x110<<2))
#define DDR0_PUB_DX3MDLR					(DDR0_PUB_REG_BASE+(0x111<<2))
#define DDR0_PUB_DX3GTR						(DDR0_PUB_REG_BASE+(0x112<<2))
#define DDR0_PUB_DX4GCR0					(DDR0_PUB_REG_BASE+(0x120<<2))
#define DDR0_PUB_DX4GCR1					(DDR0_PUB_REG_BASE+(0x121<<2))
#define DDR0_PUB_DX4GCR2					(DDR0_PUB_REG_BASE+(0x122<<2))
#define DDR0_PUB_DX4GCR3					(DDR0_PUB_REG_BASE+(0x123<<2))
#define DDR0_PUB_DX4GSR0					(DDR0_PUB_REG_BASE+(0x124<<2))
#define DDR0_PUB_DX4GSR1					(DDR0_PUB_REG_BASE+(0x125<<2))
#define DDR0_PUB_DX4GSR2					(DDR0_PUB_REG_BASE+(0x126<<2))
#define DDR0_PUB_DX4BDLR0					(DDR0_PUB_REG_BASE+(0x127<<2))
#define DDR0_PUB_DX4BDLR1					(DDR0_PUB_REG_BASE+(0x128<<2))
#define DDR0_PUB_DX4BDLR2					(DDR0_PUB_REG_BASE+(0x129<<2))
#define DDR0_PUB_DX4BDLR3					(DDR0_PUB_REG_BASE+(0x12A<<2))
#define DDR0_PUB_DX4BDLR4					(DDR0_PUB_REG_BASE+(0x12B<<2))
#define DDR0_PUB_DX4BDLR5					(DDR0_PUB_REG_BASE+(0x12C<<2))
#define DDR0_PUB_DX4BDLR6					(DDR0_PUB_REG_BASE+(0x12D<<2))
#define DDR0_PUB_DX4LCDLR0					(DDR0_PUB_REG_BASE+(0x12E<<2))
#define DDR0_PUB_DX4LCDLR1					(DDR0_PUB_REG_BASE+(0x12F<<2))
#define DDR0_PUB_DX4LCDLR2					(DDR0_PUB_REG_BASE+(0x130<<2))
#define DDR0_PUB_DX4MDLR					(DDR0_PUB_REG_BASE+(0x131<<2))
#define DDR0_PUB_DX4GTR						(DDR0_PUB_REG_BASE+(0x132<<2))
#define DDR0_PUB_DX5GCR0					(DDR0_PUB_REG_BASE+(0x140<<2))
#define DDR0_PUB_DX5GCR1					(DDR0_PUB_REG_BASE+(0x141<<2))
#define DDR0_PUB_DX5GCR2					(DDR0_PUB_REG_BASE+(0x142<<2))
#define DDR0_PUB_DX5GCR3					(DDR0_PUB_REG_BASE+(0x143<<2))
#define DDR0_PUB_DX5GSR0					(DDR0_PUB_REG_BASE+(0x144<<2))
#define DDR0_PUB_DX5GSR1					(DDR0_PUB_REG_BASE+(0x145<<2))
#define DDR0_PUB_DX5GSR2					(DDR0_PUB_REG_BASE+(0x146<<2))
#define DDR0_PUB_DX5BDLR0					(DDR0_PUB_REG_BASE+(0x147<<2))
#define DDR0_PUB_DX5BDLR1					(DDR0_PUB_REG_BASE+(0x148<<2))
#define DDR0_PUB_DX5BDLR2					(DDR0_PUB_REG_BASE+(0x149<<2))
#define DDR0_PUB_DX5BDLR3					(DDR0_PUB_REG_BASE+(0x14A<<2))
#define DDR0_PUB_DX5BDLR4					(DDR0_PUB_REG_BASE+(0x14B<<2))
#define DDR0_PUB_DX5BDLR5					(DDR0_PUB_REG_BASE+(0x14C<<2))
#define DDR0_PUB_DX5BDLR6					(DDR0_PUB_REG_BASE+(0x14D<<2))
#define DDR0_PUB_DX5LCDLR0					(DDR0_PUB_REG_BASE+(0x14E<<2))
#define DDR0_PUB_DX5LCDLR1					(DDR0_PUB_REG_BASE+(0x14F<<2))
#define DDR0_PUB_DX5LCDLR2					(DDR0_PUB_REG_BASE+(0x150<<2))
#define DDR0_PUB_DX5MDLR					(DDR0_PUB_REG_BASE+(0x151<<2))
#define DDR0_PUB_DX5GTR						(DDR0_PUB_REG_BASE+(0x152<<2))
#define DDR0_PUB_DX6GCR0					(DDR0_PUB_REG_BASE+(0x160<<2))
#define DDR0_PUB_DX6GCR1					(DDR0_PUB_REG_BASE+(0x161<<2))
#define DDR0_PUB_DX6GCR2					(DDR0_PUB_REG_BASE+(0x162<<2))
#define DDR0_PUB_DX6GCR3					(DDR0_PUB_REG_BASE+(0x163<<2))
#define DDR0_PUB_DX6GSR0					(DDR0_PUB_REG_BASE+(0x164<<2))
#define DDR0_PUB_DX6GSR1					(DDR0_PUB_REG_BASE+(0x165<<2))
#define DDR0_PUB_DX6GSR2					(DDR0_PUB_REG_BASE+(0x166<<2))
#define DDR0_PUB_DX6BDLR0					(DDR0_PUB_REG_BASE+(0x167<<2))
#define DDR0_PUB_DX6BDLR1					(DDR0_PUB_REG_BASE+(0x168<<2))
#define DDR0_PUB_DX6BDLR2					(DDR0_PUB_REG_BASE+(0x169<<2))
#define DDR0_PUB_DX6BDLR3					(DDR0_PUB_REG_BASE+(0x16A<<2))
#define DDR0_PUB_DX6BDLR4					(DDR0_PUB_REG_BASE+(0x16B<<2))
#define DDR0_PUB_DX6BDLR5					(DDR0_PUB_REG_BASE+(0x16C<<2))
#define DDR0_PUB_DX6BDLR6					(DDR0_PUB_REG_BASE+(0x16D<<2))
#define DDR0_PUB_DX6LCDLR0					(DDR0_PUB_REG_BASE+(0x16E<<2))
#define DDR0_PUB_DX6LCDLR1					(DDR0_PUB_REG_BASE+(0x16F<<2))
#define DDR0_PUB_DX6LCDLR2					(DDR0_PUB_REG_BASE+(0x170<<2))
#define DDR0_PUB_DX6MDLR					(DDR0_PUB_REG_BASE+(0x171<<2))
#define DDR0_PUB_DX6GTR						(DDR0_PUB_REG_BASE+(0x172<<2))
#define DDR0_PUB_DX7GCR0					(DDR0_PUB_REG_BASE+(0x180<<2))
#define DDR0_PUB_DX7GCR1					(DDR0_PUB_REG_BASE+(0x181<<2))
#define DDR0_PUB_DX7GCR2					(DDR0_PUB_REG_BASE+(0x182<<2))
#define DDR0_PUB_DX7GCR3					(DDR0_PUB_REG_BASE+(0x183<<2))
#define DDR0_PUB_DX7GSR0					(DDR0_PUB_REG_BASE+(0x184<<2))
#define DDR0_PUB_DX7GSR1					(DDR0_PUB_REG_BASE+(0x185<<2))
#define DDR0_PUB_DX7GSR2					(DDR0_PUB_REG_BASE+(0x186<<2))
#define DDR0_PUB_DX7BDLR0					(DDR0_PUB_REG_BASE+(0x187<<2))
#define DDR0_PUB_DX7BDLR1					(DDR0_PUB_REG_BASE+(0x188<<2))
#define DDR0_PUB_DX7BDLR2					(DDR0_PUB_REG_BASE+(0x189<<2))
#define DDR0_PUB_DX7BDLR3					(DDR0_PUB_REG_BASE+(0x18A<<2))
#define DDR0_PUB_DX7BDLR4					(DDR0_PUB_REG_BASE+(0x18B<<2))
#define DDR0_PUB_DX7BDLR5					(DDR0_PUB_REG_BASE+(0x18C<<2))
#define DDR0_PUB_DX7BDLR6					(DDR0_PUB_REG_BASE+(0x18D<<2))
#define DDR0_PUB_DX7LCDLR0					(DDR0_PUB_REG_BASE+(0x18E<<2))
#define DDR0_PUB_DX7LCDLR1					(DDR0_PUB_REG_BASE+(0x18F<<2))
#define DDR0_PUB_DX7LCDLR2					(DDR0_PUB_REG_BASE+(0x190<<2))
#define DDR0_PUB_DX7MDLR					(DDR0_PUB_REG_BASE+(0x191<<2))
#define DDR0_PUB_DX7GTR						(DDR0_PUB_REG_BASE+(0x192<<2))
#define DDR0_PUB_DX8GCR0					(DDR0_PUB_REG_BASE+(0x1A0<<2))
#define DDR0_PUB_DX8GCR1					(DDR0_PUB_REG_BASE+(0x1A1<<2))
#define DDR0_PUB_DX8GCR2					(DDR0_PUB_REG_BASE+(0x1A2<<2))
#define DDR0_PUB_DX8GCR3					(DDR0_PUB_REG_BASE+(0x1A3<<2))
#define DDR0_PUB_DX8GSR0					(DDR0_PUB_REG_BASE+(0x1A4<<2))
#define DDR0_PUB_DX8GSR1					(DDR0_PUB_REG_BASE+(0x1A5<<2))
#define DDR0_PUB_DX8GSR2					(DDR0_PUB_REG_BASE+(0x1A6<<2))
#define DDR0_PUB_DX8BDLR0					(DDR0_PUB_REG_BASE+(0x1A7<<2))
#define DDR0_PUB_DX8BDLR1					(DDR0_PUB_REG_BASE+(0x1A8<<2))
#define DDR0_PUB_DX8BDLR2					(DDR0_PUB_REG_BASE+(0x1A9<<2))
#define DDR0_PUB_DX8BDLR3					(DDR0_PUB_REG_BASE+(0x1AA<<2))
#define DDR0_PUB_DX8BDLR4					(DDR0_PUB_REG_BASE+(0x1AB<<2))
#define DDR0_PUB_DX8BDLR5					(DDR0_PUB_REG_BASE+(0x1AC<<2))
#define DDR0_PUB_DX8BDLR6					(DDR0_PUB_REG_BASE+(0x1AD<<2))
#define DDR0_PUB_DX8LCDLR0					(DDR0_PUB_REG_BASE+(0x1AE<<2))
#define DDR0_PUB_DX8LCDLR1					(DDR0_PUB_REG_BASE+(0x1AF<<2))
#define DDR0_PUB_DX8LCDLR2					(DDR0_PUB_REG_BASE+(0x1B0<<2))
#define DDR0_PUB_DX8MDLR					(DDR0_PUB_REG_BASE+(0x1B1<<2))
#define DDR0_PUB_DX8GTR						(DDR0_PUB_REG_BASE+(0x1B2<<2))

#define DDR0_PCTL_SCFG						0xc8839000
#define DDR0_PCTL_SCTL						0xc8839004
#define DDR0_PCTL_STAT						0xc8839008
#define DDR0_PCTL_INTRSTAT					0xc883900c
#define DDR0_PCTL_POWSTAT					0xc8839048
#define DDR0_PCTL_MRRSTAT0					0xc8839064
#define DDR0_PCTL_CMDTSTAT					0xc883904c
#define DDR0_PCTL_MCMD						0xc8839040
#define DDR0_PCTL_MRRSTAT1					0xc8839068
#define DDR0_PCTL_MRRCFG0					0xc8839060
#define DDR0_PCTL_CMDTSTATEN				0xc8839050
#define DDR0_PCTL_POWCTL					0xc8839044
#define DDR0_PCTL_PPCFG						0xc8839084
#define DDR0_PCTL_LPDDR23ZQCFG				0xc883908c
#define DDR0_PCTL_MCFG1						0xc883907c
#define DDR0_PCTL_MSTAT						0xc8839088
#define DDR0_PCTL_MCFG						0xc8839080
#define DDR0_PCTL_DTUAWDT					0xc88390b0
#define DDR0_PCTL_DTUPRD2					0xc88390a8
#define DDR0_PCTL_DTUPRD3					0xc88390ac
#define DDR0_PCTL_DTUNE						0xc883909c
#define DDR0_PCTL_DTUPDES					0xc8839094
#define DDR0_PCTL_DTUNA						0xc8839098
#define DDR0_PCTL_DTUPRD0					0xc88390a0
#define DDR0_PCTL_DTUPRD1					0xc88390a4
#define DDR0_PCTL_TCKSRE					0xc8839124
#define DDR0_PCTL_TZQCSI					0xc883911c
#define DDR0_PCTL_TINIT						0xc88390c4
#define DDR0_PCTL_TDPD						0xc8839144
#define DDR0_PCTL_TOGCNT1U					0xc88390c0
#define DDR0_PCTL_TCKE						0xc883912c
#define DDR0_PCTL_TMOD						0xc8839130
#define DDR0_PCTL_TEXSR						0xc883910c
#define DDR0_PCTL_TAL						0xc88390e4
#define DDR0_PCTL_TRTP						0xc8839100
#define DDR0_PCTL_TCKSRX					0xc8839128
#define DDR0_PCTL_TRTW						0xc88390e0
#define DDR0_PCTL_TCWL						0xc88390ec
#define DDR0_PCTL_TWR						0xc8839104
#define DDR0_PCTL_TCL						0xc88390e8
#define DDR0_PCTL_TDQS						0xc8839120
#define DDR0_PCTL_TRSTH						0xc88390c8
#define DDR0_PCTL_TRCD						0xc88390f8
#define DDR0_PCTL_TXP						0xc8839110
#define DDR0_PCTL_TOGCNT100N				0xc88390cc
#define DDR0_PCTL_TMRD						0xc88390d4
#define DDR0_PCTL_TRSTL						0xc8839134
#define DDR0_PCTL_TREFI						0xc88390d0
#define DDR0_PCTL_TRAS						0xc88390f0
#define DDR0_PCTL_TREFI_MEM_DDR3			0xc8839148
#define DDR0_PCTL_TWTR						0xc8839108
#define DDR0_PCTL_TRC						0xc88390f4
#define DDR0_PCTL_TRFC						0xc88390d8
#define DDR0_PCTL_TMRR						0xc883913c
#define DDR0_PCTL_TCKESR					0xc8839140
#define DDR0_PCTL_TZQCL						0xc8839138
#define DDR0_PCTL_TRRD						0xc88390fc
#define DDR0_PCTL_TRP						0xc88390dc
#define DDR0_PCTL_TZQCS						0xc8839118
#define DDR0_PCTL_TXPDLL					0xc8839114
#define DDR0_PCTL_ECCCFG					0xc8839180
#define DDR0_PCTL_ECCLOG					0xc883918c
#define DDR0_PCTL_ECCCLR					0xc8839188
#define DDR0_PCTL_ECCTST					0xc8839184
#define DDR0_PCTL_DTUWD0					0xc8839210
#define DDR0_PCTL_DTUWD1					0xc8839214
#define DDR0_PCTL_DTUWACTL					0xc8839200
#define DDR0_PCTL_DTULFSRRD					0xc8839238
#define DDR0_PCTL_DTUWD2					0xc8839218
#define DDR0_PCTL_DTUWD3					0xc883921c
#define DDR0_PCTL_DTULFSRWD					0xc8839234
#define DDR0_PCTL_DTURACTL					0xc8839204
#define DDR0_PCTL_DTUWDM					0xc8839220
#define DDR0_PCTL_DTURD0					0xc8839224
#define DDR0_PCTL_DTURD1					0xc8839228
#define DDR0_PCTL_DTURD2					0xc883922c
#define DDR0_PCTL_DTURD3					0xc8839230
#define DDR0_PCTL_DTUCFG					0xc8839208
#define DDR0_PCTL_DTUEAF					0xc883923c
#define DDR0_PCTL_DTUECTL					0xc883920c
#define DDR0_PCTL_DFIODTCFG1				0xc8839248
#define DDR0_PCTL_DFITCTRLDELAY				0xc8839240
#define DDR0_PCTL_DFIODTRANKMAP				0xc883924c
#define DDR0_PCTL_DFIODTCFG					0xc8839244
#define DDR0_PCTL_DFITPHYWRLAT				0xc8839254
#define DDR0_PCTL_DFITPHYWRDATA				0xc8839250
#define DDR0_PCTL_DFITRDDATAEN				0xc8839260
#define DDR0_PCTL_DFITPHYRDLAT				0xc8839264
#define DDR0_PCTL_DFITREFMSKI				0xc8839294
#define DDR0_PCTL_DFITPHYUPDTYPE0			0xc8839270
#define DDR0_PCTL_DFITPHYUPDTYPE1			0xc8839274
#define DDR0_PCTL_DFITCTRLUPDDLY			0xc8839288
#define DDR0_PCTL_DFITPHYUPDTYPE2			0xc8839278
#define DDR0_PCTL_DFITCTRLUPDMIN			0xc8839280
#define DDR0_PCTL_DFITPHYUPDTYPE3			0xc883927c
#define DDR0_PCTL_DFIUPDCFG					0xc8839290
#define DDR0_PCTL_DFITCTRLUPDMAX			0xc8839284
#define DDR0_PCTL_DFITCTRLUPDI				0xc8839298
#define DDR0_PCTL_DFITRRDLVLEN				0xc88392b8
#define DDR0_PCTL_DFITRSTAT0				0xc88392b0
#define DDR0_PCTL_DFITRWRLVLEN				0xc88392b4
#define DDR0_PCTL_DFITRCFG0					0xc88392ac
#define DDR0_PCTL_DFITRRDLVLGATEEN			0xc88392bc
#define DDR0_PCTL_DFISTSTAT0				0xc88392c0
#define DDR0_PCTL_DFISTPARLOG				0xc88392e0
#define DDR0_PCTL_DFITDRAMCLKEN				0xc88392d0
#define DDR0_PCTL_DFISTPARCLR				0xc88392dc
#define DDR0_PCTL_DFISTCFG0					0xc88392c4
#define DDR0_PCTL_DFISTCFG1					0xc88392c8
#define DDR0_PCTL_DFISTCFG2					0xc88392d8
#define DDR0_PCTL_DFITDRAMCLKDIS			0xc88392d4
#define DDR0_PCTL_DFILPCFG0					0xc88392f0
#define DDR0_PCTL_DFITRWRLVLDELAY0			0xc8839318
#define DDR0_PCTL_DFITRWRLVLDELAY1			0xc883931c
#define DDR0_PCTL_DFITRWRLVLDELAY2			0xc8839320
#define DDR0_PCTL_DFITRRDLVLRESP0			0xc883930c
#define DDR0_PCTL_DFITRRDLVLRESP1			0xc8839310
#define DDR0_PCTL_DFITRRDLVLRESP2			0xc8839314
#define DDR0_PCTL_DFITRWRLVLRESP0			0xc8839300
#define DDR0_PCTL_DFITRRDLVLDELAY0			0xc8839324
#define DDR0_PCTL_DFITRRDLVLDELAY1			0xc8839328
#define DDR0_PCTL_DFITRWRLVLRESP1			0xc8839304
#define DDR0_PCTL_DFITRRDLVLDELAY2			0xc883932c
#define DDR0_PCTL_DFITRWRLVLRESP2			0xc8839308
#define DDR0_PCTL_DFITRRDLVLGATEDELAY0		0xc8839330
#define DDR0_PCTL_DFITRCMD					0xc883933c
#define DDR0_PCTL_DFITRRDLVLGATEDELAY1		0xc8839334
#define DDR0_PCTL_DFITRRDLVLGATEDELAY2		0xc8839338
#define DDR0_PCTL_IPTR						0xc88393fc
#define DDR0_PCTL_IPVR						0xc88393f8

#define DDR1_PCTL_SCFG						0xc8839400
#define DDR1_PCTL_SCTL						0xc8839404
#define DDR1_PCTL_STAT						0xc8839408
#define DDR1_PCTL_INTRSTAT					0xc883940c
#define DDR1_PCTL_POWSTAT					0xc8839448
#define DDR1_PCTL_MRRSTAT0					0xc8839464
#define DDR1_PCTL_CMDTSTAT					0xc883944c
#define DDR1_PCTL_MCMD						0xc8839440
#define DDR1_PCTL_MRRSTAT1					0xc8839468
#define DDR1_PCTL_MRRCFG0					0xc8839460
#define DDR1_PCTL_CMDTSTATEN				0xc8839450
#define DDR1_PCTL_POWCTL					0xc8839444
#define DDR1_PCTL_PPCFG						0xc8839484
#define DDR1_PCTL_LPDDR23ZQCFG				0xc883948c
#define DDR1_PCTL_MCFG1						0xc883947c
#define DDR1_PCTL_MSTAT						0xc8839488
#define DDR1_PCTL_MCFG						0xc8839480
#define DDR1_PCTL_DTUAWDT					0xc88394b0
#define DDR1_PCTL_DTUPRD2					0xc88394a8
#define DDR1_PCTL_DTUPRD3					0xc88394ac
#define DDR1_PCTL_DTUNE						0xc883949c
#define DDR1_PCTL_DTUPDES					0xc8839494
#define DDR1_PCTL_DTUNA						0xc8839498
#define DDR1_PCTL_DTUPRD0					0xc88394a0
#define DDR1_PCTL_DTUPRD1					0xc88394a4
#define DDR1_PCTL_TCKSRE					0xc8839524
#define DDR1_PCTL_TZQCSI					0xc883951c
#define DDR1_PCTL_TINIT						0xc88394c4
#define DDR1_PCTL_TDPD						0xc8839544
#define DDR1_PCTL_TOGCNT1U					0xc88394c0
#define DDR1_PCTL_TCKE						0xc883952c
#define DDR1_PCTL_TMOD						0xc8839530
#define DDR1_PCTL_TEXSR						0xc883950c
#define DDR1_PCTL_TAL						0xc88394e4
#define DDR1_PCTL_TRTP						0xc8839500
#define DDR1_PCTL_TCKSRX					0xc8839528
#define DDR1_PCTL_TRTW						0xc88394e0
#define DDR1_PCTL_TCWL						0xc88394ec
#define DDR1_PCTL_TWR						0xc8839504
#define DDR1_PCTL_TCL						0xc88394e8
#define DDR1_PCTL_TDQS						0xc8839520
#define DDR1_PCTL_TRSTH						0xc88394c8
#define DDR1_PCTL_TRCD						0xc88394f8
#define DDR1_PCTL_TXP						0xc8839510
#define DDR1_PCTL_TOGCNT100N				0xc88394cc
#define DDR1_PCTL_TMRD						0xc88394d4
#define DDR1_PCTL_TRSTL						0xc8839534
#define DDR1_PCTL_TREFI						0xc88394d0
#define DDR1_PCTL_TRAS						0xc88394f0
#define DDR1_PCTL_TREFI_MEM_DDR3			0xc8839548
#define DDR1_PCTL_TWTR						0xc8839508
#define DDR1_PCTL_TRC						0xc88394f4
#define DDR1_PCTL_TRFC						0xc88394d8
#define DDR1_PCTL_TMRR						0xc883953c
#define DDR1_PCTL_TCKESR					0xc8839540
#define DDR1_PCTL_TZQCL						0xc8839538
#define DDR1_PCTL_TRRD						0xc88394fc
#define DDR1_PCTL_TRP						0xc88394dc
#define DDR1_PCTL_TZQCS						0xc8839518
#define DDR1_PCTL_TXPDLL					0xc8839514
#define DDR1_PCTL_ECCCFG					0xc8839580
#define DDR1_PCTL_ECCLOG					0xc883958c
#define DDR1_PCTL_ECCCLR					0xc8839588
#define DDR1_PCTL_ECCTST					0xc8839584
#define DDR1_PCTL_DTUWD0					0xc8839610
#define DDR1_PCTL_DTUWD1					0xc8839614
#define DDR1_PCTL_DTUWACTL					0xc8839600
#define DDR1_PCTL_DTULFSRRD					0xc8839638
#define DDR1_PCTL_DTUWD2					0xc8839618
#define DDR1_PCTL_DTUWD3					0xc883961c
#define DDR1_PCTL_DTULFSRWD					0xc8839634
#define DDR1_PCTL_DTURACTL					0xc8839604
#define DDR1_PCTL_DTUWDM					0xc8839620
#define DDR1_PCTL_DTURD0					0xc8839624
#define DDR1_PCTL_DTURD1					0xc8839628
#define DDR1_PCTL_DTURD2					0xc883962c
#define DDR1_PCTL_DTURD3					0xc8839630
#define DDR1_PCTL_DTUCFG					0xc8839608
#define DDR1_PCTL_DTUEAF					0xc883963c
#define DDR1_PCTL_DTUECTL					0xc883960c
#define DDR1_PCTL_DFIODTCFG1				0xc8839648
#define DDR1_PCTL_DFITCTRLDELAY				0xc8839640
#define DDR1_PCTL_DFIODTRANKMAP				0xc883964c
#define DDR1_PCTL_DFIODTCFG					0xc8839644
#define DDR1_PCTL_DFITPHYWRLAT				0xc8839654
#define DDR1_PCTL_DFITPHYWRDATA				0xc8839650
#define DDR1_PCTL_DFITRDDATAEN				0xc8839660
#define DDR1_PCTL_DFITPHYRDLAT				0xc8839664
#define DDR1_PCTL_DFITREFMSKI				0xc8839694
#define DDR1_PCTL_DFITPHYUPDTYPE0			0xc8839670
#define DDR1_PCTL_DFITPHYUPDTYPE1			0xc8839674
#define DDR1_PCTL_DFITCTRLUPDDLY			0xc8839688
#define DDR1_PCTL_DFITPHYUPDTYPE2			0xc8839678
#define DDR1_PCTL_DFITCTRLUPDMIN			0xc8839680
#define DDR1_PCTL_DFITPHYUPDTYPE3			0xc883967c
#define DDR1_PCTL_DFIUPDCFG					0xc8839690
#define DDR1_PCTL_DFITCTRLUPDMAX			0xc8839684
#define DDR1_PCTL_DFITCTRLUPDI				0xc8839698
#define DDR1_PCTL_DFITRRDLVLEN				0xc88396b8
#define DDR1_PCTL_DFITRSTAT0				0xc88396b0
#define DDR1_PCTL_DFITRWRLVLEN				0xc88396b4
#define DDR1_PCTL_DFITRCFG0					0xc88396ac
#define DDR1_PCTL_DFITRRDLVLGATEEN			0xc88396bc
#define DDR1_PCTL_DFISTSTAT0				0xc88396c0
#define DDR1_PCTL_DFISTPARLOG				0xc88396e0
#define DDR1_PCTL_DFITDRAMCLKEN				0xc88396d0
#define DDR1_PCTL_DFISTPARCLR				0xc88396dc
#define DDR1_PCTL_DFISTCFG0					0xc88396c4
#define DDR1_PCTL_DFISTCFG1					0xc88396c8
#define DDR1_PCTL_DFISTCFG2					0xc88396d8
#define DDR1_PCTL_DFITDRAMCLKDIS			0xc88396d4
#define DDR1_PCTL_DFILPCFG0					0xc88396f0
#define DDR1_PCTL_DFITRWRLVLDELAY0			0xc8839718
#define DDR1_PCTL_DFITRWRLVLDELAY1			0xc883971c
#define DDR1_PCTL_DFITRWRLVLDELAY2			0xc8839720
#define DDR1_PCTL_DFITRRDLVLRESP0			0xc883970c
#define DDR1_PCTL_DFITRRDLVLRESP1			0xc8839710
#define DDR1_PCTL_DFITRRDLVLRESP2			0xc8839714
#define DDR1_PCTL_DFITRWRLVLRESP0			0xc8839700
#define DDR1_PCTL_DFITRRDLVLDELAY0			0xc8839724
#define DDR1_PCTL_DFITRRDLVLDELAY1			0xc8839728
#define DDR1_PCTL_DFITRWRLVLRESP1			0xc8839704
#define DDR1_PCTL_DFITRRDLVLDELAY2			0xc883972c
#define DDR1_PCTL_DFITRWRLVLRESP2			0xc8839708
#define DDR1_PCTL_DFITRRDLVLGATEDELAY0		0xc8839730
#define DDR1_PCTL_DFITRCMD					0xc883973c
#define DDR1_PCTL_DFITRRDLVLGATEDELAY1		0xc8839734
#define DDR1_PCTL_DFITRRDLVLGATEDELAY2		0xc8839738
#define DDR1_PCTL_IPTR						0xc88397fc
#define DDR1_PCTL_IPVR						0xc88397f8
#define DMC_REG_BASE						0xc8838000

#define DMC_REQ_CTRL						(DMC_REG_BASE + (0x00 <<2 ))
#define DMC_SOFT_RST						(DMC_REG_BASE + (0x01 <<2 ))
#define DMC_SOFT_RST1						(DMC_REG_BASE + (0x02 <<2 ))
#define DMC_RST_STS							(DMC_REG_BASE + (0x03 <<2 ))
#define DMC_RST_STS1						(DMC_REG_BASE + (0x04 <<2 ))
#define DMC_VERSION							(DMC_REG_BASE + (0x05 <<2 ))

#define DMC_RAM_PD							(DMC_REG_BASE + (0x11 <<2 ))

#define DC_CAV_LUT_DATAL					(DMC_REG_BASE + (0x12 <<2 ))
#define DC_CAV_LUT_DATAH					(DMC_REG_BASE + (0x13 <<2 ))
#define DC_CAV_LUT_ADDR 					(DMC_REG_BASE + (0x14 <<2 ))
#define DC_CAV_LUT_RDATAL					(DMC_REG_BASE + (0x15 <<2 ))
#define DC_CAV_LUT_RDATAH					(DMC_REG_BASE + (0x16 <<2 ))
#define DMC_2ARB_CTRL						(DMC_REG_BASE + (0x20 <<2 ))

#define DMC_REFR_CTRL1						(DMC_REG_BASE + (0x23 <<2 ))

#define DMC_REFR_CTRL2						(DMC_REG_BASE + (0x24 <<2 ))

#define DMC_PARB_CTRL						(DMC_REG_BASE + (0x25 <<2 ))


#define DMC_MON_CTRL2						(DMC_REG_BASE + (0x26 <<2 ))
#define DMC_MON_CTRL3						(DMC_REG_BASE + (0x27 <<2 ))


#define DMC_MON_ALL_REQ_CNT					(DMC_REG_BASE + (0x28 <<2 ))
#define DMC_MON_ALL_GRANT_CNT				(DMC_REG_BASE + (0x29 <<2 ))
#define DMC_MON_ONE_GRANT_CNT				(DMC_REG_BASE + (0x2a <<2 ))

#define DMC_CLKG_CTRL0						(DMC_REG_BASE + (0x30 <<2 ))

#define DMC_CLKG_CTRL1						(DMC_REG_BASE + (0x31 <<2 ))


#define DMC_CHAN_STS						(DMC_REG_BASE + (0x32 <<2 ))

#define DMC_CMD_FILTER_CTRL1				(DMC_REG_BASE + (0x40 <<2 ))

#define DMC_CMD_FILTER_CTRL2				(DMC_REG_BASE + (0x41 <<2 ))

#define DMC_CMD_FILTER_CTRL3				(DMC_REG_BASE + (0x42 <<2 ))

#define DMC_CMD_FILTER_CTRL4				(DMC_REG_BASE + (0x43 <<2 ))
#define DMC_CMD_FILTER_CTRL5				(DMC_REG_BASE + ( 0x44 << 2))

#define DMC_CMD_BUFFER_CTRL					(DMC_REG_BASE + (0x45 <<2 ))
#define DMC_PCTL_LP_CTRL					(DMC_REG_BASE + ( 0x46 << 2))

#define DMC_AM0_CHAN_CTRL					(DMC_REG_BASE + (0x60 <<2 ))
#define DMC_AM0_HOLD_CTRL					(DMC_REG_BASE + (0x61 <<2 ))
#define DMC_AM0_QOS_INC						(DMC_REG_BASE + (0x62 <<2 ))
#define DMC_AM0_QOS_INCBK					(DMC_REG_BASE + (0x63 <<2 ))
#define DMC_AM0_QOS_DEC						(DMC_REG_BASE + (0x64 <<2 ))
#define DMC_AM0_QOS_DECBK					(DMC_REG_BASE + (0x65 <<2 ))
#define DMC_AM0_QOS_DIS						(DMC_REG_BASE + (0x66 <<2 ))
#define DMC_AM0_QOS_DISBK					(DMC_REG_BASE + (0x67 <<2 ))
#define DMC_AM0_QOS_CTRL0					(DMC_REG_BASE + (0x68 <<2 ))
#define DMC_AM0_QOS_CTRL1					(DMC_REG_BASE + (0x69 <<2 ))

#define DMC_AM1_CHAN_CTRL					(DMC_REG_BASE + (0x6a <<2 ))
#define DMC_AM1_HOLD_CTRL					(DMC_REG_BASE + (0x6b <<2 ))
#define DMC_AM1_QOS_INC						(DMC_REG_BASE + (0x6c <<2 ))
#define DMC_AM1_QOS_INCBK					(DMC_REG_BASE + (0x6d <<2 ))
#define DMC_AM1_QOS_DEC						(DMC_REG_BASE + (0x6e <<2 ))
#define DMC_AM1_QOS_DECBK					(DMC_REG_BASE + (0x6f <<2 ))
#define DMC_AM1_QOS_DIS						(DMC_REG_BASE + (0x70 <<2 ))
#define DMC_AM1_QOS_DISBK					(DMC_REG_BASE + (0x71 <<2 ))
#define DMC_AM1_QOS_CTRL0					(DMC_REG_BASE + (0x72 <<2 ))
#define DMC_AM1_QOS_CTRL1					(DMC_REG_BASE + (0x73 <<2 ))

#define DMC_AM2_CHAN_CTRL					(DMC_REG_BASE + (0x74 <<2 ))
#define DMC_AM2_HOLD_CTRL					(DMC_REG_BASE + (0x75 <<2 ))
#define DMC_AM2_QOS_INC						(DMC_REG_BASE + (0x76 <<2 ))
#define DMC_AM2_QOS_INCBK					(DMC_REG_BASE + (0x77 <<2 ))
#define DMC_AM2_QOS_DEC						(DMC_REG_BASE + (0x78 <<2 ))
#define DMC_AM2_QOS_DECBK					(DMC_REG_BASE + (0x79 <<2 ))
#define DMC_AM2_QOS_DIS						(DMC_REG_BASE + (0x7a <<2 ))
#define DMC_AM2_QOS_DISBK					(DMC_REG_BASE + (0x7b <<2 ))
#define DMC_AM2_QOS_CTRL0					(DMC_REG_BASE + (0x7c <<2 ))
#define DMC_AM2_QOS_CTRL1					(DMC_REG_BASE + (0x7d <<2 ))

#define DMC_AM3_CHAN_CTRL					(DMC_REG_BASE + (0x7e <<2 ))
#define DMC_AM3_HOLD_CTRL					(DMC_REG_BASE + (0x7f <<2 ))
#define DMC_AM3_QOS_INC						(DMC_REG_BASE + (0x80 <<2 ))
#define DMC_AM3_QOS_INCBK					(DMC_REG_BASE + (0x81 <<2 ))
#define DMC_AM3_QOS_DEC						(DMC_REG_BASE + (0x82 <<2 ))
#define DMC_AM3_QOS_DECBK					(DMC_REG_BASE + (0x83 <<2 ))
#define DMC_AM3_QOS_DIS						(DMC_REG_BASE + (0x84 <<2 ))
#define DMC_AM3_QOS_DISBK					(DMC_REG_BASE + (0x85 <<2 ))
#define DMC_AM3_QOS_CTRL0					(DMC_REG_BASE + (0x86 <<2 ))
#define DMC_AM3_QOS_CTRL1					(DMC_REG_BASE + (0x87 <<2 ))

#define DMC_AM4_CHAN_CTRL					(DMC_REG_BASE + (0x88 <<2 ))
#define DMC_AM4_HOLD_CTRL					(DMC_REG_BASE + (0x89 <<2 ))
#define DMC_AM4_QOS_INC						(DMC_REG_BASE + (0x8a <<2 ))
#define DMC_AM4_QOS_INCBK					(DMC_REG_BASE + (0x8b <<2 ))
#define DMC_AM4_QOS_DEC						(DMC_REG_BASE + (0x8c <<2 ))
#define DMC_AM4_QOS_DECBK					(DMC_REG_BASE + (0x8d <<2 ))
#define DMC_AM4_QOS_DIS						(DMC_REG_BASE + (0x8e <<2 ))
#define DMC_AM4_QOS_DISBK					(DMC_REG_BASE + (0x8f <<2 ))
#define DMC_AM4_QOS_CTRL0					(DMC_REG_BASE + (0x90 <<2 ))
#define DMC_AM4_QOS_CTRL1					(DMC_REG_BASE + (0x91 <<2 ))

#define DMC_AM5_CHAN_CTRL					(DMC_REG_BASE + (0x92 <<2 ))
#define DMC_AM5_HOLD_CTRL					(DMC_REG_BASE + (0x93 <<2 ))
#define DMC_AM5_QOS_INC						(DMC_REG_BASE + (0x94 <<2 ))
#define DMC_AM5_QOS_INCBK					(DMC_REG_BASE + (0x95 <<2 ))
#define DMC_AM5_QOS_DEC						(DMC_REG_BASE + (0x96 <<2 ))
#define DMC_AM5_QOS_DECBK					(DMC_REG_BASE + (0x97 <<2 ))
#define DMC_AM5_QOS_DIS						(DMC_REG_BASE + (0x98 <<2 ))
#define DMC_AM5_QOS_DISBK					(DMC_REG_BASE + (0x99 <<2 ))
#define DMC_AM5_QOS_CTRL0					(DMC_REG_BASE + (0x9a <<2 ))
#define DMC_AM5_QOS_CTRL1					(DMC_REG_BASE + (0x9b <<2 ))

#define DMC_AM6_CHAN_CTRL					(DMC_REG_BASE + (0x9c <<2 ))
#define DMC_AM6_HOLD_CTRL					(DMC_REG_BASE + (0x9d <<2 ))
#define DMC_AM6_QOS_INC						(DMC_REG_BASE + (0x9e <<2 ))
#define DMC_AM6_QOS_INCBK					(DMC_REG_BASE + (0x9f <<2 ))
#define DMC_AM6_QOS_DEC						(DMC_REG_BASE + (0xa0 <<2 ))
#define DMC_AM6_QOS_DECBK					(DMC_REG_BASE + (0xa1 <<2 ))
#define DMC_AM6_QOS_DIS						(DMC_REG_BASE + (0xa2 <<2 ))
#define DMC_AM6_QOS_DISBK					(DMC_REG_BASE + (0xa3 <<2 ))
#define DMC_AM6_QOS_CTRL0					(DMC_REG_BASE + (0xa4 <<2 ))
#define DMC_AM6_QOS_CTRL1					(DMC_REG_BASE + (0xa5 <<2 ))

#define DMC_AM7_CHAN_CTRL					(DMC_REG_BASE + (0xa6 <<2 ))
#define DMC_AM7_HOLD_CTRL					(DMC_REG_BASE + (0xa7 <<2 ))
#define DMC_AM7_QOS_INC						(DMC_REG_BASE + (0xa8 <<2 ))
#define DMC_AM7_QOS_INCBK					(DMC_REG_BASE + (0xa9 <<2 ))
#define DMC_AM7_QOS_DEC						(DMC_REG_BASE + (0xaa <<2 ))
#define DMC_AM7_QOS_DECBK					(DMC_REG_BASE + (0xab <<2 ))
#define DMC_AM7_QOS_DIS						(DMC_REG_BASE + (0xac <<2 ))
#define DMC_AM7_QOS_DISBK					(DMC_REG_BASE + (0xad <<2 ))
#define DMC_AM7_QOS_CTRL0					(DMC_REG_BASE + (0xae <<2 ))
#define DMC_AM7_QOS_CTRL1					(DMC_REG_BASE + (0xaf <<2 ))

#define DMC_AXI0_CHAN_CTRL					(DMC_REG_BASE + (0xb0 <<2 ))
#define DMC_AXI0_HOLD_CTRL					(DMC_REG_BASE + (0xb1 <<2 ))
#define DMC_AXI0_QOS_INC					(DMC_REG_BASE + (0xb2 <<2 ))
#define DMC_AXI0_QOS_INCBK					(DMC_REG_BASE + (0xb3 <<2 ))
#define DMC_AXI0_QOS_DEC					(DMC_REG_BASE + (0xb4 <<2 ))
#define DMC_AXI0_QOS_DECBK					(DMC_REG_BASE + (0xb5 <<2 ))
#define DMC_AXI0_QOS_DIS					(DMC_REG_BASE + (0xb6 <<2 ))
#define DMC_AXI0_QOS_DISBK					(DMC_REG_BASE + (0xb7 <<2 ))
#define DMC_AXI0_QOS_CTRL0					(DMC_REG_BASE + (0xb8 <<2 ))
#define DMC_AXI0_QOS_CTRL1					(DMC_REG_BASE + (0xb9 <<2 ))

#define DMC_AXI1_CHAN_CTRL					(DMC_REG_BASE + (0xba <<2 ))
#define DMC_AXI1_HOLD_CTRL					(DMC_REG_BASE + (0xbb <<2 ))
#define DMC_AXI1_QOS_INC					(DMC_REG_BASE + (0xbc <<2 ))
#define DMC_AXI1_QOS_INCBK					(DMC_REG_BASE + (0xbd <<2 ))
#define DMC_AXI1_QOS_DEC					(DMC_REG_BASE + (0xbe <<2 ))
#define DMC_AXI1_QOS_DECBK					(DMC_REG_BASE + (0xbf <<2 ))
#define DMC_AXI1_QOS_DIS					(DMC_REG_BASE + (0xc0 <<2 ))
#define DMC_AXI1_QOS_DISBK					(DMC_REG_BASE + (0xc1 <<2 ))
#define DMC_AXI1_QOS_CTRL0					(DMC_REG_BASE + (0xc2 <<2 ))
#define DMC_AXI1_QOS_CTRL1					(DMC_REG_BASE + (0xc3 <<2 ))

#define DMC_AXI2_CHAN_CTRL					(DMC_REG_BASE + (0xc4 <<2 ))
#define DMC_AXI2_HOLD_CTRL					(DMC_REG_BASE + (0xc5 <<2 ))
#define DMC_AXI2_QOS_INC					(DMC_REG_BASE + (0xc6 <<2 ))
#define DMC_AXI2_QOS_INCBK					(DMC_REG_BASE + (0xc7 <<2 ))
#define DMC_AXI2_QOS_DEC					(DMC_REG_BASE + (0xc8 <<2 ))
#define DMC_AXI2_QOS_DECBK					(DMC_REG_BASE + (0xc9 <<2 ))
#define DMC_AXI2_QOS_DIS					(DMC_REG_BASE + (0xca <<2 ))
#define DMC_AXI2_QOS_DISBK					(DMC_REG_BASE + (0xcb <<2 ))
#define DMC_AXI2_QOS_CTRL0					(DMC_REG_BASE + (0xcc <<2 ))
#define DMC_AXI2_QOS_CTRL1					(DMC_REG_BASE + (0xcd <<2 ))

#define DMC_AXI3_CHAN_CTRL					(DMC_REG_BASE + (0xce <<2 ))
#define DMC_AXI3_HOLD_CTRL					(DMC_REG_BASE + (0xcf <<2 ))
#define DMC_AXI3_QOS_INC					(DMC_REG_BASE + (0xd0 <<2 ))
#define DMC_AXI3_QOS_INCBK					(DMC_REG_BASE + (0xd1 <<2 ))
#define DMC_AXI3_QOS_DEC					(DMC_REG_BASE + (0xd2 <<2 ))
#define DMC_AXI3_QOS_DECBK					(DMC_REG_BASE + (0xd3 <<2 ))
#define DMC_AXI3_QOS_DIS					(DMC_REG_BASE + (0xd4 <<2 ))
#define DMC_AXI3_QOS_DISBK					(DMC_REG_BASE + (0xd5 <<2 ))
#define DMC_AXI3_QOS_CTRL0					(DMC_REG_BASE + (0xd6 <<2 ))
#define DMC_AXI3_QOS_CTRL1					(DMC_REG_BASE + (0xd7 <<2 ))

#define DMC_AXI4_CHAN_CTRL					(DMC_REG_BASE + (0xd8 <<2 ))
#define DMC_AXI4_HOLD_CTRL					(DMC_REG_BASE + (0xd9 <<2 ))
#define DMC_AXI4_QOS_INC					(DMC_REG_BASE + (0xda <<2 ))
#define DMC_AXI4_QOS_INCBK					(DMC_REG_BASE + (0xdb <<2 ))
#define DMC_AXI4_QOS_DEC					(DMC_REG_BASE + (0xdc <<2 ))
#define DMC_AXI4_QOS_DECBK					(DMC_REG_BASE + (0xdd <<2 ))
#define DMC_AXI4_QOS_DIS					(DMC_REG_BASE + (0xde <<2 ))
#define DMC_AXI4_QOS_DISBK					(DMC_REG_BASE + (0xdf <<2 ))
#define DMC_AXI4_QOS_CTRL0					(DMC_REG_BASE + (0xe0 <<2 ))
#define DMC_AXI4_QOS_CTRL1					(DMC_REG_BASE + (0xe1 <<2 ))

#define DMC_AXI5_CHAN_CTRL					(DMC_REG_BASE + (0xe2 <<2 ))
#define DMC_AXI5_HOLD_CTRL					(DMC_REG_BASE + (0xe3 <<2 ))
#define DMC_AXI5_QOS_INC					(DMC_REG_BASE + (0xe4 <<2 ))
#define DMC_AXI5_QOS_INCBK					(DMC_REG_BASE + (0xe5 <<2 ))
#define DMC_AXI5_QOS_DEC					(DMC_REG_BASE + (0xe6 <<2 ))
#define DMC_AXI5_QOS_DECBK					(DMC_REG_BASE + (0xe7 <<2 ))
#define DMC_AXI5_QOS_DIS					(DMC_REG_BASE + (0xe8 <<2 ))
#define DMC_AXI5_QOS_DISBK					(DMC_REG_BASE + (0xe9 <<2 ))
#define DMC_AXI5_QOS_CTRL0					(DMC_REG_BASE + (0xea <<2 ))
#define DMC_AXI5_QOS_CTRL1					(DMC_REG_BASE + (0xeb <<2 ))

#define DMC_AXI6_CHAN_CTRL					(DMC_REG_BASE + (0xec <<2 ))
#define DMC_AXI6_HOLD_CTRL					(DMC_REG_BASE + (0xed <<2 ))
#define DMC_AXI6_QOS_INC					(DMC_REG_BASE + (0xee <<2 ))
#define DMC_AXI6_QOS_INCBK					(DMC_REG_BASE + (0xef <<2 ))
#define DMC_AXI6_QOS_DEC					(DMC_REG_BASE + (0xf0 <<2 ))
#define DMC_AXI6_QOS_DECBK					(DMC_REG_BASE + (0xf1 <<2 ))
#define DMC_AXI6_QOS_DIS					(DMC_REG_BASE + (0xf2 <<2 ))
#define DMC_AXI6_QOS_DISBK					(DMC_REG_BASE + (0xf3 <<2 ))
#define DMC_AXI6_QOS_CTRL0					(DMC_REG_BASE + (0xf4 <<2 ))
#define DMC_AXI6_QOS_CTRL1					(DMC_REG_BASE + (0xf5 <<2 ))

#define DMC_AXI7_CHAN_CTRL					(DMC_REG_BASE + (0xf6 <<2 ))
#define DMC_AXI7_HOLD_CTRL					(DMC_REG_BASE + (0xf7 <<2 ))
#define DMC_AXI7_QOS_INC					(DMC_REG_BASE + (0xf8 <<2 ))
#define DMC_AXI7_QOS_INCBK					(DMC_REG_BASE + (0xf9 <<2 ))
#define DMC_AXI7_QOS_DEC					(DMC_REG_BASE + (0xfa <<2 ))
#define DMC_AXI7_QOS_DECBK					(DMC_REG_BASE + (0xfb <<2 ))
#define DMC_AXI7_QOS_DIS					(DMC_REG_BASE + (0xfc <<2 ))
#define DMC_AXI7_QOS_DISBK					(DMC_REG_BASE + (0xfd <<2 ))
#define DMC_AXI7_QOS_CTRL0					(DMC_REG_BASE + (0xfe <<2 ))
#define DMC_AXI7_QOS_CTRL1					(DMC_REG_BASE + (0xff <<2 ))
#define AM_DDR_PLL_CNTL0					0xc8836800
#define AM_DDR_PLL_CNTL1					0xc8836804
#define AM_DDR_PLL_CNTL2					0xc8836808
#define AM_DDR_PLL_CNTL3					0xc883680c
#define AM_DDR_PLL_CNTL4					0xc8836810
#define AM_DDR_PLL_STS						0xc8836814
#define DDR_CLK_CNTL						0xc8836818
#define  DDR0_CLK_CTRL						0xc8836c00
#define  DDR0_SOFT_RESET					0xc8836c04
#define  DDR0_APD_CTRL						0xc8836c08

#define DMC_SEC_REG_BASE					0xda838400
#define DMC_SEC_CTRL						(DMC_SEC_REG_BASE + (0x00  <<2))

#define DMC_SEC_RANGE0_CTRL					(DMC_SEC_REG_BASE + (0x01      <<2))
#define DMC_SEC_RANGE1_CTRL					(DMC_SEC_REG_BASE + (0x02      <<2))
#define DMC_SEC_RANGE2_CTRL					(DMC_SEC_REG_BASE + (0x03      <<2))
#define DMC_SEC_RANGE3_CTRL					(DMC_SEC_REG_BASE + (0x04      <<2))
#define DMC_SEC_RANGE4_CTRL					(DMC_SEC_REG_BASE + (0x05      <<2))
#define DMC_SEC_RANGE5_CTRL					(DMC_SEC_REG_BASE + (0x06      <<2))
#define DMC_SEC_RANGE_CTRL					(DMC_SEC_REG_BASE + (0x07      <<2))

#define DMC_SEC_AXI_PORT_CTRL				(DMC_SEC_REG_BASE + (0x0e <<2))

#define DMC_VDEC_SEC_READ_CTRL				(DMC_SEC_REG_BASE + (0x10 <<2))
#define DMC_VDEC_SEC_WRITE_CTRL				(DMC_SEC_REG_BASE + (0x11 <<2))
#define DMC_VDEC_SEC_CFG					(DMC_SEC_REG_BASE + (0x12 <<2))

#define DMC_VDEC_EF_TRIG_CTRL				(DMC_SEC_REG_BASE + (0x13 <<2))

#define DMC_VDEC_EF_PROT					(DMC_SEC_REG_BASE + (0x14 <<2))
#define DMC_VDEC_EF_READ					(DMC_SEC_REG_BASE + (0x15 <<2))

#define DMC_VDEC_EF_WRITE					(DMC_SEC_REG_BASE + (0x16 <<2))

#define DMC_HCODEC_SEC_READ_CTRL			(DMC_SEC_REG_BASE + (0x17 <<2))

#define DMC_HCODEC_SEC_WRITE_CTRL			(DMC_SEC_REG_BASE + (0x18 <<2))

#define DMC_HCODEC_SEC_CFG					(DMC_SEC_REG_BASE + (0x19 <<2))

#define DMC_HCODEC_EF_TRIG_CTRL				(DMC_SEC_REG_BASE + (0x1a <<2))

#define DMC_HCODEC_EF_PROT					(DMC_SEC_REG_BASE + (0x1b <<2))
#define DMC_HCODEC_EF_READ					(DMC_SEC_REG_BASE + (0x1c <<2))
#define DMC_HCODEC_EF_WRITE					(DMC_SEC_REG_BASE + (0x1d <<2))

//HEVC security and electronic fence control is similar with VDEC/HCODE.  only difference is in HEVC, the LMEM/IMEM are shared in one SUBID. so we need to have seperate seting for them.
#define DMC_HEVC_SEC_READ_CTRL				(DMC_SEC_REG_BASE + (0x1e <<2))

#define DMC_HEVC_SEC_WRITE_CTRL				(DMC_SEC_REG_BASE + (0x1f <<2))

#define DMC_HEVC_SEC_CFG					(DMC_SEC_REG_BASE + (0x20 <<2))
#define DMC_HEVC_EF_TRIG_CTRL				(DMC_SEC_REG_BASE + (0x21 <<2))

#define DMC_HEVC_EF_PROT					(DMC_SEC_REG_BASE + (0x22 <<2))

#define DMC_HEVC_EF_READ					(DMC_SEC_REG_BASE + (0x23 <<2))
#define DMC_HEVC_EF_WRITE					(DMC_SEC_REG_BASE + (0x24 <<2))



//there are upto 16 read subID inside VPU and dynamic allocated 3 VPU read ports.
//there are upto 16 write subIDs insdie VPU and dynamic allocated 2 VPU write ports
//there are 3 electronic fences for VPU domain. we can allocated any of those 16 read ports as the trigger of the 3 EF.
//the 3 EF also can control any of those read ports and write ports security levels.
//the Software should make sure there's no conflit setting between these 3 EFs.
#define DMC_VPU_SEC_READ_CTRL				(DMC_SEC_REG_BASE + (0x32 <<2))
//bit 31:0.  each read subID have 2 bits securty control.  one is for seucre area access. one is for unsecure aread access.

#define DMC_VPU_SEC_WRITE_CTRL				(DMC_SEC_REG_BASE + (0x33 <<2))
//bit 31:0.  each write subID have 2 bits securty control.  one is for seucre area access. one is for unsecure aread access.

#define DMC_VPU_SEC_CFG						(DMC_SEC_REG_BASE + (0x25 <<2))
#define DMC_VPU_EF0_TRIG_CTRL				(DMC_SEC_REG_BASE + (0x26 <<2))
#define DMC_VPU_EF0_PROT					(DMC_SEC_REG_BASE + (0x27 <<2))
#define DMC_VPU_EF0_READ					(DMC_SEC_REG_BASE + (0x28 <<2))
#define DMC_VPU_EF0_WRITE					(DMC_SEC_REG_BASE + (0x29 <<2))

#define DMC_VPU_EF1_TRIG_CTRL				(DMC_SEC_REG_BASE + (0x2a <<2))
#define DMC_VPU_EF1_PROT					(DMC_SEC_REG_BASE + (0x2b <<2))
#define DMC_VPU_EF1_READ					(DMC_SEC_REG_BASE + (0x2c <<2))
#define DMC_VPU_EF1_WRITE					(DMC_SEC_REG_BASE + (0x2d <<2))
#define DMC_VPU_EF2_TRIG_CTRL				(DMC_SEC_REG_BASE + (0x2e <<2))
#define DMC_VPU_EF2_PROT					(DMC_SEC_REG_BASE + (0x2f <<2))
#define DMC_VPU_EF2_READ					(DMC_SEC_REG_BASE + (0x30 <<2))
#define DMC_VPU_EF2_WRITE					(DMC_SEC_REG_BASE + (0x31 <<2))

#define DMC_GE2D_SEC_CTRL					(DMC_SEC_REG_BASE + (0x34 <<2))

#define DMC_PARSER_SEC_CTRL					(DMC_SEC_REG_BASE + (0x35 <<2))
#define DMC_DEV_SEC_READ_CTRL				(DMC_SEC_REG_BASE + (0x36 <<2))
#define DMC_DEV_SEC_WRITE_CTRL				(DMC_SEC_REG_BASE + (0x37 <<2))


//2 DES key one for secure region and one for non-secure region.
#define DMC_DES_KEY0_H						(DMC_SEC_REG_BASE + (0x90 <<2))
#define DMC_DES_KEY0_L						(DMC_SEC_REG_BASE + (0x91 <<2))

#define DMC_DES_KEY1_H						(DMC_SEC_REG_BASE + (0x92 <<2))
#define DMC_DES_KEY1_L						(DMC_SEC_REG_BASE + (0x93 <<2))

#define DMC_DES_PADDING						(DMC_SEC_REG_BASE + (0x9a <<2))

#define DMC_CA_REMAP_L						(DMC_SEC_REG_BASE + (0x9b <<2))
#define DMC_CA_REMAP_H						(DMC_SEC_REG_BASE + (0x9c <<2))


// two range protection function.
#define DMC_PROT0_RANGE						(DMC_SEC_REG_BASE + (0xa0           <<2))
#define DMC_PROT0_CTRL						(DMC_SEC_REG_BASE + (0xa1           <<2))

#define DMC_PROT1_RANGE						(DMC_SEC_REG_BASE + (0xa2           <<2))
#define DMC_PROT1_CTRL						(DMC_SEC_REG_BASE + (0xa3           <<2))
//two data point
#define DMC_WTCH0_D0						(DMC_SEC_REG_BASE + (0xa4 <<2))
#define DMC_WTCH0_D1						(DMC_SEC_REG_BASE + (0xa5 <<2))
#define DMC_WTCH0_D2						(DMC_SEC_REG_BASE + (0xa6 <<2))
#define DMC_WTCH0_D3						(DMC_SEC_REG_BASE + (0xa7 <<2))
#define DMC_WTCH0_RANGE						(DMC_SEC_REG_BASE + (0xa8 <<2))
#define DMC_WTCH0_CTRL						(DMC_SEC_REG_BASE + (0xa9 <<2))
#define DMC_WTCH0_CTRL1						(DMC_SEC_REG_BASE + (0xaa <<2))

#define DMC_WTCH1_D0						(DMC_SEC_REG_BASE + (0xab <<2))
#define DMC_WTCH1_D1						(DMC_SEC_REG_BASE + (0xac <<2))
#define DMC_WTCH1_D2						(DMC_SEC_REG_BASE + (0xad <<2))
#define DMC_WTCH1_D3						(DMC_SEC_REG_BASE + (0xae <<2))
#define DMC_WTCH1_RANGE						(DMC_SEC_REG_BASE + (0xaf <<2))
#define DMC_WTCH1_CTRL						(DMC_SEC_REG_BASE + (0xb0 <<2))
#define DMC_WTCH1_CTRL1						(DMC_SEC_REG_BASE + (0xb1 <<2))


//trap function: all the enable the port ID read access or enable PORT ID and subID read access must be in the predefine range. otherwire the read access would be blocked.
// and an error will be generated.
#define DMC_TRAP0_RANGE						(DMC_SEC_REG_BASE + (0xb2 <<2))
#define DMC_TRAP0_CTRL						(DMC_SEC_REG_BASE + (0xb3 <<2))

#define DMC_TRAP1_RANGE						(DMC_SEC_REG_BASE + (0xb4 <<2))
#define DMC_TRAP1_CTRL						(DMC_SEC_REG_BASE + (0xb5 <<2))



//registers to check the security protection and watch point error information.
#define DMC_SEC_STATUS						(DMC_SEC_REG_BASE + (0xb6 <<2))

#define DMC_VIO_ADDR0						(DMC_SEC_REG_BASE + (0xb7 <<2))
#define DMC_VIO_ADDR1						(DMC_SEC_REG_BASE + (0xb8 <<2))
#define DMC_VIO_ADDR2						(DMC_SEC_REG_BASE + (0xb9 <<2))
#define DMC_VIO_ADDR3						(DMC_SEC_REG_BASE + (0xba <<2))

#define DMC_VIO_ADDR4						(DMC_SEC_REG_BASE + (0xbb <<2))
#define DMC_VIO_ADDR5						(DMC_SEC_REG_BASE + (0xbc <<2))

#define DMC_VIO_ADDR6						(DMC_SEC_REG_BASE + (0xbd <<2))

#define DMC_VIO_ADDR7						(DMC_SEC_REG_BASE + (0xbe <<2))


//each row bank and rank address can be selected from any address.
#define DDR0_ADDRMAP_4						(DMC_SEC_REG_BASE + (0xd4 <<2))
#define DDR0_ADDRMAP_3						(DMC_SEC_REG_BASE + (0xd3 <<2))
#define DDR0_ADDRMAP_2						(DMC_SEC_REG_BASE + (0xd2 <<2))
#define DDR0_ADDRMAP_1						(DMC_SEC_REG_BASE + (0xd1 <<2))

#define DDR0_ADDRMAP_0						(DMC_SEC_REG_BASE + (0xd0 <<2))

#define DDR1_ADDRMAP_4						(DMC_SEC_REG_BASE + (0xd9 <<2))
#define DDR1_ADDRMAP_3						(DMC_SEC_REG_BASE + (0xd8 <<2))
#define DDR1_ADDRMAP_2						(DMC_SEC_REG_BASE + (0xd7 <<2))
#define DDR1_ADDRMAP_1						(DMC_SEC_REG_BASE + (0xd6 <<2))
#define DDR1_ADDRMAP_0						(DMC_SEC_REG_BASE + (0xd5 <<2))


#define DMC_DDR_CTRL 						(DMC_SEC_REG_BASE + (0xda <<2))


#define AM_ANALOG_TOP_REG1					(0xc8834400 + (0x6f << 2))
#define     HHI_SYS_CPU_CLK_CNTL                               (0xc883c000 + (0x67 << 2))
#define     HHI_MPEG_CLK_CNTL                                  (0xc883c000 + (0x5d << 2))


#define   P_PREG_STICKY_REG0                                   (volatile uint32_t *)(0xc8834400 + (0x7c << 2))
#define   P_PREG_STICKY_REG1                                   (volatile uint32_t *)(0xc8834400 + (0x7d << 2))

#define     HHI_MPLL_CNTL                                      (0xc883c000 + (0xa0 << 2))
#define     HHI_MPLL_CNTL2                                     (0xc883c000 + (0xa1 << 2))
#define     HHI_MPLL_CNTL3                                     (0xc883c000 + (0xa2 << 2))
#define     HHI_MPLL_CNTL4                                     (0xc883c000 + (0xa3 << 2))
#define     HHI_MPLL_CNTL5                                     (0xc883c000 + (0xa4 << 2))
#define     HHI_MPLL_CNTL6                                     (0xc883c000 + (0xa5 << 2))
#define     HHI_MPLL_CNTL7                                     (0xc883c000 + (0xa6 << 2))
#define     HHI_MPLL_CNTL8                                     (0xc883c000 + (0xa7 << 2))
#define     HHI_MPLL_CNTL9                                     (0xc883c000 + (0xa8 << 2))
#define     HHI_MPLL_CNTL10                                    (0xc883c000 + (0xa9 << 2))

#define     HHI_SYS_PLL_CNTL                                   (0xc883c000 + (0xc0 << 2))
#define     HHI_SYS_PLL_CNTL2                                  (0xc883c000 + (0xc1 << 2))
#define     HHI_SYS_PLL_CNTL3                                  (0xc883c000 + (0xc2 << 2))
#define     HHI_SYS_PLL_CNTL4                                  (0xc883c000 + (0xc3 << 2))
#define     HHI_SYS_PLL_CNTL5                                  (0xc883c000 + (0xc4 << 2))


#endif
