INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_EGR680/time_multiplexed/time_multiplexed.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_out is not allowed [C:/FPGA_EGR680/time_multiplexed/time_multiplexed.srcs/sources_1/new/clk_divider.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_EGR680/time_multiplexed/time_multiplexed.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
WARNING: [VRFC 10-1315] redeclaration of ansi port seg0 is not allowed [C:/FPGA_EGR680/time_multiplexed/time_multiplexed.srcs/sources_1/new/decoder.v:13]
WARNING: [VRFC 10-1315] redeclaration of ansi port seg1 is not allowed [C:/FPGA_EGR680/time_multiplexed/time_multiplexed.srcs/sources_1/new/decoder.v:14]
WARNING: [VRFC 10-1315] redeclaration of ansi port cat0 is not allowed [C:/FPGA_EGR680/time_multiplexed/time_multiplexed.srcs/sources_1/new/decoder.v:15]
WARNING: [VRFC 10-1315] redeclaration of ansi port cat1 is not allowed [C:/FPGA_EGR680/time_multiplexed/time_multiplexed.srcs/sources_1/new/decoder.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_EGR680/time_multiplexed/time_multiplexed.srcs/sources_1/new/time_multiplexed_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_multiplexed_top
INFO: [VRFC 10-2458] undeclared symbol clk_out, assumed default net type wire [C:/FPGA_EGR680/time_multiplexed/time_multiplexed.srcs/sources_1/new/time_multiplexed_top.v:15]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_EGR680/time_multiplexed/time_multiplexed.srcs/sim_1/new/clk_div_tp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_tp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_EGR680/time_multiplexed/time_multiplexed.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
