Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Nov 27 10:05:55 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_dht11_timing_summary_routed.rpt -pb top_dht11_timing_summary_routed.pb -rpx top_dht11_timing_summary_routed.rpx -warn_on_violation
| Design       : top_dht11
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (5)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (3)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: U_dht11_control/U_clock_divider/r_tick_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_dht11_control/U_start_signal/mode_reg_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_fnd_controller/U_clk_div/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.941        0.000                      0                  287        0.167        0.000                      0                  287        4.500        0.000                       0                   171  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.941        0.000                      0                  287        0.167        0.000                      0                  287        4.500        0.000                       0                   171  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.941ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.941ns  (required time - arrival time)
  Source:                 U_dht11_control/U_start_signal/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_start_signal/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.030ns  (logic 1.334ns (26.520%)  route 3.696ns (73.480%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.620     5.141    U_dht11_control/U_start_signal/CLK
    SLICE_X1Y26          FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.456     5.597 r  U_dht11_control/U_start_signal/counter_reg_reg[3]/Q
                         net (fo=12, routed)          1.168     6.765    U_dht11_control/U_start_signal/counter_reg_reg_n_0_[3]
    SLICE_X1Y27          LUT6 (Prop_lut6_I1_O)        0.124     6.889 f  U_dht11_control/U_start_signal/signal_reg_i_3/O
                         net (fo=1, routed)           0.263     7.152    U_dht11_control/U_start_signal/signal_reg_i_3_n_0
    SLICE_X1Y27          LUT6 (Prop_lut6_I5_O)        0.124     7.276 f  U_dht11_control/U_start_signal/signal_reg_i_2/O
                         net (fo=2, routed)           0.802     8.078    U_dht11_control/U_start_signal/signal_reg_i_2_n_0
    SLICE_X2Y26          LUT4 (Prop_lut4_I3_O)        0.150     8.228 r  U_dht11_control/U_start_signal/counter_reg[14]_i_3/O
                         net (fo=2, routed)           0.955     9.184    U_dht11_control/U_start_signal/counter_reg[14]_i_3_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I1_O)        0.328     9.512 r  U_dht11_control/U_start_signal/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=3, routed)           0.508    10.019    U_dht11_control/U_start_signal/FSM_sequential_state_reg[2]_i_2_n_0
    SLICE_X5Y25          LUT4 (Prop_lut4_I2_O)        0.152    10.171 r  U_dht11_control/U_start_signal/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    10.171    U_dht11_control/U_start_signal/FSM_sequential_state_reg[1]_i_1_n_0
    SLICE_X5Y25          FDCE                                         r  U_dht11_control/U_start_signal/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.500    14.841    U_dht11_control/U_start_signal/CLK
    SLICE_X5Y25          FDCE                                         r  U_dht11_control/U_start_signal/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X5Y25          FDCE (Setup_fdce_C_D)        0.047    15.113    U_dht11_control/U_start_signal/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -10.171    
  -------------------------------------------------------------------
                         slack                                  4.941    

Slack (MET) :             4.956ns  (required time - arrival time)
  Source:                 U_dht11_control/U_start_signal/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_start_signal/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.997ns  (logic 1.306ns (26.135%)  route 3.691ns (73.865%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.620     5.141    U_dht11_control/U_start_signal/CLK
    SLICE_X1Y26          FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.456     5.597 r  U_dht11_control/U_start_signal/counter_reg_reg[3]/Q
                         net (fo=12, routed)          1.168     6.765    U_dht11_control/U_start_signal/counter_reg_reg_n_0_[3]
    SLICE_X1Y27          LUT6 (Prop_lut6_I1_O)        0.124     6.889 f  U_dht11_control/U_start_signal/signal_reg_i_3/O
                         net (fo=1, routed)           0.263     7.152    U_dht11_control/U_start_signal/signal_reg_i_3_n_0
    SLICE_X1Y27          LUT6 (Prop_lut6_I5_O)        0.124     7.276 f  U_dht11_control/U_start_signal/signal_reg_i_2/O
                         net (fo=2, routed)           0.802     8.078    U_dht11_control/U_start_signal/signal_reg_i_2_n_0
    SLICE_X2Y26          LUT4 (Prop_lut4_I3_O)        0.150     8.228 r  U_dht11_control/U_start_signal/counter_reg[14]_i_3/O
                         net (fo=2, routed)           0.955     9.184    U_dht11_control/U_start_signal/counter_reg[14]_i_3_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I1_O)        0.328     9.512 r  U_dht11_control/U_start_signal/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=3, routed)           0.503    10.014    U_dht11_control/U_start_signal/FSM_sequential_state_reg[2]_i_2_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I3_O)        0.124    10.138 r  U_dht11_control/U_start_signal/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    10.138    U_dht11_control/U_start_signal/FSM_sequential_state_reg[0]_i_1_n_0
    SLICE_X5Y25          FDCE                                         r  U_dht11_control/U_start_signal/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.500    14.841    U_dht11_control/U_start_signal/CLK
    SLICE_X5Y25          FDCE                                         r  U_dht11_control/U_start_signal/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X5Y25          FDCE (Setup_fdce_C_D)        0.029    15.095    U_dht11_control/U_start_signal/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -10.138    
  -------------------------------------------------------------------
                         slack                                  4.956    

Slack (MET) :             4.976ns  (required time - arrival time)
  Source:                 U_dht11_control/U_start_signal/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_start_signal/FSM_sequential_state_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.023ns  (logic 1.332ns (26.517%)  route 3.691ns (73.483%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.620     5.141    U_dht11_control/U_start_signal/CLK
    SLICE_X1Y26          FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.456     5.597 r  U_dht11_control/U_start_signal/counter_reg_reg[3]/Q
                         net (fo=12, routed)          1.168     6.765    U_dht11_control/U_start_signal/counter_reg_reg_n_0_[3]
    SLICE_X1Y27          LUT6 (Prop_lut6_I1_O)        0.124     6.889 f  U_dht11_control/U_start_signal/signal_reg_i_3/O
                         net (fo=1, routed)           0.263     7.152    U_dht11_control/U_start_signal/signal_reg_i_3_n_0
    SLICE_X1Y27          LUT6 (Prop_lut6_I5_O)        0.124     7.276 f  U_dht11_control/U_start_signal/signal_reg_i_2/O
                         net (fo=2, routed)           0.802     8.078    U_dht11_control/U_start_signal/signal_reg_i_2_n_0
    SLICE_X2Y26          LUT4 (Prop_lut4_I3_O)        0.150     8.228 r  U_dht11_control/U_start_signal/counter_reg[14]_i_3/O
                         net (fo=2, routed)           0.955     9.184    U_dht11_control/U_start_signal/counter_reg[14]_i_3_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I1_O)        0.328     9.512 r  U_dht11_control/U_start_signal/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=3, routed)           0.503    10.014    U_dht11_control/U_start_signal/FSM_sequential_state_reg[2]_i_2_n_0
    SLICE_X5Y25          LUT4 (Prop_lut4_I2_O)        0.150    10.164 r  U_dht11_control/U_start_signal/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    10.164    U_dht11_control/U_start_signal/FSM_sequential_state_reg[2]_i_1_n_0
    SLICE_X5Y25          FDCE                                         r  U_dht11_control/U_start_signal/FSM_sequential_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.500    14.841    U_dht11_control/U_start_signal/CLK
    SLICE_X5Y25          FDCE                                         r  U_dht11_control/U_start_signal/FSM_sequential_state_reg_reg[2]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X5Y25          FDCE (Setup_fdce_C_D)        0.075    15.141    U_dht11_control/U_start_signal/FSM_sequential_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                         -10.164    
  -------------------------------------------------------------------
                         slack                                  4.976    

Slack (MET) :             5.046ns  (required time - arrival time)
  Source:                 U_dht11_control/U_start_signal/counter_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_start_signal/counter_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.950ns  (logic 1.437ns (29.030%)  route 3.513ns (70.970%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.624     5.145    U_dht11_control/U_start_signal/CLK
    SLICE_X1Y28          FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDCE (Prop_fdce_C_Q)         0.419     5.564 r  U_dht11_control/U_start_signal/counter_reg_reg[9]/Q
                         net (fo=5, routed)           1.263     6.827    U_dht11_control/U_start_signal/counter_reg_reg_n_0_[9]
    SLICE_X2Y27          LUT4 (Prop_lut4_I0_O)        0.318     7.145 r  U_dht11_control/U_start_signal/counter_reg[14]_i_19/O
                         net (fo=1, routed)           0.452     7.598    U_dht11_control/U_start_signal/counter_reg[14]_i_19_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I5_O)        0.328     7.926 r  U_dht11_control/U_start_signal/counter_reg[14]_i_16/O
                         net (fo=1, routed)           0.436     8.361    U_dht11_control/U_start_signal/counter_reg[14]_i_16_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I5_O)        0.124     8.485 r  U_dht11_control/U_start_signal/counter_reg[14]_i_8/O
                         net (fo=1, routed)           0.378     8.864    U_dht11_control/U_start_signal/counter_reg[14]_i_8_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I0_O)        0.124     8.988 r  U_dht11_control/U_start_signal/counter_reg[14]_i_5/O
                         net (fo=14, routed)          0.983     9.971    U_dht11_control/U_start_signal/counter_reg[14]_i_5_n_0
    SLICE_X1Y28          LUT2 (Prop_lut2_I0_O)        0.124    10.095 r  U_dht11_control/U_start_signal/counter_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    10.095    U_dht11_control/U_start_signal/counter_reg[13]_i_1_n_0
    SLICE_X1Y28          FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.507    14.848    U_dht11_control/U_start_signal/CLK
    SLICE_X1Y28          FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[13]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X1Y28          FDCE (Setup_fdce_C_D)        0.031    15.141    U_dht11_control/U_start_signal/counter_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                         -10.095    
  -------------------------------------------------------------------
                         slack                                  5.046    

Slack (MET) :             5.060ns  (required time - arrival time)
  Source:                 U_dht11_control/U_start_signal/counter_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_start_signal/counter_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.980ns  (logic 1.467ns (29.458%)  route 3.513ns (70.542%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.624     5.145    U_dht11_control/U_start_signal/CLK
    SLICE_X1Y28          FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDCE (Prop_fdce_C_Q)         0.419     5.564 r  U_dht11_control/U_start_signal/counter_reg_reg[9]/Q
                         net (fo=5, routed)           1.263     6.827    U_dht11_control/U_start_signal/counter_reg_reg_n_0_[9]
    SLICE_X2Y27          LUT4 (Prop_lut4_I0_O)        0.318     7.145 r  U_dht11_control/U_start_signal/counter_reg[14]_i_19/O
                         net (fo=1, routed)           0.452     7.598    U_dht11_control/U_start_signal/counter_reg[14]_i_19_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I5_O)        0.328     7.926 r  U_dht11_control/U_start_signal/counter_reg[14]_i_16/O
                         net (fo=1, routed)           0.436     8.361    U_dht11_control/U_start_signal/counter_reg[14]_i_16_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I5_O)        0.124     8.485 r  U_dht11_control/U_start_signal/counter_reg[14]_i_8/O
                         net (fo=1, routed)           0.378     8.864    U_dht11_control/U_start_signal/counter_reg[14]_i_8_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I0_O)        0.124     8.988 r  U_dht11_control/U_start_signal/counter_reg[14]_i_5/O
                         net (fo=14, routed)          0.983     9.971    U_dht11_control/U_start_signal/counter_reg[14]_i_5_n_0
    SLICE_X1Y28          LUT2 (Prop_lut2_I0_O)        0.154    10.125 r  U_dht11_control/U_start_signal/counter_reg[14]_i_2/O
                         net (fo=1, routed)           0.000    10.125    U_dht11_control/U_start_signal/counter_reg[14]_i_2_n_0
    SLICE_X1Y28          FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.507    14.848    U_dht11_control/U_start_signal/CLK
    SLICE_X1Y28          FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[14]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X1Y28          FDCE (Setup_fdce_C_D)        0.075    15.185    U_dht11_control/U_start_signal/counter_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                         -10.125    
  -------------------------------------------------------------------
                         slack                                  5.060    

Slack (MET) :             5.177ns  (required time - arrival time)
  Source:                 U_dht11_control/U_count_5sec/counter_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_count_5sec/counter_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 1.090ns (22.621%)  route 3.728ns (77.378%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.620     5.141    U_dht11_control/U_count_5sec/CLK
    SLICE_X3Y23          FDCE                                         r  U_dht11_control/U_count_5sec/counter_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.419     5.560 r  U_dht11_control/U_count_5sec/counter_reg_reg[17]/Q
                         net (fo=2, routed)           0.824     6.384    U_dht11_control/U_count_5sec/counter_reg[17]
    SLICE_X4Y23          LUT4 (Prop_lut4_I3_O)        0.299     6.683 r  U_dht11_control/U_count_5sec/start_dht11_next_reg_i_6/O
                         net (fo=1, routed)           0.814     7.497    U_dht11_control/U_count_5sec/start_dht11_next_reg_i_6_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I0_O)        0.124     7.621 r  U_dht11_control/U_count_5sec/start_dht11_next_reg_i_4/O
                         net (fo=1, routed)           0.650     8.272    U_dht11_control/U_count_5sec/start_dht11_next_reg_i_4_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I0_O)        0.124     8.396 f  U_dht11_control/U_count_5sec/start_dht11_next_reg_i_3/O
                         net (fo=22, routed)          1.440     9.836    U_dht11_control/U_count_5sec/start_dht11_next__0
    SLICE_X3Y23          LUT2 (Prop_lut2_I0_O)        0.124     9.960 r  U_dht11_control/U_count_5sec/counter_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     9.960    U_dht11_control/U_count_5sec/counter_next[18]
    SLICE_X3Y23          FDCE                                         r  U_dht11_control/U_count_5sec/counter_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.504    14.845    U_dht11_control/U_count_5sec/CLK
    SLICE_X3Y23          FDCE                                         r  U_dht11_control/U_count_5sec/counter_reg_reg[18]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X3Y23          FDCE (Setup_fdce_C_D)        0.031    15.137    U_dht11_control/U_count_5sec/counter_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -9.960    
  -------------------------------------------------------------------
                         slack                                  5.177    

Slack (MET) :             5.181ns  (required time - arrival time)
  Source:                 U_dht11_control/U_start_signal/counter_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_start_signal/counter_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.786ns  (logic 1.437ns (30.022%)  route 3.349ns (69.978%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.624     5.145    U_dht11_control/U_start_signal/CLK
    SLICE_X1Y28          FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDCE (Prop_fdce_C_Q)         0.419     5.564 r  U_dht11_control/U_start_signal/counter_reg_reg[9]/Q
                         net (fo=5, routed)           1.263     6.827    U_dht11_control/U_start_signal/counter_reg_reg_n_0_[9]
    SLICE_X2Y27          LUT4 (Prop_lut4_I0_O)        0.318     7.145 r  U_dht11_control/U_start_signal/counter_reg[14]_i_19/O
                         net (fo=1, routed)           0.452     7.598    U_dht11_control/U_start_signal/counter_reg[14]_i_19_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I5_O)        0.328     7.926 r  U_dht11_control/U_start_signal/counter_reg[14]_i_16/O
                         net (fo=1, routed)           0.436     8.361    U_dht11_control/U_start_signal/counter_reg[14]_i_16_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I5_O)        0.124     8.485 r  U_dht11_control/U_start_signal/counter_reg[14]_i_8/O
                         net (fo=1, routed)           0.378     8.864    U_dht11_control/U_start_signal/counter_reg[14]_i_8_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I0_O)        0.124     8.988 r  U_dht11_control/U_start_signal/counter_reg[14]_i_5/O
                         net (fo=14, routed)          0.820     9.808    U_dht11_control/U_start_signal/counter_reg[14]_i_5_n_0
    SLICE_X1Y26          LUT2 (Prop_lut2_I0_O)        0.124     9.932 r  U_dht11_control/U_start_signal/counter_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     9.932    U_dht11_control/U_start_signal/counter_reg[1]_i_1_n_0
    SLICE_X1Y26          FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.504    14.845    U_dht11_control/U_start_signal/CLK
    SLICE_X1Y26          FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[1]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X1Y26          FDCE (Setup_fdce_C_D)        0.029    15.113    U_dht11_control/U_start_signal/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -9.932    
  -------------------------------------------------------------------
                         slack                                  5.181    

Slack (MET) :             5.193ns  (required time - arrival time)
  Source:                 U_dht11_control/U_count_5sec/counter_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_count_5sec/counter_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.846ns  (logic 1.118ns (23.069%)  route 3.728ns (76.931%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.620     5.141    U_dht11_control/U_count_5sec/CLK
    SLICE_X3Y23          FDCE                                         r  U_dht11_control/U_count_5sec/counter_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.419     5.560 r  U_dht11_control/U_count_5sec/counter_reg_reg[17]/Q
                         net (fo=2, routed)           0.824     6.384    U_dht11_control/U_count_5sec/counter_reg[17]
    SLICE_X4Y23          LUT4 (Prop_lut4_I3_O)        0.299     6.683 r  U_dht11_control/U_count_5sec/start_dht11_next_reg_i_6/O
                         net (fo=1, routed)           0.814     7.497    U_dht11_control/U_count_5sec/start_dht11_next_reg_i_6_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I0_O)        0.124     7.621 r  U_dht11_control/U_count_5sec/start_dht11_next_reg_i_4/O
                         net (fo=1, routed)           0.650     8.272    U_dht11_control/U_count_5sec/start_dht11_next_reg_i_4_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I0_O)        0.124     8.396 f  U_dht11_control/U_count_5sec/start_dht11_next_reg_i_3/O
                         net (fo=22, routed)          1.440     9.836    U_dht11_control/U_count_5sec/start_dht11_next__0
    SLICE_X3Y23          LUT2 (Prop_lut2_I0_O)        0.152     9.988 r  U_dht11_control/U_count_5sec/counter_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     9.988    U_dht11_control/U_count_5sec/counter_next[21]
    SLICE_X3Y23          FDCE                                         r  U_dht11_control/U_count_5sec/counter_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.504    14.845    U_dht11_control/U_count_5sec/CLK
    SLICE_X3Y23          FDCE                                         r  U_dht11_control/U_count_5sec/counter_reg_reg[21]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X3Y23          FDCE (Setup_fdce_C_D)        0.075    15.181    U_dht11_control/U_count_5sec/counter_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                  5.193    

Slack (MET) :             5.199ns  (required time - arrival time)
  Source:                 U_dht11_control/U_start_signal/counter_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_start_signal/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.814ns  (logic 1.465ns (30.429%)  route 3.349ns (69.571%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.624     5.145    U_dht11_control/U_start_signal/CLK
    SLICE_X1Y28          FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDCE (Prop_fdce_C_Q)         0.419     5.564 r  U_dht11_control/U_start_signal/counter_reg_reg[9]/Q
                         net (fo=5, routed)           1.263     6.827    U_dht11_control/U_start_signal/counter_reg_reg_n_0_[9]
    SLICE_X2Y27          LUT4 (Prop_lut4_I0_O)        0.318     7.145 r  U_dht11_control/U_start_signal/counter_reg[14]_i_19/O
                         net (fo=1, routed)           0.452     7.598    U_dht11_control/U_start_signal/counter_reg[14]_i_19_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I5_O)        0.328     7.926 r  U_dht11_control/U_start_signal/counter_reg[14]_i_16/O
                         net (fo=1, routed)           0.436     8.361    U_dht11_control/U_start_signal/counter_reg[14]_i_16_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I5_O)        0.124     8.485 r  U_dht11_control/U_start_signal/counter_reg[14]_i_8/O
                         net (fo=1, routed)           0.378     8.864    U_dht11_control/U_start_signal/counter_reg[14]_i_8_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I0_O)        0.124     8.988 r  U_dht11_control/U_start_signal/counter_reg[14]_i_5/O
                         net (fo=14, routed)          0.820     9.808    U_dht11_control/U_start_signal/counter_reg[14]_i_5_n_0
    SLICE_X1Y26          LUT2 (Prop_lut2_I0_O)        0.152     9.960 r  U_dht11_control/U_start_signal/counter_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     9.960    U_dht11_control/U_start_signal/counter_reg[2]_i_1_n_0
    SLICE_X1Y26          FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.504    14.845    U_dht11_control/U_start_signal/CLK
    SLICE_X1Y26          FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[2]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X1Y26          FDCE (Setup_fdce_C_D)        0.075    15.159    U_dht11_control/U_start_signal/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -9.960    
  -------------------------------------------------------------------
                         slack                                  5.199    

Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 U_dht11_control/U_start_signal/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_start_signal/counter_reg_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 1.182ns (26.038%)  route 3.357ns (73.962%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.620     5.141    U_dht11_control/U_start_signal/CLK
    SLICE_X1Y26          FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.456     5.597 r  U_dht11_control/U_start_signal/counter_reg_reg[3]/Q
                         net (fo=12, routed)          1.168     6.765    U_dht11_control/U_start_signal/counter_reg_reg_n_0_[3]
    SLICE_X1Y27          LUT6 (Prop_lut6_I1_O)        0.124     6.889 f  U_dht11_control/U_start_signal/signal_reg_i_3/O
                         net (fo=1, routed)           0.263     7.152    U_dht11_control/U_start_signal/signal_reg_i_3_n_0
    SLICE_X1Y27          LUT6 (Prop_lut6_I5_O)        0.124     7.276 f  U_dht11_control/U_start_signal/signal_reg_i_2/O
                         net (fo=2, routed)           0.802     8.078    U_dht11_control/U_start_signal/signal_reg_i_2_n_0
    SLICE_X2Y26          LUT4 (Prop_lut4_I3_O)        0.150     8.228 r  U_dht11_control/U_start_signal/counter_reg[14]_i_3/O
                         net (fo=2, routed)           0.453     8.682    U_dht11_control/U_start_signal/counter_reg[14]_i_3_n_0
    SLICE_X5Y25          LUT4 (Prop_lut4_I2_O)        0.328     9.010 r  U_dht11_control/U_start_signal/counter_reg[14]_i_1/O
                         net (fo=15, routed)          0.671     9.681    U_dht11_control/U_start_signal/counter_reg[14]_i_1_n_0
    SLICE_X1Y28          FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.507    14.848    U_dht11_control/U_start_signal/CLK
    SLICE_X1Y28          FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[10]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X1Y28          FDCE (Setup_fdce_C_CE)      -0.205    14.882    U_dht11_control/U_start_signal/counter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                          -9.681    
  -------------------------------------------------------------------
                         slack                                  5.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 U_dht11_control/U_start_signal/tem_hum_data_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_start_signal/tem_int_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.987%)  route 0.125ns (47.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.588     1.471    U_dht11_control/U_start_signal/CLK
    SLICE_X3Y31          FDCE                                         r  U_dht11_control/U_start_signal/tem_hum_data_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  U_dht11_control/U_start_signal/tem_hum_data_reg_reg[17]/Q
                         net (fo=2, routed)           0.125     1.737    U_dht11_control/U_start_signal/tem_hum_data_reg[17]
    SLICE_X4Y31          FDCE                                         r  U_dht11_control/U_start_signal/tem_int_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.855     1.982    U_dht11_control/U_start_signal/CLK
    SLICE_X4Y31          FDCE                                         r  U_dht11_control/U_start_signal/tem_int_reg_reg[1]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X4Y31          FDCE (Hold_fdce_C_D)         0.066     1.570    U_dht11_control/U_start_signal/tem_int_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 U_dht11_control/U_start_signal/tem_hum_data_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_start_signal/tem_dec_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.687%)  route 0.112ns (44.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.587     1.470    U_dht11_control/U_start_signal/CLK
    SLICE_X3Y30          FDCE                                         r  U_dht11_control/U_start_signal/tem_hum_data_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U_dht11_control/U_start_signal/tem_hum_data_reg_reg[11]/Q
                         net (fo=2, routed)           0.112     1.723    U_dht11_control/U_start_signal/tem_hum_data_reg[11]
    SLICE_X1Y30          FDCE                                         r  U_dht11_control/U_start_signal/tem_dec_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.856     1.983    U_dht11_control/U_start_signal/CLK
    SLICE_X1Y30          FDCE                                         r  U_dht11_control/U_start_signal/tem_dec_reg_reg[3]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X1Y30          FDCE (Hold_fdce_C_D)         0.070     1.554    U_dht11_control/U_start_signal/tem_dec_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 U_dht11_control/U_start_signal/tem_hum_data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_start_signal/tem_hum_data_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.356%)  route 0.105ns (42.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.585     1.468    U_dht11_control/U_start_signal/CLK
    SLICE_X0Y27          FDCE                                         r  U_dht11_control/U_start_signal/tem_hum_data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_dht11_control/U_start_signal/tem_hum_data_reg_reg[3]/Q
                         net (fo=1, routed)           0.105     1.714    U_dht11_control/U_start_signal/tem_hum_data_reg[3]
    SLICE_X2Y28          FDCE                                         r  U_dht11_control/U_start_signal/tem_hum_data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.854     1.981    U_dht11_control/U_start_signal/CLK
    SLICE_X2Y28          FDCE                                         r  U_dht11_control/U_start_signal/tem_hum_data_reg_reg[4]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X2Y28          FDCE (Hold_fdce_C_D)         0.060     1.542    U_dht11_control/U_start_signal/tem_hum_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 U_dht11_control/U_start_signal/tem_hum_data_reg_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_start_signal/tem_int_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.586     1.469    U_dht11_control/U_start_signal/CLK
    SLICE_X5Y31          FDCE                                         r  U_dht11_control/U_start_signal/tem_hum_data_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U_dht11_control/U_start_signal/tem_hum_data_reg_reg[22]/Q
                         net (fo=2, routed)           0.124     1.734    U_dht11_control/U_start_signal/tem_hum_data_reg[22]
    SLICE_X5Y32          FDCE                                         r  U_dht11_control/U_start_signal/tem_int_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.856     1.983    U_dht11_control/U_start_signal/CLK
    SLICE_X5Y32          FDCE                                         r  U_dht11_control/U_start_signal/tem_int_reg_reg[6]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X5Y32          FDCE (Hold_fdce_C_D)         0.072     1.556    U_dht11_control/U_start_signal/tem_int_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 U_dht11_control/U_start_signal/tem_hum_data_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_start_signal/tem_int_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.586     1.469    U_dht11_control/U_start_signal/CLK
    SLICE_X5Y31          FDCE                                         r  U_dht11_control/U_start_signal/tem_hum_data_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U_dht11_control/U_start_signal/tem_hum_data_reg_reg[19]/Q
                         net (fo=2, routed)           0.124     1.734    U_dht11_control/U_start_signal/tem_hum_data_reg[19]
    SLICE_X5Y32          FDCE                                         r  U_dht11_control/U_start_signal/tem_int_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.856     1.983    U_dht11_control/U_start_signal/CLK
    SLICE_X5Y32          FDCE                                         r  U_dht11_control/U_start_signal/tem_int_reg_reg[3]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X5Y32          FDCE (Hold_fdce_C_D)         0.070     1.554    U_dht11_control/U_start_signal/tem_int_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 U_dht11_control/U_start_signal/tem_hum_data_reg_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_start_signal/tem_int_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.586     1.469    U_dht11_control/U_start_signal/CLK
    SLICE_X5Y31          FDCE                                         r  U_dht11_control/U_start_signal/tem_hum_data_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U_dht11_control/U_start_signal/tem_hum_data_reg_reg[21]/Q
                         net (fo=2, routed)           0.124     1.734    U_dht11_control/U_start_signal/tem_hum_data_reg[21]
    SLICE_X5Y32          FDCE                                         r  U_dht11_control/U_start_signal/tem_int_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.856     1.983    U_dht11_control/U_start_signal/CLK
    SLICE_X5Y32          FDCE                                         r  U_dht11_control/U_start_signal/tem_int_reg_reg[5]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X5Y32          FDCE (Hold_fdce_C_D)         0.070     1.554    U_dht11_control/U_start_signal/tem_int_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 U_dht11_control/U_start_signal/tem_hum_data_reg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_start_signal/tem_hum_data_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.979%)  route 0.120ns (46.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.588     1.471    U_dht11_control/U_start_signal/CLK
    SLICE_X3Y31          FDCE                                         r  U_dht11_control/U_start_signal/tem_hum_data_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  U_dht11_control/U_start_signal/tem_hum_data_reg_reg[18]/Q
                         net (fo=2, routed)           0.120     1.732    U_dht11_control/U_start_signal/tem_hum_data_reg[18]
    SLICE_X5Y31          FDCE                                         r  U_dht11_control/U_start_signal/tem_hum_data_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.855     1.982    U_dht11_control/U_start_signal/CLK
    SLICE_X5Y31          FDCE                                         r  U_dht11_control/U_start_signal/tem_hum_data_reg_reg[19]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X5Y31          FDCE (Hold_fdce_C_D)         0.046     1.550    U_dht11_control/U_start_signal/tem_hum_data_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 U_dht11_control/U_start_signal/tem_hum_data_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_start_signal/tem_dec_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.587     1.470    U_dht11_control/U_start_signal/CLK
    SLICE_X3Y30          FDCE                                         r  U_dht11_control/U_start_signal/tem_hum_data_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U_dht11_control/U_start_signal/tem_hum_data_reg_reg[10]/Q
                         net (fo=2, routed)           0.119     1.730    U_dht11_control/U_start_signal/tem_hum_data_reg[10]
    SLICE_X2Y30          FDCE                                         r  U_dht11_control/U_start_signal/tem_dec_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.856     1.983    U_dht11_control/U_start_signal/CLK
    SLICE_X2Y30          FDCE                                         r  U_dht11_control/U_start_signal/tem_dec_reg_reg[2]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X2Y30          FDCE (Hold_fdce_C_D)         0.063     1.546    U_dht11_control/U_start_signal/tem_dec_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 U_dht11_control/U_start_signal/tem_hum_data_reg_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_start_signal/hum_int_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.406%)  route 0.128ns (47.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.585     1.468    U_dht11_control/U_start_signal/CLK
    SLICE_X4Y30          FDCE                                         r  U_dht11_control/U_start_signal/tem_hum_data_reg_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_dht11_control/U_start_signal/tem_hum_data_reg_reg[37]/Q
                         net (fo=2, routed)           0.128     1.737    U_dht11_control/U_start_signal/tem_hum_data_reg[37]
    SLICE_X5Y29          FDCE                                         r  U_dht11_control/U_start_signal/hum_int_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.853     1.980    U_dht11_control/U_start_signal/CLK
    SLICE_X5Y29          FDCE                                         r  U_dht11_control/U_start_signal/hum_int_reg_reg[5]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X5Y29          FDCE (Hold_fdce_C_D)         0.072     1.553    U_dht11_control/U_start_signal/hum_int_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 U_dht11_control/U_start_signal/tem_hum_data_reg_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_start_signal/hum_int_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.717%)  route 0.132ns (48.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.585     1.468    U_dht11_control/U_start_signal/CLK
    SLICE_X4Y30          FDCE                                         r  U_dht11_control/U_start_signal/tem_hum_data_reg_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_dht11_control/U_start_signal/tem_hum_data_reg_reg[35]/Q
                         net (fo=2, routed)           0.132     1.741    U_dht11_control/U_start_signal/tem_hum_data_reg[35]
    SLICE_X4Y29          FDCE                                         r  U_dht11_control/U_start_signal/hum_int_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.853     1.980    U_dht11_control/U_start_signal/CLK
    SLICE_X4Y29          FDCE                                         r  U_dht11_control/U_start_signal/hum_int_reg_reg[3]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X4Y29          FDCE (Hold_fdce_C_D)         0.075     1.556    U_dht11_control/U_start_signal/hum_int_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y30    U_dht11_control/U_clock_divider/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y30    U_dht11_control/U_clock_divider/r_counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y30    U_dht11_control/U_clock_divider/r_counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y30    U_dht11_control/U_clock_divider/r_counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y30    U_dht11_control/U_clock_divider/r_counter_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y30    U_dht11_control/U_clock_divider/r_counter_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y30    U_dht11_control/U_clock_divider/r_counter_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y30    U_dht11_control/U_clock_divider/r_tick_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y22    U_dht11_control/U_count_5sec/counter_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y30    U_dht11_control/U_clock_divider/r_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y30    U_dht11_control/U_clock_divider/r_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y30    U_dht11_control/U_clock_divider/r_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y30    U_dht11_control/U_clock_divider/r_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y30    U_dht11_control/U_clock_divider/r_counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y30    U_dht11_control/U_clock_divider/r_counter_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y22    U_dht11_control/U_count_5sec/counter_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y22    U_dht11_control/U_count_5sec/counter_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y22    U_dht11_control/U_count_5sec/counter_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y22    U_dht11_control/U_count_5sec/counter_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y30    U_dht11_control/U_clock_divider/r_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y30    U_dht11_control/U_clock_divider/r_tick_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y22    U_dht11_control/U_count_5sec/counter_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y22    U_dht11_control/U_count_5sec/counter_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y22    U_dht11_control/U_count_5sec/counter_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y22    U_dht11_control/U_count_5sec/counter_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y22    U_dht11_control/U_count_5sec/counter_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y23    U_dht11_control/U_count_5sec/counter_reg_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y23    U_dht11_control/U_count_5sec/counter_reg_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y23    U_dht11_control/U_count_5sec/counter_reg_reg[16]/C



