

================================================================
== Vitis HLS Report for 'export_output_buffer_c1'
================================================================
* Date:           Thu Nov  2 04:31:56 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   131394|   131466|  1.314 ms|  1.315 ms|  131394|  131466|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+---------------+-----------+-----------+------+----------+
        |            |  Latency (cycles) |   Iteration   |  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |    Latency    |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+---------------+-----------+-----------+------+----------+
        |- EXPORT    |   100312|   100384|  12539 ~ 12548|          -|          -|     8|        no|
        | + BH       |    12536|    12544|           1567|          -|          -|     8|        no|
        |- CLEAR_BH  |    31080|    31080|            777|          -|          -|    40|        no|
        +------------+---------+---------+---------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 21 
3 --> 4 
4 --> 5 12 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 2 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 4 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 21 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.76>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%bout = alloca i32 1"   --->   Operation 27 'alloca' 'bout' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%h_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %h"   --->   Operation 28 'read' 'h_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%out_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %out_r"   --->   Operation 29 'read' 'out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap"   --->   Operation 30 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i2, void @empty_31, i32 0, i32 0, void @empty_22, i32 0, i32 512, void @empty_28, void @empty_30, void @empty_22, i32 16, i32 16, i32 256, i32 256, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty_17, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i8 %h_read" [src/conv1.cpp:127]   --->   Operation 33 'zext' 'zext_ln127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln127_1 = zext i6 %out_read" [src/conv1.cpp:127]   --->   Operation 34 'zext' 'zext_ln127_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.76ns)   --->   "%add_ln131_5 = add i8 %h_read, i8 1" [src/conv1.cpp:131]   --->   Operation 35 'add' 'add_ln131_5' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln131_1 = zext i8 %add_ln131_5" [src/conv1.cpp:131]   --->   Operation 36 'zext' 'zext_ln131_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln127 = store i4 0, i4 %bout" [src/conv1.cpp:127]   --->   Operation 37 'store' 'store_ln127' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln127 = br void %BH" [src/conv1.cpp:127]   --->   Operation 38 'br' 'br_ln127' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.35>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%bout_1 = load i4 %bout" [src/conv1.cpp:127]   --->   Operation 39 'load' 'bout_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.79ns)   --->   "%icmp_ln127 = icmp_eq  i4 %bout_1, i4 8" [src/conv1.cpp:127]   --->   Operation 40 'icmp' 'icmp_ln127' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.79ns)   --->   "%add_ln127_1 = add i4 %bout_1, i4 1" [src/conv1.cpp:127]   --->   Operation 41 'add' 'add_ln127_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln127 = br i1 %icmp_ln127, void %BH.split, void %BW.i.preheader" [src/conv1.cpp:127]   --->   Operation 42 'br' 'br_ln127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln127_2 = zext i4 %bout_1" [src/conv1.cpp:127]   --->   Operation 43 'zext' 'zext_ln127_2' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln127 = trunc i4 %bout_1" [src/conv1.cpp:127]   --->   Operation 44 'trunc' 'trunc_ln127' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln127_3 = zext i3 %trunc_ln127" [src/conv1.cpp:127]   --->   Operation 45 'zext' 'zext_ln127_3' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.78ns)   --->   "%add_ln127 = add i7 %zext_ln127_2, i7 %zext_ln127_1" [src/conv1.cpp:127]   --->   Operation 46 'add' 'add_ln127' <Predicate = (!icmp_ln127)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln127_4 = zext i7 %add_ln127" [src/conv1.cpp:127]   --->   Operation 47 'zext' 'zext_ln127_4' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.78ns)   --->   "%empty = add i6 %zext_ln127_3, i6 %out_read" [src/conv1.cpp:127]   --->   Operation 48 'add' 'empty' <Predicate = (!icmp_ln127)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_cast = zext i6 %empty" [src/conv1.cpp:127]   --->   Operation 49 'zext' 'p_cast' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%conv1_biases_addr = getelementptr i32 %conv1_biases, i64 0, i64 %p_cast" [src/conv1.cpp:127]   --->   Operation 50 'getelementptr' 'conv1_biases_addr' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr" [src/conv1.cpp:127]   --->   Operation 51 'load' 'conv1_biases_load' <Predicate = (!icmp_ln127)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 52 [1/1] (2.49ns)   --->   "%mul_ln131 = mul i25 %zext_ln127_4, i25 260100" [src/conv1.cpp:131]   --->   Operation 52 'mul' 'mul_ln131' <Predicate = (!icmp_ln127)> <Delay = 2.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i25 %mul_ln131" [src/conv1.cpp:131]   --->   Operation 53 'zext' 'zext_ln131' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.08ns)   --->   "%add_ln131 = add i64 %zext_ln131, i64 %output_ftmap_read" [src/conv1.cpp:131]   --->   Operation 54 'add' 'add_ln131' <Predicate = (!icmp_ln127)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%h_1 = alloca i32 1"   --->   Operation 55 'alloca' 'h_1' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%o = alloca i32 1"   --->   Operation 56 'alloca' 'o' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 57 'alloca' 'indvar_flatten' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.42ns)   --->   "%store_ln67 = store i6 0, i6 %indvar_flatten" [src/conv1.cpp:67->src/conv1.cpp:144]   --->   Operation 58 'store' 'store_ln67' <Predicate = (icmp_ln127)> <Delay = 0.42>
ST_2 : Operation 59 [1/1] (0.42ns)   --->   "%store_ln67 = store i4 0, i4 %o" [src/conv1.cpp:67->src/conv1.cpp:144]   --->   Operation 59 'store' 'store_ln67' <Predicate = (icmp_ln127)> <Delay = 0.42>
ST_2 : Operation 60 [1/1] (0.42ns)   --->   "%store_ln67 = store i4 0, i4 %h_1" [src/conv1.cpp:67->src/conv1.cpp:144]   --->   Operation 60 'store' 'store_ln67' <Predicate = (icmp_ln127)> <Delay = 0.42>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln67 = br void %BW.i" [src/conv1.cpp:67->src/conv1.cpp:144]   --->   Operation 61 'br' 'br_ln67' <Predicate = (icmp_ln127)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%speclooptripcount_ln127 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:127]   --->   Operation 62 'speclooptripcount' 'speclooptripcount_ln127' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln127 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [src/conv1.cpp:127]   --->   Operation 63 'specloopname' 'specloopname_ln127' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr" [src/conv1.cpp:127]   --->   Operation 64 'load' 'conv1_biases_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%empty_44 = bitcast i32 %conv1_biases_load" [src/conv1.cpp:127]   --->   Operation 65 'bitcast' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.42ns)   --->   "%br_ln128 = br void %RELU.0" [src/conv1.cpp:128]   --->   Operation 66 'br' 'br_ln128' <Predicate = true> <Delay = 0.42>

State 4 <SV = 3> <Delay = 2.85>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%bh = phi i5 %add_ln128, void %for.body8.1.preheader, i5 0, void %BH.split" [src/conv1.cpp:128]   --->   Operation 67 'phi' 'bh' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln128 = trunc i5 %bh" [src/conv1.cpp:128]   --->   Operation 68 'trunc' 'trunc_ln128' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.78ns)   --->   "%icmp_ln128 = icmp_ult  i5 %bh, i5 15" [src/conv1.cpp:128]   --->   Operation 69 'icmp' 'icmp_ln128' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %icmp_ln128, void %for.inc48, void %RELU.0.split" [src/conv1.cpp:128]   --->   Operation 70 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i5 %bh" [src/conv1.cpp:134]   --->   Operation 71 'zext' 'zext_ln134' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %trunc_ln128, i8 0" [src/conv1.cpp:134]   --->   Operation 72 'bitconcatenate' 'tmp_9' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.80ns)   --->   "%sub_ln134 = sub i12 %tmp_9, i12 %zext_ln134" [src/conv1.cpp:134]   --->   Operation 73 'sub' 'sub_ln134' <Predicate = (icmp_ln128)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln128 = zext i5 %bh" [src/conv1.cpp:128]   --->   Operation 74 'zext' 'zext_ln128' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 75 [2/2] (2.04ns)   --->   "%call_ln134 = call void @export_output_buffer_c1_Pipeline_RELU, i12 %sub_ln134, i3 %trunc_ln127, i32 %empty_44, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:134]   --->   Operation 75 'call' 'call_ln134' <Predicate = (icmp_ln128)> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 76 [1/1] (0.76ns)   --->   "%add_ln131_1 = add i9 %zext_ln128, i9 %zext_ln127" [src/conv1.cpp:131]   --->   Operation 76 'add' 'add_ln131_1' <Predicate = (icmp_ln128)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln131_1, i10 0" [src/conv1.cpp:131]   --->   Operation 77 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln131_2 = zext i19 %shl_ln" [src/conv1.cpp:131]   --->   Operation 78 'zext' 'zext_ln131_2' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln131_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln131_1, i2 0" [src/conv1.cpp:131]   --->   Operation 79 'bitconcatenate' 'shl_ln131_1' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln131_3 = zext i11 %shl_ln131_1" [src/conv1.cpp:131]   --->   Operation 80 'zext' 'zext_ln131_3' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.88ns)   --->   "%sub_ln131 = sub i20 %zext_ln131_2, i20 %zext_ln131_3" [src/conv1.cpp:131]   --->   Operation 81 'sub' 'sub_ln131' <Predicate = (icmp_ln128)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln131 = sext i20 %sub_ln131" [src/conv1.cpp:131]   --->   Operation 82 'sext' 'sext_ln131' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (1.08ns)   --->   "%add_ln131_2 = add i64 %sext_ln131, i64 %add_ln131" [src/conv1.cpp:131]   --->   Operation 83 'add' 'add_ln131_2' <Predicate = (icmp_ln128)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln131_2, i32 2, i32 63" [src/conv1.cpp:141]   --->   Operation 84 'partselect' 'trunc_ln1' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.76ns)   --->   "%add_ln131_3 = add i9 %zext_ln131_1, i9 %zext_ln128" [src/conv1.cpp:131]   --->   Operation 85 'add' 'add_ln131_3' <Predicate = (icmp_ln128)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%shl_ln131_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln131_3, i10 0" [src/conv1.cpp:131]   --->   Operation 86 'bitconcatenate' 'shl_ln131_2' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln131_4 = zext i19 %shl_ln131_2" [src/conv1.cpp:131]   --->   Operation 87 'zext' 'zext_ln131_4' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%shl_ln131_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln131_3, i2 0" [src/conv1.cpp:131]   --->   Operation 88 'bitconcatenate' 'shl_ln131_3' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln131_5 = zext i11 %shl_ln131_3" [src/conv1.cpp:131]   --->   Operation 89 'zext' 'zext_ln131_5' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.88ns)   --->   "%sub_ln131_1 = sub i20 %zext_ln131_4, i20 %zext_ln131_5" [src/conv1.cpp:131]   --->   Operation 90 'sub' 'sub_ln131_1' <Predicate = (icmp_ln128)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln131_1 = sext i20 %sub_ln131_1" [src/conv1.cpp:131]   --->   Operation 91 'sext' 'sext_ln131_1' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (1.08ns)   --->   "%add_ln131_4 = add i64 %sext_ln131_1, i64 %add_ln131" [src/conv1.cpp:131]   --->   Operation 92 'add' 'add_ln131_4' <Predicate = (icmp_ln128)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 93 [1/2] (0.00ns)   --->   "%call_ln134 = call void @export_output_buffer_c1_Pipeline_RELU, i12 %sub_ln134, i3 %trunc_ln127, i32 %empty_44, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:134]   --->   Operation 93 'call' 'call_ln134' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln141 = sext i62 %trunc_ln1" [src/conv1.cpp:141]   --->   Operation 94 'sext' 'sext_ln141' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%i2_addr = getelementptr i32 %i2, i64 %sext_ln141" [src/conv1.cpp:141]   --->   Operation 95 'getelementptr' 'i2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (7.30ns)   --->   "%empty_45 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %i2_addr, i32 255" [src/conv1.cpp:141]   --->   Operation 96 'writereq' 'empty_45' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.04>
ST_6 : Operation 97 [2/2] (2.04ns)   --->   "%call_ln141 = call void @export_output_buffer_c1_Pipeline_2, i32 %i2, i62 %trunc_ln1, i12 %sub_ln134, i3 %trunc_ln127, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:141]   --->   Operation 97 'call' 'call_ln141' <Predicate = true> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 98 [1/2] (0.00ns)   --->   "%call_ln141 = call void @export_output_buffer_c1_Pipeline_2, i32 %i2, i62 %trunc_ln1, i12 %sub_ln134, i3 %trunc_ln127, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:141]   --->   Operation 98 'call' 'call_ln141' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 99 [5/5] (7.30ns)   --->   "%empty_46 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr" [src/conv1.cpp:128]   --->   Operation 99 'writeresp' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 100 [4/5] (7.30ns)   --->   "%empty_46 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr" [src/conv1.cpp:128]   --->   Operation 100 'writeresp' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 101 [3/5] (7.30ns)   --->   "%empty_46 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr" [src/conv1.cpp:128]   --->   Operation 101 'writeresp' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 102 [2/5] (7.30ns)   --->   "%empty_46 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr" [src/conv1.cpp:128]   --->   Operation 102 'writeresp' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%speclooptripcount_ln128 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:128]   --->   Operation 103 'speclooptripcount' 'speclooptripcount_ln128' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln128 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [src/conv1.cpp:128]   --->   Operation 104 'specloopname' 'specloopname_ln128' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_12 : Operation 105 [1/5] (7.30ns)   --->   "%empty_46 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr" [src/conv1.cpp:128]   --->   Operation 105 'writeresp' 'empty_46' <Predicate = (icmp_ln128)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%or_ln128 = or i4 %trunc_ln128, i4 1" [src/conv1.cpp:128]   --->   Operation 106 'or' 'or_ln128' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln134_3 = zext i4 %or_ln128" [src/conv1.cpp:134]   --->   Operation 107 'zext' 'zext_ln134_3' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %or_ln128, i8 0" [src/conv1.cpp:134]   --->   Operation 108 'bitconcatenate' 'tmp_2' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.80ns)   --->   "%sub_ln134_1 = sub i12 %tmp_2, i12 %zext_ln134_3" [src/conv1.cpp:134]   --->   Operation 109 'sub' 'sub_ln134_1' <Predicate = (icmp_ln128)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 110 [1/1] (0.79ns)   --->   "%icmp_ln128_1 = icmp_eq  i4 %or_ln128, i4 15" [src/conv1.cpp:128]   --->   Operation 110 'icmp' 'icmp_ln128_1' <Predicate = (icmp_ln128)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %icmp_ln128_1, void %for.body8.1.preheader, void %for.inc48" [src/conv1.cpp:128]   --->   Operation 111 'br' 'br_ln128' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_12 : Operation 112 [2/2] (2.04ns)   --->   "%call_ln134 = call void @export_output_buffer_c1_Pipeline_RELU1, i12 %sub_ln134_1, i3 %trunc_ln127, i32 %empty_44, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:134]   --->   Operation 112 'call' 'call_ln134' <Predicate = (icmp_ln128 & !icmp_ln128_1)> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln141_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln131_4, i32 2, i32 63" [src/conv1.cpp:141]   --->   Operation 113 'partselect' 'trunc_ln141_1' <Predicate = (icmp_ln128 & !icmp_ln128_1)> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.78ns)   --->   "%add_ln128 = add i5 %bh, i5 2" [src/conv1.cpp:128]   --->   Operation 114 'add' 'add_ln128' <Predicate = (icmp_ln128 & !icmp_ln128_1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 115 [1/1] (0.42ns)   --->   "%store_ln127 = store i4 %add_ln127_1, i4 %bout" [src/conv1.cpp:127]   --->   Operation 115 'store' 'store_ln127' <Predicate = (icmp_ln128_1) | (!icmp_ln128)> <Delay = 0.42>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln127 = br void %BH" [src/conv1.cpp:127]   --->   Operation 116 'br' 'br_ln127' <Predicate = (icmp_ln128_1) | (!icmp_ln128)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 117 [1/2] (0.00ns)   --->   "%call_ln134 = call void @export_output_buffer_c1_Pipeline_RELU1, i12 %sub_ln134_1, i3 %trunc_ln127, i32 %empty_44, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:134]   --->   Operation 117 'call' 'call_ln134' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln141_1 = sext i62 %trunc_ln141_1" [src/conv1.cpp:141]   --->   Operation 118 'sext' 'sext_ln141_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%i2_addr_1 = getelementptr i32 %i2, i64 %sext_ln141_1" [src/conv1.cpp:141]   --->   Operation 119 'getelementptr' 'i2_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (7.30ns)   --->   "%empty_47 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %i2_addr_1, i32 255" [src/conv1.cpp:141]   --->   Operation 120 'writereq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.04>
ST_14 : Operation 121 [2/2] (2.04ns)   --->   "%call_ln141 = call void @export_output_buffer_c1_Pipeline_4, i32 %i2, i62 %trunc_ln141_1, i12 %sub_ln134_1, i3 %trunc_ln127, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:141]   --->   Operation 121 'call' 'call_ln141' <Predicate = true> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 122 [1/2] (0.00ns)   --->   "%call_ln141 = call void @export_output_buffer_c1_Pipeline_4, i32 %i2, i62 %trunc_ln141_1, i12 %sub_ln134_1, i3 %trunc_ln127, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:141]   --->   Operation 122 'call' 'call_ln141' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 123 [5/5] (7.30ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr_1" [src/conv1.cpp:128]   --->   Operation 123 'writeresp' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 124 [4/5] (7.30ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr_1" [src/conv1.cpp:128]   --->   Operation 124 'writeresp' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 125 [3/5] (7.30ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr_1" [src/conv1.cpp:128]   --->   Operation 125 'writeresp' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 126 [2/5] (7.30ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr_1" [src/conv1.cpp:128]   --->   Operation 126 'writeresp' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 127 [1/5] (7.30ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr_1" [src/conv1.cpp:128]   --->   Operation 127 'writeresp' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln128 = br void %RELU.0" [src/conv1.cpp:128]   --->   Operation 128 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>

State 21 <SV = 2> <Delay = 4.04>
ST_21 : Operation 129 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i6 %indvar_flatten" [src/conv1.cpp:67->src/conv1.cpp:144]   --->   Operation 129 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 130 [1/1] (0.78ns)   --->   "%icmp_ln67 = icmp_eq  i6 %indvar_flatten_load, i6 40" [src/conv1.cpp:67->src/conv1.cpp:144]   --->   Operation 130 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 131 [1/1] (0.78ns)   --->   "%add_ln67_1 = add i6 %indvar_flatten_load, i6 1" [src/conv1.cpp:67->src/conv1.cpp:144]   --->   Operation 131 'add' 'add_ln67_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %icmp_ln67, void %for.inc16.i, void %_Z15clear_buffer_c1PA15_A255_f.exit" [src/conv1.cpp:67->src/conv1.cpp:144]   --->   Operation 132 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 133 [1/1] (0.00ns)   --->   "%h_1_load = load i4 %h_1" [src/conv1.cpp:68->src/conv1.cpp:144]   --->   Operation 133 'load' 'h_1_load' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_21 : Operation 134 [1/1] (0.00ns)   --->   "%o_load = load i4 %o" [src/conv1.cpp:67->src/conv1.cpp:144]   --->   Operation 134 'load' 'o_load' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_21 : Operation 135 [1/1] (0.79ns)   --->   "%add_ln67 = add i4 %o_load, i4 1" [src/conv1.cpp:67->src/conv1.cpp:144]   --->   Operation 135 'add' 'add_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 136 [1/1] (0.79ns)   --->   "%icmp_ln68 = icmp_eq  i4 %h_1_load, i4 15" [src/conv1.cpp:68->src/conv1.cpp:144]   --->   Operation 136 'icmp' 'icmp_ln68' <Predicate = (!icmp_ln67)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 137 [1/1] (0.39ns)   --->   "%select_ln67 = select i1 %icmp_ln68, i4 0, i4 %h_1_load" [src/conv1.cpp:67->src/conv1.cpp:144]   --->   Operation 137 'select' 'select_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 138 [1/1] (0.39ns)   --->   "%select_ln67_1 = select i1 %icmp_ln68, i4 %add_ln67, i4 %o_load" [src/conv1.cpp:67->src/conv1.cpp:144]   --->   Operation 138 'select' 'select_ln67_1' <Predicate = (!icmp_ln67)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i4 %select_ln67_1" [src/conv1.cpp:67->src/conv1.cpp:144]   --->   Operation 139 'trunc' 'trunc_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_21 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i4 %select_ln67" [src/conv1.cpp:72->src/conv1.cpp:144]   --->   Operation 140 'zext' 'zext_ln72' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_21 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %select_ln67, i8 0" [src/conv1.cpp:72->src/conv1.cpp:144]   --->   Operation 141 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_21 : Operation 142 [1/1] (0.80ns)   --->   "%sub_ln72 = sub i12 %tmp_8, i12 %zext_ln72" [src/conv1.cpp:72->src/conv1.cpp:144]   --->   Operation 142 'sub' 'sub_ln72' <Predicate = (!icmp_ln67)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 143 [2/2] (2.04ns)   --->   "%call_ln72 = call void @export_output_buffer_c1_Pipeline_BW, i12 %sub_ln72, i3 %trunc_ln67, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:72->src/conv1.cpp:144]   --->   Operation 143 'call' 'call_ln72' <Predicate = (!icmp_ln67)> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 144 [1/1] (0.79ns)   --->   "%add_ln68_2 = add i4 %select_ln67, i4 3" [src/conv1.cpp:68->src/conv1.cpp:144]   --->   Operation 144 'add' 'add_ln68_2' <Predicate = (!icmp_ln67)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 145 [1/1] (0.42ns)   --->   "%store_ln68 = store i6 %add_ln67_1, i6 %indvar_flatten" [src/conv1.cpp:68->src/conv1.cpp:144]   --->   Operation 145 'store' 'store_ln68' <Predicate = (!icmp_ln67)> <Delay = 0.42>
ST_21 : Operation 146 [1/1] (0.42ns)   --->   "%store_ln68 = store i4 %select_ln67_1, i4 %o" [src/conv1.cpp:68->src/conv1.cpp:144]   --->   Operation 146 'store' 'store_ln68' <Predicate = (!icmp_ln67)> <Delay = 0.42>
ST_21 : Operation 147 [1/1] (0.42ns)   --->   "%store_ln68 = store i4 %add_ln68_2, i4 %h_1" [src/conv1.cpp:68->src/conv1.cpp:144]   --->   Operation 147 'store' 'store_ln68' <Predicate = (!icmp_ln67)> <Delay = 0.42>
ST_21 : Operation 148 [1/1] (0.00ns)   --->   "%ret_ln145 = ret" [src/conv1.cpp:145]   --->   Operation 148 'ret' 'ret_ln145' <Predicate = (icmp_ln67)> <Delay = 0.00>

State 22 <SV = 3> <Delay = 0.00>
ST_22 : Operation 149 [1/2] (0.00ns)   --->   "%call_ln72 = call void @export_output_buffer_c1_Pipeline_BW, i12 %sub_ln72, i3 %trunc_ln67, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:72->src/conv1.cpp:144]   --->   Operation 149 'call' 'call_ln72' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 4> <Delay = 3.65>
ST_23 : Operation 150 [1/1] (0.79ns)   --->   "%add_ln68 = add i4 %select_ln67, i4 1" [src/conv1.cpp:68->src/conv1.cpp:144]   --->   Operation 150 'add' 'add_ln68' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln72_4 = zext i4 %add_ln68" [src/conv1.cpp:72->src/conv1.cpp:144]   --->   Operation 151 'zext' 'zext_ln72_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %add_ln68, i8 0" [src/conv1.cpp:72->src/conv1.cpp:144]   --->   Operation 152 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 153 [1/1] (0.80ns)   --->   "%sub_ln72_1 = sub i12 %tmp_s, i12 %zext_ln72_4" [src/conv1.cpp:72->src/conv1.cpp:144]   --->   Operation 153 'sub' 'sub_ln72_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 154 [2/2] (2.04ns)   --->   "%call_ln72 = call void @export_output_buffer_c1_Pipeline_BW2, i12 %sub_ln72_1, i3 %trunc_ln67, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:72->src/conv1.cpp:144]   --->   Operation 154 'call' 'call_ln72' <Predicate = true> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 5> <Delay = 0.00>
ST_24 : Operation 155 [1/2] (0.00ns)   --->   "%call_ln72 = call void @export_output_buffer_c1_Pipeline_BW2, i12 %sub_ln72_1, i3 %trunc_ln67, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:72->src/conv1.cpp:144]   --->   Operation 155 'call' 'call_ln72' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 6> <Delay = 3.65>
ST_25 : Operation 156 [1/1] (0.79ns)   --->   "%add_ln68_1 = add i4 %select_ln67, i4 2" [src/conv1.cpp:68->src/conv1.cpp:144]   --->   Operation 156 'add' 'add_ln68_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln72_5 = zext i4 %add_ln68_1" [src/conv1.cpp:72->src/conv1.cpp:144]   --->   Operation 157 'zext' 'zext_ln72_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %add_ln68_1, i8 0" [src/conv1.cpp:72->src/conv1.cpp:144]   --->   Operation 158 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 159 [1/1] (0.80ns)   --->   "%sub_ln72_2 = sub i12 %tmp_1, i12 %zext_ln72_5" [src/conv1.cpp:72->src/conv1.cpp:144]   --->   Operation 159 'sub' 'sub_ln72_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 160 [2/2] (2.04ns)   --->   "%call_ln72 = call void @export_output_buffer_c1_Pipeline_BW3, i12 %sub_ln72_2, i3 %trunc_ln67, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:72->src/conv1.cpp:144]   --->   Operation 160 'call' 'call_ln72' <Predicate = true> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 7> <Delay = 0.00>
ST_26 : Operation 161 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CLEAR_BH_str"   --->   Operation 161 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 162 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 40, i64 40, i64 40"   --->   Operation 162 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 163 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [src/conv1.cpp:68->src/conv1.cpp:144]   --->   Operation 163 'specloopname' 'specloopname_ln68' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 164 [1/2] (0.00ns)   --->   "%call_ln72 = call void @export_output_buffer_c1_Pipeline_BW3, i12 %sub_ln72_2, i3 %trunc_ln67, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:72->src/conv1.cpp:144]   --->   Operation 164 'call' 'call_ln72' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln68 = br void %BW.i" [src/conv1.cpp:68->src/conv1.cpp:144]   --->   Operation 165 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.765ns
The critical path consists of the following:
	wire read operation ('h_read') on port 'h' [15]  (0.000 ns)
	'add' operation ('add_ln131_5', src/conv1.cpp:131) [22]  (0.765 ns)

 <State 2>: 4.356ns
The critical path consists of the following:
	'load' operation ('bout', src/conv1.cpp:127) on local variable 'bout' [27]  (0.000 ns)
	'add' operation ('add_ln127', src/conv1.cpp:127) [37]  (0.781 ns)
	'mul' operation ('mul_ln131', src/conv1.cpp:131) [44]  (2.490 ns)
	'add' operation ('add_ln131', src/conv1.cpp:131) [46]  (1.085 ns)

 <State 3>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv1_biases_load', src/conv1.cpp:127) on array 'conv1_biases' [42]  (1.237 ns)

 <State 4>: 2.855ns
The critical path consists of the following:
	'phi' operation ('bh', src/conv1.cpp:128) with incoming values : ('add_ln128', src/conv1.cpp:128) [49]  (0.000 ns)
	'sub' operation ('sub_ln134', src/conv1.cpp:134) [56]  (0.809 ns)
	'call' operation ('call_ln134', src/conv1.cpp:134) to 'export_output_buffer_c1_Pipeline_RELU' [60]  (2.046 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('i2_addr', src/conv1.cpp:141) [71]  (0.000 ns)
	bus request operation ('empty_45', src/conv1.cpp:141) on port 'i2' (src/conv1.cpp:141) [72]  (7.300 ns)

 <State 6>: 2.046ns
The critical path consists of the following:
	'call' operation ('call_ln141', src/conv1.cpp:141) to 'export_output_buffer_c1_Pipeline_2' [73]  (2.046 ns)

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_46', src/conv1.cpp:128) on port 'i2' (src/conv1.cpp:128) [82]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_46', src/conv1.cpp:128) on port 'i2' (src/conv1.cpp:128) [82]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_46', src/conv1.cpp:128) on port 'i2' (src/conv1.cpp:128) [82]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_46', src/conv1.cpp:128) on port 'i2' (src/conv1.cpp:128) [82]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_46', src/conv1.cpp:128) on port 'i2' (src/conv1.cpp:128) [82]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('i2_addr_1', src/conv1.cpp:141) [93]  (0.000 ns)
	bus request operation ('empty_47', src/conv1.cpp:141) on port 'i2' (src/conv1.cpp:141) [94]  (7.300 ns)

 <State 14>: 2.046ns
The critical path consists of the following:
	'call' operation ('call_ln141', src/conv1.cpp:141) to 'export_output_buffer_c1_Pipeline_4' [95]  (2.046 ns)

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_48', src/conv1.cpp:128) on port 'i2' (src/conv1.cpp:128) [96]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_48', src/conv1.cpp:128) on port 'i2' (src/conv1.cpp:128) [96]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_48', src/conv1.cpp:128) on port 'i2' (src/conv1.cpp:128) [96]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_48', src/conv1.cpp:128) on port 'i2' (src/conv1.cpp:128) [96]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_48', src/conv1.cpp:128) on port 'i2' (src/conv1.cpp:128) [96]  (7.300 ns)

 <State 21>: 4.043ns
The critical path consists of the following:
	'load' operation ('h_1_load', src/conv1.cpp:68->src/conv1.cpp:144) on local variable 'h' [116]  (0.000 ns)
	'icmp' operation ('icmp_ln68', src/conv1.cpp:68->src/conv1.cpp:144) [121]  (0.797 ns)
	'select' operation ('select_ln67', src/conv1.cpp:67->src/conv1.cpp:144) [122]  (0.391 ns)
	'sub' operation ('sub_ln72', src/conv1.cpp:72->src/conv1.cpp:144) [127]  (0.809 ns)
	'call' operation ('call_ln72', src/conv1.cpp:72->src/conv1.cpp:144) to 'export_output_buffer_c1_Pipeline_BW' [129]  (2.046 ns)

 <State 22>: 0.000ns
The critical path consists of the following:

 <State 23>: 3.652ns
The critical path consists of the following:
	'add' operation ('add_ln68', src/conv1.cpp:68->src/conv1.cpp:144) [130]  (0.797 ns)
	'sub' operation ('sub_ln72_1', src/conv1.cpp:72->src/conv1.cpp:144) [133]  (0.809 ns)
	'call' operation ('call_ln72', src/conv1.cpp:72->src/conv1.cpp:144) to 'export_output_buffer_c1_Pipeline_BW2' [134]  (2.046 ns)

 <State 24>: 0.000ns
The critical path consists of the following:

 <State 25>: 3.652ns
The critical path consists of the following:
	'add' operation ('add_ln68_1', src/conv1.cpp:68->src/conv1.cpp:144) [135]  (0.797 ns)
	'sub' operation ('sub_ln72_2', src/conv1.cpp:72->src/conv1.cpp:144) [138]  (0.809 ns)
	'call' operation ('call_ln72', src/conv1.cpp:72->src/conv1.cpp:144) to 'export_output_buffer_c1_Pipeline_BW3' [139]  (2.046 ns)

 <State 26>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
