0.6
2019.2
Nov  6 2019
21:57:16
C:/devWorks/FPGA/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.sim/sim_1/synth/timing/xsim/design_1_wrapper_time_synth.v,1588952274,verilog,,,,dbg_hub_CV;design_1;design_1_VHDL_74HC595_Matrix_0_2;design_1_VHDL_74HC595_Matrix_0_2_VHDL_74HC595_Matrix;design_1_clk_wiz_0_0;design_1_clk_wiz_0_0__design_1_clk_wiz_0_0_clk_wiz;design_1_vhdlnoclk_0_0;design_1_vhdlnoclk_0_0_vhdlnoclk;design_1_vio_0_0;design_1_vio_0_0_vio_v3_0_19_decoder;design_1_vio_0_0_vio_v3_0_19_probe_out_all;design_1_vio_0_0_vio_v3_0_19_probe_out_one;design_1_vio_0_0_vio_v3_0_19_vio;design_1_vio_0_0_xsdbs_v1_0_2_xsdbs;design_1_wrapper;glbl,,,../../../../../VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/ipshared/4fba,,,,,
