#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x135605e60 .scope module, "countSim" "countSim" 2 1;
 .timescale 0 0;
v0x135617960_0 .var "a", 0 0;
v0x1356179f0_0 .net "b", 0 0, L_0x1356187b0;  1 drivers
v0x135617a80_0 .net "ck", 0 0, v0x135605b80_0;  1 drivers
S_0x135605fd0 .scope module, "clk1" "clk" 2 5, 3 1 0, S_0x135605e60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "ck";
v0x135605b80_0 .var "ck", 0 0;
S_0x135616120 .scope module, "dut" "count" 2 6, 4 1 0, S_0x135605e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "ck";
    .port_info 2 /OUTPUT 1 "b";
L_0x135617bb0 .functor NOT 1, v0x135617960_0, C4<0>, C4<0>, C4<0>;
L_0x135617c40 .functor NOT 1, v0x135616690_0, C4<0>, C4<0>, C4<0>;
L_0x135617cf0 .functor NOT 1, v0x135616af0_0, C4<0>, C4<0>, C4<0>;
L_0x135617da0 .functor AND 1, v0x135616690_0, L_0x135617cf0, C4<1>, C4<1>;
L_0x135617e90 .functor AND 1, L_0x135617bb0, v0x135616690_0, C4<1>, C4<1>;
L_0x135618010 .functor AND 1, v0x135617960_0, L_0x135617c40, C4<1>, C4<1>;
L_0x135618080 .functor AND 1, L_0x135618010, v0x135616af0_0, C4<1>, C4<1>;
L_0x135618190 .functor OR 1, L_0x135617da0, L_0x135617e90, C4<0>, C4<0>;
L_0x1356182a0 .functor OR 1, L_0x135618190, L_0x135618080, C4<0>, C4<0>;
L_0x135618420 .functor AND 1, L_0x135617bb0, v0x135616af0_0, C4<1>, C4<1>;
L_0x135618510 .functor AND 1, v0x135617960_0, L_0x135617cf0, C4<1>, C4<1>;
L_0x135618660 .functor OR 1, L_0x135618420, L_0x135618510, C4<0>, C4<0>;
L_0x1356186d0 .functor AND 1, v0x135617960_0, v0x135616690_0, C4<1>, C4<1>;
L_0x1356187b0 .functor AND 1, L_0x1356186d0, v0x135616af0_0, C4<1>, C4<1>;
v0x135616ca0_0 .net *"_ivl_10", 0 0, L_0x135618010;  1 drivers
v0x135616d60_0 .net *"_ivl_14", 0 0, L_0x135618190;  1 drivers
v0x135616e00_0 .net *"_ivl_24", 0 0, L_0x1356186d0;  1 drivers
v0x135616eb0_0 .net "a", 0 0, v0x135617960_0;  1 drivers
v0x135616f50_0 .net "b", 0 0, L_0x1356187b0;  alias, 1 drivers
v0x135617030_0 .net "ck", 0 0, v0x135605b80_0;  alias, 1 drivers
v0x1356170c0_0 .net "d1", 0 0, L_0x1356182a0;  1 drivers
v0x135617150_0 .net "d2", 0 0, L_0x135618080;  1 drivers
v0x1356171e0_0 .net "d3", 0 0, L_0x135617e90;  1 drivers
v0x135617300_0 .net "d4", 0 0, L_0x135617da0;  1 drivers
v0x1356173a0_0 .net "e1", 0 0, L_0x135618660;  1 drivers
v0x135617450_0 .net "e2", 0 0, L_0x135618510;  1 drivers
v0x1356174e0_0 .net "e3", 0 0, L_0x135618420;  1 drivers
v0x135617570_0 .net "na", 0 0, L_0x135617bb0;  1 drivers
v0x135617600_0 .net "ns1", 0 0, L_0x135617c40;  1 drivers
v0x135617690_0 .net "ns2", 0 0, L_0x135617cf0;  1 drivers
v0x135617720_0 .net "s1", 0 0, v0x135616690_0;  1 drivers
v0x1356178d0_0 .net "s2", 0 0, v0x135616af0_0;  1 drivers
S_0x135616350 .scope module, "f1" "dffn" 4 10, 5 1 0, S_0x135616120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "ck";
v0x1356165e0_0 .net "D", 0 0, L_0x1356182a0;  alias, 1 drivers
v0x135616690_0 .var "Q", 0 0;
v0x135616730_0 .net "ck", 0 0, v0x135605b80_0;  alias, 1 drivers
E_0x135616580 .event negedge, v0x135605b80_0;
S_0x135616830 .scope module, "f2" "dffn" 4 11, 5 1 0, S_0x135616120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "ck";
v0x135616a50_0 .net "D", 0 0, L_0x135618660;  alias, 1 drivers
v0x135616af0_0 .var "Q", 0 0;
v0x135616b90_0 .net "ck", 0 0, v0x135605b80_0;  alias, 1 drivers
    .scope S_0x135605fd0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135605b80_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x135605fd0;
T_1 ;
    %delay 50, 0;
    %load/vec4 v0x135605b80_0;
    %inv;
    %store/vec4 v0x135605b80_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x135616350;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135616690_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x135616350;
T_3 ;
    %wait E_0x135616580;
    %load/vec4 v0x1356165e0_0;
    %store/vec4 v0x135616690_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x135616830;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135616af0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x135616830;
T_5 ;
    %wait E_0x135616580;
    %load/vec4 v0x135616a50_0;
    %store/vec4 v0x135616af0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x135605e60;
T_6 ;
    %vpi_call 2 10 "$dumpfile", "countSim.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x135605e60 {0 0 0};
    %vpi_call 2 12 "$monitor", "%b  %b %b  %b  %b", v0x135617960_0, v0x135617a80_0, v0x1356179f0_0, v0x135617720_0, v0x1356178d0_0, $stime {0 0 0};
    %vpi_call 2 13 "$display", "a ck b s1 s2       time" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135617960_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135617960_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135617960_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135617960_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135617960_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135617960_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135617960_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135617960_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135617960_0, 0, 1;
    %vpi_call 2 24 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "countSim.v";
    "clk.v";
    "count.v";
    "dffn.v";
