{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2.11 SJ Full Version " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2.11 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 13 17:33:34 2022 " "Info: Processing started: Wed Apr 13 17:33:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off test_site -c test_site " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off test_site -c test_site" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "test_site EP4CE115F29C7 " "Info (119006): Selected device EP4CE115F29C7 for design \"test_site\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Info (176445): Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Info (176445): Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Info (176445): Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Info (176445): Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Info (176445): Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Info (176445): Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Info (176445): Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Info (176445): Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Info (176445): Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Info (169124): Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 844 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 846 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Info (169125): Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 848 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Info (169125): Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 850 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "test_site.sdc " "Info (332104): Reading SDC File: 'test_site.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Info (332151): Clock uncertainty calculation is delayed until the next update_timing_netlist call" {  } {  } 0 332151 "Clock uncertainty calculation is delayed until the next update_timing_netlist call" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Info (332111): Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info (332111):   Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info (332111): ======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "Info (332111):   20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "Info (332111):   20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "Info (332111):   20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info (176233): Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info (176273): Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info (176274): Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info (176236): Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info (176237): Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info (176235): Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info (176219): No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Warning (15709): Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[8\] " "Warning (15710): Ignored I/O standard assignment to node \"LEDG\[8\]\"" {  } { { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 15709 "Ignored I/O standard assignments to the following nodes" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning (15705): Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Warning (15706): Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info (170189): Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info (170191): Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info (170137): Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info (170192): Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info (170193): Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info (170195): Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X104_Y12 X115_Y23 " "Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23" {  } {  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info (170194): Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info (170201): Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info (170200): Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "177 Cyclone IV E " "Warning (169177): 177 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Info (169178): Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 17 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 314 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Info (169178): Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { CLOCK2_50 } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 17 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK2_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 315 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Info (169178): Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { CLOCK3_50 } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 17 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK3_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 316 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Info (169178): Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 24 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 56 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M21 " "Info (169178): Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 24 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 57 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL N21 " "Info (169178): Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 24 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 58 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL R24 " "Info (169178): Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 24 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 59 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL AB25 " "Info (169178): Pin SW\[9\] uses I/O standard 3.3-V LVTTL at AB25" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 27 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 69 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[10\] 3.3-V LVTTL AC24 " "Info (169178): Pin SW\[10\] uses I/O standard 3.3-V LVTTL at AC24" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SW[10] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 27 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 70 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[11\] 3.3-V LVTTL AB24 " "Info (169178): Pin SW\[11\] uses I/O standard 3.3-V LVTTL at AB24" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SW[11] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 27 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 71 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[12\] 3.3-V LVTTL AB23 " "Info (169178): Pin SW\[12\] uses I/O standard 3.3-V LVTTL at AB23" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SW[12] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 27 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 72 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[13\] 3.3-V LVTTL AA24 " "Info (169178): Pin SW\[13\] uses I/O standard 3.3-V LVTTL at AA24" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SW[13] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 27 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 73 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[14\] 3.3-V LVTTL AA23 " "Info (169178): Pin SW\[14\] uses I/O standard 3.3-V LVTTL at AA23" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SW[14] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 27 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 74 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[15\] 3.3-V LVTTL AA22 " "Info (169178): Pin SW\[15\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SW[15] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 27 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 75 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_WP_N 3.3-V LVTTL AF14 " "Info (169178): Pin SD_WP_N uses I/O standard 3.3-V LVTTL at AF14" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SD_WP_N } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 40 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_WP_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 324 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCDAT 3.3-V LVTTL D2 " "Info (169178): Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { AUD_ADCDAT } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 48 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_ADCDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 330 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IRDA_RXD 3.3-V LVTTL Y15 " "Info (169178): Pin IRDA_RXD uses I/O standard 3.3-V LVTTL at Y15" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { IRDA_RXD } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 57 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRDA_RXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 338 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_CLKIN0 3.3-V LVTTL AH15 " "Info (169178): Pin HSMC_CLKIN0 uses I/O standard 3.3-V LVTTL at AH15" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_CLKIN0 } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 69 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_CLKIN0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 344 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_CLKIN_N1 3.3-V LVTTL J28 " "Info (169178): Pin HSMC_CLKIN_N1 uses I/O standard 3.3-V LVTTL at J28" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_CLKIN_N1 } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 69 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_CLKIN_N1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 345 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_CLKIN_P1 3.3-V LVTTL J27 " "Info (169178): Pin HSMC_CLKIN_P1 uses I/O standard 3.3-V LVTTL at J27" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_CLKIN_P1 } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 69 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_CLKIN_P1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 346 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_CLKIN_N2 3.3-V LVTTL Y28 " "Info (169178): Pin HSMC_CLKIN_N2 uses I/O standard 3.3-V LVTTL at Y28" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_CLKIN_N2 } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 70 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_CLKIN_N2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 347 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_CLKIN_P2 3.3-V LVTTL Y27 " "Info (169178): Pin HSMC_CLKIN_P2 uses I/O standard 3.3-V LVTTL at Y27" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_CLKIN_P2 } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 70 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_CLKIN_P2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 348 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL L3 " "Info (169178): Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 34 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 134 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL L1 " "Info (169178): Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 34 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 135 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL L2 " "Info (169178): Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 34 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 136 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL K7 " "Info (169178): Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at K7" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 34 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 137 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL K1 " "Info (169178): Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 34 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 138 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL K2 " "Info (169178): Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 34 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 139 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL M3 " "Info (169178): Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 34 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 140 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL M5 " "Info (169178): Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 34 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 141 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL AD14 " "Info (169178): Pin SD_CMD uses I/O standard 3.3-V LVTTL at AD14" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 38 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 323 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[0\] 3.3-V LVTTL AE14 " "Info (169178): Pin SD_DAT\[0\] uses I/O standard 3.3-V LVTTL at AE14" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 39 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 142 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[1\] 3.3-V LVTTL AF13 " "Info (169178): Pin SD_DAT\[1\] uses I/O standard 3.3-V LVTTL at AF13" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 39 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 143 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[2\] 3.3-V LVTTL AB14 " "Info (169178): Pin SD_DAT\[2\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 39 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 144 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[3\] 3.3-V LVTTL AC14 " "Info (169178): Pin SD_DAT\[3\] uses I/O standard 3.3-V LVTTL at AC14" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 39 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 145 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCLRCK 3.3-V LVTTL C2 " "Info (169178): Pin AUD_ADCLRCK uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 49 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 331 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_BCLK 3.3-V LVTTL F2 " "Info (169178): Pin AUD_BCLK uses I/O standard 3.3-V LVTTL at F2" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 49 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 332 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_DACLRCK 3.3-V LVTTL E3 " "Info (169178): Pin AUD_DACLRCK uses I/O standard 3.3-V LVTTL at E3" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 49 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 333 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Info (169178): Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 54 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 337 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVTTL AH3 " "Info (169178): Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 61 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 190 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVTTL AF4 " "Info (169178): Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 61 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 191 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVTTL AG4 " "Info (169178): Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 61 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 192 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVTTL AH4 " "Info (169178): Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 61 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 193 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVTTL AF6 " "Info (169178): Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 61 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 194 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVTTL AG6 " "Info (169178): Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 61 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 195 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVTTL AH6 " "Info (169178): Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 61 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 196 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVTTL AF7 " "Info (169178): Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 61 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 197 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVTTL AD1 " "Info (169178): Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 61 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 198 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVTTL AD2 " "Info (169178): Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 61 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 199 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVTTL AE2 " "Info (169178): Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 61 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 200 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVTTL AE1 " "Info (169178): Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 61 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 201 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVTTL AE3 " "Info (169178): Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 61 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 202 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVTTL AE4 " "Info (169178): Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 61 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 203 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVTTL AF3 " "Info (169178): Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 61 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 204 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVTTL AG3 " "Info (169178): Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 61 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 205 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL AB22 " "Info (169178): Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at AB22" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 206 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL AC15 " "Info (169178): Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at AC15" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 207 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL AB21 " "Info (169178): Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 208 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL Y17 " "Info (169178): Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 209 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL AC21 " "Info (169178): Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at AC21" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 210 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL Y16 " "Info (169178): Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at Y16" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 211 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL AD21 " "Info (169178): Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at AD21" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 212 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL AE16 " "Info (169178): Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at AE16" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 213 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL AD15 " "Info (169178): Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at AD15" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 214 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL AE15 " "Info (169178): Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at AE15" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 215 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL AC19 " "Info (169178): Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at AC19" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 216 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL AF16 " "Info (169178): Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at AF16" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 217 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL AD19 " "Info (169178): Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at AD19" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 218 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL AF15 " "Info (169178): Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at AF15" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 219 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL AF24 " "Info (169178): Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at AF24" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 220 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL AE21 " "Info (169178): Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at AE21" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 221 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL AF25 " "Info (169178): Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at AF25" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 222 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL AC22 " "Info (169178): Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at AC22" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 223 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL AE22 " "Info (169178): Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at AE22" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 224 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL AF21 " "Info (169178): Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at AF21" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 225 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL AF22 " "Info (169178): Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at AF22" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 226 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL AD22 " "Info (169178): Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at AD22" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 227 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL AG25 " "Info (169178): Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at AG25" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 228 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL AD25 " "Info (169178): Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at AD25" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 229 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL AH25 " "Info (169178): Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at AH25" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 230 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL AE25 " "Info (169178): Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at AE25" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 231 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL AG22 " "Info (169178): Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at AG22" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 232 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL AE24 " "Info (169178): Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at AE24" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 233 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL AH22 " "Info (169178): Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at AH22" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 234 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL AF26 " "Info (169178): Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at AF26" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 235 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL AE20 " "Info (169178): Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at AE20" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 236 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL AG23 " "Info (169178): Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at AG23" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 237 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL AF20 " "Info (169178): Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at AF20" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 238 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL AH26 " "Info (169178): Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at AH26" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 239 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AH23 " "Info (169178): Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AH23" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 240 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL AG26 " "Info (169178): Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at AG26" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 241 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_CLKOUT_N1 3.3-V LVTTL G24 " "Info (169178): Pin HSMC_CLKOUT_N1 uses I/O standard 3.3-V LVTTL at G24" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT_N1 } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 71 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_CLKOUT_N1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 349 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_CLKOUT_P1 3.3-V LVTTL G23 " "Info (169178): Pin HSMC_CLKOUT_P1 uses I/O standard 3.3-V LVTTL at G23" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT_P1 } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 71 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_CLKOUT_P1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 350 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_CLKOUT0 3.3-V LVTTL AD28 " "Info (169178): Pin HSMC_CLKOUT0 uses I/O standard 3.3-V LVTTL at AD28" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT0 } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 71 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_CLKOUT0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 351 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_D\[0\] 3.3-V LVTTL AE26 " "Info (169178): Pin HSMC_D\[0\] uses I/O standard 3.3-V LVTTL at AE26" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_D[0] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 73 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 242 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_D\[1\] 3.3-V LVTTL AE28 " "Info (169178): Pin HSMC_D\[1\] uses I/O standard 3.3-V LVTTL at AE28" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_D[1] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 73 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 243 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_D\[2\] 3.3-V LVTTL AE27 " "Info (169178): Pin HSMC_D\[2\] uses I/O standard 3.3-V LVTTL at AE27" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_D[2] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 73 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 244 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_D\[3\] 3.3-V LVTTL AF27 " "Info (169178): Pin HSMC_D\[3\] uses I/O standard 3.3-V LVTTL at AF27" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_D[3] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 73 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 245 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_RX_D_N\[0\] 3.3-V LVTTL F25 " "Info (169178): Pin HSMC_RX_D_N\[0\] uses I/O standard 3.3-V LVTTL at F25" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[0] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 74 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_N[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 246 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_RX_D_N\[1\] 3.3-V LVTTL C27 " "Info (169178): Pin HSMC_RX_D_N\[1\] uses I/O standard 3.3-V LVTTL at C27" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[1] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 74 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_N[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 247 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_RX_D_N\[2\] 3.3-V LVTTL E26 " "Info (169178): Pin HSMC_RX_D_N\[2\] uses I/O standard 3.3-V LVTTL at E26" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[2] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 74 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_N[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 248 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_RX_D_N\[3\] 3.3-V LVTTL G26 " "Info (169178): Pin HSMC_RX_D_N\[3\] uses I/O standard 3.3-V LVTTL at G26" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[3] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 74 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_N[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 249 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_RX_D_N\[4\] 3.3-V LVTTL H26 " "Info (169178): Pin HSMC_RX_D_N\[4\] uses I/O standard 3.3-V LVTTL at H26" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[4] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 74 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_N[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 250 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_RX_D_N\[5\] 3.3-V LVTTL K26 " "Info (169178): Pin HSMC_RX_D_N\[5\] uses I/O standard 3.3-V LVTTL at K26" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[5] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 74 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_N[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 251 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_RX_D_N\[6\] 3.3-V LVTTL L24 " "Info (169178): Pin HSMC_RX_D_N\[6\] uses I/O standard 3.3-V LVTTL at L24" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[6] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 74 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_N[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 252 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_RX_D_N\[7\] 3.3-V LVTTL M26 " "Info (169178): Pin HSMC_RX_D_N\[7\] uses I/O standard 3.3-V LVTTL at M26" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[7] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 74 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_N[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 253 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_RX_D_N\[8\] 3.3-V LVTTL R26 " "Info (169178): Pin HSMC_RX_D_N\[8\] uses I/O standard 3.3-V LVTTL at R26" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[8] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 74 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_N[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 254 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_RX_D_N\[9\] 3.3-V LVTTL T26 " "Info (169178): Pin HSMC_RX_D_N\[9\] uses I/O standard 3.3-V LVTTL at T26" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[9] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 74 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_N[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 255 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_RX_D_N\[10\] 3.3-V LVTTL U26 " "Info (169178): Pin HSMC_RX_D_N\[10\] uses I/O standard 3.3-V LVTTL at U26" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[10] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 74 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_N[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 256 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_RX_D_N\[11\] 3.3-V LVTTL L22 " "Info (169178): Pin HSMC_RX_D_N\[11\] uses I/O standard 3.3-V LVTTL at L22" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[11] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 74 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_N[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 257 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_RX_D_N\[12\] 3.3-V LVTTL N26 " "Info (169178): Pin HSMC_RX_D_N\[12\] uses I/O standard 3.3-V LVTTL at N26" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[12] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 74 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_N[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 258 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_RX_D_N\[13\] 3.3-V LVTTL P26 " "Info (169178): Pin HSMC_RX_D_N\[13\] uses I/O standard 3.3-V LVTTL at P26" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[13] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 74 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_N[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 259 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_RX_D_N\[14\] 3.3-V LVTTL R21 " "Info (169178): Pin HSMC_RX_D_N\[14\] uses I/O standard 3.3-V LVTTL at R21" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[14] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 74 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_N[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 260 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_RX_D_P\[0\] 3.3-V LVTTL F24 " "Info (169178): Pin HSMC_RX_D_P\[0\] uses I/O standard 3.3-V LVTTL at F24" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[0] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 75 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 263 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_RX_D_P\[1\] 3.3-V LVTTL D26 " "Info (169178): Pin HSMC_RX_D_P\[1\] uses I/O standard 3.3-V LVTTL at D26" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[1] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 75 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 264 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_RX_D_P\[2\] 3.3-V LVTTL F26 " "Info (169178): Pin HSMC_RX_D_P\[2\] uses I/O standard 3.3-V LVTTL at F26" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[2] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 75 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 265 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_RX_D_P\[3\] 3.3-V LVTTL G25 " "Info (169178): Pin HSMC_RX_D_P\[3\] uses I/O standard 3.3-V LVTTL at G25" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[3] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 75 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 266 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_RX_D_P\[4\] 3.3-V LVTTL H25 " "Info (169178): Pin HSMC_RX_D_P\[4\] uses I/O standard 3.3-V LVTTL at H25" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[4] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 75 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 267 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_RX_D_P\[5\] 3.3-V LVTTL K25 " "Info (169178): Pin HSMC_RX_D_P\[5\] uses I/O standard 3.3-V LVTTL at K25" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[5] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 75 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 268 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_RX_D_P\[6\] 3.3-V LVTTL L23 " "Info (169178): Pin HSMC_RX_D_P\[6\] uses I/O standard 3.3-V LVTTL at L23" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[6] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 75 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 269 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_RX_D_P\[7\] 3.3-V LVTTL M25 " "Info (169178): Pin HSMC_RX_D_P\[7\] uses I/O standard 3.3-V LVTTL at M25" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[7] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 75 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 270 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_RX_D_P\[8\] 3.3-V LVTTL R25 " "Info (169178): Pin HSMC_RX_D_P\[8\] uses I/O standard 3.3-V LVTTL at R25" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[8] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 75 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 271 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_RX_D_P\[9\] 3.3-V LVTTL T25 " "Info (169178): Pin HSMC_RX_D_P\[9\] uses I/O standard 3.3-V LVTTL at T25" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[9] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 75 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 272 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_RX_D_P\[10\] 3.3-V LVTTL U25 " "Info (169178): Pin HSMC_RX_D_P\[10\] uses I/O standard 3.3-V LVTTL at U25" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[10] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 75 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 273 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_RX_D_P\[11\] 3.3-V LVTTL L21 " "Info (169178): Pin HSMC_RX_D_P\[11\] uses I/O standard 3.3-V LVTTL at L21" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[11] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 75 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 274 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_RX_D_P\[12\] 3.3-V LVTTL N25 " "Info (169178): Pin HSMC_RX_D_P\[12\] uses I/O standard 3.3-V LVTTL at N25" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[12] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 75 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 275 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_RX_D_P\[13\] 3.3-V LVTTL P25 " "Info (169178): Pin HSMC_RX_D_P\[13\] uses I/O standard 3.3-V LVTTL at P25" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[13] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 75 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 276 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_RX_D_P\[14\] 3.3-V LVTTL P21 " "Info (169178): Pin HSMC_RX_D_P\[14\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[14] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 75 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 277 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_RX_D_P\[15\] 3.3-V LVTTL R22 " "Info (169178): Pin HSMC_RX_D_P\[15\] uses I/O standard 3.3-V LVTTL at R22" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[15] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 75 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 278 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_TX_D_N\[0\] 3.3-V LVTTL D28 " "Info (169178): Pin HSMC_TX_D_N\[0\] uses I/O standard 3.3-V LVTTL at D28" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[0] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 76 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_N[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 280 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_TX_D_N\[1\] 3.3-V LVTTL E28 " "Info (169178): Pin HSMC_TX_D_N\[1\] uses I/O standard 3.3-V LVTTL at E28" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[1] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 76 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_N[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 281 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_TX_D_N\[2\] 3.3-V LVTTL F28 " "Info (169178): Pin HSMC_TX_D_N\[2\] uses I/O standard 3.3-V LVTTL at F28" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[2] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 76 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_N[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 282 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_TX_D_N\[3\] 3.3-V LVTTL G28 " "Info (169178): Pin HSMC_TX_D_N\[3\] uses I/O standard 3.3-V LVTTL at G28" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[3] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 76 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_N[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 283 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_TX_D_N\[4\] 3.3-V LVTTL K28 " "Info (169178): Pin HSMC_TX_D_N\[4\] uses I/O standard 3.3-V LVTTL at K28" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[4] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 76 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_N[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 284 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_TX_D_N\[5\] 3.3-V LVTTL M28 " "Info (169178): Pin HSMC_TX_D_N\[5\] uses I/O standard 3.3-V LVTTL at M28" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[5] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 76 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_N[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 285 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_TX_D_N\[6\] 3.3-V LVTTL K22 " "Info (169178): Pin HSMC_TX_D_N\[6\] uses I/O standard 3.3-V LVTTL at K22" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[6] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 76 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_N[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 286 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_TX_D_N\[7\] 3.3-V LVTTL H24 " "Info (169178): Pin HSMC_TX_D_N\[7\] uses I/O standard 3.3-V LVTTL at H24" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[7] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 76 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_N[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 287 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_TX_D_N\[8\] 3.3-V LVTTL J24 " "Info (169178): Pin HSMC_TX_D_N\[8\] uses I/O standard 3.3-V LVTTL at J24" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[8] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 76 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_N[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 288 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_TX_D_N\[9\] 3.3-V LVTTL P28 " "Info (169178): Pin HSMC_TX_D_N\[9\] uses I/O standard 3.3-V LVTTL at P28" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[9] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 76 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_N[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 289 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_TX_D_N\[11\] 3.3-V LVTTL L28 " "Info (169178): Pin HSMC_TX_D_N\[11\] uses I/O standard 3.3-V LVTTL at L28" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[11] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 76 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_N[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 291 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_TX_D_N\[12\] 3.3-V LVTTL V26 " "Info (169178): Pin HSMC_TX_D_N\[12\] uses I/O standard 3.3-V LVTTL at V26" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[12] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 76 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_N[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 292 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_TX_D_N\[14\] 3.3-V LVTTL U28 " "Info (169178): Pin HSMC_TX_D_N\[14\] uses I/O standard 3.3-V LVTTL at U28" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[14] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 76 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_N[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 294 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_TX_D_P\[0\] 3.3-V LVTTL D27 " "Info (169178): Pin HSMC_TX_D_P\[0\] uses I/O standard 3.3-V LVTTL at D27" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[0] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 77 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 297 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_TX_D_P\[1\] 3.3-V LVTTL E27 " "Info (169178): Pin HSMC_TX_D_P\[1\] uses I/O standard 3.3-V LVTTL at E27" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[1] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 77 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 298 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_TX_D_P\[2\] 3.3-V LVTTL F27 " "Info (169178): Pin HSMC_TX_D_P\[2\] uses I/O standard 3.3-V LVTTL at F27" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[2] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 77 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 299 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_TX_D_P\[3\] 3.3-V LVTTL G27 " "Info (169178): Pin HSMC_TX_D_P\[3\] uses I/O standard 3.3-V LVTTL at G27" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[3] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 77 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 300 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_TX_D_P\[4\] 3.3-V LVTTL K27 " "Info (169178): Pin HSMC_TX_D_P\[4\] uses I/O standard 3.3-V LVTTL at K27" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[4] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 77 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 301 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_TX_D_P\[5\] 3.3-V LVTTL M27 " "Info (169178): Pin HSMC_TX_D_P\[5\] uses I/O standard 3.3-V LVTTL at M27" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[5] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 77 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 302 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_TX_D_P\[6\] 3.3-V LVTTL K21 " "Info (169178): Pin HSMC_TX_D_P\[6\] uses I/O standard 3.3-V LVTTL at K21" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[6] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 77 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 303 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_TX_D_P\[7\] 3.3-V LVTTL H23 " "Info (169178): Pin HSMC_TX_D_P\[7\] uses I/O standard 3.3-V LVTTL at H23" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[7] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 77 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 304 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_TX_D_P\[8\] 3.3-V LVTTL J23 " "Info (169178): Pin HSMC_TX_D_P\[8\] uses I/O standard 3.3-V LVTTL at J23" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[8] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 77 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 305 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_TX_D_P\[11\] 3.3-V LVTTL L27 " "Info (169178): Pin HSMC_TX_D_P\[11\] uses I/O standard 3.3-V LVTTL at L27" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[11] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 77 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 308 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_RX_D_N\[15\] 3.3-V LVTTL R23 " "Info (169178): Pin HSMC_RX_D_N\[15\] uses I/O standard 3.3-V LVTTL at R23" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[15] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 74 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_N[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 261 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_RX_D_N\[16\] 3.3-V LVTTL T22 " "Info (169178): Pin HSMC_RX_D_N\[16\] uses I/O standard 3.3-V LVTTL at T22" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[16] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 74 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_N[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 262 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_RX_D_P\[16\] 3.3-V LVTTL T21 " "Info (169178): Pin HSMC_RX_D_P\[16\] uses I/O standard 3.3-V LVTTL at T21" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[16] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 75 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 279 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_TX_D_N\[10\] 3.3-V LVTTL J26 " "Info (169178): Pin HSMC_TX_D_N\[10\] uses I/O standard 3.3-V LVTTL at J26" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[10] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 76 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_N[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 290 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_TX_D_N\[13\] 3.3-V LVTTL R28 " "Info (169178): Pin HSMC_TX_D_N\[13\] uses I/O standard 3.3-V LVTTL at R28" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[13] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 76 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_N[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 293 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_TX_D_N\[15\] 3.3-V LVTTL V28 " "Info (169178): Pin HSMC_TX_D_N\[15\] uses I/O standard 3.3-V LVTTL at V28" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[15] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 76 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_N[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 295 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_TX_D_N\[16\] 3.3-V LVTTL V22 " "Info (169178): Pin HSMC_TX_D_N\[16\] uses I/O standard 3.3-V LVTTL at V22" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[16] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 76 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_N[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 296 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_TX_D_P\[9\] 3.3-V LVTTL P27 " "Info (169178): Pin HSMC_TX_D_P\[9\] uses I/O standard 3.3-V LVTTL at P27" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[9] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 77 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 306 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_TX_D_P\[10\] 3.3-V LVTTL J25 " "Info (169178): Pin HSMC_TX_D_P\[10\] uses I/O standard 3.3-V LVTTL at J25" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[10] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 77 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 307 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_TX_D_P\[12\] 3.3-V LVTTL V25 " "Info (169178): Pin HSMC_TX_D_P\[12\] uses I/O standard 3.3-V LVTTL at V25" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[12] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 77 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 309 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_TX_D_P\[13\] 3.3-V LVTTL R27 " "Info (169178): Pin HSMC_TX_D_P\[13\] uses I/O standard 3.3-V LVTTL at R27" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[13] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 77 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 310 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_TX_D_P\[14\] 3.3-V LVTTL U27 " "Info (169178): Pin HSMC_TX_D_P\[14\] uses I/O standard 3.3-V LVTTL at U27" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[14] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 77 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 311 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_TX_D_P\[15\] 3.3-V LVTTL V27 " "Info (169178): Pin HSMC_TX_D_P\[15\] uses I/O standard 3.3-V LVTTL at V27" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[15] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 77 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 312 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_TX_D_P\[16\] 3.3-V LVTTL U22 " "Info (169178): Pin HSMC_TX_D_P\[16\] uses I/O standard 3.3-V LVTTL at U22" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[16] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 77 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 313 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL AB27 " "Info (169178): Pin SW\[4\] uses I/O standard 3.3-V LVTTL at AB27" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 27 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 64 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[17\] 3.3-V LVTTL Y23 " "Info (169178): Pin SW\[17\] uses I/O standard 3.3-V LVTTL at Y23" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SW[17] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 27 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 77 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL AC27 " "Info (169178): Pin SW\[2\] uses I/O standard 3.3-V LVTTL at AC27" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 27 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 62 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[16\] 3.3-V LVTTL Y24 " "Info (169178): Pin SW\[16\] uses I/O standard 3.3-V LVTTL at Y24" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SW[16] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 27 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 76 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL AB28 " "Info (169178): Pin SW\[0\] uses I/O standard 3.3-V LVTTL at AB28" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 27 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 60 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL AD26 " "Info (169178): Pin SW\[6\] uses I/O standard 3.3-V LVTTL at AD26" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 27 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 66 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL AD27 " "Info (169178): Pin SW\[3\] uses I/O standard 3.3-V LVTTL at AD27" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 27 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 63 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL AC26 " "Info (169178): Pin SW\[5\] uses I/O standard 3.3-V LVTTL at AC26" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 27 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 65 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL AC28 " "Info (169178): Pin SW\[1\] uses I/O standard 3.3-V LVTTL at AC28" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 27 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 61 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL AB26 " "Info (169178): Pin SW\[7\] uses I/O standard 3.3-V LVTTL at AB26" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 27 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 67 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL AC25 " "Info (169178): Pin SW\[8\] uses I/O standard 3.3-V LVTTL at AC25" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 27 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 68 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "144 " "Warning (169064): Following 144 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Info (169065): Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 34 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 134 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Info (169065): Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 34 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 135 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Info (169065): Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 34 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 136 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Info (169065): Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 34 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 137 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Info (169065): Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 34 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 138 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Info (169065): Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 34 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 139 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Info (169065): Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 34 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 140 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Info (169065): Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 34 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 141 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Info (169065): Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 38 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 323 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[0\] a permanently disabled " "Info (169065): Pin SD_DAT\[0\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 39 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 142 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Info (169065): Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 39 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 143 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Info (169065): Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 39 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 144 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently disabled " "Info (169065): Pin SD_DAT\[3\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 39 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 145 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Info (169065): Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 49 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 331 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Info (169065): Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 49 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 332 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Info (169065): Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 49 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 333 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Info (169065): Pin I2C_SDAT has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 54 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 337 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Info (169065): Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 61 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 190 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Info (169065): Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 61 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 191 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Info (169065): Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 61 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 192 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Info (169065): Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 61 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 193 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Info (169065): Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 61 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 194 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Info (169065): Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 61 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 195 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Info (169065): Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 61 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 196 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Info (169065): Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 61 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 197 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Info (169065): Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 61 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 198 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Info (169065): Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 61 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 199 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Info (169065): Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 61 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 200 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Info (169065): Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 61 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 201 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Info (169065): Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 61 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 202 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Info (169065): Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 61 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 203 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Info (169065): Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 61 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 204 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Info (169065): Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 61 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 205 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Info (169065): Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 206 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Info (169065): Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 207 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Info (169065): Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 208 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Info (169065): Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 209 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Info (169065): Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 210 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Info (169065): Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 211 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Info (169065): Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 212 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Info (169065): Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 213 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Info (169065): Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 214 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Info (169065): Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 215 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Info (169065): Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 216 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Info (169065): Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 217 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Info (169065): Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 218 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Info (169065): Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 219 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Info (169065): Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 220 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Info (169065): Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 221 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Info (169065): Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 222 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Info (169065): Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 223 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Info (169065): Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 224 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Info (169065): Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 225 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Info (169065): Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 226 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Info (169065): Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 227 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Info (169065): Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 228 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Info (169065): Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 229 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Info (169065): Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 230 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Info (169065): Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 231 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Info (169065): Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 232 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Info (169065): Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 233 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Info (169065): Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 234 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Info (169065): Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 235 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Info (169065): Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 236 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Info (169065): Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 237 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Info (169065): Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 238 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Info (169065): Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 239 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Info (169065): Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 240 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Info (169065): Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 66 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 241 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_CLKOUT_N1 a permanently disabled " "Info (169065): Pin HSMC_CLKOUT_N1 has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT_N1 } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 71 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_CLKOUT_N1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 349 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_CLKOUT_P1 a permanently disabled " "Info (169065): Pin HSMC_CLKOUT_P1 has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT_P1 } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 71 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_CLKOUT_P1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 350 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_CLKOUT0 a permanently disabled " "Info (169065): Pin HSMC_CLKOUT0 has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT0 } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 71 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_CLKOUT0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 351 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[0\] a permanently disabled " "Info (169065): Pin HSMC_D\[0\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_D[0] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 73 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 242 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[1\] a permanently disabled " "Info (169065): Pin HSMC_D\[1\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_D[1] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 73 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 243 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[2\] a permanently disabled " "Info (169065): Pin HSMC_D\[2\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_D[2] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 73 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 244 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[3\] a permanently disabled " "Info (169065): Pin HSMC_D\[3\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_D[3] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 73 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 245 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[0\] a permanently disabled " "Info (169065): Pin HSMC_RX_D_N\[0\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[0] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 74 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_N[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 246 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[1\] a permanently disabled " "Info (169065): Pin HSMC_RX_D_N\[1\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[1] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 74 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_N[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 247 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[2\] a permanently disabled " "Info (169065): Pin HSMC_RX_D_N\[2\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[2] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 74 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_N[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 248 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[3\] a permanently disabled " "Info (169065): Pin HSMC_RX_D_N\[3\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[3] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 74 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_N[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 249 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[4\] a permanently disabled " "Info (169065): Pin HSMC_RX_D_N\[4\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[4] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 74 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_N[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 250 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[5\] a permanently disabled " "Info (169065): Pin HSMC_RX_D_N\[5\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[5] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 74 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_N[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 251 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[6\] a permanently disabled " "Info (169065): Pin HSMC_RX_D_N\[6\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[6] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 74 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_N[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 252 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[7\] a permanently disabled " "Info (169065): Pin HSMC_RX_D_N\[7\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[7] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 74 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_N[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 253 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[8\] a permanently disabled " "Info (169065): Pin HSMC_RX_D_N\[8\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[8] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 74 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_N[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 254 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[9\] a permanently disabled " "Info (169065): Pin HSMC_RX_D_N\[9\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[9] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 74 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_N[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 255 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[10\] a permanently disabled " "Info (169065): Pin HSMC_RX_D_N\[10\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[10] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 74 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_N[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 256 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[11\] a permanently disabled " "Info (169065): Pin HSMC_RX_D_N\[11\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[11] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 74 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_N[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 257 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[12\] a permanently disabled " "Info (169065): Pin HSMC_RX_D_N\[12\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[12] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 74 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_N[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 258 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[13\] a permanently disabled " "Info (169065): Pin HSMC_RX_D_N\[13\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[13] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 74 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_N[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 259 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[14\] a permanently disabled " "Info (169065): Pin HSMC_RX_D_N\[14\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[14] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 74 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_N[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 260 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[0\] a permanently disabled " "Info (169065): Pin HSMC_RX_D_P\[0\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[0] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 75 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 263 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[1\] a permanently disabled " "Info (169065): Pin HSMC_RX_D_P\[1\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[1] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 75 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 264 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[2\] a permanently disabled " "Info (169065): Pin HSMC_RX_D_P\[2\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[2] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 75 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 265 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[3\] a permanently disabled " "Info (169065): Pin HSMC_RX_D_P\[3\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[3] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 75 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 266 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[4\] a permanently disabled " "Info (169065): Pin HSMC_RX_D_P\[4\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[4] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 75 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 267 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[5\] a permanently disabled " "Info (169065): Pin HSMC_RX_D_P\[5\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[5] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 75 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 268 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[6\] a permanently disabled " "Info (169065): Pin HSMC_RX_D_P\[6\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[6] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 75 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 269 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[7\] a permanently disabled " "Info (169065): Pin HSMC_RX_D_P\[7\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[7] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 75 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 270 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[8\] a permanently disabled " "Info (169065): Pin HSMC_RX_D_P\[8\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[8] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 75 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 271 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[9\] a permanently disabled " "Info (169065): Pin HSMC_RX_D_P\[9\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[9] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 75 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 272 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[10\] a permanently disabled " "Info (169065): Pin HSMC_RX_D_P\[10\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[10] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 75 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 273 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[11\] a permanently disabled " "Info (169065): Pin HSMC_RX_D_P\[11\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[11] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 75 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 274 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[12\] a permanently disabled " "Info (169065): Pin HSMC_RX_D_P\[12\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[12] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 75 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 275 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[13\] a permanently disabled " "Info (169065): Pin HSMC_RX_D_P\[13\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[13] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 75 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 276 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[14\] a permanently disabled " "Info (169065): Pin HSMC_RX_D_P\[14\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[14] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 75 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 277 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[15\] a permanently disabled " "Info (169065): Pin HSMC_RX_D_P\[15\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[15] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 75 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 278 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[0\] a permanently disabled " "Info (169065): Pin HSMC_TX_D_N\[0\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[0] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 76 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_N[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 280 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[1\] a permanently disabled " "Info (169065): Pin HSMC_TX_D_N\[1\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[1] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 76 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_N[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 281 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[2\] a permanently disabled " "Info (169065): Pin HSMC_TX_D_N\[2\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[2] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 76 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_N[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 282 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[3\] a permanently disabled " "Info (169065): Pin HSMC_TX_D_N\[3\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[3] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 76 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_N[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 283 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[4\] a permanently disabled " "Info (169065): Pin HSMC_TX_D_N\[4\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[4] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 76 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_N[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 284 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[5\] a permanently disabled " "Info (169065): Pin HSMC_TX_D_N\[5\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[5] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 76 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_N[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 285 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[6\] a permanently disabled " "Info (169065): Pin HSMC_TX_D_N\[6\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[6] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 76 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_N[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 286 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[7\] a permanently disabled " "Info (169065): Pin HSMC_TX_D_N\[7\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[7] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 76 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_N[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 287 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[8\] a permanently disabled " "Info (169065): Pin HSMC_TX_D_N\[8\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[8] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 76 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_N[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 288 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[9\] a permanently disabled " "Info (169065): Pin HSMC_TX_D_N\[9\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[9] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 76 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_N[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 289 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[11\] a permanently disabled " "Info (169065): Pin HSMC_TX_D_N\[11\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[11] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 76 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_N[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 291 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[12\] a permanently disabled " "Info (169065): Pin HSMC_TX_D_N\[12\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[12] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 76 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_N[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 292 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[14\] a permanently disabled " "Info (169065): Pin HSMC_TX_D_N\[14\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[14] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 76 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_N[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 294 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[0\] a permanently disabled " "Info (169065): Pin HSMC_TX_D_P\[0\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[0] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 77 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 297 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[1\] a permanently disabled " "Info (169065): Pin HSMC_TX_D_P\[1\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[1] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 77 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 298 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[2\] a permanently disabled " "Info (169065): Pin HSMC_TX_D_P\[2\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[2] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 77 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 299 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[3\] a permanently disabled " "Info (169065): Pin HSMC_TX_D_P\[3\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[3] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 77 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 300 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[4\] a permanently disabled " "Info (169065): Pin HSMC_TX_D_P\[4\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[4] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 77 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 301 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[5\] a permanently disabled " "Info (169065): Pin HSMC_TX_D_P\[5\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[5] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 77 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 302 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[6\] a permanently disabled " "Info (169065): Pin HSMC_TX_D_P\[6\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[6] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 77 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 303 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[7\] a permanently disabled " "Info (169065): Pin HSMC_TX_D_P\[7\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[7] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 77 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 304 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[8\] a permanently disabled " "Info (169065): Pin HSMC_TX_D_P\[8\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[8] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 77 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 305 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[11\] a permanently disabled " "Info (169065): Pin HSMC_TX_D_P\[11\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[11] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 77 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 308 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[15\] a permanently enabled " "Info (169065): Pin HSMC_RX_D_N\[15\] has a permanently enabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[15] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 74 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_N[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 261 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[16\] a permanently enabled " "Info (169065): Pin HSMC_RX_D_N\[16\] has a permanently enabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[16] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 74 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_N[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 262 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[16\] a permanently enabled " "Info (169065): Pin HSMC_RX_D_P\[16\] has a permanently enabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[16] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 75 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 279 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[10\] a permanently enabled " "Info (169065): Pin HSMC_TX_D_N\[10\] has a permanently enabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[10] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 76 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_N[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 290 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[13\] a permanently enabled " "Info (169065): Pin HSMC_TX_D_N\[13\] has a permanently enabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[13] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 76 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_N[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 293 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[15\] a permanently disabled " "Info (169065): Pin HSMC_TX_D_N\[15\] has a permanently disabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[15] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 76 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_N[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 295 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[16\] a permanently enabled " "Info (169065): Pin HSMC_TX_D_N\[16\] has a permanently enabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[16] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 76 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_N[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 296 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[9\] a permanently enabled " "Info (169065): Pin HSMC_TX_D_P\[9\] has a permanently enabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[9] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 77 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 306 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[10\] a permanently enabled " "Info (169065): Pin HSMC_TX_D_P\[10\] has a permanently enabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[10] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 77 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 307 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[12\] a permanently enabled " "Info (169065): Pin HSMC_TX_D_P\[12\] has a permanently enabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[12] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 77 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 309 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[13\] a permanently enabled " "Info (169065): Pin HSMC_TX_D_P\[13\] has a permanently enabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[13] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 77 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 310 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[14\] a permanently enabled " "Info (169065): Pin HSMC_TX_D_P\[14\] has a permanently enabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[14] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 77 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 311 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[15\] a permanently enabled " "Info (169065): Pin HSMC_TX_D_P\[15\] has a permanently enabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[15] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 77 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 312 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[16\] a permanently enabled " "Info (169065): Pin HSMC_TX_D_P\[16\] has a permanently enabled output enable" {  } { { "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/11.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[16] } } } { "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } } { "../Sources/Maquette_TP2.vhd" "" { Text "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Sources/Maquette_TP2.vhd" 77 0 0 } } { "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/" { { 0 { 0 ""} 0 313 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/test_site.fit.smsg " "Info (144001): Generated suppressed messages file R:/cesi/cesi26/escouteloup_marion/Projets_VHDL/Test_site/Projet/test_site.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4900 " "Info: Peak virtual memory: 4900 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 13 17:33:48 2022 " "Info: Processing ended: Wed Apr 13 17:33:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Info: Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
