commit e3f9dada0abe1864bf467e84d201144eddb9ef88
Author: Paul Walmsley <paul.walmsley@sifive.com>
Date:   Fri Jun 21 13:45:42 2019 -0700

    dt-bindings: clock: sifive: add MIT license as an option for the header file
    
    At Bin Meng's request, add the MIT license as an option for the SiFive
    FU540 PRCI header file.
    
    Signed-off-by: Paul Walmsley <paul.walmsley@sifive.com>
    Cc: Bin Meng <bmeng.cn@gmail.com>

diff --git a/include/dt-bindings/clock/sifive-fu540-prci.h b/include/dt-bindings/clock/sifive-fu540-prci.h
index 6a0b70a37d78..3b21d0522c91 100644
--- a/include/dt-bindings/clock/sifive-fu540-prci.h
+++ b/include/dt-bindings/clock/sifive-fu540-prci.h
@@ -1,4 +1,4 @@
-/* SPDX-License-Identifier: GPL-2.0 */
+/* SPDX-License-Identifier: (GPL-2.0 OR MIT) */
 /*
  * Copyright (C) 2018-2019 SiFive, Inc.
  * Wesley Terpstra

commit 6ec4bae178d8a1e9814eb3bfdd321b0475de0468
Author: Paul Walmsley <paul.walmsley@sifive.com>
Date:   Wed Apr 3 17:38:20 2019 -0700

    dt-bindings: clock: sifive: add FU540-C000 PRCI clock constants
    
    Add preprocessor macros for the important PRCI output clocks
    that are needed by both the FU540 PRCI driver and DT data.
    Details are available in the FU540 manual in Chapter 7 of
    
        https://static.dev.sifive.com/FU540-C000-v1.0.pdf
    
    Signed-off-by: Paul Walmsley <paul.walmsley@sifive.com>
    Reviewed-by: Rob Herring <robh@kernel.org>
    Signed-off-by: Palmer Dabbelt <palmer@sifive.com>

diff --git a/include/dt-bindings/clock/sifive-fu540-prci.h b/include/dt-bindings/clock/sifive-fu540-prci.h
new file mode 100644
index 000000000000..6a0b70a37d78
--- /dev/null
+++ b/include/dt-bindings/clock/sifive-fu540-prci.h
@@ -0,0 +1,18 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+/*
+ * Copyright (C) 2018-2019 SiFive, Inc.
+ * Wesley Terpstra
+ * Paul Walmsley
+ */
+
+#ifndef __DT_BINDINGS_CLOCK_SIFIVE_FU540_PRCI_H
+#define __DT_BINDINGS_CLOCK_SIFIVE_FU540_PRCI_H
+
+/* Clock indexes for use by Device Tree data and the PRCI driver */
+
+#define PRCI_CLK_COREPLL	       0
+#define PRCI_CLK_DDRPLL		       1
+#define PRCI_CLK_GEMGXLPLL	       2
+#define PRCI_CLK_TLCLK		       3
+
+#endif
