<?xml version="1.0"?>
<ROOT>
	<FUNCTION_INFORMATION>
		<HAS_SIM_LIB VALUE="ON" />
	</FUNCTION_INFORMATION>
	<PARAMETERS>
		<PARAMETER NAME="async_mode" TYPE="String" VALUE="none|clear|preset" DEFAULT_VALUE="none" />
		<PARAMETER NAME="sync_mode" TYPE="String" VALUE="none|clear|preset" DEFAULT_VALUE="none" />
		<PARAMETER NAME="power_up" TYPE="String" VALUE="low|high" DEFAULT_VALUE="low" />
		<PARAMETER NAME="use_new_clocking_model" TYPE="String" VALUE="false|true" DEFAULT_VALUE="false" />
		<PARAMETER NAME="LPM_TYPE" TYPE="STRING" VALUE="arriaii_ddio_out" />
		<PARAMETER NAME="half_rate_mode" TYPE="STRING" VALUE="false" DEFAULT_VALUE_INDEX="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="LPM_HINT" TYPE="STRING" VALUE="UNUSED" />
	</PARAMETERS>
	<PORTS>
		<PORT NAME="datainlo" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="datainhi" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="clkhi" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="clklo" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="muxsel" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="ena" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="areset" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="sreset" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="clk" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="dataout" TYPE="OUTPUT" DEFAULT_VALUE="0" />
		<PORT NAME="dfflo" TYPE="OUTPUT" DEFAULT_VALUE="0" />
		<PORT NAME="dffhi" TYPE="OUTPUT" DEFAULT_VALUE="0" />
		<PORT NAME="devclrn" TYPE="INPUT" DEFAULT_VALUE="1" CONTEXT="SIM_ONLY" />
		<PORT NAME="devpor" TYPE="INPUT" DEFAULT_VALUE="1" CONTEXT="SIM_ONLY" />
	</PORTS>
</ROOT>
