
*** Running vivado
    with args -log Nahid.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Nahid.tcl -notrace


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Nahid.tcl -notrace
Command: link_design -top Nahid -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/RTDDoS/Detection/Hardware/arm7/tcc-arm7.srcs/sources_1/ip/div_gen_0/div_gen_0.dcp' for cell 'data1/divider'
INFO: [Project 1-454] Reading design checkpoint 'c:/RTDDoS/Detection/Hardware/arm7/tcc-arm7.srcs/sources_1/ip/cordic_0/cordic_0.dcp' for cell 'data1/sqrtcalc'
INFO: [Netlist 29-17] Analyzing 273 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/RTDDoS/Detection/Hardware/arm7/tcc-arm7.srcs/constrs_2/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/RTDDoS/Detection/Hardware/arm7/tcc-arm7.srcs/constrs_2/Nexys-4-DDR-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 671.184 ; gain = 359.531
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.821 . Memory (MB): peak = 681.086 ; gain = 9.902
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c05170a3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.601 . Memory (MB): peak = 1178.293 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ea2fb4fd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.696 . Memory (MB): peak = 1178.293 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 1 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: e38f2965

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.864 . Memory (MB): peak = 1178.293 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 20 cells and removed 99 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: e38f2965

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1178.293 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: e38f2965

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1178.293 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1178.293 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 188df3c10

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1178.293 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 41d304c5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1178.293 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1178.293 ; gain = 507.109
INFO: [Common 17-1381] The checkpoint 'C:/RTDDoS/Detection/Hardware/arm7/tcc-arm7.runs/impl_2/Nahid_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Nahid_drc_opted.rpt -pb Nahid_drc_opted.pb -rpx Nahid_drc_opted.rpx
Command: report_drc -file Nahid_drc_opted.rpt -pb Nahid_drc_opted.pb -rpx Nahid_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/RTDDoS/Detection/Hardware/arm7/tcc-arm7.runs/impl_2/Nahid_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1178.293 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 20e7d909

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1178.293 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1187.969 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 633b0498

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1188.707 ; gain = 10.414

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: a073c9ba

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1207.813 ; gain = 29.520

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: a073c9ba

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1207.813 ; gain = 29.520
Phase 1 Placer Initialization | Checksum: a073c9ba

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1207.813 ; gain = 29.520

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 102e57b7a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 1207.813 ; gain = 29.520

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 102e57b7a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 1207.813 ; gain = 29.520

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1829ad7ad

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1207.813 ; gain = 29.520

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17f3357e1

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1207.813 ; gain = 29.520

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b84da3d4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1207.813 ; gain = 29.520

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1b84da3d4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1207.813 ; gain = 29.520

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 195e95808

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 1207.813 ; gain = 29.520

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: ea2b623f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1207.813 ; gain = 29.520

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: b5493d46

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1207.813 ; gain = 29.520

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 19900e99e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1207.813 ; gain = 29.520

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 10ed87d65

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1207.813 ; gain = 29.520
Phase 3 Detail Placement | Checksum: 10ed87d65

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1207.813 ; gain = 29.520

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 190049205

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 190049205

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 1222.617 ; gain = 44.324
INFO: [Place 30-746] Post Placement Timing Summary WNS=-7.240. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1b5e1e4d9

Time (s): cpu = 00:00:52 ; elapsed = 00:00:43 . Memory (MB): peak = 1222.617 ; gain = 44.324
Phase 4.1 Post Commit Optimization | Checksum: 1b5e1e4d9

Time (s): cpu = 00:00:52 ; elapsed = 00:00:43 . Memory (MB): peak = 1222.617 ; gain = 44.324

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b5e1e4d9

Time (s): cpu = 00:00:52 ; elapsed = 00:00:43 . Memory (MB): peak = 1222.617 ; gain = 44.324

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1b5e1e4d9

Time (s): cpu = 00:00:52 ; elapsed = 00:00:43 . Memory (MB): peak = 1222.617 ; gain = 44.324

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1fe65f02d

Time (s): cpu = 00:00:52 ; elapsed = 00:00:43 . Memory (MB): peak = 1222.617 ; gain = 44.324
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1fe65f02d

Time (s): cpu = 00:00:52 ; elapsed = 00:00:43 . Memory (MB): peak = 1222.617 ; gain = 44.324
Ending Placer Task | Checksum: 17a3f4f3c

Time (s): cpu = 00:00:52 ; elapsed = 00:00:43 . Memory (MB): peak = 1222.617 ; gain = 44.324
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:44 . Memory (MB): peak = 1222.617 ; gain = 44.324
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.416 . Memory (MB): peak = 1222.980 ; gain = 0.363
INFO: [Common 17-1381] The checkpoint 'C:/RTDDoS/Detection/Hardware/arm7/tcc-arm7.runs/impl_2/Nahid_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Nahid_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.085 . Memory (MB): peak = 1224.488 ; gain = 1.508
INFO: [runtcl-4] Executing : report_utilization -file Nahid_utilization_placed.rpt -pb Nahid_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1224.488 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Nahid_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1224.488 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 92bd8230 ConstDB: 0 ShapeSum: e781cd0c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: fb314443

Time (s): cpu = 00:00:44 ; elapsed = 00:00:39 . Memory (MB): peak = 1382.539 ; gain = 157.359
Post Restoration Checksum: NetGraph: bb0ca15a NumContArr: 4024a2e9 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: fb314443

Time (s): cpu = 00:00:44 ; elapsed = 00:00:39 . Memory (MB): peak = 1382.539 ; gain = 157.359

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: fb314443

Time (s): cpu = 00:00:44 ; elapsed = 00:00:39 . Memory (MB): peak = 1386.477 ; gain = 161.297

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: fb314443

Time (s): cpu = 00:00:44 ; elapsed = 00:00:39 . Memory (MB): peak = 1386.477 ; gain = 161.297
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2132aa673

Time (s): cpu = 00:00:47 ; elapsed = 00:00:41 . Memory (MB): peak = 1403.836 ; gain = 178.656
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.133 | TNS=-2079.495| WHS=-1.115 | THS=-67.943|

Phase 2 Router Initialization | Checksum: 1ae8efedf

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 1412.184 ; gain = 187.004

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: bd153db5

Time (s): cpu = 00:00:53 ; elapsed = 00:00:44 . Memory (MB): peak = 1415.242 ; gain = 190.063

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 633
 Number of Nodes with overlaps = 162
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.372| TNS=-4916.957| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2043461e8

Time (s): cpu = 00:01:06 ; elapsed = 00:00:53 . Memory (MB): peak = 1415.242 ; gain = 190.063

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 155
 Number of Nodes with overlaps = 146
 Number of Nodes with overlaps = 100
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.538| TNS=-5122.108| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 20e17b30f

Time (s): cpu = 00:01:12 ; elapsed = 00:00:57 . Memory (MB): peak = 1415.242 ; gain = 190.063
Phase 4 Rip-up And Reroute | Checksum: 20e17b30f

Time (s): cpu = 00:01:12 ; elapsed = 00:00:57 . Memory (MB): peak = 1415.242 ; gain = 190.063

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1b29a058a

Time (s): cpu = 00:01:13 ; elapsed = 00:00:57 . Memory (MB): peak = 1415.242 ; gain = 190.063
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.372| TNS=-4916.957| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1f584a70a

Time (s): cpu = 00:01:14 ; elapsed = 00:00:58 . Memory (MB): peak = 1415.242 ; gain = 190.063

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f584a70a

Time (s): cpu = 00:01:14 ; elapsed = 00:00:58 . Memory (MB): peak = 1415.242 ; gain = 190.063
Phase 5 Delay and Skew Optimization | Checksum: 1f584a70a

Time (s): cpu = 00:01:14 ; elapsed = 00:00:58 . Memory (MB): peak = 1415.242 ; gain = 190.063

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1671b385a

Time (s): cpu = 00:01:15 ; elapsed = 00:00:58 . Memory (MB): peak = 1415.242 ; gain = 190.063
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.372| TNS=-4905.468| WHS=-2.073 | THS=-6.408 |

Phase 6.1 Hold Fix Iter | Checksum: 12ee61184

Time (s): cpu = 00:01:16 ; elapsed = 00:00:59 . Memory (MB): peak = 1422.555 ; gain = 197.375
WARNING: [Route 35-468] The router encountered 2 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	c1/enable8_reg/D
	c1/seladd3_2_reg[1]/D

Phase 6 Post Hold Fix | Checksum: 1977c64c7

Time (s): cpu = 00:01:16 ; elapsed = 00:00:59 . Memory (MB): peak = 1422.555 ; gain = 197.375

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.23867 %
  Global Horizontal Routing Utilization  = 0.866155 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 64.8649%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 81.982%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 79.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 75%, No Congested Regions.
Phase 7 Route finalize | Checksum: 10196d234

Time (s): cpu = 00:01:17 ; elapsed = 00:00:59 . Memory (MB): peak = 1422.555 ; gain = 197.375

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 10196d234

Time (s): cpu = 00:01:17 ; elapsed = 00:00:59 . Memory (MB): peak = 1422.555 ; gain = 197.375

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18fb11765

Time (s): cpu = 00:01:17 ; elapsed = 00:01:00 . Memory (MB): peak = 1422.555 ; gain = 197.375

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1962ce573

Time (s): cpu = 00:01:18 ; elapsed = 00:01:01 . Memory (MB): peak = 1422.555 ; gain = 197.375
INFO: [Route 35-57] Estimated Timing Summary | WNS=-11.702| TNS=-5329.214| WHS=0.052  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1962ce573

Time (s): cpu = 00:01:18 ; elapsed = 00:01:01 . Memory (MB): peak = 1422.555 ; gain = 197.375
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:18 ; elapsed = 00:01:01 . Memory (MB): peak = 1422.555 ; gain = 197.375

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:20 ; elapsed = 00:01:02 . Memory (MB): peak = 1422.555 ; gain = 198.066
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.631 . Memory (MB): peak = 1422.555 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/RTDDoS/Detection/Hardware/arm7/tcc-arm7.runs/impl_2/Nahid_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Nahid_drc_routed.rpt -pb Nahid_drc_routed.pb -rpx Nahid_drc_routed.rpx
Command: report_drc -file Nahid_drc_routed.rpt -pb Nahid_drc_routed.pb -rpx Nahid_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/RTDDoS/Detection/Hardware/arm7/tcc-arm7.runs/impl_2/Nahid_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Nahid_methodology_drc_routed.rpt -pb Nahid_methodology_drc_routed.pb -rpx Nahid_methodology_drc_routed.rpx
Command: report_methodology -file Nahid_methodology_drc_routed.rpt -pb Nahid_methodology_drc_routed.pb -rpx Nahid_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative c1/clr10_reg_i_1/O
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative c1/clr11_reg_i_1/O
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative c1/clr1_reg_i_2/O
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative c1/clr2_reg_i_1/O
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative c1/clr3_reg_i_1/O
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative c1/clr4_reg_i_1/O
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative c1/clr5_reg_i_2/O
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative c1/clr6_reg_i_1/O
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative c1/clr8_reg_i_1/O
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative c1/clr9_reg_i_1/O
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative c1/enable11_reg_i_2/O
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative c1/enable1_reg_i_2/O
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative c1/enable2_reg_i_2/O
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative c1/enable6_reg_i_2/O
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative c1/enable7_reg_i_1/O
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative c1/enable8_reg_i_1/O
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative c1/enable9_reg_i_2/O
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative c1/seladd1_1_reg[1]_i_2/O
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative c1/seladd2_2_reg[1]_i_2/O
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative c1/seladd3_2_reg[2]_i_1/O
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative c1/seladd4_2_reg[2]_i_1/O
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative c1/seladd5_2_reg_i_2/O
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative c1/seldiv_2_reg[1]_i_2/O
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative c1/selr10_reg[1]_i_2/O
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative c1/selr11_reg[1]_i_1/O
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative c1/selr1_reg[1]_i_2/O
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative c1/selr2_reg[1]_i_1/O
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative c1/selr4_reg[1]_i_2/O
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative c1/selr6_reg[1]_i_2/O
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative c1/selr7_reg_i_2/O
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative c1/selr9_reg[1]_i_2/O
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative c1/selsqrt_reg_i_1/O
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/RTDDoS/Detection/Hardware/arm7/tcc-arm7.runs/impl_2/Nahid_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1449.320 ; gain = 26.766
INFO: [runtcl-4] Executing : report_power -file Nahid_power_routed.rpt -pb Nahid_power_summary_routed.pb -rpx Nahid_power_routed.rpx
Command: report_power -file Nahid_power_routed.rpt -pb Nahid_power_summary_routed.pb -rpx Nahid_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
75 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Nahid_route_status.rpt -pb Nahid_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Nahid_timing_summary_routed.rpt -rpx Nahid_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Nahid_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file Nahid_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Tue Mar 27 10:01:51 2018...
