 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : polar_decoder
Version: R-2020.09-SP5
Date   : Sat Dec  3 19:57:49 2022
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: stage_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage_buf_3_reg[3][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  polar_decoder      tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stage_cnt_reg[0]/CK (DFFRX4)                            0.00 #     0.00 r
  stage_cnt_reg[0]/Q (DFFRX4)                             0.55       0.55 f
  U63755/Y (CLKINVX12)                                    0.08       0.64 r
  U85522/Y (NAND3BX1)                                     0.26       0.90 r
  U84461/Y (BUFX6)                                        0.18       1.07 r
  U83702/Y (INVX8)                                        0.07       1.14 f
  U83704/Y (CLKBUFX2)                                     0.25       1.40 f
  U69701/Y (BUFX6)                                        0.20       1.59 f
  U85349/Y (BUFX20)                                       0.14       1.73 f
  U98096/Y (INVX3)                                        0.07       1.80 r
  U78996/Y (CLKBUFX8)                                     0.14       1.93 r
  U64188/Y (CLKBUFX20)                                    0.15       2.08 r
  U129627/Y (OA22X1)                                      0.32       2.40 r
  U85184/Y (NAND3BX4)                                     0.23       2.63 f
  U87990/Y (INVXL)                                        0.34       2.97 r
  add_0_root_add_573_G4_ni/A[0] (polar_decoder_DW01_inc_782)
                                                          0.00       2.97 r
  add_0_root_add_573_G4_ni/U120/Y (INVX3)                 0.19       3.16 f
  add_0_root_add_573_G4_ni/U101/Y (NOR2X2)                0.27       3.43 r
  add_0_root_add_573_G4_ni/U109/Y (NAND2X4)               0.14       3.57 f
  add_0_root_add_573_G4_ni/U99/Y (NOR2X2)                 0.26       3.83 r
  add_0_root_add_573_G4_ni/U107/Y (INVX3)                 0.23       4.07 f
  add_0_root_add_573_G4_ni/U152/Y (NOR2X1)                0.24       4.31 r
  add_0_root_add_573_G4_ni/U151/Y (XNOR2X1)               0.27       4.58 f
  add_0_root_add_573_G4_ni/SUM[9] (polar_decoder_DW01_inc_782)
                                                          0.00       4.58 f
  U117138/Y (CLKMX2X2)                                    0.35       4.94 f
  gt_577_G4/A[9] (polar_decoder_DW_cmp_259)               0.00       4.94 f
  gt_577_G4/U179/Y (NAND2XL)                              0.31       5.24 r
  gt_577_G4/U176/Y (OAI21X1)                              0.20       5.44 f
  gt_577_G4/U195/Y (AOI21X1)                              0.34       5.78 r
  gt_577_G4/U125/Y (OAI21X4)                              0.14       5.92 f
  gt_577_G4/U124/Y (AOI21X2)                              0.20       6.12 r
  gt_577_G4/U167/Y (OA21X4)                               0.19       6.31 r
  gt_577_G4/U166/Y (OA21X4)                               0.16       6.47 r
  gt_577_G4/U154/Y (OAI21X4)                              0.09       6.56 f
  gt_577_G4/U153/Y (AOI21X4)                              0.16       6.71 r
  gt_577_G4/U159/Y (OAI21X4)                              0.11       6.82 f
  gt_577_G4/GE_LT_GT_LE (polar_decoder_DW_cmp_259)        0.00       6.82 f
  U87230/Y (BUFX20)                                       0.19       7.01 f
  U82201/Y (MX2X1)                                        0.42       7.44 r
  U74447/Y (CLKINVX1)                                     0.38       7.81 f
  add_0_root_add_579_G4_ni/A[8] (polar_decoder_DW01_inc_778)
                                                          0.00       7.81 f
  add_0_root_add_579_G4_ni/U143/Y (NAND2X4)               0.23       8.05 r
  add_0_root_add_579_G4_ni/U142/Y (NOR2X4)                0.13       8.18 f
  add_0_root_add_579_G4_ni/U121/Y (CLKINVX8)              0.08       8.26 r
  add_0_root_add_579_G4_ni/U155/Y (NOR2X1)                0.09       8.34 f
  add_0_root_add_579_G4_ni/U138/Y (NAND2XL)               0.34       8.68 r
  add_0_root_add_579_G4_ni/U110/Y (XOR2X4)                0.21       8.90 r
  add_0_root_add_579_G4_ni/SUM[14] (polar_decoder_DW01_inc_778)
                                                          0.00       8.90 r
  U65078/Y (MXI2X4)                                       0.20       9.10 f
  U61285/Y (OAI222XL)                                     0.55       9.64 r
  stage_buf_3_reg[3][14]/D (DFFRX2)                       0.00       9.64 r
  data arrival time                                                  9.64

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stage_buf_3_reg[3][14]/CK (DFFRX2)                      0.00       9.90 r
  library setup time                                     -0.26       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -9.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: stage_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage_buf_5_reg[8][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  polar_decoder      tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stage_cnt_reg[0]/CK (DFFRX4)                            0.00 #     0.00 r
  stage_cnt_reg[0]/Q (DFFRX4)                             0.55       0.55 f
  U63755/Y (CLKINVX12)                                    0.08       0.64 r
  U85522/Y (NAND3BX1)                                     0.26       0.90 r
  U84461/Y (BUFX6)                                        0.18       1.07 r
  U83702/Y (INVX8)                                        0.07       1.14 f
  U78923/Y (CLKBUFX2)                                     0.32       1.46 f
  U63314/Y (BUFX8)                                        0.33       1.79 f
  U65842/Y (AOI222X1)                                     0.41       2.20 r
  U139071/Y (OAI221X4)                                    0.47       2.67 f
  U70151/Y (NAND2BX2)                                     0.24       2.92 f
  U105291/Y (NAND2BX1)                                    0.33       3.24 f
  U86162/Y (NAND2BX4)                                     0.21       3.45 f
  U84397/Y (NAND2BX4)                                     0.17       3.62 f
  U86165/Y (NAND2BX4)                                     0.16       3.79 f
  U105294/Y (NAND2BX1)                                    0.31       4.10 f
  U86164/Y (NAND2BX4)                                     0.21       4.31 f
  U105292/Y (NAND2BX1)                                    0.32       4.63 f
  U86163/Y (NAND2BX4)                                     0.21       4.84 f
  U81685/Y (NAND2BX4)                                     0.16       5.00 f
  U70811/Y (NAND2BX2)                                     0.22       5.22 f
  U81432/Y (NAND2XL)                                      0.28       5.50 r
  U114042/Y (XOR2X1)                                      0.41       5.91 r
  gt_577_G9/A[12] (polar_decoder_DW_cmp_272)              0.00       5.91 r
  gt_577_G9/U313/Y (CLKINVX1)                             0.32       6.23 f
  gt_577_G9/U330/Y (NAND2XL)                              0.43       6.66 r
  gt_577_G9/U303/Y (OAI21X4)                              0.15       6.81 f
  gt_577_G9/U302/Y (AOI21X2)                              0.19       7.00 r
  gt_577_G9/U316/Y (OA21X2)                               0.27       7.28 r
  gt_577_G9/GE_LT_GT_LE (polar_decoder_DW_cmp_272)        0.00       7.28 r
  U84400/Y (BUFX20)                                       0.20       7.48 r
  U74432/Y (CLKMX2X2)                                     0.33       7.81 f
  U74433/Y (INVX3)                                        0.21       8.02 r
  add_0_root_add_579_G9_ni/A[7] (polar_decoder_DW01_inc_803)
                                                          0.00       8.02 r
  add_0_root_add_579_G9_ni/U75/Y (AND2X8)                 0.17       8.19 r
  add_0_root_add_579_G9_ni/U68/Y (NAND2X6)                0.07       8.26 f
  add_0_root_add_579_G9_ni/U70/Y (CLKINVX1)               0.13       8.38 r
  add_0_root_add_579_G9_ni/U97/Y (AND2X2)                 0.19       8.57 r
  add_0_root_add_579_G9_ni/U89/Y (AND2X8)                 0.21       8.78 r
  add_0_root_add_579_G9_ni/U84/Y (XOR2X4)                 0.17       8.95 r
  add_0_root_add_579_G9_ni/SUM[11] (polar_decoder_DW01_inc_803)
                                                          0.00       8.95 r
  U81971/Y (MXI2X6)                                       0.17       9.12 f
  U113663/Y (OAI222XL)                                    0.52       9.65 r
  stage_buf_5_reg[8][11]/D (DFFRX2)                       0.00       9.65 r
  data arrival time                                                  9.65

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stage_buf_5_reg[8][11]/CK (DFFRX2)                      0.00       9.90 r
  library setup time                                     -0.25       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -9.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: stage_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage_buf_8_reg[86][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  polar_decoder      tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stage_cnt_reg[0]/CK (DFFRX4)                            0.00 #     0.00 r
  stage_cnt_reg[0]/Q (DFFRX4)                             0.55       0.55 f
  U63755/Y (CLKINVX12)                                    0.08       0.64 r
  U63753/Y (CLKAND2X12)                                   0.16       0.79 r
  U63752/Y (NAND3X8)                                      0.11       0.90 f
  U63757/Y (BUFX20)                                       0.13       1.04 f
  U63759/Y (BUFX20)                                       0.11       1.15 f
  U63760/Y (CLKBUFX20)                                    0.22       1.37 f
  U64963/Y (BUFX12)                                       0.17       1.54 f
  U67659/Y (CLKINVX12)                                    0.07       1.61 r
  U84143/Y (CLKINVX20)                                    0.07       1.68 f
  U65472/Y (CLKBUFX20)                                    0.19       1.87 f
  U78916/Y (INVX8)                                        0.08       1.95 r
  U64123/Y (CLKBUFX20)                                    0.17       2.11 r
  U81249/Y (AO22X4)                                       0.32       2.43 r
  U70431/Y (NAND2BX2)                                     0.23       2.66 r
  U69992/Y (NAND2BX1)                                     0.31       2.97 r
  U70611/Y (NAND2BX1)                                     0.36       3.33 r
  U64272/Y (NAND2BX4)                                     0.21       3.55 r
  U86510/Y (NAND2BX2)                                     0.19       3.74 r
  U107199/Y (NAND2BX1)                                    0.32       4.06 r
  U86509/Y (NAND2BX2)                                     0.23       4.30 r
  U107202/Y (NAND2BX1)                                    0.32       4.62 r
  U93235/Y (NAND2XL)                                      0.24       4.86 f
  U117813/Y (XOR2X1)                                      0.36       5.21 r
  gt_577_G87/A[9] (polar_decoder_DW_cmp_330)              0.00       5.21 r
  gt_577_G87/U239/Y (INVX1)                               0.26       5.47 f
  gt_577_G87/U264/Y (NAND2XL)                             0.30       5.77 r
  gt_577_G87/U259/Y (OAI21X1)                             0.22       5.99 f
  gt_577_G87/U252/Y (AOI21X2)                             0.23       6.22 r
  gt_577_G87/U271/Y (OAI21X2)                             0.13       6.34 f
  gt_577_G87/U260/Y (INVX3)                               0.12       6.46 r
  gt_577_G87/GE_LT_GT_LE (polar_decoder_DW_cmp_330)       0.00       6.46 r
  U64724/Y (BUFX20)                                       0.16       6.62 r
  U61439/Y (MXI2XL)                                       0.60       7.21 r
  add_0_root_add_579_G87_ni/A[9] (polar_decoder_DW01_inc_861)
                                                          0.00       7.21 r
  add_0_root_add_579_G87_ni/U69/Y (CLKINVX1)              0.47       7.68 f
  add_0_root_add_579_G87_ni/U83/Y (NOR2X2)                0.29       7.97 r
  add_0_root_add_579_G87_ni/U82/Y (NAND2X1)               0.18       8.15 f
  add_0_root_add_579_G87_ni/U76/Y (NOR2X2)                0.27       8.42 r
  add_0_root_add_579_G87_ni/U86/Y (NAND2X2)               0.16       8.58 f
  add_0_root_add_579_G87_ni/U74/Y (XOR2X1)                0.28       8.86 f
  add_0_root_add_579_G87_ni/SUM[12] (polar_decoder_DW01_inc_861)
                                                          0.00       8.86 f
  U61997/Y (CLKMX2X6)                                     0.24       9.10 f
  U88471/Y (AOI222X1)                                     0.34       9.44 r
  U61526/Y (OAI221X2)                                     0.22       9.66 f
  stage_buf_8_reg[86][12]/D (DFFRX1)                      0.00       9.66 f
  data arrival time                                                  9.66

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stage_buf_8_reg[86][12]/CK (DFFRX1)                     0.00       9.90 r
  library setup time                                     -0.24       9.66
  data required time                                                 9.66
  --------------------------------------------------------------------------
  data required time                                                 9.66
  data arrival time                                                 -9.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: stage_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage_buf_6_reg[8][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  polar_decoder      tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stage_cnt_reg[0]/CK (DFFRX4)                            0.00 #     0.00 r
  stage_cnt_reg[0]/Q (DFFRX4)                             0.55       0.55 f
  U63755/Y (CLKINVX12)                                    0.08       0.64 r
  U85522/Y (NAND3BX1)                                     0.26       0.90 r
  U84461/Y (BUFX6)                                        0.18       1.07 r
  U83702/Y (INVX8)                                        0.07       1.14 f
  U78923/Y (CLKBUFX2)                                     0.32       1.46 f
  U63314/Y (BUFX8)                                        0.33       1.79 f
  U65842/Y (AOI222X1)                                     0.41       2.20 r
  U139071/Y (OAI221X4)                                    0.47       2.67 f
  U70151/Y (NAND2BX2)                                     0.24       2.92 f
  U105291/Y (NAND2BX1)                                    0.33       3.24 f
  U86162/Y (NAND2BX4)                                     0.21       3.45 f
  U84397/Y (NAND2BX4)                                     0.17       3.62 f
  U86165/Y (NAND2BX4)                                     0.16       3.79 f
  U105294/Y (NAND2BX1)                                    0.31       4.10 f
  U86164/Y (NAND2BX4)                                     0.21       4.31 f
  U105292/Y (NAND2BX1)                                    0.32       4.63 f
  U86163/Y (NAND2BX4)                                     0.21       4.84 f
  U81685/Y (NAND2BX4)                                     0.16       5.00 f
  U70811/Y (NAND2BX2)                                     0.22       5.22 f
  U81432/Y (NAND2XL)                                      0.28       5.50 r
  U114042/Y (XOR2X1)                                      0.41       5.91 r
  gt_577_G9/A[12] (polar_decoder_DW_cmp_272)              0.00       5.91 r
  gt_577_G9/U313/Y (CLKINVX1)                             0.32       6.23 f
  gt_577_G9/U330/Y (NAND2XL)                              0.43       6.66 r
  gt_577_G9/U303/Y (OAI21X4)                              0.15       6.81 f
  gt_577_G9/U302/Y (AOI21X2)                              0.19       7.00 r
  gt_577_G9/U316/Y (OA21X2)                               0.27       7.28 r
  gt_577_G9/GE_LT_GT_LE (polar_decoder_DW_cmp_272)        0.00       7.28 r
  U84400/Y (BUFX20)                                       0.20       7.48 r
  U74432/Y (CLKMX2X2)                                     0.33       7.81 f
  U74433/Y (INVX3)                                        0.21       8.02 r
  add_0_root_add_579_G9_ni/A[7] (polar_decoder_DW01_inc_803)
                                                          0.00       8.02 r
  add_0_root_add_579_G9_ni/U75/Y (AND2X8)                 0.17       8.19 r
  add_0_root_add_579_G9_ni/U68/Y (NAND2X6)                0.07       8.26 f
  add_0_root_add_579_G9_ni/U70/Y (CLKINVX1)               0.13       8.38 r
  add_0_root_add_579_G9_ni/U97/Y (AND2X2)                 0.19       8.57 r
  add_0_root_add_579_G9_ni/U89/Y (AND2X8)                 0.21       8.78 r
  add_0_root_add_579_G9_ni/U84/Y (XOR2X4)                 0.17       8.95 r
  add_0_root_add_579_G9_ni/SUM[11] (polar_decoder_DW01_inc_803)
                                                          0.00       8.95 r
  U81971/Y (MXI2X6)                                       0.17       9.12 f
  U113662/Y (OAI222XL)                                    0.52       9.65 r
  stage_buf_6_reg[8][11]/D (DFFRX2)                       0.00       9.65 r
  data arrival time                                                  9.65

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stage_buf_6_reg[8][11]/CK (DFFRX2)                      0.00       9.90 r
  library setup time                                     -0.25       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -9.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: stage_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage_buf_7_reg[99][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  polar_decoder      tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stage_cnt_reg[0]/CK (DFFRX4)                            0.00 #     0.00 r
  stage_cnt_reg[0]/Q (DFFRX4)                             0.55       0.55 f
  U63755/Y (CLKINVX12)                                    0.08       0.64 r
  U63753/Y (CLKAND2X12)                                   0.16       0.79 r
  U63752/Y (NAND3X8)                                      0.11       0.90 f
  U63757/Y (BUFX20)                                       0.13       1.04 f
  U63759/Y (BUFX20)                                       0.11       1.15 f
  U63761/Y (BUFX20)                                       0.11       1.26 f
  U63766/Y (BUFX4)                                        0.17       1.43 f
  U63768/Y (BUFX12)                                       0.19       1.62 f
  U98060/Y (INVX3)                                        0.11       1.73 r
  U66589/Y (BUFX20)                                       0.16       1.89 r
  U96437/Y (AO22X2)                                       0.28       2.17 r
  U116565/Y (CLKINVX1)                                    0.23       2.40 f
  U70484/Y (NAND2X1)                                      0.31       2.72 r
  U66584/Y (NAND2BX4)                                     0.22       2.93 r
  U66583/Y (NAND2BX4)                                     0.16       3.09 r
  U108903/Y (NAND2BX1)                                    0.32       3.41 r
  U86471/Y (NAND2BX2)                                     0.23       3.64 r
  U108911/Y (NAND2BX1)                                    0.32       3.96 r
  U70183/Y (NAND2BX1)                                     0.34       4.30 r
  U108919/Y (NAND2BX1)                                    0.34       4.64 r
  U70219/Y (NAND2BX1)                                     0.34       4.98 r
  U70667/Y (NAND2BX1)                                     0.38       5.36 r
  U118046/Y (CLKINVX1)                                    0.19       5.55 f
  U118045/Y (NAND3BX1)                                    0.33       5.89 r
  U70670/Y (CLKINVX1)                                     0.20       6.09 f
  gt_577_G100/A[12] (polar_decoder_DW_cmp_317)            0.00       6.09 f
  gt_577_G100/U246/Y (CLKINVX1)                           0.21       6.29 r
  gt_577_G100/U277/Y (NOR2X1)                             0.13       6.43 f
  gt_577_G100/U249/Y (OA21X2)                             0.36       6.79 f
  gt_577_G100/GE_LT_GT_LE (polar_decoder_DW_cmp_317)      0.00       6.79 f
  U84987/Y (BUFX20)                                       0.17       6.96 f
  U66585/Y (CLKMX2X3)                                     0.25       7.21 r
  U79474/Y (CLKINVX1)                                     0.31       7.52 f
  add_0_root_add_579_G100_ni/A[0] (polar_decoder_DW01_inc_848)
                                                          0.00       7.52 f
  add_0_root_add_579_G100_ni/U66/Y (NAND2X4)              0.20       7.72 r
  add_0_root_add_579_G100_ni/U97/Y (CLKINVX1)             0.21       7.93 f
  add_0_root_add_579_G100_ni/U93/Y (NAND2XL)              0.30       8.23 r
  add_0_root_add_579_G100_ni/U106/Y (XOR2X1)              0.32       8.55 f
  add_0_root_add_579_G100_ni/SUM[3] (polar_decoder_DW01_inc_848)
                                                          0.00       8.55 f
  U63055/Y (CLKMX2X6)                                     0.24       8.78 f
  U76577/Y (AOI222XL)                                     0.54       9.33 r
  U63056/Y (OAI221X1)                                     0.32       9.64 f
  stage_buf_7_reg[99][3]/D (DFFRX1)                       0.00       9.64 f
  data arrival time                                                  9.64

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stage_buf_7_reg[99][3]/CK (DFFRX1)                      0.00       9.90 r
  library setup time                                     -0.26       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -9.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: stage_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage_buf_4_reg[3][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  polar_decoder      tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stage_cnt_reg[0]/CK (DFFRX4)                            0.00 #     0.00 r
  stage_cnt_reg[0]/Q (DFFRX4)                             0.55       0.55 f
  U63755/Y (CLKINVX12)                                    0.08       0.64 r
  U85522/Y (NAND3BX1)                                     0.26       0.90 r
  U84461/Y (BUFX6)                                        0.18       1.07 r
  U83702/Y (INVX8)                                        0.07       1.14 f
  U83704/Y (CLKBUFX2)                                     0.25       1.40 f
  U69701/Y (BUFX6)                                        0.20       1.59 f
  U85349/Y (BUFX20)                                       0.14       1.73 f
  U98096/Y (INVX3)                                        0.07       1.80 r
  U78996/Y (CLKBUFX8)                                     0.14       1.93 r
  U64188/Y (CLKBUFX20)                                    0.15       2.08 r
  U129627/Y (OA22X1)                                      0.32       2.40 r
  U85184/Y (NAND3BX4)                                     0.23       2.63 f
  U87990/Y (INVXL)                                        0.34       2.97 r
  add_0_root_add_573_G4_ni/A[0] (polar_decoder_DW01_inc_782)
                                                          0.00       2.97 r
  add_0_root_add_573_G4_ni/U120/Y (INVX3)                 0.19       3.16 f
  add_0_root_add_573_G4_ni/U101/Y (NOR2X2)                0.27       3.43 r
  add_0_root_add_573_G4_ni/U109/Y (NAND2X4)               0.14       3.57 f
  add_0_root_add_573_G4_ni/U99/Y (NOR2X2)                 0.26       3.83 r
  add_0_root_add_573_G4_ni/U107/Y (INVX3)                 0.23       4.07 f
  add_0_root_add_573_G4_ni/U152/Y (NOR2X1)                0.24       4.31 r
  add_0_root_add_573_G4_ni/U151/Y (XNOR2X1)               0.27       4.58 f
  add_0_root_add_573_G4_ni/SUM[9] (polar_decoder_DW01_inc_782)
                                                          0.00       4.58 f
  U117138/Y (CLKMX2X2)                                    0.35       4.94 f
  gt_577_G4/A[9] (polar_decoder_DW_cmp_259)               0.00       4.94 f
  gt_577_G4/U179/Y (NAND2XL)                              0.31       5.24 r
  gt_577_G4/U176/Y (OAI21X1)                              0.20       5.44 f
  gt_577_G4/U195/Y (AOI21X1)                              0.34       5.78 r
  gt_577_G4/U125/Y (OAI21X4)                              0.14       5.92 f
  gt_577_G4/U124/Y (AOI21X2)                              0.20       6.12 r
  gt_577_G4/U167/Y (OA21X4)                               0.19       6.31 r
  gt_577_G4/U166/Y (OA21X4)                               0.16       6.47 r
  gt_577_G4/U154/Y (OAI21X4)                              0.09       6.56 f
  gt_577_G4/U153/Y (AOI21X4)                              0.16       6.71 r
  gt_577_G4/U159/Y (OAI21X4)                              0.11       6.82 f
  gt_577_G4/GE_LT_GT_LE (polar_decoder_DW_cmp_259)        0.00       6.82 f
  U87230/Y (BUFX20)                                       0.19       7.01 f
  U82201/Y (MX2X1)                                        0.42       7.44 r
  U74447/Y (CLKINVX1)                                     0.38       7.81 f
  add_0_root_add_579_G4_ni/A[8] (polar_decoder_DW01_inc_778)
                                                          0.00       7.81 f
  add_0_root_add_579_G4_ni/U143/Y (NAND2X4)               0.23       8.05 r
  add_0_root_add_579_G4_ni/U142/Y (NOR2X4)                0.13       8.18 f
  add_0_root_add_579_G4_ni/U121/Y (CLKINVX8)              0.08       8.26 r
  add_0_root_add_579_G4_ni/U155/Y (NOR2X1)                0.09       8.34 f
  add_0_root_add_579_G4_ni/U138/Y (NAND2XL)               0.34       8.68 r
  add_0_root_add_579_G4_ni/U110/Y (XOR2X4)                0.21       8.90 r
  add_0_root_add_579_G4_ni/SUM[14] (polar_decoder_DW01_inc_778)
                                                          0.00       8.90 r
  U65078/Y (MXI2X4)                                       0.20       9.10 f
  U76647/Y (OAI222XL)                                     0.55       9.64 r
  stage_buf_4_reg[3][14]/D (DFFRX2)                       0.00       9.64 r
  data arrival time                                                  9.64

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stage_buf_4_reg[3][14]/CK (DFFRX2)                      0.00       9.90 r
  library setup time                                     -0.26       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -9.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: stage_cnt_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage_buf_8_reg[37][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  polar_decoder      tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stage_cnt_reg[3]/CK (DFFRX4)                            0.00 #     0.00 r
  stage_cnt_reg[3]/QN (DFFRX4)                            0.41       0.41 r
  U88410/Y (CLKAND2X12)                                   0.21       0.62 r
  U90825/Y (NAND2X4)                                      0.09       0.72 f
  U69676/Y (BUFX12)                                       0.14       0.85 f
  U69675/Y (CLKBUFX3)                                     0.24       1.10 f
  U69678/Y (BUFX4)                                        0.21       1.31 f
  U88720/Y (CLKBUFX2)                                     0.30       1.61 f
  U69715/Y (CLKBUFX3)                                     0.37       1.98 f
  U97698/Y (CLKBUFX3)                                     0.35       2.33 f
  U88447/Y (OAI222X4)                                     0.61       2.94 r
  U112991/Y (CLKINVX1)                                    0.24       3.18 f
  U80338/Y (NAND2BX4)                                     0.18       3.36 r
  U89177/Y (INVX4)                                        0.08       3.45 f
  U85637/Y (NAND2X1)                                      0.24       3.69 r
  U92159/Y (NAND2XL)                                      0.24       3.93 f
  U63024/Y (CLKXOR2X1)                                    0.60       4.53 f
  gt_577_G38/B[3] (polar_decoder_DW_cmp_219)              0.00       4.53 f
  gt_577_G38/U97/Y (OAI22XL)                              0.71       5.24 r
  gt_577_G38/U73/Y (AOI221X2)                             0.20       5.44 f
  gt_577_G38/U60/Y (OAI21X2)                              0.24       5.67 r
  gt_577_G38/U82/Y (AOI221X2)                             0.20       5.87 f
  gt_577_G38/U78/Y (OAI21X4)                              0.22       6.09 r
  gt_577_G38/GE_LT_GT_LE (polar_decoder_DW_cmp_219)       0.00       6.09 r
  U87069/Y (BUFX20)                                       0.18       6.27 r
  U67585/Y (INVX6)                                        0.07       6.34 f
  U62837/Y (BUFX20)                                       0.14       6.48 f
  U78633/Y (AO22X2)                                       0.39       6.87 f
  U83627/Y (INVX4)                                        0.12       6.99 r
  add_0_root_add_579_G38_ni/A[1] (polar_decoder_DW01_inc_669)
                                                          0.00       6.99 r
  add_0_root_add_579_G38_ni/U1_1_1/CO (ADDHX4)            0.17       7.16 r
  add_0_root_add_579_G38_ni/U1_1_2/CO (ADDHX4)            0.15       7.30 r
  add_0_root_add_579_G38_ni/U1_1_3/CO (ADDHX2)            0.18       7.48 r
  add_0_root_add_579_G38_ni/U1_1_4/CO (ADDHX2)            0.19       7.67 r
  add_0_root_add_579_G38_ni/U1_1_5/CO (ADDHX2)            0.19       7.86 r
  add_0_root_add_579_G38_ni/U1_1_6/CO (ADDHX2)            0.19       8.05 r
  add_0_root_add_579_G38_ni/U1_1_7/CO (ADDHX2)            0.19       8.24 r
  add_0_root_add_579_G38_ni/U1_1_8/CO (ADDHX2)            0.21       8.45 r
  add_0_root_add_579_G38_ni/U1_1_9/CO (ADDHX4)            0.18       8.63 r
  add_0_root_add_579_G38_ni/U1_1_10/CO (ADDHX4)           0.15       8.78 r
  add_0_root_add_579_G38_ni/U1_1_11/CO (ADDHX2)           0.20       8.98 r
  add_0_root_add_579_G38_ni/U1_1_12/S (ADDHX4)            0.12       9.10 r
  add_0_root_add_579_G38_ni/SUM[12] (polar_decoder_DW01_inc_669)
                                                          0.00       9.10 r
  U80594/Y (MXI2X4)                                       0.16       9.26 f
  U85285/Y (OA22X4)                                       0.31       9.57 f
  U85284/Y (OAI221X2)                                     0.12       9.69 r
  stage_buf_8_reg[37][12]/D (DFFRX2)                      0.00       9.69 r
  data arrival time                                                  9.69

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stage_buf_8_reg[37][12]/CK (DFFRX2)                     0.00       9.90 r
  library setup time                                     -0.21       9.69
  data required time                                                 9.69
  --------------------------------------------------------------------------
  data required time                                                 9.69
  data arrival time                                                 -9.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: stage_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage_buf_8_reg[16][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  polar_decoder      tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stage_cnt_reg[2]/CK (DFFRX4)                            0.00 #     0.00 r
  stage_cnt_reg[2]/Q (DFFRX4)                             0.49       0.49 f
  U88410/Y (CLKAND2X12)                                   0.15       0.64 f
  U90825/Y (NAND2X4)                                      0.10       0.75 r
  U69676/Y (BUFX12)                                       0.12       0.87 r
  U83394/Y (BUFX16)                                       0.10       0.96 r
  U80073/Y (BUFX8)                                        0.12       1.08 r
  U86120/Y (CLKBUFX2)                                     0.28       1.37 r
  U97964/Y (CLKBUFX3)                                     0.21       1.57 r
  U67578/Y (BUFX8)                                        0.17       1.74 r
  U70742/Y (BUFX4)                                        0.22       1.97 r
  U84407/Y (CLKINVX4)                                     0.13       2.10 f
  U67801/Y (BUFX16)                                       0.17       2.27 f
  U96267/Y (AO21XL)                                       0.45       2.72 f
  U85896/Y (AO21XL)                                       0.48       3.21 f
  U130796/Y (AO21X1)                                      0.39       3.60 f
  U80999/Y (CLKBUFX6)                                     0.47       4.06 f
  U92233/Y (NAND2XL)                                      0.40       4.46 r
  U87952/Y (XOR2X1)                                       0.36       4.82 f
  gt_577_G17/A[1] (polar_decoder_DW_cmp_288)              0.00       4.82 f
  gt_577_G17/U341/Y (CLKINVX1)                            0.24       5.06 r
  gt_577_G17/U324/Y (NAND2XL)                             0.20       5.26 f
  gt_577_G17/U311/Y (OA21X2)                              0.25       5.51 f
  gt_577_G17/U323/Y (OA21X4)                              0.21       5.72 f
  gt_577_G17/U322/Y (OA21X4)                              0.21       5.93 f
  gt_577_G17/U321/Y (OA21X4)                              0.20       6.13 f
  gt_577_G17/U320/Y (OA21X4)                              0.20       6.34 f
  gt_577_G17/U319/Y (OA21X4)                              0.21       6.55 f
  gt_577_G17/U318/Y (OA21X4)                              0.22       6.77 f
  gt_577_G17/U301/Y (OAI21X4)                             0.13       6.89 r
  gt_577_G17/U280/Y (AOI21X2)                             0.12       7.01 f
  gt_577_G17/U316/Y (OAI21X2)                             0.20       7.21 r
  gt_577_G17/U309/Y (INVX3)                               0.12       7.33 f
  gt_577_G17/GE_LT_GT_LE (polar_decoder_DW_cmp_288)       0.00       7.33 f
  U84559/Y (BUFX20)                                       0.17       7.50 f
  U90160/Y (MXI2X1)                                       0.65       8.16 r
  add_0_root_add_579_G17_ni/A[10] (polar_decoder_DW01_inc_819)
                                                          0.00       8.16 r
  add_0_root_add_579_G17_ni/U64/Y (CLKXOR2X1)             0.62       8.78 f
  add_0_root_add_579_G17_ni/U75/Y (MXI2X2)                0.24       9.02 r
  add_0_root_add_579_G17_ni/SUM[10] (polar_decoder_DW01_inc_819)
                                                          0.00       9.02 r
  U84097/Y (MXI2X4)                                       0.21       9.23 f
  U62824/Y (OAI221X4)                                     0.51       9.75 r
  stage_buf_8_reg[16][10]/D (DFFRX2)                      0.00       9.75 r
  data arrival time                                                  9.75

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stage_buf_8_reg[16][10]/CK (DFFRX2)                     0.00       9.90 r
  library setup time                                     -0.15       9.75
  data required time                                                 9.75
  --------------------------------------------------------------------------
  data required time                                                 9.75
  data arrival time                                                 -9.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: stage_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage_buf_6_reg[55][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  polar_decoder      tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stage_cnt_reg[0]/CK (DFFRX4)                            0.00 #     0.00 r
  stage_cnt_reg[0]/Q (DFFRX4)                             0.46       0.46 r
  U63755/Y (CLKINVX12)                                    0.11       0.57 f
  U63753/Y (CLKAND2X12)                                   0.14       0.71 f
  U63752/Y (NAND3X8)                                      0.12       0.82 r
  U63757/Y (BUFX20)                                       0.12       0.94 r
  U63759/Y (BUFX20)                                       0.10       1.05 r
  U63760/Y (CLKBUFX20)                                    0.21       1.25 r
  U64812/Y (BUFX12)                                       0.15       1.40 r
  U78898/Y (BUFX20)                                       0.15       1.55 r
  U97920/Y (INVX3)                                        0.09       1.64 f
  U63482/Y (BUFX20)                                       0.15       1.79 f
  U68403/Y (NAND2XL)                                      0.47       2.26 r
  U67760/Y (OAI2BB1X2)                                    0.22       2.48 f
  U79899/Y (AOI21X2)                                      0.42       2.90 r
  U79898/Y (INVX3)                                        0.49       3.39 f
  U92067/Y (NAND2XL)                                      0.40       3.79 r
  U80174/Y (XOR2X1)                                       0.42       4.20 r
  gt_577_G56/B[1] (polar_decoder_DW_cmp_201)              0.00       4.20 r
  gt_577_G56/U99/Y (CLKINVX1)                             0.31       4.51 f
  gt_577_G56/U103/Y (AOI2BB1X1)                           0.35       4.87 f
  gt_577_G56/U102/Y (AO22X1)                              0.35       5.22 f
  gt_577_G56/U95/Y (AOI221X1)                             0.40       5.62 r
  gt_577_G56/U94/Y (OAI21X2)                              0.16       5.77 f
  gt_577_G56/U80/Y (AOI221X2)                             0.29       6.06 r
  gt_577_G56/U70/Y (OAI21X2)                              0.17       6.23 f
  gt_577_G56/GE_LT_GT_LE (polar_decoder_DW_cmp_201)       0.00       6.23 f
  U87063/Y (BUFX20)                                       0.20       6.43 f
  U62479/Y (CLKINVX20)                                    0.07       6.50 r
  U84339/Y (AO22X4)                                       0.20       6.71 r
  U85956/Y (CLKINVX3)                                     0.12       6.83 f
  add_0_root_add_579_G56_ni/A[1] (polar_decoder_DW01_inc_687)
                                                          0.00       6.83 f
  add_0_root_add_579_G56_ni/U1_1_1/CO (CMPR22X2)          0.23       7.05 f
  add_0_root_add_579_G56_ni/U1_1_2/CO (CMPR22X2)          0.23       7.28 f
  add_0_root_add_579_G56_ni/U1_1_3/CO (ADDHX4)            0.17       7.45 f
  add_0_root_add_579_G56_ni/U1_1_4/CO (ADDHX4)            0.15       7.60 f
  add_0_root_add_579_G56_ni/U1_1_5/CO (ADDHX2)            0.19       7.79 f
  add_0_root_add_579_G56_ni/U1_1_6/CO (ADDHX2)            0.20       7.99 f
  add_0_root_add_579_G56_ni/U1_1_7/CO (ADDHX2)            0.20       8.19 f
  add_0_root_add_579_G56_ni/U1_1_8/CO (ADDHX2)            0.20       8.40 f
  add_0_root_add_579_G56_ni/U1_1_9/CO (ADDHX2)            0.22       8.61 f
  add_0_root_add_579_G56_ni/U1_1_10/CO (ADDHX4)           0.17       8.79 f
  add_0_root_add_579_G56_ni/U1_1_11/CO (ADDHX4)           0.16       8.94 f
  add_0_root_add_579_G56_ni/U1_1_12/CO (ADDHX4)           0.16       9.10 f
  add_0_root_add_579_G56_ni/U1_1_13/S (ADDHX4)            0.10       9.21 r
  add_0_root_add_579_G56_ni/SUM[13] (polar_decoder_DW01_inc_687)
                                                          0.00       9.21 r
  U80885/Y (NAND2X8)                                      0.09       9.30 f
  U85414/Y (NAND2X6)                                      0.11       9.41 r
  U85415/Y (INVX8)                                        0.07       9.47 f
  U85417/Y (OAI222X2)                                     0.21       9.68 r
  stage_buf_6_reg[55][13]/D (DFFRX2)                      0.00       9.68 r
  data arrival time                                                  9.68

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stage_buf_6_reg[55][13]/CK (DFFRX2)                     0.00       9.90 r
  library setup time                                     -0.22       9.68
  data required time                                                 9.68
  --------------------------------------------------------------------------
  data required time                                                 9.68
  data arrival time                                                 -9.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: stage_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage_buf_8_reg[157][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  polar_decoder      tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stage_cnt_reg[0]/CK (DFFRX4)                            0.00 #     0.00 r
  stage_cnt_reg[0]/Q (DFFRX4)                             0.46       0.46 r
  U63755/Y (CLKINVX12)                                    0.11       0.57 f
  U63753/Y (CLKAND2X12)                                   0.14       0.71 f
  U63752/Y (NAND3X8)                                      0.12       0.82 r
  U63757/Y (BUFX20)                                       0.12       0.94 r
  U63759/Y (BUFX20)                                       0.10       1.05 r
  U63761/Y (BUFX20)                                       0.10       1.15 r
  U63770/Y (BUFX16)                                       0.09       1.24 r
  U66406/Y (BUFX20)                                       0.10       1.34 r
  U66405/Y (CLKINVX20)                                    0.07       1.41 f
  U70809/Y (INVX8)                                        0.06       1.47 r
  U64094/Y (CLKBUFX20)                                    0.15       1.61 r
  U72621/Y (INVX12)                                       0.10       1.72 f
  U123285/Y (NAND2X1)                                     0.28       1.99 r
  U91412/Y (NAND2X2)                                      0.18       2.17 f
  U113019/Y (NAND2BX1)                                    0.33       2.50 f
  U91406/Y (NAND2BX2)                                     0.26       2.76 f
  U91402/Y (NAND2BX2)                                     0.24       3.00 f
  U91398/Y (NAND2BX2)                                     0.24       3.24 f
  U86701/Y (NAND2BX2)                                     0.24       3.48 f
  U91390/Y (NAND2BX2)                                     0.24       3.72 f
  U104757/Y (AND2X2)                                      0.24       3.97 f
  U74474/Y (XOR2X2)                                       0.25       4.22 f
  gt_577_G158/B[8] (polar_decoder_DW_cmp_99)              0.00       4.22 f
  gt_577_G158/U81/Y (NOR2X1)                              0.27       4.49 r
  gt_577_G158/U58/Y (OR3X2)                               0.27       4.76 r
  gt_577_G158/U83/Y (OR2X4)                               0.20       4.95 r
  gt_577_G158/U77/Y (NAND3X8)                             0.09       5.05 f
  gt_577_G158/U76/Y (OAI22X4)                             0.17       5.22 r
  gt_577_G158/U72/Y (AOI221X2)                            0.11       5.33 f
  gt_577_G158/U70/Y (OAI21X1)                             0.30       5.63 r
  gt_577_G158/GE_LT_GT_LE (polar_decoder_DW_cmp_99)       0.00       5.63 r
  U67607/Y (BUFX6)                                        0.37       6.00 r
  U62058/Y (INVX20)                                       0.14       6.14 f
  U79190/Y (AOI22X2)                                      0.34       6.48 r
  add_0_root_add_579_G158_ni/A[1] (polar_decoder_DW01_inc_572)
                                                          0.00       6.48 r
  add_0_root_add_579_G158_ni/U1_1_1/CO (ADDHX2)           0.22       6.70 r
  add_0_root_add_579_G158_ni/U1_1_2/CO (ADDHX1)           0.25       6.96 r
  add_0_root_add_579_G158_ni/U1_1_3/CO (ADDHX1)           0.30       7.25 r
  add_0_root_add_579_G158_ni/U1_1_4/CO (ADDHX2)           0.22       7.47 r
  add_0_root_add_579_G158_ni/U1_1_5/CO (ADDHX2)           0.18       7.65 r
  add_0_root_add_579_G158_ni/U1_1_6/CO (ADDHX1)           0.28       7.93 r
  add_0_root_add_579_G158_ni/U1_1_7/CO (ADDHX2)           0.20       8.13 r
  add_0_root_add_579_G158_ni/U1_1_8/CO (ADDHXL)           0.35       8.48 r
  add_0_root_add_579_G158_ni/U1_1_9/CO (ADDHX1)           0.32       8.80 r
  add_0_root_add_579_G158_ni/U1_1_10/CO (ADDHX2)          0.22       9.02 r
  add_0_root_add_579_G158_ni/U1_1_11/CO (ADDHX2)          0.18       9.20 r
  add_0_root_add_579_G158_ni/U2/Y (INVX3)                 0.07       9.27 f
  add_0_root_add_579_G158_ni/SUM[12] (polar_decoder_DW01_inc_572)
                                                          0.00       9.27 f
  U84590/Y (AOI222X2)                                     0.28       9.55 r
  U84589/Y (NAND2X2)                                      0.12       9.67 f
  stage_buf_8_reg[157][12]/D (DFFRX1)                     0.00       9.67 f
  data arrival time                                                  9.67

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stage_buf_8_reg[157][12]/CK (DFFRX1)                    0.00       9.90 r
  library setup time                                     -0.23       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -9.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: stage_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage_buf_7_reg[110][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  polar_decoder      tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stage_cnt_reg[2]/CK (DFFRX4)                            0.00 #     0.00 r
  stage_cnt_reg[2]/Q (DFFRX4)                             0.49       0.49 f
  U88410/Y (CLKAND2X12)                                   0.15       0.64 f
  U90825/Y (NAND2X4)                                      0.10       0.75 r
  U69676/Y (BUFX12)                                       0.12       0.87 r
  U83394/Y (BUFX16)                                       0.10       0.96 r
  U80073/Y (BUFX8)                                        0.12       1.08 r
  U80364/Y (CLKBUFX6)                                     0.19       1.27 r
  U80363/Y (CLKBUFX4)                                     0.24       1.52 r
  U70757/Y (CLKBUFX3)                                     0.18       1.70 r
  U70756/Y (BUFX4)                                        0.24       1.94 r
  U67806/Y (INVX3)                                        0.11       2.04 f
  U67805/Y (BUFX12)                                       0.19       2.23 f
  U81731/Y (AO21X2)                                       0.30       2.53 f
  U132123/Y (BUFX4)                                       0.34       2.87 f
  U86829/Y (NAND2XL)                                      0.35       3.22 r
  U72063/Y (XOR2X1)                                       0.35       3.57 f
  gt_577_G111/A[1] (polar_decoder_DW_cmp_306)             0.00       3.57 f
  gt_577_G111/U291/Y (CLKINVX1)                           0.24       3.81 r
  gt_577_G111/U271/Y (NAND2XL)                            0.20       4.01 f
  gt_577_G111/U262/Y (OA21X2)                             0.24       4.24 f
  gt_577_G111/U278/Y (OA21XL)                             0.36       4.60 f
  gt_577_G111/U277/Y (OA21XL)                             0.41       5.01 f
  gt_577_G111/U269/Y (OA21X4)                             0.24       5.24 f
  gt_577_G111/U247/Y (OA21XL)                             0.37       5.62 f
  gt_577_G111/U268/Y (OA21X4)                             0.25       5.86 f
  gt_577_G111/U267/Y (OA21X4)                             0.20       6.06 f
  gt_577_G111/U256/Y (OAI21X1)                            0.34       6.40 r
  gt_577_G111/U255/Y (AOI21X4)                            0.14       6.54 f
  gt_577_G111/U252/Y (OA21X4)                             0.23       6.77 f
  gt_577_G111/GE_LT_GT_LE (polar_decoder_DW_cmp_306)      0.00       6.77 f
  U78813/Y (BUFX16)                                       0.17       6.94 f
  U85861/Y (MX2X1)                                        0.43       7.38 r
  add_0_root_add_579_G111_ni/A[1] (polar_decoder_DW01_inc_837)
                                                          0.00       7.38 r
  add_0_root_add_579_G111_ni/U66/Y (BUFX6)                0.17       7.55 r
  add_0_root_add_579_G111_ni/U90/Y (NAND2X2)              0.13       7.68 f
  add_0_root_add_579_G111_ni/U88/Y (NOR2X4)               0.17       7.85 r
  add_0_root_add_579_G111_ni/U67/Y (NAND2X1)              0.24       8.09 f
  add_0_root_add_579_G111_ni/U85/Y (INVX3)                0.20       8.29 r
  add_0_root_add_579_G111_ni/U105/Y (XNOR2X1)             0.26       8.54 f
  add_0_root_add_579_G111_ni/SUM[8] (polar_decoder_DW01_inc_837)
                                                          0.00       8.54 f
  U63202/Y (CLKMX2X6)                                     0.24       8.78 f
  U77255/Y (AOI222XL)                                     0.54       9.33 r
  U61515/Y (OAI221X1)                                     0.32       9.64 f
  stage_buf_7_reg[110][8]/D (DFFRX1)                      0.00       9.64 f
  data arrival time                                                  9.64

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stage_buf_7_reg[110][8]/CK (DFFRX1)                     0.00       9.90 r
  library setup time                                     -0.26       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -9.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: stage_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage_buf_8_reg[110][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  polar_decoder      tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stage_cnt_reg[2]/CK (DFFRX4)                            0.00 #     0.00 r
  stage_cnt_reg[2]/Q (DFFRX4)                             0.49       0.49 f
  U88410/Y (CLKAND2X12)                                   0.15       0.64 f
  U90825/Y (NAND2X4)                                      0.10       0.75 r
  U69676/Y (BUFX12)                                       0.12       0.87 r
  U83394/Y (BUFX16)                                       0.10       0.96 r
  U80073/Y (BUFX8)                                        0.12       1.08 r
  U80364/Y (CLKBUFX6)                                     0.19       1.27 r
  U80363/Y (CLKBUFX4)                                     0.24       1.52 r
  U70757/Y (CLKBUFX3)                                     0.18       1.70 r
  U70756/Y (BUFX4)                                        0.24       1.94 r
  U67806/Y (INVX3)                                        0.11       2.04 f
  U67805/Y (BUFX12)                                       0.19       2.23 f
  U81731/Y (AO21X2)                                       0.30       2.53 f
  U132123/Y (BUFX4)                                       0.34       2.87 f
  U86829/Y (NAND2XL)                                      0.35       3.22 r
  U72063/Y (XOR2X1)                                       0.35       3.57 f
  gt_577_G111/A[1] (polar_decoder_DW_cmp_306)             0.00       3.57 f
  gt_577_G111/U291/Y (CLKINVX1)                           0.24       3.81 r
  gt_577_G111/U271/Y (NAND2XL)                            0.20       4.01 f
  gt_577_G111/U262/Y (OA21X2)                             0.24       4.24 f
  gt_577_G111/U278/Y (OA21XL)                             0.36       4.60 f
  gt_577_G111/U277/Y (OA21XL)                             0.41       5.01 f
  gt_577_G111/U269/Y (OA21X4)                             0.24       5.24 f
  gt_577_G111/U247/Y (OA21XL)                             0.37       5.62 f
  gt_577_G111/U268/Y (OA21X4)                             0.25       5.86 f
  gt_577_G111/U267/Y (OA21X4)                             0.20       6.06 f
  gt_577_G111/U256/Y (OAI21X1)                            0.34       6.40 r
  gt_577_G111/U255/Y (AOI21X4)                            0.14       6.54 f
  gt_577_G111/U252/Y (OA21X4)                             0.23       6.77 f
  gt_577_G111/GE_LT_GT_LE (polar_decoder_DW_cmp_306)      0.00       6.77 f
  U78813/Y (BUFX16)                                       0.17       6.94 f
  U85861/Y (MX2X1)                                        0.43       7.38 r
  add_0_root_add_579_G111_ni/A[1] (polar_decoder_DW01_inc_837)
                                                          0.00       7.38 r
  add_0_root_add_579_G111_ni/U66/Y (BUFX6)                0.17       7.55 r
  add_0_root_add_579_G111_ni/U90/Y (NAND2X2)              0.13       7.68 f
  add_0_root_add_579_G111_ni/U88/Y (NOR2X4)               0.17       7.85 r
  add_0_root_add_579_G111_ni/U67/Y (NAND2X1)              0.24       8.09 f
  add_0_root_add_579_G111_ni/U85/Y (INVX3)                0.20       8.29 r
  add_0_root_add_579_G111_ni/U105/Y (XNOR2X1)             0.26       8.54 f
  add_0_root_add_579_G111_ni/SUM[8] (polar_decoder_DW01_inc_837)
                                                          0.00       8.54 f
  U63202/Y (CLKMX2X6)                                     0.24       8.78 f
  U78446/Y (AOI222XL)                                     0.54       9.33 r
  U61514/Y (OAI221X1)                                     0.32       9.64 f
  stage_buf_8_reg[110][8]/D (DFFRX1)                      0.00       9.64 f
  data arrival time                                                  9.64

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stage_buf_8_reg[110][8]/CK (DFFRX1)                     0.00       9.90 r
  library setup time                                     -0.26       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -9.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: stage_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage_buf_2_reg[3][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  polar_decoder      tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stage_cnt_reg[0]/CK (DFFRX4)                            0.00 #     0.00 r
  stage_cnt_reg[0]/Q (DFFRX4)                             0.55       0.55 f
  U63755/Y (CLKINVX12)                                    0.08       0.64 r
  U85522/Y (NAND3BX1)                                     0.26       0.90 r
  U84461/Y (BUFX6)                                        0.18       1.07 r
  U83702/Y (INVX8)                                        0.07       1.14 f
  U83704/Y (CLKBUFX2)                                     0.25       1.40 f
  U69701/Y (BUFX6)                                        0.20       1.59 f
  U85349/Y (BUFX20)                                       0.14       1.73 f
  U98096/Y (INVX3)                                        0.07       1.80 r
  U78996/Y (CLKBUFX8)                                     0.14       1.93 r
  U64188/Y (CLKBUFX20)                                    0.15       2.08 r
  U129627/Y (OA22X1)                                      0.32       2.40 r
  U85184/Y (NAND3BX4)                                     0.23       2.63 f
  U87990/Y (INVXL)                                        0.34       2.97 r
  add_0_root_add_573_G4_ni/A[0] (polar_decoder_DW01_inc_782)
                                                          0.00       2.97 r
  add_0_root_add_573_G4_ni/U120/Y (INVX3)                 0.19       3.16 f
  add_0_root_add_573_G4_ni/U101/Y (NOR2X2)                0.27       3.43 r
  add_0_root_add_573_G4_ni/U109/Y (NAND2X4)               0.14       3.57 f
  add_0_root_add_573_G4_ni/U99/Y (NOR2X2)                 0.26       3.83 r
  add_0_root_add_573_G4_ni/U107/Y (INVX3)                 0.23       4.07 f
  add_0_root_add_573_G4_ni/U152/Y (NOR2X1)                0.24       4.31 r
  add_0_root_add_573_G4_ni/U151/Y (XNOR2X1)               0.27       4.58 f
  add_0_root_add_573_G4_ni/SUM[9] (polar_decoder_DW01_inc_782)
                                                          0.00       4.58 f
  U117138/Y (CLKMX2X2)                                    0.35       4.94 f
  gt_577_G4/A[9] (polar_decoder_DW_cmp_259)               0.00       4.94 f
  gt_577_G4/U179/Y (NAND2XL)                              0.31       5.24 r
  gt_577_G4/U176/Y (OAI21X1)                              0.20       5.44 f
  gt_577_G4/U195/Y (AOI21X1)                              0.34       5.78 r
  gt_577_G4/U125/Y (OAI21X4)                              0.14       5.92 f
  gt_577_G4/U124/Y (AOI21X2)                              0.20       6.12 r
  gt_577_G4/U167/Y (OA21X4)                               0.19       6.31 r
  gt_577_G4/U166/Y (OA21X4)                               0.16       6.47 r
  gt_577_G4/U154/Y (OAI21X4)                              0.09       6.56 f
  gt_577_G4/U153/Y (AOI21X4)                              0.16       6.71 r
  gt_577_G4/U159/Y (OAI21X4)                              0.11       6.82 f
  gt_577_G4/GE_LT_GT_LE (polar_decoder_DW_cmp_259)        0.00       6.82 f
  U87230/Y (BUFX20)                                       0.19       7.01 f
  U82201/Y (MX2X1)                                        0.42       7.44 r
  U74447/Y (CLKINVX1)                                     0.38       7.81 f
  add_0_root_add_579_G4_ni/A[8] (polar_decoder_DW01_inc_778)
                                                          0.00       7.81 f
  add_0_root_add_579_G4_ni/U143/Y (NAND2X4)               0.23       8.05 r
  add_0_root_add_579_G4_ni/U142/Y (NOR2X4)                0.13       8.18 f
  add_0_root_add_579_G4_ni/U121/Y (CLKINVX8)              0.08       8.26 r
  add_0_root_add_579_G4_ni/U155/Y (NOR2X1)                0.09       8.34 f
  add_0_root_add_579_G4_ni/U138/Y (NAND2XL)               0.34       8.68 r
  add_0_root_add_579_G4_ni/U110/Y (XOR2X4)                0.21       8.90 r
  add_0_root_add_579_G4_ni/SUM[14] (polar_decoder_DW01_inc_778)
                                                          0.00       8.90 r
  U65078/Y (MXI2X4)                                       0.20       9.10 f
  U61284/Y (OAI222XL)                                     0.55       9.64 r
  stage_buf_2_reg[3][14]/D (DFFRX2)                       0.00       9.64 r
  data arrival time                                                  9.64

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stage_buf_2_reg[3][14]/CK (DFFRX2)                      0.00       9.90 r
  library setup time                                     -0.26       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -9.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: stage_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage_buf_7_reg[51][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  polar_decoder      tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stage_cnt_reg[1]/CK (DFFRX4)                            0.00 #     0.00 r
  stage_cnt_reg[1]/Q (DFFRX4)                             0.44       0.44 r
  U63754/Y (CLKINVX12)                                    0.11       0.55 f
  U85521/Y (NAND3BX1)                                     0.29       0.85 f
  U65409/Y (BUFX8)                                        0.19       1.04 f
  U65747/Y (INVX8)                                        0.06       1.09 r
  U101553/Y (CLKBUFX3)                                    0.21       1.31 r
  U87045/Y (CLKBUFX2)                                     0.24       1.55 r
  U65458/Y (BUFX20)                                       0.24       1.79 r
  U98598/Y (INVX3)                                        0.12       1.90 f
  U65740/Y (BUFX20)                                       0.17       2.07 f
  U65738/Y (OAI222X2)                                     0.34       2.41 r
  sub_665_G52/B[1] (polar_decoder_DW01_sub_205)           0.00       2.41 r
  sub_665_G52/U6/Y (CLKINVX1)                             0.23       2.63 f
  sub_665_G52/U2_1/CO (ADDFXL)                            0.76       3.40 f
  sub_665_G52/U2_2/CO (ADDFXL)                            0.53       3.92 f
  sub_665_G52/U2_3/CO (ADDFXL)                            0.53       4.45 f
  sub_665_G52/U2_4/CO (ADDFXL)                            0.53       4.98 f
  sub_665_G52/U2_5/CO (ADDFXL)                            0.53       5.51 f
  sub_665_G52/U2_6/CO (ADDFXL)                            0.53       6.03 f
  sub_665_G52/U2_7/CO (ADDFXL)                            0.53       6.56 f
  sub_665_G52/U2_8/CO (ADDFXL)                            0.53       7.09 f
  sub_665_G52/U2_9/CO (ADDFXL)                            0.53       7.62 f
  sub_665_G52/U2_10/CO (ADDFXL)                           0.54       8.15 f
  sub_665_G52/U2_11/CO (ADDFHX2)                          0.28       8.44 f
  sub_665_G52/U2_12/CO (ADDFHX2)                          0.23       8.67 f
  sub_665_G52/U2_13/S (ADDFHX2)                           0.30       8.97 r
  sub_665_G52/DIFF[13] (polar_decoder_DW01_sub_205)       0.00       8.97 r
  U64777/Y (MXI2X4)                                       0.12       9.09 f
  U64776/Y (AOI2BB2XL)                                    0.41       9.50 f
  U85334/Y (OAI211X2)                                     0.21       9.71 r
  stage_buf_7_reg[51][13]/D (DFFRX2)                      0.00       9.71 r
  data arrival time                                                  9.71

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stage_buf_7_reg[51][13]/CK (DFFRX2)                     0.00       9.90 r
  library setup time                                     -0.19       9.71
  data required time                                                 9.71
  --------------------------------------------------------------------------
  data required time                                                 9.71
  data arrival time                                                 -9.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: stage_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage_buf_8_reg[150][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  polar_decoder      tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stage_cnt_reg[0]/CK (DFFRX4)                            0.00 #     0.00 r
  stage_cnt_reg[0]/Q (DFFRX4)                             0.46       0.46 r
  U63755/Y (CLKINVX12)                                    0.11       0.57 f
  U63753/Y (CLKAND2X12)                                   0.14       0.71 f
  U63752/Y (NAND3X8)                                      0.12       0.82 r
  U63757/Y (BUFX20)                                       0.12       0.94 r
  U63759/Y (BUFX20)                                       0.10       1.05 r
  U63761/Y (BUFX20)                                       0.10       1.15 r
  U63770/Y (BUFX16)                                       0.09       1.24 r
  U66406/Y (BUFX20)                                       0.10       1.34 r
  U66405/Y (CLKINVX20)                                    0.07       1.41 f
  U65173/Y (INVX20)                                       0.14       1.55 r
  U97987/Y (INVX3)                                        0.09       1.64 f
  U72618/Y (BUFX6)                                        0.26       1.89 f
  U123686/Y (NAND2X1)                                     0.32       2.21 r
  U91560/Y (NAND2X2)                                      0.18       2.39 f
  U91539/Y (NAND2BX2)                                     0.24       2.63 f
  U91550/Y (NAND2BX2)                                     0.24       2.87 f
  U71846/Y (NAND2BX1)                                     0.33       3.20 f
  U91518/Y (NAND2BX2)                                     0.27       3.47 f
  U87718/Y (NAND2BX4)                                     0.19       3.66 f
  U87719/Y (NAND2BX4)                                     0.17       3.83 f
  U86698/Y (NAND2BX1)                                     0.31       4.15 f
  U86697/Y (NAND2BX1)                                     0.36       4.51 f
  U106185/Y (AND2X2)                                      0.28       4.79 f
  U81151/Y (XOR2X4)                                       0.16       4.95 r
  gt_577_G151/A[10] (polar_decoder_DW_cmp_106)            0.00       4.95 r
  gt_577_G151/U71/Y (CLKINVX1)                            0.32       5.27 f
  gt_577_G151/U74/Y (OAI22X2)                             0.25       5.52 r
  gt_577_G151/U60/Y (AOI221X2)                            0.21       5.73 f
  gt_577_G151/U59/Y (OAI21X4)                             0.19       5.92 r
  gt_577_G151/GE_LT_GT_LE (polar_decoder_DW_cmp_106)      0.00       5.92 r
  U86389/Y (BUFX20)                                       0.18       6.10 r
  U65108/Y (INVX20)                                       0.08       6.18 f
  U75430/Y (AO22X1)                                       0.43       6.61 f
  U66856/Y (CLKINVX6)                                     0.13       6.74 r
  add_0_root_add_579_G151_ni/A[0] (polar_decoder_DW01_inc_565)
                                                          0.00       6.74 r
  add_0_root_add_579_G151_ni/U1_1_1/CO (ADDHX4)           0.17       6.91 r
  add_0_root_add_579_G151_ni/U1_1_2/CO (ADDHX4)           0.14       7.05 r
  add_0_root_add_579_G151_ni/U1_1_3/CO (ADDHX1)           0.24       7.29 r
  add_0_root_add_579_G151_ni/U1_1_4/CO (ADDHX1)           0.30       7.59 r
  add_0_root_add_579_G151_ni/U1_1_5/CO (ADDHX2)           0.24       7.83 r
  add_0_root_add_579_G151_ni/U1_1_6/CO (ADDHX4)           0.16       8.00 r
  add_0_root_add_579_G151_ni/U1_1_7/CO (ADDHX2)           0.17       8.16 r
  add_0_root_add_579_G151_ni/U1_1_8/CO (ADDHX1)           0.25       8.41 r
  add_0_root_add_579_G151_ni/U1_1_9/CO (ADDHX1)           0.30       8.71 r
  add_0_root_add_579_G151_ni/U1_1_10/CO (ADDHX2)          0.21       8.92 r
  add_0_root_add_579_G151_ni/U1_1_11/CO (ADDHX1)          0.26       9.18 r
  add_0_root_add_579_G151_ni/U2/Y (INVX3)                 0.10       9.28 f
  add_0_root_add_579_G151_ni/SUM[12] (polar_decoder_DW01_inc_565)
                                                          0.00       9.28 f
  U66852/Y (AOI222X2)                                     0.29       9.56 r
  U66851/Y (NAND2X2)                                      0.12       9.68 f
  stage_buf_8_reg[150][12]/D (DFFRX1)                     0.00       9.68 f
  data arrival time                                                  9.68

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stage_buf_8_reg[150][12]/CK (DFFRX1)                    0.00       9.90 r
  library setup time                                     -0.22       9.68
  data required time                                                 9.68
  --------------------------------------------------------------------------
  data required time                                                 9.68
  data arrival time                                                 -9.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: stage_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage_buf_5_reg[13][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  polar_decoder      tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stage_cnt_reg[2]/CK (DFFRX4)                            0.00 #     0.00 r
  stage_cnt_reg[2]/Q (DFFRX4)                             0.49       0.49 f
  U88410/Y (CLKAND2X12)                                   0.15       0.64 f
  U90825/Y (NAND2X4)                                      0.10       0.75 r
  U69676/Y (BUFX12)                                       0.12       0.87 r
  U83394/Y (BUFX16)                                       0.10       0.96 r
  U80073/Y (BUFX8)                                        0.12       1.08 r
  U86120/Y (CLKBUFX2)                                     0.28       1.37 r
  U97964/Y (CLKBUFX3)                                     0.21       1.57 r
  U67578/Y (BUFX8)                                        0.17       1.74 r
  U84671/Y (BUFX20)                                       0.15       1.89 r
  U62328/Y (INVX8)                                        0.13       2.03 f
  U96132/Y (AO21XL)                                       0.46       2.49 f
  U61781/Y (AO21X1)                                       0.44       2.93 f
  U129612/Y (AO21X1)                                      0.45       3.38 f
  U86351/Y (AOI21X4)                                      0.26       3.64 r
  U87002/Y (CLKINVX12)                                    0.21       3.84 f
  U92090/Y (NAND2XL)                                      0.30       4.14 r
  U117577/Y (XOR2X1)                                      0.36       4.50 f
  gt_577_G14/A[3] (polar_decoder_DW_cmp_267)              0.00       4.50 f
  gt_577_G14/U302/Y (CLKINVX1)                            0.24       4.74 r
  gt_577_G14/U318/Y (OR2X2)                               0.23       4.97 r
  gt_577_G14/U364/Y (NAND2X1)                             0.13       5.10 f
  gt_577_G14/U327/Y (OA21X2)                              0.32       5.43 f
  gt_577_G14/U343/Y (OA21X4)                              0.21       5.64 f
  gt_577_G14/U329/Y (OA21X4)                              0.21       5.85 f
  gt_577_G14/U342/Y (OA21X4)                              0.20       6.05 f
  gt_577_G14/U308/Y (OA21X2)                              0.29       6.34 f
  gt_577_G14/U340/Y (OA21X4)                              0.24       6.58 f
  gt_577_G14/U339/Y (OAI21X4)                             0.14       6.72 r
  gt_577_G14/U319/Y (AOI21X4)                             0.10       6.82 f
  gt_577_G14/U312/Y (OA21X4)                              0.23       7.05 f
  gt_577_G14/GE_LT_GT_LE (polar_decoder_DW_cmp_267)       0.00       7.05 f
  U84612/Y (BUFX20)                                       0.18       7.23 f
  U73908/Y (CLKMX2X2)                                     0.29       7.52 f
  U73909/Y (CLKINVX1)                                     0.27       7.79 r
  add_0_root_add_579_G14_ni/A[0] (polar_decoder_DW01_inc_798)
                                                          0.00       7.79 r
  add_0_root_add_579_G14_ni/U82/CO (ADDHX4)               0.25       8.04 r
  add_0_root_add_579_G14_ni/U84/Y (CLKAND2X12)            0.19       8.24 r
  add_0_root_add_579_G14_ni/U86/Y (AND2X8)                0.17       8.41 r
  add_0_root_add_579_G14_ni/U85/Y (AND2X8)                0.20       8.60 r
  add_0_root_add_579_G14_ni/U73/Y (MXI2X1)                0.33       8.93 r
  add_0_root_add_579_G14_ni/SUM[14] (polar_decoder_DW01_inc_798)
                                                          0.00       8.93 r
  U63105/Y (MXI2X4)                                       0.22       9.16 f
  U63103/Y (OAI222X4)                                     0.51       9.67 r
  stage_buf_5_reg[13][14]/D (DFFRX1)                      0.00       9.67 r
  data arrival time                                                  9.67

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stage_buf_5_reg[13][14]/CK (DFFRX1)                     0.00       9.90 r
  library setup time                                     -0.23       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -9.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: stage_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage_buf_6_reg[13][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  polar_decoder      tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stage_cnt_reg[2]/CK (DFFRX4)                            0.00 #     0.00 r
  stage_cnt_reg[2]/Q (DFFRX4)                             0.49       0.49 f
  U88410/Y (CLKAND2X12)                                   0.15       0.64 f
  U90825/Y (NAND2X4)                                      0.10       0.75 r
  U69676/Y (BUFX12)                                       0.12       0.87 r
  U83394/Y (BUFX16)                                       0.10       0.96 r
  U80073/Y (BUFX8)                                        0.12       1.08 r
  U86120/Y (CLKBUFX2)                                     0.28       1.37 r
  U97964/Y (CLKBUFX3)                                     0.21       1.57 r
  U67578/Y (BUFX8)                                        0.17       1.74 r
  U84671/Y (BUFX20)                                       0.15       1.89 r
  U62328/Y (INVX8)                                        0.13       2.03 f
  U96132/Y (AO21XL)                                       0.46       2.49 f
  U61781/Y (AO21X1)                                       0.44       2.93 f
  U129612/Y (AO21X1)                                      0.45       3.38 f
  U86351/Y (AOI21X4)                                      0.26       3.64 r
  U87002/Y (CLKINVX12)                                    0.21       3.84 f
  U92090/Y (NAND2XL)                                      0.30       4.14 r
  U117577/Y (XOR2X1)                                      0.36       4.50 f
  gt_577_G14/A[3] (polar_decoder_DW_cmp_267)              0.00       4.50 f
  gt_577_G14/U302/Y (CLKINVX1)                            0.24       4.74 r
  gt_577_G14/U318/Y (OR2X2)                               0.23       4.97 r
  gt_577_G14/U364/Y (NAND2X1)                             0.13       5.10 f
  gt_577_G14/U327/Y (OA21X2)                              0.32       5.43 f
  gt_577_G14/U343/Y (OA21X4)                              0.21       5.64 f
  gt_577_G14/U329/Y (OA21X4)                              0.21       5.85 f
  gt_577_G14/U342/Y (OA21X4)                              0.20       6.05 f
  gt_577_G14/U308/Y (OA21X2)                              0.29       6.34 f
  gt_577_G14/U340/Y (OA21X4)                              0.24       6.58 f
  gt_577_G14/U339/Y (OAI21X4)                             0.14       6.72 r
  gt_577_G14/U319/Y (AOI21X4)                             0.10       6.82 f
  gt_577_G14/U312/Y (OA21X4)                              0.23       7.05 f
  gt_577_G14/GE_LT_GT_LE (polar_decoder_DW_cmp_267)       0.00       7.05 f
  U84612/Y (BUFX20)                                       0.18       7.23 f
  U73908/Y (CLKMX2X2)                                     0.29       7.52 f
  U73909/Y (CLKINVX1)                                     0.27       7.79 r
  add_0_root_add_579_G14_ni/A[0] (polar_decoder_DW01_inc_798)
                                                          0.00       7.79 r
  add_0_root_add_579_G14_ni/U82/CO (ADDHX4)               0.25       8.04 r
  add_0_root_add_579_G14_ni/U84/Y (CLKAND2X12)            0.19       8.24 r
  add_0_root_add_579_G14_ni/U86/Y (AND2X8)                0.17       8.41 r
  add_0_root_add_579_G14_ni/U85/Y (AND2X8)                0.20       8.60 r
  add_0_root_add_579_G14_ni/U73/Y (MXI2X1)                0.33       8.93 r
  add_0_root_add_579_G14_ni/SUM[14] (polar_decoder_DW01_inc_798)
                                                          0.00       8.93 r
  U63105/Y (MXI2X4)                                       0.22       9.16 f
  U63104/Y (OAI222X4)                                     0.51       9.67 r
  stage_buf_6_reg[13][14]/D (DFFRX1)                      0.00       9.67 r
  data arrival time                                                  9.67

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stage_buf_6_reg[13][14]/CK (DFFRX1)                     0.00       9.90 r
  library setup time                                     -0.23       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -9.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: stage_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage_buf_8_reg[7][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  polar_decoder      tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stage_cnt_reg[1]/CK (DFFRX4)                            0.00 #     0.00 r
  stage_cnt_reg[1]/Q (DFFRX4)                             0.54       0.54 f
  U63754/Y (CLKINVX12)                                    0.08       0.63 r
  U85521/Y (NAND3BX1)                                     0.27       0.90 r
  U65409/Y (BUFX8)                                        0.18       1.08 r
  U69991/Y (INVX6)                                        0.07       1.15 f
  U102446/Y (CLKBUFX3)                                    0.21       1.35 f
  U88866/Y (CLKBUFX2)                                     0.32       1.67 f
  U98646/Y (CLKBUFX3)                                     0.29       1.96 f
  U71375/Y (BUFX12)                                       0.17       2.13 f
  U63924/Y (CLKINVX20)                                    0.06       2.19 r
  U63923/Y (CLKINVX20)                                    0.08       2.27 f
  U84149/Y (AO21X4)                                       0.23       2.50 f
  U84148/Y (AO21X4)                                       0.20       2.71 f
  U88415/Y (AO21X2)                                       0.30       3.01 f
  U96022/Y (AO21X4)                                       0.21       3.22 f
  U61389/Y (BUFX12)                                       0.17       3.39 f
  U79672/Y (INVX3)                                        0.42       3.80 r
  U61390/Y (CLKMX2X4)                                     0.36       4.16 f
  gt_577_G8/A[1] (polar_decoder_DW_cmp_261)               0.00       4.16 f
  gt_577_G8/U449/Y (INVXL)                                0.40       4.56 r
  gt_577_G8/U423/Y (AND2XL)                               0.37       4.93 r
  gt_577_G8/U469/Y (AOI21X1)                              0.18       5.11 f
  gt_577_G8/U448/Y (OAI21X2)                              0.24       5.35 r
  gt_577_G8/U416/Y (AOI21X4)                              0.13       5.48 f
  gt_577_G8/U415/Y (OAI21X2)                              0.18       5.66 r
  gt_577_G8/U459/Y (AOI21X1)                              0.18       5.85 f
  gt_577_G8/U417/Y (OAI21X2)                              0.21       6.06 r
  gt_577_G8/U435/Y (AO21X4)                               0.19       6.25 r
  gt_577_G8/U446/Y (OAI2BB1X2)                            0.19       6.44 r
  gt_577_G8/U409/Y (AOI21X4)                              0.11       6.55 f
  gt_577_G8/U413/Y (OAI21X4)                              0.16       6.71 r
  gt_577_G8/U412/Y (AOI21X4)                              0.12       6.83 f
  gt_577_G8/GE_LT_GT_LE (polar_decoder_DW_cmp_261)        0.00       6.83 f
  U84576/Y (BUFX20)                                       0.19       7.01 f
  U82617/Y (MX2X1)                                        0.41       7.42 r
  U102023/Y (CLKINVX1)                                    0.28       7.70 f
  add_0_root_add_579_G8_ni/A[0] (polar_decoder_DW01_inc_784)
                                                          0.00       7.70 f
  add_0_root_add_579_G8_ni/U101/CO (ADDHX2)               0.33       8.03 f
  add_0_root_add_579_G8_ni/U94/Y (AND2X8)                 0.21       8.24 f
  add_0_root_add_579_G8_ni/U86/Y (CLKAND2X12)             0.16       8.40 f
  add_0_root_add_579_G8_ni/U113/Y (MXI2X1)                0.27       8.67 r
  add_0_root_add_579_G8_ni/SUM[9] (polar_decoder_DW01_inc_784)
                                                          0.00       8.67 r
  U83895/Y (CLKMX2X4)                                     0.26       8.92 r
  U75710/Y (INVX3)                                        0.15       9.08 f
  U85796/Y (OA22X2)                                       0.36       9.44 f
  U96045/Y (OAI221X1)                                     0.18       9.62 r
  stage_buf_8_reg[7][9]/D (DFFRX1)                        0.00       9.62 r
  data arrival time                                                  9.62

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stage_buf_8_reg[7][9]/CK (DFFRX1)                       0.00       9.90 r
  library setup time                                     -0.28       9.62
  data required time                                                 9.62
  --------------------------------------------------------------------------
  data required time                                                 9.62
  data arrival time                                                 -9.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: stage_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage_buf_8_reg[145][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  polar_decoder      tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stage_cnt_reg[0]/CK (DFFRX4)                            0.00 #     0.00 r
  stage_cnt_reg[0]/Q (DFFRX4)                             0.46       0.46 r
  U63755/Y (CLKINVX12)                                    0.11       0.57 f
  U63753/Y (CLKAND2X12)                                   0.14       0.71 f
  U63752/Y (NAND3X8)                                      0.12       0.82 r
  U63757/Y (BUFX20)                                       0.12       0.94 r
  U63759/Y (BUFX20)                                       0.10       1.05 r
  U63761/Y (BUFX20)                                       0.10       1.15 r
  U63766/Y (BUFX4)                                        0.17       1.31 r
  U63767/Y (CLKBUFX4)                                     0.23       1.54 r
  U70741/Y (INVX8)                                        0.16       1.70 f
  U86341/Y (NAND2X2)                                      0.18       1.88 r
  U91631/Y (NAND2X2)                                      0.14       2.02 f
  U91628/Y (NAND2BX2)                                     0.24       2.26 f
  U91627/Y (NAND2BX2)                                     0.24       2.50 f
  U91626/Y (NAND2BX2)                                     0.24       2.74 f
  U91630/Y (NAND2BX2)                                     0.24       2.98 f
  U91629/Y (NAND2BX2)                                     0.24       3.22 f
  U86655/Y (NAND2BX2)                                     0.24       3.45 f
  U72670/Y (NAND2BX1)                                     0.33       3.78 f
  U74537/Y (NAND2X1)                                      0.23       4.01 r
  U74536/Y (XNOR2X1)                                      0.39       4.40 r
  gt_577_G146/B[9] (polar_decoder_DW_cmp_111)             0.00       4.40 r
  gt_577_G146/U63/Y (INVX4)                               0.21       4.61 f
  gt_577_G146/U73/Y (OAI222X2)                            0.40       5.01 r
  gt_577_G146/U77/Y (INVX1)                               0.21       5.22 f
  gt_577_G146/U66/Y (AOI221X2)                            0.29       5.51 r
  gt_577_G146/U57/Y (OAI21X2)                             0.15       5.66 f
  gt_577_G146/GE_LT_GT_LE (polar_decoder_DW_cmp_111)      0.00       5.66 f
  U67608/Y (BUFX12)                                       0.20       5.86 f
  U79254/Y (INVX6)                                        0.21       6.07 r
  U84640/Y (AO22X4)                                       0.24       6.31 r
  U79972/Y (INVX3)                                        0.10       6.42 f
  add_0_root_add_579_G146_ni/A[0] (polar_decoder_DW01_inc_560)
                                                          0.00       6.42 f
  add_0_root_add_579_G146_ni/U1_1_1/CO (ADDHX1)           0.25       6.67 f
  add_0_root_add_579_G146_ni/U1_1_2/CO (ADDHX1)           0.26       6.93 f
  add_0_root_add_579_G146_ni/U1_1_3/CO (ADDHX1)           0.26       7.19 f
  add_0_root_add_579_G146_ni/U1_1_4/CO (ADDHX1)           0.26       7.45 f
  add_0_root_add_579_G146_ni/U1_1_5/CO (ADDHX1)           0.26       7.72 f
  add_0_root_add_579_G146_ni/U1_1_6/CO (ADDHX1)           0.28       7.99 f
  add_0_root_add_579_G146_ni/U1_1_7/CO (ADDHX2)           0.22       8.22 f
  add_0_root_add_579_G146_ni/U1_1_8/CO (CMPR22X2)         0.20       8.42 f
  add_0_root_add_579_G146_ni/U1_1_9/CO (ADDHX1)           0.26       8.67 f
  add_0_root_add_579_G146_ni/U1_1_10/CO (ADDHX2)          0.22       8.90 f
  add_0_root_add_579_G146_ni/U1_1_11/CO (ADDHX2)          0.18       9.08 f
  add_0_root_add_579_G146_ni/U1/Y (INVX1)                 0.18       9.26 r
  add_0_root_add_579_G146_ni/SUM[12] (polar_decoder_DW01_inc_560)
                                                          0.00       9.26 r
  U83368/Y (AOI222X2)                                     0.17       9.43 f
  U123872/Y (NAND2X1)                                     0.22       9.65 r
  stage_buf_8_reg[145][12]/D (DFFRX1)                     0.00       9.65 r
  data arrival time                                                  9.65

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stage_buf_8_reg[145][12]/CK (DFFRX1)                    0.00       9.90 r
  library setup time                                     -0.25       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -9.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: stage_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage_buf_8_reg[245][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  polar_decoder      tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stage_cnt_reg[0]/CK (DFFRX4)                            0.00 #     0.00 r
  stage_cnt_reg[0]/Q (DFFRX4)                             0.46       0.46 r
  U63755/Y (CLKINVX12)                                    0.11       0.57 f
  U63753/Y (CLKAND2X12)                                   0.14       0.71 f
  U63752/Y (NAND3X8)                                      0.12       0.82 r
  U63757/Y (BUFX20)                                       0.12       0.94 r
  U63759/Y (BUFX20)                                       0.10       1.05 r
  U63761/Y (BUFX20)                                       0.10       1.15 r
  U63769/Y (BUFX20)                                       0.10       1.24 r
  U65945/Y (CLKBUFX20)                                    0.18       1.43 r
  U97980/Y (INVX3)                                        0.09       1.52 f
  U64239/Y (BUFX20)                                       0.15       1.67 f
  U123627/Y (NAND2X1)                                     0.27       1.95 r
  U91622/Y (NAND2X2)                                      0.17       2.12 f
  U91609/Y (NAND2BX2)                                     0.24       2.36 f
  U91616/Y (NAND2BX2)                                     0.24       2.60 f
  U91603/Y (NAND2BX2)                                     0.24       2.84 f
  U91595/Y (NAND2BX2)                                     0.24       3.08 f
  U87708/Y (NAND2BX4)                                     0.19       3.27 f
  U87710/Y (NAND2BX4)                                     0.17       3.44 f
  U105432/Y (AND2X2)                                      0.24       3.68 f
  U81128/Y (XOR2X4)                                       0.13       3.81 r
  gt_577_G246/A[8] (polar_decoder_DW_cmp_11)              0.00       3.81 r
  gt_577_G246/U66/Y (CLKINVX1)                            0.31       4.12 f
  gt_577_G246/U65/Y (OAI222X1)                            0.50       4.62 r
  gt_577_G246/U78/Y (OAI222X4)                            0.49       5.10 f
  gt_577_G246/U80/Y (OAI22X4)                             0.17       5.27 r
  gt_577_G246/U81/Y (AOI221X2)                            0.12       5.39 f
  gt_577_G246/U72/Y (OAI21X2)                             0.28       5.67 r
  gt_577_G246/GE_LT_GT_LE (polar_decoder_DW_cmp_11)       0.00       5.67 r
  U67630/Y (BUFX16)                                       0.21       5.89 r
  U79282/Y (INVX6)                                        0.17       6.05 f
  U79192/Y (AOI22X2)                                      0.38       6.43 r
  add_0_root_add_579_G246_ni/A[0] (polar_decoder_DW01_inc_654)
                                                          0.00       6.43 r
  add_0_root_add_579_G246_ni/U1_1_1/CO (ADDHX1)           0.30       6.74 r
  add_0_root_add_579_G246_ni/U1_1_2/CO (ADDHX1)           0.27       7.01 r
  add_0_root_add_579_G246_ni/U1_1_3/CO (ADDHX1)           0.27       7.28 r
  add_0_root_add_579_G246_ni/U1_1_4/CO (ADDHX1)           0.27       7.56 r
  add_0_root_add_579_G246_ni/U1_1_5/CO (ADDHX1)           0.30       7.85 r
  add_0_root_add_579_G246_ni/U1_1_6/CO (CMPR22X2)         0.23       8.08 r
  add_0_root_add_579_G246_ni/U1_1_7/CO (CMPR22X2)         0.20       8.28 r
  add_0_root_add_579_G246_ni/U1_1_8/CO (CMPR22X2)         0.19       8.46 r
  add_0_root_add_579_G246_ni/U1_1_9/CO (ADDHX1)           0.28       8.74 r
  add_0_root_add_579_G246_ni/U1_1_10/CO (ADDHX2)          0.22       8.96 r
  add_0_root_add_579_G246_ni/U1_1_11/CO (ADDHX2)          0.18       9.14 r
  add_0_root_add_579_G246_ni/U1/Y (CLKINVX3)              0.10       9.23 f
  add_0_root_add_579_G246_ni/SUM[12] (polar_decoder_DW01_inc_654)
                                                          0.00       9.23 f
  U83310/Y (AOI222X2)                                     0.27       9.50 r
  U78356/Y (NAND2X1)                                      0.16       9.66 f
  stage_buf_8_reg[245][12]/D (DFFRX1)                     0.00       9.66 f
  data arrival time                                                  9.66

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stage_buf_8_reg[245][12]/CK (DFFRX1)                    0.00       9.90 r
  library setup time                                     -0.24       9.66
  data required time                                                 9.66
  --------------------------------------------------------------------------
  data required time                                                 9.66
  data arrival time                                                 -9.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
