// Seed: 1095924879
module module_0 (
    input tri1 id_0,
    output uwire id_1,
    input tri0 id_2,
    output wire id_3,
    input wire id_4,
    input wand id_5,
    input tri0 id_6,
    output supply0 id_7,
    input tri0 id_8,
    input tri1 id_9,
    input tri id_10,
    input tri0 id_11
    , id_17,
    input supply1 id_12,
    input tri0 id_13,
    output supply0 id_14,
    output supply1 id_15
    , id_18
);
  wire id_19;
  wire id_20;
endmodule
module module_1 (
    output supply0 id_0,
    input tri1 id_1,
    input wand id_2,
    input wire id_3,
    input tri0 id_4
);
  xor (id_0, id_1, id_2, id_3);
  module_0(
      id_3, id_0, id_4, id_0, id_3, id_1, id_2, id_0, id_3, id_4, id_2, id_1, id_3, id_3, id_0, id_0
  );
endmodule
