# NMOS 6510 - Zeropage X Indexed Indirect (normal) cycles for ADC/STA/AND/CMP/EOR/LDA etc: shows the PC, PC+1 (offset), dummy DO fetch (before index added), DO+X => absolute low/high, and final data cycle. Provides a simulation link. Notes dummy fetch from direct offset.


PC

Opcode fetch

R

2

PC + 1

New PC low

R

3 (*)

S

Byte from stack

R

4

S

PC high

W

5

S - 1

PC low

W

6

PC + 2

New PC high

R

(*) Dummy fetch from stack

- 86 -

Stack (RTS)
Cycle

Address-Bus

Data-Bus

Read/Write

1

PC

Opcode fetch

R

2 (*1)

PC + 1

Byte after opcode

R

3 (*2)

S

Byte from stack


---
Additional information can be found by searching:
- "zeropage_x_indexed_indirect_rmw_unintended" which expands on related R-M-W unintended variants
