{"Tobias Grosser": [0, ["Polly-ACC Transparent compilation to heterogeneous hardware", ["Tobias Grosser", "Torsten Hoefler"], "https://doi.org/10.1145/2925426.2926286", 0, "ics", 2016]], "Torsten Hoefler": [0, ["Polly-ACC Transparent compilation to heterogeneous hardware", ["Tobias Grosser", "Torsten Hoefler"], "https://doi.org/10.1145/2925426.2926286", 0, "ics", 2016]], "Jianqiao Liu": [0, ["Hybrid CPU-GPU scheduling and execution of tree traversals", ["Jianqiao Liu", "Nikhil Hegde", "Milind Kulkarni"], "https://doi.org/10.1145/2925426.2926261", 0, "ics", 2016]], "Nikhil Hegde": [0, ["Hybrid CPU-GPU scheduling and execution of tree traversals", ["Jianqiao Liu", "Nikhil Hegde", "Milind Kulkarni"], "https://doi.org/10.1145/2925426.2926261", 0, "ics", 2016]], "Milind Kulkarni": [0, ["Hybrid CPU-GPU scheduling and execution of tree traversals", ["Jianqiao Liu", "Nikhil Hegde", "Milind Kulkarni"], "https://doi.org/10.1145/2925426.2926261", 0, "ics", 2016], ["SARVAVID: A Domain Specific Language for Developing Scalable Computational Genomics Applications", ["Kanak Mahadik", "Christopher Wright", "Jinyi Zhang", "Milind Kulkarni", "Saurabh Bagchi", "Somali Chaterji"], "https://doi.org/10.1145/2925426.2926283", 0, "ics", 2016]], "Siddharth Rai": [0, ["Exploiting Dynamic Reuse Probability to Manage Shared Last-level Caches in CPU-GPU Heterogeneous Processors", ["Siddharth Rai", "Mainak Chaudhuri"], "https://doi.org/10.1145/2925426.2926266", 0, "ics", 2016]], "Mainak Chaudhuri": [0, ["Exploiting Dynamic Reuse Probability to Manage Shared Last-level Caches in CPU-GPU Heterogeneous Processors", ["Siddharth Rai", "Mainak Chaudhuri"], "https://doi.org/10.1145/2925426.2926266", 0, "ics", 2016]], "Haris Ribic": [0, ["AEQUITAS: Coordinated Energy Management Across Parallel Applications", ["Haris Ribic", "Yu David Liu"], "https://doi.org/10.1145/2925426.2926260", 0, "ics", 2016]], "Yu David Liu": [0, ["AEQUITAS: Coordinated Energy Management Across Parallel Applications", ["Haris Ribic", "Yu David Liu"], "https://doi.org/10.1145/2925426.2926260", 0, "ics", 2016]], "Dimitrios Chasapis": [0, ["Runtime-Guided Mitigation of Manufacturing Variability in Power-Constrained Multi-Socket NUMA Nodes", ["Dimitrios Chasapis", "Marc Casas", "Miquel Moreto", "Martin Schulz", "Eduard Ayguade", "Jesus Labarta", "Mateo Valero"], "https://doi.org/10.1145/2925426.2926279", 0, "ics", 2016]], "Marc Casas": [0, ["Runtime-Guided Mitigation of Manufacturing Variability in Power-Constrained Multi-Socket NUMA Nodes", ["Dimitrios Chasapis", "Marc Casas", "Miquel Moreto", "Martin Schulz", "Eduard Ayguade", "Jesus Labarta", "Mateo Valero"], "https://doi.org/10.1145/2925426.2926279", 0, "ics", 2016]], "Miquel Moreto": [0, ["Runtime-Guided Mitigation of Manufacturing Variability in Power-Constrained Multi-Socket NUMA Nodes", ["Dimitrios Chasapis", "Marc Casas", "Miquel Moreto", "Martin Schulz", "Eduard Ayguade", "Jesus Labarta", "Mateo Valero"], "https://doi.org/10.1145/2925426.2926279", 0, "ics", 2016]], "Martin Schulz": [0, ["Runtime-Guided Mitigation of Manufacturing Variability in Power-Constrained Multi-Socket NUMA Nodes", ["Dimitrios Chasapis", "Marc Casas", "Miquel Moreto", "Martin Schulz", "Eduard Ayguade", "Jesus Labarta", "Mateo Valero"], "https://doi.org/10.1145/2925426.2926279", 0, "ics", 2016]], "Eduard Ayguade": [0, ["Runtime-Guided Mitigation of Manufacturing Variability in Power-Constrained Multi-Socket NUMA Nodes", ["Dimitrios Chasapis", "Marc Casas", "Miquel Moreto", "Martin Schulz", "Eduard Ayguade", "Jesus Labarta", "Mateo Valero"], "https://doi.org/10.1145/2925426.2926279", 0, "ics", 2016]], "Jesus Labarta": [0, ["Runtime-Guided Mitigation of Manufacturing Variability in Power-Constrained Multi-Socket NUMA Nodes", ["Dimitrios Chasapis", "Marc Casas", "Miquel Moreto", "Martin Schulz", "Eduard Ayguade", "Jesus Labarta", "Mateo Valero"], "https://doi.org/10.1145/2925426.2926279", 0, "ics", 2016]], "Mateo Valero": [0, ["Runtime-Guided Mitigation of Manufacturing Variability in Power-Constrained Multi-Socket NUMA Nodes", ["Dimitrios Chasapis", "Marc Casas", "Miquel Moreto", "Martin Schulz", "Eduard Ayguade", "Jesus Labarta", "Mateo Valero"], "https://doi.org/10.1145/2925426.2926279", 0, "ics", 2016]], "Bilge Acun": [0, ["Variation Among Processors Under Turbo Boost in HPC Systems", ["Bilge Acun", "Phil Miller", "Laxmikant V. Kale"], "https://doi.org/10.1145/2925426.2926289", 0, "ics", 2016]], "Phil Miller": [0, ["Variation Among Processors Under Turbo Boost in HPC Systems", ["Bilge Acun", "Phil Miller", "Laxmikant V. Kale"], "https://doi.org/10.1145/2925426.2926289", 0, "ics", 2016]], "Laxmikant V. Kale": [0, ["Variation Among Processors Under Turbo Boost in HPC Systems", ["Bilge Acun", "Phil Miller", "Laxmikant V. Kale"], "https://doi.org/10.1145/2925426.2926289", 0, "ics", 2016]], "David Fiala": [0, ["Mini-Ckpts: Surviving OS Failures in Persistent Memory", ["David Fiala", "Frank Mueller", "Kurt B. Ferreira", "Christian Engelmann"], "https://doi.org/10.1145/2925426.2926295", 0, "ics", 2016]], "Frank Mueller": [0, ["Mini-Ckpts: Surviving OS Failures in Persistent Memory", ["David Fiala", "Frank Mueller", "Kurt B. Ferreira", "Christian Engelmann"], "https://doi.org/10.1145/2925426.2926295", 0, "ics", 2016]], "Kurt B. Ferreira": [0, ["Mini-Ckpts: Surviving OS Failures in Persistent Memory", ["David Fiala", "Frank Mueller", "Kurt B. Ferreira", "Christian Engelmann"], "https://doi.org/10.1145/2925426.2926295", 0, "ics", 2016]], "Christian Engelmann": [0, ["Mini-Ckpts: Surviving OS Failures in Persistent Memory", ["David Fiala", "Frank Mueller", "Kurt B. Ferreira", "Christian Engelmann"], "https://doi.org/10.1145/2925426.2926295", 0, "ics", 2016]], "Nusrat Sharmin Islam": [0, ["High Performance Design for HDFS with Byte-Addressability of NVM and RDMA", ["Nusrat Sharmin Islam", "Md. Wasi-ur-Rahman", "Xiaoyi Lu", "Dhabaleswar K. Panda"], "https://doi.org/10.1145/2925426.2926290", 0, "ics", 2016]], "Md. Wasi-ur-Rahman": [0, ["High Performance Design for HDFS with Byte-Addressability of NVM and RDMA", ["Nusrat Sharmin Islam", "Md. Wasi-ur-Rahman", "Xiaoyi Lu", "Dhabaleswar K. Panda"], "https://doi.org/10.1145/2925426.2926290", 0, "ics", 2016]], "Xiaoyi Lu": [0, ["High Performance Design for HDFS with Byte-Addressability of NVM and RDMA", ["Nusrat Sharmin Islam", "Md. Wasi-ur-Rahman", "Xiaoyi Lu", "Dhabaleswar K. Panda"], "https://doi.org/10.1145/2925426.2926290", 0, "ics", 2016]], "Dhabaleswar K. Panda": [0, ["High Performance Design for HDFS with Byte-Addressability of NVM and RDMA", ["Nusrat Sharmin Islam", "Md. Wasi-ur-Rahman", "Xiaoyi Lu", "Dhabaleswar K. Panda"], "https://doi.org/10.1145/2925426.2926290", 0, "ics", 2016]], "Amro Awad": [0, ["Write-Aware Management of NVM-based Memory Extensions", ["Amro Awad", "Sergey Blagodurov", "Yan Solihin"], "https://doi.org/10.1145/2925426.2926284", 0, "ics", 2016]], "Sergey Blagodurov": [0, ["Write-Aware Management of NVM-based Memory Extensions", ["Amro Awad", "Sergey Blagodurov", "Yan Solihin"], "https://doi.org/10.1145/2925426.2926284", 0, "ics", 2016]], "Yan Solihin": [0, ["Write-Aware Management of NVM-based Memory Extensions", ["Amro Awad", "Sergey Blagodurov", "Yan Solihin"], "https://doi.org/10.1145/2925426.2926284", 0, "ics", 2016]], "Yang Hu": [0, ["HOPE: Enabling Efficient Service Orchestration in Software-Defined Data Centers", ["Yang Hu", "Chao Li", "Longjun Liu", "Tao Li"], "https://doi.org/10.1145/2925426.2926257", 0, "ics", 2016], ["Towards an Adaptive Multi-Power-Source Datacenter", ["Longjun Liu", "Hongbin Sun", "Chao Li", "Yang Hu", "Nanning Zheng", "Tao Li"], "https://doi.org/10.1145/2925426.2926276", 0, "ics", 2016]], "Chao Li": [0, ["HOPE: Enabling Efficient Service Orchestration in Software-Defined Data Centers", ["Yang Hu", "Chao Li", "Longjun Liu", "Tao Li"], "https://doi.org/10.1145/2925426.2926257", 0, "ics", 2016], ["Towards an Adaptive Multi-Power-Source Datacenter", ["Longjun Liu", "Hongbin Sun", "Chao Li", "Yang Hu", "Nanning Zheng", "Tao Li"], "https://doi.org/10.1145/2925426.2926276", 0, "ics", 2016]], "Longjun Liu": [0, ["HOPE: Enabling Efficient Service Orchestration in Software-Defined Data Centers", ["Yang Hu", "Chao Li", "Longjun Liu", "Tao Li"], "https://doi.org/10.1145/2925426.2926257", 0, "ics", 2016], ["Towards an Adaptive Multi-Power-Source Datacenter", ["Longjun Liu", "Hongbin Sun", "Chao Li", "Yang Hu", "Nanning Zheng", "Tao Li"], "https://doi.org/10.1145/2925426.2926276", 0, "ics", 2016]], "Tao Li": [0, ["HOPE: Enabling Efficient Service Orchestration in Software-Defined Data Centers", ["Yang Hu", "Chao Li", "Longjun Liu", "Tao Li"], "https://doi.org/10.1145/2925426.2926257", 0, "ics", 2016], ["Towards an Adaptive Multi-Power-Source Datacenter", ["Longjun Liu", "Hongbin Sun", "Chao Li", "Yang Hu", "Nanning Zheng", "Tao Li"], "https://doi.org/10.1145/2925426.2926276", 0, "ics", 2016], ["Scheduling Tasks with Mixed Timing Constraints in GPU-Powered Real-Time Systems", ["Yunlong Xu", "Rui Wang", "Tao Li", "Mingcong Song", "Lan Gao", "Zhongzhi Luan", "Depei Qian"], "https://doi.org/10.1145/2925426.2926265", 0, "ics", 2016]], "Hongbin Sun": [0.2802835553884506, ["Towards an Adaptive Multi-Power-Source Datacenter", ["Longjun Liu", "Hongbin Sun", "Chao Li", "Yang Hu", "Nanning Zheng", "Tao Li"], "https://doi.org/10.1145/2925426.2926276", 0, "ics", 2016]], "Nanning Zheng": [0, ["Towards an Adaptive Multi-Power-Source Datacenter", ["Longjun Liu", "Hongbin Sun", "Chao Li", "Yang Hu", "Nanning Zheng", "Tao Li"], "https://doi.org/10.1145/2925426.2926276", 0, "ics", 2016]], "Xu Zhou": [0, ["GreenGear: Leveraging and Managing Server Heterogeneity for Improving Energy Efficiency in Green Data Centers", ["Xu Zhou", "Haoran Cai", "Qiang Cao", "Hong Jiang", "Lei Tian", "Changsheng Xie"], "https://doi.org/10.1145/2925426.2926272", 0, "ics", 2016]], "Haoran Cai": [0, ["GreenGear: Leveraging and Managing Server Heterogeneity for Improving Energy Efficiency in Green Data Centers", ["Xu Zhou", "Haoran Cai", "Qiang Cao", "Hong Jiang", "Lei Tian", "Changsheng Xie"], "https://doi.org/10.1145/2925426.2926272", 0, "ics", 2016]], "Qiang Cao": [0, ["GreenGear: Leveraging and Managing Server Heterogeneity for Improving Energy Efficiency in Green Data Centers", ["Xu Zhou", "Haoran Cai", "Qiang Cao", "Hong Jiang", "Lei Tian", "Changsheng Xie"], "https://doi.org/10.1145/2925426.2926272", 0, "ics", 2016]], "Hong Jiang": [0, ["GreenGear: Leveraging and Managing Server Heterogeneity for Improving Energy Efficiency in Green Data Centers", ["Xu Zhou", "Haoran Cai", "Qiang Cao", "Hong Jiang", "Lei Tian", "Changsheng Xie"], "https://doi.org/10.1145/2925426.2926272", 0, "ics", 2016], ["GCaR: Garbage Collection aware Cache Management with Improved Performance for Flash-based SSDs", ["Suzhen Wu", "Yanping Lin", "Bo Mao", "Hong Jiang"], "https://doi.org/10.1145/2925426.2926263", 0, "ics", 2016]], "Lei Tian": [0, ["GreenGear: Leveraging and Managing Server Heterogeneity for Improving Energy Efficiency in Green Data Centers", ["Xu Zhou", "Haoran Cai", "Qiang Cao", "Hong Jiang", "Lei Tian", "Changsheng Xie"], "https://doi.org/10.1145/2925426.2926272", 0, "ics", 2016]], "Changsheng Xie": [0, ["GreenGear: Leveraging and Managing Server Heterogeneity for Improving Energy Efficiency in Green Data Centers", ["Xu Zhou", "Haoran Cai", "Qiang Cao", "Hong Jiang", "Lei Tian", "Changsheng Xie"], "https://doi.org/10.1145/2925426.2926272", 0, "ics", 2016]], "Hameedah Sultan": [0, ["Noise Aware Scheduling in Data Centers", ["Hameedah Sultan", "Arpit Katiyar", "Smruti R. Sarangi"], "https://doi.org/10.1145/2925426.2926268", 0, "ics", 2016]], "Arpit Katiyar": [0, ["Noise Aware Scheduling in Data Centers", ["Hameedah Sultan", "Arpit Katiyar", "Smruti R. Sarangi"], "https://doi.org/10.1145/2925426.2926268", 0, "ics", 2016]], "Smruti R. Sarangi": [0, ["Noise Aware Scheduling in Data Centers", ["Hameedah Sultan", "Arpit Katiyar", "Smruti R. Sarangi"], "https://doi.org/10.1145/2925426.2926268", 0, "ics", 2016]], "Guoyang Chen": [0, ["Coherence-Free Multiview: Enabling Reference-Discerning Data Placement on GPU", ["Guoyang Chen", "Xipeng Shen"], "https://doi.org/10.1145/2925426.2926277", 0, "ics", 2016]], "Xipeng Shen": [0, ["Coherence-Free Multiview: Enabling Reference-Discerning Data Placement on GPU", ["Guoyang Chen", "Xipeng Shen"], "https://doi.org/10.1145/2925426.2926277", 0, "ics", 2016]], "Ang Li": [0, ["SFU-Driven Transparent Approximation Acceleration on GPUs", ["Ang Li", "Shuaiwen Leon Song", "Mark Wijtvliet", "Akash Kumar", "Henk Corporaal"], "https://doi.org/10.1145/2925426.2926255", 0, "ics", 2016]], "Shuaiwen Leon Song": [3.180665106294889e-11, ["SFU-Driven Transparent Approximation Acceleration on GPUs", ["Ang Li", "Shuaiwen Leon Song", "Mark Wijtvliet", "Akash Kumar", "Henk Corporaal"], "https://doi.org/10.1145/2925426.2926255", 0, "ics", 2016], ["Tag-Split Cache for Efficient GPGPU Cache Utilization", ["Lingda Li", "Ari B. Hayes", "Shuaiwen Leon Song", "Eddy Z. Zhang"], "https://doi.org/10.1145/2925426.2926253", 0, "ics", 2016]], "Mark Wijtvliet": [0, ["SFU-Driven Transparent Approximation Acceleration on GPUs", ["Ang Li", "Shuaiwen Leon Song", "Mark Wijtvliet", "Akash Kumar", "Henk Corporaal"], "https://doi.org/10.1145/2925426.2926255", 0, "ics", 2016]], "Akash Kumar": [0, ["SFU-Driven Transparent Approximation Acceleration on GPUs", ["Ang Li", "Shuaiwen Leon Song", "Mark Wijtvliet", "Akash Kumar", "Henk Corporaal"], "https://doi.org/10.1145/2925426.2926255", 0, "ics", 2016]], "Henk Corporaal": [0, ["SFU-Driven Transparent Approximation Acceleration on GPUs", ["Ang Li", "Shuaiwen Leon Song", "Mark Wijtvliet", "Akash Kumar", "Henk Corporaal"], "https://doi.org/10.1145/2925426.2926255", 0, "ics", 2016]], "Peng Jiang": [0, ["Reusing Data Reorganization for Efficient SIMD Parallelization of Adaptive Irregular Applications", ["Peng Jiang", "Linchuan Chen", "Gagan Agrawal"], "https://doi.org/10.1145/2925426.2926285", 0, "ics", 2016]], "Linchuan Chen": [0, ["Reusing Data Reorganization for Efficient SIMD Parallelization of Adaptive Irregular Applications", ["Peng Jiang", "Linchuan Chen", "Gagan Agrawal"], "https://doi.org/10.1145/2925426.2926285", 0, "ics", 2016]], "Gagan Agrawal": [0, ["Reusing Data Reorganization for Efficient SIMD Parallelization of Adaptive Irregular Applications", ["Peng Jiang", "Linchuan Chen", "Gagan Agrawal"], "https://doi.org/10.1145/2925426.2926285", 0, "ics", 2016]], "Xuehai Qian": [0, ["SReplay: Deterministic Sub-Group Replay for One-Sided Communication", ["Xuehai Qian", "Koushik Sen", "Paul Hargrove", "Costin Iancu"], "https://doi.org/10.1145/2925426.2926264", 0, "ics", 2016]], "Koushik Sen": [0, ["SReplay: Deterministic Sub-Group Replay for One-Sided Communication", ["Xuehai Qian", "Koushik Sen", "Paul Hargrove", "Costin Iancu"], "https://doi.org/10.1145/2925426.2926264", 0, "ics", 2016]], "Paul Hargrove": [0, ["SReplay: Deterministic Sub-Group Replay for One-Sided Communication", ["Xuehai Qian", "Koushik Sen", "Paul Hargrove", "Costin Iancu"], "https://doi.org/10.1145/2925426.2926264", 0, "ics", 2016]], "Costin Iancu": [0, ["SReplay: Deterministic Sub-Group Replay for One-Sided Communication", ["Xuehai Qian", "Koushik Sen", "Paul Hargrove", "Costin Iancu"], "https://doi.org/10.1145/2925426.2926264", 0, "ics", 2016]], "Konstantina Mitropoulou": [0, ["Lynx: Using OS and Hardware Support for Fast Fine-Grained Inter-Core Communication", ["Konstantina Mitropoulou", "Vasileios Porpodas", "Xiaochun Zhang", "Timothy M. Jones"], "https://doi.org/10.1145/2925426.2926274", 0, "ics", 2016]], "Vasileios Porpodas": [0, ["Lynx: Using OS and Hardware Support for Fast Fine-Grained Inter-Core Communication", ["Konstantina Mitropoulou", "Vasileios Porpodas", "Xiaochun Zhang", "Timothy M. Jones"], "https://doi.org/10.1145/2925426.2926274", 0, "ics", 2016]], "Xiaochun Zhang": [0, ["Lynx: Using OS and Hardware Support for Fast Fine-Grained Inter-Core Communication", ["Konstantina Mitropoulou", "Vasileios Porpodas", "Xiaochun Zhang", "Timothy M. Jones"], "https://doi.org/10.1145/2925426.2926274", 0, "ics", 2016]], "Timothy M. Jones": [0, ["Lynx: Using OS and Hardware Support for Fast Fine-Grained Inter-Core Communication", ["Konstantina Mitropoulou", "Vasileios Porpodas", "Xiaochun Zhang", "Timothy M. Jones"], "https://doi.org/10.1145/2925426.2926274", 0, "ics", 2016], ["Graph Prefetching Using Data Structure Knowledge", ["Sam Ainsworth", "Timothy M. Jones"], "https://doi.org/10.1145/2925426.2926254", 0, "ics", 2016]], "Yuan Yao": [0, ["Efficient Timestamp-Based Cache Coherence Protocol for Many-Core Architectures", ["Yuan Yao", "Guanhua Wang", "Zhiguo Ge", "Tulika Mitra", "Wenzhi Chen", "Naxin Zhang"], "https://doi.org/10.1145/2925426.2926270", 0, "ics", 2016]], "Guanhua Wang": [2.5111291379609213e-09, ["Efficient Timestamp-Based Cache Coherence Protocol for Many-Core Architectures", ["Yuan Yao", "Guanhua Wang", "Zhiguo Ge", "Tulika Mitra", "Wenzhi Chen", "Naxin Zhang"], "https://doi.org/10.1145/2925426.2926270", 0, "ics", 2016]], "Zhiguo Ge": [0, ["Efficient Timestamp-Based Cache Coherence Protocol for Many-Core Architectures", ["Yuan Yao", "Guanhua Wang", "Zhiguo Ge", "Tulika Mitra", "Wenzhi Chen", "Naxin Zhang"], "https://doi.org/10.1145/2925426.2926270", 0, "ics", 2016]], "Tulika Mitra": [0, ["Efficient Timestamp-Based Cache Coherence Protocol for Many-Core Architectures", ["Yuan Yao", "Guanhua Wang", "Zhiguo Ge", "Tulika Mitra", "Wenzhi Chen", "Naxin Zhang"], "https://doi.org/10.1145/2925426.2926270", 0, "ics", 2016]], "Wenzhi Chen": [0, ["Efficient Timestamp-Based Cache Coherence Protocol for Many-Core Architectures", ["Yuan Yao", "Guanhua Wang", "Zhiguo Ge", "Tulika Mitra", "Wenzhi Chen", "Naxin Zhang"], "https://doi.org/10.1145/2925426.2926270", 0, "ics", 2016]], "Naxin Zhang": [0, ["Efficient Timestamp-Based Cache Coherence Protocol for Many-Core Architectures", ["Yuan Yao", "Guanhua Wang", "Zhiguo Ge", "Tulika Mitra", "Wenzhi Chen", "Naxin Zhang"], "https://doi.org/10.1145/2925426.2926270", 0, "ics", 2016]], "Linnan Wang": [0.0008867846627254039, ["BLASX: A High Performance Level-3 BLAS Library for Heterogeneous Multi-GPU Computing", ["Linnan Wang", "Wei Wu", "Zenglin Xu", "Jianxiong Xiao", "Yi Yang"], "https://doi.org/10.1145/2925426.2926256", 0, "ics", 2016]], "Wei Wu": [0.00018742435349849984, ["BLASX: A High Performance Level-3 BLAS Library for Heterogeneous Multi-GPU Computing", ["Linnan Wang", "Wei Wu", "Zenglin Xu", "Jianxiong Xiao", "Yi Yang"], "https://doi.org/10.1145/2925426.2926256", 0, "ics", 2016]], "Zenglin Xu": [0, ["BLASX: A High Performance Level-3 BLAS Library for Heterogeneous Multi-GPU Computing", ["Linnan Wang", "Wei Wu", "Zenglin Xu", "Jianxiong Xiao", "Yi Yang"], "https://doi.org/10.1145/2925426.2926256", 0, "ics", 2016]], "Jianxiong Xiao": [0, ["BLASX: A High Performance Level-3 BLAS Library for Heterogeneous Multi-GPU Computing", ["Linnan Wang", "Wei Wu", "Zenglin Xu", "Jianxiong Xiao", "Yi Yang"], "https://doi.org/10.1145/2925426.2926256", 0, "ics", 2016]], "Yi Yang": [0.00034603855601744726, ["BLASX: A High Performance Level-3 BLAS Library for Heterogeneous Multi-GPU Computing", ["Linnan Wang", "Wei Wu", "Zenglin Xu", "Jianxiong Xiao", "Yi Yang"], "https://doi.org/10.1145/2925426.2926256", 0, "ics", 2016]], "Snehasish Kumar": [0, ["Peruse and Profit: Estimating the Accelerability of Loops", ["Snehasish Kumar", "Vijayalakshmi Srinivasan", "Amirali Sharifian", "Nick Sumner", "Arrvindh Shriraman"], "https://doi.org/10.1145/2925426.2926269", 0, "ics", 2016]], "Vijayalakshmi Srinivasan": [0, ["Peruse and Profit: Estimating the Accelerability of Loops", ["Snehasish Kumar", "Vijayalakshmi Srinivasan", "Amirali Sharifian", "Nick Sumner", "Arrvindh Shriraman"], "https://doi.org/10.1145/2925426.2926269", 0, "ics", 2016]], "Amirali Sharifian": [0, ["Peruse and Profit: Estimating the Accelerability of Loops", ["Snehasish Kumar", "Vijayalakshmi Srinivasan", "Amirali Sharifian", "Nick Sumner", "Arrvindh Shriraman"], "https://doi.org/10.1145/2925426.2926269", 0, "ics", 2016]], "Nick Sumner": [0, ["Peruse and Profit: Estimating the Accelerability of Loops", ["Snehasish Kumar", "Vijayalakshmi Srinivasan", "Amirali Sharifian", "Nick Sumner", "Arrvindh Shriraman"], "https://doi.org/10.1145/2925426.2926269", 0, "ics", 2016]], "Arrvindh Shriraman": [0, ["Peruse and Profit: Estimating the Accelerability of Loops", ["Snehasish Kumar", "Vijayalakshmi Srinivasan", "Amirali Sharifian", "Nick Sumner", "Arrvindh Shriraman"], "https://doi.org/10.1145/2925426.2926269", 0, "ics", 2016]], "Nadav Chachmon": [0, ["Simulation and Analysis Engine for Scale-Out Workloads", ["Nadav Chachmon", "Daniel Richins", "Robert S. Cohn", "Magnus Christensson", "Wenzhi Cui", "Vijay Janapa Reddi"], "https://doi.org/10.1145/2925426.2926293", 0, "ics", 2016]], "Daniel Richins": [0, ["Simulation and Analysis Engine for Scale-Out Workloads", ["Nadav Chachmon", "Daniel Richins", "Robert S. Cohn", "Magnus Christensson", "Wenzhi Cui", "Vijay Janapa Reddi"], "https://doi.org/10.1145/2925426.2926293", 0, "ics", 2016]], "Robert S. Cohn": [0, ["Simulation and Analysis Engine for Scale-Out Workloads", ["Nadav Chachmon", "Daniel Richins", "Robert S. Cohn", "Magnus Christensson", "Wenzhi Cui", "Vijay Janapa Reddi"], "https://doi.org/10.1145/2925426.2926293", 0, "ics", 2016]], "Magnus Christensson": [0, ["Simulation and Analysis Engine for Scale-Out Workloads", ["Nadav Chachmon", "Daniel Richins", "Robert S. Cohn", "Magnus Christensson", "Wenzhi Cui", "Vijay Janapa Reddi"], "https://doi.org/10.1145/2925426.2926293", 0, "ics", 2016]], "Wenzhi Cui": [0, ["Simulation and Analysis Engine for Scale-Out Workloads", ["Nadav Chachmon", "Daniel Richins", "Robert S. Cohn", "Magnus Christensson", "Wenzhi Cui", "Vijay Janapa Reddi"], "https://doi.org/10.1145/2925426.2926293", 0, "ics", 2016]], "Vijay Janapa Reddi": [0, ["Simulation and Analysis Engine for Scale-Out Workloads", ["Nadav Chachmon", "Daniel Richins", "Robert S. Cohn", "Magnus Christensson", "Wenzhi Cui", "Vijay Janapa Reddi"], "https://doi.org/10.1145/2925426.2926293", 0, "ics", 2016], ["Barrier-Aware Warp Scheduling for Throughput Processors", ["Yuxi Liu", "Zhibin Yu", "Lieven Eeckhout", "Vijay Janapa Reddi", "Yingwei Luo", "Xiaolin Wang", "Zhenlin Wang", "Cheng-Zhong Xu"], "https://doi.org/10.1145/2925426.2926267", 0, "ics", 2016]], "Patrick Judd": [0, ["Proteus: Exploiting Numerical Precision Variability in Deep Neural Networks", ["Patrick Judd", "Jorge Albericio", "Tayler H. Hetherington", "Tor M. Aamodt", "Natalie D. Enright Jerger", "Andreas Moshovos"], "https://doi.org/10.1145/2925426.2926294", 0, "ics", 2016]], "Jorge Albericio": [0, ["Proteus: Exploiting Numerical Precision Variability in Deep Neural Networks", ["Patrick Judd", "Jorge Albericio", "Tayler H. Hetherington", "Tor M. Aamodt", "Natalie D. Enright Jerger", "Andreas Moshovos"], "https://doi.org/10.1145/2925426.2926294", 0, "ics", 2016]], "Tayler H. Hetherington": [0, ["Proteus: Exploiting Numerical Precision Variability in Deep Neural Networks", ["Patrick Judd", "Jorge Albericio", "Tayler H. Hetherington", "Tor M. Aamodt", "Natalie D. Enright Jerger", "Andreas Moshovos"], "https://doi.org/10.1145/2925426.2926294", 0, "ics", 2016]], "Tor M. Aamodt": [0, ["Proteus: Exploiting Numerical Precision Variability in Deep Neural Networks", ["Patrick Judd", "Jorge Albericio", "Tayler H. Hetherington", "Tor M. Aamodt", "Natalie D. Enright Jerger", "Andreas Moshovos"], "https://doi.org/10.1145/2925426.2926294", 0, "ics", 2016]], "Natalie D. Enright Jerger": [0, ["Proteus: Exploiting Numerical Precision Variability in Deep Neural Networks", ["Patrick Judd", "Jorge Albericio", "Tayler H. Hetherington", "Tor M. Aamodt", "Natalie D. Enright Jerger", "Andreas Moshovos"], "https://doi.org/10.1145/2925426.2926294", 0, "ics", 2016]], "Andreas Moshovos": [0, ["Proteus: Exploiting Numerical Precision Variability in Deep Neural Networks", ["Patrick Judd", "Jorge Albericio", "Tayler H. Hetherington", "Tor M. Aamodt", "Natalie D. Enright Jerger", "Andreas Moshovos"], "https://doi.org/10.1145/2925426.2926294", 0, "ics", 2016]], "Fei Lei": [0, ["Galaxyfly: A Novel Family of Flexible-Radix Low-Diameter Topologies for Large-Scales Interconnection Networks", ["Fei Lei", "Dezun Dong", "Xiangke Liao", "Xing Su", "Cunlu Li"], "https://doi.org/10.1145/2925426.2926275", 0, "ics", 2016]], "Dezun Dong": [0.0007396088331006467, ["Galaxyfly: A Novel Family of Flexible-Radix Low-Diameter Topologies for Large-Scales Interconnection Networks", ["Fei Lei", "Dezun Dong", "Xiangke Liao", "Xing Su", "Cunlu Li"], "https://doi.org/10.1145/2925426.2926275", 0, "ics", 2016]], "Xiangke Liao": [0, ["Galaxyfly: A Novel Family of Flexible-Radix Low-Diameter Topologies for Large-Scales Interconnection Networks", ["Fei Lei", "Dezun Dong", "Xiangke Liao", "Xing Su", "Cunlu Li"], "https://doi.org/10.1145/2925426.2926275", 0, "ics", 2016]], "Xing Su": [0, ["Galaxyfly: A Novel Family of Flexible-Radix Low-Diameter Topologies for Large-Scales Interconnection Networks", ["Fei Lei", "Dezun Dong", "Xiangke Liao", "Xing Su", "Cunlu Li"], "https://doi.org/10.1145/2925426.2926275", 0, "ics", 2016]], "Cunlu Li": [0, ["Galaxyfly: A Novel Family of Flexible-Radix Low-Diameter Topologies for Large-Scales Interconnection Networks", ["Fei Lei", "Dezun Dong", "Xiangke Liao", "Xing Su", "Cunlu Li"], "https://doi.org/10.1145/2925426.2926275", 0, "ics", 2016]], "Zhiying Li": [0, ["Replichard: Towards Tradeoff between Consistency and Performance for Metadata", ["Zhiying Li", "Ruini Xue", "Lixiang Ao"], "https://doi.org/10.1145/2925426.2926292", 0, "ics", 2016]], "Ruini Xue": [0, ["Replichard: Towards Tradeoff between Consistency and Performance for Metadata", ["Zhiying Li", "Ruini Xue", "Lixiang Ao"], "https://doi.org/10.1145/2925426.2926292", 0, "ics", 2016]], "Lixiang Ao": [0, ["Replichard: Towards Tradeoff between Consistency and Performance for Metadata", ["Zhiying Li", "Ruini Xue", "Lixiang Ao"], "https://doi.org/10.1145/2925426.2926292", 0, "ics", 2016]], "Albert Esteve": [0, ["TokenTLB: A Token-Based Page Classification Approach", ["Albert Esteve", "Alberto Ros", "Antonio Robles", "Maria Engracia Gomez", "Jose Duato"], "https://doi.org/10.1145/2925426.2926280", 0, "ics", 2016]], "Alberto Ros": [0, ["TokenTLB: A Token-Based Page Classification Approach", ["Albert Esteve", "Alberto Ros", "Antonio Robles", "Maria Engracia Gomez", "Jose Duato"], "https://doi.org/10.1145/2925426.2926280", 0, "ics", 2016]], "Antonio Robles": [0, ["TokenTLB: A Token-Based Page Classification Approach", ["Albert Esteve", "Alberto Ros", "Antonio Robles", "Maria Engracia Gomez", "Jose Duato"], "https://doi.org/10.1145/2925426.2926280", 0, "ics", 2016]], "Maria Engracia Gomez": [0, ["TokenTLB: A Token-Based Page Classification Approach", ["Albert Esteve", "Alberto Ros", "Antonio Robles", "Maria Engracia Gomez", "Jose Duato"], "https://doi.org/10.1145/2925426.2926280", 0, "ics", 2016]], "Jose Duato": [0, ["TokenTLB: A Token-Based Page Classification Approach", ["Albert Esteve", "Alberto Ros", "Antonio Robles", "Maria Engracia Gomez", "Jose Duato"], "https://doi.org/10.1145/2925426.2926280", 0, "ics", 2016]], "Emilio G. Cota": [0, ["Exploiting Private Local Memories to Reduce the Opportunity Cost of Accelerator Integration", ["Emilio G. Cota", "Paolo Mantovani", "Luca P. Carloni"], "https://doi.org/10.1145/2925426.2926258", 0, "ics", 2016]], "Paolo Mantovani": [0, ["Exploiting Private Local Memories to Reduce the Opportunity Cost of Accelerator Integration", ["Emilio G. Cota", "Paolo Mantovani", "Luca P. Carloni"], "https://doi.org/10.1145/2925426.2926258", 0, "ics", 2016]], "Luca P. Carloni": [0, ["Exploiting Private Local Memories to Reduce the Opportunity Cost of Accelerator Integration", ["Emilio G. Cota", "Paolo Mantovani", "Luca P. Carloni"], "https://doi.org/10.1145/2925426.2926258", 0, "ics", 2016]], "Suzhen Wu": [2.3992296149799586e-08, ["GCaR: Garbage Collection aware Cache Management with Improved Performance for Flash-based SSDs", ["Suzhen Wu", "Yanping Lin", "Bo Mao", "Hong Jiang"], "https://doi.org/10.1145/2925426.2926263", 0, "ics", 2016]], "Yanping Lin": [0, ["GCaR: Garbage Collection aware Cache Management with Improved Performance for Flash-based SSDs", ["Suzhen Wu", "Yanping Lin", "Bo Mao", "Hong Jiang"], "https://doi.org/10.1145/2925426.2926263", 0, "ics", 2016]], "Bo Mao": [0, ["GCaR: Garbage Collection aware Cache Management with Improved Performance for Flash-based SSDs", ["Suzhen Wu", "Yanping Lin", "Bo Mao", "Hong Jiang"], "https://doi.org/10.1145/2925426.2926263", 0, "ics", 2016]], "Changdae Kim": [0.9947121143341064, ["Fairness-oriented OS Scheduling Support for Multicore Systems", ["Changdae Kim", "Jaehyuk Huh"], "https://doi.org/10.1145/2925426.2926262", 0, "ics", 2016]], "Jaehyuk Huh": [1, ["Fairness-oriented OS Scheduling Support for Multicore Systems", ["Changdae Kim", "Jaehyuk Huh"], "https://doi.org/10.1145/2925426.2926262", 0, "ics", 2016]], "Yunlong Xu": [0, ["Scheduling Tasks with Mixed Timing Constraints in GPU-Powered Real-Time Systems", ["Yunlong Xu", "Rui Wang", "Tao Li", "Mingcong Song", "Lan Gao", "Zhongzhi Luan", "Depei Qian"], "https://doi.org/10.1145/2925426.2926265", 0, "ics", 2016]], "Rui Wang": [0.0352767538279295, ["Scheduling Tasks with Mixed Timing Constraints in GPU-Powered Real-Time Systems", ["Yunlong Xu", "Rui Wang", "Tao Li", "Mingcong Song", "Lan Gao", "Zhongzhi Luan", "Depei Qian"], "https://doi.org/10.1145/2925426.2926265", 0, "ics", 2016]], "Mingcong Song": [9.97455686047033e-06, ["Scheduling Tasks with Mixed Timing Constraints in GPU-Powered Real-Time Systems", ["Yunlong Xu", "Rui Wang", "Tao Li", "Mingcong Song", "Lan Gao", "Zhongzhi Luan", "Depei Qian"], "https://doi.org/10.1145/2925426.2926265", 0, "ics", 2016]], "Lan Gao": [0, ["Scheduling Tasks with Mixed Timing Constraints in GPU-Powered Real-Time Systems", ["Yunlong Xu", "Rui Wang", "Tao Li", "Mingcong Song", "Lan Gao", "Zhongzhi Luan", "Depei Qian"], "https://doi.org/10.1145/2925426.2926265", 0, "ics", 2016]], "Zhongzhi Luan": [0, ["Scheduling Tasks with Mixed Timing Constraints in GPU-Powered Real-Time Systems", ["Yunlong Xu", "Rui Wang", "Tao Li", "Mingcong Song", "Lan Gao", "Zhongzhi Luan", "Depei Qian"], "https://doi.org/10.1145/2925426.2926265", 0, "ics", 2016]], "Depei Qian": [0, ["Scheduling Tasks with Mixed Timing Constraints in GPU-Powered Real-Time Systems", ["Yunlong Xu", "Rui Wang", "Tao Li", "Mingcong Song", "Lan Gao", "Zhongzhi Luan", "Depei Qian"], "https://doi.org/10.1145/2925426.2926265", 0, "ics", 2016]], "Mehmet E. Belviranli": [0, ["CuMAS: Data Transfer Aware Multi-Application Scheduling for Shared GPUs", ["Mehmet E. Belviranli", "Farzad Khorasani", "Laxmi N. Bhuyan", "Rajiv Gupta"], "https://doi.org/10.1145/2925426.2926271", 0, "ics", 2016]], "Farzad Khorasani": [0, ["CuMAS: Data Transfer Aware Multi-Application Scheduling for Shared GPUs", ["Mehmet E. Belviranli", "Farzad Khorasani", "Laxmi N. Bhuyan", "Rajiv Gupta"], "https://doi.org/10.1145/2925426.2926271", 0, "ics", 2016]], "Laxmi N. Bhuyan": [0, ["CuMAS: Data Transfer Aware Multi-Application Scheduling for Shared GPUs", ["Mehmet E. Belviranli", "Farzad Khorasani", "Laxmi N. Bhuyan", "Rajiv Gupta"], "https://doi.org/10.1145/2925426.2926271", 0, "ics", 2016]], "Rajiv Gupta": [0, ["CuMAS: Data Transfer Aware Multi-Application Scheduling for Shared GPUs", ["Mehmet E. Belviranli", "Farzad Khorasani", "Laxmi N. Bhuyan", "Rajiv Gupta"], "https://doi.org/10.1145/2925426.2926271", 0, "ics", 2016]], "Saeed Maleki": [0, ["DSMR: A Parallel Algorithm for Single-Source Shortest Path Problem", ["Saeed Maleki", "Donald Nguyen", "Andrew Lenharth", "Maria Jesus Garzaran", "David A. Padua", "Keshav Pingali"], "https://doi.org/10.1145/2925426.2926287", 0, "ics", 2016]], "Donald Nguyen": [0, ["DSMR: A Parallel Algorithm for Single-Source Shortest Path Problem", ["Saeed Maleki", "Donald Nguyen", "Andrew Lenharth", "Maria Jesus Garzaran", "David A. Padua", "Keshav Pingali"], "https://doi.org/10.1145/2925426.2926287", 0, "ics", 2016]], "Andrew Lenharth": [0, ["DSMR: A Parallel Algorithm for Single-Source Shortest Path Problem", ["Saeed Maleki", "Donald Nguyen", "Andrew Lenharth", "Maria Jesus Garzaran", "David A. Padua", "Keshav Pingali"], "https://doi.org/10.1145/2925426.2926287", 0, "ics", 2016]], "Maria Jesus Garzaran": [0, ["DSMR: A Parallel Algorithm for Single-Source Shortest Path Problem", ["Saeed Maleki", "Donald Nguyen", "Andrew Lenharth", "Maria Jesus Garzaran", "David A. Padua", "Keshav Pingali"], "https://doi.org/10.1145/2925426.2926287", 0, "ics", 2016]], "David A. Padua": [0, ["DSMR: A Parallel Algorithm for Single-Source Shortest Path Problem", ["Saeed Maleki", "Donald Nguyen", "Andrew Lenharth", "Maria Jesus Garzaran", "David A. Padua", "Keshav Pingali"], "https://doi.org/10.1145/2925426.2926287", 0, "ics", 2016]], "Keshav Pingali": [0, ["DSMR: A Parallel Algorithm for Single-Source Shortest Path Problem", ["Saeed Maleki", "Donald Nguyen", "Andrew Lenharth", "Maria Jesus Garzaran", "David A. Padua", "Keshav Pingali"], "https://doi.org/10.1145/2925426.2926287", 0, "ics", 2016]], "Hao Wang": [0.05930126644670963, ["Parallel Transposition of Sparse Data Structures", ["Hao Wang", "Weifeng Liu", "Kaixi Hou", "Wu-chun Feng"], "https://doi.org/10.1145/2925426.2926291", 0, "ics", 2016]], "Weifeng Liu": [0, ["Parallel Transposition of Sparse Data Structures", ["Hao Wang", "Weifeng Liu", "Kaixi Hou", "Wu-chun Feng"], "https://doi.org/10.1145/2925426.2926291", 0, "ics", 2016]], "Kaixi Hou": [0, ["Parallel Transposition of Sparse Data Structures", ["Hao Wang", "Weifeng Liu", "Kaixi Hou", "Wu-chun Feng"], "https://doi.org/10.1145/2925426.2926291", 0, "ics", 2016]], "Wu-chun Feng": [0, ["Parallel Transposition of Sparse Data Structures", ["Hao Wang", "Weifeng Liu", "Kaixi Hou", "Wu-chun Feng"], "https://doi.org/10.1145/2925426.2926291", 0, "ics", 2016]], "Kanak Mahadik": [0, ["SARVAVID: A Domain Specific Language for Developing Scalable Computational Genomics Applications", ["Kanak Mahadik", "Christopher Wright", "Jinyi Zhang", "Milind Kulkarni", "Saurabh Bagchi", "Somali Chaterji"], "https://doi.org/10.1145/2925426.2926283", 0, "ics", 2016]], "Christopher Wright": [0, ["SARVAVID: A Domain Specific Language for Developing Scalable Computational Genomics Applications", ["Kanak Mahadik", "Christopher Wright", "Jinyi Zhang", "Milind Kulkarni", "Saurabh Bagchi", "Somali Chaterji"], "https://doi.org/10.1145/2925426.2926283", 0, "ics", 2016]], "Jinyi Zhang": [0, ["SARVAVID: A Domain Specific Language for Developing Scalable Computational Genomics Applications", ["Kanak Mahadik", "Christopher Wright", "Jinyi Zhang", "Milind Kulkarni", "Saurabh Bagchi", "Somali Chaterji"], "https://doi.org/10.1145/2925426.2926283", 0, "ics", 2016]], "Saurabh Bagchi": [0, ["SARVAVID: A Domain Specific Language for Developing Scalable Computational Genomics Applications", ["Kanak Mahadik", "Christopher Wright", "Jinyi Zhang", "Milind Kulkarni", "Saurabh Bagchi", "Somali Chaterji"], "https://doi.org/10.1145/2925426.2926283", 0, "ics", 2016]], "Somali Chaterji": [0, ["SARVAVID: A Domain Specific Language for Developing Scalable Computational Genomics Applications", ["Kanak Mahadik", "Christopher Wright", "Jinyi Zhang", "Milind Kulkarni", "Saurabh Bagchi", "Somali Chaterji"], "https://doi.org/10.1145/2925426.2926283", 0, "ics", 2016]], "Eli Ben-Sasson": [0, ["Fast Multiplication in Binary Fields on GPUs via Register Cache", ["Eli Ben-Sasson", "Matan Hamilis", "Mark Silberstein", "Eran Tromer"], "https://doi.org/10.1145/2925426.2926259", 0, "ics", 2016]], "Matan Hamilis": [0, ["Fast Multiplication in Binary Fields on GPUs via Register Cache", ["Eli Ben-Sasson", "Matan Hamilis", "Mark Silberstein", "Eran Tromer"], "https://doi.org/10.1145/2925426.2926259", 0, "ics", 2016]], "Mark Silberstein": [0, ["Fast Multiplication in Binary Fields on GPUs via Register Cache", ["Eli Ben-Sasson", "Matan Hamilis", "Mark Silberstein", "Eran Tromer"], "https://doi.org/10.1145/2925426.2926259", 0, "ics", 2016]], "Eran Tromer": [0, ["Fast Multiplication in Binary Fields on GPUs via Register Cache", ["Eli Ben-Sasson", "Matan Hamilis", "Mark Silberstein", "Eran Tromer"], "https://doi.org/10.1145/2925426.2926259", 0, "ics", 2016]], "Pham Nguyen Quang Anh": [1.9038469134535774e-09, ["Balanced Hashing and Efficient GPU Sparse General Matrix-Matrix Multiplication", ["Pham Nguyen Quang Anh", "Rui Fan", "Yonggang Wen"], "https://doi.org/10.1145/2925426.2926273", 0, "ics", 2016]], "Rui Fan": [0, ["Balanced Hashing and Efficient GPU Sparse General Matrix-Matrix Multiplication", ["Pham Nguyen Quang Anh", "Rui Fan", "Yonggang Wen"], "https://doi.org/10.1145/2925426.2926273", 0, "ics", 2016]], "Yonggang Wen": [0, ["Balanced Hashing and Efficient GPU Sparse General Matrix-Matrix Multiplication", ["Pham Nguyen Quang Anh", "Rui Fan", "Yonggang Wen"], "https://doi.org/10.1145/2925426.2926273", 0, "ics", 2016]], "Daniele Buono": [0, ["Optimizing Sparse Matrix-Vector Multiplication for Large-Scale Data Analytics", ["Daniele Buono", "Fabrizio Petrini", "Fabio Checconi", "Xing Liu", "Xinyu Que", "Chris Long", "Tai-Ching Tuan"], "https://doi.org/10.1145/2925426.2926278", 0, "ics", 2016]], "Fabrizio Petrini": [0, ["Optimizing Sparse Matrix-Vector Multiplication for Large-Scale Data Analytics", ["Daniele Buono", "Fabrizio Petrini", "Fabio Checconi", "Xing Liu", "Xinyu Que", "Chris Long", "Tai-Ching Tuan"], "https://doi.org/10.1145/2925426.2926278", 0, "ics", 2016]], "Fabio Checconi": [0, ["Optimizing Sparse Matrix-Vector Multiplication for Large-Scale Data Analytics", ["Daniele Buono", "Fabrizio Petrini", "Fabio Checconi", "Xing Liu", "Xinyu Que", "Chris Long", "Tai-Ching Tuan"], "https://doi.org/10.1145/2925426.2926278", 0, "ics", 2016]], "Xing Liu": [0, ["Optimizing Sparse Matrix-Vector Multiplication for Large-Scale Data Analytics", ["Daniele Buono", "Fabrizio Petrini", "Fabio Checconi", "Xing Liu", "Xinyu Que", "Chris Long", "Tai-Ching Tuan"], "https://doi.org/10.1145/2925426.2926278", 0, "ics", 2016]], "Xinyu Que": [0, ["Optimizing Sparse Matrix-Vector Multiplication for Large-Scale Data Analytics", ["Daniele Buono", "Fabrizio Petrini", "Fabio Checconi", "Xing Liu", "Xinyu Que", "Chris Long", "Tai-Ching Tuan"], "https://doi.org/10.1145/2925426.2926278", 0, "ics", 2016]], "Chris Long": [0, ["Optimizing Sparse Matrix-Vector Multiplication for Large-Scale Data Analytics", ["Daniele Buono", "Fabrizio Petrini", "Fabio Checconi", "Xing Liu", "Xinyu Que", "Chris Long", "Tai-Ching Tuan"], "https://doi.org/10.1145/2925426.2926278", 0, "ics", 2016]], "Tai-Ching Tuan": [0, ["Optimizing Sparse Matrix-Vector Multiplication for Large-Scale Data Analytics", ["Daniele Buono", "Fabrizio Petrini", "Fabio Checconi", "Xing Liu", "Xinyu Que", "Chris Long", "Tai-Ching Tuan"], "https://doi.org/10.1145/2925426.2926278", 0, "ics", 2016]], "Sanyam Mehta": [0, ["TurboTiling: Leveraging Prefetching to Boost Performance of Tiled Codes", ["Sanyam Mehta", "Rajat Garg", "Nishad Trivedi", "Pen-Chung Yew"], "https://doi.org/10.1145/2925426.2926288", 0, "ics", 2016]], "Rajat Garg": [0, ["TurboTiling: Leveraging Prefetching to Boost Performance of Tiled Codes", ["Sanyam Mehta", "Rajat Garg", "Nishad Trivedi", "Pen-Chung Yew"], "https://doi.org/10.1145/2925426.2926288", 0, "ics", 2016]], "Nishad Trivedi": [0, ["TurboTiling: Leveraging Prefetching to Boost Performance of Tiled Codes", ["Sanyam Mehta", "Rajat Garg", "Nishad Trivedi", "Pen-Chung Yew"], "https://doi.org/10.1145/2925426.2926288", 0, "ics", 2016]], "Pen-Chung Yew": [0, ["TurboTiling: Leveraging Prefetching to Boost Performance of Tiled Codes", ["Sanyam Mehta", "Rajat Garg", "Nishad Trivedi", "Pen-Chung Yew"], "https://doi.org/10.1145/2925426.2926288", 0, "ics", 2016]], "Sam Ainsworth": [0, ["Graph Prefetching Using Data Structure Knowledge", ["Sam Ainsworth", "Timothy M. Jones"], "https://doi.org/10.1145/2925426.2926254", 0, "ics", 2016]], "Reena Panda": [0, ["Prefetching Techniques for Near-memory Throughput Processors", ["Reena Panda", "Yasuko Eckert", "Nuwan Jayasena", "Onur Kayiran", "Michael Boyer", "Lizy Kurian John"], "https://doi.org/10.1145/2925426.2926282", 0, "ics", 2016]], "Yasuko Eckert": [0, ["Prefetching Techniques for Near-memory Throughput Processors", ["Reena Panda", "Yasuko Eckert", "Nuwan Jayasena", "Onur Kayiran", "Michael Boyer", "Lizy Kurian John"], "https://doi.org/10.1145/2925426.2926282", 0, "ics", 2016]], "Nuwan Jayasena": [0, ["Prefetching Techniques for Near-memory Throughput Processors", ["Reena Panda", "Yasuko Eckert", "Nuwan Jayasena", "Onur Kayiran", "Michael Boyer", "Lizy Kurian John"], "https://doi.org/10.1145/2925426.2926282", 0, "ics", 2016]], "Onur Kayiran": [0, ["Prefetching Techniques for Near-memory Throughput Processors", ["Reena Panda", "Yasuko Eckert", "Nuwan Jayasena", "Onur Kayiran", "Michael Boyer", "Lizy Kurian John"], "https://doi.org/10.1145/2925426.2926282", 0, "ics", 2016]], "Michael Boyer": [0, ["Prefetching Techniques for Near-memory Throughput Processors", ["Reena Panda", "Yasuko Eckert", "Nuwan Jayasena", "Onur Kayiran", "Michael Boyer", "Lizy Kurian John"], "https://doi.org/10.1145/2925426.2926282", 0, "ics", 2016]], "Lizy Kurian John": [0, ["Prefetching Techniques for Near-memory Throughput Processors", ["Reena Panda", "Yasuko Eckert", "Nuwan Jayasena", "Onur Kayiran", "Michael Boyer", "Lizy Kurian John"], "https://doi.org/10.1145/2925426.2926282", 0, "ics", 2016]], "Mohammad Abdel-Majeed": [0, ["Origami: Folding Warps for Energy Efficient GPUs", ["Mohammad Abdel-Majeed", "Daniel Wong", "Justin Kuang", "Murali Annavaram"], "https://doi.org/10.1145/2925426.2926281", 0, "ics", 2016]], "Daniel Wong": [0, ["Origami: Folding Warps for Energy Efficient GPUs", ["Mohammad Abdel-Majeed", "Daniel Wong", "Justin Kuang", "Murali Annavaram"], "https://doi.org/10.1145/2925426.2926281", 0, "ics", 2016]], "Justin Kuang": [0, ["Origami: Folding Warps for Energy Efficient GPUs", ["Mohammad Abdel-Majeed", "Daniel Wong", "Justin Kuang", "Murali Annavaram"], "https://doi.org/10.1145/2925426.2926281", 0, "ics", 2016]], "Murali Annavaram": [0, ["Origami: Folding Warps for Energy Efficient GPUs", ["Mohammad Abdel-Majeed", "Daniel Wong", "Justin Kuang", "Murali Annavaram"], "https://doi.org/10.1145/2925426.2926281", 0, "ics", 2016]], "Yuxi Liu": [0, ["Barrier-Aware Warp Scheduling for Throughput Processors", ["Yuxi Liu", "Zhibin Yu", "Lieven Eeckhout", "Vijay Janapa Reddi", "Yingwei Luo", "Xiaolin Wang", "Zhenlin Wang", "Cheng-Zhong Xu"], "https://doi.org/10.1145/2925426.2926267", 0, "ics", 2016]], "Zhibin Yu": [2.887727714551147e-05, ["Barrier-Aware Warp Scheduling for Throughput Processors", ["Yuxi Liu", "Zhibin Yu", "Lieven Eeckhout", "Vijay Janapa Reddi", "Yingwei Luo", "Xiaolin Wang", "Zhenlin Wang", "Cheng-Zhong Xu"], "https://doi.org/10.1145/2925426.2926267", 0, "ics", 2016]], "Lieven Eeckhout": [0, ["Barrier-Aware Warp Scheduling for Throughput Processors", ["Yuxi Liu", "Zhibin Yu", "Lieven Eeckhout", "Vijay Janapa Reddi", "Yingwei Luo", "Xiaolin Wang", "Zhenlin Wang", "Cheng-Zhong Xu"], "https://doi.org/10.1145/2925426.2926267", 0, "ics", 2016]], "Yingwei Luo": [0, ["Barrier-Aware Warp Scheduling for Throughput Processors", ["Yuxi Liu", "Zhibin Yu", "Lieven Eeckhout", "Vijay Janapa Reddi", "Yingwei Luo", "Xiaolin Wang", "Zhenlin Wang", "Cheng-Zhong Xu"], "https://doi.org/10.1145/2925426.2926267", 0, "ics", 2016]], "Xiaolin Wang": [4.5885055754979476e-09, ["Barrier-Aware Warp Scheduling for Throughput Processors", ["Yuxi Liu", "Zhibin Yu", "Lieven Eeckhout", "Vijay Janapa Reddi", "Yingwei Luo", "Xiaolin Wang", "Zhenlin Wang", "Cheng-Zhong Xu"], "https://doi.org/10.1145/2925426.2926267", 0, "ics", 2016]], "Zhenlin Wang": [1.5441422807072058e-08, ["Barrier-Aware Warp Scheduling for Throughput Processors", ["Yuxi Liu", "Zhibin Yu", "Lieven Eeckhout", "Vijay Janapa Reddi", "Yingwei Luo", "Xiaolin Wang", "Zhenlin Wang", "Cheng-Zhong Xu"], "https://doi.org/10.1145/2925426.2926267", 0, "ics", 2016]], "Cheng-Zhong Xu": [0, ["Barrier-Aware Warp Scheduling for Throughput Processors", ["Yuxi Liu", "Zhibin Yu", "Lieven Eeckhout", "Vijay Janapa Reddi", "Yingwei Luo", "Xiaolin Wang", "Zhenlin Wang", "Cheng-Zhong Xu"], "https://doi.org/10.1145/2925426.2926267", 0, "ics", 2016]], "Lingda Li": [0, ["Tag-Split Cache for Efficient GPGPU Cache Utilization", ["Lingda Li", "Ari B. Hayes", "Shuaiwen Leon Song", "Eddy Z. Zhang"], "https://doi.org/10.1145/2925426.2926253", 0, "ics", 2016]], "Ari B. Hayes": [0, ["Tag-Split Cache for Efficient GPGPU Cache Utilization", ["Lingda Li", "Ari B. Hayes", "Shuaiwen Leon Song", "Eddy Z. Zhang"], "https://doi.org/10.1145/2925426.2926253", 0, "ics", 2016]], "Eddy Z. Zhang": [0, ["Tag-Split Cache for Efficient GPGPU Cache Utilization", ["Lingda Li", "Ari B. Hayes", "Shuaiwen Leon Song", "Eddy Z. Zhang"], "https://doi.org/10.1145/2925426.2926253", 0, "ics", 2016]]}