

================================================================
== Vitis HLS Report for 'compute_add_Pipeline_VITIS_LOOP_106_1'
================================================================
* Date:           Mon Mar 27 18:22:37 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        krnl_vadd
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.267 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  1000003|  1000003|  3.333 ms|  3.333 ms|  1000003|  1000003|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_106_1  |  1000001|  1000001|         3|          1|          1|  1000000|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      107|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       54|     -|
|Register             |        -|      -|      101|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      101|      161|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |accum_1_fu_104_p2          |         +|   0|  0|  39|          32|          32|
    |i_1_fu_90_p2               |         +|   0|  0|  38|          31|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_n          |       and|   0|  0|   2|           2|           2|
    |ap_int_blocking_n          |       and|   0|  0|   2|           2|           2|
    |ap_str_blocking_n          |       and|   0|  0|   2|           2|           2|
    |icmp_ln106_fu_84_p2        |      icmp|   0|  0|  20|          32|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 107|         103|          74|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |accum_fu_40              |   9|          2|   32|         64|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load  |   9|          2|   31|         62|
    |i_fu_44                  |   9|          2|   31|         62|
    |in1_stream_blk_n         |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   97|        194|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |accum_fu_40                       |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_44                           |  31|   0|   31|          0|
    |icmp_ln106_reg_133                |   1|   0|    1|          0|
    |in1_stream_read_reg_137           |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 101|   0|  101|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+---------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+---------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  compute_add_Pipeline_VITIS_LOOP_106_1|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  compute_add_Pipeline_VITIS_LOOP_106_1|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  compute_add_Pipeline_VITIS_LOOP_106_1|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  compute_add_Pipeline_VITIS_LOOP_106_1|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  compute_add_Pipeline_VITIS_LOOP_106_1|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  compute_add_Pipeline_VITIS_LOOP_106_1|  return value|
|ap_ext_blocking_n          |  out|    1|  ap_ctrl_hs|  compute_add_Pipeline_VITIS_LOOP_106_1|  return value|
|ap_str_blocking_n          |  out|    1|  ap_ctrl_hs|  compute_add_Pipeline_VITIS_LOOP_106_1|  return value|
|ap_int_blocking_n          |  out|    1|  ap_ctrl_hs|  compute_add_Pipeline_VITIS_LOOP_106_1|  return value|
|in1_stream_dout            |   in|   32|     ap_fifo|                             in1_stream|       pointer|
|in1_stream_num_data_valid  |   in|    2|     ap_fifo|                             in1_stream|       pointer|
|in1_stream_fifo_cap        |   in|    2|     ap_fifo|                             in1_stream|       pointer|
|in1_stream_empty_n         |   in|    1|     ap_fifo|                             in1_stream|       pointer|
|in1_stream_read            |  out|    1|     ap_fifo|                             in1_stream|       pointer|
|size_load                  |   in|   32|     ap_none|                              size_load|        scalar|
|accum_out                  |  out|   32|      ap_vld|                              accum_out|       pointer|
|accum_out_ap_vld           |  out|    1|      ap_vld|                              accum_out|       pointer|
+---------------------------+-----+-----+------------+---------------------------------------+--------------+

