Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Jun 24 12:08:53 2022
| Host         : Seapup-dell running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file zeabus_hydrophone_timing_summary_routed.rpt -pb zeabus_hydrophone_timing_summary_routed.pb -rpx zeabus_hydrophone_timing_summary_routed.rpx -warn_on_violation
| Design       : zeabus_hydrophone
| Device       : 7a15t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (26)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 10 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.303      -31.280                     22                 2404        0.047        0.000                      0                 2404        7.313        0.000                       0                  1217  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clk_in     {0.000 19.231}     38.462          26.000          
  adc_clk  {-6.160 1.653}     15.625          63.999          
  pll_fb   {0.000 19.231}     38.462          26.000          
  sys_clk  {0.000 7.813}      15.625          63.999          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                         14.171        0.000                       0                     2  
  adc_clk                                                                                                                                                      13.470        0.000                       0                     2  
  pll_fb                                                                                                                                                       14.171        0.000                       0                     2  
  sys_clk          -3.303      -31.280                     22                 2368        0.047        0.000                      0                 2368        7.313        0.000                       0                  1211  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_clk       sys_clk             0.626        0.000                      0                   30        1.238        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk            sys_clk                  6.534        0.000                      0                    6        1.372        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 19.231 }
Period(ns):         38.462
Sources:            { clk_in }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         38.462      36.307     BUFGCTRL_X0Y2   clock_buf/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         38.462      37.213     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        38.462      14.171     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            5.000         19.231      14.231     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            5.000         19.231      14.231     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            5.000         19.231      14.231     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            5.000         19.231      14.231     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { -6.160 1.653 }
Period(ns):         15.625
Sources:            { PLLE2_BASE_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         15.625      13.470     BUFGCTRL_X0Y1   CLKB_2_OBUF_BUFG_inst/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         15.625      14.376     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       15.625      144.375    PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb
  To Clock:  pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb
Waveform(ns):       { 0.000 19.231 }
Period(ns):         38.462
Sources:            { PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         38.462      37.213     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         38.462      37.213     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        38.462      14.171     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       38.462      121.538    PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           22  Failing Endpoints,  Worst Slack       -3.303ns,  Total Violation      -31.280ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.303ns  (required time - arrival time)
  Source:                 slave_fifo/SLCS_reg/C
                            (falling edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            SLCS
                            (output port clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            7.813ns  (sys_clk rise@15.625ns - sys_clk fall@7.813ns)
  Data Path Delay:        5.689ns  (logic 4.023ns (70.722%)  route 1.666ns (29.278%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 20.539 - 15.625 ) 
    Source Clock Delay      (SCD):    8.605ns = ( 16.417 - 7.813 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     9.276 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.247    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.343 f  clock_buf/O
                         net (fo=1, routed)           1.598    12.942    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    13.030 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655    14.685    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.781 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        1.636    16.417    slave_fifo/ifclk_out_OBUF_BUFG
    SLICE_X0Y9           FDSE                                         r  slave_fifo/SLCS_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDSE (Prop_fdse_C_Q)         0.459    16.876 r  slave_fifo/SLCS_reg/Q
                         net (fo=1, routed)           1.666    18.542    SLCS_OBUF
    U12                  OBUF (Prop_obuf_I_O)         3.564    22.106 r  SLCS_OBUF_inst/O
                         net (fo=0)                   0.000    22.106    SLCS
    U12                                                               r  SLCS (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         clock pessimism              0.303    20.842    
                         clock uncertainty           -0.039    20.803    
                         output delay                -2.000    18.803    
  -------------------------------------------------------------------
                         required time                         18.803    
                         arrival time                         -22.106    
  -------------------------------------------------------------------
                         slack                                 -3.303    

Slack (VIOLATED) :        -3.271ns  (required time - arrival time)
  Source:                 slave_fifo/A0_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            A[0]
                            (output port clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            7.813ns  (sys_clk rise@15.625ns - sys_clk fall@7.813ns)
  Data Path Delay:        5.659ns  (logic 3.996ns (70.619%)  route 1.663ns (29.381%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 20.539 - 15.625 ) 
    Source Clock Delay      (SCD):    8.602ns = ( 16.414 - 7.813 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     9.276 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.247    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.343 f  clock_buf/O
                         net (fo=1, routed)           1.598    12.942    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    13.030 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655    14.685    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.781 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        1.633    16.414    slave_fifo/ifclk_out_OBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  slave_fifo/A0_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.459    16.873 r  slave_fifo/A0_reg/Q
                         net (fo=1, routed)           1.663    18.536    A_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.537    22.074 r  A_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.074    A[0]
    U16                                                               r  A[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         clock pessimism              0.303    20.842    
                         clock uncertainty           -0.039    20.803    
                         output delay                -2.000    18.803    
  -------------------------------------------------------------------
                         required time                         18.803    
                         arrival time                         -22.074    
  -------------------------------------------------------------------
                         slack                                 -3.271    

Slack (VIOLATED) :        -3.164ns  (required time - arrival time)
  Source:                 slave_fifo/SLRD_reg/C
                            (falling edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            SLRD
                            (output port clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            7.813ns  (sys_clk rise@15.625ns - sys_clk fall@7.813ns)
  Data Path Delay:        5.550ns  (logic 4.020ns (72.439%)  route 1.530ns (27.561%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 20.539 - 15.625 ) 
    Source Clock Delay      (SCD):    8.605ns = ( 16.417 - 7.813 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     9.276 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.247    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.343 f  clock_buf/O
                         net (fo=1, routed)           1.598    12.942    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    13.030 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655    14.685    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.781 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        1.636    16.417    slave_fifo/ifclk_out_OBUF_BUFG
    SLICE_X1Y9           FDSE                                         r  slave_fifo/SLRD_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDSE (Prop_fdse_C_Q)         0.459    16.876 r  slave_fifo/SLRD_reg/Q
                         net (fo=1, routed)           1.530    18.406    SLRD_OBUF
    V12                  OBUF (Prop_obuf_I_O)         3.561    21.967 r  SLRD_OBUF_inst/O
                         net (fo=0)                   0.000    21.967    SLRD
    V12                                                               r  SLRD (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         clock pessimism              0.303    20.842    
                         clock uncertainty           -0.039    20.803    
                         output delay                -2.000    18.803    
  -------------------------------------------------------------------
                         required time                         18.803    
                         arrival time                         -21.967    
  -------------------------------------------------------------------
                         slack                                 -3.164    

Slack (VIOLATED) :        -3.157ns  (required time - arrival time)
  Source:                 slave_fifo/PKTEND_reg/C
                            (falling edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            PKTEND
                            (output port clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            7.813ns  (sys_clk rise@15.625ns - sys_clk fall@7.813ns)
  Data Path Delay:        5.541ns  (logic 4.008ns (72.333%)  route 1.533ns (27.667%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 20.539 - 15.625 ) 
    Source Clock Delay      (SCD):    8.606ns = ( 16.418 - 7.813 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     9.276 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.247    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.343 f  clock_buf/O
                         net (fo=1, routed)           1.598    12.942    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    13.030 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655    14.685    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.781 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        1.637    16.418    slave_fifo/ifclk_out_OBUF_BUFG
    SLICE_X0Y8           FDSE                                         r  slave_fifo/PKTEND_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDSE (Prop_fdse_C_Q)         0.459    16.877 r  slave_fifo/PKTEND_reg/Q
                         net (fo=1, routed)           1.533    18.410    PKTEND_OBUF
    V10                  OBUF (Prop_obuf_I_O)         3.549    21.960 r  PKTEND_OBUF_inst/O
                         net (fo=0)                   0.000    21.960    PKTEND
    V10                                                               r  PKTEND (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         clock pessimism              0.303    20.842    
                         clock uncertainty           -0.039    20.803    
                         output delay                -2.000    18.803    
  -------------------------------------------------------------------
                         required time                         18.803    
                         arrival time                         -21.960    
  -------------------------------------------------------------------
                         slack                                 -3.157    

Slack (VIOLATED) :        -3.140ns  (required time - arrival time)
  Source:                 slave_fifo/SLOE_reg/C
                            (falling edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            SLOE
                            (output port clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            7.813ns  (sys_clk rise@15.625ns - sys_clk fall@7.813ns)
  Data Path Delay:        5.523ns  (logic 3.994ns (72.306%)  route 1.530ns (27.694%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 20.539 - 15.625 ) 
    Source Clock Delay      (SCD):    8.607ns = ( 16.419 - 7.813 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     9.276 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.247    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.343 f  clock_buf/O
                         net (fo=1, routed)           1.598    12.942    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    13.030 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655    14.685    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.781 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        1.638    16.419    slave_fifo/ifclk_out_OBUF_BUFG
    SLICE_X1Y3           FDSE                                         r  slave_fifo/SLOE_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDSE (Prop_fdse_C_Q)         0.459    16.878 r  slave_fifo/SLOE_reg/Q
                         net (fo=1, routed)           1.530    18.408    SLOE_OBUF
    U13                  OBUF (Prop_obuf_I_O)         3.535    21.942 r  SLOE_OBUF_inst/O
                         net (fo=0)                   0.000    21.942    SLOE
    U13                                                               r  SLOE (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         clock pessimism              0.303    20.842    
                         clock uncertainty           -0.039    20.803    
                         output delay                -2.000    18.803    
  -------------------------------------------------------------------
                         required time                         18.803    
                         arrival time                         -21.942    
  -------------------------------------------------------------------
                         slack                                 -3.140    

Slack (VIOLATED) :        -3.136ns  (required time - arrival time)
  Source:                 slave_fifo/SLWR_reg/C
                            (falling edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            SLWR
                            (output port clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            7.813ns  (sys_clk rise@15.625ns - sys_clk fall@7.813ns)
  Data Path Delay:        5.523ns  (logic 3.993ns (72.304%)  route 1.530ns (27.696%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 20.539 - 15.625 ) 
    Source Clock Delay      (SCD):    8.604ns = ( 16.416 - 7.813 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     9.276 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.247    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.343 f  clock_buf/O
                         net (fo=1, routed)           1.598    12.942    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    13.030 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655    14.685    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.781 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        1.635    16.416    slave_fifo/ifclk_out_OBUF_BUFG
    SLICE_X1Y11          FDSE                                         r  slave_fifo/SLWR_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDSE (Prop_fdse_C_Q)         0.459    16.875 r  slave_fifo/SLWR_reg/Q
                         net (fo=1, routed)           1.530    18.405    SLWR_OBUF
    U11                  OBUF (Prop_obuf_I_O)         3.534    21.939 r  SLWR_OBUF_inst/O
                         net (fo=0)                   0.000    21.939    SLWR
    U11                                                               r  SLWR (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         clock pessimism              0.303    20.842    
                         clock uncertainty           -0.039    20.803    
                         output delay                -2.000    18.803    
  -------------------------------------------------------------------
                         required time                         18.803    
                         arrival time                         -21.939    
  -------------------------------------------------------------------
                         slack                                 -3.136    

Slack (VIOLATED) :        -0.891ns  (required time - arrival time)
  Source:                 adc2/filter1/avg_binning1/d_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/t_counter_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (sys_clk fall@7.813ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.038ns  (logic 3.439ns (42.783%)  route 4.599ns (57.217%))
  Logic Levels:           10  (CARRY4=5 LUT1=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.021ns = ( 15.833 - 7.813 ) 
    Source Clock Delay      (SCD):    8.595ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        1.626     8.595    adc2/filter1/avg_binning1/ifclk_out_OBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  adc2/filter1/avg_binning1/d_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.456     9.051 r  adc2/filter1/avg_binning1/d_out_reg[3]/Q
                         net (fo=2, routed)           0.618     9.669    adc2/filter1/d_out[3]
    SLICE_X7Y17          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    10.206 f  adc2/filter1/FIFO36E1_inst_i_12/O[2]
                         net (fo=4, routed)           0.318    10.523    adc2/filter1/d_round[0]
    SLICE_X5Y17          LUT1 (Prop_lut1_I0_O)        0.302    10.825 r  adc2/filter1/t_counter[0]_i_234/O
                         net (fo=1, routed)           0.474    11.299    adc2/filter1/t_counter[0]_i_234_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.894 r  adc2/filter1/t_counter_reg[0]_i_178/CO[3]
                         net (fo=1, routed)           0.000    11.894    adc2/filter1/t_counter_reg[0]_i_178_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.011 r  adc2/filter1/t_counter_reg[0]_i_109/CO[3]
                         net (fo=1, routed)           0.000    12.011    adc2/filter1/t_counter_reg[0]_i_109_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.250 r  adc2/filter1/t_counter_reg[0]_i_106/O[2]
                         net (fo=2, routed)           0.458    12.709    adc2/filter1/avg_binning1/t_counter_reg[0]_i_13_4[2]
    SLICE_X5Y20          LUT3 (Prop_lut3_I0_O)        0.301    13.010 r  adc2/filter1/avg_binning1/t_counter[0]_i_107/O
                         net (fo=1, routed)           0.149    13.159    adc2/filter1/avg_binning1/t_counter[0]_i_107_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I1_O)        0.124    13.283 r  adc2/filter1/avg_binning1/t_counter[0]_i_38/O
                         net (fo=1, routed)           0.872    14.155    config_man/t_counter[0]_i_4_0[1]
    SLICE_X10Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    14.675 r  config_man/t_counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.900    15.575    config_man/trigger/t_counter3
    SLICE_X13Y20         LUT5 (Prop_lut5_I2_O)        0.124    15.699 f  config_man/t_counter[0]_i_4/O
                         net (fo=2, routed)           0.160    15.858    trigger/trigged_reg_0
    SLICE_X13Y20         LUT5 (Prop_lut5_I3_O)        0.124    15.982 r  trigger/t_counter[0]_i_1/O
                         net (fo=16, routed)          0.651    16.633    trigger/t_counter[0]_i_1_n_0
    SLICE_X12Y20         FDRE                                         r  trigger/t_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     9.205 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.073    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.164 f  clock_buf/O
                         net (fo=1, routed)           1.479    12.644    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.727 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    14.303    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.394 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        1.439    15.833    trigger/ifclk_out_OBUF_BUFG
    SLICE_X12Y20         FDRE                                         r  trigger/t_counter_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.467    16.300    
                         clock uncertainty           -0.039    16.261    
    SLICE_X12Y20         FDRE (Setup_fdre_C_R)       -0.519    15.742    trigger/t_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.742    
                         arrival time                         -16.633    
  -------------------------------------------------------------------
                         slack                                 -0.891    

Slack (VIOLATED) :        -0.891ns  (required time - arrival time)
  Source:                 adc2/filter1/avg_binning1/d_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/t_counter_reg[11]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (sys_clk fall@7.813ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.038ns  (logic 3.439ns (42.783%)  route 4.599ns (57.217%))
  Logic Levels:           10  (CARRY4=5 LUT1=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.021ns = ( 15.833 - 7.813 ) 
    Source Clock Delay      (SCD):    8.595ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        1.626     8.595    adc2/filter1/avg_binning1/ifclk_out_OBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  adc2/filter1/avg_binning1/d_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.456     9.051 r  adc2/filter1/avg_binning1/d_out_reg[3]/Q
                         net (fo=2, routed)           0.618     9.669    adc2/filter1/d_out[3]
    SLICE_X7Y17          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    10.206 f  adc2/filter1/FIFO36E1_inst_i_12/O[2]
                         net (fo=4, routed)           0.318    10.523    adc2/filter1/d_round[0]
    SLICE_X5Y17          LUT1 (Prop_lut1_I0_O)        0.302    10.825 r  adc2/filter1/t_counter[0]_i_234/O
                         net (fo=1, routed)           0.474    11.299    adc2/filter1/t_counter[0]_i_234_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.894 r  adc2/filter1/t_counter_reg[0]_i_178/CO[3]
                         net (fo=1, routed)           0.000    11.894    adc2/filter1/t_counter_reg[0]_i_178_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.011 r  adc2/filter1/t_counter_reg[0]_i_109/CO[3]
                         net (fo=1, routed)           0.000    12.011    adc2/filter1/t_counter_reg[0]_i_109_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.250 r  adc2/filter1/t_counter_reg[0]_i_106/O[2]
                         net (fo=2, routed)           0.458    12.709    adc2/filter1/avg_binning1/t_counter_reg[0]_i_13_4[2]
    SLICE_X5Y20          LUT3 (Prop_lut3_I0_O)        0.301    13.010 r  adc2/filter1/avg_binning1/t_counter[0]_i_107/O
                         net (fo=1, routed)           0.149    13.159    adc2/filter1/avg_binning1/t_counter[0]_i_107_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I1_O)        0.124    13.283 r  adc2/filter1/avg_binning1/t_counter[0]_i_38/O
                         net (fo=1, routed)           0.872    14.155    config_man/t_counter[0]_i_4_0[1]
    SLICE_X10Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    14.675 r  config_man/t_counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.900    15.575    config_man/trigger/t_counter3
    SLICE_X13Y20         LUT5 (Prop_lut5_I2_O)        0.124    15.699 f  config_man/t_counter[0]_i_4/O
                         net (fo=2, routed)           0.160    15.858    trigger/trigged_reg_0
    SLICE_X13Y20         LUT5 (Prop_lut5_I3_O)        0.124    15.982 r  trigger/t_counter[0]_i_1/O
                         net (fo=16, routed)          0.651    16.633    trigger/t_counter[0]_i_1_n_0
    SLICE_X12Y20         FDRE                                         r  trigger/t_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     9.205 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.073    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.164 f  clock_buf/O
                         net (fo=1, routed)           1.479    12.644    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.727 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    14.303    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.394 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        1.439    15.833    trigger/ifclk_out_OBUF_BUFG
    SLICE_X12Y20         FDRE                                         r  trigger/t_counter_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.467    16.300    
                         clock uncertainty           -0.039    16.261    
    SLICE_X12Y20         FDRE (Setup_fdre_C_R)       -0.519    15.742    trigger/t_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.742    
                         arrival time                         -16.633    
  -------------------------------------------------------------------
                         slack                                 -0.891    

Slack (VIOLATED) :        -0.891ns  (required time - arrival time)
  Source:                 adc2/filter1/avg_binning1/d_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/t_counter_reg[8]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (sys_clk fall@7.813ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.038ns  (logic 3.439ns (42.783%)  route 4.599ns (57.217%))
  Logic Levels:           10  (CARRY4=5 LUT1=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.021ns = ( 15.833 - 7.813 ) 
    Source Clock Delay      (SCD):    8.595ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        1.626     8.595    adc2/filter1/avg_binning1/ifclk_out_OBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  adc2/filter1/avg_binning1/d_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.456     9.051 r  adc2/filter1/avg_binning1/d_out_reg[3]/Q
                         net (fo=2, routed)           0.618     9.669    adc2/filter1/d_out[3]
    SLICE_X7Y17          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    10.206 f  adc2/filter1/FIFO36E1_inst_i_12/O[2]
                         net (fo=4, routed)           0.318    10.523    adc2/filter1/d_round[0]
    SLICE_X5Y17          LUT1 (Prop_lut1_I0_O)        0.302    10.825 r  adc2/filter1/t_counter[0]_i_234/O
                         net (fo=1, routed)           0.474    11.299    adc2/filter1/t_counter[0]_i_234_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.894 r  adc2/filter1/t_counter_reg[0]_i_178/CO[3]
                         net (fo=1, routed)           0.000    11.894    adc2/filter1/t_counter_reg[0]_i_178_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.011 r  adc2/filter1/t_counter_reg[0]_i_109/CO[3]
                         net (fo=1, routed)           0.000    12.011    adc2/filter1/t_counter_reg[0]_i_109_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.250 r  adc2/filter1/t_counter_reg[0]_i_106/O[2]
                         net (fo=2, routed)           0.458    12.709    adc2/filter1/avg_binning1/t_counter_reg[0]_i_13_4[2]
    SLICE_X5Y20          LUT3 (Prop_lut3_I0_O)        0.301    13.010 r  adc2/filter1/avg_binning1/t_counter[0]_i_107/O
                         net (fo=1, routed)           0.149    13.159    adc2/filter1/avg_binning1/t_counter[0]_i_107_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I1_O)        0.124    13.283 r  adc2/filter1/avg_binning1/t_counter[0]_i_38/O
                         net (fo=1, routed)           0.872    14.155    config_man/t_counter[0]_i_4_0[1]
    SLICE_X10Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    14.675 r  config_man/t_counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.900    15.575    config_man/trigger/t_counter3
    SLICE_X13Y20         LUT5 (Prop_lut5_I2_O)        0.124    15.699 f  config_man/t_counter[0]_i_4/O
                         net (fo=2, routed)           0.160    15.858    trigger/trigged_reg_0
    SLICE_X13Y20         LUT5 (Prop_lut5_I3_O)        0.124    15.982 r  trigger/t_counter[0]_i_1/O
                         net (fo=16, routed)          0.651    16.633    trigger/t_counter[0]_i_1_n_0
    SLICE_X12Y20         FDRE                                         r  trigger/t_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     9.205 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.073    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.164 f  clock_buf/O
                         net (fo=1, routed)           1.479    12.644    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.727 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    14.303    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.394 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        1.439    15.833    trigger/ifclk_out_OBUF_BUFG
    SLICE_X12Y20         FDRE                                         r  trigger/t_counter_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.467    16.300    
                         clock uncertainty           -0.039    16.261    
    SLICE_X12Y20         FDRE (Setup_fdre_C_R)       -0.519    15.742    trigger/t_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.742    
                         arrival time                         -16.633    
  -------------------------------------------------------------------
                         slack                                 -0.891    

Slack (VIOLATED) :        -0.891ns  (required time - arrival time)
  Source:                 adc2/filter1/avg_binning1/d_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/t_counter_reg[9]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (sys_clk fall@7.813ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.038ns  (logic 3.439ns (42.783%)  route 4.599ns (57.217%))
  Logic Levels:           10  (CARRY4=5 LUT1=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.021ns = ( 15.833 - 7.813 ) 
    Source Clock Delay      (SCD):    8.595ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        1.626     8.595    adc2/filter1/avg_binning1/ifclk_out_OBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  adc2/filter1/avg_binning1/d_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.456     9.051 r  adc2/filter1/avg_binning1/d_out_reg[3]/Q
                         net (fo=2, routed)           0.618     9.669    adc2/filter1/d_out[3]
    SLICE_X7Y17          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    10.206 f  adc2/filter1/FIFO36E1_inst_i_12/O[2]
                         net (fo=4, routed)           0.318    10.523    adc2/filter1/d_round[0]
    SLICE_X5Y17          LUT1 (Prop_lut1_I0_O)        0.302    10.825 r  adc2/filter1/t_counter[0]_i_234/O
                         net (fo=1, routed)           0.474    11.299    adc2/filter1/t_counter[0]_i_234_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.894 r  adc2/filter1/t_counter_reg[0]_i_178/CO[3]
                         net (fo=1, routed)           0.000    11.894    adc2/filter1/t_counter_reg[0]_i_178_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.011 r  adc2/filter1/t_counter_reg[0]_i_109/CO[3]
                         net (fo=1, routed)           0.000    12.011    adc2/filter1/t_counter_reg[0]_i_109_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.250 r  adc2/filter1/t_counter_reg[0]_i_106/O[2]
                         net (fo=2, routed)           0.458    12.709    adc2/filter1/avg_binning1/t_counter_reg[0]_i_13_4[2]
    SLICE_X5Y20          LUT3 (Prop_lut3_I0_O)        0.301    13.010 r  adc2/filter1/avg_binning1/t_counter[0]_i_107/O
                         net (fo=1, routed)           0.149    13.159    adc2/filter1/avg_binning1/t_counter[0]_i_107_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I1_O)        0.124    13.283 r  adc2/filter1/avg_binning1/t_counter[0]_i_38/O
                         net (fo=1, routed)           0.872    14.155    config_man/t_counter[0]_i_4_0[1]
    SLICE_X10Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    14.675 r  config_man/t_counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.900    15.575    config_man/trigger/t_counter3
    SLICE_X13Y20         LUT5 (Prop_lut5_I2_O)        0.124    15.699 f  config_man/t_counter[0]_i_4/O
                         net (fo=2, routed)           0.160    15.858    trigger/trigged_reg_0
    SLICE_X13Y20         LUT5 (Prop_lut5_I3_O)        0.124    15.982 r  trigger/t_counter[0]_i_1/O
                         net (fo=16, routed)          0.651    16.633    trigger/t_counter[0]_i_1_n_0
    SLICE_X12Y20         FDRE                                         r  trigger/t_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     9.205 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.073    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.164 f  clock_buf/O
                         net (fo=1, routed)           1.479    12.644    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.727 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    14.303    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.394 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        1.439    15.833    trigger/ifclk_out_OBUF_BUFG
    SLICE_X12Y20         FDRE                                         r  trigger/t_counter_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.467    16.300    
                         clock uncertainty           -0.039    16.261    
    SLICE_X12Y20         FDRE (Setup_fdre_C_R)       -0.519    15.742    trigger/t_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.742    
                         arrival time                         -16.633    
  -------------------------------------------------------------------
                         slack                                 -0.891    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 adc1/filter1/m_filter1/d_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc1/filter1/m_filter1/pipeline1_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.212ns (48.071%)  route 0.229ns (51.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.412ns
    Source Clock Delay      (SCD):    2.580ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        0.559     2.580    adc1/filter1/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X38Y13         FDRE                                         r  adc1/filter1/m_filter1/d_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.164     2.744 r  adc1/filter1/m_filter1/d_reg[0][3]/Q
                         net (fo=6, routed)           0.229     2.973    adc1/filter1/m_filter1/s1_0/Q[3]
    SLICE_X34Y12         LUT3 (Prop_lut3_I1_O)        0.048     3.021 r  adc1/filter1/m_filter1/s1_0/pipeline1[0][3]_i_1/O
                         net (fo=1, routed)           0.000     3.021    adc1/filter1/m_filter1/stage2[0]_14[3]
    SLICE_X34Y12         FDRE                                         r  adc1/filter1/m_filter1/pipeline1_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        0.827     3.412    adc1/filter1/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X34Y12         FDRE                                         r  adc1/filter1/m_filter1/pipeline1_reg[0][3]/C
                         clock pessimism             -0.569     2.843    
    SLICE_X34Y12         FDRE (Hold_fdre_C_D)         0.131     2.974    adc1/filter1/m_filter1/pipeline1_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -2.974    
                         arrival time                           3.021    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 poten_i2c/byte_controller/bit_controller/fSDA_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            poten_i2c/byte_controller/bit_controller/fSDA_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (39.966%)  route 0.246ns (60.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.408ns
    Source Clock Delay      (SCD):    2.577ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        0.556     2.577    poten_i2c/byte_controller/bit_controller/ifclk_out_OBUF_BUFG
    SLICE_X42Y31         FDSE                                         r  poten_i2c/byte_controller/bit_controller/fSDA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDSE (Prop_fdse_C_Q)         0.164     2.741 r  poten_i2c/byte_controller/bit_controller/fSDA_reg[0]/Q
                         net (fo=2, routed)           0.246     2.988    poten_i2c/byte_controller/bit_controller/fSDA_reg_n_0_[0]
    SLICE_X33Y31         FDSE                                         r  poten_i2c/byte_controller/bit_controller/fSDA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        0.823     3.408    poten_i2c/byte_controller/bit_controller/ifclk_out_OBUF_BUFG
    SLICE_X33Y31         FDSE                                         r  poten_i2c/byte_controller/bit_controller/fSDA_reg[1]/C
                         clock pessimism             -0.569     2.839    
    SLICE_X33Y31         FDSE (Hold_fdse_C_D)         0.070     2.909    poten_i2c/byte_controller/bit_controller/fSDA_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.909    
                         arrival time                           2.988    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 poten_i2c/byte_controller/bit_controller/fSCL_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            poten_i2c/byte_controller/bit_controller/fSCL_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.123%)  route 0.245ns (59.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.408ns
    Source Clock Delay      (SCD):    2.576ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        0.555     2.576    poten_i2c/byte_controller/bit_controller/ifclk_out_OBUF_BUFG
    SLICE_X42Y30         FDSE                                         r  poten_i2c/byte_controller/bit_controller/fSCL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDSE (Prop_fdse_C_Q)         0.164     2.740 r  poten_i2c/byte_controller/bit_controller/fSCL_reg[0]/Q
                         net (fo=2, routed)           0.245     2.985    poten_i2c/byte_controller/bit_controller/p_0_in__1[1]
    SLICE_X32Y31         FDSE                                         r  poten_i2c/byte_controller/bit_controller/fSCL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        0.823     3.408    poten_i2c/byte_controller/bit_controller/ifclk_out_OBUF_BUFG
    SLICE_X32Y31         FDSE                                         r  poten_i2c/byte_controller/bit_controller/fSCL_reg[1]/C
                         clock pessimism             -0.569     2.839    
    SLICE_X32Y31         FDSE (Hold_fdse_C_D)         0.066     2.905    poten_i2c/byte_controller/bit_controller/fSCL_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.905    
                         arrival time                           2.985    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 poten_i2c/byte_controller/bit_controller/fSDA_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            poten_i2c/byte_controller/bit_controller/sSDA_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.209ns (46.431%)  route 0.241ns (53.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.409ns
    Source Clock Delay      (SCD):    2.577ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        0.556     2.577    poten_i2c/byte_controller/bit_controller/ifclk_out_OBUF_BUFG
    SLICE_X42Y31         FDSE                                         r  poten_i2c/byte_controller/bit_controller/fSDA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDSE (Prop_fdse_C_Q)         0.164     2.741 r  poten_i2c/byte_controller/bit_controller/fSDA_reg[0]/Q
                         net (fo=2, routed)           0.241     2.982    poten_i2c/byte_controller/bit_controller/fSDA_reg_n_0_[0]
    SLICE_X33Y32         LUT6 (Prop_lut6_I0_O)        0.045     3.027 r  poten_i2c/byte_controller/bit_controller/sSDA_i_1/O
                         net (fo=1, routed)           0.000     3.027    poten_i2c/byte_controller/bit_controller/sSDA_i_1_n_0
    SLICE_X33Y32         FDRE                                         r  poten_i2c/byte_controller/bit_controller/sSDA_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        0.824     3.409    poten_i2c/byte_controller/bit_controller/ifclk_out_OBUF_BUFG
    SLICE_X33Y32         FDRE                                         r  poten_i2c/byte_controller/bit_controller/sSDA_reg/C
                         clock pessimism             -0.569     2.840    
    SLICE_X33Y32         FDRE (Hold_fdre_C_D)         0.092     2.932    poten_i2c/byte_controller/bit_controller/sSDA_reg
  -------------------------------------------------------------------
                         required time                         -2.932    
                         arrival time                           3.027    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 adc1/filter1/m_filter1/d_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc1/filter1/m_filter1/d_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.171%)  route 0.284ns (66.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.412ns
    Source Clock Delay      (SCD):    2.580ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        0.559     2.580    adc1/filter1/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X36Y14         FDRE                                         r  adc1/filter1/m_filter1/d_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.141     2.721 r  adc1/filter1/m_filter1/d_reg[1][5]/Q
                         net (fo=7, routed)           0.284     3.005    adc1/filter1/m_filter1/d_reg[1]_5[5]
    SLICE_X35Y12         FDRE                                         r  adc1/filter1/m_filter1/d_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        0.827     3.412    adc1/filter1/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X35Y12         FDRE                                         r  adc1/filter1/m_filter1/d_reg[0][5]/C
                         clock pessimism             -0.569     2.843    
    SLICE_X35Y12         FDRE (Hold_fdre_C_D)         0.066     2.909    adc1/filter1/m_filter1/d_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -2.909    
                         arrival time                           3.005    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 adc1/filter1/m_filter1/d_reg[4][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc1/filter1/m_filter1/pipeline1_reg[4][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.213ns (43.217%)  route 0.280ns (56.784%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.409ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        0.557     2.578    adc1/filter1/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  adc1/filter1/m_filter1/d_reg[4][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.164     2.742 r  adc1/filter1/m_filter1/d_reg[4][11]/Q
                         net (fo=5, routed)           0.280     3.022    adc1/filter1/m_filter1/s1_1/pipeline1_reg[3][13]_0[11]
    SLICE_X34Y16         LUT5 (Prop_lut5_I3_O)        0.049     3.071 r  adc1/filter1/m_filter1/s1_1/pipeline1[4][11]_i_1/O
                         net (fo=1, routed)           0.000     3.071    adc1/filter1/m_filter1/stage2[4]_11[11]
    SLICE_X34Y16         FDRE                                         r  adc1/filter1/m_filter1/pipeline1_reg[4][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        0.824     3.409    adc1/filter1/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  adc1/filter1/m_filter1/pipeline1_reg[4][11]/C
                         clock pessimism             -0.569     2.840    
    SLICE_X34Y16         FDRE (Hold_fdre_C_D)         0.131     2.971    adc1/filter1/m_filter1/pipeline1_reg[4][11]
  -------------------------------------------------------------------
                         required time                         -2.971    
                         arrival time                           3.071    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 adc1/filter1/m_filter1/d_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc1/filter1/m_filter1/pipeline1_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.736%)  route 0.307ns (62.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.412ns
    Source Clock Delay      (SCD):    2.581ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        0.560     2.581    adc1/filter1/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X37Y12         FDRE                                         r  adc1/filter1/m_filter1/d_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.141     2.722 r  adc1/filter1/m_filter1/d_reg[0][7]/Q
                         net (fo=6, routed)           0.307     3.029    adc1/filter1/m_filter1/s1_0/Q[7]
    SLICE_X34Y12         LUT3 (Prop_lut3_I1_O)        0.045     3.074 r  adc1/filter1/m_filter1/s1_0/pipeline1[0][7]_i_1/O
                         net (fo=1, routed)           0.000     3.074    adc1/filter1/m_filter1/stage2[0]_14[7]
    SLICE_X34Y12         FDRE                                         r  adc1/filter1/m_filter1/pipeline1_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        0.827     3.412    adc1/filter1/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X34Y12         FDRE                                         r  adc1/filter1/m_filter1/pipeline1_reg[0][7]/C
                         clock pessimism             -0.569     2.843    
    SLICE_X34Y12         FDRE (Hold_fdre_C_D)         0.131     2.974    adc1/filter1/m_filter1/pipeline1_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -2.974    
                         arrival time                           3.074    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 adc1/filter1/m_filter1/d_reg[4][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc1/filter1/m_filter1/pipeline1_reg[3][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.209ns (42.752%)  route 0.280ns (57.248%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.409ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        0.557     2.578    adc1/filter1/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  adc1/filter1/m_filter1/d_reg[4][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.164     2.742 r  adc1/filter1/m_filter1/d_reg[4][11]/Q
                         net (fo=5, routed)           0.280     3.022    adc1/filter1/m_filter1/s1_1/pipeline1_reg[3][13]_0[11]
    SLICE_X34Y16         LUT5 (Prop_lut5_I0_O)        0.045     3.067 r  adc1/filter1/m_filter1/s1_1/pipeline1[3][11]_i_1/O
                         net (fo=1, routed)           0.000     3.067    adc1/filter1/m_filter1/stage2[3]_10[11]
    SLICE_X34Y16         FDRE                                         r  adc1/filter1/m_filter1/pipeline1_reg[3][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        0.824     3.409    adc1/filter1/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  adc1/filter1/m_filter1/pipeline1_reg[3][11]/C
                         clock pessimism             -0.569     2.840    
    SLICE_X34Y16         FDRE (Hold_fdre_C_D)         0.121     2.961    adc1/filter1/m_filter1/pipeline1_reg[3][11]
  -------------------------------------------------------------------
                         required time                         -2.961    
                         arrival time                           3.067    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 adc1/filter1/m_filter1/d_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc1/filter1/m_filter1/pipeline1_reg[4][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.192ns (40.021%)  route 0.288ns (59.979%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.408ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        0.557     2.578    adc1/filter1/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X39Y17         FDRE                                         r  adc1/filter1/m_filter1/d_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.141     2.719 r  adc1/filter1/m_filter1/d_reg[3][12]/Q
                         net (fo=10, routed)          0.288     3.007    adc1/filter1/m_filter1/s1_1/pipeline1_reg[3][13][12]
    SLICE_X35Y17         LUT5 (Prop_lut5_I1_O)        0.051     3.058 r  adc1/filter1/m_filter1/s1_1/pipeline1[4][12]_i_1/O
                         net (fo=1, routed)           0.000     3.058    adc1/filter1/m_filter1/stage2[4]_11[12]
    SLICE_X35Y17         FDRE                                         r  adc1/filter1/m_filter1/pipeline1_reg[4][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        0.823     3.408    adc1/filter1/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X35Y17         FDRE                                         r  adc1/filter1/m_filter1/pipeline1_reg[4][12]/C
                         clock pessimism             -0.569     2.839    
    SLICE_X35Y17         FDRE (Hold_fdre_C_D)         0.107     2.946    adc1/filter1/m_filter1/pipeline1_reg[4][12]
  -------------------------------------------------------------------
                         required time                         -2.946    
                         arrival time                           3.058    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 adc1/filter1/m_filter1/d_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc1/filter1/m_filter1/d_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.155%)  route 0.298ns (67.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.408ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        0.557     2.578    adc1/filter1/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X39Y17         FDRE                                         r  adc1/filter1/m_filter1/d_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.141     2.719 r  adc1/filter1/m_filter1/d_reg[2][8]/Q
                         net (fo=10, routed)          0.298     3.017    adc1/filter1/m_filter1/d_reg[2]_2[8]
    SLICE_X34Y17         FDRE                                         r  adc1/filter1/m_filter1/d_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        0.823     3.408    adc1/filter1/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X34Y17         FDRE                                         r  adc1/filter1/m_filter1/d_reg[1][8]/C
                         clock pessimism             -0.569     2.839    
    SLICE_X34Y17         FDRE (Hold_fdre_C_D)         0.063     2.902    adc1/filter1/m_filter1/d_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -2.902    
                         arrival time                           3.017    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 7.813 }
Period(ns):         15.625
Sources:            { PLLE2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FIFO36E1/RDCLK     n/a            2.576         15.625      13.049     RAMB36_X0Y1     slave_fifo/fifo_departure/genblk1[3].fifo_departure_inst/RDCLK
Min Period        n/a     FIFO36E1/WRCLK     n/a            2.576         15.625      13.049     RAMB36_X0Y1     slave_fifo/fifo_departure/genblk1[3].fifo_departure_inst/WRCLK
Min Period        n/a     FIFO36E1/RDCLK     n/a            2.576         15.625      13.049     RAMB36_X1Y2     slave_fifo/fifo_departure/genblk1[1].fifo_departure_inst/RDCLK
Min Period        n/a     FIFO36E1/WRCLK     n/a            2.576         15.625      13.049     RAMB36_X1Y2     slave_fifo/fifo_departure/genblk1[1].fifo_departure_inst/WRCLK
Min Period        n/a     FIFO36E1/RDCLK     n/a            2.576         15.625      13.049     RAMB36_X1Y1     slave_fifo/fifo_departure/genblk1[2].fifo_departure_inst/RDCLK
Min Period        n/a     FIFO36E1/WRCLK     n/a            2.576         15.625      13.049     RAMB36_X1Y1     slave_fifo/fifo_departure/genblk1[2].fifo_departure_inst/WRCLK
Min Period        n/a     FIFO36E1/RDCLK     n/a            2.576         15.625      13.049     RAMB36_X0Y7     slave_fifo/fifo_arrival/RDCLK
Min Period        n/a     FIFO36E1/WRCLK     n/a            2.576         15.625      13.049     RAMB36_X0Y7     slave_fifo/fifo_arrival/WRCLK
Min Period        n/a     FIFO36E1/RDCLK     n/a            2.576         15.625      13.049     RAMB36_X0Y3     trigger/FIFO36E1_inst/RDCLK
Min Period        n/a     FIFO36E1/WRCLK     n/a            2.576         15.625      13.049     RAMB36_X0Y3     trigger/FIFO36E1_inst/WRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       15.625      144.375    PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X7Y26     adc2/filter1/avg_binning1/d_acc_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X7Y26     adc2/filter1/avg_binning1/d_acc_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X7Y26     adc2/filter1/avg_binning1/d_acc_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X7Y26     adc2/filter1/avg_binning1/d_acc_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X15Y17    adc2/filter2/avg_binning1/d_out_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X15Y17    adc2/filter2/avg_binning1/d_out_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X14Y17    adc2/filter2/avg_binning1/d_out_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X14Y17    adc2/filter2/avg_binning1/d_out_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X12Y34    adc2/filter2/m_filter1/d_reg[0][3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X9Y15     adc1/filter2/avg_binning1/d_acc_reg[16]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         7.813       7.313      SLICE_X6Y26     config_man/trigger_level_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X40Y14    adc1/filter1/m_filter1/pipeline1_reg[4][0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X12Y10    adc1/filter2/m_filter1/pipeline1_reg[2][11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X11Y12    adc1/filter2/m_filter1/pipeline1_reg[2][12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X12Y12    adc1/filter2/m_filter1/pipeline1_reg[2][13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X10Y6     adc1/filter2/m_filter1/pipeline1_reg[2][1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X11Y10    adc1/filter2/m_filter1/pipeline1_reg[2][2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X11Y9     adc1/filter2/m_filter1/pipeline1_reg[2][3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X11Y10    adc1/filter2/m_filter1/pipeline1_reg[2][4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X11Y7     adc1/filter2/m_filter1/pipeline1_reg[2][5]/C



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.626ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.626ns  (required time - arrival time)
  Source:                 D_2[3]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc2/genblk1[3].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.160ns  (sys_clk fall@7.813ns - adc_clk fall@1.653ns)
  Data Path Delay:        0.483ns  (logic 0.483ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.604ns = ( 10.417 - 7.813 ) 
    Source Clock Delay      (SCD):    2.011ns = ( 3.664 - 1.653 ) 
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    1.653     1.653 f  
    P15                                               0.000     1.653 f  clk_in (IN)
                         net (fo=0)                   0.000     1.653    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     2.071 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     2.760    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.789 f  clock_buf/O
                         net (fo=1, routed)           0.822     3.611    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.664 f  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  6.000     9.664    
    A16                                               0.000     9.664 r  D_2[3] (IN)
                         net (fo=0)                   0.000     9.664    D_2[3]
    A16                  IBUF (Prop_ibuf_I_O)         0.483    10.146 r  D_2_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000    10.146    adc2/d_in[3]
    ILOGIC_X0Y83         IDDR                                         r  adc2/genblk1[3].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     8.044 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     8.678    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.704 f  clock_buf/O
                         net (fo=1, routed)           0.554     9.257    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     9.307 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     9.808    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.834 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        0.583    10.417    adc2/ifclk_out_OBUF_BUFG
    ILOGIC_X0Y83         IDDR                                         f  adc2/genblk1[3].adc_data_inst/C
                         clock pessimism              0.516    10.933    
                         clock uncertainty           -0.159    10.774    
    ILOGIC_X0Y83         IDDR (Setup_iddr_C_D)       -0.002    10.772    adc2/genblk1[3].adc_data_inst
  -------------------------------------------------------------------
                         required time                         10.772    
                         arrival time                         -10.146    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.629ns  (required time - arrival time)
  Source:                 D_2[0]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc2/genblk1[0].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.160ns  (sys_clk fall@7.813ns - adc_clk fall@1.653ns)
  Data Path Delay:        0.478ns  (logic 0.478ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.603ns = ( 10.416 - 7.813 ) 
    Source Clock Delay      (SCD):    2.011ns = ( 3.664 - 1.653 ) 
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    1.653     1.653 f  
    P15                                               0.000     1.653 f  clk_in (IN)
                         net (fo=0)                   0.000     1.653    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     2.071 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     2.760    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.789 f  clock_buf/O
                         net (fo=1, routed)           0.822     3.611    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.664 f  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  6.000     9.664    
    A14                                               0.000     9.664 r  D_2[0] (IN)
                         net (fo=0)                   0.000     9.664    D_2[0]
    A14                  IBUF (Prop_ibuf_I_O)         0.478    10.142 r  D_2_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.142    adc2/d_in[0]
    ILOGIC_X0Y81         IDDR                                         r  adc2/genblk1[0].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     8.044 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     8.678    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.704 f  clock_buf/O
                         net (fo=1, routed)           0.554     9.257    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     9.307 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     9.808    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.834 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        0.582    10.416    adc2/ifclk_out_OBUF_BUFG
    ILOGIC_X0Y81         IDDR                                         f  adc2/genblk1[0].adc_data_inst/C
                         clock pessimism              0.516    10.932    
                         clock uncertainty           -0.159    10.773    
    ILOGIC_X0Y81         IDDR (Setup_iddr_C_D)       -0.002    10.771    adc2/genblk1[0].adc_data_inst
  -------------------------------------------------------------------
                         required time                         10.771    
                         arrival time                         -10.142    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.636ns  (required time - arrival time)
  Source:                 D_2[8]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc2/genblk1[8].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.160ns  (sys_clk fall@7.813ns - adc_clk fall@1.653ns)
  Data Path Delay:        0.469ns  (logic 0.469ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.601ns = ( 10.414 - 7.813 ) 
    Source Clock Delay      (SCD):    2.011ns = ( 3.664 - 1.653 ) 
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    1.653     1.653 f  
    P15                                               0.000     1.653 f  clk_in (IN)
                         net (fo=0)                   0.000     1.653    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     2.071 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     2.760    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.789 f  clock_buf/O
                         net (fo=1, routed)           0.822     3.611    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.664 f  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  6.000     9.664    
    A18                                               0.000     9.664 r  D_2[8] (IN)
                         net (fo=0)                   0.000     9.664    D_2[8]
    A18                  IBUF (Prop_ibuf_I_O)         0.469    10.133 r  D_2_IBUF[8]_inst/O
                         net (fo=1, routed)           0.000    10.133    adc2/d_in[8]
    ILOGIC_X0Y79         IDDR                                         r  adc2/genblk1[8].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     8.044 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     8.678    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.704 f  clock_buf/O
                         net (fo=1, routed)           0.554     9.257    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     9.307 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     9.808    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.834 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        0.580    10.414    adc2/ifclk_out_OBUF_BUFG
    ILOGIC_X0Y79         IDDR                                         f  adc2/genblk1[8].adc_data_inst/C
                         clock pessimism              0.516    10.930    
                         clock uncertainty           -0.159    10.771    
    ILOGIC_X0Y79         IDDR (Setup_iddr_C_D)       -0.002    10.769    adc2/genblk1[8].adc_data_inst
  -------------------------------------------------------------------
                         required time                         10.769    
                         arrival time                         -10.133    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.639ns  (required time - arrival time)
  Source:                 D_2[10]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc2/genblk1[10].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.160ns  (sys_clk fall@7.813ns - adc_clk fall@1.653ns)
  Data Path Delay:        0.465ns  (logic 0.465ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.600ns = ( 10.413 - 7.813 ) 
    Source Clock Delay      (SCD):    2.011ns = ( 3.664 - 1.653 ) 
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    1.653     1.653 f  
    P15                                               0.000     1.653 f  clk_in (IN)
                         net (fo=0)                   0.000     1.653    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     2.071 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     2.760    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.789 f  clock_buf/O
                         net (fo=1, routed)           0.822     3.611    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.664 f  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  6.000     9.664    
    E16                                               0.000     9.664 r  D_2[10] (IN)
                         net (fo=0)                   0.000     9.664    D_2[10]
    E16                  IBUF (Prop_ibuf_I_O)         0.465    10.129 r  D_2_IBUF[10]_inst/O
                         net (fo=1, routed)           0.000    10.129    adc2/d_in[10]
    ILOGIC_X0Y77         IDDR                                         r  adc2/genblk1[10].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     8.044 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     8.678    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.704 f  clock_buf/O
                         net (fo=1, routed)           0.554     9.257    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     9.307 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     9.808    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.834 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        0.579    10.413    adc2/ifclk_out_OBUF_BUFG
    ILOGIC_X0Y77         IDDR                                         f  adc2/genblk1[10].adc_data_inst/C
                         clock pessimism              0.516    10.929    
                         clock uncertainty           -0.159    10.770    
    ILOGIC_X0Y77         IDDR (Setup_iddr_C_D)       -0.002    10.768    adc2/genblk1[10].adc_data_inst
  -------------------------------------------------------------------
                         required time                         10.768    
                         arrival time                         -10.129    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.641ns  (required time - arrival time)
  Source:                 D_2[7]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc2/genblk1[7].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.160ns  (sys_clk fall@7.813ns - adc_clk fall@1.653ns)
  Data Path Delay:        0.463ns  (logic 0.463ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 10.412 - 7.813 ) 
    Source Clock Delay      (SCD):    2.011ns = ( 3.664 - 1.653 ) 
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    1.653     1.653 f  
    P15                                               0.000     1.653 f  clk_in (IN)
                         net (fo=0)                   0.000     1.653    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     2.071 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     2.760    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.789 f  clock_buf/O
                         net (fo=1, routed)           0.822     3.611    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.664 f  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  6.000     9.664    
    C15                                               0.000     9.664 r  D_2[7] (IN)
                         net (fo=0)                   0.000     9.664    D_2[7]
    C15                  IBUF (Prop_ibuf_I_O)         0.463    10.126 r  D_2_IBUF[7]_inst/O
                         net (fo=1, routed)           0.000    10.126    adc2/d_in[7]
    ILOGIC_X0Y75         IDDR                                         r  adc2/genblk1[7].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     8.044 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     8.678    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.704 f  clock_buf/O
                         net (fo=1, routed)           0.554     9.257    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     9.307 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     9.808    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.834 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        0.578    10.412    adc2/ifclk_out_OBUF_BUFG
    ILOGIC_X0Y75         IDDR                                         f  adc2/genblk1[7].adc_data_inst/C
                         clock pessimism              0.516    10.928    
                         clock uncertainty           -0.159    10.769    
    ILOGIC_X0Y75         IDDR (Setup_iddr_C_D)       -0.002    10.767    adc2/genblk1[7].adc_data_inst
  -------------------------------------------------------------------
                         required time                         10.767    
                         arrival time                         -10.126    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 D_2[9]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc2/genblk1[9].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.160ns  (sys_clk fall@7.813ns - adc_clk fall@1.653ns)
  Data Path Delay:        0.468ns  (logic 0.468ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.606ns = ( 10.419 - 7.813 ) 
    Source Clock Delay      (SCD):    2.011ns = ( 3.664 - 1.653 ) 
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    1.653     1.653 f  
    P15                                               0.000     1.653 f  clk_in (IN)
                         net (fo=0)                   0.000     1.653    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     2.071 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     2.760    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.789 f  clock_buf/O
                         net (fo=1, routed)           0.822     3.611    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.664 f  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  6.000     9.664    
    C17                                               0.000     9.664 r  D_2[9] (IN)
                         net (fo=0)                   0.000     9.664    D_2[9]
    C17                  IBUF (Prop_ibuf_I_O)         0.468    10.132 r  D_2_IBUF[9]_inst/O
                         net (fo=1, routed)           0.000    10.132    adc2/d_in[9]
    ILOGIC_X0Y59         IDDR                                         r  adc2/genblk1[9].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     8.044 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     8.678    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.704 f  clock_buf/O
                         net (fo=1, routed)           0.554     9.257    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     9.307 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     9.808    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.834 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        0.585    10.419    adc2/ifclk_out_OBUF_BUFG
    ILOGIC_X0Y59         IDDR                                         f  adc2/genblk1[9].adc_data_inst/C
                         clock pessimism              0.516    10.935    
                         clock uncertainty           -0.159    10.776    
    ILOGIC_X0Y59         IDDR (Setup_iddr_C_D)       -0.002    10.774    adc2/genblk1[9].adc_data_inst
  -------------------------------------------------------------------
                         required time                         10.774    
                         arrival time                         -10.132    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.644ns  (required time - arrival time)
  Source:                 D_2[6]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc2/genblk1[6].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.160ns  (sys_clk fall@7.813ns - adc_clk fall@1.653ns)
  Data Path Delay:        0.464ns  (logic 0.464ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.604ns = ( 10.417 - 7.813 ) 
    Source Clock Delay      (SCD):    2.011ns = ( 3.664 - 1.653 ) 
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    1.653     1.653 f  
    P15                                               0.000     1.653 f  clk_in (IN)
                         net (fo=0)                   0.000     1.653    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     2.071 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     2.760    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.789 f  clock_buf/O
                         net (fo=1, routed)           0.822     3.611    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.664 f  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  6.000     9.664    
    B17                                               0.000     9.664 r  D_2[6] (IN)
                         net (fo=0)                   0.000     9.664    D_2[6]
    B17                  IBUF (Prop_ibuf_I_O)         0.464    10.128 r  D_2_IBUF[6]_inst/O
                         net (fo=1, routed)           0.000    10.128    adc2/d_in[6]
    ILOGIC_X0Y85         IDDR                                         r  adc2/genblk1[6].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     8.044 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     8.678    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.704 f  clock_buf/O
                         net (fo=1, routed)           0.554     9.257    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     9.307 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     9.808    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.834 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        0.583    10.417    adc2/ifclk_out_OBUF_BUFG
    ILOGIC_X0Y85         IDDR                                         f  adc2/genblk1[6].adc_data_inst/C
                         clock pessimism              0.516    10.933    
                         clock uncertainty           -0.159    10.774    
    ILOGIC_X0Y85         IDDR (Setup_iddr_C_D)       -0.002    10.772    adc2/genblk1[6].adc_data_inst
  -------------------------------------------------------------------
                         required time                         10.772    
                         arrival time                         -10.128    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 OTR_2
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc2/IDDR_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.160ns  (sys_clk fall@7.813ns - adc_clk fall@1.653ns)
  Data Path Delay:        0.465ns  (logic 0.465ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.606ns = ( 10.419 - 7.813 ) 
    Source Clock Delay      (SCD):    2.011ns = ( 3.664 - 1.653 ) 
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    1.653     1.653 f  
    P15                                               0.000     1.653 f  clk_in (IN)
                         net (fo=0)                   0.000     1.653    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     2.071 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     2.760    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.789 f  clock_buf/O
                         net (fo=1, routed)           0.822     3.611    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.664 f  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  6.000     9.664    
    E18                                               0.000     9.664 r  OTR_2 (IN)
                         net (fo=0)                   0.000     9.664    OTR_2
    E18                  IBUF (Prop_ibuf_I_O)         0.465    10.129 r  OTR_2_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.129    adc2/overflow
    ILOGIC_X0Y58         IDDR                                         r  adc2/IDDR_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     8.044 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     8.678    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.704 f  clock_buf/O
                         net (fo=1, routed)           0.554     9.257    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     9.307 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     9.808    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.834 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        0.585    10.419    adc2/ifclk_out_OBUF_BUFG
    ILOGIC_X0Y58         IDDR                                         f  adc2/IDDR_inst/C
                         clock pessimism              0.516    10.935    
                         clock uncertainty           -0.159    10.776    
    ILOGIC_X0Y58         IDDR (Setup_iddr_C_D)       -0.002    10.774    adc2/IDDR_inst
  -------------------------------------------------------------------
                         required time                         10.774    
                         arrival time                         -10.129    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 D_2[1]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc2/genblk1[1].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.160ns  (sys_clk fall@7.813ns - adc_clk fall@1.653ns)
  Data Path Delay:        0.464ns  (logic 0.464ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.606ns = ( 10.419 - 7.813 ) 
    Source Clock Delay      (SCD):    2.011ns = ( 3.664 - 1.653 ) 
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    1.653     1.653 f  
    P15                                               0.000     1.653 f  clk_in (IN)
                         net (fo=0)                   0.000     1.653    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     2.071 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     2.760    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.789 f  clock_buf/O
                         net (fo=1, routed)           0.822     3.611    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.664 f  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  6.000     9.664    
    B12                                               0.000     9.664 r  D_2[1] (IN)
                         net (fo=0)                   0.000     9.664    D_2[1]
    B12                  IBUF (Prop_ibuf_I_O)         0.464    10.128 r  D_2_IBUF[1]_inst/O
                         net (fo=1, routed)           0.000    10.128    adc2/d_in[1]
    ILOGIC_X0Y93         IDDR                                         r  adc2/genblk1[1].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     8.044 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     8.678    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.704 f  clock_buf/O
                         net (fo=1, routed)           0.554     9.257    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     9.307 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     9.808    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.834 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        0.585    10.419    adc2/ifclk_out_OBUF_BUFG
    ILOGIC_X0Y93         IDDR                                         f  adc2/genblk1[1].adc_data_inst/C
                         clock pessimism              0.516    10.935    
                         clock uncertainty           -0.159    10.776    
    ILOGIC_X0Y93         IDDR (Setup_iddr_C_D)       -0.002    10.774    adc2/genblk1[1].adc_data_inst
  -------------------------------------------------------------------
                         required time                         10.774    
                         arrival time                         -10.128    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.649ns  (required time - arrival time)
  Source:                 D_1[13]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc1/genblk1[13].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.160ns  (sys_clk fall@7.813ns - adc_clk fall@1.653ns)
  Data Path Delay:        0.461ns  (logic 0.461ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.605ns = ( 10.418 - 7.813 ) 
    Source Clock Delay      (SCD):    2.011ns = ( 3.664 - 1.653 ) 
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    1.653     1.653 f  
    P15                                               0.000     1.653 f  clk_in (IN)
                         net (fo=0)                   0.000     1.653    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     2.071 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     2.760    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.789 f  clock_buf/O
                         net (fo=1, routed)           0.822     3.611    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.664 f  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  6.000     9.664    
    V2                                                0.000     9.664 r  D_1[13] (IN)
                         net (fo=0)                   0.000     9.664    D_1[13]
    V2                   IBUF (Prop_ibuf_I_O)         0.461    10.124 r  D_1_IBUF[13]_inst/O
                         net (fo=1, routed)           0.000    10.124    adc1/d_in[13]
    ILOGIC_X1Y31         IDDR                                         r  adc1/genblk1[13].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     8.044 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     8.678    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.704 f  clock_buf/O
                         net (fo=1, routed)           0.554     9.257    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     9.307 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     9.808    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.834 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        0.584    10.418    adc1/ifclk_out_OBUF_BUFG
    ILOGIC_X1Y31         IDDR                                         f  adc1/genblk1[13].adc_data_inst/C
                         clock pessimism              0.516    10.934    
                         clock uncertainty           -0.159    10.775    
    ILOGIC_X1Y31         IDDR (Setup_iddr_C_D)       -0.002    10.773    adc1/genblk1[13].adc_data_inst
  -------------------------------------------------------------------
                         required time                         10.773    
                         arrival time                         -10.124    
  -------------------------------------------------------------------
                         slack                                  0.649    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.238ns  (arrival time - required time)
  Source:                 D_1[11]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc1/genblk1[11].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.653ns  (sys_clk fall@7.813ns - adc_clk rise@9.465ns)
  Data Path Delay:        1.368ns  (logic 1.368ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.649ns = ( 16.462 - 7.813 ) 
    Source Clock Delay      (SCD):    4.914ns = ( 14.379 - 9.465 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    9.465     9.465 r  
    P15                                               0.000     9.465 r  clk_in (IN)
                         net (fo=0)                   0.000     9.465    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    10.858 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.726    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.817 r  clock_buf/O
                         net (fo=1, routed)           1.479    14.296    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.379 r  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    16.379    
    K6                                                0.000    16.379 r  D_1[11] (IN)
                         net (fo=0)                   0.000    16.379    D_1[11]
    K6                   IBUF (Prop_ibuf_I_O)         1.368    17.747 r  D_1_IBUF[11]_inst/O
                         net (fo=1, routed)           0.000    17.747    adc1/d_in[11]
    ILOGIC_X1Y49         IDDR                                         r  adc1/genblk1[11].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     9.276 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.247    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.343 f  clock_buf/O
                         net (fo=1, routed)           1.598    12.942    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    13.030 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655    14.685    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.781 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        1.681    16.462    adc1/ifclk_out_OBUF_BUFG
    ILOGIC_X1Y49         IDDR                                         f  adc1/genblk1[11].adc_data_inst/C
                         clock pessimism             -0.303    16.159    
                         clock uncertainty            0.159    16.318    
    ILOGIC_X1Y49         IDDR (Hold_iddr_C_D)         0.191    16.509    adc1/genblk1[11].adc_data_inst
  -------------------------------------------------------------------
                         required time                        -16.509    
                         arrival time                          17.747    
  -------------------------------------------------------------------
                         slack                                  1.238    

Slack (MET) :             1.261ns  (arrival time - required time)
  Source:                 D_1[2]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc1/genblk1[2].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.653ns  (sys_clk fall@7.813ns - adc_clk rise@9.465ns)
  Data Path Delay:        1.388ns  (logic 1.388ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.646ns = ( 16.459 - 7.813 ) 
    Source Clock Delay      (SCD):    4.914ns = ( 14.379 - 9.465 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    9.465     9.465 r  
    P15                                               0.000     9.465 r  clk_in (IN)
                         net (fo=0)                   0.000     9.465    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    10.858 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.726    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.817 r  clock_buf/O
                         net (fo=1, routed)           1.479    14.296    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.379 r  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    16.379    
    K5                                                0.000    16.379 r  D_1[2] (IN)
                         net (fo=0)                   0.000    16.379    D_1[2]
    K5                   IBUF (Prop_ibuf_I_O)         1.388    17.767 r  D_1_IBUF[2]_inst/O
                         net (fo=1, routed)           0.000    17.767    adc1/d_in[2]
    ILOGIC_X1Y40         IDDR                                         r  adc1/genblk1[2].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     9.276 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.247    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.343 f  clock_buf/O
                         net (fo=1, routed)           1.598    12.942    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    13.030 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655    14.685    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.781 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        1.678    16.459    adc1/ifclk_out_OBUF_BUFG
    ILOGIC_X1Y40         IDDR                                         f  adc1/genblk1[2].adc_data_inst/C
                         clock pessimism             -0.303    16.156    
                         clock uncertainty            0.159    16.315    
    ILOGIC_X1Y40         IDDR (Hold_iddr_C_D)         0.191    16.506    adc1/genblk1[2].adc_data_inst
  -------------------------------------------------------------------
                         required time                        -16.506    
                         arrival time                          17.767    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             1.262ns  (arrival time - required time)
  Source:                 D_1[8]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc1/genblk1[8].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.653ns  (sys_clk fall@7.813ns - adc_clk rise@9.465ns)
  Data Path Delay:        1.389ns  (logic 1.389ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.646ns = ( 16.459 - 7.813 ) 
    Source Clock Delay      (SCD):    4.914ns = ( 14.379 - 9.465 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    9.465     9.465 r  
    P15                                               0.000     9.465 r  clk_in (IN)
                         net (fo=0)                   0.000     9.465    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    10.858 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.726    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.817 r  clock_buf/O
                         net (fo=1, routed)           1.479    14.296    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.379 r  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    16.379    
    L6                                                0.000    16.379 r  D_1[8] (IN)
                         net (fo=0)                   0.000    16.379    D_1[8]
    L6                   IBUF (Prop_ibuf_I_O)         1.389    17.768 r  D_1_IBUF[8]_inst/O
                         net (fo=1, routed)           0.000    17.768    adc1/d_in[8]
    ILOGIC_X1Y38         IDDR                                         r  adc1/genblk1[8].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     9.276 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.247    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.343 f  clock_buf/O
                         net (fo=1, routed)           1.598    12.942    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    13.030 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655    14.685    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.781 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        1.678    16.459    adc1/ifclk_out_OBUF_BUFG
    ILOGIC_X1Y38         IDDR                                         f  adc1/genblk1[8].adc_data_inst/C
                         clock pessimism             -0.303    16.156    
                         clock uncertainty            0.159    16.315    
    ILOGIC_X1Y38         IDDR (Hold_iddr_C_D)         0.191    16.506    adc1/genblk1[8].adc_data_inst
  -------------------------------------------------------------------
                         required time                        -16.506    
                         arrival time                          17.768    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.263ns  (arrival time - required time)
  Source:                 D_1[4]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc1/genblk1[4].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.653ns  (sys_clk fall@7.813ns - adc_clk rise@9.465ns)
  Data Path Delay:        1.391ns  (logic 1.391ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.647ns = ( 16.460 - 7.813 ) 
    Source Clock Delay      (SCD):    4.914ns = ( 14.379 - 9.465 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    9.465     9.465 r  
    P15                                               0.000     9.465 r  clk_in (IN)
                         net (fo=0)                   0.000     9.465    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    10.858 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.726    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.817 r  clock_buf/O
                         net (fo=1, routed)           1.479    14.296    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.379 r  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    16.379    
    M3                                                0.000    16.379 r  D_1[4] (IN)
                         net (fo=0)                   0.000    16.379    D_1[4]
    M3                   IBUF (Prop_ibuf_I_O)         1.391    17.770 r  D_1_IBUF[4]_inst/O
                         net (fo=1, routed)           0.000    17.770    adc1/d_in[4]
    ILOGIC_X1Y42         IDDR                                         r  adc1/genblk1[4].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     9.276 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.247    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.343 f  clock_buf/O
                         net (fo=1, routed)           1.598    12.942    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    13.030 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655    14.685    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.781 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        1.679    16.460    adc1/ifclk_out_OBUF_BUFG
    ILOGIC_X1Y42         IDDR                                         f  adc1/genblk1[4].adc_data_inst/C
                         clock pessimism             -0.303    16.157    
                         clock uncertainty            0.159    16.316    
    ILOGIC_X1Y42         IDDR (Hold_iddr_C_D)         0.191    16.507    adc1/genblk1[4].adc_data_inst
  -------------------------------------------------------------------
                         required time                        -16.507    
                         arrival time                          17.770    
  -------------------------------------------------------------------
                         slack                                  1.263    

Slack (MET) :             1.263ns  (arrival time - required time)
  Source:                 D_1[7]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc1/genblk1[7].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.653ns  (sys_clk fall@7.813ns - adc_clk rise@9.465ns)
  Data Path Delay:        1.390ns  (logic 1.390ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.646ns = ( 16.459 - 7.813 ) 
    Source Clock Delay      (SCD):    4.914ns = ( 14.379 - 9.465 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    9.465     9.465 r  
    P15                                               0.000     9.465 r  clk_in (IN)
                         net (fo=0)                   0.000     9.465    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    10.858 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.726    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.817 r  clock_buf/O
                         net (fo=1, routed)           1.479    14.296    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.379 r  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    16.379    
    L5                                                0.000    16.379 r  D_1[7] (IN)
                         net (fo=0)                   0.000    16.379    D_1[7]
    L5                   IBUF (Prop_ibuf_I_O)         1.390    17.769 r  D_1_IBUF[7]_inst/O
                         net (fo=1, routed)           0.000    17.769    adc1/d_in[7]
    ILOGIC_X1Y37         IDDR                                         r  adc1/genblk1[7].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     9.276 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.247    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.343 f  clock_buf/O
                         net (fo=1, routed)           1.598    12.942    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    13.030 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655    14.685    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.781 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        1.678    16.459    adc1/ifclk_out_OBUF_BUFG
    ILOGIC_X1Y37         IDDR                                         f  adc1/genblk1[7].adc_data_inst/C
                         clock pessimism             -0.303    16.156    
                         clock uncertainty            0.159    16.315    
    ILOGIC_X1Y37         IDDR (Hold_iddr_C_D)         0.191    16.506    adc1/genblk1[7].adc_data_inst
  -------------------------------------------------------------------
                         required time                        -16.506    
                         arrival time                          17.769    
  -------------------------------------------------------------------
                         slack                                  1.263    

Slack (MET) :             1.264ns  (arrival time - required time)
  Source:                 D_1[3]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc1/genblk1[3].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.653ns  (sys_clk fall@7.813ns - adc_clk rise@9.465ns)
  Data Path Delay:        1.391ns  (logic 1.391ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.647ns = ( 16.460 - 7.813 ) 
    Source Clock Delay      (SCD):    4.914ns = ( 14.379 - 9.465 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    9.465     9.465 r  
    P15                                               0.000     9.465 r  clk_in (IN)
                         net (fo=0)                   0.000     9.465    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    10.858 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.726    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.817 r  clock_buf/O
                         net (fo=1, routed)           1.479    14.296    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.379 r  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    16.379    
    M2                                                0.000    16.379 r  D_1[3] (IN)
                         net (fo=0)                   0.000    16.379    D_1[3]
    M2                   IBUF (Prop_ibuf_I_O)         1.391    17.771 r  D_1_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000    17.771    adc1/d_in[3]
    ILOGIC_X1Y41         IDDR                                         r  adc1/genblk1[3].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     9.276 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.247    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.343 f  clock_buf/O
                         net (fo=1, routed)           1.598    12.942    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    13.030 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655    14.685    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.781 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        1.679    16.460    adc1/ifclk_out_OBUF_BUFG
    ILOGIC_X1Y41         IDDR                                         f  adc1/genblk1[3].adc_data_inst/C
                         clock pessimism             -0.303    16.157    
                         clock uncertainty            0.159    16.316    
    ILOGIC_X1Y41         IDDR (Hold_iddr_C_D)         0.191    16.507    adc1/genblk1[3].adc_data_inst
  -------------------------------------------------------------------
                         required time                        -16.507    
                         arrival time                          17.771    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.264ns  (arrival time - required time)
  Source:                 D_1[10]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc1/genblk1[10].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.653ns  (sys_clk fall@7.813ns - adc_clk rise@9.465ns)
  Data Path Delay:        1.387ns  (logic 1.387ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.643ns = ( 16.456 - 7.813 ) 
    Source Clock Delay      (SCD):    4.914ns = ( 14.379 - 9.465 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    9.465     9.465 r  
    P15                                               0.000     9.465 r  clk_in (IN)
                         net (fo=0)                   0.000     9.465    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    10.858 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.726    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.817 r  clock_buf/O
                         net (fo=1, routed)           1.479    14.296    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.379 r  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    16.379    
    N6                                                0.000    16.379 r  D_1[10] (IN)
                         net (fo=0)                   0.000    16.379    D_1[10]
    N6                   IBUF (Prop_ibuf_I_O)         1.387    17.767 r  D_1_IBUF[10]_inst/O
                         net (fo=1, routed)           0.000    17.767    adc1/d_in[10]
    ILOGIC_X1Y13         IDDR                                         r  adc1/genblk1[10].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     9.276 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.247    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.343 f  clock_buf/O
                         net (fo=1, routed)           1.598    12.942    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    13.030 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655    14.685    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.781 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        1.675    16.456    adc1/ifclk_out_OBUF_BUFG
    ILOGIC_X1Y13         IDDR                                         f  adc1/genblk1[10].adc_data_inst/C
                         clock pessimism             -0.303    16.153    
                         clock uncertainty            0.159    16.312    
    ILOGIC_X1Y13         IDDR (Hold_iddr_C_D)         0.191    16.503    adc1/genblk1[10].adc_data_inst
  -------------------------------------------------------------------
                         required time                        -16.503    
                         arrival time                          17.767    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.264ns  (arrival time - required time)
  Source:                 D_1[1]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc1/genblk1[1].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.653ns  (sys_clk fall@7.813ns - adc_clk rise@9.465ns)
  Data Path Delay:        1.391ns  (logic 1.391ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.646ns = ( 16.459 - 7.813 ) 
    Source Clock Delay      (SCD):    4.914ns = ( 14.379 - 9.465 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    9.465     9.465 r  
    P15                                               0.000     9.465 r  clk_in (IN)
                         net (fo=0)                   0.000     9.465    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    10.858 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.726    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.817 r  clock_buf/O
                         net (fo=1, routed)           1.479    14.296    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.379 r  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    16.379    
    L4                                                0.000    16.379 r  D_1[1] (IN)
                         net (fo=0)                   0.000    16.379    D_1[1]
    L4                   IBUF (Prop_ibuf_I_O)         1.391    17.770 r  D_1_IBUF[1]_inst/O
                         net (fo=1, routed)           0.000    17.770    adc1/d_in[1]
    ILOGIC_X1Y39         IDDR                                         r  adc1/genblk1[1].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     9.276 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.247    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.343 f  clock_buf/O
                         net (fo=1, routed)           1.598    12.942    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    13.030 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655    14.685    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.781 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        1.678    16.459    adc1/ifclk_out_OBUF_BUFG
    ILOGIC_X1Y39         IDDR                                         f  adc1/genblk1[1].adc_data_inst/C
                         clock pessimism             -0.303    16.156    
                         clock uncertainty            0.159    16.315    
    ILOGIC_X1Y39         IDDR (Hold_iddr_C_D)         0.191    16.506    adc1/genblk1[1].adc_data_inst
  -------------------------------------------------------------------
                         required time                        -16.506    
                         arrival time                          17.770    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.264ns  (arrival time - required time)
  Source:                 D_1[0]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc1/genblk1[0].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.653ns  (sys_clk fall@7.813ns - adc_clk rise@9.465ns)
  Data Path Delay:        1.393ns  (logic 1.393ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.648ns = ( 16.461 - 7.813 ) 
    Source Clock Delay      (SCD):    4.914ns = ( 14.379 - 9.465 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    9.465     9.465 r  
    P15                                               0.000     9.465 r  clk_in (IN)
                         net (fo=0)                   0.000     9.465    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    10.858 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.726    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.817 r  clock_buf/O
                         net (fo=1, routed)           1.479    14.296    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.379 r  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    16.379    
    L3                                                0.000    16.379 r  D_1[0] (IN)
                         net (fo=0)                   0.000    16.379    D_1[0]
    L3                   IBUF (Prop_ibuf_I_O)         1.393    17.772 r  D_1_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    17.772    adc1/d_in[0]
    ILOGIC_X1Y45         IDDR                                         r  adc1/genblk1[0].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     9.276 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.247    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.343 f  clock_buf/O
                         net (fo=1, routed)           1.598    12.942    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    13.030 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655    14.685    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.781 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        1.680    16.461    adc1/ifclk_out_OBUF_BUFG
    ILOGIC_X1Y45         IDDR                                         f  adc1/genblk1[0].adc_data_inst/C
                         clock pessimism             -0.303    16.158    
                         clock uncertainty            0.159    16.317    
    ILOGIC_X1Y45         IDDR (Hold_iddr_C_D)         0.191    16.508    adc1/genblk1[0].adc_data_inst
  -------------------------------------------------------------------
                         required time                        -16.508    
                         arrival time                          17.772    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.265ns  (arrival time - required time)
  Source:                 D_1[6]
                            (input port clocked by adc_clk  {rise@-6.160ns fall@1.653ns period=15.625ns})
  Destination:            adc1/genblk1[6].adc_data_inst/D
                            (rising edge-triggered cell IDDR clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.653ns  (sys_clk rise@0.000ns - adc_clk fall@1.653ns)
  Data Path Delay:        1.386ns  (logic 1.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.640ns
    Source Clock Delay      (SCD):    4.914ns = ( 6.567 - 1.653 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    1.653     1.653 f  
    P15                                               0.000     1.653 f  clk_in (IN)
                         net (fo=0)                   0.000     1.653    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     3.045 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868     4.913    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.004 f  clock_buf/O
                         net (fo=1, routed)           1.479     6.484    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.567 f  PLLE2_BASE_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     8.567    
    N4                                                0.000     8.567 r  D_1[6] (IN)
                         net (fo=0)                   0.000     8.567    D_1[6]
    N4                   IBUF (Prop_ibuf_I_O)         1.386     9.953 r  D_1_IBUF[6]_inst/O
                         net (fo=1, routed)           0.000     9.953    adc1/d_in[6]
    ILOGIC_X1Y17         IDDR                                         r  adc1/genblk1[6].adc_data_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        1.672     8.640    adc1/ifclk_out_OBUF_BUFG
    ILOGIC_X1Y17         IDDR                                         r  adc1/genblk1[6].adc_data_inst/C
                         clock pessimism             -0.303     8.337    
                         clock uncertainty            0.159     8.496    
    ILOGIC_X1Y17         IDDR (Hold_iddr_C_D)         0.191     8.687    adc1/genblk1[6].adc_data_inst
  -------------------------------------------------------------------
                         required time                         -8.687    
                         arrival time                           9.953    
  -------------------------------------------------------------------
                         slack                                  1.265    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.534ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.372ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.534ns  (required time - arrival time)
  Source:                 reset_inst/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/FIFO36E1_inst/RST
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.625ns  (sys_clk rise@15.625ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.619ns  (logic 0.704ns (10.637%)  route 5.915ns (89.363%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.057ns = ( 23.682 - 15.625 ) 
    Source Clock Delay      (SCD):    8.590ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        1.621     8.590    reset_inst/ifclk_out_OBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  reset_inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.456     9.046 f  reset_inst/rst_reg/Q
                         net (fo=38, routed)          1.653    10.699    reset_inst/rst_0
    SLICE_X33Y33         LUT3 (Prop_lut3_I2_O)        0.124    10.823 r  reset_inst/LED_GREEN_OBUF_inst_i_1/O
                         net (fo=16, routed)          3.176    13.999    trigger/LED_GREEN_OBUF
    SLICE_X0Y27          LUT6 (Prop_lut6_I3_O)        0.124    14.123 f  trigger/FIFO36E1_inst_i_2/O
                         net (fo=1, routed)           1.086    15.208    trigger/fifo_rst_internal
    RAMB36_X0Y3          FIFO36E1                                     f  trigger/FIFO36E1_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    22.115    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.206 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        1.476    23.682    trigger/ifclk_out_OBUF_BUFG
    RAMB36_X0Y3          FIFO36E1                                     r  trigger/FIFO36E1_inst/RDCLK
                         clock pessimism              0.467    24.149    
                         clock uncertainty           -0.039    24.110    
    RAMB36_X0Y3          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    21.742    trigger/FIFO36E1_inst
  -------------------------------------------------------------------
                         required time                         21.742    
                         arrival time                         -15.208    
  -------------------------------------------------------------------
                         slack                                  6.534    

Slack (MET) :             6.542ns  (required time - arrival time)
  Source:                 reset_inst/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_departure/genblk1[2].fifo_departure_inst/RST
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.625ns  (sys_clk rise@15.625ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.548ns  (logic 0.704ns (10.751%)  route 5.844ns (89.249%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.067ns = ( 23.692 - 15.625 ) 
    Source Clock Delay      (SCD):    8.590ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        1.621     8.590    reset_inst/ifclk_out_OBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  reset_inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.456     9.046 f  reset_inst/rst_reg/Q
                         net (fo=38, routed)          1.653    10.699    reset_inst/rst_0
    SLICE_X33Y33         LUT3 (Prop_lut3_I2_O)        0.124    10.823 r  reset_inst/LED_GREEN_OBUF_inst_i_1/O
                         net (fo=16, routed)          1.379    12.203    slave_fifo/fifo_departure/LED_GREEN_OBUF
    SLICE_X0Y27          LUT6 (Prop_lut6_I4_O)        0.124    12.327 f  slave_fifo/fifo_departure/genblk1[0].fifo_departure_inst_i_2/O
                         net (fo=9, routed)           2.811    15.138    slave_fifo/fifo_departure/fifo_rst_internal
    RAMB36_X1Y1          FIFO36E1                                     f  slave_fifo/fifo_departure/genblk1[2].fifo_departure_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    22.115    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.206 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        1.486    23.692    slave_fifo/fifo_departure/ifclk_out_OBUF_BUFG
    RAMB36_X1Y1          FIFO36E1                                     r  slave_fifo/fifo_departure/genblk1[2].fifo_departure_inst/RDCLK
                         clock pessimism              0.395    24.087    
                         clock uncertainty           -0.039    24.048    
    RAMB36_X1Y1          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    21.680    slave_fifo/fifo_departure/genblk1[2].fifo_departure_inst
  -------------------------------------------------------------------
                         required time                         21.680    
                         arrival time                         -15.138    
  -------------------------------------------------------------------
                         slack                                  6.542    

Slack (MET) :             6.880ns  (required time - arrival time)
  Source:                 reset_inst/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_departure/genblk1[1].fifo_departure_inst/RST
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.625ns  (sys_clk rise@15.625ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.207ns  (logic 0.704ns (11.342%)  route 5.503ns (88.658%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.064ns = ( 23.689 - 15.625 ) 
    Source Clock Delay      (SCD):    8.590ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        1.621     8.590    reset_inst/ifclk_out_OBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  reset_inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.456     9.046 f  reset_inst/rst_reg/Q
                         net (fo=38, routed)          1.653    10.699    reset_inst/rst_0
    SLICE_X33Y33         LUT3 (Prop_lut3_I2_O)        0.124    10.823 r  reset_inst/LED_GREEN_OBUF_inst_i_1/O
                         net (fo=16, routed)          1.379    12.203    slave_fifo/fifo_departure/LED_GREEN_OBUF
    SLICE_X0Y27          LUT6 (Prop_lut6_I4_O)        0.124    12.327 f  slave_fifo/fifo_departure/genblk1[0].fifo_departure_inst_i_2/O
                         net (fo=9, routed)           2.470    14.797    slave_fifo/fifo_departure/fifo_rst_internal
    RAMB36_X1Y2          FIFO36E1                                     f  slave_fifo/fifo_departure/genblk1[1].fifo_departure_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    22.115    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.206 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        1.483    23.689    slave_fifo/fifo_departure/ifclk_out_OBUF_BUFG
    RAMB36_X1Y2          FIFO36E1                                     r  slave_fifo/fifo_departure/genblk1[1].fifo_departure_inst/RDCLK
                         clock pessimism              0.395    24.084    
                         clock uncertainty           -0.039    24.045    
    RAMB36_X1Y2          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    21.677    slave_fifo/fifo_departure/genblk1[1].fifo_departure_inst
  -------------------------------------------------------------------
                         required time                         21.677    
                         arrival time                         -14.797    
  -------------------------------------------------------------------
                         slack                                  6.880    

Slack (MET) :             7.980ns  (required time - arrival time)
  Source:                 reset_inst/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_departure/genblk1[3].fifo_departure_inst/RST
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.625ns  (sys_clk rise@15.625ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.181ns  (logic 0.704ns (13.587%)  route 4.477ns (86.413%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.066ns = ( 23.691 - 15.625 ) 
    Source Clock Delay      (SCD):    8.590ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        1.621     8.590    reset_inst/ifclk_out_OBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  reset_inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.456     9.046 f  reset_inst/rst_reg/Q
                         net (fo=38, routed)          1.653    10.699    reset_inst/rst_0
    SLICE_X33Y33         LUT3 (Prop_lut3_I2_O)        0.124    10.823 r  reset_inst/LED_GREEN_OBUF_inst_i_1/O
                         net (fo=16, routed)          1.379    12.203    slave_fifo/fifo_departure/LED_GREEN_OBUF
    SLICE_X0Y27          LUT6 (Prop_lut6_I4_O)        0.124    12.327 f  slave_fifo/fifo_departure/genblk1[0].fifo_departure_inst_i_2/O
                         net (fo=9, routed)           1.445    13.771    slave_fifo/fifo_departure/fifo_rst_internal
    RAMB36_X0Y1          FIFO36E1                                     f  slave_fifo/fifo_departure/genblk1[3].fifo_departure_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    22.115    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.206 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        1.485    23.691    slave_fifo/fifo_departure/ifclk_out_OBUF_BUFG
    RAMB36_X0Y1          FIFO36E1                                     r  slave_fifo/fifo_departure/genblk1[3].fifo_departure_inst/RDCLK
                         clock pessimism              0.467    24.158    
                         clock uncertainty           -0.039    24.119    
    RAMB36_X0Y1          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    21.751    slave_fifo/fifo_departure/genblk1[3].fifo_departure_inst
  -------------------------------------------------------------------
                         required time                         21.751    
                         arrival time                         -13.771    
  -------------------------------------------------------------------
                         slack                                  7.980    

Slack (MET) :             8.026ns  (required time - arrival time)
  Source:                 reset_inst/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_departure/genblk1[0].fifo_departure_inst/RST
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.625ns  (sys_clk rise@15.625ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.132ns  (logic 0.704ns (13.718%)  route 4.428ns (86.282%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.063ns = ( 23.688 - 15.625 ) 
    Source Clock Delay      (SCD):    8.590ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        1.621     8.590    reset_inst/ifclk_out_OBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  reset_inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.456     9.046 f  reset_inst/rst_reg/Q
                         net (fo=38, routed)          1.653    10.699    reset_inst/rst_0
    SLICE_X33Y33         LUT3 (Prop_lut3_I2_O)        0.124    10.823 r  reset_inst/LED_GREEN_OBUF_inst_i_1/O
                         net (fo=16, routed)          1.379    12.203    slave_fifo/fifo_departure/LED_GREEN_OBUF
    SLICE_X0Y27          LUT6 (Prop_lut6_I4_O)        0.124    12.327 f  slave_fifo/fifo_departure/genblk1[0].fifo_departure_inst_i_2/O
                         net (fo=9, routed)           1.395    13.722    slave_fifo/fifo_departure/fifo_rst_internal
    RAMB36_X0Y2          FIFO36E1                                     f  slave_fifo/fifo_departure/genblk1[0].fifo_departure_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    22.115    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.206 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        1.482    23.688    slave_fifo/fifo_departure/ifclk_out_OBUF_BUFG
    RAMB36_X0Y2          FIFO36E1                                     r  slave_fifo/fifo_departure/genblk1[0].fifo_departure_inst/RDCLK
                         clock pessimism              0.467    24.155    
                         clock uncertainty           -0.039    24.116    
    RAMB36_X0Y2          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    21.748    slave_fifo/fifo_departure/genblk1[0].fifo_departure_inst
  -------------------------------------------------------------------
                         required time                         21.748    
                         arrival time                         -13.722    
  -------------------------------------------------------------------
                         slack                                  8.026    

Slack (MET) :             8.205ns  (required time - arrival time)
  Source:                 reset_inst/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_arrival/RST
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.625ns  (sys_clk rise@15.625ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.957ns  (logic 0.704ns (14.203%)  route 4.253ns (85.797%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.066ns = ( 23.691 - 15.625 ) 
    Source Clock Delay      (SCD):    8.590ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        1.621     8.590    reset_inst/ifclk_out_OBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  reset_inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.456     9.046 f  reset_inst/rst_reg/Q
                         net (fo=38, routed)          1.653    10.699    reset_inst/rst_0
    SLICE_X33Y33         LUT3 (Prop_lut3_I2_O)        0.124    10.823 r  reset_inst/LED_GREEN_OBUF_inst_i_1/O
                         net (fo=16, routed)          1.379    12.203    slave_fifo/fifo_departure/LED_GREEN_OBUF
    SLICE_X0Y27          LUT6 (Prop_lut6_I4_O)        0.124    12.327 f  slave_fifo/fifo_departure/genblk1[0].fifo_departure_inst_i_2/O
                         net (fo=9, routed)           1.220    13.546    slave_fifo/fifo_rst_internal
    RAMB36_X0Y7          FIFO36E1                                     f  slave_fifo/fifo_arrival/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    22.115    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.206 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        1.485    23.691    slave_fifo/ifclk_out_OBUF_BUFG
    RAMB36_X0Y7          FIFO36E1                                     r  slave_fifo/fifo_arrival/RDCLK
                         clock pessimism              0.467    24.158    
                         clock uncertainty           -0.039    24.119    
    RAMB36_X0Y7          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    21.751    slave_fifo/fifo_arrival
  -------------------------------------------------------------------
                         required time                         21.751    
                         arrival time                         -13.546    
  -------------------------------------------------------------------
                         slack                                  8.205    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.372ns  (arrival time - required time)
  Source:                 slave_fifo/rst_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/FIFO36E1_inst/RST
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.186ns (22.251%)  route 0.650ns (77.749%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.457ns
    Source Clock Delay      (SCD):    2.606ns
    Clock Pessimism Removal (CPR):    0.798ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        0.585     2.606    slave_fifo/ifclk_out_OBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  slave_fifo/rst_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141     2.747 f  slave_fifo/rst_d_reg/Q
                         net (fo=5, routed)           0.149     2.897    trigger/rst_d
    SLICE_X0Y27          LUT6 (Prop_lut6_I2_O)        0.045     2.942 f  trigger/FIFO36E1_inst_i_2/O
                         net (fo=1, routed)           0.501     3.442    trigger/fifo_rst_internal
    RAMB36_X0Y3          FIFO36E1                                     f  trigger/FIFO36E1_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        0.871     3.457    trigger/ifclk_out_OBUF_BUFG
    RAMB36_X0Y3          FIFO36E1                                     r  trigger/FIFO36E1_inst/WRCLK
                         clock pessimism             -0.798     2.659    
    RAMB36_X0Y3          FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589     2.070    trigger/FIFO36E1_inst
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           3.442    
  -------------------------------------------------------------------
                         slack                                  1.372    

Slack (MET) :             1.433ns  (arrival time - required time)
  Source:                 slave_fifo/rst_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_arrival/RST
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.186ns (20.639%)  route 0.715ns (79.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.462ns
    Source Clock Delay      (SCD):    2.606ns
    Clock Pessimism Removal (CPR):    0.798ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        0.585     2.606    slave_fifo/ifclk_out_OBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  slave_fifo/rst_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141     2.747 f  slave_fifo/rst_d_reg/Q
                         net (fo=5, routed)           0.147     2.895    slave_fifo/fifo_departure/is_outgoing_reg
    SLICE_X0Y27          LUT6 (Prop_lut6_I1_O)        0.045     2.940 f  slave_fifo/fifo_departure/genblk1[0].fifo_departure_inst_i_2/O
                         net (fo=9, routed)           0.568     3.507    slave_fifo/fifo_rst_internal
    RAMB36_X0Y7          FIFO36E1                                     f  slave_fifo/fifo_arrival/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        0.876     3.462    slave_fifo/ifclk_out_OBUF_BUFG
    RAMB36_X0Y7          FIFO36E1                                     r  slave_fifo/fifo_arrival/RDCLK
                         clock pessimism             -0.798     2.664    
    RAMB36_X0Y7          FIFO36E1 (Remov_fifo36e1_RDCLK_RST)
                                                     -0.589     2.075    slave_fifo/fifo_arrival
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           3.507    
  -------------------------------------------------------------------
                         slack                                  1.433    

Slack (MET) :             1.516ns  (arrival time - required time)
  Source:                 slave_fifo/rst_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_departure/genblk1[0].fifo_departure_inst/RST
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.186ns (18.893%)  route 0.799ns (81.107%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.462ns
    Source Clock Delay      (SCD):    2.606ns
    Clock Pessimism Removal (CPR):    0.798ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        0.585     2.606    slave_fifo/ifclk_out_OBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  slave_fifo/rst_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141     2.747 f  slave_fifo/rst_d_reg/Q
                         net (fo=5, routed)           0.147     2.895    slave_fifo/fifo_departure/is_outgoing_reg
    SLICE_X0Y27          LUT6 (Prop_lut6_I1_O)        0.045     2.940 f  slave_fifo/fifo_departure/genblk1[0].fifo_departure_inst_i_2/O
                         net (fo=9, routed)           0.651     3.591    slave_fifo/fifo_departure/fifo_rst_internal
    RAMB36_X0Y2          FIFO36E1                                     f  slave_fifo/fifo_departure/genblk1[0].fifo_departure_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        0.876     3.462    slave_fifo/fifo_departure/ifclk_out_OBUF_BUFG
    RAMB36_X0Y2          FIFO36E1                                     r  slave_fifo/fifo_departure/genblk1[0].fifo_departure_inst/WRCLK
                         clock pessimism             -0.798     2.664    
    RAMB36_X0Y2          FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589     2.075    slave_fifo/fifo_departure/genblk1[0].fifo_departure_inst
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           3.591    
  -------------------------------------------------------------------
                         slack                                  1.516    

Slack (MET) :             1.532ns  (arrival time - required time)
  Source:                 slave_fifo/rst_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_departure/genblk1[3].fifo_departure_inst/RST
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.186ns (18.563%)  route 0.816ns (81.437%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.464ns
    Source Clock Delay      (SCD):    2.606ns
    Clock Pessimism Removal (CPR):    0.798ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        0.585     2.606    slave_fifo/ifclk_out_OBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  slave_fifo/rst_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141     2.747 f  slave_fifo/rst_d_reg/Q
                         net (fo=5, routed)           0.147     2.895    slave_fifo/fifo_departure/is_outgoing_reg
    SLICE_X0Y27          LUT6 (Prop_lut6_I1_O)        0.045     2.940 f  slave_fifo/fifo_departure/genblk1[0].fifo_departure_inst_i_2/O
                         net (fo=9, routed)           0.669     3.608    slave_fifo/fifo_departure/fifo_rst_internal
    RAMB36_X0Y1          FIFO36E1                                     f  slave_fifo/fifo_departure/genblk1[3].fifo_departure_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        0.878     3.464    slave_fifo/fifo_departure/ifclk_out_OBUF_BUFG
    RAMB36_X0Y1          FIFO36E1                                     r  slave_fifo/fifo_departure/genblk1[3].fifo_departure_inst/WRCLK
                         clock pessimism             -0.798     2.666    
    RAMB36_X0Y1          FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589     2.077    slave_fifo/fifo_departure/genblk1[3].fifo_departure_inst
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           3.608    
  -------------------------------------------------------------------
                         slack                                  1.532    

Slack (MET) :             1.846ns  (arrival time - required time)
  Source:                 slave_fifo/rst_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_departure/genblk1[1].fifo_departure_inst/RST
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.544ns  (logic 0.186ns (12.048%)  route 1.358ns (87.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.462ns
    Source Clock Delay      (SCD):    2.606ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        0.585     2.606    slave_fifo/ifclk_out_OBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  slave_fifo/rst_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141     2.747 f  slave_fifo/rst_d_reg/Q
                         net (fo=5, routed)           0.147     2.895    slave_fifo/fifo_departure/is_outgoing_reg
    SLICE_X0Y27          LUT6 (Prop_lut6_I1_O)        0.045     2.940 f  slave_fifo/fifo_departure/genblk1[0].fifo_departure_inst_i_2/O
                         net (fo=9, routed)           1.210     4.150    slave_fifo/fifo_departure/fifo_rst_internal
    RAMB36_X1Y2          FIFO36E1                                     f  slave_fifo/fifo_departure/genblk1[1].fifo_departure_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        0.876     3.462    slave_fifo/fifo_departure/ifclk_out_OBUF_BUFG
    RAMB36_X1Y2          FIFO36E1                                     r  slave_fifo/fifo_departure/genblk1[1].fifo_departure_inst/WRCLK
                         clock pessimism             -0.569     2.893    
    RAMB36_X1Y2          FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589     2.304    slave_fifo/fifo_departure/genblk1[1].fifo_departure_inst
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           4.150    
  -------------------------------------------------------------------
                         slack                                  1.846    

Slack (MET) :             1.982ns  (arrival time - required time)
  Source:                 slave_fifo/rst_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_departure/genblk1[2].fifo_departure_inst/RST
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.186ns (11.060%)  route 1.496ns (88.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.464ns
    Source Clock Delay      (SCD):    2.606ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        0.585     2.606    slave_fifo/ifclk_out_OBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  slave_fifo/rst_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141     2.747 f  slave_fifo/rst_d_reg/Q
                         net (fo=5, routed)           0.147     2.895    slave_fifo/fifo_departure/is_outgoing_reg
    SLICE_X0Y27          LUT6 (Prop_lut6_I1_O)        0.045     2.940 f  slave_fifo/fifo_departure/genblk1[0].fifo_departure_inst_i_2/O
                         net (fo=9, routed)           1.348     4.288    slave_fifo/fifo_departure/fifo_rst_internal
    RAMB36_X1Y1          FIFO36E1                                     f  slave_fifo/fifo_departure/genblk1[2].fifo_departure_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=1210, routed)        0.878     3.464    slave_fifo/fifo_departure/ifclk_out_OBUF_BUFG
    RAMB36_X1Y1          FIFO36E1                                     r  slave_fifo/fifo_departure/genblk1[2].fifo_departure_inst/WRCLK
                         clock pessimism             -0.569     2.895    
    RAMB36_X1Y1          FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589     2.306    slave_fifo/fifo_departure/genblk1[2].fifo_departure_inst
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           4.288    
  -------------------------------------------------------------------
                         slack                                  1.982    





