ARM GAS  /tmp/cclEcI7p.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.eabi_attribute 28, 1
   5              		.fpu fpv4-sp-d16
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.thumb
  16              		.syntax unified
  17              		.file	"usbh_ctlreq.c"
  18              		.text
  19              	.Ltext0:
  20              		.cfi_sections	.debug_frame
  21              		.section	.text.USBH_ParseDevDesc,"ax",%progbits
  22              		.align	2
  23              		.thumb
  24              		.thumb_func
  26              	USBH_ParseDevDesc:
  27              	.LFB132:
  28              		.file 1 "Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c"
   1:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
   2:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   ******************************************************************************
   3:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @file    usbh_ctlreq.c 
   4:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @author  MCD Application Team
   5:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @version V3.2.2
   6:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @date    07-July-2015
   7:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @brief   This file implements the control requests for device enumeration
   8:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   ******************************************************************************
   9:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @attention
  10:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *
  11:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * <h2><center>&copy; COPYRIGHT 2015 STMicroelectronics</center></h2>
  12:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *
  13:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
  14:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * You may not use this file except in compliance with the License.
  15:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * You may obtain a copy of the License at:
  16:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *
  17:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
  18:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *
  19:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * Unless required by applicable law or agreed to in writing, software 
  20:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * distributed under the License is distributed on an "AS IS" BASIS, 
  21:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  22:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * See the License for the specific language governing permissions and
  23:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * limitations under the License.
  24:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *
  25:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   ******************************************************************************
  26:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   */ 
  27:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /* Includes ------------------------------------------------------------------*/
  28:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  29:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #include "usbh_ctlreq.h"
  30:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
ARM GAS  /tmp/cclEcI7p.s 			page 2


  31:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /** @addtogroup USBH_LIB
  32:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** * @{
  33:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** */
  34:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  35:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /** @addtogroup USBH_LIB_CORE
  36:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** * @{
  37:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** */
  38:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  39:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /** @defgroup USBH_CTLREQ 
  40:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** * @brief This file implements the standard requests for device enumeration
  41:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** * @{
  42:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** */
  43:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  44:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  45:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /** @defgroup USBH_CTLREQ_Private_Defines
  46:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** * @{
  47:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** */ 
  48:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
  49:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** * @}
  50:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** */ 
  51:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  52:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  53:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /** @defgroup USBH_CTLREQ_Private_TypesDefinitions
  54:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** * @{
  55:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** */ 
  56:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
  57:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** * @}
  58:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** */ 
  59:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  60:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  61:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  62:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /** @defgroup USBH_CTLREQ_Private_Macros
  63:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** * @{
  64:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** */ 
  65:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
  66:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** * @}
  67:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** */ 
  68:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  69:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  70:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /** @defgroup USBH_CTLREQ_Private_Variables
  71:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** * @{
  72:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** */
  73:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
  74:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** * @}
  75:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** */ 
  76:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  77:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /** @defgroup USBH_CTLREQ_Private_FunctionPrototypes
  78:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** * @{
  79:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** */
  80:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** static USBH_StatusTypeDef USBH_HandleControl (USBH_HandleTypeDef *phost);
  81:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  82:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** static void USBH_ParseDevDesc (USBH_DevDescTypeDef* , uint8_t *buf, uint16_t length);
  83:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  84:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** static void USBH_ParseCfgDesc (USBH_CfgDescTypeDef* cfg_desc,
  85:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                uint8_t *buf, 
  86:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                uint16_t length);
  87:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
ARM GAS  /tmp/cclEcI7p.s 			page 3


  88:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  89:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** static void USBH_ParseEPDesc (USBH_EpDescTypeDef  *ep_descriptor, uint8_t *buf);
  90:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** static void USBH_ParseStringDesc (uint8_t* psrc, uint8_t* pdest, uint16_t length);
  91:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** static void USBH_ParseInterfaceDesc (USBH_InterfaceDescTypeDef  *if_descriptor, uint8_t *buf);
  92:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  93:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  94:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
  95:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** * @}
  96:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** */ 
  97:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  98:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  99:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /** @defgroup USBH_CTLREQ_Private_Functions
 100:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** * @{
 101:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** */ 
 102:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 103:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 104:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
 105:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @brief  USBH_Get_DevDesc
 106:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         Issue Get Device Descriptor command to the device. Once the response 
 107:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         received, it parses the device descriptor and updates the status.
 108:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  phost: Host Handle
 109:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  length: Length of the descriptor
 110:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @retval USBH Status
 111:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   */
 112:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
 113:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** {
 114:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_StatusTypeDef status;
 115:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   
 116:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if((status = USBH_GetDescriptor(phost,
 117:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,                
 118:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                   USB_DESC_DEVICE, 
 119:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                   phost->device.Data,
 120:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                   length)) == USBH_OK)
 121:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   {
 122:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     /* Commands successfully sent and Response Received */       
 123:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data, length);
 124:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 125:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   return status;      
 126:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 127:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 128:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
 129:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @brief  USBH_Get_CfgDesc
 130:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         Issues Configuration Descriptor to the device. Once the response 
 131:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         received, it parses the configuration descriptor and updates the 
 132:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         status.
 133:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  phost: Host Handle
 134:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  length: Length of the descriptor
 135:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @retval USBH Status
 136:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   */
 137:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,                      
 138:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                              uint16_t length)
 139:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 140:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** {
 141:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_StatusTypeDef status;
 142:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   uint8_t *pData;
 143:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_KEEP_CFG_DESCRIPTOR == 1)  
 144:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   pData = phost->device.CfgDesc_Raw;
ARM GAS  /tmp/cclEcI7p.s 			page 4


 145:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #else
 146:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   pData = phost->device.Data;
 147:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif  
 148:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if((status = USBH_GetDescriptor(phost,
 149:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,                
 150:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                   USB_DESC_CONFIGURATION, 
 151:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                   pData,
 152:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                   length)) == USBH_OK)
 153:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   {
 154:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 155:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     /* Commands successfully sent and Response Received  */       
 156:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     USBH_ParseCfgDesc (&phost->device.CfgDesc,
 157:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                        pData,
 158:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                        length); 
 159:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 160:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 161:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   return status;
 162:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 163:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 164:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 165:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
 166:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @brief  USBH_Get_StringDesc
 167:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         Issues string Descriptor command to the device. Once the response 
 168:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         received, it parses the string descriptor and updates the status.
 169:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  phost: Host Handle
 170:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  string_index: String index for the descriptor
 171:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  buff: Buffer address for the descriptor
 172:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  length: Length of the descriptor
 173:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @retval USBH Status
 174:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   */
 175:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
 176:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                 uint8_t string_index, 
 177:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                 uint8_t *buff, 
 178:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                 uint16_t length)
 179:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** {
 180:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_StatusTypeDef status;
 181:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if((status = USBH_GetDescriptor(phost,
 182:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,                
 183:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                   USB_DESC_STRING | string_index, 
 184:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                   phost->device.Data,
 185:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                   length)) == USBH_OK)
 186:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   {
 187:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     /* Commands successfully sent and Response Received  */       
 188:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     USBH_ParseStringDesc(phost->device.Data,buff, length);    
 189:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 190:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   return status;
 191:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 192:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 193:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
 194:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @brief  USBH_GetDescriptor
 195:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         Issues Descriptor command to the device. Once the response received,
 196:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         it parses the descriptor and updates the status.
 197:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  phost: Host Handle
 198:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  req_type: Descriptor type
 199:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  value_idx: Value for the GetDescriptr request
 200:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  buff: Buffer to store the descriptor
 201:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  length: Length of the descriptor
ARM GAS  /tmp/cclEcI7p.s 			page 5


 202:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @retval USBH Status
 203:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   */
 204:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,                          
 205:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                uint8_t  req_type,
 206:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                uint16_t value_idx, 
 207:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                uint8_t* buff, 
 208:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                uint16_t length )
 209:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** { 
 210:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if(phost->RequestState == CMD_SEND)
 211:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   {
 212:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 213:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 214:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wValue.w = value_idx;
 215:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 216:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     if ((value_idx & 0xff00) == USB_DESC_STRING)
 217:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 218:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->Control.setup.b.wIndex.w = 0x0409;
 219:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 220:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     else
 221:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 222:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->Control.setup.b.wIndex.w = 0;
 223:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 224:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wLength.w = length; 
 225:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 226:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   return USBH_CtlReq(phost, buff , length );     
 227:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 228:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 229:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
 230:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @brief  USBH_SetAddress
 231:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         This command sets the address to the connected device
 232:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  phost: Host Handle
 233:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  DeviceAddress: Device address to assign
 234:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @retval USBH Status
 235:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   */
 236:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost, 
 237:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                    uint8_t DeviceAddress)
 238:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** {
 239:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if(phost->RequestState == CMD_SEND)
 240:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   {
 241:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 242:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       USB_REQ_TYPE_STANDARD;
 243:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 244:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 245:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 246:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 247:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wIndex.w = 0;
 248:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wLength.w = 0;
 249:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 250:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   return USBH_CtlReq(phost, 0 , 0 );
 251:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 252:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 253:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
 254:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @brief  USBH_SetCfg
 255:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         The command sets the configuration value to the connected device
 256:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  phost: Host Handle
 257:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  cfg_idx: Configuration value
 258:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @retval USBH Status
ARM GAS  /tmp/cclEcI7p.s 			page 6


 259:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   */
 260:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, 
 261:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                uint16_t cfg_idx)
 262:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** {
 263:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if(phost->RequestState == CMD_SEND)
 264:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   {
 265:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE |\
 266:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       USB_REQ_TYPE_STANDARD;
 267:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 268:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wValue.w = cfg_idx;
 269:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wIndex.w = 0;
 270:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wLength.w = 0; 
 271:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 272:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   
 273:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   return USBH_CtlReq(phost, 0 , 0 );      
 274:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 275:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 276:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
 277:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @brief  USBH_SetInterface
 278:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         The command sets the Interface value to the connected device
 279:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  phost: Host Handle
 280:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  altSetting: Interface value
 281:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @retval USBH Status
 282:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   */
 283:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** USBH_StatusTypeDef USBH_SetInterface(USBH_HandleTypeDef *phost, 
 284:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                         uint8_t ep_num, uint8_t altSetting)
 285:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** {
 286:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   
 287:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if(phost->RequestState == CMD_SEND)
 288:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   {
 289:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_INTERFACE | \
 290:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       USB_REQ_TYPE_STANDARD;
 291:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 292:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.bRequest = USB_REQ_SET_INTERFACE;
 293:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wValue.w = altSetting;
 294:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wIndex.w = ep_num;
 295:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wLength.w = 0;           
 296:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 297:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   return USBH_CtlReq(phost, 0 , 0 );     
 298:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 299:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 300:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
 301:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @brief  USBH_ClrFeature
 302:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         This request is used to clear or disable a specific feature.
 303:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  phost: Host Handle
 304:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  ep_num: endpoint number 
 305:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  hc_num: Host channel number 
 306:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @retval USBH Status
 307:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   */
 308:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost,
 309:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                    uint8_t ep_num) 
 310:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** {
 311:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if(phost->RequestState == CMD_SEND)
 312:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   {
 313:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.bmRequestType = USB_H2D | 
 314:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       USB_REQ_RECIPIENT_ENDPOINT |
 315:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         USB_REQ_TYPE_STANDARD;
ARM GAS  /tmp/cclEcI7p.s 			page 7


 316:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 317:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 318:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 319:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wIndex.w = ep_num;
 320:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wLength.w = 0;           
 321:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 322:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   return USBH_CtlReq(phost, 0 , 0 );   
 323:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 324:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 325:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
 326:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @brief  USBH_ParseDevDesc 
 327:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         This function Parses the device descriptor
 328:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  dev_desc: device_descriptor destination address 
 329:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  buf: Buffer where the source descriptor is available
 330:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  length: Length of the descriptor
 331:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @retval None
 332:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   */
 333:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** static void  USBH_ParseDevDesc (USBH_DevDescTypeDef* dev_desc,
 334:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                 uint8_t *buf, 
 335:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                 uint16_t length)
 336:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** {
  29              		.loc 1 336 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34              	.LVL0:
  35 0000 10B4     		push	{r4}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 4
  38              		.cfi_offset 4, -4
 337:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   dev_desc->bLength            = *(uint8_t  *) (buf +  0);
  39              		.loc 1 337 0
  40 0002 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
  41 0004 0370     		strb	r3, [r0]
 338:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   dev_desc->bDescriptorType    = *(uint8_t  *) (buf +  1);
  42              		.loc 1 338 0
  43 0006 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
  44 0008 4370     		strb	r3, [r0, #1]
 339:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   dev_desc->bcdUSB             = LE16 (buf +  2);
  45              		.loc 1 339 0
  46 000a 8B78     		ldrb	r3, [r1, #2]	@ zero_extendqisi2
  47 000c CC78     		ldrb	r4, [r1, #3]	@ zero_extendqisi2
  48 000e 03EB0423 		add	r3, r3, r4, lsl #8
  49 0012 4380     		strh	r3, [r0, #2]	@ movhi
 340:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   dev_desc->bDeviceClass       = *(uint8_t  *) (buf +  4);
  50              		.loc 1 340 0
  51 0014 0B79     		ldrb	r3, [r1, #4]	@ zero_extendqisi2
  52 0016 0371     		strb	r3, [r0, #4]
 341:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   dev_desc->bDeviceSubClass    = *(uint8_t  *) (buf +  5);
  53              		.loc 1 341 0
  54 0018 4B79     		ldrb	r3, [r1, #5]	@ zero_extendqisi2
  55 001a 4371     		strb	r3, [r0, #5]
 342:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   dev_desc->bDeviceProtocol    = *(uint8_t  *) (buf +  6);
  56              		.loc 1 342 0
  57 001c 8B79     		ldrb	r3, [r1, #6]	@ zero_extendqisi2
  58 001e 8371     		strb	r3, [r0, #6]
ARM GAS  /tmp/cclEcI7p.s 			page 8


 343:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   dev_desc->bMaxPacketSize     = *(uint8_t  *) (buf +  7);
  59              		.loc 1 343 0
  60 0020 CB79     		ldrb	r3, [r1, #7]	@ zero_extendqisi2
  61 0022 C371     		strb	r3, [r0, #7]
 344:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   
 345:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if (length > 8)
  62              		.loc 1 345 0
  63 0024 082A     		cmp	r2, #8
  64 0026 16D9     		bls	.L1
 346:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   { /* For 1st time after device connection, Host may issue only 8 bytes for 
 347:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     Device Descriptor Length  */
 348:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     dev_desc->idVendor           = LE16 (buf +  8);
  65              		.loc 1 348 0
  66 0028 0B7A     		ldrb	r3, [r1, #8]	@ zero_extendqisi2
  67 002a 4A7A     		ldrb	r2, [r1, #9]	@ zero_extendqisi2
  68              	.LVL1:
  69 002c 03EB0223 		add	r3, r3, r2, lsl #8
  70 0030 0381     		strh	r3, [r0, #8]	@ movhi
 349:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     dev_desc->idProduct          = LE16 (buf + 10);
  71              		.loc 1 349 0
  72 0032 8B7A     		ldrb	r3, [r1, #10]	@ zero_extendqisi2
  73 0034 CA7A     		ldrb	r2, [r1, #11]	@ zero_extendqisi2
  74 0036 03EB0223 		add	r3, r3, r2, lsl #8
  75 003a 4381     		strh	r3, [r0, #10]	@ movhi
 350:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     dev_desc->bcdDevice          = LE16 (buf + 12);
  76              		.loc 1 350 0
  77 003c 0B7B     		ldrb	r3, [r1, #12]	@ zero_extendqisi2
  78 003e 4A7B     		ldrb	r2, [r1, #13]	@ zero_extendqisi2
  79 0040 03EB0223 		add	r3, r3, r2, lsl #8
  80 0044 8381     		strh	r3, [r0, #12]	@ movhi
 351:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     dev_desc->iManufacturer      = *(uint8_t  *) (buf + 14);
  81              		.loc 1 351 0
  82 0046 8B7B     		ldrb	r3, [r1, #14]	@ zero_extendqisi2
  83 0048 8373     		strb	r3, [r0, #14]
 352:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     dev_desc->iProduct           = *(uint8_t  *) (buf + 15);
  84              		.loc 1 352 0
  85 004a CB7B     		ldrb	r3, [r1, #15]	@ zero_extendqisi2
  86 004c C373     		strb	r3, [r0, #15]
 353:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     dev_desc->iSerialNumber      = *(uint8_t  *) (buf + 16);
  87              		.loc 1 353 0
  88 004e 0B7C     		ldrb	r3, [r1, #16]	@ zero_extendqisi2
  89 0050 0374     		strb	r3, [r0, #16]
 354:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     dev_desc->bNumConfigurations = *(uint8_t  *) (buf + 17);
  90              		.loc 1 354 0
  91 0052 4B7C     		ldrb	r3, [r1, #17]	@ zero_extendqisi2
  92 0054 4374     		strb	r3, [r0, #17]
  93              	.L1:
 355:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 356:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
  94              		.loc 1 356 0
  95 0056 5DF8044B 		ldr	r4, [sp], #4
  96              	.LCFI1:
  97              		.cfi_restore 4
  98              		.cfi_def_cfa_offset 0
  99 005a 7047     		bx	lr
 100              		.cfi_endproc
 101              	.LFE132:
ARM GAS  /tmp/cclEcI7p.s 			page 9


 103              		.section	.text.USBH_ParseInterfaceDesc,"ax",%progbits
 104              		.align	2
 105              		.thumb
 106              		.thumb_func
 108              	USBH_ParseInterfaceDesc:
 109              	.LFB134:
 357:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 358:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
 359:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @brief  USBH_ParseCfgDesc 
 360:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         This function Parses the configuration descriptor
 361:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  cfg_desc: Configuration Descriptor address
 362:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  buf: Buffer where the source descriptor is available
 363:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  length: Length of the descriptor
 364:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @retval None
 365:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   */
 366:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** static void USBH_ParseCfgDesc (USBH_CfgDescTypeDef* cfg_desc,
 367:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                uint8_t *buf, 
 368:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                uint16_t length)
 369:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** {  
 370:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_InterfaceDescTypeDef    *pif ;
 371:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_EpDescTypeDef           *pep;  
 372:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_DescHeader_t             *pdesc = (USBH_DescHeader_t *)buf;
 373:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   uint16_t                      ptr;
 374:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   int8_t                        if_ix = 0;
 375:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   int8_t                        ep_ix = 0;  
 376:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   
 377:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   pdesc   = (USBH_DescHeader_t *)buf;
 378:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   
 379:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   /* Parse configuration descriptor */
 380:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   cfg_desc->bLength             = *(uint8_t  *) (buf + 0);
 381:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   cfg_desc->bDescriptorType     = *(uint8_t  *) (buf + 1);
 382:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   cfg_desc->wTotalLength        = LE16 (buf + 2);
 383:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   cfg_desc->bNumInterfaces      = *(uint8_t  *) (buf + 4);
 384:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   cfg_desc->bConfigurationValue = *(uint8_t  *) (buf + 5);
 385:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   cfg_desc->iConfiguration      = *(uint8_t  *) (buf + 6);
 386:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   cfg_desc->bmAttributes        = *(uint8_t  *) (buf + 7);
 387:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   cfg_desc->bMaxPower           = *(uint8_t  *) (buf + 8);    
 388:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   
 389:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   
 390:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if (length > USB_CONFIGURATION_DESC_SIZE)
 391:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   {
 392:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     ptr = USB_LEN_CFG_DESC;
 393:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     pif = (USBH_InterfaceDescTypeDef *)0;
 394:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 395:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 396:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     while ((if_ix < USBH_MAX_NUM_INTERFACES ) && (ptr < cfg_desc->wTotalLength))
 397:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 398:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       pdesc = USBH_GetNextDesc((uint8_t *)pdesc, &ptr);
 399:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE) 
 400:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       {
 401:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         pif = &cfg_desc->Itf_Desc[if_ix];
 402:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         USBH_ParseInterfaceDesc (pif, (uint8_t *)pdesc);            
 403:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         
 404:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         ep_ix = 0;
 405:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         pep = (USBH_EpDescTypeDef *)0;        
 406:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 407:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         {
ARM GAS  /tmp/cclEcI7p.s 			page 10


 408:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****           pdesc = USBH_GetNextDesc((uint8_t*) pdesc, &ptr);
 409:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****           if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT) 
 410:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****           {  
 411:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****             pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 412:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****             USBH_ParseEPDesc (pep, (uint8_t *)pdesc);
 413:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****             ep_ix++;
 414:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****           }
 415:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         }
 416:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         if_ix++;
 417:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       }
 418:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 419:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }  
 420:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 421:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 422:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 423:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 424:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
 425:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @brief  USBH_ParseInterfaceDesc 
 426:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         This function Parses the interface descriptor
 427:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  if_descriptor : Interface descriptor destination
 428:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  buf: Buffer where the descriptor data is available
 429:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @retval None
 430:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   */
 431:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** static void  USBH_ParseInterfaceDesc (USBH_InterfaceDescTypeDef *if_descriptor, 
 432:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                       uint8_t *buf)
 433:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** {
 110              		.loc 1 433 0
 111              		.cfi_startproc
 112              		@ args = 0, pretend = 0, frame = 0
 113              		@ frame_needed = 0, uses_anonymous_args = 0
 114              		@ link register save eliminated.
 115              	.LVL2:
 434:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if_descriptor->bLength            = *(uint8_t  *) (buf + 0);
 116              		.loc 1 434 0
 117 0000 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 118 0002 0370     		strb	r3, [r0]
 435:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if_descriptor->bDescriptorType    = *(uint8_t  *) (buf + 1);
 119              		.loc 1 435 0
 120 0004 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
 121 0006 4370     		strb	r3, [r0, #1]
 436:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if_descriptor->bInterfaceNumber   = *(uint8_t  *) (buf + 2);
 122              		.loc 1 436 0
 123 0008 8B78     		ldrb	r3, [r1, #2]	@ zero_extendqisi2
 124 000a 8370     		strb	r3, [r0, #2]
 437:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if_descriptor->bAlternateSetting  = *(uint8_t  *) (buf + 3);
 125              		.loc 1 437 0
 126 000c CB78     		ldrb	r3, [r1, #3]	@ zero_extendqisi2
 127 000e C370     		strb	r3, [r0, #3]
 438:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if_descriptor->bNumEndpoints      = *(uint8_t  *) (buf + 4);
 128              		.loc 1 438 0
 129 0010 0B79     		ldrb	r3, [r1, #4]	@ zero_extendqisi2
 130 0012 0371     		strb	r3, [r0, #4]
 439:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if_descriptor->bInterfaceClass    = *(uint8_t  *) (buf + 5);
 131              		.loc 1 439 0
 132 0014 4B79     		ldrb	r3, [r1, #5]	@ zero_extendqisi2
 133 0016 4371     		strb	r3, [r0, #5]
 440:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if_descriptor->bInterfaceSubClass = *(uint8_t  *) (buf + 6);
ARM GAS  /tmp/cclEcI7p.s 			page 11


 134              		.loc 1 440 0
 135 0018 8B79     		ldrb	r3, [r1, #6]	@ zero_extendqisi2
 136 001a 8371     		strb	r3, [r0, #6]
 441:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if_descriptor->bInterfaceProtocol = *(uint8_t  *) (buf + 7);
 137              		.loc 1 441 0
 138 001c CB79     		ldrb	r3, [r1, #7]	@ zero_extendqisi2
 139 001e C371     		strb	r3, [r0, #7]
 442:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if_descriptor->iInterface         = *(uint8_t  *) (buf + 8);
 140              		.loc 1 442 0
 141 0020 0B7A     		ldrb	r3, [r1, #8]	@ zero_extendqisi2
 142 0022 0372     		strb	r3, [r0, #8]
 143 0024 7047     		bx	lr
 144              		.cfi_endproc
 145              	.LFE134:
 147 0026 00BF     		.section	.text.USBH_ParseEPDesc,"ax",%progbits
 148              		.align	2
 149              		.thumb
 150              		.thumb_func
 152              	USBH_ParseEPDesc:
 153              	.LFB135:
 443:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 444:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 445:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
 446:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @brief  USBH_ParseEPDesc 
 447:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         This function Parses the endpoint descriptor
 448:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  ep_descriptor: Endpoint descriptor destination address
 449:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  buf: Buffer where the parsed descriptor stored
 450:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @retval None
 451:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   */
 452:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** static void  USBH_ParseEPDesc (USBH_EpDescTypeDef  *ep_descriptor, 
 453:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                uint8_t *buf)
 454:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** {
 154              		.loc 1 454 0
 155              		.cfi_startproc
 156              		@ args = 0, pretend = 0, frame = 0
 157              		@ frame_needed = 0, uses_anonymous_args = 0
 158              		@ link register save eliminated.
 159              	.LVL3:
 455:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   
 456:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   ep_descriptor->bLength          = *(uint8_t  *) (buf + 0);
 160              		.loc 1 456 0
 161 0000 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 162 0002 0370     		strb	r3, [r0]
 457:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   ep_descriptor->bDescriptorType  = *(uint8_t  *) (buf + 1);
 163              		.loc 1 457 0
 164 0004 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
 165 0006 4370     		strb	r3, [r0, #1]
 458:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   ep_descriptor->bEndpointAddress = *(uint8_t  *) (buf + 2);
 166              		.loc 1 458 0
 167 0008 8B78     		ldrb	r3, [r1, #2]	@ zero_extendqisi2
 168 000a 8370     		strb	r3, [r0, #2]
 459:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   ep_descriptor->bmAttributes     = *(uint8_t  *) (buf + 3);
 169              		.loc 1 459 0
 170 000c CB78     		ldrb	r3, [r1, #3]	@ zero_extendqisi2
 171 000e C370     		strb	r3, [r0, #3]
 460:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   ep_descriptor->wMaxPacketSize   = LE16 (buf + 4);
 172              		.loc 1 460 0
ARM GAS  /tmp/cclEcI7p.s 			page 12


 173 0010 0B79     		ldrb	r3, [r1, #4]	@ zero_extendqisi2
 174 0012 4A79     		ldrb	r2, [r1, #5]	@ zero_extendqisi2
 175 0014 03EB0223 		add	r3, r3, r2, lsl #8
 176 0018 8380     		strh	r3, [r0, #4]	@ movhi
 461:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   ep_descriptor->bInterval        = *(uint8_t  *) (buf + 6);
 177              		.loc 1 461 0
 178 001a 8B79     		ldrb	r3, [r1, #6]	@ zero_extendqisi2
 179 001c 8371     		strb	r3, [r0, #6]
 180 001e 7047     		bx	lr
 181              		.cfi_endproc
 182              	.LFE135:
 184              		.section	.text.USBH_ParseStringDesc,"ax",%progbits
 185              		.align	2
 186              		.thumb
 187              		.thumb_func
 189              	USBH_ParseStringDesc:
 190              	.LFB136:
 462:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 463:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 464:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
 465:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @brief  USBH_ParseStringDesc 
 466:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         This function Parses the string descriptor
 467:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  psrc: Source pointer containing the descriptor data
 468:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  pdest: Destination address pointer
 469:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  length: Length of the descriptor
 470:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @retval None
 471:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   */
 472:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** static void USBH_ParseStringDesc (uint8_t* psrc, 
 473:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                   uint8_t* pdest, 
 474:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                   uint16_t length)
 475:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** {
 191              		.loc 1 475 0
 192              		.cfi_startproc
 193              		@ args = 0, pretend = 0, frame = 0
 194              		@ frame_needed = 0, uses_anonymous_args = 0
 195              		@ link register save eliminated.
 196              	.LVL4:
 476:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   uint16_t strlength;
 477:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   uint16_t idx;
 478:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   
 479:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   /* The UNICODE string descriptor is not NULL-terminated. The string length is
 480:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   computed by substracting two from the value of the first byte of the descriptor.
 481:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   */
 482:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   
 483:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   /* Check which is lower size, the Size of string or the length of bytes read 
 484:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   from the device */
 485:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   
 486:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if ( psrc[1] == USB_DESC_TYPE_STRING)
 197              		.loc 1 486 0
 198 0000 4378     		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 199 0002 032B     		cmp	r3, #3
 200 0004 14D1     		bne	.L12
 475:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   uint16_t strlength;
 201              		.loc 1 475 0
 202 0006 10B4     		push	{r4}
 203              	.LCFI2:
 204              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/cclEcI7p.s 			page 13


 205              		.cfi_offset 4, -4
 487:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   { /* Make sure the Descriptor is String Type */
 488:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 489:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */      
 490:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     strlength = ( ( (psrc[0]-2) <= length) ? (psrc[0]-2) :length); 
 206              		.loc 1 490 0
 207 0008 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 208 000a 023B     		subs	r3, r3, #2
 209 000c 9A42     		cmp	r2, r3
 210 000e A8BF     		it	ge
 211 0010 1A46     		movge	r2, r3
 212              	.LVL5:
 213 0012 92B2     		uxth	r2, r2
 214              	.LVL6:
 491:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     psrc += 2; /* Adjust the offset ignoring the String Len and Descriptor type */
 492:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 493:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     for (idx = 0; idx < strlength; idx+=2 )
 215              		.loc 1 493 0
 216 0014 0023     		movs	r3, #0
 217 0016 05E0     		b	.L8
 218              	.LVL7:
 219              	.L9:
 494:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {/* Copy Only the string and ignore the UNICODE ID, hence add the src */
 495:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       *pdest =  psrc[idx];
 220              		.loc 1 495 0 discriminator 3
 221 0018 C418     		adds	r4, r0, r3
 222 001a A478     		ldrb	r4, [r4, #2]	@ zero_extendqisi2
 223 001c 01F8014B 		strb	r4, [r1], #1
 224              	.LVL8:
 493:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {/* Copy Only the string and ignore the UNICODE ID, hence add the src */
 225              		.loc 1 493 0 discriminator 3
 226 0020 0233     		adds	r3, r3, #2
 227              	.LVL9:
 228 0022 9BB2     		uxth	r3, r3
 229              	.LVL10:
 230              	.L8:
 493:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {/* Copy Only the string and ignore the UNICODE ID, hence add the src */
 231              		.loc 1 493 0 is_stmt 0 discriminator 1
 232 0024 9342     		cmp	r3, r2
 233 0026 F7D3     		bcc	.L9
 496:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       pdest++;
 497:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }  
 498:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     *pdest = 0; /* mark end of string */  
 234              		.loc 1 498 0 is_stmt 1
 235 0028 0023     		movs	r3, #0
 236              	.LVL11:
 237 002a 0B70     		strb	r3, [r1]
 499:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 500:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 238              		.loc 1 500 0
 239 002c 5DF8044B 		ldr	r4, [sp], #4
 240              	.LCFI3:
 241              		.cfi_restore 4
 242              		.cfi_def_cfa_offset 0
 243              	.LVL12:
 244              	.L12:
 245 0030 7047     		bx	lr
ARM GAS  /tmp/cclEcI7p.s 			page 14


 246              		.cfi_endproc
 247              	.LFE136:
 249 0032 00BF     		.section	.text.USBH_HandleControl,"ax",%progbits
 250              		.align	2
 251              		.thumb
 252              		.thumb_func
 254              	USBH_HandleControl:
 255              	.LFB139:
 501:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 502:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
 503:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @brief  USBH_GetNextDesc 
 504:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         This function return the next descriptor header
 505:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  buf: Buffer where the cfg descriptor is available
 506:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  ptr: data pointer inside the cfg descriptor
 507:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @retval next header
 508:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   */
 509:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** USBH_DescHeader_t  *USBH_GetNextDesc (uint8_t   *pbuf, uint16_t  *ptr)
 510:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** {
 511:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_DescHeader_t  *pnext;
 512:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****  
 513:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *ptr += ((USBH_DescHeader_t *)pbuf)->bLength;  
 514:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   pnext = (USBH_DescHeader_t *)((uint8_t *)pbuf + \
 515:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****          ((USBH_DescHeader_t *)pbuf)->bLength);
 516:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****  
 517:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   return(pnext);
 518:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 519:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 520:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 521:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
 522:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @brief  USBH_CtlReq
 523:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         USBH_CtlReq sends a control request and provide the status after 
 524:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *            completion of the request
 525:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  phost: Host Handle
 526:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  req: Setup Request Structure
 527:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  buff: data buffer address to store the response
 528:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  length: length of the response
 529:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @retval USBH Status
 530:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   */
 531:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** USBH_StatusTypeDef USBH_CtlReq     (USBH_HandleTypeDef *phost, 
 532:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                              uint8_t             *buff,
 533:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                              uint16_t            length)
 534:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** {
 535:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_StatusTypeDef status;
 536:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   status = USBH_BUSY;
 537:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   
 538:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   switch (phost->RequestState)
 539:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   {
 540:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   case CMD_SEND:
 541:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     /* Start a SETUP transfer */
 542:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.buff = buff; 
 543:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.length = length;
 544:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.state = CTRL_SETUP;  
 545:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->RequestState = CMD_WAIT;
 546:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     status = USBH_BUSY;
 547:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_USE_OS == 1)
 548:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 549:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif      
ARM GAS  /tmp/cclEcI7p.s 			page 15


 550:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     break;
 551:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 552:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   case CMD_WAIT:
 553:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     status = USBH_HandleControl(phost);
 554:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****      if (status == USBH_OK) 
 555:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 556:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       /* Commands successfully sent and Response Received  */       
 557:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->RequestState = CMD_SEND;
 558:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->Control.state =CTRL_IDLE;  
 559:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       status = USBH_OK;      
 560:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 561:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     else if  (status == USBH_FAIL)
 562:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 563:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       /* Failure Mode */
 564:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->RequestState = CMD_SEND;
 565:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       status = USBH_FAIL;
 566:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }   
 567:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     break;
 568:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 569:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   default:
 570:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     break; 
 571:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 572:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   return status;
 573:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 574:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 575:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
 576:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @brief  USBH_HandleControl
 577:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         Handles the USB control transfer state machine
 578:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  phost: Host Handle
 579:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @retval USBH Status
 580:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   */
 581:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** static USBH_StatusTypeDef USBH_HandleControl (USBH_HandleTypeDef *phost)
 582:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** {
 256              		.loc 1 582 0
 257              		.cfi_startproc
 258              		@ args = 0, pretend = 0, frame = 0
 259              		@ frame_needed = 0, uses_anonymous_args = 0
 260              	.LVL13:
 261 0000 30B5     		push	{r4, r5, lr}
 262              	.LCFI4:
 263              		.cfi_def_cfa_offset 12
 264              		.cfi_offset 4, -12
 265              		.cfi_offset 5, -8
 266              		.cfi_offset 14, -4
 267 0002 83B0     		sub	sp, sp, #12
 268              	.LCFI5:
 269              		.cfi_def_cfa_offset 24
 270 0004 0446     		mov	r4, r0
 271              	.LVL14:
 583:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   uint8_t direction;  
 584:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_StatusTypeDef status = USBH_BUSY;
 585:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 586:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   
 587:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   switch (phost->Control.state)
 272              		.loc 1 587 0
 273 0006 037E     		ldrb	r3, [r0, #24]	@ zero_extendqisi2
 274 0008 013B     		subs	r3, r3, #1
ARM GAS  /tmp/cclEcI7p.s 			page 16


 275 000a 0A2B     		cmp	r3, #10
 276 000c 00F2CE80 		bhi	.L40
 277 0010 DFE803F0 		tbb	[pc, r3]
 278              	.L16:
 279 0014 06       		.byte	(.L15-.L16)/2
 280 0015 0F       		.byte	(.L17-.L16)/2
 281 0016 31       		.byte	(.L18-.L16)/2
 282 0017 3D       		.byte	(.L19-.L16)/2
 283 0018 4E       		.byte	(.L20-.L16)/2
 284 0019 5C       		.byte	(.L21-.L16)/2
 285 001a 76       		.byte	(.L22-.L16)/2
 286 001b 82       		.byte	(.L23-.L16)/2
 287 001c 95       		.byte	(.L24-.L16)/2
 288 001d A3       		.byte	(.L25-.L16)/2
 289 001e B8       		.byte	(.L26-.L16)/2
 290 001f 00       		.p2align 1
 291              	.L15:
 588:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   {
 589:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   case CTRL_SETUP:
 590:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     /* send a SETUP packet */
 591:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     USBH_CtlSendSetup     (phost, 
 292              		.loc 1 591 0
 293 0020 4279     		ldrb	r2, [r0, #5]	@ zero_extendqisi2
 294 0022 00F11001 		add	r1, r0, #16
 295 0026 FFF7FEFF 		bl	USBH_CtlSendSetup
 296              	.LVL15:
 592:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 	                   (uint8_t *)phost->Control.setup.d8 , 
 593:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 	                   phost->Control.pipe_out); 
 594:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 595:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.state = CTRL_SETUP_WAIT; 
 297              		.loc 1 595 0
 298 002a 0223     		movs	r3, #2
 299 002c 2376     		strb	r3, [r4, #24]
 584:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 300              		.loc 1 584 0
 301 002e 0120     		movs	r0, #1
 596:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     break; 
 302              		.loc 1 596 0
 303 0030 C9E0     		b	.L14
 304              	.LVL16:
 305              	.L17:
 597:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 598:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   case CTRL_SETUP_WAIT:
 599:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 600:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out); 
 306              		.loc 1 600 0
 307 0032 4179     		ldrb	r1, [r0, #5]	@ zero_extendqisi2
 308 0034 FFF7FEFF 		bl	USBH_LL_GetURBState
 309              	.LVL17:
 601:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     /* case SETUP packet sent successfully */
 602:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     if(URB_Status == USBH_URB_DONE)
 310              		.loc 1 602 0
 311 0038 0128     		cmp	r0, #1
 312 003a 15D1     		bne	.L27
 603:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     { 
 604:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 313              		.loc 1 604 0
ARM GAS  /tmp/cclEcI7p.s 			page 17


 314 003c 237C     		ldrb	r3, [r4, #16]	@ zero_extendqisi2
 315 003e 03F08003 		and	r3, r3, #128
 316              	.LVL18:
 605:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       
 606:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       /* check if there is a data stage */
 607:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       if (phost->Control.setup.b.wLength.w != 0 )
 317              		.loc 1 607 0
 318 0042 E28A     		ldrh	r2, [r4, #22]
 319 0044 3AB1     		cbz	r2, .L28
 608:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       {        
 609:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         if (direction == USB_D2H)
 320              		.loc 1 609 0
 321 0046 13B1     		cbz	r3, .L29
 610:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         {
 611:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****           /* Data Direction is IN */
 612:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****           phost->Control.state = CTRL_DATA_IN;
 322              		.loc 1 612 0
 323 0048 0323     		movs	r3, #3
 324              	.LVL19:
 325 004a 2376     		strb	r3, [r4, #24]
 326 004c BBE0     		b	.L14
 327              	.LVL20:
 328              	.L29:
 613:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         }
 614:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         else
 615:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         {
 616:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****           /* Data Direction is OUT */
 617:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****           phost->Control.state = CTRL_DATA_OUT;
 329              		.loc 1 617 0
 330 004e 0523     		movs	r3, #5
 331              	.LVL21:
 332 0050 2376     		strb	r3, [r4, #24]
 584:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 333              		.loc 1 584 0
 334 0052 0120     		movs	r0, #1
 335              	.LVL22:
 336 0054 B7E0     		b	.L14
 337              	.LVL23:
 338              	.L28:
 618:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         } 
 619:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       }
 620:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       /* No DATA stage */
 621:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       else
 622:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       {
 623:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         /* If there is No Data Transfer Stage */
 624:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         if (direction == USB_D2H)
 339              		.loc 1 624 0
 340 0056 1BB1     		cbz	r3, .L30
 625:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         {
 626:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****           /* Data Direction is IN */
 627:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****           phost->Control.state = CTRL_STATUS_OUT;
 341              		.loc 1 627 0
 342 0058 0923     		movs	r3, #9
 343              	.LVL24:
 344 005a 2376     		strb	r3, [r4, #24]
 584:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 345              		.loc 1 584 0
ARM GAS  /tmp/cclEcI7p.s 			page 18


 346 005c 0120     		movs	r0, #1
 347              	.LVL25:
 348 005e B2E0     		b	.L14
 349              	.LVL26:
 350              	.L30:
 628:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         }
 629:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         else
 630:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         {
 631:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****           /* Data Direction is OUT */
 632:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****           phost->Control.state = CTRL_STATUS_IN;
 351              		.loc 1 632 0
 352 0060 0723     		movs	r3, #7
 353              	.LVL27:
 354 0062 2376     		strb	r3, [r4, #24]
 584:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 355              		.loc 1 584 0
 356 0064 0120     		movs	r0, #1
 357              	.LVL28:
 358 0066 AEE0     		b	.L14
 359              	.LVL29:
 360              	.L27:
 633:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         } 
 634:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       }          
 635:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_USE_OS == 1)
 636:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 637:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif
 638:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 639:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     else if(URB_Status == USBH_URB_ERROR)
 361              		.loc 1 639 0
 362 0068 0428     		cmp	r0, #4
 363 006a 40F0A180 		bne	.L41
 640:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 641:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->Control.state = CTRL_ERROR;
 364              		.loc 1 641 0
 365 006e 0B23     		movs	r3, #11
 366 0070 2376     		strb	r3, [r4, #24]
 584:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 367              		.loc 1 584 0
 368 0072 0120     		movs	r0, #1
 369              	.LVL30:
 370 0074 A7E0     		b	.L14
 371              	.LVL31:
 372              	.L18:
 642:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_USE_OS == 1)
 643:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 644:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif      
 645:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }    
 646:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     break;
 647:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 648:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   case CTRL_DATA_IN:  
 649:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     /* Issue an IN token */ 
 650:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****      phost->Control.timer = phost->Timer;
 373              		.loc 1 650 0
 374 0076 D0F88835 		ldr	r3, [r0, #1416]
 375 007a C381     		strh	r3, [r0, #14]	@ movhi
 651:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     USBH_CtlReceiveData(phost,
 376              		.loc 1 651 0
ARM GAS  /tmp/cclEcI7p.s 			page 19


 377 007c 0379     		ldrb	r3, [r0, #4]	@ zero_extendqisi2
 378 007e 8289     		ldrh	r2, [r0, #12]
 379 0080 8168     		ldr	r1, [r0, #8]
 380 0082 FFF7FEFF 		bl	USBH_CtlReceiveData
 381              	.LVL32:
 652:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                         phost->Control.buff, 
 653:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                         phost->Control.length,
 654:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                         phost->Control.pipe_in);
 655:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****  
 656:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.state = CTRL_DATA_IN_WAIT;
 382              		.loc 1 656 0
 383 0086 0423     		movs	r3, #4
 384 0088 2376     		strb	r3, [r4, #24]
 584:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 385              		.loc 1 584 0
 386 008a 0120     		movs	r0, #1
 657:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     break;    
 387              		.loc 1 657 0
 388 008c 9BE0     		b	.L14
 389              	.LVL33:
 390              	.L19:
 658:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 659:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   case CTRL_DATA_IN_WAIT:
 660:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 661:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in); 
 391              		.loc 1 661 0
 392 008e 0179     		ldrb	r1, [r0, #4]	@ zero_extendqisi2
 393 0090 FFF7FEFF 		bl	USBH_LL_GetURBState
 394              	.LVL34:
 662:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 663:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     /* check is DATA packet transferred successfully */
 664:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     if  (URB_Status == USBH_URB_DONE)
 395              		.loc 1 664 0
 396 0094 0128     		cmp	r0, #1
 397 0096 01D1     		bne	.L31
 665:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     { 
 666:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->Control.state = CTRL_STATUS_OUT;
 398              		.loc 1 666 0
 399 0098 0923     		movs	r3, #9
 400 009a 2376     		strb	r3, [r4, #24]
 401              	.L31:
 667:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_USE_OS == 1)
 668:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 669:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif      
 670:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 671:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****    
 672:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     /* manage error cases*/
 673:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     if  (URB_Status == USBH_URB_STALL) 
 402              		.loc 1 673 0
 403 009c 0528     		cmp	r0, #5
 404 009e 00F08980 		beq	.L42
 674:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     { 
 675:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       /* In stall case, return to previous machine state*/
 676:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       status = USBH_NOT_SUPPORTED;
 677:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_USE_OS == 1)
 678:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 679:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif      
ARM GAS  /tmp/cclEcI7p.s 			page 20


 680:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }   
 681:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     else if (URB_Status == USBH_URB_ERROR)
 405              		.loc 1 681 0
 406 00a2 0428     		cmp	r0, #4
 407 00a4 40F08880 		bne	.L43
 682:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 683:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       /* Device error */
 684:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->Control.state = CTRL_ERROR;  
 408              		.loc 1 684 0
 409 00a8 0B23     		movs	r3, #11
 410 00aa 2376     		strb	r3, [r4, #24]
 584:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 411              		.loc 1 584 0
 412 00ac 0120     		movs	r0, #1
 413              	.LVL35:
 414 00ae 8AE0     		b	.L14
 415              	.LVL36:
 416              	.L20:
 685:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_USE_OS == 1)
 686:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 687:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif      
 688:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 689:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     break;
 690:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 691:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   case CTRL_DATA_OUT:
 692:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 693:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     USBH_CtlSendData (phost,
 417              		.loc 1 693 0
 418 00b0 4379     		ldrb	r3, [r0, #5]	@ zero_extendqisi2
 419 00b2 8289     		ldrh	r2, [r0, #12]
 420 00b4 0125     		movs	r5, #1
 421 00b6 0095     		str	r5, [sp]
 422 00b8 8168     		ldr	r1, [r0, #8]
 423 00ba FFF7FEFF 		bl	USBH_CtlSendData
 424              	.LVL37:
 694:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                       phost->Control.buff, 
 695:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                       phost->Control.length , 
 696:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                       phost->Control.pipe_out,
 697:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                       1);
 698:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****      phost->Control.timer = phost->Timer;
 425              		.loc 1 698 0
 426 00be D4F88835 		ldr	r3, [r4, #1416]
 427 00c2 E381     		strh	r3, [r4, #14]	@ movhi
 699:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.state = CTRL_DATA_OUT_WAIT;
 428              		.loc 1 699 0
 429 00c4 0623     		movs	r3, #6
 430 00c6 2376     		strb	r3, [r4, #24]
 584:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 431              		.loc 1 584 0
 432 00c8 2846     		mov	r0, r5
 700:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     break;
 433              		.loc 1 700 0
 434 00ca 7CE0     		b	.L14
 435              	.LVL38:
 436              	.L21:
 701:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 702:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   case CTRL_DATA_OUT_WAIT:
ARM GAS  /tmp/cclEcI7p.s 			page 21


 703:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 704:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);     
 437              		.loc 1 704 0
 438 00cc 4179     		ldrb	r1, [r0, #5]	@ zero_extendqisi2
 439 00ce FFF7FEFF 		bl	USBH_LL_GetURBState
 440              	.LVL39:
 705:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 706:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     if  (URB_Status == USBH_URB_DONE)
 441              		.loc 1 706 0
 442 00d2 0128     		cmp	r0, #1
 443 00d4 02D1     		bne	.L32
 707:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     { /* If the Setup Pkt is sent successful, then change the state */
 708:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->Control.state = CTRL_STATUS_IN;
 444              		.loc 1 708 0
 445 00d6 0723     		movs	r3, #7
 446 00d8 2376     		strb	r3, [r4, #24]
 447 00da 74E0     		b	.L14
 448              	.L32:
 709:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_USE_OS == 1)
 710:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 711:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif      
 712:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 713:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 714:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     /* handle error cases */
 715:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     else if  (URB_Status == USBH_URB_STALL) 
 449              		.loc 1 715 0
 450 00dc 0528     		cmp	r0, #5
 451 00de 03D1     		bne	.L33
 716:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     { 
 717:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       /* In stall case, return to previous machine state*/
 718:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->Control.state = CTRL_STALLED; 
 452              		.loc 1 718 0
 453 00e0 0C23     		movs	r3, #12
 454 00e2 2376     		strb	r3, [r4, #24]
 455              	.LVL40:
 719:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       status = USBH_NOT_SUPPORTED;
 456              		.loc 1 719 0
 457 00e4 0320     		movs	r0, #3
 458              	.LVL41:
 459 00e6 6EE0     		b	.L14
 460              	.LVL42:
 461              	.L33:
 720:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_USE_OS == 1)
 721:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 722:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif      
 723:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     } 
 724:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     else if  (URB_Status == USBH_URB_NOTREADY)
 462              		.loc 1 724 0
 463 00e8 0228     		cmp	r0, #2
 464 00ea 03D1     		bne	.L34
 725:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     { 
 726:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       /* Nack received from device */
 727:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->Control.state = CTRL_DATA_OUT;
 465              		.loc 1 727 0
 466 00ec 0523     		movs	r3, #5
 467 00ee 2376     		strb	r3, [r4, #24]
 584:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
ARM GAS  /tmp/cclEcI7p.s 			page 22


 468              		.loc 1 584 0
 469 00f0 0120     		movs	r0, #1
 470              	.LVL43:
 471 00f2 68E0     		b	.L14
 472              	.LVL44:
 473              	.L34:
 728:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       
 729:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_USE_OS == 1)
 730:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 731:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif      
 732:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }    
 733:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     else if (URB_Status == USBH_URB_ERROR)
 474              		.loc 1 733 0
 475 00f4 0428     		cmp	r0, #4
 476 00f6 61D1     		bne	.L44
 734:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 735:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       /* device error */
 736:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->Control.state = CTRL_ERROR;  
 477              		.loc 1 736 0
 478 00f8 0B23     		movs	r3, #11
 479 00fa 2376     		strb	r3, [r4, #24]
 480              	.LVL45:
 737:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       status = USBH_FAIL;    
 481              		.loc 1 737 0
 482 00fc 0220     		movs	r0, #2
 483              	.LVL46:
 484 00fe 62E0     		b	.L14
 485              	.LVL47:
 486              	.L22:
 738:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       
 739:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_USE_OS == 1)
 740:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 741:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif      
 742:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     } 
 743:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     break;
 744:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 745:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 746:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   case CTRL_STATUS_IN:
 747:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     /* Send 0 bytes out packet */
 748:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     USBH_CtlReceiveData (phost,
 487              		.loc 1 748 0
 488 0100 0379     		ldrb	r3, [r0, #4]	@ zero_extendqisi2
 489 0102 0022     		movs	r2, #0
 490 0104 1146     		mov	r1, r2
 491 0106 FFF7FEFF 		bl	USBH_CtlReceiveData
 492              	.LVL48:
 749:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                          0,
 750:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                          0,
 751:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                          phost->Control.pipe_in);
 752:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.timer = phost->Timer;
 493              		.loc 1 752 0
 494 010a D4F88835 		ldr	r3, [r4, #1416]
 495 010e E381     		strh	r3, [r4, #14]	@ movhi
 753:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.state = CTRL_STATUS_IN_WAIT;
 496              		.loc 1 753 0
 497 0110 0823     		movs	r3, #8
 498 0112 2376     		strb	r3, [r4, #24]
ARM GAS  /tmp/cclEcI7p.s 			page 23


 584:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 499              		.loc 1 584 0
 500 0114 0120     		movs	r0, #1
 754:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 755:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     break;
 501              		.loc 1 755 0
 502 0116 56E0     		b	.L14
 503              	.LVL49:
 504              	.L23:
 756:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 757:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   case CTRL_STATUS_IN_WAIT:
 758:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 759:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in); 
 505              		.loc 1 759 0
 506 0118 0179     		ldrb	r1, [r0, #4]	@ zero_extendqisi2
 507 011a FFF7FEFF 		bl	USBH_LL_GetURBState
 508              	.LVL50:
 760:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 761:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     if  ( URB_Status == USBH_URB_DONE)
 509              		.loc 1 761 0
 510 011e 0128     		cmp	r0, #1
 511 0120 03D1     		bne	.L35
 762:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     { /* Control transfers completed, Exit the State Machine */
 763:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->Control.state = CTRL_COMPLETE;
 512              		.loc 1 763 0
 513 0122 0D23     		movs	r3, #13
 514 0124 2376     		strb	r3, [r4, #24]
 515              	.LVL51:
 764:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       status = USBH_OK;
 516              		.loc 1 764 0
 517 0126 0020     		movs	r0, #0
 518              	.LVL52:
 519 0128 4DE0     		b	.L14
 520              	.LVL53:
 521              	.L35:
 765:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_USE_OS == 1)
 766:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 767:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif      
 768:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 769:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 770:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     else if (URB_Status == USBH_URB_ERROR)
 522              		.loc 1 770 0
 523 012a 0428     		cmp	r0, #4
 524 012c 03D1     		bne	.L36
 771:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 772:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->Control.state = CTRL_ERROR;
 525              		.loc 1 772 0
 526 012e 0B23     		movs	r3, #11
 527 0130 2376     		strb	r3, [r4, #24]
 584:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 528              		.loc 1 584 0
 529 0132 0120     		movs	r0, #1
 530              	.LVL54:
 531 0134 47E0     		b	.L14
 532              	.LVL55:
 533              	.L36:
 773:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_USE_OS == 1)
ARM GAS  /tmp/cclEcI7p.s 			page 24


 774:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 775:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif      
 776:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 777:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****      else if(URB_Status == USBH_URB_STALL)
 534              		.loc 1 777 0
 535 0136 0528     		cmp	r0, #5
 536 0138 42D0     		beq	.L45
 584:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 537              		.loc 1 584 0
 538 013a 0120     		movs	r0, #1
 539              	.LVL56:
 540 013c 43E0     		b	.L14
 541              	.LVL57:
 542              	.L24:
 778:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 779:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       /* Control transfers completed, Exit the State Machine */
 780:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       status = USBH_NOT_SUPPORTED;
 781:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       
 782:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_USE_OS == 1)
 783:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 784:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif      
 785:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 786:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     break;
 787:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 788:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   case CTRL_STATUS_OUT:
 789:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     USBH_CtlSendData (phost,
 543              		.loc 1 789 0
 544 013e 4379     		ldrb	r3, [r0, #5]	@ zero_extendqisi2
 545 0140 0125     		movs	r5, #1
 546 0142 0095     		str	r5, [sp]
 547 0144 0022     		movs	r2, #0
 548 0146 1146     		mov	r1, r2
 549 0148 FFF7FEFF 		bl	USBH_CtlSendData
 550              	.LVL58:
 790:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                       0,
 791:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                       0,
 792:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                       phost->Control.pipe_out,
 793:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                       1);
 794:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****      phost->Control.timer = phost->Timer;
 551              		.loc 1 794 0
 552 014c D4F88835 		ldr	r3, [r4, #1416]
 553 0150 E381     		strh	r3, [r4, #14]	@ movhi
 795:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.state = CTRL_STATUS_OUT_WAIT;
 554              		.loc 1 795 0
 555 0152 0A23     		movs	r3, #10
 556 0154 2376     		strb	r3, [r4, #24]
 584:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 557              		.loc 1 584 0
 558 0156 2846     		mov	r0, r5
 796:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     break;
 559              		.loc 1 796 0
 560 0158 35E0     		b	.L14
 561              	.LVL59:
 562              	.L25:
 797:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 798:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   case CTRL_STATUS_OUT_WAIT: 
 799:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
ARM GAS  /tmp/cclEcI7p.s 			page 25


 800:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);  
 563              		.loc 1 800 0
 564 015a 4179     		ldrb	r1, [r0, #5]	@ zero_extendqisi2
 565 015c FFF7FEFF 		bl	USBH_LL_GetURBState
 566              	.LVL60:
 801:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     if  (URB_Status == USBH_URB_DONE)
 567              		.loc 1 801 0
 568 0160 0128     		cmp	r0, #1
 569 0162 03D1     		bne	.L37
 570              	.LVL61:
 802:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     { 
 803:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       status = USBH_OK;      
 804:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->Control.state = CTRL_COMPLETE; 
 571              		.loc 1 804 0
 572 0164 0D23     		movs	r3, #13
 573 0166 2376     		strb	r3, [r4, #24]
 803:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->Control.state = CTRL_COMPLETE; 
 574              		.loc 1 803 0
 575 0168 0020     		movs	r0, #0
 576              	.LVL62:
 577 016a 2CE0     		b	.L14
 578              	.LVL63:
 579              	.L37:
 805:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       
 806:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_USE_OS == 1)
 807:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 808:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif      
 809:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 810:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     else if  (URB_Status == USBH_URB_NOTREADY)
 580              		.loc 1 810 0
 581 016c 0228     		cmp	r0, #2
 582 016e 03D1     		bne	.L38
 811:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     { 
 812:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->Control.state = CTRL_STATUS_OUT;
 583              		.loc 1 812 0
 584 0170 0923     		movs	r3, #9
 585 0172 2376     		strb	r3, [r4, #24]
 584:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 586              		.loc 1 584 0
 587 0174 0120     		movs	r0, #1
 588              	.LVL64:
 589 0176 26E0     		b	.L14
 590              	.LVL65:
 591              	.L38:
 813:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       
 814:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_USE_OS == 1)
 815:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 816:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif      
 817:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }      
 818:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     else if (URB_Status == USBH_URB_ERROR)
 592              		.loc 1 818 0
 593 0178 0428     		cmp	r0, #4
 594 017a 23D1     		bne	.L46
 819:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 820:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->Control.state = CTRL_ERROR; 
 595              		.loc 1 820 0
 596 017c 0B23     		movs	r3, #11
ARM GAS  /tmp/cclEcI7p.s 			page 26


 597 017e 2376     		strb	r3, [r4, #24]
 584:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 598              		.loc 1 584 0
 599 0180 0120     		movs	r0, #1
 600              	.LVL66:
 601 0182 20E0     		b	.L14
 602              	.LVL67:
 603              	.L26:
 821:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       
 822:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_USE_OS == 1)
 823:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 824:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif      
 825:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 826:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     break;
 827:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 828:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   case CTRL_ERROR:
 829:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     /* 
 830:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     After a halt condition is encountered or an error is detected by the 
 831:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     host, a control endpoint is allowed to recover by accepting the next Setup 
 832:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     PID; i.e., recovery actions via some other pipe are not required for control
 833:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     endpoints. For the Default Control Pipe, a device reset will ultimately be 
 834:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     required to clear the halt or error condition if the next Setup PID is not 
 835:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     accepted.
 836:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     */
 837:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     if (++ phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 604              		.loc 1 837 0
 605 0184 437E     		ldrb	r3, [r0, #25]	@ zero_extendqisi2
 606 0186 0133     		adds	r3, r3, #1
 607 0188 DBB2     		uxtb	r3, r3
 608 018a 4376     		strb	r3, [r0, #25]
 609 018c 022B     		cmp	r3, #2
 610 018e 05D8     		bhi	.L39
 838:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 839:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       /* try to recover control */
 840:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       USBH_LL_Stop(phost);
 611              		.loc 1 840 0
 612 0190 FFF7FEFF 		bl	USBH_LL_Stop
 613              	.LVL68:
 841:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****          
 842:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       /* Do the transmission again, starting from SETUP Packet */
 843:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->Control.state = CTRL_SETUP; 
 614              		.loc 1 843 0
 615 0194 0120     		movs	r0, #1
 616 0196 2076     		strb	r0, [r4, #24]
 844:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->RequestState = CMD_SEND;
 617              		.loc 1 844 0
 618 0198 A070     		strb	r0, [r4, #2]
 619 019a 14E0     		b	.L14
 620              	.LVL69:
 621              	.L39:
 845:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 846:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     else
 847:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 848:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 622              		.loc 1 848 0
 623 019c D0F89435 		ldr	r3, [r0, #1428]
 624 01a0 0621     		movs	r1, #6
ARM GAS  /tmp/cclEcI7p.s 			page 27


 625 01a2 9847     		blx	r3
 626              	.LVL70:
 849:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->Control.errorcount = 0;
 627              		.loc 1 849 0
 628 01a4 0023     		movs	r3, #0
 629 01a6 6376     		strb	r3, [r4, #25]
 630              	.LVL71:
 850:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       USBH_ErrLog("Control error");
 851:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       status = USBH_FAIL;
 631              		.loc 1 851 0
 632 01a8 0220     		movs	r0, #2
 633 01aa 0CE0     		b	.L14
 634              	.LVL72:
 635              	.L40:
 584:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 636              		.loc 1 584 0
 637 01ac 0120     		movs	r0, #1
 638              	.LVL73:
 639 01ae 0AE0     		b	.L14
 640              	.LVL74:
 641              	.L41:
 642 01b0 0120     		movs	r0, #1
 643              	.LVL75:
 644 01b2 08E0     		b	.L14
 645              	.LVL76:
 646              	.L42:
 676:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_USE_OS == 1)
 647              		.loc 1 676 0
 648 01b4 0320     		movs	r0, #3
 649              	.LVL77:
 650 01b6 06E0     		b	.L14
 651              	.LVL78:
 652              	.L43:
 584:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 653              		.loc 1 584 0
 654 01b8 0120     		movs	r0, #1
 655              	.LVL79:
 656 01ba 04E0     		b	.L14
 657              	.LVL80:
 658              	.L44:
 659 01bc 0120     		movs	r0, #1
 660              	.LVL81:
 661 01be 02E0     		b	.L14
 662              	.LVL82:
 663              	.L45:
 780:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       
 664              		.loc 1 780 0
 665 01c0 0320     		movs	r0, #3
 666              	.LVL83:
 667 01c2 00E0     		b	.L14
 668              	.LVL84:
 669              	.L46:
 584:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 670              		.loc 1 584 0
 671 01c4 0120     		movs	r0, #1
 672              	.LVL85:
 673              	.L14:
ARM GAS  /tmp/cclEcI7p.s 			page 28


 852:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 853:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     break;
 854:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 855:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   default:
 856:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     break;
 857:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 858:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   return status;
 859:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 674              		.loc 1 859 0
 675 01c6 03B0     		add	sp, sp, #12
 676              	.LCFI6:
 677              		.cfi_def_cfa_offset 12
 678              		@ sp needed
 679 01c8 30BD     		pop	{r4, r5, pc}
 680              		.cfi_endproc
 681              	.LFE139:
 683 01ca 00BF     		.section	.text.USBH_GetNextDesc,"ax",%progbits
 684              		.align	2
 685              		.global	USBH_GetNextDesc
 686              		.thumb
 687              		.thumb_func
 689              	USBH_GetNextDesc:
 690              	.LFB137:
 510:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_DescHeader_t  *pnext;
 691              		.loc 1 510 0
 692              		.cfi_startproc
 693              		@ args = 0, pretend = 0, frame = 0
 694              		@ frame_needed = 0, uses_anonymous_args = 0
 695              		@ link register save eliminated.
 696              	.LVL86:
 513:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   pnext = (USBH_DescHeader_t *)((uint8_t *)pbuf + \
 697              		.loc 1 513 0
 698 0000 0278     		ldrb	r2, [r0]	@ zero_extendqisi2
 699 0002 0B88     		ldrh	r3, [r1]
 700 0004 1344     		add	r3, r3, r2
 701 0006 0B80     		strh	r3, [r1]	@ movhi
 515:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****  
 702              		.loc 1 515 0
 703 0008 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 704              	.LVL87:
 518:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 705              		.loc 1 518 0
 706 000a 1844     		add	r0, r0, r3
 707              	.LVL88:
 708 000c 7047     		bx	lr
 709              		.cfi_endproc
 710              	.LFE137:
 712 000e 00BF     		.section	.text.USBH_ParseCfgDesc,"ax",%progbits
 713              		.align	2
 714              		.thumb
 715              		.thumb_func
 717              	USBH_ParseCfgDesc:
 718              	.LFB133:
 369:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_InterfaceDescTypeDef    *pif ;
 719              		.loc 1 369 0
 720              		.cfi_startproc
 721              		@ args = 0, pretend = 0, frame = 8
ARM GAS  /tmp/cclEcI7p.s 			page 29


 722              		@ frame_needed = 0, uses_anonymous_args = 0
 723              	.LVL89:
 724 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 725              	.LCFI7:
 726              		.cfi_def_cfa_offset 28
 727              		.cfi_offset 4, -28
 728              		.cfi_offset 5, -24
 729              		.cfi_offset 6, -20
 730              		.cfi_offset 7, -16
 731              		.cfi_offset 8, -12
 732              		.cfi_offset 9, -8
 733              		.cfi_offset 14, -4
 734 0004 83B0     		sub	sp, sp, #12
 735              	.LCFI8:
 736              		.cfi_def_cfa_offset 40
 737 0006 0C46     		mov	r4, r1
 738              	.LVL90:
 380:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   cfg_desc->bDescriptorType     = *(uint8_t  *) (buf + 1);
 739              		.loc 1 380 0
 740 0008 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 741 000a 0370     		strb	r3, [r0]
 381:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   cfg_desc->wTotalLength        = LE16 (buf + 2);
 742              		.loc 1 381 0
 743 000c 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
 744 000e 4370     		strb	r3, [r0, #1]
 382:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   cfg_desc->bNumInterfaces      = *(uint8_t  *) (buf + 4);
 745              		.loc 1 382 0
 746 0010 8B78     		ldrb	r3, [r1, #2]	@ zero_extendqisi2
 747 0012 C978     		ldrb	r1, [r1, #3]	@ zero_extendqisi2
 748              	.LVL91:
 749 0014 03EB0123 		add	r3, r3, r1, lsl #8
 750 0018 4380     		strh	r3, [r0, #2]	@ movhi
 383:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   cfg_desc->bConfigurationValue = *(uint8_t  *) (buf + 5);
 751              		.loc 1 383 0
 752 001a 2379     		ldrb	r3, [r4, #4]	@ zero_extendqisi2
 753 001c 0371     		strb	r3, [r0, #4]
 384:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   cfg_desc->iConfiguration      = *(uint8_t  *) (buf + 6);
 754              		.loc 1 384 0
 755 001e 6379     		ldrb	r3, [r4, #5]	@ zero_extendqisi2
 756 0020 4371     		strb	r3, [r0, #5]
 385:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   cfg_desc->bmAttributes        = *(uint8_t  *) (buf + 7);
 757              		.loc 1 385 0
 758 0022 A379     		ldrb	r3, [r4, #6]	@ zero_extendqisi2
 759 0024 8371     		strb	r3, [r0, #6]
 386:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   cfg_desc->bMaxPower           = *(uint8_t  *) (buf + 8);    
 760              		.loc 1 386 0
 761 0026 E379     		ldrb	r3, [r4, #7]	@ zero_extendqisi2
 762 0028 C371     		strb	r3, [r0, #7]
 387:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   
 763              		.loc 1 387 0
 764 002a 237A     		ldrb	r3, [r4, #8]	@ zero_extendqisi2
 765 002c 0372     		strb	r3, [r0, #8]
 390:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   {
 766              		.loc 1 390 0
 767 002e 092A     		cmp	r2, #9
 768 0030 47D9     		bls	.L49
 769 0032 0546     		mov	r5, r0
ARM GAS  /tmp/cclEcI7p.s 			page 30


 392:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     pif = (USBH_InterfaceDescTypeDef *)0;
 770              		.loc 1 392 0
 771 0034 0923     		movs	r3, #9
 772 0036 ADF80630 		strh	r3, [sp, #6]	@ movhi
 773              	.LVL92:
 374:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   int8_t                        ep_ix = 0;  
 774              		.loc 1 374 0
 775 003a 0026     		movs	r6, #0
 396:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 776              		.loc 1 396 0
 777 003c 3AE0     		b	.L52
 778              	.LVL93:
 779              	.L57:
 398:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE) 
 780              		.loc 1 398 0
 781 003e 0DF10601 		add	r1, sp, #6
 782 0042 2046     		mov	r0, r4
 783 0044 FFF7FEFF 		bl	USBH_GetNextDesc
 784              	.LVL94:
 785 0048 0446     		mov	r4, r0
 786              	.LVL95:
 399:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       {
 787              		.loc 1 399 0
 788 004a 4378     		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 789 004c 042B     		cmp	r3, #4
 790 004e 31D1     		bne	.L52
 401:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         USBH_ParseInterfaceDesc (pif, (uint8_t *)pdesc);            
 791              		.loc 1 401 0
 792 0050 B146     		mov	r9, r6
 793 0052 3220     		movs	r0, #50
 794              	.LVL96:
 795 0054 00FB06F0 		mul	r0, r0, r6
 796 0058 0830     		adds	r0, r0, #8
 797 005a 2844     		add	r0, r0, r5
 798              	.LVL97:
 402:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         
 799              		.loc 1 402 0
 800 005c 2146     		mov	r1, r4
 801 005e 0230     		adds	r0, r0, #2
 802              	.LVL98:
 803 0060 FFF7FEFF 		bl	USBH_ParseInterfaceDesc
 804              	.LVL99:
 404:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         pep = (USBH_EpDescTypeDef *)0;        
 805              		.loc 1 404 0
 806 0064 0027     		movs	r7, #0
 406:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         {
 807              		.loc 1 406 0
 808 0066 17E0     		b	.L53
 809              	.LVL100:
 810              	.L56:
 408:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****           if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT) 
 811              		.loc 1 408 0
 812 0068 0DF10601 		add	r1, sp, #6
 813 006c 2046     		mov	r0, r4
 814 006e FFF7FEFF 		bl	USBH_GetNextDesc
 815              	.LVL101:
 816 0072 0446     		mov	r4, r0
ARM GAS  /tmp/cclEcI7p.s 			page 31


 817              	.LVL102:
 409:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****           {  
 818              		.loc 1 409 0
 819 0074 4378     		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 820 0076 052B     		cmp	r3, #5
 821 0078 0ED1     		bne	.L53
 411:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****             USBH_ParseEPDesc (pep, (uint8_t *)pdesc);
 822              		.loc 1 411 0
 823 007a 08F10100 		add	r0, r8, #1
 824              	.LVL103:
 825 007e 3223     		movs	r3, #50
 826              	.LVL104:
 827 0080 03FB09F3 		mul	r3, r3, r9
 828              	.LVL105:
 829 0084 03EBC000 		add	r0, r3, r0, lsl #3
 830 0088 0830     		adds	r0, r0, #8
 831 008a 2844     		add	r0, r0, r5
 832              	.LVL106:
 412:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****             ep_ix++;
 833              		.loc 1 412 0
 834 008c 2146     		mov	r1, r4
 835 008e 0430     		adds	r0, r0, #4
 836              	.LVL107:
 837 0090 FFF7FEFF 		bl	USBH_ParseEPDesc
 838              	.LVL108:
 413:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****           }
 839              		.loc 1 413 0
 840 0094 0137     		adds	r7, r7, #1
 841              	.LVL109:
 842 0096 7FB2     		sxtb	r7, r7
 843              	.LVL110:
 844              	.L53:
 406:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         {
 845              		.loc 1 406 0
 846 0098 B846     		mov	r8, r7
 847 009a 3223     		movs	r3, #50
 848              	.LVL111:
 849 009c 03FB0953 		mla	r3, r3, r9, r5
 850              	.LVL112:
 851 00a0 9B7B     		ldrb	r3, [r3, #14]	@ zero_extendqisi2
 852 00a2 9F42     		cmp	r7, r3
 853 00a4 04DA     		bge	.L55
 406:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         {
 854              		.loc 1 406 0 is_stmt 0 discriminator 1
 855 00a6 6A88     		ldrh	r2, [r5, #2]
 856 00a8 BDF80630 		ldrh	r3, [sp, #6]
 857 00ac 9A42     		cmp	r2, r3
 858 00ae DBD8     		bhi	.L56
 859              	.L55:
 416:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       }
 860              		.loc 1 416 0 is_stmt 1
 861 00b0 0136     		adds	r6, r6, #1
 862              	.LVL113:
 863 00b2 76B2     		sxtb	r6, r6
 864              	.LVL114:
 865              	.L52:
 396:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
ARM GAS  /tmp/cclEcI7p.s 			page 32


 866              		.loc 1 396 0
 867 00b4 092E     		cmp	r6, #9
 868 00b6 04DC     		bgt	.L49
 396:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 869              		.loc 1 396 0 is_stmt 0 discriminator 1
 870 00b8 6A88     		ldrh	r2, [r5, #2]
 871 00ba BDF80630 		ldrh	r3, [sp, #6]
 872 00be 9A42     		cmp	r2, r3
 873 00c0 BDD8     		bhi	.L57
 874              	.LVL115:
 875              	.L49:
 420:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 876              		.loc 1 420 0 is_stmt 1
 877 00c2 03B0     		add	sp, sp, #12
 878              	.LCFI9:
 879              		.cfi_def_cfa_offset 28
 880              		@ sp needed
 881 00c4 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 882              		.cfi_endproc
 883              	.LFE133:
 885              		.section	.text.USBH_CtlReq,"ax",%progbits
 886              		.align	2
 887              		.global	USBH_CtlReq
 888              		.thumb
 889              		.thumb_func
 891              	USBH_CtlReq:
 892              	.LFB138:
 534:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_StatusTypeDef status;
 893              		.loc 1 534 0
 894              		.cfi_startproc
 895              		@ args = 0, pretend = 0, frame = 0
 896              		@ frame_needed = 0, uses_anonymous_args = 0
 897              	.LVL116:
 538:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   {
 898              		.loc 1 538 0
 899 0000 8378     		ldrb	r3, [r0, #2]	@ zero_extendqisi2
 900 0002 012B     		cmp	r3, #1
 901 0004 02D0     		beq	.L61
 902 0006 022B     		cmp	r3, #2
 903 0008 07D0     		beq	.L62
 904 000a 16E0     		b	.L65
 905              	.L61:
 542:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.length = length;
 906              		.loc 1 542 0
 907 000c 8160     		str	r1, [r0, #8]
 543:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.state = CTRL_SETUP;  
 908              		.loc 1 543 0
 909 000e 8281     		strh	r2, [r0, #12]	@ movhi
 544:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->RequestState = CMD_WAIT;
 910              		.loc 1 544 0
 911 0010 0123     		movs	r3, #1
 912 0012 0376     		strb	r3, [r0, #24]
 545:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     status = USBH_BUSY;
 913              		.loc 1 545 0
 914 0014 0222     		movs	r2, #2
 915              	.LVL117:
 916 0016 8270     		strb	r2, [r0, #2]
ARM GAS  /tmp/cclEcI7p.s 			page 33


 550:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 917              		.loc 1 550 0
 918 0018 10E0     		b	.L67
 919              	.LVL118:
 920              	.L62:
 534:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_StatusTypeDef status;
 921              		.loc 1 534 0
 922 001a 10B5     		push	{r4, lr}
 923              	.LCFI10:
 924              		.cfi_def_cfa_offset 8
 925              		.cfi_offset 4, -8
 926              		.cfi_offset 14, -4
 927 001c 0446     		mov	r4, r0
 553:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****      if (status == USBH_OK) 
 928              		.loc 1 553 0
 929 001e FFF7FEFF 		bl	USBH_HandleControl
 930              	.LVL119:
 554:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 931              		.loc 1 554 0
 932 0022 0346     		mov	r3, r0
 933 0024 20B9     		cbnz	r0, .L63
 557:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->Control.state =CTRL_IDLE;  
 934              		.loc 1 557 0
 935 0026 0122     		movs	r2, #1
 936 0028 A270     		strb	r2, [r4, #2]
 558:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       status = USBH_OK;      
 937              		.loc 1 558 0
 938 002a 0022     		movs	r2, #0
 939 002c 2276     		strb	r2, [r4, #24]
 940              	.LVL120:
 941 002e 07E0     		b	.L60
 942              	.LVL121:
 943              	.L63:
 561:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 944              		.loc 1 561 0
 945 0030 0228     		cmp	r0, #2
 946 0032 05D1     		bne	.L60
 564:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       status = USBH_FAIL;
 947              		.loc 1 564 0
 948 0034 0122     		movs	r2, #1
 949 0036 A270     		strb	r2, [r4, #2]
 950              	.LVL122:
 951 0038 02E0     		b	.L60
 952              	.LVL123:
 953              	.L65:
 954              	.LCFI11:
 955              		.cfi_def_cfa_offset 0
 956              		.cfi_restore 4
 957              		.cfi_restore 14
 536:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   
 958              		.loc 1 536 0
 959 003a 0123     		movs	r3, #1
 960              	.LVL124:
 961              	.L67:
 573:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 962              		.loc 1 573 0
 963 003c 1846     		mov	r0, r3
ARM GAS  /tmp/cclEcI7p.s 			page 34


 964              	.LVL125:
 965 003e 7047     		bx	lr
 966              	.LVL126:
 967              	.L60:
 968              	.LCFI12:
 969              		.cfi_def_cfa_offset 8
 970              		.cfi_offset 4, -8
 971              		.cfi_offset 14, -4
 972 0040 1846     		mov	r0, r3
 973 0042 10BD     		pop	{r4, pc}
 974              		.cfi_endproc
 975              	.LFE138:
 977              		.section	.text.USBH_GetDescriptor,"ax",%progbits
 978              		.align	2
 979              		.global	USBH_GetDescriptor
 980              		.thumb
 981              		.thumb_func
 983              	USBH_GetDescriptor:
 984              	.LFB127:
 209:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if(phost->RequestState == CMD_SEND)
 985              		.loc 1 209 0
 986              		.cfi_startproc
 987              		@ args = 4, pretend = 0, frame = 0
 988              		@ frame_needed = 0, uses_anonymous_args = 0
 989              	.LVL127:
 990 0000 38B5     		push	{r3, r4, r5, lr}
 991              	.LCFI13:
 992              		.cfi_def_cfa_offset 16
 993              		.cfi_offset 3, -16
 994              		.cfi_offset 4, -12
 995              		.cfi_offset 5, -8
 996              		.cfi_offset 14, -4
 997 0002 BDF81050 		ldrh	r5, [sp, #16]
 210:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   {
 998              		.loc 1 210 0
 999 0006 8478     		ldrb	r4, [r0, #2]	@ zero_extendqisi2
 1000 0008 012C     		cmp	r4, #1
 1001 000a 11D1     		bne	.L69
 212:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 1002              		.loc 1 212 0
 1003 000c 61F07F04 		orn	r4, r1, #127
 1004 0010 0474     		strb	r4, [r0, #16]
 213:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wValue.w = value_idx;
 1005              		.loc 1 213 0
 1006 0012 0621     		movs	r1, #6
 1007              	.LVL128:
 1008 0014 4174     		strb	r1, [r0, #17]
 214:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 1009              		.loc 1 214 0
 1010 0016 4282     		strh	r2, [r0, #18]	@ movhi
 216:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 1011              		.loc 1 216 0
 1012 0018 02F47F44 		and	r4, r2, #65280
 1013 001c B4F5407F 		cmp	r4, #768
 1014 0020 03D1     		bne	.L70
 218:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 1015              		.loc 1 218 0
ARM GAS  /tmp/cclEcI7p.s 			page 35


 1016 0022 40F20942 		movw	r2, #1033
 1017              	.LVL129:
 1018 0026 8282     		strh	r2, [r0, #20]	@ movhi
 1019 0028 01E0     		b	.L71
 1020              	.LVL130:
 1021              	.L70:
 222:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 1022              		.loc 1 222 0
 1023 002a 0022     		movs	r2, #0
 1024              	.LVL131:
 1025 002c 8282     		strh	r2, [r0, #20]	@ movhi
 1026              	.L71:
 224:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 1027              		.loc 1 224 0
 1028 002e C582     		strh	r5, [r0, #22]	@ movhi
 1029              	.LVL132:
 1030              	.L69:
 226:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 1031              		.loc 1 226 0
 1032 0030 2A46     		mov	r2, r5
 1033 0032 1946     		mov	r1, r3
 1034 0034 FFF7FEFF 		bl	USBH_CtlReq
 1035              	.LVL133:
 227:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 1036              		.loc 1 227 0
 1037 0038 38BD     		pop	{r3, r4, r5, pc}
 1038              		.cfi_endproc
 1039              	.LFE127:
 1041 003a 00BF     		.section	.text.USBH_Get_DevDesc,"ax",%progbits
 1042              		.align	2
 1043              		.global	USBH_Get_DevDesc
 1044              		.thumb
 1045              		.thumb_func
 1047              	USBH_Get_DevDesc:
 1048              	.LFB124:
 113:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_StatusTypeDef status;
 1049              		.loc 1 113 0
 1050              		.cfi_startproc
 1051              		@ args = 0, pretend = 0, frame = 0
 1052              		@ frame_needed = 0, uses_anonymous_args = 0
 1053              	.LVL134:
 1054 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1055              	.LCFI14:
 1056              		.cfi_def_cfa_offset 20
 1057              		.cfi_offset 4, -20
 1058              		.cfi_offset 5, -16
 1059              		.cfi_offset 6, -12
 1060              		.cfi_offset 7, -8
 1061              		.cfi_offset 14, -4
 1062 0002 83B0     		sub	sp, sp, #12
 1063              	.LCFI15:
 1064              		.cfi_def_cfa_offset 32
 1065 0004 0446     		mov	r4, r0
 119:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                   length)) == USBH_OK)
 1066              		.loc 1 119 0
 1067 0006 00F58E75 		add	r5, r0, #284
 116:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,                
ARM GAS  /tmp/cclEcI7p.s 			page 36


 1068              		.loc 1 116 0
 1069 000a 0E46     		mov	r6, r1
 1070 000c 0091     		str	r1, [sp]
 1071 000e 2B46     		mov	r3, r5
 1072 0010 4FF48072 		mov	r2, #256
 1073 0014 0021     		movs	r1, #0
 1074              	.LVL135:
 1075 0016 FFF7FEFF 		bl	USBH_GetDescriptor
 1076              	.LVL136:
 1077 001a 0746     		mov	r7, r0
 1078 001c 28B9     		cbnz	r0, .L74
 123:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 1079              		.loc 1 123 0
 1080 001e 3246     		mov	r2, r6
 1081 0020 2946     		mov	r1, r5
 1082 0022 04F54870 		add	r0, r4, #800
 1083              	.LVL137:
 1084 0026 FFF7FEFF 		bl	USBH_ParseDevDesc
 1085              	.LVL138:
 1086              	.L74:
 126:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 1087              		.loc 1 126 0
 1088 002a 3846     		mov	r0, r7
 1089 002c 03B0     		add	sp, sp, #12
 1090              	.LCFI16:
 1091              		.cfi_def_cfa_offset 20
 1092              		@ sp needed
 1093 002e F0BD     		pop	{r4, r5, r6, r7, pc}
 1094              		.cfi_endproc
 1095              	.LFE124:
 1097              		.section	.text.USBH_Get_CfgDesc,"ax",%progbits
 1098              		.align	2
 1099              		.global	USBH_Get_CfgDesc
 1100              		.thumb
 1101              		.thumb_func
 1103              	USBH_Get_CfgDesc:
 1104              	.LFB125:
 140:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_StatusTypeDef status;
 1105              		.loc 1 140 0
 1106              		.cfi_startproc
 1107              		@ args = 0, pretend = 0, frame = 0
 1108              		@ frame_needed = 0, uses_anonymous_args = 0
 1109              	.LVL139:
 1110 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1111              	.LCFI17:
 1112              		.cfi_def_cfa_offset 20
 1113              		.cfi_offset 4, -20
 1114              		.cfi_offset 5, -16
 1115              		.cfi_offset 6, -12
 1116              		.cfi_offset 7, -8
 1117              		.cfi_offset 14, -4
 1118 0002 83B0     		sub	sp, sp, #12
 1119              	.LCFI18:
 1120              		.cfi_def_cfa_offset 32
 1121 0004 0446     		mov	r4, r0
 1122 0006 0E46     		mov	r6, r1
 144:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #else
ARM GAS  /tmp/cclEcI7p.s 			page 37


 1123              		.loc 1 144 0
 1124 0008 00F11C05 		add	r5, r0, #28
 1125              	.LVL140:
 148:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,                
 1126              		.loc 1 148 0
 1127 000c 0091     		str	r1, [sp]
 1128 000e 2B46     		mov	r3, r5
 1129 0010 4FF40072 		mov	r2, #512
 1130 0014 0021     		movs	r1, #0
 1131              	.LVL141:
 1132 0016 FFF7FEFF 		bl	USBH_GetDescriptor
 1133              	.LVL142:
 1134 001a 0746     		mov	r7, r0
 1135 001c 28B9     		cbnz	r0, .L77
 156:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                        pData,
 1136              		.loc 1 156 0
 1137 001e 3246     		mov	r2, r6
 1138 0020 2946     		mov	r1, r5
 1139 0022 04F23230 		addw	r0, r4, #818
 1140              	.LVL143:
 1141 0026 FFF7FEFF 		bl	USBH_ParseCfgDesc
 1142              	.LVL144:
 1143              	.L77:
 162:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 1144              		.loc 1 162 0
 1145 002a 3846     		mov	r0, r7
 1146 002c 03B0     		add	sp, sp, #12
 1147              	.LCFI19:
 1148              		.cfi_def_cfa_offset 20
 1149              		@ sp needed
 1150 002e F0BD     		pop	{r4, r5, r6, r7, pc}
 1151              		.cfi_endproc
 1152              	.LFE125:
 1154              		.section	.text.USBH_Get_StringDesc,"ax",%progbits
 1155              		.align	2
 1156              		.global	USBH_Get_StringDesc
 1157              		.thumb
 1158              		.thumb_func
 1160              	USBH_Get_StringDesc:
 1161              	.LFB126:
 179:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_StatusTypeDef status;
 1162              		.loc 1 179 0
 1163              		.cfi_startproc
 1164              		@ args = 0, pretend = 0, frame = 0
 1165              		@ frame_needed = 0, uses_anonymous_args = 0
 1166              	.LVL145:
 1167 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1168              	.LCFI20:
 1169              		.cfi_def_cfa_offset 20
 1170              		.cfi_offset 4, -20
 1171              		.cfi_offset 5, -16
 1172              		.cfi_offset 6, -12
 1173              		.cfi_offset 7, -8
 1174              		.cfi_offset 14, -4
 1175 0002 83B0     		sub	sp, sp, #12
 1176              	.LCFI21:
 1177              		.cfi_def_cfa_offset 32
ARM GAS  /tmp/cclEcI7p.s 			page 38


 1178 0004 1746     		mov	r7, r2
 1179 0006 1D46     		mov	r5, r3
 184:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                   length)) == USBH_OK)
 1180              		.loc 1 184 0
 1181 0008 00F58E74 		add	r4, r0, #284
 181:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,                
 1182              		.loc 1 181 0
 1183 000c 0093     		str	r3, [sp]
 1184 000e 2346     		mov	r3, r4
 1185              	.LVL146:
 1186 0010 41F44072 		orr	r2, r1, #768
 1187              	.LVL147:
 1188 0014 0021     		movs	r1, #0
 1189              	.LVL148:
 1190 0016 FFF7FEFF 		bl	USBH_GetDescriptor
 1191              	.LVL149:
 1192 001a 0646     		mov	r6, r0
 1193 001c 20B9     		cbnz	r0, .L80
 188:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 1194              		.loc 1 188 0
 1195 001e 2A46     		mov	r2, r5
 1196 0020 3946     		mov	r1, r7
 1197 0022 2046     		mov	r0, r4
 1198              	.LVL150:
 1199 0024 FFF7FEFF 		bl	USBH_ParseStringDesc
 1200              	.LVL151:
 1201              	.L80:
 191:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 1202              		.loc 1 191 0
 1203 0028 3046     		mov	r0, r6
 1204 002a 03B0     		add	sp, sp, #12
 1205              	.LCFI22:
 1206              		.cfi_def_cfa_offset 20
 1207              		@ sp needed
 1208 002c F0BD     		pop	{r4, r5, r6, r7, pc}
 1209              		.cfi_endproc
 1210              	.LFE126:
 1212 002e 00BF     		.section	.text.USBH_SetAddress,"ax",%progbits
 1213              		.align	2
 1214              		.global	USBH_SetAddress
 1215              		.thumb
 1216              		.thumb_func
 1218              	USBH_SetAddress:
 1219              	.LFB128:
 238:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if(phost->RequestState == CMD_SEND)
 1220              		.loc 1 238 0
 1221              		.cfi_startproc
 1222              		@ args = 0, pretend = 0, frame = 0
 1223              		@ frame_needed = 0, uses_anonymous_args = 0
 1224              	.LVL152:
 1225 0000 08B5     		push	{r3, lr}
 1226              	.LCFI23:
 1227              		.cfi_def_cfa_offset 8
 1228              		.cfi_offset 3, -8
 1229              		.cfi_offset 14, -4
 239:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   {
 1230              		.loc 1 239 0
ARM GAS  /tmp/cclEcI7p.s 			page 39


 1231 0002 8378     		ldrb	r3, [r0, #2]	@ zero_extendqisi2
 1232 0004 012B     		cmp	r3, #1
 1233 0006 06D1     		bne	.L83
 241:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       USB_REQ_TYPE_STANDARD;
 1234              		.loc 1 241 0
 1235 0008 0023     		movs	r3, #0
 1236 000a 0374     		strb	r3, [r0, #16]
 244:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 1237              		.loc 1 244 0
 1238 000c 0522     		movs	r2, #5
 1239 000e 4274     		strb	r2, [r0, #17]
 246:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wIndex.w = 0;
 1240              		.loc 1 246 0
 1241 0010 4182     		strh	r1, [r0, #18]	@ movhi
 247:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wLength.w = 0;
 1242              		.loc 1 247 0
 1243 0012 8382     		strh	r3, [r0, #20]	@ movhi
 248:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 1244              		.loc 1 248 0
 1245 0014 C382     		strh	r3, [r0, #22]	@ movhi
 1246              	.L83:
 250:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 1247              		.loc 1 250 0
 1248 0016 0022     		movs	r2, #0
 1249 0018 1146     		mov	r1, r2
 1250              	.LVL153:
 1251 001a FFF7FEFF 		bl	USBH_CtlReq
 1252              	.LVL154:
 251:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 1253              		.loc 1 251 0
 1254 001e 08BD     		pop	{r3, pc}
 1255              		.cfi_endproc
 1256              	.LFE128:
 1258              		.section	.text.USBH_SetCfg,"ax",%progbits
 1259              		.align	2
 1260              		.global	USBH_SetCfg
 1261              		.thumb
 1262              		.thumb_func
 1264              	USBH_SetCfg:
 1265              	.LFB129:
 262:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if(phost->RequestState == CMD_SEND)
 1266              		.loc 1 262 0
 1267              		.cfi_startproc
 1268              		@ args = 0, pretend = 0, frame = 0
 1269              		@ frame_needed = 0, uses_anonymous_args = 0
 1270              	.LVL155:
 1271 0000 08B5     		push	{r3, lr}
 1272              	.LCFI24:
 1273              		.cfi_def_cfa_offset 8
 1274              		.cfi_offset 3, -8
 1275              		.cfi_offset 14, -4
 263:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   {
 1276              		.loc 1 263 0
 1277 0002 8378     		ldrb	r3, [r0, #2]	@ zero_extendqisi2
 1278 0004 012B     		cmp	r3, #1
 1279 0006 06D1     		bne	.L86
 265:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       USB_REQ_TYPE_STANDARD;
ARM GAS  /tmp/cclEcI7p.s 			page 40


 1280              		.loc 1 265 0
 1281 0008 0023     		movs	r3, #0
 1282 000a 0374     		strb	r3, [r0, #16]
 267:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wValue.w = cfg_idx;
 1283              		.loc 1 267 0
 1284 000c 0922     		movs	r2, #9
 1285 000e 4274     		strb	r2, [r0, #17]
 268:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wIndex.w = 0;
 1286              		.loc 1 268 0
 1287 0010 4182     		strh	r1, [r0, #18]	@ movhi
 269:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wLength.w = 0; 
 1288              		.loc 1 269 0
 1289 0012 8382     		strh	r3, [r0, #20]	@ movhi
 270:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 1290              		.loc 1 270 0
 1291 0014 C382     		strh	r3, [r0, #22]	@ movhi
 1292              	.L86:
 273:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 1293              		.loc 1 273 0
 1294 0016 0022     		movs	r2, #0
 1295 0018 1146     		mov	r1, r2
 1296              	.LVL156:
 1297 001a FFF7FEFF 		bl	USBH_CtlReq
 1298              	.LVL157:
 274:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 1299              		.loc 1 274 0
 1300 001e 08BD     		pop	{r3, pc}
 1301              		.cfi_endproc
 1302              	.LFE129:
 1304              		.section	.text.USBH_SetInterface,"ax",%progbits
 1305              		.align	2
 1306              		.global	USBH_SetInterface
 1307              		.thumb
 1308              		.thumb_func
 1310              	USBH_SetInterface:
 1311              	.LFB130:
 285:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   
 1312              		.loc 1 285 0
 1313              		.cfi_startproc
 1314              		@ args = 0, pretend = 0, frame = 0
 1315              		@ frame_needed = 0, uses_anonymous_args = 0
 1316              	.LVL158:
 1317 0000 08B5     		push	{r3, lr}
 1318              	.LCFI25:
 1319              		.cfi_def_cfa_offset 8
 1320              		.cfi_offset 3, -8
 1321              		.cfi_offset 14, -4
 287:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   {
 1322              		.loc 1 287 0
 1323 0002 8378     		ldrb	r3, [r0, #2]	@ zero_extendqisi2
 1324 0004 012B     		cmp	r3, #1
 1325 0006 06D1     		bne	.L89
 289:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       USB_REQ_TYPE_STANDARD;
 1326              		.loc 1 289 0
 1327 0008 0374     		strb	r3, [r0, #16]
 292:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wValue.w = altSetting;
 1328              		.loc 1 292 0
ARM GAS  /tmp/cclEcI7p.s 			page 41


 1329 000a 0B23     		movs	r3, #11
 1330 000c 4374     		strb	r3, [r0, #17]
 293:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wIndex.w = ep_num;
 1331              		.loc 1 293 0
 1332 000e 4282     		strh	r2, [r0, #18]	@ movhi
 294:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wLength.w = 0;           
 1333              		.loc 1 294 0
 1334 0010 8182     		strh	r1, [r0, #20]	@ movhi
 295:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 1335              		.loc 1 295 0
 1336 0012 0023     		movs	r3, #0
 1337 0014 C382     		strh	r3, [r0, #22]	@ movhi
 1338              	.L89:
 297:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 1339              		.loc 1 297 0
 1340 0016 0022     		movs	r2, #0
 1341              	.LVL159:
 1342 0018 1146     		mov	r1, r2
 1343              	.LVL160:
 1344 001a FFF7FEFF 		bl	USBH_CtlReq
 1345              	.LVL161:
 298:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 1346              		.loc 1 298 0
 1347 001e 08BD     		pop	{r3, pc}
 1348              		.cfi_endproc
 1349              	.LFE130:
 1351              		.section	.text.USBH_ClrFeature,"ax",%progbits
 1352              		.align	2
 1353              		.global	USBH_ClrFeature
 1354              		.thumb
 1355              		.thumb_func
 1357              	USBH_ClrFeature:
 1358              	.LFB131:
 310:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if(phost->RequestState == CMD_SEND)
 1359              		.loc 1 310 0
 1360              		.cfi_startproc
 1361              		@ args = 0, pretend = 0, frame = 0
 1362              		@ frame_needed = 0, uses_anonymous_args = 0
 1363              	.LVL162:
 1364 0000 08B5     		push	{r3, lr}
 1365              	.LCFI26:
 1366              		.cfi_def_cfa_offset 8
 1367              		.cfi_offset 3, -8
 1368              		.cfi_offset 14, -4
 311:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   {
 1369              		.loc 1 311 0
 1370 0002 8378     		ldrb	r3, [r0, #2]	@ zero_extendqisi2
 1371 0004 012B     		cmp	r3, #1
 1372 0006 07D1     		bne	.L92
 313:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       USB_REQ_RECIPIENT_ENDPOINT |
 1373              		.loc 1 313 0
 1374 0008 0223     		movs	r3, #2
 1375 000a 0374     		strb	r3, [r0, #16]
 317:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 1376              		.loc 1 317 0
 1377 000c 0123     		movs	r3, #1
 1378 000e 4374     		strb	r3, [r0, #17]
ARM GAS  /tmp/cclEcI7p.s 			page 42


 318:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wIndex.w = ep_num;
 1379              		.loc 1 318 0
 1380 0010 0023     		movs	r3, #0
 1381 0012 4382     		strh	r3, [r0, #18]	@ movhi
 319:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wLength.w = 0;           
 1382              		.loc 1 319 0
 1383 0014 8182     		strh	r1, [r0, #20]	@ movhi
 320:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 1384              		.loc 1 320 0
 1385 0016 C382     		strh	r3, [r0, #22]	@ movhi
 1386              	.L92:
 322:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 1387              		.loc 1 322 0
 1388 0018 0022     		movs	r2, #0
 1389 001a 1146     		mov	r1, r2
 1390              	.LVL163:
 1391 001c FFF7FEFF 		bl	USBH_CtlReq
 1392              	.LVL164:
 323:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 1393              		.loc 1 323 0
 1394 0020 08BD     		pop	{r3, pc}
 1395              		.cfi_endproc
 1396              	.LFE131:
 1398 0022 00BF     		.text
 1399              	.Letext0:
 1400              		.file 2 "/home/ada/Downloads/gcc-arm-none-eabi-5_4-2016q3/arm-none-eabi/include/machine/_default_t
 1401              		.file 3 "/home/ada/Downloads/gcc-arm-none-eabi-5_4-2016q3/arm-none-eabi/include/sys/_stdint.h"
 1402              		.file 4 "Middlewares/ST/STM32_USB_Host_Library/Core/Inc/usbh_def.h"
 1403              		.file 5 "Middlewares/ST/STM32_USB_Host_Library/Core/Inc/usbh_ioreq.h"
 1404              		.file 6 "Middlewares/ST/STM32_USB_Host_Library/Core/Inc/usbh_core.h"
 1405              		.file 7 "Drivers/CMSIS/Include/core_cm4.h"
ARM GAS  /tmp/cclEcI7p.s 			page 43


DEFINED SYMBOLS
                            *ABS*:00000000 usbh_ctlreq.c
     /tmp/cclEcI7p.s:22     .text.USBH_ParseDevDesc:00000000 $t
     /tmp/cclEcI7p.s:26     .text.USBH_ParseDevDesc:00000000 USBH_ParseDevDesc
     /tmp/cclEcI7p.s:104    .text.USBH_ParseInterfaceDesc:00000000 $t
     /tmp/cclEcI7p.s:108    .text.USBH_ParseInterfaceDesc:00000000 USBH_ParseInterfaceDesc
     /tmp/cclEcI7p.s:148    .text.USBH_ParseEPDesc:00000000 $t
     /tmp/cclEcI7p.s:152    .text.USBH_ParseEPDesc:00000000 USBH_ParseEPDesc
     /tmp/cclEcI7p.s:185    .text.USBH_ParseStringDesc:00000000 $t
     /tmp/cclEcI7p.s:189    .text.USBH_ParseStringDesc:00000000 USBH_ParseStringDesc
     /tmp/cclEcI7p.s:250    .text.USBH_HandleControl:00000000 $t
     /tmp/cclEcI7p.s:254    .text.USBH_HandleControl:00000000 USBH_HandleControl
     /tmp/cclEcI7p.s:279    .text.USBH_HandleControl:00000014 $d
     /tmp/cclEcI7p.s:684    .text.USBH_GetNextDesc:00000000 $t
     /tmp/cclEcI7p.s:689    .text.USBH_GetNextDesc:00000000 USBH_GetNextDesc
     /tmp/cclEcI7p.s:713    .text.USBH_ParseCfgDesc:00000000 $t
     /tmp/cclEcI7p.s:717    .text.USBH_ParseCfgDesc:00000000 USBH_ParseCfgDesc
     /tmp/cclEcI7p.s:886    .text.USBH_CtlReq:00000000 $t
     /tmp/cclEcI7p.s:891    .text.USBH_CtlReq:00000000 USBH_CtlReq
     /tmp/cclEcI7p.s:978    .text.USBH_GetDescriptor:00000000 $t
     /tmp/cclEcI7p.s:983    .text.USBH_GetDescriptor:00000000 USBH_GetDescriptor
     /tmp/cclEcI7p.s:1042   .text.USBH_Get_DevDesc:00000000 $t
     /tmp/cclEcI7p.s:1047   .text.USBH_Get_DevDesc:00000000 USBH_Get_DevDesc
     /tmp/cclEcI7p.s:1098   .text.USBH_Get_CfgDesc:00000000 $t
     /tmp/cclEcI7p.s:1103   .text.USBH_Get_CfgDesc:00000000 USBH_Get_CfgDesc
     /tmp/cclEcI7p.s:1155   .text.USBH_Get_StringDesc:00000000 $t
     /tmp/cclEcI7p.s:1160   .text.USBH_Get_StringDesc:00000000 USBH_Get_StringDesc
     /tmp/cclEcI7p.s:1213   .text.USBH_SetAddress:00000000 $t
     /tmp/cclEcI7p.s:1218   .text.USBH_SetAddress:00000000 USBH_SetAddress
     /tmp/cclEcI7p.s:1259   .text.USBH_SetCfg:00000000 $t
     /tmp/cclEcI7p.s:1264   .text.USBH_SetCfg:00000000 USBH_SetCfg
     /tmp/cclEcI7p.s:1305   .text.USBH_SetInterface:00000000 $t
     /tmp/cclEcI7p.s:1310   .text.USBH_SetInterface:00000000 USBH_SetInterface
     /tmp/cclEcI7p.s:1352   .text.USBH_ClrFeature:00000000 $t
     /tmp/cclEcI7p.s:1357   .text.USBH_ClrFeature:00000000 USBH_ClrFeature
                     .debug_frame:00000010 $d
     /tmp/cclEcI7p.s:290    .text.USBH_HandleControl:0000001f $d
     /tmp/cclEcI7p.s:290    .text.USBH_HandleControl:00000020 $t

UNDEFINED SYMBOLS
USBH_CtlSendSetup
USBH_LL_GetURBState
USBH_CtlReceiveData
USBH_CtlSendData
USBH_LL_Stop
