# UARTDesign
This is an UART(universal asynchronous receiver/ transmitter) designed in SystemVerilog. 
