
*** Running vivado
    with args -log Main_Card_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Main_Card_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Main_Card_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vebko/SoftwareFTP/ZZ-Hardware/80-Vivado/03-IP_repository'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:PL_Timer_Interrupt:1.0'. The one found in IP location 'd:/Vebko/SoftwareFTP/ZZ-Hardware/80-Vivado/03-IP_repository/ip_repo/PL_Timer_Interrupt_1.0' will take precedence over the same IP in location d:/Vebko/SoftwareFTP/ZZ-Hardware/80-Vivado/03-IP_repository/PL_Timer_Interrupt_1.0
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is D:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.cache/ip 
Command: link_design -top Main_Card_wrapper -part xc7z020clg400-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-454] Reading design checkpoint 'd:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ip/Main_Card_GPS_Synchronizer_0_1/Main_Card_GPS_Synchronizer_0_1.dcp' for cell 'Main_Card_i/GPS_Synchronizer_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ip/Main_Card_RTC_Synchronizer_0_0/Main_Card_RTC_Synchronizer_0_0.dcp' for cell 'Main_Card_i/RTC_Synchronizer_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ip/Main_Card_canfd_0_0/Main_Card_canfd_0_0.dcp' for cell 'Main_Card_i/canfd_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ip/Main_Card_canfd_1_0/Main_Card_canfd_1_0.dcp' for cell 'Main_Card_i/canfd_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ip/Main_Card_clk_wiz_1_0/Main_Card_clk_wiz_1_0.dcp' for cell 'Main_Card_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ip/Main_Card_processing_system7_0_0/Main_Card_processing_system7_0_0.dcp' for cell 'Main_Card_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ip/Main_Card_rst_ps7_0_100M_0/Main_Card_rst_ps7_0_100M_0.dcp' for cell 'Main_Card_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ip/Main_Card_xbar_0/Main_Card_xbar_0.dcp' for cell 'Main_Card_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ip/Main_Card_auto_pc_0/Main_Card_auto_pc_0.dcp' for cell 'Main_Card_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 1241 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. Main_Card_i/clk_wiz_1/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'Main_Card_i/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ip/Main_Card_processing_system7_0_0/Main_Card_processing_system7_0_0.xdc] for cell 'Main_Card_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ip/Main_Card_processing_system7_0_0/Main_Card_processing_system7_0_0.xdc] for cell 'Main_Card_i/processing_system7_0/inst'
Parsing XDC File [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ip/Main_Card_canfd_0_0/Main_Card_canfd_0_0.xdc] for cell 'Main_Card_i/canfd_0/inst'
Finished Parsing XDC File [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ip/Main_Card_canfd_0_0/Main_Card_canfd_0_0.xdc] for cell 'Main_Card_i/canfd_0/inst'
Parsing XDC File [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ip/Main_Card_canfd_1_0/Main_Card_canfd_1_0.xdc] for cell 'Main_Card_i/canfd_1/inst'
Finished Parsing XDC File [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ip/Main_Card_canfd_1_0/Main_Card_canfd_1_0.xdc] for cell 'Main_Card_i/canfd_1/inst'
Parsing XDC File [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ip/Main_Card_clk_wiz_1_0/Main_Card_clk_wiz_1_0_board.xdc] for cell 'Main_Card_i/clk_wiz_1/inst'
Finished Parsing XDC File [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ip/Main_Card_clk_wiz_1_0/Main_Card_clk_wiz_1_0_board.xdc] for cell 'Main_Card_i/clk_wiz_1/inst'
Parsing XDC File [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ip/Main_Card_clk_wiz_1_0/Main_Card_clk_wiz_1_0.xdc] for cell 'Main_Card_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ip/Main_Card_clk_wiz_1_0/Main_Card_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ip/Main_Card_clk_wiz_1_0/Main_Card_clk_wiz_1_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1450.965 ; gain = 587.277
Finished Parsing XDC File [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ip/Main_Card_clk_wiz_1_0/Main_Card_clk_wiz_1_0.xdc] for cell 'Main_Card_i/clk_wiz_1/inst'
Parsing XDC File [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ip/Main_Card_rst_ps7_0_100M_0/Main_Card_rst_ps7_0_100M_0_board.xdc] for cell 'Main_Card_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ip/Main_Card_rst_ps7_0_100M_0/Main_Card_rst_ps7_0_100M_0_board.xdc] for cell 'Main_Card_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ip/Main_Card_rst_ps7_0_100M_0/Main_Card_rst_ps7_0_100M_0.xdc] for cell 'Main_Card_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ip/Main_Card_rst_ps7_0_100M_0/Main_Card_rst_ps7_0_100M_0.xdc] for cell 'Main_Card_i/rst_ps7_0_100M/U0'
Parsing XDC File [D:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/constrs_1/new/Main_Card.xdc]
Finished Parsing XDC File [D:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/constrs_1/new/Main_Card.xdc]
Parsing XDC File [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ip/Main_Card_canfd_0_0/Main_Card_canfd_0_0_clocks.xdc] for cell 'Main_Card_i/canfd_0/inst'
Finished Parsing XDC File [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ip/Main_Card_canfd_0_0/Main_Card_canfd_0_0_clocks.xdc] for cell 'Main_Card_i/canfd_0/inst'
Parsing XDC File [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ip/Main_Card_canfd_1_0/Main_Card_canfd_1_0_clocks.xdc] for cell 'Main_Card_i/canfd_1/inst'
WARNING: [Vivado 12-5846] Redefining clock group async_clk_grp_1 [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ip/Main_Card_canfd_1_0/Main_Card_canfd_1_0_clocks.xdc:2]
WARNING: [Vivado 12-5846] Redefining clock group async_clk_grp_2 [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ip/Main_Card_canfd_1_0/Main_Card_canfd_1_0_clocks.xdc:3]
Finished Parsing XDC File [d:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.srcs/sources_1/bd/Main_Card/ip/Main_Card_canfd_1_0/Main_Card_canfd_1_0_clocks.xdc] for cell 'Main_Card_i/canfd_1/inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'Main_Card_i/canfd_0/inst/can_inst/ol/ol_tbmm/txmsg_addr_gen/XPM_CDC_MODULES.LOCKED_ID_2C_CDC_TO'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'Main_Card_i/canfd_0/inst/can_inst/ol/ol_tbmm/txmsg_addr_gen/XPM_CDC_MODULES.LOCKED_ID_2C_CDC_TO'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'Main_Card_i/canfd_0/inst/can_inst/tl/timestamp/XPM_CDC_MODULES.MATCHED_FILTER_INDEX_2C_CDC_TO'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'Main_Card_i/canfd_0/inst/can_inst/tl/timestamp/XPM_CDC_MODULES.MATCHED_FILTER_INDEX_2C_CDC_TO'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'Main_Card_i/canfd_1/inst/can_inst/ol/ol_tbmm/txmsg_addr_gen/XPM_CDC_MODULES.LOCKED_ID_2C_CDC_TO'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'Main_Card_i/canfd_1/inst/can_inst/ol/ol_tbmm/txmsg_addr_gen/XPM_CDC_MODULES.LOCKED_ID_2C_CDC_TO'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'Main_Card_i/canfd_1/inst/can_inst/tl/timestamp/XPM_CDC_MODULES.MATCHED_FILTER_INDEX_2C_CDC_TO'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'Main_Card_i/canfd_1/inst/can_inst/tl/timestamp/XPM_CDC_MODULES.MATCHED_FILTER_INDEX_2C_CDC_TO'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Main_Card_i/canfd_0/inst/can_inst/ol/olglue/xpm_cdc_async_rst_inst_2'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Main_Card_i/canfd_0/inst/can_inst/ol/olglue/xpm_cdc_async_rst_inst_2'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Main_Card_i/canfd_0/inst/can_inst/ol/olglue/xpm_cdc_async_rst_inst_1'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Main_Card_i/canfd_0/inst/can_inst/ol/olglue/xpm_cdc_async_rst_inst_1'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Main_Card_i/canfd_1/inst/can_inst/ol/olglue/xpm_cdc_async_rst_inst_2'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Main_Card_i/canfd_1/inst/can_inst/ol/olglue/xpm_cdc_async_rst_inst_2'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Main_Card_i/canfd_1/inst/can_inst/ol/olglue/xpm_cdc_async_rst_inst_1'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Main_Card_i/canfd_1/inst/can_inst/ol/olglue/xpm_cdc_async_rst_inst_1'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_0/inst/can_inst/tl/bsp/XPM_CDC_MODULES.BUFFER_IS_READY_2C_CDC_TO'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_0/inst/can_inst/tl/bsp/XPM_CDC_MODULES.BUFFER_IS_READY_2C_CDC_TO'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_0/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.LBACK_2C_CDC_TO'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_0/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.LBACK_2C_CDC_TO'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_0/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.TDC_EN_2C_CDC_TO'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_0/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.TDC_EN_2C_CDC_TO'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_0/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.SLEEP_2C_CDC_TO'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_0/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.SLEEP_2C_CDC_TO'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_0/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.SNOOP_2C_CDC_TO'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_0/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.SNOOP_2C_CDC_TO'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_0/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.DAR_2C_CDC_TO'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_0/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.DAR_2C_CDC_TO'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_0/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.IFF_2C_CDC_TO'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_0/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.IFF_2C_CDC_TO'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_0/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.IFF6_2C_CDC_TO'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_0/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.IFF6_2C_CDC_TO'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_0/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.IFF5_2C_CDC_TO'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_0/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.IFF5_2C_CDC_TO'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_0/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.DPEE_2C_CDC_TO'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_0/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.DPEE_2C_CDC_TO'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_0/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.SBR_2C_CDC_TO'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_0/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.SBR_2C_CDC_TO'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_0/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.BRSD_2C_CDC_TO'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_0/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.BRSD_2C_CDC_TO'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_0/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.TSMP_2C_CDC_TO'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_0/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.TSMP_2C_CDC_TO'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_0/inst/can_inst/tl/tlom/XPM_CDC_MODULES.EMU_2C_CDC_TO'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_0/inst/can_inst/tl/tlom/XPM_CDC_MODULES.EMU_2C_CDC_TO'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_0/inst/can_inst/tl/timestamp/XPM_CDC_MODULES.MATCH_RESULT_2C_CDC_TO'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_0/inst/can_inst/tl/timestamp/XPM_CDC_MODULES.MATCH_RESULT_2C_CDC_TO'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_0/inst/can_inst/tl/bsp/XPM_CDC_MODULES.CANCEL_BUFFER_2C_CDC_TO'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_0/inst/can_inst/tl/bsp/XPM_CDC_MODULES.CANCEL_BUFFER_2C_CDC_TO'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_1/inst/can_inst/tl/bsp/XPM_CDC_MODULES.BUFFER_IS_READY_2C_CDC_TO'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_1/inst/can_inst/tl/bsp/XPM_CDC_MODULES.BUFFER_IS_READY_2C_CDC_TO'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.LBACK_2C_CDC_TO'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.LBACK_2C_CDC_TO'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.TDC_EN_2C_CDC_TO'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.TDC_EN_2C_CDC_TO'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.SLEEP_2C_CDC_TO'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.SLEEP_2C_CDC_TO'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.SNOOP_2C_CDC_TO'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.SNOOP_2C_CDC_TO'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.DAR_2C_CDC_TO'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.DAR_2C_CDC_TO'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.IFF_2C_CDC_TO'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.IFF_2C_CDC_TO'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.IFF6_2C_CDC_TO'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.IFF6_2C_CDC_TO'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.IFF5_2C_CDC_TO'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.IFF5_2C_CDC_TO'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.DPEE_2C_CDC_TO'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.DPEE_2C_CDC_TO'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.SBR_2C_CDC_TO'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.SBR_2C_CDC_TO'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.BRSD_2C_CDC_TO'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.BRSD_2C_CDC_TO'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.TSMP_2C_CDC_TO'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.TSMP_2C_CDC_TO'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_1/inst/can_inst/tl/tlom/XPM_CDC_MODULES.EMU_2C_CDC_TO'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_1/inst/can_inst/tl/tlom/XPM_CDC_MODULES.EMU_2C_CDC_TO'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_1/inst/can_inst/tl/timestamp/XPM_CDC_MODULES.MATCH_RESULT_2C_CDC_TO'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_1/inst/can_inst/tl/timestamp/XPM_CDC_MODULES.MATCH_RESULT_2C_CDC_TO'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_1/inst/can_inst/tl/bsp/XPM_CDC_MODULES.CANCEL_BUFFER_2C_CDC_TO'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Main_Card_i/canfd_1/inst/can_inst/tl/bsp/XPM_CDC_MODULES.CANCEL_BUFFER_2C_CDC_TO'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Main_Card_i/canfd_0/inst/xpm_cdc_sync_rst_inst_2'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Main_Card_i/canfd_0/inst/xpm_cdc_sync_rst_inst_2'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Main_Card_i/canfd_0/inst/xpm_cdc_sync_rst_inst_1'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Main_Card_i/canfd_0/inst/xpm_cdc_sync_rst_inst_1'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Main_Card_i/canfd_1/inst/xpm_cdc_sync_rst_inst_2'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Main_Card_i/canfd_1/inst/xpm_cdc_sync_rst_inst_2'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Main_Card_i/canfd_1/inst/xpm_cdc_sync_rst_inst_1'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Main_Card_i/canfd_1/inst/xpm_cdc_sync_rst_inst_1'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Main_Card_i/canfd_0/inst/gen_rx1.u_rxxpm_2'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Main_Card_i/canfd_0/inst/gen_rx1.u_rxxpm_2'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Main_Card_i/canfd_0/inst/gen_fifo_rx0.u_rxxpm_1'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Main_Card_i/canfd_0/inst/gen_fifo_rx0.u_rxxpm_1'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Main_Card_i/canfd_0/inst/u_txxpm_2'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Main_Card_i/canfd_0/inst/u_txxpm_2'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Main_Card_i/canfd_0/inst/u_txxpm_1'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Main_Card_i/canfd_0/inst/u_txxpm_1'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Main_Card_i/canfd_1/inst/gen_rx1.u_rxxpm_2'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Main_Card_i/canfd_1/inst/gen_rx1.u_rxxpm_2'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Main_Card_i/canfd_1/inst/gen_fifo_rx0.u_rxxpm_1'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Main_Card_i/canfd_1/inst/gen_fifo_rx0.u_rxxpm_1'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Main_Card_i/canfd_1/inst/u_txxpm_2'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Main_Card_i/canfd_1/inst/u_txxpm_2'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Main_Card_i/canfd_1/inst/u_txxpm_1'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Main_Card_i/canfd_1/inst/u_txxpm_1'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1450.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 10 instances

21 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1450.965 ; gain = 1035.250
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.826 . Memory (MB): peak = 1450.965 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b13679f2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1450.965 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 4 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b72b7176

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1565.465 ; gain = 0.977
INFO: [Opt 31-389] Phase Retarget created 16 cells and removed 1731 cells
INFO: [Opt 31-1021] In phase Retarget, 14 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 17f7173ce

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1565.465 ; gain = 0.977
INFO: [Opt 31-389] Phase Constant propagation created 4 cells and removed 12 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 98a73b2b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1565.465 ; gain = 0.977
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 462 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG RTC_32768_0_IBUF_BUFG_inst to drive 96 load(s) on clock net RTC_32768_0_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 6a4dedf1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1565.465 ; gain = 0.977
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 6a4dedf1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1565.465 ; gain = 0.977
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 6a4dedf1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1565.465 ; gain = 0.977
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              16  |            1731  |                                             14  |
|  Constant propagation         |               4  |              12  |                                              1  |
|  Sweep                        |               0  |             462  |                                              1  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1565.465 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 12661795e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1565.465 ; gain = 0.977

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.965 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 12 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 24
Ending PowerOpt Patch Enables Task | Checksum: 12661795e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 1836.633 ; gain = 0.000
Ending Power Optimization Task | Checksum: 12661795e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1836.633 ; gain = 271.168

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 12661795e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1836.633 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1836.633 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 12661795e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1836.633 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1836.633 ; gain = 385.668
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1836.633 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1836.633 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.runs/impl_1/Main_Card_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Main_Card_wrapper_drc_opted.rpt -pb Main_Card_wrapper_drc_opted.pb -rpx Main_Card_wrapper_drc_opted.rpx
Command: report_drc -file Main_Card_wrapper_drc_opted.rpt -pb Main_Card_wrapper_drc_opted.pb -rpx Main_Card_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.runs/impl_1/Main_Card_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1836.633 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 69509c3b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1836.633 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1836.633 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12f5ef856

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1836.633 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 185d9277d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1836.633 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 185d9277d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1836.633 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 185d9277d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1836.633 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14b3ec9c5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1836.633 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1836.633 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 17ba3db37

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 1836.633 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 201712ba4

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 1836.633 ; gain = 0.000
Phase 2 Global Placement | Checksum: 201712ba4

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 1836.633 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ce66eaa0

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 1836.633 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1aa57c96f

Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 1836.633 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a0e710db

Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 1836.633 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: f4d74760

Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 1836.633 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1aaaa3e03

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 1836.633 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1b95f0969

Time (s): cpu = 00:00:45 ; elapsed = 00:00:32 . Memory (MB): peak = 1836.633 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 14aceaab7

Time (s): cpu = 00:00:45 ; elapsed = 00:00:32 . Memory (MB): peak = 1836.633 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 14aceaab7

Time (s): cpu = 00:00:45 ; elapsed = 00:00:32 . Memory (MB): peak = 1836.633 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 82d638b5

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/axi_awready_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net Main_Card_i/canfd_1/inst/can_inst/ol/olglue/E_RST_I_reg_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net Main_Card_i/canfd_0/inst/can_inst/ol/olglue/E_RST_I_reg_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 3 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 3, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 82d638b5

Time (s): cpu = 00:00:51 ; elapsed = 00:00:35 . Memory (MB): peak = 1836.633 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.693. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: ca5c9904

Time (s): cpu = 00:00:52 ; elapsed = 00:00:36 . Memory (MB): peak = 1836.633 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: ca5c9904

Time (s): cpu = 00:00:52 ; elapsed = 00:00:36 . Memory (MB): peak = 1836.633 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ca5c9904

Time (s): cpu = 00:00:52 ; elapsed = 00:00:36 . Memory (MB): peak = 1836.633 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: ca5c9904

Time (s): cpu = 00:00:52 ; elapsed = 00:00:36 . Memory (MB): peak = 1836.633 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1836.633 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 13752f92a

Time (s): cpu = 00:00:52 ; elapsed = 00:00:36 . Memory (MB): peak = 1836.633 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13752f92a

Time (s): cpu = 00:00:52 ; elapsed = 00:00:37 . Memory (MB): peak = 1836.633 ; gain = 0.000
Ending Placer Task | Checksum: fc7ba37b

Time (s): cpu = 00:00:52 ; elapsed = 00:00:37 . Memory (MB): peak = 1836.633 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:38 . Memory (MB): peak = 1836.633 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1836.633 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 1836.633 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.runs/impl_1/Main_Card_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Main_Card_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1836.633 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Main_Card_wrapper_utilization_placed.rpt -pb Main_Card_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Main_Card_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.396 . Memory (MB): peak = 1836.633 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 83edde27 ConstDB: 0 ShapeSum: 788dc554 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1141ffb92

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1836.633 ; gain = 0.000
Post Restoration Checksum: NetGraph: e931b678 NumContArr: 2aee451a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1141ffb92

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 1836.633 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1141ffb92

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 1836.633 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1141ffb92

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 1836.633 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 170f99f6d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 1865.723 ; gain = 29.090
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.788  | TNS=0.000  | WHS=-0.222 | THS=-197.005|

Phase 2 Router Initialization | Checksum: 104999c5b

Time (s): cpu = 00:00:41 ; elapsed = 00:00:31 . Memory (MB): peak = 1958.723 ; gain = 122.090

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 18409
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 18409
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 209a75619

Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 1958.723 ; gain = 122.090

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2226
 Number of Nodes with overlaps = 279
 Number of Nodes with overlaps = 71
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.710  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 20a172aa0

Time (s): cpu = 00:00:59 ; elapsed = 00:00:43 . Memory (MB): peak = 1958.723 ; gain = 122.090
Phase 4 Rip-up And Reroute | Checksum: 20a172aa0

Time (s): cpu = 00:00:59 ; elapsed = 00:00:43 . Memory (MB): peak = 1958.723 ; gain = 122.090

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 20a172aa0

Time (s): cpu = 00:00:59 ; elapsed = 00:00:43 . Memory (MB): peak = 1958.723 ; gain = 122.090

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 20a172aa0

Time (s): cpu = 00:00:59 ; elapsed = 00:00:43 . Memory (MB): peak = 1958.723 ; gain = 122.090
Phase 5 Delay and Skew Optimization | Checksum: 20a172aa0

Time (s): cpu = 00:00:59 ; elapsed = 00:00:43 . Memory (MB): peak = 1958.723 ; gain = 122.090

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 143d62acf

Time (s): cpu = 00:01:00 ; elapsed = 00:00:44 . Memory (MB): peak = 1958.723 ; gain = 122.090
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.722  | TNS=0.000  | WHS=0.056  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c57abbcd

Time (s): cpu = 00:01:00 ; elapsed = 00:00:44 . Memory (MB): peak = 1958.723 ; gain = 122.090
Phase 6 Post Hold Fix | Checksum: 1c57abbcd

Time (s): cpu = 00:01:00 ; elapsed = 00:00:44 . Memory (MB): peak = 1958.723 ; gain = 122.090

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.78275 %
  Global Horizontal Routing Utilization  = 5.0235 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a8230389

Time (s): cpu = 00:01:01 ; elapsed = 00:00:44 . Memory (MB): peak = 1958.723 ; gain = 122.090

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a8230389

Time (s): cpu = 00:01:01 ; elapsed = 00:00:44 . Memory (MB): peak = 1958.723 ; gain = 122.090

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 115e88cf4

Time (s): cpu = 00:01:03 ; elapsed = 00:00:46 . Memory (MB): peak = 1958.723 ; gain = 122.090

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.722  | TNS=0.000  | WHS=0.056  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 115e88cf4

Time (s): cpu = 00:01:03 ; elapsed = 00:00:47 . Memory (MB): peak = 1958.723 ; gain = 122.090
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:03 ; elapsed = 00:00:47 . Memory (MB): peak = 1958.723 ; gain = 122.090

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:06 ; elapsed = 00:00:48 . Memory (MB): peak = 1958.723 ; gain = 122.090
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1958.723 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1958.723 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.runs/impl_1/Main_Card_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Main_Card_wrapper_drc_routed.rpt -pb Main_Card_wrapper_drc_routed.pb -rpx Main_Card_wrapper_drc_routed.rpx
Command: report_drc -file Main_Card_wrapper_drc_routed.rpt -pb Main_Card_wrapper_drc_routed.pb -rpx Main_Card_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.runs/impl_1/Main_Card_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Main_Card_wrapper_methodology_drc_routed.rpt -pb Main_Card_wrapper_methodology_drc_routed.pb -rpx Main_Card_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Main_Card_wrapper_methodology_drc_routed.rpt -pb Main_Card_wrapper_methodology_drc_routed.pb -rpx Main_Card_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.runs/impl_1/Main_Card_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2002.805 ; gain = 44.082
INFO: [runtcl-4] Executing : report_power -file Main_Card_wrapper_power_routed.rpt -pb Main_Card_wrapper_power_summary_routed.pb -rpx Main_Card_wrapper_power_routed.rpx
Command: report_power -file Main_Card_wrapper_power_routed.rpt -pb Main_Card_wrapper_power_summary_routed.pb -rpx Main_Card_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
108 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2004.855 ; gain = 2.051
INFO: [runtcl-4] Executing : report_route_status -file Main_Card_wrapper_route_status.rpt -pb Main_Card_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Main_Card_wrapper_timing_summary_routed.rpt -pb Main_Card_wrapper_timing_summary_routed.pb -rpx Main_Card_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Main_Card_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Main_Card_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Main_Card_wrapper_bus_skew_routed.rpt -pb Main_Card_wrapper_bus_skew_routed.pb -rpx Main_Card_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-208] The XPM instance: <Main_Card_i/canfd_1/inst/u_txxpm_2/xpm_memory_base_inst> is part of IP: <Main_Card_i/canfd_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <Main_Card_i/canfd_1/inst/u_txxpm_1/xpm_memory_base_inst> is part of IP: <Main_Card_i/canfd_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <Main_Card_i/canfd_1/inst/gen_rx1.u_rxxpm_2/xpm_memory_base_inst> is part of IP: <Main_Card_i/canfd_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <Main_Card_i/canfd_1/inst/gen_fifo_rx0.u_rxxpm_1/xpm_memory_base_inst> is part of IP: <Main_Card_i/canfd_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <Main_Card_i/canfd_0/inst/u_txxpm_2/xpm_memory_base_inst> is part of IP: <Main_Card_i/canfd_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <Main_Card_i/canfd_0/inst/u_txxpm_1/xpm_memory_base_inst> is part of IP: <Main_Card_i/canfd_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <Main_Card_i/canfd_0/inst/gen_rx1.u_rxxpm_2/xpm_memory_base_inst> is part of IP: <Main_Card_i/canfd_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <Main_Card_i/canfd_0/inst/gen_fifo_rx0.u_rxxpm_1/xpm_memory_base_inst> is part of IP: <Main_Card_i/canfd_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force Main_Card_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp10 input Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp10__0 input Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp10__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp10__1 input Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp10__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp10__2 input Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp10__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp10__3 input Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp10__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp1_reg input Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp1_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp1_reg__0 input Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp1_reg__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp1_reg__1 input Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp1_reg__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20 input Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__10 input Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__2 input Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__3 input Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__5 input Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__6 input Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__8 input Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__9 input Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__9/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp10 output Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp10__1 output Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp10__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp10__2 output Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp10__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20 output Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__1 output Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__10 output Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__3 output Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__6 output Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__8 output Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp10 multiplier stage Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp10__1 multiplier stage Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp10__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp10__2 multiplier stage Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp10__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp1_reg multiplier stage Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp1_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp1_reg__0 multiplier stage Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp1_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp1_reg__1 multiplier stage Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp1_reg__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20 multiplier stage Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__1 multiplier stage Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__10 multiplier stage Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__3 multiplier stage Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__6 multiplier stage Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__8 multiplier stage Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp2_reg multiplier stage Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp2_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp2_reg__0 multiplier stage Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp2_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp2_reg__1 multiplier stage Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp2_reg__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp2_reg__2 multiplier stage Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp2_reg__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 41 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Main_Card_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'D:/Vebko/Relay/Relay_V3.0/Rev.02/Main_Card_Zynq7020/Main/Main_Card_ZYNQ7020/Main_Card_ZYNQ7020.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Aug 21 11:06:57 2021. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
136 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 2422.996 ; gain = 418.141
INFO: [Common 17-206] Exiting Vivado at Sat Aug 21 11:06:58 2021...
