m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/20.1
Eincr
Z0 w1730607817
Z1 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 0
Z4 dC:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab5/simmy
Z5 8C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab5/simmy/incr.vhd
Z6 FC:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab5/simmy/incr.vhd
l0
L7 1
V]5C^C5cBWQHdLW_DeZj6`0
!s100 2@YmgnY4dXJWB5bM9nRJY2
Z7 OV;C;2020.1;71
32
Z8 !s110 1730748866
!i10b 1
Z9 !s108 1730748866.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab5/simmy/incr.vhd|
Z11 !s107 C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab5/simmy/incr.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Abehavioral
R1
R2
R3
DEx4 work 4 incr 0 22 ]5C^C5cBWQHdLW_DeZj6`0
!i122 0
l16
L14 12
V;?Cd6X9i4=7cUIcK]OW`m1
!s100 ;56JKaH11M@31K6nC01jD2
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Eincr_tb
Z14 w1730607818
R1
R2
R3
!i122 1
R4
Z15 8C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab5/simmy/incr_tb.vhd
Z16 FC:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab5/simmy/incr_tb.vhd
l0
L7 1
V@YoR3<?@KPfQSkW5<jzTE0
!s100 o_m7`PU@?d?^[Yl2a<68N0
R7
32
R8
!i10b 1
R9
Z17 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab5/simmy/incr_tb.vhd|
!s107 C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab5/simmy/incr_tb.vhd|
!i113 1
R12
R13
Abehaviour
R1
R2
R3
DEx4 work 7 incr_tb 0 22 @YoR3<?@KPfQSkW5<jzTE0
!i122 1
l26
L10 28
V26oQnX?D9m?MJHoFl`]=92
!s100 FUVdakFFN>ZGOGACaF3Qd1
R7
32
R8
!i10b 1
R9
R17
Z18 !s107 C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab5/simmy/incr_tb.vhd|
!i113 1
R12
R13
