// Copyright lowRISC contributors (OpenTitan project).
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0

//==================================================
// This file contains the Excluded objects
// Generated By User: marcelo
// Format Version: 2
// Date: Tue Feb 25 14:48:01 2025
// ExclMode: default
//==================================================
CHECKSUM: "1706182284 132761700"
INSTANCE: tb.dut.u_reg.u_reg_if.u_rsp_intg_gen
ANNOTATION: "The signal tl_i.d_user is tied to zero in the tlul_adapter_reg.sv which comes from tl_o_pre. Because of that, the rsp_intg it will be constant and can be excluded from the coverage analysis."
Block 1 "461445014" "assign rsp_intg = tl_i.d_user.rsp_intg;"
ANNOTATION: "The signal tl_i.d_user is tied to zero in the tlul_adapter_reg.sv which comes from tl_o_pre. Because of that, the rsp_intg it will be constant and can be excluded from the coverage analysis."
Block 2 "2643129081" "assign data_intg = tl_i.d_user.data_intg;"
CHECKSUM: "2099741489 2073313596"
INSTANCE: tb.dut.u_reg.u_data_in.wr_en_data_arb
ANNOTATION: "The line 41 where `wr_en = de` is constant because the \"de\"  is wired to 1 in gpio.sv (line 104).  `hw2reg.data_in.de = 1'b1;`
So it will not be hit by the coverage."
Block 1 "494386457" "assign wr_en = de;"
CHECKSUM: "295805079 2786204945"
INSTANCE: tb.dut.u_reg.u_masked_out_lower_mask
ANNOTATION: "The hardware always signals d=0 (through hw2reg.masked_out_lower.mask.d) so this continuous assignment will not execute."
Block 2 "1004401251" "assign qs = d;"
ANNOTATION: "The hardware always signals d=0 (through hw2reg.masked_out_lower.mask.d) so this continuous assignment will not execute."
Block 1 "531057943" "assign ds = d;"
CHECKSUM: "295805079 2786204945"
INSTANCE: tb.dut.u_reg.u_masked_oe_lower_mask
ANNOTATION: "The hardware always signals d=0 (through hw2reg.masked_oe_lower.mask.d). So this is continuous assignment will not execute."
Block 1 "531057943" "assign ds = d;"
ANNOTATION: "The hardware always signals d=0 (through hw2reg.masked_oe_lower.mask.d). So this is continuous assignment will not execute."
Block 2 "1004401251" "assign qs = d;"
CHECKSUM: "295805079 2786204945"
INSTANCE: tb.dut.u_reg.u_masked_out_upper_mask
ANNOTATION: "The hardware always signals d=0 (through hw2reg.masked_out_upper.mask.d) so this continuous assignment will not execute."
Block 2 "1004401251" "assign qs = d;"
ANNOTATION: "The hardware always signals d=0 (through hw2reg.masked_out_upper.mask.d) so this continuous assignment will not execute."
Block 1 "531057943" "assign ds = d;"
CHECKSUM: "295805079 2786204945"
INSTANCE: tb.dut.u_reg.u_masked_oe_upper_mask
ANNOTATION: "The hardware always signals d=0 (through hw2reg.masked_oe_upper.mask.d) so this continuous assignment will not execute."
Block 2 "1004401251" "assign qs = d;"
ANNOTATION: "The hardware always signals d=0 (through hw2reg.masked_oe_upper.mask.d) so this continuous assignment will not execute."
Block 1 "531057943" "assign ds = d;"
CHECKSUM: "4255502330 2331745845"
INSTANCE: tb.dut.u_reg.u_data_in
ANNOTATION: "The line 41 where `wr_en = de` is constant because the \"de\"  is wired to 1 in gpio.sv (line 104).  `hw2reg.data_in.de = 1'b1;`
So it will not be hit by the coverage."
Condition 1 "1896215154" "(wr_en ? wr_data : qs) 1 -1"
CHECKSUM: "4255502330 3554514034"
INSTANCE: tb.dut.u_reg.u_data_in
ANNOTATION: "The line 41 where `wr_en = de` is constant because the \"de\"  is wired to 1 in gpio.sv (line 104) where is hw2reg.data_in.de = 1'b1;
So it will not be hit by the coverage."
Branch 0 "3759852512" "wr_en" (1) "wr_en 0"
ANNOTATION: "[UNR]"
Branch 1 "1017474648" "(!rst_ni)" (2) "(!rst_ni) 0,0"
CHECKSUM: "4255502330 223073768"
INSTANCE: tb.dut.u_reg.u_data_in
ANNOTATION: "The line 41 where `wr_en = de` is constant because the \"de\"  is wired to 1 in gpio.sv (line 104).  `hw2reg.data_in.de = 1'b1;`
So it will not be hit by the coverage."
Block 7 "1375076151" "assign qe = wr_en;"
