<dec f='llvm/llvm/lib/Transforms/InstCombine/InstCombineInternal.h' l='232' type='llvm::Instruction * llvm::InstCombinerImpl::simplifyMaskedGather(llvm::IntrinsicInst &amp; II)'/>
<def f='llvm/llvm/lib/Transforms/InstCombine/InstCombineCalls.cpp' l='341' ll='343' type='llvm::Instruction * llvm::InstCombinerImpl::simplifyMaskedGather(llvm::IntrinsicInst &amp; II)'/>
<use f='llvm/llvm/lib/Transforms/InstCombine/InstCombineCalls.cpp' l='878' u='c' c='_ZN4llvm16InstCombinerImpl13visitCallInstERNS_8CallInstE'/>
<doc f='llvm/llvm/lib/Transforms/InstCombine/InstCombineCalls.cpp' l='334'>// TODO, Obvious Missing Transforms:
// * Single constant active lane load -&gt; load
// * Dereferenceable address &amp; few lanes -&gt; scalarize speculative load/selects
// * Adjacent vector addresses -&gt; masked.load
// * Narrow width by halfs excluding zero/undef lanes
// * Vector splat address w/known mask -&gt; scalar load
// * Vector incrementing address -&gt; vector masked load</doc>
