
*** Running vivado
    with args -log system3_segmentDriver_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system3_segmentDriver_0_0.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Tue Sep 17 14:39:30 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source system3_segmentDriver_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 517.160 ; gain = 224.203
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
Command: synth_design -top system3_segmentDriver_0_0 -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14460
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 984.613 ; gain = 451.902
---------------------------------------------------------------------------------
WARNING: [Synth 8-10515] begin/end is required for generate-for in this mode of Verilog [C:/Users/OarChula/Documents/GitHub/2110363-HWSynLab/lab04/lab04.srcs/sources_1/new/flipflop.v:67]
INFO: [Synth 8-6157] synthesizing module 'system3_segmentDriver_0_0' [c:/Users/OarChula/Documents/GitHub/2110363-HWSynLab/lab04/lab04.gen/sources_1/bd/system3/ip/system3_segmentDriver_0_0/synth/system3_segmentDriver_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'segmentDriver' [C:/Users/OarChula/Documents/GitHub/2110363-HWSynLab/lab04/lab04.srcs/sources_1/new/segmentDriver.v:23]
INFO: [Synth 8-6157] synthesizing module 'clkDivide' [C:/Users/OarChula/Documents/GitHub/2110363-HWSynLab/lab04/lab04.srcs/sources_1/new/flipflop.v:54]
INFO: [Synth 8-6157] synthesizing module 'flipflop' [C:/Users/OarChula/Documents/GitHub/2110363-HWSynLab/lab04/lab04.srcs/sources_1/new/flipflop.v:97]
INFO: [Synth 8-6155] done synthesizing module 'flipflop' (0#1) [C:/Users/OarChula/Documents/GitHub/2110363-HWSynLab/lab04/lab04.srcs/sources_1/new/flipflop.v:97]
WARNING: [Synth 8-567] referenced signal 'bit' should be on the sensitivity list [C:/Users/OarChula/Documents/GitHub/2110363-HWSynLab/lab04/lab04.srcs/sources_1/new/flipflop.v:69]
INFO: [Synth 8-6155] done synthesizing module 'clkDivide' (0#1) [C:/Users/OarChula/Documents/GitHub/2110363-HWSynLab/lab04/lab04.srcs/sources_1/new/flipflop.v:54]
INFO: [Synth 8-6157] synthesizing module 'hexToSegment' [C:/Users/OarChula/Documents/GitHub/2110363-HWSynLab/lab04/lab04.srcs/sources_1/new/segmentDriver.v:59]
INFO: [Synth 8-6155] done synthesizing module 'hexToSegment' (0#1) [C:/Users/OarChula/Documents/GitHub/2110363-HWSynLab/lab04/lab04.srcs/sources_1/new/segmentDriver.v:59]
WARNING: [Synth 8-567] referenced signal 'hex' should be on the sensitivity list [C:/Users/OarChula/Documents/GitHub/2110363-HWSynLab/lab04/lab04.srcs/sources_1/new/segmentDriver.v:41]
INFO: [Synth 8-6155] done synthesizing module 'segmentDriver' (0#1) [C:/Users/OarChula/Documents/GitHub/2110363-HWSynLab/lab04/lab04.srcs/sources_1/new/segmentDriver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system3_segmentDriver_0_0' (0#1) [c:/Users/OarChula/Documents/GitHub/2110363-HWSynLab/lab04/lab04.gen/sources_1/bd/system3/ip/system3_segmentDriver_0_0/synth/system3_segmentDriver_0_0.v:53]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1094.227 ; gain = 561.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1094.227 ; gain = 561.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1094.227 ; gain = 561.516
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1094.227 ; gain = 561.516
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---Muxes : 
	   4 Input    4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:37 . Memory (MB): peak = 1277.793 ; gain = 745.082
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 1277.793 ; gain = 745.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 1277.793 ; gain = 745.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:52 . Memory (MB): peak = 1277.793 ; gain = 745.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:52 . Memory (MB): peak = 1277.793 ; gain = 745.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:52 . Memory (MB): peak = 1277.793 ; gain = 745.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:52 . Memory (MB): peak = 1277.793 ; gain = 745.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:52 . Memory (MB): peak = 1277.793 ; gain = 745.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:52 . Memory (MB): peak = 1277.793 ; gain = 745.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |    20|
|2     |LUT2 |     5|
|3     |LUT4 |     7|
|4     |LUT6 |     4|
|5     |FDRE |    21|
+------+-----+------+

Report Instance Areas: 
+------+-----------------------+--------------+------+
|      |Instance               |Module        |Cells |
+------+-----------------------+--------------+------+
|1     |top                    |              |    57|
|2     |  inst                 |segmentDriver |    57|
|3     |    cd                 |clkDivide     |    38|
|4     |      \genblk1[10].ff  |flipflop      |     2|
|5     |      \genblk1[11].ff  |flipflop_0    |     2|
|6     |      \genblk1[12].ff  |flipflop_1    |     2|
|7     |      \genblk1[13].ff  |flipflop_2    |     2|
|8     |      \genblk1[14].ff  |flipflop_3    |     2|
|9     |      \genblk1[15].ff  |flipflop_4    |     2|
|10    |      \genblk1[16].ff  |flipflop_5    |     2|
|11    |      \genblk1[17].ff  |flipflop_6    |     2|
|12    |      \genblk1[18].ff  |flipflop_7    |     2|
|13    |      \genblk1[19].ff  |flipflop_8    |     2|
|14    |      \genblk1[1].ff   |flipflop_9    |     2|
|15    |      \genblk1[2].ff   |flipflop_10   |     2|
|16    |      \genblk1[3].ff   |flipflop_11   |     2|
|17    |      \genblk1[4].ff   |flipflop_12   |     2|
|18    |      \genblk1[5].ff   |flipflop_13   |     2|
|19    |      \genblk1[6].ff   |flipflop_14   |     2|
|20    |      \genblk1[7].ff   |flipflop_15   |     2|
|21    |      \genblk1[8].ff   |flipflop_16   |     2|
|22    |      \genblk1[9].ff   |flipflop_17   |     2|
+------+-----------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:52 . Memory (MB): peak = 1277.793 ; gain = 745.082
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:52 . Memory (MB): peak = 1277.793 ; gain = 745.082
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:52 . Memory (MB): peak = 1277.793 ; gain = 745.082
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1289.660 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1390.543 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 988156d0
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:57 . Memory (MB): peak = 1390.543 ; gain = 862.742
INFO: [Coretcl 2-1174] Renamed 21 cell refs.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1696.137 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/OarChula/Documents/GitHub/2110363-HWSynLab/lab04/lab04.runs/system3_segmentDriver_0_0_synth_1/system3_segmentDriver_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1696.289 ; gain = 305.746
INFO: [Vivado 12-24828] Executing command : report_utilization -file system3_segmentDriver_0_0_utilization_synth.rpt -pb system3_segmentDriver_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep 17 14:41:03 2024...
