# Reading E:/Program Files (x86)/Modeltech_pe_edu_10.4a/tcl/vsim/pref.tcl
# do {tb_DPRAM.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:45:04 on Apr 01,2020
# vcom -reportprogress 300 -explicit -93 ipcore_dir/DPRAM24x2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DPRAM24x2
# -- Compiling architecture DPRAM24x2_a of DPRAM24x2
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity BLK_MEM_GEN_V7_3
# End time: 13:45:04 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:45:04 on Apr 01,2020
# vcom -reportprogress 300 -explicit -93 DPRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DPRAM
# -- Compiling architecture Behavioral of DPRAM
# End time: 13:45:04 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:45:04 on Apr 01,2020
# vcom -reportprogress 300 -explicit -93 tb_DPRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_DPRAM
# -- Compiling architecture behavior of tb_DPRAM
# End time: 13:45:04 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# //  ModelSim PE Student Edition 10.4a Apr  7 2015 
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# // NOT FOR CORPORATE OR PRODUCTION USE.
# // THE ModelSim PE Student Edition IS NOT A SUPPORTED PRODUCT.
# // FOR HIGHER EDUCATION PURPOSES ONLY
# //
# vsim -gui -do "do {tb_DPRAM.fdo}" 
# Start time: 13:45:04 on Apr 01,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_dpram(behavior)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.dpram(behavioral)
# Loading work.dpram24x2(dpram24x2_a)
# Loading xilinxcorelib.blk_mem_gen_v7_3(behavioral)
# Loading ieee.std_logic_textio(body)
# Loading xilinxcorelib.blk_mem_gen_v7_3_mem_module(mem_module_behavioral)
# Loading xilinxcorelib.blk_mem_gen_v7_3_output_stage(output_stage_behavioral)
# Loading xilinxcorelib.blk_mem_gen_v7_3_softecc_output_reg_stage(softecc_output_reg_stage_behavioral)
# ** Warning: Design size of 10613 statements or 8 leaf instances exceeds ModelSim PE Student Edition recommended capacity.
# Expect performance to be quite adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: Block Memory Generator CORE Generator module is using a behavioral model FOR simulation which will not precisely model memory collision behavior.
#    Time: 5 ns  Iteration: 1  Instance: /tb_dpram/uut/U1/U0/native_mem_module/mem_module
# ** Warning: blk_mem_gen_v7_3 WARNING: collision detected: A write address: 0, B read address: 0
# 
#    Time: 5 ns  Iteration: 1  Region: /tb_dpram/uut/U1/U0/native_mem_module/mem_module/sync_coll
# ** Warning: blk_mem_gen_v7_3 WARNING: collision detected: A write address: 0, B read address: 0
# 
#    Time: 15 ns  Iteration: 1  Region: /tb_dpram/uut/U1/U0/native_mem_module/mem_module/sync_coll
# ** Warning: blk_mem_gen_v7_3 WARNING: collision detected: A write address: 0, B read address: 0
# 
#    Time: 25 ns  Iteration: 1  Region: /tb_dpram/uut/U1/U0/native_mem_module/mem_module/sync_coll
# ** Warning: blk_mem_gen_v7_3 WARNING: collision detected: A write address: 1, B read address: 1
# 
#    Time: 195 ns  Iteration: 1  Region: /tb_dpram/uut/U1/U0/native_mem_module/mem_module/sync_coll
# ** Warning: blk_mem_gen_v7_3 WARNING: collision detected: A write address: 1, B read address: 1
# 
#    Time: 205 ns  Iteration: 1  Region: /tb_dpram/uut/U1/U0/native_mem_module/mem_module/sync_coll
# ** Warning: blk_mem_gen_v7_3 WARNING: collision detected: A write address: 0, B read address: 0
# 
#    Time: 235 ns  Iteration: 1  Region: /tb_dpram/uut/U1/U0/native_mem_module/mem_module/sync_coll
# ** Warning: blk_mem_gen_v7_3 WARNING: collision detected: A write address: 0, B read address: 0
# 
#    Time: 245 ns  Iteration: 1  Region: /tb_dpram/uut/U1/U0/native_mem_module/mem_module/sync_coll
# ** Warning: blk_mem_gen_v7_3 WARNING: collision detected: A write address: 1, B read address: 1
# 
#    Time: 415 ns  Iteration: 1  Region: /tb_dpram/uut/U1/U0/native_mem_module/mem_module/sync_coll
# ** Warning: blk_mem_gen_v7_3 WARNING: collision detected: A write address: 1, B read address: 1
# 
#    Time: 425 ns  Iteration: 1  Region: /tb_dpram/uut/U1/U0/native_mem_module/mem_module/sync_coll
restart
run
# ** Note: Block Memory Generator CORE Generator module is using a behavioral model FOR simulation which will not precisely model memory collision behavior.
#    Time: 5 ns  Iteration: 1  Instance: /tb_dpram/uut/U1/U0/native_mem_module/mem_module
# ** Warning: blk_mem_gen_v7_3 WARNING: collision detected: A write address: 0, B read address: 0
# 
#    Time: 5 ns  Iteration: 1  Region: /tb_dpram/uut/U1/U0/native_mem_module/mem_module/sync_coll
# ** Warning: blk_mem_gen_v7_3 WARNING: collision detected: A write address: 0, B read address: 0
# 
#    Time: 15 ns  Iteration: 1  Region: /tb_dpram/uut/U1/U0/native_mem_module/mem_module/sync_coll
# ** Warning: blk_mem_gen_v7_3 WARNING: collision detected: A write address: 0, B read address: 0
# 
#    Time: 25 ns  Iteration: 1  Region: /tb_dpram/uut/U1/U0/native_mem_module/mem_module/sync_coll
# ** Warning: blk_mem_gen_v7_3 WARNING: collision detected: A write address: 1, B read address: 1
# 
#    Time: 195 ns  Iteration: 1  Region: /tb_dpram/uut/U1/U0/native_mem_module/mem_module/sync_coll
# ** Warning: blk_mem_gen_v7_3 WARNING: collision detected: A write address: 1, B read address: 1
# 
#    Time: 205 ns  Iteration: 1  Region: /tb_dpram/uut/U1/U0/native_mem_module/mem_module/sync_coll
# ** Warning: blk_mem_gen_v7_3 WARNING: collision detected: A write address: 0, B read address: 0
# 
#    Time: 235 ns  Iteration: 1  Region: /tb_dpram/uut/U1/U0/native_mem_module/mem_module/sync_coll
# ** Warning: blk_mem_gen_v7_3 WARNING: collision detected: A write address: 0, B read address: 0
# 
#    Time: 245 ns  Iteration: 1  Region: /tb_dpram/uut/U1/U0/native_mem_module/mem_module/sync_coll
# ** Warning: blk_mem_gen_v7_3 WARNING: collision detected: A write address: 1, B read address: 1
# 
#    Time: 415 ns  Iteration: 1  Region: /tb_dpram/uut/U1/U0/native_mem_module/mem_module/sync_coll
# ** Warning: blk_mem_gen_v7_3 WARNING: collision detected: A write address: 1, B read address: 1
# 
#    Time: 425 ns  Iteration: 1  Region: /tb_dpram/uut/U1/U0/native_mem_module/mem_module/sync_coll
restart
run
# ** Note: Block Memory Generator CORE Generator module is using a behavioral model FOR simulation which will not precisely model memory collision behavior.
#    Time: 5 ns  Iteration: 1  Instance: /tb_dpram/uut/U1/U0/native_mem_module/mem_module
# ** Warning: blk_mem_gen_v7_3 WARNING: collision detected: A write address: 0, B read address: 0
# 
#    Time: 5 ns  Iteration: 1  Region: /tb_dpram/uut/U1/U0/native_mem_module/mem_module/sync_coll
# ** Warning: blk_mem_gen_v7_3 WARNING: collision detected: A write address: 0, B read address: 0
# 
#    Time: 15 ns  Iteration: 1  Region: /tb_dpram/uut/U1/U0/native_mem_module/mem_module/sync_coll
# ** Warning: blk_mem_gen_v7_3 WARNING: collision detected: A write address: 0, B read address: 0
# 
#    Time: 25 ns  Iteration: 1  Region: /tb_dpram/uut/U1/U0/native_mem_module/mem_module/sync_coll
# ** Warning: blk_mem_gen_v7_3 WARNING: collision detected: A write address: 1, B read address: 1
# 
#    Time: 195 ns  Iteration: 1  Region: /tb_dpram/uut/U1/U0/native_mem_module/mem_module/sync_coll
# ** Warning: blk_mem_gen_v7_3 WARNING: collision detected: A write address: 1, B read address: 1
# 
#    Time: 205 ns  Iteration: 1  Region: /tb_dpram/uut/U1/U0/native_mem_module/mem_module/sync_coll
# ** Warning: blk_mem_gen_v7_3 WARNING: collision detected: A write address: 0, B read address: 0
# 
#    Time: 235 ns  Iteration: 1  Region: /tb_dpram/uut/U1/U0/native_mem_module/mem_module/sync_coll
# ** Warning: blk_mem_gen_v7_3 WARNING: collision detected: A write address: 0, B read address: 0
# 
#    Time: 245 ns  Iteration: 1  Region: /tb_dpram/uut/U1/U0/native_mem_module/mem_module/sync_coll
# ** Warning: blk_mem_gen_v7_3 WARNING: collision detected: A write address: 1, B read address: 1
# 
#    Time: 415 ns  Iteration: 1  Region: /tb_dpram/uut/U1/U0/native_mem_module/mem_module/sync_coll
# ** Warning: blk_mem_gen_v7_3 WARNING: collision detected: A write address: 1, B read address: 1
# 
#    Time: 425 ns  Iteration: 1  Region: /tb_dpram/uut/U1/U0/native_mem_module/mem_module/sync_coll
# End time: 13:52:50 on Apr 01,2020, Elapsed time: 0:07:46
# Errors: 0, Warnings: 28
