#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed May 31 20:25:24 2023
# Process ID: 21016
# Current directory: D:/PROGRAM/HDL/cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16412 D:\PROGRAM\HDL\cpu\cpu.xpr
# Log file: D:/PROGRAM/HDL/cpu/vivado.log
# Journal file: D:/PROGRAM/HDL/cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/PROGRAM/HDL/cpu/cpu.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 1212.230 ; gain = 0.000
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/testbench.v] -no_script -reset -force -quiet
remove_files  D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/testbench.v
export_ip_user_files -of_objects  [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/MIPS.v] -no_script -reset -force -quiet
remove_files  D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/MIPS.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/DataMem.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/InstrMem.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/ALU.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/Control.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/PC.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/Registers.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/SignExtend.v] -no_script -reset -force -quiet
remove_files  {D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/DataMem.v D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/InstrMem.v D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/ALU.v D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/Control.v D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/PC.v D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/Registers.v D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/SignExtend.v}
export_ip_user_files -of_objects  [get_files D:/PROGRAM/HDL/Xilinx-Vivado-IP/simpleCPU/R-format/coe/prgmip32.coe] -no_script -reset -force -quiet
remove_files  D:/PROGRAM/HDL/Xilinx-Vivado-IP/simpleCPU/R-format/coe/prgmip32.coe
export_ip_user_files -of_objects  [get_files D:/PROGRAM/HDL/Xilinx-Vivado-IP/simpleCPU/I-format/coe/dmem32.coe] -no_script -reset -force -quiet
remove_files  D:/PROGRAM/HDL/Xilinx-Vivado-IP/simpleCPU/I-format/coe/dmem32.coe
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/PROGRAM/HDL/cpu/rom.coe' provided. It will be converted relative to IP Instance files '../../../../rom.coe'
set_property -dict [list CONFIG.Coe_File {D:/PROGRAM/HDL/cpu/rom.coe}] [get_ips prgrom]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/PROGRAM/HDL/cpu/rom.coe' provided. It will be converted relative to IP Instance files '../../../../rom.coe'
generate_target all [get_files  D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'prgrom'...
catch { config_ip_cache -export [get_ips -all prgrom] }
export_ip_user_files -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
reset_run prgrom_synth_1
launch_runs prgrom_synth_1 -jobs 4
[Wed May 31 20:26:54 2023] Launched prgrom_synth_1...
Run output will be captured here: D:/PROGRAM/HDL/cpu/cpu.runs/prgrom_synth_1/runme.log
export_simulation -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci] -directory D:/PROGRAM/HDL/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files -ipstatic_source_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
add_files -norecurse {D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/ALU.sv D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/Control.sv D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/InstrMem.sv D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/Registers.sv D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/DataMem.sv D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/testbench.sv D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/SignExtend.sv D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/PC.sv D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/MIPS.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/rom.coe'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/ram.mif'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/ram/sim/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/Control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/DataMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/InstrMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrMem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/Registers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/MIPS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto 4d03d82db6f8439295d360c53766d01d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4d03d82db6f8439295d360c53766d01d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteReg' [D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/MIPS.sv:68]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.InstrMem
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/xsim.dir/MIPS_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/xsim.dir/MIPS_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed May 31 20:28:59 2023. For additional details about this file, please refer to the WebTalk help file at D:/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed May 31 20:28:59 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1212.230 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MIPS.im.instmem.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MIPS.dm.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1212.230 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/rom.coe'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/ram.mif'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPS_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto 4d03d82db6f8439295d360c53766d01d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4d03d82db6f8439295d360c53766d01d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteReg' [D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/MIPS.sv:68]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MIPS.im.instmem.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MIPS.dm.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1212.230 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/PROGRAM/HDL/cpu/rom.coe' provided. It will be converted relative to IP Instance files '../../../../rom.coe'
set_property -dict [list CONFIG.Coe_File {D:/PROGRAM/HDL/cpu/rom.coe}] [get_ips prgrom]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/PROGRAM/HDL/cpu/rom.coe' provided. It will be converted relative to IP Instance files '../../../../rom.coe'
generate_target all [get_files  D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'prgrom'...
catch { config_ip_cache -export [get_ips -all prgrom] }
export_ip_user_files -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
reset_run prgrom_synth_1
launch_runs prgrom_synth_1 -jobs 4
[Wed May 31 20:38:26 2023] Launched prgrom_synth_1...
Run output will be captured here: D:/PROGRAM/HDL/cpu/cpu.runs/prgrom_synth_1/runme.log
export_simulation -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci] -directory D:/PROGRAM/HDL/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files -ipstatic_source_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/rom.coe'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/ram.mif'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/ram/sim/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto 4d03d82db6f8439295d360c53766d01d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4d03d82db6f8439295d360c53766d01d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteReg' [D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/MIPS.sv:68]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.InstrMem
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1212.230 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MIPS.im.instmem.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MIPS.dm.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1212.230 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/PROGRAM/HDL/cpu/rom.coe' provided. It will be converted relative to IP Instance files '../../../../rom.coe'
set_property -dict [list CONFIG.Coe_File {D:/PROGRAM/HDL/cpu/rom.coe}] [get_ips prgrom]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/PROGRAM/HDL/cpu/rom.coe' provided. It will be converted relative to IP Instance files '../../../../rom.coe'
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/rom.coe'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/ram.mif'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/Control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/DataMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/InstrMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrMem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/Registers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/MIPS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto 4d03d82db6f8439295d360c53766d01d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4d03d82db6f8439295d360c53766d01d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteReg' [D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/MIPS.sv:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.InstrMem
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1212.230 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MIPS.im.instmem.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MIPS.dm.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1212.230 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/PROGRAM/HDL/cpu/rom.coe' provided. It will be converted relative to IP Instance files '../../../../rom.coe'
set_property -dict [list CONFIG.Coe_File {D:/PROGRAM/HDL/cpu/rom.coe}] [get_ips prgrom]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/PROGRAM/HDL/cpu/rom.coe' provided. It will be converted relative to IP Instance files '../../../../rom.coe'
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/rom.coe'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/ram.mif'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPS_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto 4d03d82db6f8439295d360c53766d01d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4d03d82db6f8439295d360c53766d01d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteReg' [D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/MIPS.sv:62]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MIPS.im.instmem.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MIPS.dm.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1212.230 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 31 20:53:23 2023...
