# Copyright (C) 2024  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
# File: /home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/TestProject01_LED(lcd).csv
# Generated on: Tue Sep  3 22:23:20 2024

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
clock_50,Input,PIN_T2,2,B2_N0,3.3-V LVTTL,,,,,
data_bus[7],Bidir,PIN_B20,7,B7_N0,3.3-V LVTTL,,,,,
data_bus[6],Bidir,PIN_B19,7,B7_N0,3.3-V LVTTL,,,,,
data_bus[5],Bidir,PIN_B18,7,B7_N0,3.3-V LVTTL,,,,,
data_bus[4],Bidir,PIN_B17,7,B7_N1,3.3-V LVTTL,,,,,
data_bus[3],Bidir,PIN_B16,7,B7_N1,3.3-V LVTTL,,,,,
data_bus[2],Bidir,PIN_B15,7,B7_N1,3.3-V LVTTL,,,,,
data_bus[1],Bidir,PIN_B14,7,B7_N1,3.3-V LVTTL,,,,,
data_bus[0],Bidir,PIN_B13,7,B7_N1,3.3-V LVTTL,,,,,
lcd_e,Output,PIN_B10,8,B8_N0,3.3-V LVTTL,,,,,
lcd_rs,Output,PIN_B9,8,B8_N0,3.3-V LVTTL,,,,,
reset,Input,PIN_W13,4,B4_N1,3.3-V LVTTL,,,,,
