$date
	Mon Feb 19 22:47:22 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ProgramCounter_tb $end
$var wire 32 ! PC [31:0] $end
$var reg 1 " clk $end
$var reg 1 # enable $end
$var reg 32 $ newPC [31:0] $end
$var reg 1 % reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # enable $end
$var wire 32 & newPC [31:0] $end
$var wire 1 % reset $end
$var reg 32 ' PC [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
1%
b0 $
0#
0"
b0 !
$end
#10000
1"
#20000
0"
#30000
1"
#40000
0"
#50000
1"
#60000
0"
#70000
1"
#80000
0"
#90000
1"
#100000
0"
b100 $
b100 &
1#
0%
#110000
b100 !
b100 '
1"
#120000
0"
b10100000 $
b10100000 &
#130000
b10100000 !
b10100000 '
1"
#140000
0"
0#
#150000
1"
#160000
0"
b100000000 $
b100000000 &
1#
#170000
b100000000 !
b100000000 '
1"
#180000
b0 !
b0 '
0"
1%
#190000
b100000000 !
b100000000 '
1"
0%
#200000
0"
