============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  12:43:41 pm
  Module:                 dsc_serial_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock clk)                launch                                    0 R 
TOP
  stoch2bin
    countval_reg[1]/CLK                                0             0 R 
    countval_reg[1]/Q      DFFSR             1  1.5   10  +115     115 F 
    drc_bufs445/A                                           +0     115   
    drc_bufs445/Y          BUFX2             3 16.6   22   +48     162 F 
    g345/A                                                  +0     162   
    g345/YC                HAX1              1  3.4   20   +54     217 F 
    g341/B                                                  +0     217   
    g341/YC                HAX1              1  3.4   20   +50     267 F 
    g337/B                                                  +0     267   
    g337/YC                HAX1              1  3.4   20   +50     317 F 
    g333/B                                                  +0     317   
    g333/YC                HAX1              1  3.4   20   +50     368 F 
    g329/B                                                  +0     368   
    g329/YC                HAX1              1  3.4   20   +50     418 F 
    g325/B                                                  +0     418   
    g325/YC                HAX1              1  3.4   20   +50     468 F 
    g321/B                                                  +0     468   
    g321/YC                HAX1              1  3.4   20   +50     518 F 
    g317/B                                                  +0     518   
    g317/YC                HAX1              1  3.4   20   +50     568 F 
    g313/B                                                  +0     568   
    g313/YC                HAX1              1  3.4   20   +50     618 F 
    g309/B                                                  +0     618   
    g309/YC                HAX1              1  3.4   20   +50     669 F 
    g305/B                                                  +0     669   
    g305/YC                HAX1              1  3.4   20   +50     719 F 
    g301/B                                                  +0     719   
    g301/YC                HAX1              1  3.4   20   +50     769 F 
    g297/B                                                  +0     769   
    g297/YC                HAX1              1  3.4   20   +50     819 F 
    g293/B                                                  +0     819   
    g293/YC                HAX1              1  1.8   15   +47     866 F 
    g3/B                                                    +0     866   
    g3/Y                   AND2X1            1  5.0   25   +50     916 F 
    g475/A                                                  +0     916   
    g475/Y                 XOR2X1            1  2.0   42   +34     950 R 
    countval_reg[15]/D     DFFSR                            +0     950   
    countval_reg[15]/CLK   setup                       0   +84    1035 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                capture                                5000 R 
                           uncertainty                     -50    4950 R 
-------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3915ps 
Start-point  : TOP/stoch2bin/countval_reg[1]/CLK
End-point    : TOP/stoch2bin/countval_reg[15]/D
