# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../minisys1.srcs/sources_1/ip/cpuclk" \
"minisys_sim_time_synth.v" \
"../../../../../../minisys1_classfiles/minisys/sim/minisys_sim.v" \

# Do not sort compile order
nosort
