// Seed: 69550942
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    module_0,
    id_23
);
  input wire id_23;
  input wire id_22;
  inout wire id_21;
  input wire id_20;
  inout wire id_19;
  output uwire id_18;
  output wire id_17;
  input wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_24, id_25, id_26;
  assign id_18 = id_20 ? id_6 & ~id_22 == 1 : id_26 > 1 - id_4;
endmodule
module module_1 #(
    parameter id_3 = 32'd36,
    parameter id_9 = 32'd11
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9
);
  inout wire _id_9;
  module_0 modCall_1 (
      id_5,
      id_7,
      id_7,
      id_4,
      id_7,
      id_7,
      id_2,
      id_7,
      id_7,
      id_7,
      id_1,
      id_7,
      id_8,
      id_4,
      id_4,
      id_7,
      id_2,
      id_7,
      id_7,
      id_5,
      id_7,
      id_5,
      id_4
  );
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire _id_3;
  output uwire id_2;
  output wire id_1;
  parameter id_10 = 1;
  logic [id_9  ==  -1 : id_3] id_11;
  assign id_11 = id_5 & id_3;
  assign id_2  = 1;
endmodule
