Loading plugins phase: Elapsed time ==> 0s.606ms
Initializing data phase: Elapsed time ==> 15s.991ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p E:\ControllerKinect\capController\Transmitter\Transmitter.cydsn\Transmitter.cyprj -d CY8C5588AXI-060 -s E:\ControllerKinect\capController\Transmitter\Transmitter.cydsn\Generated_Source\PSoC5 -w 0 -- -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -.fftp3sirev=ES1</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 41s.897ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.333ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Transmitter.v
Program  :   C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -.fftp3sirev=ES1 -ya -.fftprj=E:\ControllerKinect\capController\Transmitter\Transmitter.cydsn\Transmitter.cyprj -dcpsoc3 Transmitter.v -verilog
======================================================================

======================================================================
Compiling:  Transmitter.v
Program  :   C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -.fftp3sirev=ES1 -ya -.fftprj=E:\ControllerKinect\capController\Transmitter\Transmitter.cydsn\Transmitter.cyprj -dcpsoc3 Transmitter.v -verilog
======================================================================

======================================================================
Compiling:  Transmitter.v
Program  :   vlogfe
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -.fftp3sirev=ES1 -ya -.fftprj=E:\ControllerKinect\capController\Transmitter\Transmitter.cydsn\Transmitter.cyprj -dcpsoc3 -verilog Transmitter.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun Jul 24 23:16:19 2011


======================================================================
Compiling:  Transmitter.v
Program  :   vpp
Options  :    -yv2 -q10 Transmitter.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun Jul 24 23:16:19 2011

Flattening file 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_10\B_SPI_Master_v2_10.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_50\cy_vref_v1_50.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_AMux_v2_10\CapSense_CSD_AMux_v2_10.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_MeasureCh_v2_10\CapSense_CSD_MeasureCh_v2_10.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_ClockGen_v2_10\CapSense_CSD_ClockGen_v2_10.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Transmitter.ctl'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Transmitter.v
Program  :   tovif
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -.fftp3sirev=ES1 -ya -.fftprj=E:\ControllerKinect\capController\Transmitter\Transmitter.cydsn\Transmitter.cyprj -dcpsoc3 -verilog Transmitter.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun Jul 24 23:16:21 2011

Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'E:\ControllerKinect\capController\Transmitter\Transmitter.cydsn\codegentemp\Transmitter.ctl'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'E:\ControllerKinect\capController\Transmitter\Transmitter.cydsn\codegentemp\Transmitter.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_10\B_SPI_Master_v2_10.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_50\cy_vref_v1_50.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_AMux_v2_10\CapSense_CSD_AMux_v2_10.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_MeasureCh_v2_10\CapSense_CSD_MeasureCh_v2_10.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_ClockGen_v2_10\CapSense_CSD_ClockGen_v2_10.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  Transmitter.v
Program  :   topld
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -.fftp3sirev=ES1 -ya -.fftprj=E:\ControllerKinect\capController\Transmitter\Transmitter.cydsn\Transmitter.cyprj -dcpsoc3 -verilog Transmitter.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun Jul 24 23:16:24 2011

Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'E:\ControllerKinect\capController\Transmitter\Transmitter.cydsn\codegentemp\Transmitter.ctl'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'E:\ControllerKinect\capController\Transmitter\Transmitter.cydsn\codegentemp\Transmitter.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_10\B_SPI_Master_v2_10.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_50\cy_vref_v1_50.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_AMux_v2_10\CapSense_CSD_AMux_v2_10.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_MeasureCh_v2_10\CapSense_CSD_MeasureCh_v2_10.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_ClockGen_v2_10\CapSense_CSD_ClockGen_v2_10.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\SPIM:BSPIM:dpcounter_zero\
	\SPIM:BSPIM:control_7\
	\SPIM:BSPIM:control_6\
	\SPIM:BSPIM:control_5\
	\SPIM:BSPIM:control_4\
	\SPIM:BSPIM:control_3\
	\SPIM:BSPIM:control_2\
	\SPIM:BSPIM:control_1\
	\SPIM:BSPIM:control_0\
	\SPIM:Net_253\
	\CapSense:Net_414\
	\CapSense:Net_417\
	\CapSense:Net_415\
	\CapSense:Net_419\
	\CapSense:ClockGen:prescaler\
	\CapSense:ShieldSignal\
	\CapSense:Net_1358\
	\CapSense:ClockGen:ch1en\
	\CapSense:Net_374\
	Net_31


Deleted 20 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \SPIM:BSPIM:tx_status_3\ to \SPIM:BSPIM:load_rx_data\
Aliasing \SPIM:BSPIM:tx_status_6\ to \SPIM:BSPIM:pol_supprt\
Aliasing \SPIM:BSPIM:tx_status_5\ to \SPIM:BSPIM:pol_supprt\
Aliasing \SPIM:BSPIM:rx_status_3\ to \SPIM:BSPIM:pol_supprt\
Aliasing \SPIM:BSPIM:rx_status_2\ to \SPIM:BSPIM:pol_supprt\
Aliasing \SPIM:BSPIM:rx_status_1\ to \SPIM:BSPIM:pol_supprt\
Aliasing \SPIM:BSPIM:rx_status_0\ to \SPIM:BSPIM:pol_supprt\
Aliasing zero to \SPIM:BSPIM:pol_supprt\
Aliasing \SPIM:Net_274\ to \SPIM:BSPIM:pol_supprt\
Aliasing \LCD:tmpOE__LCDPort_net_6\ to \SPIM:BSPIM:pol_supprt\
Aliasing \LCD:tmpOE__LCDPort_net_5\ to \SPIM:BSPIM:pol_supprt\
Aliasing \LCD:tmpOE__LCDPort_net_4\ to \SPIM:BSPIM:pol_supprt\
Aliasing \LCD:tmpOE__LCDPort_net_3\ to \SPIM:BSPIM:pol_supprt\
Aliasing \LCD:tmpOE__LCDPort_net_2\ to \SPIM:BSPIM:pol_supprt\
Aliasing \LCD:tmpOE__LCDPort_net_1\ to \SPIM:BSPIM:pol_supprt\
Aliasing \LCD:tmpOE__LCDPort_net_0\ to one
Aliasing tmpOE__MISO_net_0 to one
Aliasing tmpOE__MOSI_net_0 to one
Aliasing tmpOE__SCLK_net_0 to one
Aliasing tmpOE__nSS_net_0 to one
Aliasing \CapSense:Net_404\ to \SPIM:BSPIM:pol_supprt\
Aliasing \CapSense:Net_405\ to \SPIM:BSPIM:pol_supprt\
Aliasing \CapSense:Net_407\ to \SPIM:BSPIM:pol_supprt\
Aliasing \CapSense:Net_409\ to \SPIM:BSPIM:pol_supprt\
Aliasing \CapSense:CompCH0:clock\ to \SPIM:BSPIM:pol_supprt\
Aliasing \CapSense:tmpOE__CmodCH0_net_0\ to one
Aliasing \CapSense:tmpOE__PortCH0_net_0\ to \SPIM:BSPIM:pol_supprt\
Aliasing \CapSense:Net_375\ to \SPIM:BSPIM:pol_supprt\
Aliasing \CapSense:Net_373\ to one
Aliasing \CapSense:Net_371\ to one
Aliasing \CapSense:ClockGen:cs_addr_2\ to \SPIM:BSPIM:pol_supprt\
Aliasing \CapSense:ClockGen:prs_cs_addr_2\ to \CapSense:ClockGen:cs_addr_0\
Aliasing \CapSense:ClockGen:prs_cs_addr_1\ to \SPIM:BSPIM:pol_supprt\
Removing Lhs of wire \SPIM:Net_10\[0] = Net_14[1]
Removing Rhs of wire \SPIM:BSPIM:load_rx_data\[5] = \SPIM:BSPIM:dpcounter_one\[6]
Removing Rhs of wire Net_10[8] = \SPIM:BSPIM:mosi_reg\[9]
Removing Rhs of wire \SPIM:BSPIM:tx_status_1\[22] = \SPIM:BSPIM:dpMOSI_fifo_empty\[23]
Removing Rhs of wire \SPIM:BSPIM:tx_status_2\[24] = \SPIM:BSPIM:dpMOSI_fifo_not_full\[25]
Removing Lhs of wire \SPIM:BSPIM:tx_status_3\[26] = \SPIM:BSPIM:load_rx_data\[5]
Removing Rhs of wire \SPIM:BSPIM:rx_status_4\[28] = \SPIM:BSPIM:dpMISO_fifo_full\[29]
Removing Rhs of wire \SPIM:BSPIM:rx_status_5\[30] = \SPIM:BSPIM:dpMISO_fifo_not_empty\[31]
Removing Lhs of wire \SPIM:BSPIM:tx_status_6\[33] = \SPIM:BSPIM:pol_supprt\[7]
Removing Lhs of wire \SPIM:BSPIM:tx_status_5\[34] = \SPIM:BSPIM:pol_supprt\[7]
Removing Lhs of wire \SPIM:BSPIM:rx_status_3\[35] = \SPIM:BSPIM:pol_supprt\[7]
Removing Lhs of wire \SPIM:BSPIM:rx_status_2\[36] = \SPIM:BSPIM:pol_supprt\[7]
Removing Lhs of wire \SPIM:BSPIM:rx_status_1\[37] = \SPIM:BSPIM:pol_supprt\[7]
Removing Lhs of wire \SPIM:BSPIM:rx_status_0\[38] = \SPIM:BSPIM:pol_supprt\[7]
Removing Lhs of wire \SPIM:BSPIM:miso_to_dp\[48] = \SPIM:Net_244\[49]
Removing Lhs of wire \SPIM:Net_244\[49] = Net_13[91]
Removing Rhs of wire \SPIM:Net_273\[50] = \SPIM:BSPIM:pol_supprt\[7]
Removing Rhs of wire zero[57] = \SPIM:Net_273\[50]
Removing Lhs of wire \SPIM:Net_274\[92] = zero[57]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_6\[94] = zero[57]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[95] = zero[57]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[96] = zero[57]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[97] = zero[57]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[98] = zero[57]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[99] = zero[57]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[100] = one[3]
Removing Lhs of wire tmpOE__MISO_net_0[119] = one[3]
Removing Lhs of wire tmpOE__MOSI_net_0[124] = one[3]
Removing Lhs of wire tmpOE__SCLK_net_0[130] = one[3]
Removing Lhs of wire tmpOE__nSS_net_0[136] = one[3]
Removing Lhs of wire \CapSense:Net_404\[142] = zero[57]
Removing Lhs of wire \CapSense:Net_405\[143] = zero[57]
Removing Rhs of wire \CapSense:Ioff_CH0\[144] = \CapSense:MeasureCH0:cmp_in_reg\[275]
Removing Lhs of wire \CapSense:Net_407\[145] = zero[57]
Removing Lhs of wire \CapSense:Net_409\[146] = zero[57]
Removing Lhs of wire \CapSense:CompCH0:clock\[156] = zero[57]
Removing Rhs of wire \CapSense:Cmp_CH0\[158] = \CapSense:CompCH0:Net_1\[157]
Removing Lhs of wire \CapSense:tmpOE__CmodCH0_net_0\[161] = one[3]
Removing Lhs of wire \CapSense:tmpOE__PortCH0_net_0\[168] = zero[57]
Removing Rhs of wire \CapSense:PreChargeClk\[176] = \CapSense:ClockGen:tmp_pclk\[432]
Removing Rhs of wire \CapSense:PreChargeClk\[176] = \CapSense:ClockGen:bitstream\[431]
Removing Rhs of wire \CapSense:PreChargeClk\[176] = \CapSense:ClockGen:cmsb_reg\[414]
Removing Lhs of wire \CapSense:Net_375\[187] = zero[57]
Removing Rhs of wire \CapSense:clk\[189] = \CapSense:Net_1644\[441]
Removing Lhs of wire \CapSense:Net_373\[190] = one[3]
Removing Rhs of wire \CapSense:DigitalClk\[193] = \CapSense:ClockGen:tmp_dpulse\[299]
Removing Rhs of wire \CapSense:mrst\[268] = \CapSense:ClockGen:cstate_1\[426]
Removing Lhs of wire \CapSense:MeasureCH0:load_enable\[276] = \CapSense:MeasureCH0:wndState_0\[271]
Removing Rhs of wire \CapSense:Net_1603\[279] = \CapSense:MeasureCH0:wndState_3\[267]
Removing Lhs of wire \CapSense:Net_371\[281] = one[3]
Removing Rhs of wire \CapSense:ClockGen:inter_reset\[298] = \CapSense:ClockGen:cstate_0\[427]
Removing Lhs of wire \CapSense:ClockGen:cs_addr_2\[301] = zero[57]
Removing Rhs of wire \CapSense:ClockGen:cs_addr_1\[302] = \CapSense:ClockGen:z0\[306]
Removing Lhs of wire \CapSense:ClockGen:cs_addr_0\[303] = \CapSense:ClockGen:inter_reset\[298]
Removing Lhs of wire \CapSense:ClockGen:prs_cs_addr_2\[337] = \CapSense:ClockGen:inter_reset\[298]
Removing Lhs of wire \CapSense:ClockGen:prs_cs_addr_1\[338] = zero[57]
Removing Lhs of wire \CapSense:ClockGen:prs_cs_addr_0\[339] = \CapSense:ClockGen:clock_detect_reg\[286]
Removing Lhs of wire \CapSense:ClockGen:tmp_ppulse\[423] = \CapSense:ClockGen:tmp_ppulse_reg\[420]
Removing Lhs of wire \CapSense:ClockGen:mesen\[428] = \CapSense:ClockGen:control_1\[295]
Removing Lhs of wire \CapSense:ClockGen:syncen\[429] = \CapSense:ClockGen:control_0\[296]
Removing Lhs of wire \CapSense:ClockGen:work_en\[434] = \CapSense:ClockGen:cstate_2\[425]
Removing Lhs of wire \CapSense:ClockGen:ch0en\[435] = \CapSense:ClockGen:control_2\[294]
Removing Lhs of wire \CapSense:MeasureCH0:pre_cmp_in_reg\\D\[482] = \CapSense:Cmp_CH0\[158]
Removing Lhs of wire \CapSense:MeasureCH0:cmp_in_reg\\D\[483] = \CapSense:MeasureCH0:pre_cmp_in_reg\[274]
Removing Lhs of wire \CapSense:ClockGen:clock_detect_reg\\D\[484] = \CapSense:ClockGen:clock_detect\[424]
Removing Lhs of wire \CapSense:ClockGen:tmp_ppulse_reg\\D\[485] = \CapSense:ClockGen:tmp_ppulse_udb\[421]
Removing Lhs of wire \CapSense:ClockGen:tmp_ppulse_dly\\D\[486] = \CapSense:ClockGen:tmp_ppulse_reg\[420]

------------------------------------------------------
Aliased 0 equations, 67 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for '\SPIM:BSPIM:load_rx_data\' (cost = 1):
\SPIM:BSPIM:load_rx_data\ <= ((not \SPIM:BSPIM:count_6\ and not \SPIM:BSPIM:count_5\ and not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_2\ and not \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:count_0\));

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\CapSense:MeasureCH0:int\' (cost = 5):
\CapSense:MeasureCH0:int\ <= ((\CapSense:MeasureCH0:zw0\ and \CapSense:MeasureCH0:zw1\));

Note:  Expanding virtual equation for '\CapSense:Net_1350\' (cost = 2):
\CapSense:Net_1350\ <= ((\CapSense:ClockGen:control_2\ and \CapSense:ClockGen:cstate_2\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\CapSense:MeasureCH0:win_enable\' (cost = 8):
\CapSense:MeasureCH0:win_enable\ <= ((not \CapSense:MeasureCH0:zw0\ and \CapSense:MeasureCH0:wndState_2\)
	OR (not \CapSense:MeasureCH0:zw1\ and \CapSense:MeasureCH0:wndState_2\));

Note:  Expanding virtual equation for '\CapSense:MeasureCH0:cnt_enable\' (cost = 6):
\CapSense:MeasureCH0:cnt_enable\ <= ((not \CapSense:Ioff_CH0\ and not \CapSense:MeasureCH0:zw0\ and \CapSense:MeasureCH0:wndState_2\)
	OR (not \CapSense:Ioff_CH0\ and not \CapSense:MeasureCH0:zw1\ and \CapSense:MeasureCH0:wndState_2\));


Substituting virtuals - pass 3:


----------------------------------------------------------
Circuit simplification results:

	Expanded 6 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 0 wires.
------------------------------------------------------

Last attempt to remove unused logic - pass 1:


Last attempt to remove unused logic - pass 2:


topld:  No errors.

CYPRESS_DIR    : C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp
Warp Program   : C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -.fftp3sirev=ES1 -ya -.fftprj=E:\ControllerKinect\capController\Transmitter\Transmitter.cydsn\Transmitter.cyprj -dcpsoc3 Transmitter.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 6s.808ms
Setting sirev to ES1
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V1.0.1.21, Family: PSoC3, Started at: Sunday, 24 July 2011 23:16:26
Options: -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -.fftp3sirev=ES1 -ya -.fftprj=E:\ControllerKinect\capController\Transmitter\Transmitter.cydsn\Transmitter.cyprj -dCY8C5588AXI-060 Transmitter.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.166ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'CapSense_IntClock'. Fanout=5, Signal=\CapSense:clk\
    Digital Clock 1: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_14
</CYPRESSTAG>
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \CapSense:ClockGen:ClkPrs_TDM\: with output requested to be synchronous
        ClockIn: CapSense_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \CapSense:ClockGen:clock_detect_reg\:macrocell.q was determined to be synchronous to ClockIn
        ClockOut: CapSense_IntClock, EnableOut: \CapSense:ClockGen:clock_detect_reg\:macrocell.q
    UDB Clk/Enable \CapSense:ClockGen:ClkSync1\: with output requested to be synchronous
        ClockIn: CapSense_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CapSense_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \CapSense:ClockGen:ClkSync2\: with output requested to be synchronous
        ClockIn: CapSense_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CapSense_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \CapSense:MeasureCH0:ClkSync2\: with output requested to be synchronous
        ClockIn: CapSense_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \CapSense:ClockGen:ScanSpeed\:count7cell.tc was determined to be synchronous to ClockIn
        ClockOut: CapSense_IntClock, EnableOut: \CapSense:ClockGen:ScanSpeed\:count7cell.tc
    UDB Clk/Enable \CapSense:MeasureCH0:ClkSync\: with output requested to be synchronous
        ClockIn: CapSense_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CapSense_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \SPIM:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_11D:macrocell'
    Removed unused cell/equation 'Net_12D:macrocell'
    Removed unused cell/equation '\CapSense:ClockGen:clock_detect\:macrocell'
    Removed unused cell/equation '\CapSense:ClockGen:cstate_0\\D\:macrocell'
    Removed unused cell/equation '\CapSense:ClockGen:cstate_1\\D\:macrocell'
    Removed unused cell/equation '\CapSense:ClockGen:cstate_2\\D\:macrocell'
    Removed unused cell/equation '\CapSense:ClockGen:tmp_ppulse_udb\:macrocell'
    Removed unused cell/equation '\CapSense:MeasureCH0:wndState_0\\D\:macrocell'
    Removed unused cell/equation '\CapSense:MeasureCH0:wndState_1\\D\:macrocell'
    Removed unused cell/equation '\CapSense:MeasureCH0:wndState_2\\D\:macrocell'
    Removed unused cell/equation '\CapSense:MeasureCH0:wndState_3\\D\:macrocell'
    Removed unused cell/equation '\SPIM:BSPIM:cnt_enable\\D\:macrocell'
    Removed unused cell/equation '\SPIM:BSPIM:ld_ident\\D\:macrocell'
    Removed unused cell/equation '\SPIM:BSPIM:mosi_reg\\D\:macrocell'
    Removed unused cell/equation '\SPIM:BSPIM:state_0\\D\:macrocell'
    Removed unused cell/equation '\SPIM:BSPIM:state_1\\D\:macrocell'
    Removed unused cell/equation '\SPIM:BSPIM:state_2\\D\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = MISO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 1
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => Net_13 ,
            pad => MISO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOSI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 1
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_10 ,
            pad => MOSI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 1
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_11 ,
            pad => SCLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \CapSense:CmodCH0(0)\
        Attributes:
            Alias: Cmod_CH0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 2
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => \CapSense:Net_2149\ ,
            pad => \CapSense:CmodCH0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:PortCH0(0)\
        Attributes:
            Alias: Button0__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLDOWN
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 2
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \CapSense:PortCH0(0)_PAD\ ,
            analog_term => \CapSense:Net_1410_0\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:PortCH0(1)\
        Attributes:
            Alias: Button1__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLDOWN
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 2
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \CapSense:PortCH0(1)_PAD\ ,
            analog_term => \CapSense:Net_1410_1\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:PortCH0(2)\
        Attributes:
            Alias: LinearSlider0_e0__LS
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLDOWN
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 2
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \CapSense:PortCH0(2)_PAD\ ,
            analog_term => \CapSense:Net_1410_2\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:PortCH0(3)\
        Attributes:
            Alias: LinearSlider0_e1__LS
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLDOWN
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 2
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \CapSense:PortCH0(3)_PAD\ ,
            analog_term => \CapSense:Net_1410_3\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:PortCH0(4)\
        Attributes:
            Alias: LinearSlider0_e2__LS
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLDOWN
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 2
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \CapSense:PortCH0(4)_PAD\ ,
            analog_term => \CapSense:Net_1410_4\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:PortCH0(5)\
        Attributes:
            Alias: LinearSlider0_e3__LS
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLDOWN
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 2
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \CapSense:PortCH0(5)_PAD\ ,
            analog_term => \CapSense:Net_1410_5\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:PortCH0(6)\
        Attributes:
            Alias: LinearSlider0_e4__LS
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLDOWN
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 2
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \CapSense:PortCH0(6)_PAD\ ,
            analog_term => \CapSense:Net_1410_6\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 1
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 1
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 1
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 1
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 1
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 1
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 1
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = nSS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 1
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_12 ,
            pad => nSS(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_10, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_14) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_10 * !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:state_2\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:ld_ident\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:mosi_from_dp\
            + !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:mosi_from_dp\
        );
        Output = Net_10 (fanout=2)

    MacroCell: Name=Net_11, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_14) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\ * Net_11
        );
        Output = Net_11 (fanout=2)

    MacroCell: Name=Net_12, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_14) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * !Net_12
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !Net_12
            + \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\ * !Net_12
        );
        Output = Net_12 (fanout=2)

    MacroCell: Name=\CapSense:ClockGen:clock_detect_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense:ClockGen:tmp_ppulse_reg\ * 
              !\CapSense:ClockGen:tmp_ppulse_dly\
        );
        Output = \CapSense:ClockGen:clock_detect_reg\ (fanout=2)

    MacroCell: Name=\CapSense:ClockGen:cstate_2\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:mrst\ * \CapSense:ClockGen:control_0\ * 
              !\CapSense:ClockGen:inter_reset\ * \CapSense:ClockGen:cstate_2\
            + \CapSense:mrst\ * \CapSense:ClockGen:control_1\ * 
              !\CapSense:ClockGen:inter_reset\ * 
              !\CapSense:ClockGen:cstate_2\
        );
        Output = \CapSense:ClockGen:cstate_2\ (fanout=5)

    MacroCell: Name=\CapSense:ClockGen:inter_reset\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CapSense:mrst\ * \CapSense:ClockGen:control_0\ * 
              !\CapSense:ClockGen:inter_reset\ * 
              !\CapSense:ClockGen:cstate_2\
        );
        Output = \CapSense:ClockGen:inter_reset\ (fanout=7)

    MacroCell: Name=\CapSense:ClockGen:tmp_ppulse_dly\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense:ClockGen:tmp_ppulse_reg\
        );
        Output = \CapSense:ClockGen:tmp_ppulse_dly\ (fanout=1)

    MacroCell: Name=\CapSense:ClockGen:tmp_ppulse_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\CapSense:ClockGen:ppulse_equal\ * 
              !\CapSense:ClockGen:ppulse_less\
        );
        Output = \CapSense:ClockGen:tmp_ppulse_reg\ (fanout=2)

    MacroCell: Name=\CapSense:Ioff_CH0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: PosEdge(\CapSense:DigitalClk\)
        Main Equation            : 1 pterm
        (
              \CapSense:MeasureCH0:pre_cmp_in_reg\
        );
        Output = \CapSense:Ioff_CH0\ (fanout=4)

    MacroCell: Name=\CapSense:MeasureCH0:cs_addr_cnt_0\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\CapSense:Ioff_CH0\ * !\CapSense:MeasureCH0:zw0\ * 
              \CapSense:MeasureCH0:zc1\ * \CapSense:MeasureCH0:wndState_2\
            + !\CapSense:Ioff_CH0\ * !\CapSense:MeasureCH0:zw1\ * 
              \CapSense:MeasureCH0:zc1\ * \CapSense:MeasureCH0:wndState_2\
            + \CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_cnt_0\ (fanout=1)

    MacroCell: Name=\CapSense:MeasureCH0:cs_addr_cnt_1\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:Ioff_CH0\ * !\CapSense:MeasureCH0:zw0\ * 
              \CapSense:MeasureCH0:zc0\ * \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
            + !\CapSense:Ioff_CH0\ * !\CapSense:MeasureCH0:zw1\ * 
              \CapSense:MeasureCH0:zc0\ * \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_cnt_1\ (fanout=1)

    MacroCell: Name=\CapSense:MeasureCH0:cs_addr_cnt_2\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:Ioff_CH0\ * !\CapSense:MeasureCH0:zw0\ * 
              \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
            + !\CapSense:Ioff_CH0\ * !\CapSense:MeasureCH0:zw1\ * 
              \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_cnt_2\ (fanout=1)

    MacroCell: Name=\CapSense:MeasureCH0:cs_addr_win_0\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:MeasureCH0:zw0\ * \CapSense:MeasureCH0:zw1\ * 
              \CapSense:MeasureCH0:wndState_2\
            + \CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_win_0\ (fanout=1)

    MacroCell: Name=\CapSense:MeasureCH0:cs_addr_win_1\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense:MeasureCH0:zw0\ * !\CapSense:MeasureCH0:zw1\ * 
              \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_win_1\ (fanout=1)

    MacroCell: Name=\CapSense:MeasureCH0:cs_addr_win_2\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:MeasureCH0:zw0\ * \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
            + !\CapSense:MeasureCH0:zw1\ * \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_win_2\ (fanout=1)

    MacroCell: Name=\CapSense:MeasureCH0:pre_cmp_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: PosEdge(\CapSense:DigitalClk\)
        Main Equation            : 1 pterm
        (
              \CapSense:Cmp_CH0\
        );
        Output = \CapSense:MeasureCH0:pre_cmp_in_reg\ (fanout=1)

    MacroCell: Name=\CapSense:MeasureCH0:wndState_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CapSense:mrst\ * !\CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * !\CapSense:Net_1603\ * 
              \CapSense:ClockGen:control_2\ * \CapSense:ClockGen:cstate_2\
        );
        Output = \CapSense:MeasureCH0:wndState_0\ (fanout=10)

    MacroCell: Name=\CapSense:MeasureCH0:wndState_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\CapSense:DigitalClk\ * !\CapSense:mrst\ * 
              !\CapSense:MeasureCH0:wndState_2\ * 
              \CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * !\CapSense:Net_1603\
            + !\CapSense:MeasureCH0:zw0\ * !\CapSense:mrst\ * 
              \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * !\CapSense:Net_1603\
            + !\CapSense:MeasureCH0:zw1\ * !\CapSense:mrst\ * 
              \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * !\CapSense:Net_1603\
            + !\CapSense:mrst\ * !\CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              \CapSense:MeasureCH0:wndState_0\ * !\CapSense:Net_1603\
        );
        Output = \CapSense:MeasureCH0:wndState_1\ (fanout=4)

    MacroCell: Name=\CapSense:MeasureCH0:wndState_2\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense:DigitalClk\ * !\CapSense:mrst\ * 
              !\CapSense:MeasureCH0:wndState_2\ * 
              \CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * !\CapSense:Net_1603\
        );
        Output = \CapSense:MeasureCH0:wndState_2\ (fanout=10)

    MacroCell: Name=\CapSense:Net_1603\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \CapSense:MeasureCH0:zw0\ * \CapSense:MeasureCH0:zw1\ * 
              !\CapSense:mrst\ * \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * !\CapSense:Net_1603\
            + !\CapSense:mrst\ * !\CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * \CapSense:Net_1603\ * 
              \CapSense:ClockGen:control_2\ * \CapSense:ClockGen:cstate_2\
        );
        Output = \CapSense:Net_1603\ (fanout=5)

    MacroCell: Name=\CapSense:mrst\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:mrst\ * \CapSense:ClockGen:inter_reset\ * 
              !\CapSense:ClockGen:cstate_2\
            + \CapSense:mrst\ * !\CapSense:ClockGen:control_1\ * 
              !\CapSense:ClockGen:inter_reset\ * 
              !\CapSense:ClockGen:cstate_2\
        );
        Output = \CapSense:mrst\ (fanout=7)

    MacroCell: Name=\SPIM:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_14) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
        );
        Output = \SPIM:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=\SPIM:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_14) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:ld_ident\
        );
        Output = \SPIM:BSPIM:ld_ident\ (fanout=4)

    MacroCell: Name=\SPIM:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_6\ * !\SPIM:BSPIM:count_5\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\
        );
        Output = \SPIM:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\SPIM:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_6\ * !\SPIM:BSPIM:count_5\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * \SPIM:BSPIM:rx_status_4\
        );
        Output = \SPIM:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_14) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\
            + !\SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:tx_status_1\
        );
        Output = \SPIM:BSPIM:state_0\ (fanout=11)

    MacroCell: Name=\SPIM:BSPIM:state_1\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_14) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:ld_ident\
            + !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              \SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:state_2\ * 
              \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:tx_status_1\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:state_1\ (fanout=11)

    MacroCell: Name=\SPIM:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_14) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:state_2\ * 
              \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:ld_ident\
            + !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              \SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:state_2\ * 
              \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:tx_status_1\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:state_2\ (fanout=11)

    MacroCell: Name=\SPIM:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_4\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\CapSense:ClockGen:UDB:PrescalerDp:u0\
        PORT MAP (
            clk => \CapSense:clk\ ,
            cs_addr_1 => \CapSense:ClockGen:cs_addr_1\ ,
            cs_addr_0 => \CapSense:ClockGen:inter_reset\ ,
            z0_comb => \CapSense:ClockGen:cs_addr_1\ ,
            ce1_comb => \CapSense:ClockGen:ppulse_equal\ ,
            cl1_comb => \CapSense:ClockGen:ppulse_less\ );
        Properties:
        {
            a0_init = "11111111"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0100000001000000000000001000000000000000100000000000000010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000101000000000001000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\CapSense:ClockGen:sC16:PRSdp:u0\
        PORT MAP (
            clk => \CapSense:clk\ ,
            cs_addr_2 => \CapSense:ClockGen:inter_reset\ ,
            cs_addr_0 => \CapSense:ClockGen:clock_detect_reg\ ,
            chain_out => \CapSense:ClockGen:sC16:PRSdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001000000000111110000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \CapSense:ClockGen:sC16:PRSdp:u1\

    datapathcell: Name =\CapSense:ClockGen:sC16:PRSdp:u1\
        PORT MAP (
            clk => \CapSense:clk\ ,
            cs_addr_2 => \CapSense:ClockGen:inter_reset\ ,
            cs_addr_0 => \CapSense:ClockGen:clock_detect_reg\ ,
            cmsb_reg => \CapSense:PreChargeClk\ ,
            chain_in => \CapSense:ClockGen:sC16:PRSdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001100000000111101000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \CapSense:ClockGen:sC16:PRSdp:u0\

    datapathcell: Name =\CapSense:MeasureCH0:UDB:Counter:u0\
        PORT MAP (
            clk => \CapSense:clk\ ,
            cs_addr_2 => \CapSense:MeasureCH0:cs_addr_cnt_2\ ,
            cs_addr_1 => \CapSense:MeasureCH0:cs_addr_cnt_1\ ,
            cs_addr_0 => \CapSense:MeasureCH0:cs_addr_cnt_0\ ,
            z0_comb => \CapSense:MeasureCH0:zc0\ ,
            z1_comb => \CapSense:MeasureCH0:zc1\ );
        Properties:
        {
            a0_init = "11111111"
            a1_init = "11111111"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000110000000000000011001111000000001100000000000000110000000000010011000100000001001100010000000101100010010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
            d0_init = "11111111"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\CapSense:MeasureCH0:UDB:Window:u0\
        PORT MAP (
            clk => \CapSense:clk\ ,
            cs_addr_2 => \CapSense:MeasureCH0:cs_addr_win_2\ ,
            cs_addr_1 => \CapSense:MeasureCH0:cs_addr_win_1\ ,
            cs_addr_0 => \CapSense:MeasureCH0:cs_addr_win_0\ ,
            z0_comb => \CapSense:MeasureCH0:zw0\ ,
            z1_comb => \CapSense:MeasureCH0:zw1\ );
        Properties:
        {
            a0_init = "11111111"
            a1_init = "11111111"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000110000000000000011001111000000001100000000000000110000000000010011000100000001001100010000000101100010010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
            d0_init = "11111111"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SPIM:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clk => Net_14 ,
            cs_addr_2 => \SPIM:BSPIM:state_2\ ,
            cs_addr_1 => \SPIM:BSPIM:state_1\ ,
            cs_addr_0 => \SPIM:BSPIM:state_0\ ,
            route_si => Net_13 ,
            f1_load => \SPIM:BSPIM:load_rx_data\ ,
            so_comb => \SPIM:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SPIM:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SPIM:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SPIM:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SPIM:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000000001000000000000000000000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\SPIM:BSPIM:RxStsReg\
        PORT MAP (
            clock => Net_14 ,
            status_6 => \SPIM:BSPIM:rx_status_6\ ,
            status_5 => \SPIM:BSPIM:rx_status_5\ ,
            status_4 => \SPIM:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIM:BSPIM:TxStsReg\
        PORT MAP (
            clock => Net_14 ,
            status_4 => \SPIM:BSPIM:tx_status_4\ ,
            status_3 => \SPIM:BSPIM:load_rx_data\ ,
            status_2 => \SPIM:BSPIM:tx_status_2\ ,
            status_1 => \SPIM:BSPIM:tx_status_1\ ,
            status_0 => \SPIM:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\CapSense:ClockGen:AsyncCtrl:CtrlReg\
        PORT MAP (
            control_7 => \CapSense:ClockGen:control_7\ ,
            control_6 => \CapSense:ClockGen:control_6\ ,
            control_5 => \CapSense:ClockGen:control_5\ ,
            control_4 => \CapSense:ClockGen:control_4\ ,
            control_3 => \CapSense:ClockGen:control_3\ ,
            control_2 => \CapSense:ClockGen:control_2\ ,
            control_1 => \CapSense:ClockGen:control_1\ ,
            control_0 => \CapSense:ClockGen:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\CapSense:ClockGen:ScanSpeed\
        PORT MAP (
            clock => \CapSense:clk\ ,
            reset => \CapSense:ClockGen:inter_reset\ ,
            tc => \CapSense:DigitalClk\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0011111"
            cy_route_en = 0
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\SPIM:BSPIM:BitCounter\
        PORT MAP (
            clock => Net_14 ,
            enable => \SPIM:BSPIM:cnt_enable\ ,
            count_6 => \SPIM:BSPIM:count_6\ ,
            count_5 => \SPIM:BSPIM:count_5\ ,
            count_4 => \SPIM:BSPIM:count_4\ ,
            count_3 => \SPIM:BSPIM:count_3\ ,
            count_2 => \SPIM:BSPIM:count_2\ ,
            count_1 => \SPIM:BSPIM:count_1\ ,
            count_0 => \SPIM:BSPIM:count_0\ ,
            tc => \SPIM:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\CapSense:IsrCH0\
        PORT MAP (
            interrupt => \CapSense:Net_1603\ );
        Properties:
        {
            int_type = "00"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

                Resource Type : Used : Free :  Max :  % Used
============================================================
Digital domain clock dividers :    2 :    6 :    8 :  25.00%
 Analog domain clock dividers :    0 :    4 :    4 :   0.00%
                         Pins :   22 :   50 :   72 :  30.56%
                   Macrocells :   30 :  162 :  192 :  15.63%
                Unique Pterms :   58 :  326 :  384 :  15.10%
                 Total Pterms :   64 :      :      : 
               Datapath Cells :    6 :   18 :   24 :  25.00%
                 Status Cells :    2 :   22 :   24 :   8.33%
         Control/Count7 Cells :    3 :   21 :   24 :  12.50%
                   Sync Cells :    0 :   88 :   88 :   0.00%
                         Drqs :    0 :   24 :   24 :   0.00%
                   Interrupts :    1 :   31 :   32 :   3.13%
             DSM Fixed Blocks :    0 :    1 :    1 :   0.00%
           VIDAC Fixed Blocks :    1 :    3 :    4 :  25.00%
              SC Fixed Blocks :    0 :    4 :    4 :   0.00%
      Comparator Fixed Blocks :    1 :    3 :    4 :  25.00%
           Opamp Fixed Blocks :    0 :    4 :    4 :   0.00%
             CapSense Buffers :    1 :    1 :    2 :  50.00%
             CAN Fixed Blocks :    0 :    1 :    1 :   0.00%
       Decimator Fixed Blocks :    0 :    1 :    1 :   0.00%
             I2C Fixed Blocks :    0 :    1 :    1 :   0.00%
           Timer Fixed Blocks :    0 :    4 :    4 :   0.00%
             DFB Fixed Blocks :    0 :    1 :    1 :   0.00%
             USB Fixed Blocks :    0 :    1 :    1 :   0.00%
             LCD Fixed Blocks :    0 :    1 :    1 :   0.00%
            EMIF Fixed Blocks :    0 :    1 :    1 :   0.00%
             LPF Fixed Blocks :    0 :    2 :    2 :   0.00%
             SAR Fixed Blocks :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 1s.248ms
Tech mapping phase: Elapsed time ==> 2s.878ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_4@[Chip=0][IOP=(1)][IoId=(4)]: MISO(0) (fixed)
IO_7@[Chip=0][IOP=(1)][IoId=(7)]: MOSI(0) (fixed)
IO_6@[Chip=0][IOP=(1)][IoId=(6)]: SCLK(0) (fixed)
IO_5@[Chip=0][IOP=(15)][IoId=(5)]: \CapSense:CmodCH0(0)\ (fixed)
IO_5@[Chip=0][IOP=(0)][IoId=(5)]: \CapSense:PortCH0(0)\ (fixed)
IO_6@[Chip=0][IOP=(0)][IoId=(6)]: \CapSense:PortCH0(1)\ (fixed)
IO_0@[Chip=0][IOP=(0)][IoId=(0)]: \CapSense:PortCH0(2)\ (fixed)
IO_1@[Chip=0][IOP=(0)][IoId=(1)]: \CapSense:PortCH0(3)\ (fixed)
IO_2@[Chip=0][IOP=(0)][IoId=(2)]: \CapSense:PortCH0(4)\ (fixed)
IO_3@[Chip=0][IOP=(0)][IoId=(3)]: \CapSense:PortCH0(5)\ (fixed)
IO_4@[Chip=0][IOP=(0)][IoId=(4)]: \CapSense:PortCH0(6)\ (fixed)
IO_0@[Chip=0][IOP=(2)][IoId=(0)]: \LCD:LCDPort(0)\ (fixed)
IO_1@[Chip=0][IOP=(2)][IoId=(1)]: \LCD:LCDPort(1)\ (fixed)
IO_2@[Chip=0][IOP=(2)][IoId=(2)]: \LCD:LCDPort(2)\ (fixed)
IO_3@[Chip=0][IOP=(2)][IoId=(3)]: \LCD:LCDPort(3)\ (fixed)
IO_4@[Chip=0][IOP=(2)][IoId=(4)]: \LCD:LCDPort(4)\ (fixed)
IO_5@[Chip=0][IOP=(2)][IoId=(5)]: \LCD:LCDPort(5)\ (fixed)
IO_6@[Chip=0][IOP=(2)][IoId=(6)]: \LCD:LCDPort(6)\ (fixed)
IO_7@[Chip=0][IOP=(2)][IoId=(7)]: nSS(0) (fixed)
CsAbuf[0]@[Chip=0][FFB(CsAbuf,0)]: \CapSense:BufCH0\
Comparator[2]@[Chip=0][FFB(Comparator,2)]: \CapSense:CompCH0:ctComp\
VIDAC[0]@[Chip=0][FFB(VIDAC,0)]: \CapSense:IdacCH0\
Vref[3]@[Chip=0][FFB(Vref,3)]: \CapSense:VrefRefCH0\
Log: apr.M0058: The analog placement iterative improvement has progressed to temperature 0.05. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement has progressed to temperature 0.01. (App=cydsfit)
Analog Placement Results:
IO_4@[Chip=0][IOP=(1)][IoId=(4)]: MISO(0) (fixed)
IO_7@[Chip=0][IOP=(1)][IoId=(7)]: MOSI(0) (fixed)
IO_6@[Chip=0][IOP=(1)][IoId=(6)]: SCLK(0) (fixed)
IO_5@[Chip=0][IOP=(15)][IoId=(5)]: \CapSense:CmodCH0(0)\ (fixed)
IO_5@[Chip=0][IOP=(0)][IoId=(5)]: \CapSense:PortCH0(0)\ (fixed)
IO_6@[Chip=0][IOP=(0)][IoId=(6)]: \CapSense:PortCH0(1)\ (fixed)
IO_0@[Chip=0][IOP=(0)][IoId=(0)]: \CapSense:PortCH0(2)\ (fixed)
IO_1@[Chip=0][IOP=(0)][IoId=(1)]: \CapSense:PortCH0(3)\ (fixed)
IO_2@[Chip=0][IOP=(0)][IoId=(2)]: \CapSense:PortCH0(4)\ (fixed)
IO_3@[Chip=0][IOP=(0)][IoId=(3)]: \CapSense:PortCH0(5)\ (fixed)
IO_4@[Chip=0][IOP=(0)][IoId=(4)]: \CapSense:PortCH0(6)\ (fixed)
IO_0@[Chip=0][IOP=(2)][IoId=(0)]: \LCD:LCDPort(0)\ (fixed)
IO_1@[Chip=0][IOP=(2)][IoId=(1)]: \LCD:LCDPort(1)\ (fixed)
IO_2@[Chip=0][IOP=(2)][IoId=(2)]: \LCD:LCDPort(2)\ (fixed)
IO_3@[Chip=0][IOP=(2)][IoId=(3)]: \LCD:LCDPort(3)\ (fixed)
IO_4@[Chip=0][IOP=(2)][IoId=(4)]: \LCD:LCDPort(4)\ (fixed)
IO_5@[Chip=0][IOP=(2)][IoId=(5)]: \LCD:LCDPort(5)\ (fixed)
IO_6@[Chip=0][IOP=(2)][IoId=(6)]: \LCD:LCDPort(6)\ (fixed)
IO_7@[Chip=0][IOP=(2)][IoId=(7)]: nSS(0) (fixed)
CsAbuf[0]@[Chip=0][FFB(CsAbuf,0)]: \CapSense:BufCH0\
Comparator[0]@[Chip=0][FFB(Comparator,0)]: \CapSense:CompCH0:ctComp\
VIDAC[0]@[Chip=0][FFB(VIDAC,0)]: \CapSense:IdacCH0\
Vref[3]@[Chip=0][FFB(Vref,3)]: \CapSense:VrefRefCH0\

Analog Placement phase: Elapsed time ==> 35s.444ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Log: apr.M0017: ============ VeraRouter Improve 1 OverUse=1 ============ (App=cydsfit)
Net "\CapSense:Net_2149\" overuses wire "SIO Ref[2] Sw__1b"
Net "\CapSense:Net_2149\" overuses wire "SIO Ref[2] Sw__0b"
Log: apr.M0017: ============ VeraRouter Improve 2 OverUse=1 ============ (App=cydsfit)
============ VeraRouter Final Answer Routes ============
Connect Signal: \CapSense:Net_2072\ => (CapSenseBuf0 Out (1202)) 
Route#3390: 
  (CapSenseBuf0 Out (1202)) 
Connect Signal: \CapSense:Net_1410_0\ => (GPIO P0[5] (091)) 
Route#3391: 
  (GPIO P0[5] (091)) 
Connect Signal: \CapSense:Net_1410_1\ => (GPIO P0[6] (104)) 
Route#3392: 
  (GPIO P0[6] (104)) 
Connect Signal: \CapSense:Net_1410_2\ => (GPIO P0[0] (000)) 
Route#3393: 
  (GPIO P0[0] (000)) 
Connect Signal: \CapSense:Net_1410_3\ => (GPIO P0[1] (005)) 
Route#3394: 
  (GPIO P0[1] (005)) 
Connect Signal: \CapSense:Net_1410_4\ => (GPIO P0[2] (010)) 
Route#3395: 
  (GPIO P0[2] (010)) 
Connect Signal: \CapSense:Net_1410_5\ => (GPIO P0[3] (044)) 
Route#3396: 
  (GPIO P0[3] (044)) 
Connect Signal: \CapSense:Net_1410_6\ => (GPIO P0[4] (057)) 
Route#3397: 
  (GPIO P0[4] (057)) 
Connect Signal: \CapSense:Net_2149\ => (CapSenseBuf0 Vchan (1204)) (GPIO P15[5] (453)) 
Route#3408: 
  (GPIO P15[5] (453)) [GPIO P15[5] Wire [670]] 
    (GPIO P15[5] Sw__1a (456)) [GPIO P15[5] Sw__1b [175]] (GPIO P15[5] Sw__1c (457)##) [AGL[1] [628]] 
    (DSM+ Sw__8c (521)##) [DSM+ Sw__8b [201]] (DSM+ Sw__8a (520)) [dsm0+ Wire [671]] 
    (DSM+ Sw__7a (518)) [DSM+ Sw__7b [200]] (DSM+ Sw__7c (519)##) [AGL[0] [626]] 
    (CapSenseBuf0 VChan Buf Mux AGL[0] Sw (1210)) [CapSenseBuf0 VChan Buf Mux AGL[0] [744]] 
    (CapSenseBuf0 VChan Buf Mux__0c (1209)!!) [CapSenseBuf0 VChan Buf Mux__0b [506]] (CapSenseBuf0 VChan Buf Mux__0a (1208)) [CapSenseBuf0 VChan Buf [741]] 
    (CapSenseBuf0 Vchan (1204)) 
Connect Signal: \CapSense:Net_282\ => (Comparator 0+ (752)) 
Route#3399: 
  (Comparator 0+ (752)) 
Connect Signal: \CapSense:Net_1425\ => (VIDAC Iout 0 (570)) 
Route#3400: 
  (VIDAC Iout 0 (570)) 
Connect Signal: \CapSense:Net_2129\ => (CapSenseBuf0 Vref (1203)) (Comparator 0- (756)) (VRef Block 1.024v (1154)) 
Route#3403: 
  (VRef Block 1.024v (1154)) [1.024v_vref Wire [547]] 
    (CMP0 Vref Mux__0c (1187)##) [CMP0 Vref Mux__0b [498]] (CMP0 Vref Mux__0a (1186)) [comp0- Wire [701]] 
    (Comparator 0- (756)) 
  (VRef Block 1.024v (1154)) [1.024v_vref Wire [547]] 
    (CapSenseBuf0 Vref Buf Mux 1.024v_vref Sw (1223)) [CapSenseBuf0 Vref Buf Mux 1.024v_vref Wire [747]] 
    (CapSenseBuf0 Vref Buf Mux__1c (1219)!!) [CapSenseBuf0 Vref Buf Mux__1b [510]] (CapSenseBuf0 Vref Buf Mux__1a (1218)) [CapSenseBuf0 Vref Buf [740]] 
    (CapSenseBuf0 Vref (1203)) 
Connect Signal: \CapSense:Net_408\ => (VIDAC Vout 0 (566)) 
Route#3404: 
  (VIDAC Vout 0 (566)) 
Connect Mux: Amux::\CapSense:AMuxCH0\ => { 
  (CapSenseBuf0 Out (1202)) } -->> {{  { 
  (GPIO P0[5] (091)) } || { 
  (GPIO P0[6] (104)) } || { 
  (GPIO P0[0] (000)) } || { 
  (GPIO P0[1] (005)) } || { 
  (GPIO P0[2] (010)) } || { 
  (GPIO P0[3] (044)) } || { 
  (GPIO P0[4] (057)) } || { 
  (GPIO P15[5] (453)) [GPIO P15[5] Wire [670]] 
    (GPIO P15[5] Sw__1a (456)) [GPIO P15[5] Sw__1b [175]] (GPIO P15[5] Sw__1c (457)##) [AGL[1] [628]] 
    (DSM+ Sw__8c (521)##) [DSM+ Sw__8b [201]] (DSM+ Sw__8a (520)) [dsm0+ Wire [671]] 
    (DSM+ Sw__7a (518)) [DSM+ Sw__7b [200]] (DSM+ Sw__7c (519)##) [AGL[0] [626]] 
    (CapSenseBuf0 VChan Buf Mux AGL[0] Sw (1210)) [CapSenseBuf0 VChan Buf Mux AGL[0] [744]] 
    (CapSenseBuf0 VChan Buf Mux__0c (1209)!!) [CapSenseBuf0 VChan Buf Mux__0b [506]] (CapSenseBuf0 VChan Buf Mux__0a (1208)) [CapSenseBuf0 VChan Buf [741]] 
    (CapSenseBuf0 Vchan (1204)) } || { 
  (Comparator 0+ (752)) } || { 
  (VIDAC Iout 0 (570)) } }}
Route#3409: 
  (CapSenseBuf0 Out (1202)) [amuxbusL [531]] 
    (comp0+ Sw__0c (761)##) 
  (CapSenseBuf0 Out (1202)) [amuxbusL [531]] 
    (GPIO P0[5] Sw__0c (093)##) 
  (CapSenseBuf0 Out (1202)) [amuxbusL [531]] 
    (GPIO P0[1] Sw__0c (007)##) 
  (CapSenseBuf0 Out (1202)) [amuxbusL [531]] 
    (GPIO P0[0] Sw__0c (002)##) 
  (CapSenseBuf0 Out (1202)) [amuxbusL [531]] 
    (GPIO P0[2] Sw__0c (012)##) 
  (CapSenseBuf0 Out (1202)) [amuxbusL [531]] 
    (i0 Sw__0c (585)##) 
  (CapSenseBuf0 Out (1202)) [amuxbusL [531]] 
    (GPIO P0[6] Sw__0c (106)##) 
  (CapSenseBuf0 Out (1202)) [amuxbusL [531]] 
    (GPIO P0[3] Sw__0c (046)##) 
  (CapSenseBuf0 Out (1202)) [amuxbusL [531]] 
    (GPIO P0[4] Sw__0c (059)##) 
  (CapSenseBuf0 Out (1202)) [amuxbusL [531]] 
    (DSM+ Sw__0c (505)##) 
Route#3410: 
  (comp0+ Sw__0c (761)##) [comp0+ Sw__0b [303]] (comp0+ Sw__0a (760)) [comp0+ Wire [697]] 
    (Comparator 0+ (752)) 
  (GPIO P0[5] Sw__0c (093)##) [GPIO P0[5] Sw__0b [033]] (GPIO P0[5] Sw__0a (092)) [GPIO P0[5] Wire [568]] 
    (GPIO P0[5] (091)) 
  (GPIO P0[1] Sw__0c (007)##) [GPIO P0[1] Sw__0b [002]] (GPIO P0[1] Sw__0a (006)) [GPIO P0[1] Wire [533]] 
    (GPIO P0[1] (005)) 
  (GPIO P0[0] Sw__0c (002)##) [GPIO P0[0] Sw__0b [000]] (GPIO P0[0] Sw__0a (001)) [GPIO P0[0] Wire [530]] 
    (GPIO P0[0] (000)) 
  (GPIO P0[2] Sw__0c (012)##) [GPIO P0[2] Sw__0b [004]] (GPIO P0[2] Sw__0a (011)) [GPIO P0[2] Wire [535]] 
    (GPIO P0[2] (010)) 
  (i0 Sw__0c (585)##) [i0 Sw__0b [224]] (i0 Sw__0a (584)) [i0 Wire [683]] 
    (VIDAC Iout 0 (570)) 
  (GPIO P0[6] Sw__0c (106)##) [GPIO P0[6] Sw__0b [038]] (GPIO P0[6] Sw__0a (105)) [GPIO P0[6] Wire [572]] 
    (GPIO P0[6] (104)) 
  (GPIO P0[3] Sw__0c (046)##) [GPIO P0[3] Sw__0b [016]] (GPIO P0[3] Sw__0a (045)) [GPIO P0[3] Wire [553]] 
    (GPIO P0[3] (044)) 
  (GPIO P0[4] Sw__0c (059)##) [GPIO P0[4] Sw__0b [021]] (GPIO P0[4] Sw__0a (058)) [GPIO P0[4] Wire [557]] 
    (GPIO P0[4] (057)) 
  (DSM+ Sw__0c (505)##) [DSM+ Sw__0b [193]] (DSM+ Sw__0a (504)) 
Analog Routing phase: Elapsed time ==> 3s.877ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    9 :   39 :   48 :  18.75%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            9.11
                   Pterms :            6.56
               Macrocells :            3.33
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.379ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 1s.640ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 259, final cost is 258 (0.39% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          8 :       8.00 :       3.75
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [Chip=0][UDB=(0,0)] is empty.
UDB [Chip=0][UDB=(0,1)] contents:
datapathcell: Name =\CapSense:ClockGen:UDB:PrescalerDp:u0\
    PORT MAP (
        clk => \CapSense:clk\ ,
        cs_addr_1 => \CapSense:ClockGen:cs_addr_1\ ,
        cs_addr_0 => \CapSense:ClockGen:inter_reset\ ,
        z0_comb => \CapSense:ClockGen:cs_addr_1\ ,
        ce1_comb => \CapSense:ClockGen:ppulse_equal\ ,
        cl1_comb => \CapSense:ClockGen:ppulse_less\ );
    Properties:
    {
        a0_init = "11111111"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0100000001000000000000001000000000000000100000000000000010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000101000000000001000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [Chip=0][UDB=(0,2)] contents:
LAB@[Chip=0][UDB=(0,2)][LB=0] #macrocells=4, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\CapSense:ClockGen:cstate_2\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:mrst\ * \CapSense:ClockGen:control_0\ * 
              !\CapSense:ClockGen:inter_reset\ * \CapSense:ClockGen:cstate_2\
            + \CapSense:mrst\ * \CapSense:ClockGen:control_1\ * 
              !\CapSense:ClockGen:inter_reset\ * 
              !\CapSense:ClockGen:cstate_2\
        );
        Output = \CapSense:ClockGen:cstate_2\ (fanout=5)

    [McSlotId=1]:     MacroCell: Name=\CapSense:ClockGen:inter_reset\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CapSense:mrst\ * \CapSense:ClockGen:control_0\ * 
              !\CapSense:ClockGen:inter_reset\ * 
              !\CapSense:ClockGen:cstate_2\
        );
        Output = \CapSense:ClockGen:inter_reset\ (fanout=7)

    [McSlotId=2]:     MacroCell: Name=\CapSense:mrst\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:mrst\ * \CapSense:ClockGen:inter_reset\ * 
              !\CapSense:ClockGen:cstate_2\
            + \CapSense:mrst\ * !\CapSense:ClockGen:control_1\ * 
              !\CapSense:ClockGen:inter_reset\ * 
              !\CapSense:ClockGen:cstate_2\
        );
        Output = \CapSense:mrst\ (fanout=7)

    [McSlotId=3]:     MacroCell: Name=\CapSense:ClockGen:clock_detect_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense:ClockGen:tmp_ppulse_reg\ * 
              !\CapSense:ClockGen:tmp_ppulse_dly\
        );
        Output = \CapSense:ClockGen:clock_detect_reg\ (fanout=2)
}

datapathcell: Name =\CapSense:ClockGen:sC16:PRSdp:u1\
    PORT MAP (
        clk => \CapSense:clk\ ,
        cs_addr_2 => \CapSense:ClockGen:inter_reset\ ,
        cs_addr_0 => \CapSense:ClockGen:clock_detect_reg\ ,
        cmsb_reg => \CapSense:PreChargeClk\ ,
        chain_in => \CapSense:ClockGen:sC16:PRSdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001100000000111101000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \CapSense:ClockGen:sC16:PRSdp:u0\

controlcell: Name =\CapSense:ClockGen:AsyncCtrl:CtrlReg\
    PORT MAP (
        control_7 => \CapSense:ClockGen:control_7\ ,
        control_6 => \CapSense:ClockGen:control_6\ ,
        control_5 => \CapSense:ClockGen:control_5\ ,
        control_4 => \CapSense:ClockGen:control_4\ ,
        control_3 => \CapSense:ClockGen:control_3\ ,
        control_2 => \CapSense:ClockGen:control_2\ ,
        control_1 => \CapSense:ClockGen:control_1\ ,
        control_0 => \CapSense:ClockGen:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [Chip=0][UDB=(0,3)] is empty.
UDB [Chip=0][UDB=(0,4)] contents:
LAB@[Chip=0][UDB=(0,4)][LB=1] #macrocells=4, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\SPIM:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_6\ * !\SPIM:BSPIM:count_5\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * \SPIM:BSPIM:rx_status_4\
        );
        Output = \SPIM:BSPIM:rx_status_6\ (fanout=1)

    [McSlotId=1]:     MacroCell: Name=\SPIM:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_6\ * !\SPIM:BSPIM:count_5\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\
        );
        Output = \SPIM:BSPIM:load_rx_data\ (fanout=2)

    [McSlotId=2]:     MacroCell: Name=\CapSense:Ioff_CH0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: PosEdge(\CapSense:DigitalClk\)
        Main Equation            : 1 pterm
        (
              \CapSense:MeasureCH0:pre_cmp_in_reg\
        );
        Output = \CapSense:Ioff_CH0\ (fanout=4)

    [McSlotId=3]:     MacroCell: Name=\CapSense:MeasureCH0:pre_cmp_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: PosEdge(\CapSense:DigitalClk\)
        Main Equation            : 1 pterm
        (
              \CapSense:Cmp_CH0\
        );
        Output = \CapSense:MeasureCH0:pre_cmp_in_reg\ (fanout=1)
}

count7cell: Name =\SPIM:BSPIM:BitCounter\
    PORT MAP (
        clock => Net_14 ,
        enable => \SPIM:BSPIM:cnt_enable\ ,
        count_6 => \SPIM:BSPIM:count_6\ ,
        count_5 => \SPIM:BSPIM:count_5\ ,
        count_4 => \SPIM:BSPIM:count_4\ ,
        count_3 => \SPIM:BSPIM:count_3\ ,
        count_2 => \SPIM:BSPIM:count_2\ ,
        count_1 => \SPIM:BSPIM:count_1\ ,
        count_0 => \SPIM:BSPIM:count_0\ ,
        tc => \SPIM:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [Chip=0][UDB=(0,5)] is empty.
UDB [Chip=0][UDB=(1,0)] contents:
LAB@[Chip=0][UDB=(1,0)][LB=1] #macrocells=2, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\CapSense:MeasureCH0:cs_addr_cnt_2\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:Ioff_CH0\ * !\CapSense:MeasureCH0:zw0\ * 
              \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
            + !\CapSense:Ioff_CH0\ * !\CapSense:MeasureCH0:zw1\ * 
              \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_cnt_2\ (fanout=1)

    [McSlotId=1]:     MacroCell: Name=\CapSense:MeasureCH0:cs_addr_win_2\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:MeasureCH0:zw0\ * \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
            + !\CapSense:MeasureCH0:zw1\ * \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_win_2\ (fanout=1)

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\CapSense:MeasureCH0:UDB:Window:u0\
    PORT MAP (
        clk => \CapSense:clk\ ,
        cs_addr_2 => \CapSense:MeasureCH0:cs_addr_win_2\ ,
        cs_addr_1 => \CapSense:MeasureCH0:cs_addr_win_1\ ,
        cs_addr_0 => \CapSense:MeasureCH0:cs_addr_win_0\ ,
        z0_comb => \CapSense:MeasureCH0:zw0\ ,
        z1_comb => \CapSense:MeasureCH0:zw1\ );
    Properties:
    {
        a0_init = "11111111"
        a1_init = "11111111"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000110000000000000011001111000000001100000000000000110000000000010011000100000001001100010000000101100010010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        d0_init = "11111111"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [Chip=0][UDB=(1,1)] contents:
LAB@[Chip=0][UDB=(1,1)][LB=0] #macrocells=4, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\CapSense:ClockGen:tmp_ppulse_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\CapSense:ClockGen:ppulse_equal\ * 
              !\CapSense:ClockGen:ppulse_less\
        );
        Output = \CapSense:ClockGen:tmp_ppulse_reg\ (fanout=2)

    [McSlotId=1]:     MacroCell: Name=\CapSense:ClockGen:tmp_ppulse_dly\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense:ClockGen:tmp_ppulse_reg\
        );
        Output = \CapSense:ClockGen:tmp_ppulse_dly\ (fanout=1)

    [McSlotId=2]:     MacroCell: Name=\CapSense:MeasureCH0:cs_addr_cnt_0\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\CapSense:Ioff_CH0\ * !\CapSense:MeasureCH0:zw0\ * 
              \CapSense:MeasureCH0:zc1\ * \CapSense:MeasureCH0:wndState_2\
            + !\CapSense:Ioff_CH0\ * !\CapSense:MeasureCH0:zw1\ * 
              \CapSense:MeasureCH0:zc1\ * \CapSense:MeasureCH0:wndState_2\
            + \CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_cnt_0\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=\CapSense:MeasureCH0:cs_addr_win_0\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:MeasureCH0:zw0\ * \CapSense:MeasureCH0:zw1\ * 
              \CapSense:MeasureCH0:wndState_2\
            + \CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_win_0\ (fanout=1)
}

LAB@[Chip=0][UDB=(1,1)][LB=1] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_12, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_14) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * !Net_12
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !Net_12
            + \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\ * !Net_12
        );
        Output = Net_12 (fanout=2)

    [McSlotId=1]:     MacroCell: Name=Net_11, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_14) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\ * Net_11
        );
        Output = Net_11 (fanout=2)

    [McSlotId=2]:     MacroCell: Name=\CapSense:MeasureCH0:cs_addr_cnt_1\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:Ioff_CH0\ * !\CapSense:MeasureCH0:zw0\ * 
              \CapSense:MeasureCH0:zc0\ * \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
            + !\CapSense:Ioff_CH0\ * !\CapSense:MeasureCH0:zw1\ * 
              \CapSense:MeasureCH0:zc0\ * \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_cnt_1\ (fanout=1)

    [McSlotId=3]: (empty)
}

datapathcell: Name =\CapSense:MeasureCH0:UDB:Counter:u0\
    PORT MAP (
        clk => \CapSense:clk\ ,
        cs_addr_2 => \CapSense:MeasureCH0:cs_addr_cnt_2\ ,
        cs_addr_1 => \CapSense:MeasureCH0:cs_addr_cnt_1\ ,
        cs_addr_0 => \CapSense:MeasureCH0:cs_addr_cnt_0\ ,
        z0_comb => \CapSense:MeasureCH0:zc0\ ,
        z1_comb => \CapSense:MeasureCH0:zc1\ );
    Properties:
    {
        a0_init = "11111111"
        a1_init = "11111111"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000110000000000000011001111000000001100000000000000110000000000010011000100000001001100010000000101100010010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        d0_init = "11111111"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [Chip=0][UDB=(1,2)] contents:
LAB@[Chip=0][UDB=(1,2)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\CapSense:MeasureCH0:wndState_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\CapSense:DigitalClk\ * !\CapSense:mrst\ * 
              !\CapSense:MeasureCH0:wndState_2\ * 
              \CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * !\CapSense:Net_1603\
            + !\CapSense:MeasureCH0:zw0\ * !\CapSense:mrst\ * 
              \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * !\CapSense:Net_1603\
            + !\CapSense:MeasureCH0:zw1\ * !\CapSense:mrst\ * 
              \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * !\CapSense:Net_1603\
            + !\CapSense:mrst\ * !\CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              \CapSense:MeasureCH0:wndState_0\ * !\CapSense:Net_1603\
        );
        Output = \CapSense:MeasureCH0:wndState_1\ (fanout=4)

    [McSlotId=1]:     MacroCell: Name=\CapSense:Net_1603\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \CapSense:MeasureCH0:zw0\ * \CapSense:MeasureCH0:zw1\ * 
              !\CapSense:mrst\ * \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * !\CapSense:Net_1603\
            + !\CapSense:mrst\ * !\CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * \CapSense:Net_1603\ * 
              \CapSense:ClockGen:control_2\ * \CapSense:ClockGen:cstate_2\
        );
        Output = \CapSense:Net_1603\ (fanout=5)

    [McSlotId=2]:     MacroCell: Name=\CapSense:MeasureCH0:wndState_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CapSense:mrst\ * !\CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * !\CapSense:Net_1603\ * 
              \CapSense:ClockGen:control_2\ * \CapSense:ClockGen:cstate_2\
        );
        Output = \CapSense:MeasureCH0:wndState_0\ (fanout=10)

    [McSlotId=3]:     MacroCell: Name=\CapSense:MeasureCH0:wndState_2\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense:DigitalClk\ * !\CapSense:mrst\ * 
              !\CapSense:MeasureCH0:wndState_2\ * 
              \CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * !\CapSense:Net_1603\
        );
        Output = \CapSense:MeasureCH0:wndState_2\ (fanout=10)
}

LAB@[Chip=0][UDB=(1,2)][LB=1] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIM:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_14) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
        );
        Output = \SPIM:BSPIM:cnt_enable\ (fanout=3)

    [McSlotId=1]:     MacroCell: Name=\SPIM:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_14) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\
            + !\SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:tx_status_1\
        );
        Output = \SPIM:BSPIM:state_0\ (fanout=11)

    [McSlotId=2]:     MacroCell: Name=\CapSense:MeasureCH0:cs_addr_win_1\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense:MeasureCH0:zw0\ * !\CapSense:MeasureCH0:zw1\ * 
              \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_win_1\ (fanout=1)

    [McSlotId=3]: (empty)
}

datapathcell: Name =\CapSense:ClockGen:sC16:PRSdp:u0\
    PORT MAP (
        clk => \CapSense:clk\ ,
        cs_addr_2 => \CapSense:ClockGen:inter_reset\ ,
        cs_addr_0 => \CapSense:ClockGen:clock_detect_reg\ ,
        chain_out => \CapSense:ClockGen:sC16:PRSdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001000000000111110000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \CapSense:ClockGen:sC16:PRSdp:u1\

count7cell: Name =\CapSense:ClockGen:ScanSpeed\
    PORT MAP (
        clock => \CapSense:clk\ ,
        reset => \CapSense:ClockGen:inter_reset\ ,
        tc => \CapSense:DigitalClk\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0011111"
        cy_route_en = 0
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [Chip=0][UDB=(1,3)] is empty.
UDB [Chip=0][UDB=(1,4)] contents:
LAB@[Chip=0][UDB=(1,4)][LB=0] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIM:BSPIM:state_1\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_14) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:ld_ident\
            + !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              \SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:state_2\ * 
              \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:tx_status_1\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:state_1\ (fanout=11)

    [McSlotId=1]:     MacroCell: Name=\SPIM:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_14) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:state_2\ * 
              \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:ld_ident\
            + !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              \SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:state_2\ * 
              \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:tx_status_1\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:state_2\ (fanout=11)

    [McSlotId=2]:     MacroCell: Name=\SPIM:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_14) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:ld_ident\
        );
        Output = \SPIM:BSPIM:ld_ident\ (fanout=4)

    [McSlotId=3]: (empty)
}

LAB@[Chip=0][UDB=(1,4)][LB=1] #macrocells=3, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_10, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_14) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_10 * !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:state_2\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:ld_ident\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:mosi_from_dp\
            + !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:mosi_from_dp\
        );
        Output = Net_10 (fanout=2)

    [McSlotId=1]:     MacroCell: Name=\SPIM:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_0\ (fanout=1)

    [McSlotId=2]:     MacroCell: Name=\SPIM:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_4\ (fanout=1)

    [McSlotId=3]: (empty)
}

datapathcell: Name =\SPIM:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clk => Net_14 ,
        cs_addr_2 => \SPIM:BSPIM:state_2\ ,
        cs_addr_1 => \SPIM:BSPIM:state_1\ ,
        cs_addr_0 => \SPIM:BSPIM:state_0\ ,
        route_si => Net_13 ,
        f1_load => \SPIM:BSPIM:load_rx_data\ ,
        so_comb => \SPIM:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SPIM:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SPIM:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SPIM:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SPIM:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000000001000000000000000000000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\SPIM:BSPIM:TxStsReg\
    PORT MAP (
        clock => Net_14 ,
        status_4 => \SPIM:BSPIM:tx_status_4\ ,
        status_3 => \SPIM:BSPIM:load_rx_data\ ,
        status_2 => \SPIM:BSPIM:tx_status_2\ ,
        status_1 => \SPIM:BSPIM:tx_status_1\ ,
        status_0 => \SPIM:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [Chip=0][UDB=(1,5)] contents:
statusicell: Name =\SPIM:BSPIM:RxStsReg\
    PORT MAP (
        clock => Net_14 ,
        status_6 => \SPIM:BSPIM:rx_status_6\ ,
        status_5 => \SPIM:BSPIM:rx_status_5\ ,
        status_4 => \SPIM:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [Chip=0][UDB=(2,0)] is empty.
UDB [Chip=0][UDB=(2,1)] is empty.
UDB [Chip=0][UDB=(2,2)] is empty.
UDB [Chip=0][UDB=(2,3)] is empty.
UDB [Chip=0][UDB=(2,4)] is empty.
UDB [Chip=0][UDB=(2,5)] is empty.
UDB [Chip=0][UDB=(3,0)] is empty.
UDB [Chip=0][UDB=(3,1)] is empty.
UDB [Chip=0][UDB=(3,2)] is empty.
UDB [Chip=0][UDB=(3,3)] is empty.
UDB [Chip=0][UDB=(3,4)] is empty.
UDB [Chip=0][UDB=(3,5)] is empty.
Intr hod @ [Chip=0][IntrHod=(0)]: 
  Intr@ [Chip=0][IntrHod=(0)][IntrId=(16)] 
    interrupt: Name =\CapSense:IsrCH0\
        PORT MAP (
            interrupt => \CapSense:Net_1603\ );
        Properties:
        {
            int_type = "00"
        }
Drq hod @ [Chip=0][DrqHod=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = \CapSense:PortCH0(2)\
    Attributes:
        Alias: LinearSlider0_e0__LS
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLDOWN
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 2
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \CapSense:PortCH0(2)_PAD\ ,
        analog_term => \CapSense:Net_1410_2\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \CapSense:PortCH0(3)\
    Attributes:
        Alias: LinearSlider0_e1__LS
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLDOWN
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 2
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \CapSense:PortCH0(3)_PAD\ ,
        analog_term => \CapSense:Net_1410_3\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \CapSense:PortCH0(4)\
    Attributes:
        Alias: LinearSlider0_e2__LS
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLDOWN
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 2
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \CapSense:PortCH0(4)_PAD\ ,
        analog_term => \CapSense:Net_1410_4\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \CapSense:PortCH0(5)\
    Attributes:
        Alias: LinearSlider0_e3__LS
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLDOWN
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 2
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \CapSense:PortCH0(5)_PAD\ ,
        analog_term => \CapSense:Net_1410_5\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \CapSense:PortCH0(6)\
    Attributes:
        Alias: LinearSlider0_e4__LS
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLDOWN
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 2
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \CapSense:PortCH0(6)_PAD\ ,
        analog_term => \CapSense:Net_1410_6\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \CapSense:PortCH0(0)\
    Attributes:
        Alias: Button0__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLDOWN
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 2
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \CapSense:PortCH0(0)_PAD\ ,
        analog_term => \CapSense:Net_1410_0\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \CapSense:PortCH0(1)\
    Attributes:
        Alias: Button1__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLDOWN
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 2
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \CapSense:PortCH0(1)_PAD\ ,
        analog_term => \CapSense:Net_1410_1\ );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=4]: 
Pin : Name = MISO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 1
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => Net_13 ,
        pad => MISO(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SCLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 1
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_11 ,
        pad => SCLK(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = MOSI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 1
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_10 ,
        pad => MOSI(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 1
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 1
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 1
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 1
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 1
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 1
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 1
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = nSS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 1
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_12 ,
        pad => nSS(0)_PAD );
    Properties:
    {
    }

Port 3 is empty
Port 4 is empty
Port 5 is empty
Port 6 is empty
Port 12 is empty
Port 15 contains the following IO cells:
[IoId=5]: 
Pin : Name = \CapSense:CmodCH0(0)\
    Attributes:
        Alias: Cmod_CH0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 2
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => \CapSense:Net_2149\ ,
        pad => \CapSense:CmodCH0(0)_PAD\ );
    Properties:
    {
    }

Fixed Function block hod @ [Chip=0][FFB(CAN,0)]: empty
Fixed Function block hod @ [Chip=0][FFB(Cache,0)]: empty
Fixed Function block hod @ [Chip=0][FFB(CapSense,0)]: 
    CapSense Block @ [Chip=0][FFB(CapSense,0)]: 
    capsensecell: Name =CapSense
        PORT MAP (
            lft => \CapSense:PreChargeClk\ );
Fixed Function block hod @ [Chip=0][FFB(Clock,0)]: 
    Clock Block @ [Chip=0][FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus => ClockBlock_BUS_CLK ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL 32kHz ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => \CapSense:clk\ ,
            dclk_0 => \CapSense:clk_local\ ,
            dclk_glb_1 => Net_14 ,
            dclk_1 => Net_14_local );
Fixed Function block hod @ [Chip=0][FFB(Comparator,0)]: 
    Comparator Block @ [Chip=0][FFB(Comparator,0)]: 
    comparatorcell: Name =\CapSense:CompCH0:ctComp\
        PORT MAP (
            vplus => \CapSense:Net_282\ ,
            vminus => \CapSense:Net_2129\ ,
            out => \CapSense:Cmp_CH0\ );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [Chip=0][FFB(DFB,0)]: empty
Fixed Function block hod @ [Chip=0][FFB(DSM,0)]: empty
Fixed Function block hod @ [Chip=0][FFB(Decimator,0)]: empty
Fixed Function block hod @ [Chip=0][FFB(EMIF,0)]: empty
Fixed Function block hod @ [Chip=0][FFB(I2C,0)]: empty
Fixed Function block hod @ [Chip=0][FFB(LCD,0)]: empty
Fixed Function block hod @ [Chip=0][FFB(LVD,0)]: empty
Fixed Function block hod @ [Chip=0][FFB(PM,0)]: empty
Fixed Function block hod @ [Chip=0][FFB(SC,0)]: empty
Fixed Function block hod @ [Chip=0][FFB(SPC,0)]: empty
Fixed Function block hod @ [Chip=0][FFB(Timer,0)]: empty
Fixed Function block hod @ [Chip=0][FFB(USB,0)]: empty
Fixed Function block hod @ [Chip=0][FFB(VIDAC,0)]: 
    VIDAC Block @ [Chip=0][FFB(VIDAC,0)]: 
    vidaccell: Name =\CapSense:IdacCH0\
        PORT MAP (
            ioff => \CapSense:Ioff_CH0\ ,
            vout => \CapSense:Net_408\ ,
            iout => \CapSense:Net_1425\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 1
        }
Fixed Function block hod @ [Chip=0][FFB(Abuf,0)]: empty
Fixed Function block hod @ [Chip=0][FFB(CsAbuf,0)]: 
    CapSense Buffer @ [Chip=0][FFB(CsAbuf,0)]: 
    csabufcell: Name =\CapSense:BufCH0\
        PORT MAP (
            vchan => \CapSense:Net_2149\ ,
            vref => \CapSense:Net_2129\ ,
            vout => \CapSense:Net_2072\ );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [Chip=0][FFB(Vref,0)]: 
    Vref Block @ [Chip=0][FFB(Vref,3)]: 
    vrefcell: Name =\CapSense:VrefRefCH0\
        PORT MAP (
            vout => \CapSense:Net_2129\ );
        Properties:
        {
            autoenable = 1
            guid = "89B398AD-36A8-4627-9212-707F2986319E"
            ignoresleep = 0
            name = "1.024V"
        }
Fixed Function block hod @ [Chip=0][FFB(LPF,0)]: empty
Fixed Function block hod @ [Chip=0][FFB(SAR,0)]: empty
Fixed Function block hod @ [Chip=0][FFB(TimingFault,0)]: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\CapSense:AMuxCH0\
        PORT MAP (
            muxin_9 => \CapSense:Net_1425\ ,
            muxin_8 => \CapSense:Net_282\ ,
            muxin_7 => \CapSense:Net_2149\ ,
            muxin_6 => \CapSense:Net_1410_6\ ,
            muxin_5 => \CapSense:Net_1410_5\ ,
            muxin_4 => \CapSense:Net_1410_4\ ,
            muxin_3 => \CapSense:Net_1410_3\ ,
            muxin_2 => \CapSense:Net_1410_2\ ,
            muxin_1 => \CapSense:Net_1410_1\ ,
            muxin_0 => \CapSense:Net_1410_0\ ,
            vout => \CapSense:Net_2072\ );
        Properties:
        {
            api_type = 0
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "0000000000"
            muxin_width = 10
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                       | 
Port | Pin | Fixed |      Type |       Drive Mode |                  Name | Connections
-----+-----+-------+-----------+------------------+-----------------------+------------------------------
   0 |   0 |     * |      NONE |    OPEN_DRAIN_LO | \CapSense:PortCH0(2)\ | Analog(\CapSense:Net_1410_2\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO | \CapSense:PortCH0(3)\ | Analog(\CapSense:Net_1410_3\)
     |   2 |     * |      NONE |    OPEN_DRAIN_LO | \CapSense:PortCH0(4)\ | Analog(\CapSense:Net_1410_4\)
     |   3 |     * |      NONE |    OPEN_DRAIN_LO | \CapSense:PortCH0(5)\ | Analog(\CapSense:Net_1410_5\)
     |   4 |     * |      NONE |    OPEN_DRAIN_LO | \CapSense:PortCH0(6)\ | Analog(\CapSense:Net_1410_6\)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO | \CapSense:PortCH0(0)\ | Analog(\CapSense:Net_1410_0\)
     |   6 |     * |      NONE |    OPEN_DRAIN_LO | \CapSense:PortCH0(1)\ | Analog(\CapSense:Net_1410_1\)
-----+-----+-------+-----------+------------------+-----------------------+------------------------------
   1 |   4 |     * |      NONE |     HI_Z_DIGITAL |               MISO(0) | FB(Net_13)
     |   6 |     * |      NONE |         CMOS_OUT |               SCLK(0) | In(Net_11)
     |   7 |     * |      NONE |         CMOS_OUT |               MOSI(0) | In(Net_10)
-----+-----+-------+-----------+------------------+-----------------------+------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |      \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT |      \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT |      \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT |      \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT |      \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT |      \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT |      \LCD:LCDPort(6)\ | 
     |   7 |     * |      NONE |         CMOS_OUT |                nSS(0) | In(Net_12)
-----+-----+-------+-----------+------------------+-----------------------+------------------------------
  15 |   5 |     * |      NONE |      HI_Z_ANALOG | \CapSense:CmodCH0(0)\ | Analog(\CapSense:Net_2149\)
---------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
Log: plm.M0038: The pin named \CapSense:PortCH0(2)\ at location P0[0] prevents usage of special purposes: OpAmp:out. (App=cydsfit)
Log: plm.M0038: The pin named \CapSense:PortCH0(3)\ at location P0[1] prevents usage of special purposes: OpAmp:out. (App=cydsfit)
Log: plm.M0040: The pin named \CapSense:PortCH0(4)\ at location P0[2] prevents a direct input connection to an OpAmp. (App=cydsfit)
Log: plm.M0040: The pin named \CapSense:PortCH0(5)\ at location P0[3] prevents a direct input connection to an OpAmp. (App=cydsfit)
Log: plm.M0040: The pin named \CapSense:PortCH0(6)\ at location P0[4] prevents a direct input connection to an OpAmp. (App=cydsfit)
Log: plm.M0040: The pin named \CapSense:PortCH0(0)\ at location P0[5] prevents a direct input connection to an OpAmp. (App=cydsfit)
Log: plm.M0038: The pin named MISO(0) at location P1[4] prevents usage of special purposes: JTAG:TDI. (App=cydsfit)
Log: plm.M0038: The pin named \LCD:LCDPort(3)\ at location P2[3] prevents usage of special purposes: Trace. (App=cydsfit)
Log: plm.M0038: The pin named \LCD:LCDPort(4)\ at location P2[4] prevents usage of special purposes: Trace. (App=cydsfit)
Log: plm.M0038: The pin named \LCD:LCDPort(5)\ at location P2[5] prevents usage of special purposes: Trace. (App=cydsfit)
Log: plm.M0038: The pin named \LCD:LCDPort(6)\ at location P2[6] prevents usage of special purposes: Trace. (App=cydsfit)
Log: plm.M0038: The pin named nSS(0) at location P2[7] prevents usage of special purposes: Trace. (App=cydsfit)
Info: plm.M0037: The pin(s) named \CapSense:PortCH0(2)\, \CapSense:PortCH0(3)\, \CapSense:PortCH0(4)\, \CapSense:PortCH0(5)\, \CapSense:PortCH0(6)\, \CapSense:PortCH0(0)\, MISO(0), \LCD:LCDPort(3)\, \LCD:LCDPort(4)\, \LCD:LCDPort(5)\, \LCD:LCDPort(6)\, nSS(0) at locations P0[0], P0[1], P0[2], P0[3], P0[4], P0[5], P1[4], P2[3], P2[4], P2[5], P2[6], P2[7] may impede future use of special pin features. (App=cydsfit)
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.230ms
Digital Placement phase: Elapsed time ==> 2s.306ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Would route: (Signal Net_13)
IO_4@[Chip=0][IOP=(1)][IoId=(4)] dpu@[Chip=0][UDB=(1,4)] 
Would route: (Signal Net_11)
right@[Chip=0][UDB=(1,1)][LB=1] IO_6@[Chip=0][IOP=(1)][IoId=(6)] right@[Chip=0][UDB=(1,1)][LB=1] 
Would route: (Signal Net_10)
right@[Chip=0][UDB=(1,4)][LB=1] IO_7@[Chip=0][IOP=(1)][IoId=(7)] right@[Chip=0][UDB=(1,4)][LB=1] 
Would route: (Signal Net_12)
right@[Chip=0][UDB=(1,1)][LB=1] IO_7@[Chip=0][IOP=(2)][IoId=(7)] right@[Chip=0][UDB=(1,1)][LB=1] 
Would route: (Signal \CapSense:ClockGen:cs_addr_1\)
dpu@[Chip=0][UDB=(0,1)] dpu@[Chip=0][UDB=(0,1)] 
Would route: (Signal \CapSense:ClockGen:inter_reset\)
left@[Chip=0][UDB=(0,2)][LB=0] dpu@[Chip=0][UDB=(0,1)] dpu@[Chip=0][UDB=(0,2)] left@[Chip=0][UDB=(0,2)][LB=0] cr@[Chip=0][UDB=(1,2)] dpu@[Chip=0][UDB=(1,2)] 
Would route: (Signal \CapSense:ClockGen:ppulse_equal\)
dpu@[Chip=0][UDB=(0,1)] left@[Chip=0][UDB=(1,1)][LB=0] 
Would route: (Signal \CapSense:ClockGen:ppulse_less\)
dpu@[Chip=0][UDB=(0,1)] left@[Chip=0][UDB=(1,1)][LB=0] 
Would route: (Signal \CapSense:ClockGen:clock_detect_reg\)
left@[Chip=0][UDB=(0,2)][LB=0] dpu@[Chip=0][UDB=(0,2)] dpu@[Chip=0][UDB=(1,2)] 
Would route: (Signal \CapSense:PreChargeClk\)
dpu@[Chip=0][UDB=(0,2)] 'lft' on CapSense[0]@[Chip=0][FFB(CapSense,0)] @ JackIdx=0 
Would route: (Signal \CapSense:mrst\)
left@[Chip=0][UDB=(0,2)][LB=0] left@[Chip=0][UDB=(0,2)][LB=0] left@[Chip=0][UDB=(1,2)][LB=0] 
Would route: (Signal \CapSense:ClockGen:control_1\)
'outcontrol_1' on control@[Chip=0][UDB=(0,2)] @ JackIdx=1 left@[Chip=0][UDB=(0,2)][LB=0] 
Would route: (Signal \CapSense:ClockGen:control_0\)
'outcontrol_0' on control@[Chip=0][UDB=(0,2)] @ JackIdx=0 left@[Chip=0][UDB=(0,2)][LB=0] 
Would route: (Signal \CapSense:ClockGen:tmp_ppulse_reg\)
left@[Chip=0][UDB=(1,1)][LB=0] left@[Chip=0][UDB=(0,2)][LB=0] left@[Chip=0][UDB=(1,1)][LB=0] 
Would route: (Signal \CapSense:ClockGen:tmp_ppulse_dly\)
left@[Chip=0][UDB=(1,1)][LB=0] left@[Chip=0][UDB=(0,2)][LB=0] 
Would route: (Signal \CapSense:ClockGen:cstate_2\)
left@[Chip=0][UDB=(0,2)][LB=0] left@[Chip=0][UDB=(0,2)][LB=0] left@[Chip=0][UDB=(1,2)][LB=0] 
Would route: (Signal \CapSense:DigitalClk\)
'outcontrol_7' on control@[Chip=0][UDB=(1,2)] @ JackIdx=7 cr@[Chip=0][UDB=(0,4)] left@[Chip=0][UDB=(1,2)][LB=0] 
Would route: (Signal \SPIM:BSPIM:count_6\)
'outcontrol_6' on control@[Chip=0][UDB=(0,4)] @ JackIdx=6 right@[Chip=0][UDB=(0,4)][LB=1] 
Would route: (Signal \SPIM:BSPIM:count_5\)
'outcontrol_5' on control@[Chip=0][UDB=(0,4)] @ JackIdx=5 right@[Chip=0][UDB=(0,4)][LB=1] 
Would route: (Signal \SPIM:BSPIM:count_4\)
'outcontrol_4' on control@[Chip=0][UDB=(0,4)] @ JackIdx=4 right@[Chip=0][UDB=(0,4)][LB=1] left@[Chip=0][UDB=(1,4)][LB=0] right@[Chip=0][UDB=(1,4)][LB=1] 
Would route: (Signal \SPIM:BSPIM:count_3\)
'outcontrol_3' on control@[Chip=0][UDB=(0,4)] @ JackIdx=3 right@[Chip=0][UDB=(0,4)][LB=1] left@[Chip=0][UDB=(1,4)][LB=0] right@[Chip=0][UDB=(1,4)][LB=1] 
Would route: (Signal \SPIM:BSPIM:count_2\)
'outcontrol_2' on control@[Chip=0][UDB=(0,4)] @ JackIdx=2 right@[Chip=0][UDB=(0,4)][LB=1] left@[Chip=0][UDB=(1,4)][LB=0] right@[Chip=0][UDB=(1,4)][LB=1] 
Would route: (Signal \SPIM:BSPIM:count_1\)
'outcontrol_1' on control@[Chip=0][UDB=(0,4)] @ JackIdx=1 right@[Chip=0][UDB=(0,4)][LB=1] left@[Chip=0][UDB=(1,4)][LB=0] right@[Chip=0][UDB=(1,4)][LB=1] 
Would route: (Signal \SPIM:BSPIM:count_0\)
'outcontrol_0' on control@[Chip=0][UDB=(0,4)] @ JackIdx=0 right@[Chip=0][UDB=(0,4)][LB=1] left@[Chip=0][UDB=(1,4)][LB=0] right@[Chip=0][UDB=(1,4)][LB=1] 
Would route: (Signal \SPIM:BSPIM:rx_status_4\)
dpu@[Chip=0][UDB=(1,4)] right@[Chip=0][UDB=(0,4)][LB=1] 'inoutstatus_4' on status@[Chip=0][UDB=(1,5)] @ JackIdx=4 
Would route: (Signal \CapSense:Cmp_CH0\)
'out' on Comparator[0]@[Chip=0][FFB(Comparator,0)] @ JackIdx=2 right@[Chip=0][UDB=(0,4)][LB=1] 
Would route: (Signal \CapSense:MeasureCH0:pre_cmp_in_reg\)
right@[Chip=0][UDB=(0,4)][LB=1] right@[Chip=0][UDB=(0,4)][LB=1] 
Would route: (Signal \SPIM:BSPIM:rx_status_6\)
right@[Chip=0][UDB=(0,4)][LB=1] 'inoutstatus_6' on status@[Chip=0][UDB=(1,5)] @ JackIdx=6 
Would route: (Signal \SPIM:BSPIM:load_rx_data\)
right@[Chip=0][UDB=(0,4)][LB=1] dpu@[Chip=0][UDB=(1,4)] 'instatus_3' on status@[Chip=0][UDB=(1,4)] @ JackIdx=3 
Would route: (Signal \CapSense:Ioff_CH0\)
right@[Chip=0][UDB=(0,4)][LB=1] right@[Chip=0][UDB=(1,0)][LB=1] left@[Chip=0][UDB=(1,1)][LB=0] right@[Chip=0][UDB=(1,1)][LB=1] 'ioff' on VIDAC[0]@[Chip=0][FFB(VIDAC,0)] @ JackIdx=9 
Would route: (Signal \SPIM:BSPIM:cnt_enable\)
right@[Chip=0][UDB=(1,2)][LB=1] right@[Chip=0][UDB=(1,2)][LB=1] 
Would route: (Signal \CapSense:MeasureCH0:cs_addr_win_2\)
right@[Chip=0][UDB=(1,0)][LB=1] dpu@[Chip=0][UDB=(1,0)] 
Would route: (Signal \CapSense:MeasureCH0:cs_addr_win_1\)
right@[Chip=0][UDB=(1,2)][LB=1] dpu@[Chip=0][UDB=(1,0)] 
Would route: (Signal \CapSense:MeasureCH0:cs_addr_win_0\)
left@[Chip=0][UDB=(1,1)][LB=0] dpu@[Chip=0][UDB=(1,0)] 
Would route: (Signal \CapSense:MeasureCH0:zw0\)
dpu@[Chip=0][UDB=(1,0)] right@[Chip=0][UDB=(1,0)][LB=1] left@[Chip=0][UDB=(1,1)][LB=0] right@[Chip=0][UDB=(1,1)][LB=1] left@[Chip=0][UDB=(1,2)][LB=0] right@[Chip=0][UDB=(1,2)][LB=1] 
Would route: (Signal \CapSense:MeasureCH0:zw1\)
dpu@[Chip=0][UDB=(1,0)] right@[Chip=0][UDB=(1,0)][LB=1] left@[Chip=0][UDB=(1,1)][LB=0] right@[Chip=0][UDB=(1,1)][LB=1] left@[Chip=0][UDB=(1,2)][LB=0] right@[Chip=0][UDB=(1,2)][LB=1] 
Would route: (Signal \CapSense:MeasureCH0:wndState_2\)
left@[Chip=0][UDB=(1,2)][LB=0] right@[Chip=0][UDB=(1,0)][LB=1] left@[Chip=0][UDB=(1,1)][LB=0] right@[Chip=0][UDB=(1,1)][LB=1] left@[Chip=0][UDB=(1,2)][LB=0] right@[Chip=0][UDB=(1,2)][LB=1] 
Would route: (Signal \CapSense:MeasureCH0:wndState_0\)
left@[Chip=0][UDB=(1,2)][LB=0] right@[Chip=0][UDB=(1,0)][LB=1] left@[Chip=0][UDB=(1,1)][LB=0] right@[Chip=0][UDB=(1,1)][LB=1] left@[Chip=0][UDB=(1,2)][LB=0] right@[Chip=0][UDB=(1,2)][LB=1] 
Would route: (Signal \CapSense:MeasureCH0:cs_addr_cnt_2\)
right@[Chip=0][UDB=(1,0)][LB=1] dpu@[Chip=0][UDB=(1,1)] 
Would route: (Signal \CapSense:MeasureCH0:cs_addr_cnt_1\)
right@[Chip=0][UDB=(1,1)][LB=1] dpu@[Chip=0][UDB=(1,1)] 
Would route: (Signal \CapSense:MeasureCH0:cs_addr_cnt_0\)
left@[Chip=0][UDB=(1,1)][LB=0] dpu@[Chip=0][UDB=(1,1)] 
Would route: (Signal \CapSense:MeasureCH0:zc0\)
dpu@[Chip=0][UDB=(1,1)] right@[Chip=0][UDB=(1,1)][LB=1] 
Would route: (Signal \CapSense:MeasureCH0:zc1\)
dpu@[Chip=0][UDB=(1,1)] left@[Chip=0][UDB=(1,1)][LB=0] 
Would route: (Signal \SPIM:BSPIM:state_2\)
left@[Chip=0][UDB=(1,4)][LB=0] right@[Chip=0][UDB=(1,1)][LB=1] right@[Chip=0][UDB=(1,2)][LB=1] dpu@[Chip=0][UDB=(1,4)] left@[Chip=0][UDB=(1,4)][LB=0] right@[Chip=0][UDB=(1,4)][LB=1] 
Would route: (Signal \SPIM:BSPIM:state_1\)
left@[Chip=0][UDB=(1,4)][LB=0] right@[Chip=0][UDB=(1,1)][LB=1] right@[Chip=0][UDB=(1,2)][LB=1] dpu@[Chip=0][UDB=(1,4)] left@[Chip=0][UDB=(1,4)][LB=0] right@[Chip=0][UDB=(1,4)][LB=1] 
Would route: (Signal \SPIM:BSPIM:state_0\)
right@[Chip=0][UDB=(1,2)][LB=1] right@[Chip=0][UDB=(1,1)][LB=1] right@[Chip=0][UDB=(1,2)][LB=1] dpu@[Chip=0][UDB=(1,4)] left@[Chip=0][UDB=(1,4)][LB=0] right@[Chip=0][UDB=(1,4)][LB=1] 
Would route: (Signal \CapSense:MeasureCH0:wndState_1\)
left@[Chip=0][UDB=(1,2)][LB=0] left@[Chip=0][UDB=(1,2)][LB=0] 
Would route: (Signal \CapSense:Net_1603\)
left@[Chip=0][UDB=(1,2)][LB=0] left@[Chip=0][UDB=(1,2)][LB=0] 'input_1' on interrupt16@[Chip=0][IntrHod=(0)][IntrId=(16)] @ JackIdx=0 
Would route: (Signal \CapSense:ClockGen:control_2\)
'outcontrol_2' on control@[Chip=0][UDB=(0,2)] @ JackIdx=2 left@[Chip=0][UDB=(1,2)][LB=0] 
Would route: (Signal \SPIM:BSPIM:tx_status_1\)
dpu@[Chip=0][UDB=(1,4)] right@[Chip=0][UDB=(1,2)][LB=1] left@[Chip=0][UDB=(1,4)][LB=0] 'instatus_1' on status@[Chip=0][UDB=(1,4)] @ JackIdx=1 
Would route: (Signal \SPIM:BSPIM:mosi_from_dp\)
dpu@[Chip=0][UDB=(1,4)] right@[Chip=0][UDB=(1,4)][LB=1] 
Would route: (Signal \SPIM:BSPIM:tx_status_2\)
dpu@[Chip=0][UDB=(1,4)] 'instatus_2' on status@[Chip=0][UDB=(1,4)] @ JackIdx=2 
Would route: (Signal \SPIM:BSPIM:rx_status_5\)
dpu@[Chip=0][UDB=(1,4)] 'inoutstatus_5' on status@[Chip=0][UDB=(1,5)] @ JackIdx=5 
Would route: (Signal \SPIM:BSPIM:ld_ident\)
left@[Chip=0][UDB=(1,4)][LB=0] left@[Chip=0][UDB=(1,4)][LB=0] right@[Chip=0][UDB=(1,4)][LB=1] 
Would route: (Signal \SPIM:BSPIM:tx_status_0\)
right@[Chip=0][UDB=(1,4)][LB=1] 'instatus_0' on status@[Chip=0][UDB=(1,4)] @ JackIdx=0 
Would route: (Signal \SPIM:BSPIM:tx_status_4\)
right@[Chip=0][UDB=(1,4)][LB=1] 'inoutstatus_4' on status@[Chip=0][UDB=(1,4)] @ JackIdx=4 

Routed Successfully
Routing Results:
Net_13: Jack[1]@IO_4@[Chip=0][IOP=(1)][IoId=(4)] Jack[1]@IO_4@[Chip=0][IOP=(1)][IoId=(4)] dsi@[Chip=0][DSI=(1,0)]_dsi_bus[4(0)] Jack[191]@dsiswitch_top@[Chip=0][DSI=(1,0)][side=top] hchan_3[63(0)] Jack[2]@hchan_3@[Chip=0]_SegSwitch@[Chip=0][SegId=(63)] hchan_3[63(1)] Jack[2]@hchan_3@[Chip=0]_SegSwitch@[Chip=0][SegId=(159)] hchan_3[63(2)] Jack[2]@hchan_3@[Chip=0]_SegSwitch@[Chip=0][SegId=(255)] hchan_3[63(3)] Jack[2]@hchan_3@[Chip=0]_SegSwitch@[Chip=0][SegId=(351)] hchan_3[63(4)] Jack[79]@hvswitch@[Chip=0][UDB=(3,4)][side=left] vchan_4[9(3)] Jack[3]@vchan_4@[Chip=0]_SegSwitch@[Chip=0][SegId=(73)] vchan_4[9(2)] Jack[3]@vchan_4@[Chip=0]_SegSwitch@[Chip=0][SegId=(41)] vchan_4[9(1)] Jack[19]@hvswitch@[Chip=0][UDB=(1,4)][side=left] hchan_1[3(4)] Jack[131]@udbswitch@[Chip=0][UDB=(0,4)][side=top] udb_bus[36(0)] Jack[4]@dpu@[Chip=0][UDB=(1,4)] 
Net_13: 11
Net_11: Jack[14]@right@[Chip=0][UDB=(1,1)][LB=1] udb_bus[17(0)] Jack[193]@udbswitch@[Chip=0][UDB=(0,1)][side=top] hchan_1[65(1)] udb_bus[25(0)] Jack[6]@right@[Chip=0][UDB=(1,1)][LB=1] Jack[15]@right@[Chip=0][UDB=(1,1)][LB=1] udb_bus[16(0)] Jack[196]@udbswitch@[Chip=0][UDB=(0,1)][side=top] hchan_1[68(1)] Jack[3]@hchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(68)] hchan_1[68(0)] Jack[84]@hvswitch@[Chip=0][UDB=(1,0)][side=left] vchan_0[10(1)] Jack[2]@vchan_0@[Chip=0]_SegSwitch@[Chip=0][SegId=(42)] vchan_0[10(2)] Jack[2]@vchan_0@[Chip=0]_SegSwitch@[Chip=0][SegId=(74)] vchan_0[10(3)] Jack[92]@hvswitch@[Chip=0][UDB=(3,0)][side=left] hchan_3[76(0)] Jack[204]@dsiswitch_top@[Chip=0][DSI=(1,0)][side=top] dsi@[Chip=0][DSI=(1,0)]_dsi_bus[44(0)] Jack[4]@O_6_4_to_1_output_mux@[Chip=0][IOP=(1)][IoId=(6)][MuxId=(0)] ioport_1@[Chip=0][IOP=(1)]_port_bus[6(0)] Jack[0]@IO_6@[Chip=0][IOP=(1)][IoId=(6)] 
Net_11: 12
Net_10: Jack[14]@right@[Chip=0][UDB=(1,4)][LB=1] udb_bus[17(0)] Jack[190]@udbswitch@[Chip=0][UDB=(0,4)][side=top] hchan_1[62(4)] udb_bus[25(0)] Jack[6]@right@[Chip=0][UDB=(1,4)][LB=1] Jack[137]@udbswitch@[Chip=0][UDB=(0,4)][side=top] hchan_1[9(4)] Jack[3]@hchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(297)] hchan_1[9(3)] Jack[3]@hchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(201)] hchan_1[9(2)] Jack[3]@hchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(105)] hchan_1[9(1)] Jack[3]@hchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(9)] hchan_1[9(0)] Jack[25]@hvswitch@[Chip=0][UDB=(1,0)][side=left] vchan_0[11(1)] Jack[2]@vchan_0@[Chip=0]_SegSwitch@[Chip=0][SegId=(43)] vchan_0[11(2)] Jack[2]@vchan_0@[Chip=0]_SegSwitch@[Chip=0][SegId=(75)] vchan_0[11(3)] Jack[74]@hvswitch@[Chip=0][UDB=(3,0)][side=left] hchan_3[58(0)] Jack[186]@dsiswitch_top@[Chip=0][DSI=(1,0)][side=top] dsi@[Chip=0][DSI=(1,0)]_dsi_bus[47(0)] Jack[4]@O_7_4_to_1_output_mux@[Chip=0][IOP=(1)][IoId=(7)][MuxId=(0)] ioport_1@[Chip=0][IOP=(1)]_port_bus[7(0)] Jack[0]@IO_7@[Chip=0][IOP=(1)][IoId=(7)] 
Net_10: 14
Net_12: Jack[12]@right@[Chip=0][UDB=(1,1)][LB=1] udb_bus[19(0)] Jack[219]@udbswitch@[Chip=0][UDB=(0,1)][side=top] hchan_1[91(1)] udb_bus[24(0)] Jack[7]@right@[Chip=0][UDB=(1,1)][LB=1] Jack[181]@udbswitch@[Chip=0][UDB=(0,1)][side=top] hchan_1[53(1)] Jack[3]@hchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(53)] hchan_1[53(0)] Jack[69]@hvswitch@[Chip=0][UDB=(1,0)][side=left] vchan_0[0(1)] Jack[3]@vchan_0@[Chip=0]_SegSwitch@[Chip=0][SegId=(0)] vchan_0[0(0)] Jack[71]@hvswitch@[Chip=0][UDB=(0,0)][side=left] hchan_0[55(0)] Jack[183]@dsiswitch_top@[Chip=0][DSI=(0,0)][side=top] dsi@[Chip=0][DSI=(0,0)]_dsi_bus[47(0)] Jack[4]@O_7_4_to_1_output_mux@[Chip=0][IOP=(2)][IoId=(7)][MuxId=(0)] ioport_2@[Chip=0][IOP=(2)]_port_bus[7(0)] Jack[0]@IO_7@[Chip=0][IOP=(2)][IoId=(7)] 
Net_12: 10
\CapSense:ClockGen:cs_addr_1\: Jack[9]@dpu@[Chip=0][UDB=(0,1)] udb_bus[41(0)] Jack[217]@udbswitch@[Chip=0][UDB=(0,1)][side=top] hchan_1[89(1)] udb_bus[33(0)] Jack[1]@dpu@[Chip=0][UDB=(0,1)] 
\CapSense:ClockGen:cs_addr_1\: 3
\CapSense:ClockGen:inter_reset\: Jack[12]@left@[Chip=0][UDB=(0,2)][LB=0] udb_bus[12(0)] Jack[156]@udbswitch@[Chip=0][UDB=(0,2)][side=top] hchan_1[28(2)] Jack[44]@hvswitch@[Chip=0][UDB=(1,2)][side=left] vchan_2[6(1)] Jack[26]@hvswitch@[Chip=0][UDB=(1,2)][side=left] hchan_1[10(2)] Jack[138]@udbswitch@[Chip=0][UDB=(0,2)][side=top] udb_bus[33(0)] Jack[1]@dpu@[Chip=0][UDB=(1,2)] Jack[202]@udbswitch@[Chip=0][UDB=(0,2)][side=top] hchan_1[74(2)] Jack[90]@hvswitch@[Chip=0][UDB=(1,1)][side=right] vchan_1[24(1)] Jack[52]@hvswitch@[Chip=0][UDB=(1,1)][side=right] hchan_1[36(2)] Jack[164]@udbswitch@[Chip=0][UDB=(0,2)][side=top] udb_bus[45(0)] Jack[140]@udbswitch@[Chip=0][UDB=(0,2)][side=top] hchan_1[12(2)] udb_bus[2(0)] Jack[2]@left@[Chip=0][UDB=(0,2)][LB=0] Jack[28]@hvswitch@[Chip=0][UDB=(1,2)][side=left] vchan_2[4(1)] Jack[2]@vchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(36)] vchan_2[4(2)] Jack[56]@hvswitch@[Chip=0][UDB=(2,2)][side=left] hchan_2[40(2)] vchan_2[5(2)] Jack[3]@vchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(37)] vchan_2[5(1)] Jack[67]@hvswitch@[Chip=0][UDB=(1,2)][side=left] hchan_1[51(2)] Jack[179]@udbswitch@[Chip=0][UDB=(0,2)][side=top] udb_bus[60(0)] Jack[0]@cr@[Chip=0][UDB=(1,2)] udb_bus[34(0)] Jack[2]@dpu@[Chip=0][UDB=(0,2)] udb_bus[29(0)] Jack[215]@udbswitch@[Chip=0][UDB=(0,2)][side=top] hchan_1[87(2)] Jack[3]@hchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(183)] hchan_1[87(1)] Jack[215]@udbswitch@[Chip=0][UDB=(0,1)][side=top] udb_bus[37(0)] Jack[5]@dpu@[Chip=0][UDB=(0,1)] 
\CapSense:ClockGen:inter_reset\: 23
\CapSense:ClockGen:ppulse_equal\: Jack[6]@dpu@[Chip=0][UDB=(0,1)] udb_bus[38(0)] Jack[190]@udbswitch@[Chip=0][UDB=(0,1)][side=top] hchan_1[62(1)] udb_bus[5(0)] Jack[5]@left@[Chip=0][UDB=(1,1)][LB=0] 
\CapSense:ClockGen:ppulse_equal\: 3
\CapSense:ClockGen:ppulse_less\: Jack[7]@dpu@[Chip=0][UDB=(0,1)] udb_bus[39(0)] Jack[156]@udbswitch@[Chip=0][UDB=(0,1)][side=top] hchan_1[28(1)] udb_bus[0(0)] Jack[0]@left@[Chip=0][UDB=(1,1)][LB=0] 
\CapSense:ClockGen:ppulse_less\: 3
\CapSense:ClockGen:clock_detect_reg\: Jack[14]@left@[Chip=0][UDB=(0,2)][LB=0] udb_bus[14(0)] Jack[217]@udbswitch@[Chip=0][UDB=(0,2)][side=top] hchan_1[89(2)] udb_bus[33(0)] Jack[1]@dpu@[Chip=0][UDB=(0,2)] Jack[214]@udbswitch@[Chip=0][UDB=(0,2)][side=top] hchan_1[86(2)] udb_bus[37(0)] Jack[5]@dpu@[Chip=0][UDB=(1,2)] 
\CapSense:ClockGen:clock_detect_reg\: 5
\CapSense:PreChargeClk\: Jack[11]@dpu@[Chip=0][UDB=(0,2)] udb_bus[43(0)] Jack[205]@udbswitch@[Chip=0][UDB=(0,2)][side=top] hchan_1[77(2)] Jack[93]@hvswitch@[Chip=0][UDB=(1,1)][side=right] vchan_1[28(1)] Jack[3]@vchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(28)] vchan_1[28(0)] Jack[109]@hvswitch@[Chip=0][UDB=(0,1)][side=right] hchan_0[93(2)] Jack[2]@hchan_0@[Chip=0]_SegSwitch@[Chip=0][SegId=(285)] hchan_0[93(3)] Jack[221]@dsiswitch_top@[Chip=0][DSI=(0,3)][side=top] dsi@[Chip=0][DSI=(0,3)]_dsi_bus[55(0)] Jack[0]@CapSense[0]@[Chip=0][FFB(CapSense,0)] 
\CapSense:PreChargeClk\: 7
\CapSense:mrst\: Jack[15]@left@[Chip=0][UDB=(0,2)][LB=0] udb_bus[15(0)] Jack[174]@udbswitch@[Chip=0][UDB=(0,2)][side=top] hchan_1[46(2)] udb_bus[3(0)] Jack[3]@left@[Chip=0][UDB=(0,2)][LB=0] Jack[220]@udbswitch@[Chip=0][UDB=(0,2)][side=top] hchan_1[92(2)] udb_bus[4(0)] Jack[4]@left@[Chip=0][UDB=(1,2)][LB=0] 
\CapSense:mrst\: 5
\CapSense:ClockGen:control_1\: Jack[1]@control@[Chip=0][UDB=(0,2)] Jack[1]@control@[Chip=0][UDB=(0,2)] udb_bus[53(0)] Jack[136]@udbswitch@[Chip=0][UDB=(0,2)][side=top] hchan_1[8(2)] udb_bus[1(0)] Jack[1]@left@[Chip=0][UDB=(0,2)][LB=0] 
\CapSense:ClockGen:control_1\: 3
\CapSense:ClockGen:control_0\: Jack[0]@control@[Chip=0][UDB=(0,2)] Jack[0]@control@[Chip=0][UDB=(0,2)] udb_bus[52(0)] Jack[204]@udbswitch@[Chip=0][UDB=(0,2)][side=top] hchan_1[76(2)] udb_bus[8(0)] Jack[8]@left@[Chip=0][UDB=(0,2)][LB=0] 
\CapSense:ClockGen:control_0\: 3
\CapSense:ClockGen:tmp_ppulse_reg\: Jack[12]@left@[Chip=0][UDB=(1,1)][LB=0] udb_bus[12(0)] Jack[205]@udbswitch@[Chip=0][UDB=(0,1)][side=top] hchan_1[77(1)] Jack[93]@hvswitch@[Chip=0][UDB=(1,0)][side=right] vchan_0[18(1)] Jack[22]@hvswitch@[Chip=0][UDB=(1,0)][side=right] hchan_1[6(1)] Jack[134]@udbswitch@[Chip=0][UDB=(0,1)][side=top] udb_bus[49(0)] Jack[208]@udbswitch@[Chip=0][UDB=(0,1)][side=top] hchan_1[80(1)] udb_bus[6(0)] Jack[6]@left@[Chip=0][UDB=(1,1)][LB=0] Jack[203]@udbswitch@[Chip=0][UDB=(0,1)][side=top] hchan_1[75(1)] udb_bus[7(0)] Jack[176]@udbswitch@[Chip=0][UDB=(0,1)][side=top] hchan_1[48(1)] Jack[2]@hchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(144)] hchan_1[48(2)] Jack[176]@udbswitch@[Chip=0][UDB=(0,2)][side=top] udb_bus[7(0)] Jack[7]@left@[Chip=0][UDB=(0,2)][LB=0] 
\CapSense:ClockGen:tmp_ppulse_reg\: 12
\CapSense:ClockGen:tmp_ppulse_dly\: Jack[14]@left@[Chip=0][UDB=(1,1)][LB=0] udb_bus[14(0)] Jack[169]@udbswitch@[Chip=0][UDB=(0,1)][side=top] hchan_1[41(1)] Jack[2]@hchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(137)] hchan_1[41(2)] Jack[169]@udbswitch@[Chip=0][UDB=(0,2)][side=top] udb_bus[6(0)] Jack[6]@left@[Chip=0][UDB=(0,2)][LB=0] 
\CapSense:ClockGen:tmp_ppulse_dly\: 4
\CapSense:ClockGen:cstate_2\: Jack[13]@left@[Chip=0][UDB=(0,2)][LB=0] udb_bus[13(0)] Jack[208]@udbswitch@[Chip=0][UDB=(0,2)][side=top] hchan_1[80(2)] udb_bus[61(0)] Jack[141]@udbswitch@[Chip=0][UDB=(0,2)][side=top] hchan_1[13(2)] udb_bus[9(0)] Jack[9]@left@[Chip=0][UDB=(0,2)][LB=0] Jack[191]@udbswitch@[Chip=0][UDB=(0,2)][side=top] hchan_1[63(2)] Jack[3]@hchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(159)] hchan_1[63(1)] Jack[79]@hvswitch@[Chip=0][UDB=(1,0)][side=right] vchan_0[25(1)] Jack[2]@vchan_0@[Chip=0]_SegSwitch@[Chip=0][SegId=(57)] vchan_0[25(2)] Jack[26]@hvswitch@[Chip=0][UDB=(2,0)][side=right] hchan_2[10(1)] vchan_0[24(2)] Jack[3]@vchan_0@[Chip=0]_SegSwitch@[Chip=0][SegId=(56)] vchan_0[24(1)] Jack[32]@hvswitch@[Chip=0][UDB=(1,0)][side=right] hchan_1[16(1)] Jack[2]@hchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(112)] hchan_1[16(2)] Jack[144]@udbswitch@[Chip=0][UDB=(0,2)][side=top] udb_bus[9(0)] Jack[9]@left@[Chip=0][UDB=(1,2)][LB=0] 
\CapSense:ClockGen:cstate_2\: 15
\CapSense:DigitalClk\: Jack[7]@control@[Chip=0][UDB=(1,2)] Jack[7]@control@[Chip=0][UDB=(1,2)] udb_bus[59(0)] Jack[195]@udbswitch@[Chip=0][UDB=(0,2)][side=top] hchan_1[67(2)] udb_bus[8(0)] Jack[8]@left@[Chip=0][UDB=(1,2)][LB=0] Jack[133]@udbswitch@[Chip=0][UDB=(0,2)][side=top] hchan_1[5(2)] udb_bus[36(0)] Jack[170]@udbswitch@[Chip=0][UDB=(0,2)][side=top] hchan_1[42(2)] Jack[2]@hchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(234)] hchan_1[42(3)] Jack[2]@hchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(330)] hchan_1[42(4)] Jack[170]@udbswitch@[Chip=0][UDB=(0,4)][side=top] udb_bus[60(0)] Jack[0]@cr@[Chip=0][UDB=(0,4)] 
\CapSense:DigitalClk\: 9
\SPIM:BSPIM:count_6\: Jack[6]@control@[Chip=0][UDB=(0,4)] Jack[6]@control@[Chip=0][UDB=(0,4)] udb_bus[58(0)] Jack[159]@udbswitch@[Chip=0][UDB=(0,4)][side=top] hchan_1[31(4)] udb_bus[26(0)] Jack[5]@right@[Chip=0][UDB=(0,4)][LB=1] 
\SPIM:BSPIM:count_6\: 3
\SPIM:BSPIM:count_5\: Jack[5]@control@[Chip=0][UDB=(0,4)] Jack[5]@control@[Chip=0][UDB=(0,4)] udb_bus[57(0)] Jack[186]@udbswitch@[Chip=0][UDB=(0,4)][side=top] hchan_1[58(4)] udb_bus[22(0)] Jack[9]@right@[Chip=0][UDB=(0,4)][LB=1] 
\SPIM:BSPIM:count_5\: 3
\SPIM:BSPIM:count_4\: Jack[4]@control@[Chip=0][UDB=(0,4)] Jack[4]@control@[Chip=0][UDB=(0,4)] Jack[4]@control@[Chip=0][UDB=(0,4)] udb_bus[56(0)] Jack[171]@udbswitch@[Chip=0][UDB=(0,4)][side=top] hchan_1[43(4)] udb_bus[20(0)] Jack[11]@right@[Chip=0][UDB=(0,4)][LB=1] Jack[180]@udbswitch@[Chip=0][UDB=(0,4)][side=top] hchan_1[52(4)] udb_bus[11(0)] Jack[11]@left@[Chip=0][UDB=(1,4)][LB=0] udb_bus[24(0)] Jack[7]@right@[Chip=0][UDB=(1,4)][LB=1] 
\SPIM:BSPIM:count_4\: 6
\SPIM:BSPIM:count_3\: Jack[3]@control@[Chip=0][UDB=(0,4)] Jack[3]@control@[Chip=0][UDB=(0,4)] Jack[3]@control@[Chip=0][UDB=(0,4)] udb_bus[55(0)] Jack[152]@udbswitch@[Chip=0][UDB=(0,4)][side=top] hchan_1[24(4)] udb_bus[23(0)] Jack[8]@right@[Chip=0][UDB=(1,4)][LB=1] Jack[219]@udbswitch@[Chip=0][UDB=(0,4)][side=top] hchan_1[91(4)] udb_bus[0(0)] Jack[0]@left@[Chip=0][UDB=(1,4)][LB=0] Jack[179]@udbswitch@[Chip=0][UDB=(0,4)][side=top] hchan_1[51(4)] udb_bus[27(0)] Jack[4]@right@[Chip=0][UDB=(0,4)][LB=1] 
\SPIM:BSPIM:count_3\: 7
\SPIM:BSPIM:count_2\: Jack[2]@control@[Chip=0][UDB=(0,4)] Jack[2]@control@[Chip=0][UDB=(0,4)] Jack[2]@control@[Chip=0][UDB=(0,4)] udb_bus[54(0)] Jack[182]@udbswitch@[Chip=0][UDB=(0,4)][side=top] hchan_1[54(4)] udb_bus[6(0)] Jack[6]@left@[Chip=0][UDB=(1,4)][LB=0] udb_bus[30(0)] Jack[1]@right@[Chip=0][UDB=(1,4)][LB=1] Jack[158]@udbswitch@[Chip=0][UDB=(0,4)][side=top] hchan_1[30(4)] udb_bus[30(0)] Jack[1]@right@[Chip=0][UDB=(0,4)][LB=1] 
\SPIM:BSPIM:count_2\: 6
\SPIM:BSPIM:count_1\: Jack[1]@control@[Chip=0][UDB=(0,4)] Jack[1]@control@[Chip=0][UDB=(0,4)] udb_bus[53(0)] Jack[188]@udbswitch@[Chip=0][UDB=(0,4)][side=top] hchan_1[60(4)] udb_bus[21(0)] Jack[10]@right@[Chip=0][UDB=(1,4)][LB=1] Jack[164]@udbswitch@[Chip=0][UDB=(0,4)][side=top] hchan_1[36(4)] udb_bus[29(0)] Jack[2]@right@[Chip=0][UDB=(0,4)][LB=1] Jack[136]@udbswitch@[Chip=0][UDB=(0,4)][side=top] hchan_1[8(4)] Jack[24]@hvswitch@[Chip=0][UDB=(1,4)][side=left] vchan_4[10(1)] Jack[38]@hvswitch@[Chip=0][UDB=(1,4)][side=left] hchan_1[22(4)] Jack[150]@udbswitch@[Chip=0][UDB=(0,4)][side=top] udb_bus[8(0)] Jack[8]@left@[Chip=0][UDB=(1,4)][LB=0] 
\SPIM:BSPIM:count_1\: 9
\SPIM:BSPIM:count_0\: Jack[0]@control@[Chip=0][UDB=(0,4)] Jack[0]@control@[Chip=0][UDB=(0,4)] Jack[0]@control@[Chip=0][UDB=(0,4)] udb_bus[52(0)] Jack[173]@udbswitch@[Chip=0][UDB=(0,4)][side=top] hchan_1[45(4)] udb_bus[7(0)] Jack[7]@left@[Chip=0][UDB=(1,4)][LB=0] Jack[194]@udbswitch@[Chip=0][UDB=(0,4)][side=top] hchan_1[66(4)] udb_bus[20(0)] Jack[11]@right@[Chip=0][UDB=(1,4)][LB=1] udb_bus[28(0)] Jack[3]@right@[Chip=0][UDB=(0,4)][LB=1] 
\SPIM:BSPIM:count_0\: 6
\SPIM:BSPIM:rx_status_4\: Jack[8]@dpu@[Chip=0][UDB=(1,4)] udb_bus[40(0)] Jack[220]@udbswitch@[Chip=0][UDB=(0,4)][side=top] hchan_1[92(4)] udb_bus[23(0)] Jack[8]@right@[Chip=0][UDB=(0,4)][LB=1] Jack[2]@hchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(476)] hchan_1[92(5)] Jack[108]@hvswitch@[Chip=0][UDB=(1,5)][side=left] vchan_5[2(1)] Jack[62]@hvswitch@[Chip=0][UDB=(1,5)][side=left] hchan_1[46(5)] Jack[174]@udbswitch@[Chip=0][UDB=(0,5)][side=top] udb_bus[48(0)] Jack[4]@status@[Chip=0][UDB=(1,5)] 
\SPIM:BSPIM:rx_status_4\: 7
\CapSense:Cmp_CH0\: Jack[2]@Comparator[0]@[Chip=0][FFB(Comparator,0)] Jack[2]@Comparator[0]@[Chip=0][FFB(Comparator,0)] dsi@[Chip=0][DSI=(0,5)]_dsi_bus[18(0)] Jack[161]@dsiswitch_top@[Chip=0][DSI=(0,5)][side=top] hchan_0[33(5)] Jack[3]@hchan_0@[Chip=0]_SegSwitch@[Chip=0][SegId=(417)] hchan_0[33(4)] Jack[49]@hvswitch@[Chip=0][UDB=(0,3)][side=right] vchan_3[28(0)] Jack[2]@vchan_3@[Chip=0]_SegSwitch@[Chip=0][SegId=(28)] vchan_3[28(1)] Jack[23]@hvswitch@[Chip=0][UDB=(1,3)][side=right] hchan_1[7(4)] Jack[135]@udbswitch@[Chip=0][UDB=(0,4)][side=top] udb_bus[21(0)] Jack[10]@right@[Chip=0][UDB=(0,4)][LB=1] 
\CapSense:Cmp_CH0\: 7
\CapSense:MeasureCH0:pre_cmp_in_reg\: Jack[15]@right@[Chip=0][UDB=(0,4)][LB=1] udb_bus[16(0)] Jack[128]@udbswitch@[Chip=0][UDB=(0,4)][side=top] hchan_1[0(4)] udb_bus[31(0)] Jack[0]@right@[Chip=0][UDB=(0,4)][LB=1] 
\CapSense:MeasureCH0:pre_cmp_in_reg\: 3
\SPIM:BSPIM:rx_status_6\: Jack[13]@right@[Chip=0][UDB=(0,4)][LB=1] udb_bus[18(0)] Jack[212]@udbswitch@[Chip=0][UDB=(0,4)][side=top] hchan_1[84(4)] Jack[2]@hchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(468)] hchan_1[84(5)] Jack[212]@udbswitch@[Chip=0][UDB=(0,5)][side=top] udb_bus[50(0)] Jack[6]@status@[Chip=0][UDB=(1,5)] 
\SPIM:BSPIM:rx_status_6\: 4
\SPIM:BSPIM:load_rx_data\: Jack[14]@right@[Chip=0][UDB=(0,4)][LB=1] udb_bus[17(0)] Jack[193]@udbswitch@[Chip=0][UDB=(0,4)][side=top] hchan_1[65(4)] Jack[81]@hvswitch@[Chip=0][UDB=(1,4)][side=left] vchan_4[4(1)] Jack[20]@hvswitch@[Chip=0][UDB=(1,4)][side=left] hchan_1[4(4)] Jack[132]@udbswitch@[Chip=0][UDB=(0,4)][side=top] udb_bus[47(0)] Jack[3]@status@[Chip=0][UDB=(1,4)] udb_bus[63(0)] Jack[199]@udbswitch@[Chip=0][UDB=(0,4)][side=top] hchan_1[71(4)] Jack[87]@hvswitch@[Chip=0][UDB=(1,4)][side=left] vchan_4[7(1)] Jack[73]@hvswitch@[Chip=0][UDB=(1,4)][side=left] hchan_1[57(4)] Jack[185]@udbswitch@[Chip=0][UDB=(0,4)][side=top] udb_bus[37(0)] Jack[5]@dpu@[Chip=0][UDB=(1,4)] 
\SPIM:BSPIM:load_rx_data\: 10
\CapSense:Ioff_CH0\: Jack[12]@right@[Chip=0][UDB=(0,4)][LB=1] udb_bus[19(0)] Jack[218]@udbswitch@[Chip=0][UDB=(0,4)][side=top] hchan_1[90(4)] Jack[2]@hchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(474)] hchan_1[90(5)] Jack[106]@hvswitch@[Chip=0][UDB=(1,4)][side=right] vchan_4[21(1)] Jack[3]@vchan_4@[Chip=0]_SegSwitch@[Chip=0][SegId=(21)] vchan_4[21(0)] Jack[103]@hvswitch@[Chip=0][UDB=(0,4)][side=right] hchan_0[87(5)] Jack[215]@dsiswitch_top@[Chip=0][DSI=(0,5)][side=top] dsi@[Chip=0][DSI=(0,5)]_dsi_bus[28(0)] Jack[9]@VIDAC[0]@[Chip=0][FFB(VIDAC,0)] Jack[140]@dsiswitch_top@[Chip=0][DSI=(0,5)][side=top] hchan_0[12(5)] Jack[3]@hchan_0@[Chip=0]_SegSwitch@[Chip=0][SegId=(396)] hchan_0[12(4)] Jack[3]@hchan_0@[Chip=0]_SegSwitch@[Chip=0][SegId=(300)] hchan_0[12(3)] Jack[3]@hchan_0@[Chip=0]_SegSwitch@[Chip=0][SegId=(204)] hchan_0[12(2)] Jack[3]@hchan_0@[Chip=0]_SegSwitch@[Chip=0][SegId=(108)] hchan_0[12(1)] Jack[28]@hvswitch@[Chip=0][UDB=(0,0)][side=right] vchan_0[27(0)] Jack[2]@vchan_0@[Chip=0]_SegSwitch@[Chip=0][SegId=(27)] vchan_0[27(1)] Jack[74]@hvswitch@[Chip=0][UDB=(1,0)][side=right] hchan_1[58(1)] Jack[186]@udbswitch@[Chip=0][UDB=(0,1)][side=top] udb_bus[22(0)] Jack[9]@right@[Chip=0][UDB=(1,1)][LB=1] udb_bus[2(0)] Jack[2]@left@[Chip=0][UDB=(1,1)][LB=0] Jack[102]@hvswitch@[Chip=0][UDB=(1,0)][side=right] hchan_1[86(1)] Jack[3]@hchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(86)] hchan_1[86(0)] Jack[214]@udbswitch@[Chip=0][UDB=(0,0)][side=top] udb_bus[29(0)] Jack[2]@right@[Chip=0][UDB=(1,0)][LB=1] 
\CapSense:Ioff_CH0\: 20
\SPIM:BSPIM:cnt_enable\: Jack[12]@right@[Chip=0][UDB=(1,2)][LB=1] udb_bus[19(0)] Jack[181]@udbswitch@[Chip=0][UDB=(0,2)][side=top] hchan_1[53(2)] udb_bus[27(0)] Jack[4]@right@[Chip=0][UDB=(1,2)][LB=1] Jack[2]@hchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(245)] hchan_1[53(3)] Jack[2]@hchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(341)] hchan_1[53(4)] Jack[181]@udbswitch@[Chip=0][UDB=(0,4)][side=top] udb_bus[51(0)] Jack[7]@status@[Chip=0][UDB=(0,4)] 
\SPIM:BSPIM:cnt_enable\: 6
\CapSense:MeasureCH0:cs_addr_win_2\: Jack[13]@right@[Chip=0][UDB=(1,0)][LB=1] udb_bus[18(0)] Jack[187]@udbswitch@[Chip=0][UDB=(0,0)][side=top] hchan_1[59(0)] udb_bus[37(0)] Jack[5]@dpu@[Chip=0][UDB=(1,0)] 
\CapSense:MeasureCH0:cs_addr_win_2\: 3
\CapSense:MeasureCH0:cs_addr_win_1\: Jack[13]@right@[Chip=0][UDB=(1,2)][LB=1] udb_bus[18(0)] Jack[216]@udbswitch@[Chip=0][UDB=(0,2)][side=top] hchan_1[88(2)] Jack[3]@hchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(184)] hchan_1[88(1)] Jack[3]@hchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(88)] hchan_1[88(0)] Jack[216]@udbswitch@[Chip=0][UDB=(0,0)][side=top] udb_bus[33(0)] Jack[1]@dpu@[Chip=0][UDB=(1,0)] 
\CapSense:MeasureCH0:cs_addr_win_1\: 5
\CapSense:MeasureCH0:cs_addr_win_0\: Jack[15]@left@[Chip=0][UDB=(1,1)][LB=0] udb_bus[15(0)] Jack[175]@udbswitch@[Chip=0][UDB=(0,1)][side=top] hchan_1[47(1)] Jack[3]@hchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(47)] hchan_1[47(0)] Jack[175]@udbswitch@[Chip=0][UDB=(0,0)][side=top] udb_bus[32(0)] Jack[0]@dpu@[Chip=0][UDB=(1,0)] 
\CapSense:MeasureCH0:cs_addr_win_0\: 4
\CapSense:MeasureCH0:zw0\: Jack[7]@dpu@[Chip=0][UDB=(1,0)] udb_bus[39(0)] Jack[152]@udbswitch@[Chip=0][UDB=(0,0)][side=top] hchan_1[24(0)] udb_bus[23(0)] Jack[8]@right@[Chip=0][UDB=(1,0)][LB=1] Jack[8]@dpu@[Chip=0][UDB=(1,0)] udb_bus[40(0)] Jack[220]@udbswitch@[Chip=0][UDB=(0,0)][side=top] hchan_1[92(0)] Jack[2]@hchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(92)] hchan_1[92(1)] Jack[220]@udbswitch@[Chip=0][UDB=(0,1)][side=top] udb_bus[4(0)] Jack[4]@left@[Chip=0][UDB=(1,1)][LB=0] Jack[6]@dpu@[Chip=0][UDB=(1,0)] udb_bus[38(0)] Jack[206]@udbswitch@[Chip=0][UDB=(0,0)][side=top] hchan_1[78(0)] Jack[2]@hchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(78)] hchan_1[78(1)] Jack[206]@udbswitch@[Chip=0][UDB=(0,1)][side=top] udb_bus[30(0)] Jack[1]@right@[Chip=0][UDB=(1,1)][LB=1] Jack[158]@udbswitch@[Chip=0][UDB=(0,0)][side=top] hchan_1[30(0)] Jack[2]@hchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(30)] hchan_1[30(1)] Jack[2]@hchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(126)] hchan_1[30(2)] Jack[158]@udbswitch@[Chip=0][UDB=(0,2)][side=top] udb_bus[30(0)] Jack[186]@udbswitch@[Chip=0][UDB=(0,2)][side=top] hchan_1[58(2)] udb_bus[2(0)] Jack[2]@left@[Chip=0][UDB=(1,2)][LB=0] Jack[2]@hchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(24)] hchan_1[24(1)] Jack[2]@hchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(120)] hchan_1[24(2)] Jack[152]@udbswitch@[Chip=0][UDB=(0,2)][side=top] udb_bus[31(0)] Jack[0]@right@[Chip=0][UDB=(1,2)][LB=1] 
\CapSense:MeasureCH0:zw0\: 20
\CapSense:MeasureCH0:zw1\: Jack[10]@dpu@[Chip=0][UDB=(1,0)] udb_bus[42(0)] Jack[139]@udbswitch@[Chip=0][UDB=(0,0)][side=top] hchan_1[11(0)] udb_bus[21(0)] Jack[10]@right@[Chip=0][UDB=(1,0)][LB=1] Jack[11]@dpu@[Chip=0][UDB=(1,0)] udb_bus[43(0)] Jack[177]@udbswitch@[Chip=0][UDB=(0,0)][side=top] hchan_1[49(0)] Jack[2]@hchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(49)] hchan_1[49(1)] Jack[177]@udbswitch@[Chip=0][UDB=(0,1)][side=top] udb_bus[11(0)] Jack[11]@left@[Chip=0][UDB=(1,1)][LB=0] Jack[211]@udbswitch@[Chip=0][UDB=(0,0)][side=top] hchan_1[83(0)] Jack[2]@hchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(83)] hchan_1[83(1)] Jack[2]@hchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(179)] hchan_1[83(2)] Jack[211]@udbswitch@[Chip=0][UDB=(0,2)][side=top] udb_bus[21(0)] Jack[10]@right@[Chip=0][UDB=(1,2)][LB=1] Jack[202]@udbswitch@[Chip=0][UDB=(0,0)][side=top] hchan_1[74(0)] Jack[2]@hchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(74)] hchan_1[74(1)] Jack[202]@udbswitch@[Chip=0][UDB=(0,1)][side=top] udb_bus[60(0)] Jack[147]@udbswitch@[Chip=0][UDB=(0,1)][side=top] hchan_1[19(1)] udb_bus[23(0)] Jack[8]@right@[Chip=0][UDB=(1,1)][LB=1] Jack[99]@hvswitch@[Chip=0][UDB=(1,1)][side=right] vchan_1[27(1)] Jack[107]@hvswitch@[Chip=0][UDB=(1,1)][side=right] hchan_1[91(2)] Jack[219]@udbswitch@[Chip=0][UDB=(0,2)][side=top] udb_bus[0(0)] Jack[0]@left@[Chip=0][UDB=(1,2)][LB=0] 
\CapSense:MeasureCH0:zw1\: 19
\CapSense:MeasureCH0:wndState_2\: Jack[15]@left@[Chip=0][UDB=(1,2)][LB=0] udb_bus[15(0)] Jack[178]@udbswitch@[Chip=0][UDB=(0,2)][side=top] hchan_1[50(2)] Jack[3]@hchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(146)] hchan_1[50(1)] Jack[3]@hchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(50)] hchan_1[50(0)] Jack[178]@udbswitch@[Chip=0][UDB=(0,0)][side=top] udb_bus[27(0)] Jack[4]@right@[Chip=0][UDB=(1,0)][LB=1] Jack[2]@hchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(242)] hchan_1[50(3)] Jack[66]@hvswitch@[Chip=0][UDB=(1,3)][side=left] vchan_3[11(1)] Jack[3]@vchan_3@[Chip=0]_SegSwitch@[Chip=0][SegId=(11)] vchan_3[11(0)] Jack[25]@hvswitch@[Chip=0][UDB=(0,3)][side=left] hchan_0[9(3)] Jack[25]@hvswitch@[Chip=0][UDB=(0,2)][side=right] vchan_2[20(0)] Jack[2]@vchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(20)] vchan_2[20(1)] Jack[47]@hvswitch@[Chip=0][UDB=(1,2)][side=right] hchan_1[31(3)] Jack[3]@hchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(223)] hchan_1[31(2)] Jack[159]@udbswitch@[Chip=0][UDB=(0,2)][side=top] udb_bus[26(0)] Jack[5]@right@[Chip=0][UDB=(1,2)][LB=1] Jack[20]@hvswitch@[Chip=0][UDB=(1,2)][side=right] hchan_1[4(3)] Jack[3]@hchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(196)] hchan_1[4(2)] Jack[3]@hchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(100)] hchan_1[4(1)] Jack[132]@udbswitch@[Chip=0][UDB=(0,1)][side=top] udb_bus[27(0)] Jack[4]@right@[Chip=0][UDB=(1,1)][LB=1] Jack[63]@hvswitch@[Chip=0][UDB=(1,2)][side=right] hchan_1[47(3)] Jack[3]@hchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(239)] hchan_1[47(2)] Jack[175]@udbswitch@[Chip=0][UDB=(0,2)][side=top] udb_bus[7(0)] Jack[7]@left@[Chip=0][UDB=(1,2)][LB=0] Jack[92]@hvswitch@[Chip=0][UDB=(0,2)][side=right] hchan_0[76(3)] Jack[3]@hchan_0@[Chip=0]_SegSwitch@[Chip=0][SegId=(268)] hchan_0[76(2)] Jack[3]@hchan_0@[Chip=0]_SegSwitch@[Chip=0][SegId=(172)] hchan_0[76(1)] Jack[92]@hvswitch@[Chip=0][UDB=(0,1)][side=left] vchan_1[10(0)] Jack[2]@vchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(10)] vchan_1[10(1)] Jack[29]@hvswitch@[Chip=0][UDB=(1,1)][side=left] hchan_1[13(1)] Jack[141]@udbswitch@[Chip=0][UDB=(0,1)][side=top] udb_bus[9(0)] Jack[9]@left@[Chip=0][UDB=(1,1)][LB=0] 
\CapSense:MeasureCH0:wndState_2\: 28
\CapSense:MeasureCH0:wndState_0\: Jack[12]@left@[Chip=0][UDB=(1,2)][LB=0] udb_bus[12(0)] Jack[194]@udbswitch@[Chip=0][UDB=(0,2)][side=top] hchan_1[66(2)] udb_bus[20(0)] Jack[11]@right@[Chip=0][UDB=(1,2)][LB=1] Jack[157]@udbswitch@[Chip=0][UDB=(0,2)][side=top] hchan_1[29(2)] Jack[45]@hvswitch@[Chip=0][UDB=(1,2)][side=left] vchan_2[14(1)] Jack[2]@vchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(46)] vchan_2[14(2)] Jack[2]@vchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(78)] vchan_2[14(3)] Jack[27]@hvswitch@[Chip=0][UDB=(3,2)][side=left] hchan_3[11(2)] Jack[3]@hchan_3@[Chip=0]_SegSwitch@[Chip=0][SegId=(107)] hchan_3[11(1)] Jack[3]@hchan_3@[Chip=0]_SegSwitch@[Chip=0][SegId=(11)] hchan_3[11(0)] Jack[27]@hvswitch@[Chip=0][UDB=(3,0)][side=left] vchan_0[14(3)] Jack[3]@vchan_0@[Chip=0]_SegSwitch@[Chip=0][SegId=(78)] vchan_0[14(2)] Jack[3]@vchan_0@[Chip=0]_SegSwitch@[Chip=0][SegId=(46)] vchan_0[14(1)] Jack[86]@hvswitch@[Chip=0][UDB=(1,0)][side=left] hchan_1[70(0)] Jack[198]@udbswitch@[Chip=0][UDB=(0,0)][side=top] udb_bus[28(0)] Jack[3]@right@[Chip=0][UDB=(1,0)][LB=1] Jack[27]@hvswitch@[Chip=0][UDB=(3,1)][side=right] vchan_1[17(3)] Jack[3]@vchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(81)] vchan_1[17(2)] Jack[3]@vchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(49)] vchan_1[17(1)] Jack[55]@hvswitch@[Chip=0][UDB=(1,1)][side=right] hchan_1[39(2)] Jack[167]@udbswitch@[Chip=0][UDB=(0,2)][side=top] udb_bus[10(0)] Jack[10]@left@[Chip=0][UDB=(1,2)][LB=0] Jack[27]@hvswitch@[Chip=0][UDB=(3,0)][side=right] vchan_0[31(3)] Jack[3]@vchan_0@[Chip=0]_SegSwitch@[Chip=0][SegId=(95)] vchan_0[31(2)] Jack[3]@vchan_0@[Chip=0]_SegSwitch@[Chip=0][SegId=(63)] vchan_0[31(1)] Jack[71]@hvswitch@[Chip=0][UDB=(1,0)][side=right] hchan_1[55(1)] Jack[183]@udbswitch@[Chip=0][UDB=(0,1)][side=top] udb_bus[10(0)] Jack[10]@left@[Chip=0][UDB=(1,1)][LB=0] Jack[139]@dsiswitch_top@[Chip=0][DSI=(1,1)][side=top] dsi@[Chip=0][DSI=(1,1)]_dsi_bus[52(0)] Jack[222]@dsiswitch_top@[Chip=0][DSI=(1,1)][side=top] hchan_3[94(1)] Jack[110]@hvswitch@[Chip=0][UDB=(3,0)][side=right] vchan_0[16(3)] Jack[3]@vchan_0@[Chip=0]_SegSwitch@[Chip=0][SegId=(80)] vchan_0[16(2)] Jack[3]@vchan_0@[Chip=0]_SegSwitch@[Chip=0][SegId=(48)] vchan_0[16(1)] Jack[16]@hvswitch@[Chip=0][UDB=(1,0)][side=right] hchan_1[0(1)] Jack[128]@udbswitch@[Chip=0][UDB=(0,1)][side=top] udb_bus[31(0)] Jack[0]@right@[Chip=0][UDB=(1,1)][LB=1] 
\CapSense:MeasureCH0:wndState_0\: 32
\CapSense:MeasureCH0:cs_addr_cnt_2\: Jack[15]@right@[Chip=0][UDB=(1,0)][LB=1] udb_bus[16(0)] Jack[131]@udbswitch@[Chip=0][UDB=(0,0)][side=top] hchan_1[3(0)] Jack[2]@hchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(3)] hchan_1[3(1)] Jack[131]@udbswitch@[Chip=0][UDB=(0,1)][side=top] udb_bus[36(0)] Jack[4]@dpu@[Chip=0][UDB=(1,1)] 
\CapSense:MeasureCH0:cs_addr_cnt_2\: 4
\CapSense:MeasureCH0:cs_addr_cnt_1\: Jack[13]@right@[Chip=0][UDB=(1,1)][LB=1] udb_bus[18(0)] Jack[187]@udbswitch@[Chip=0][UDB=(0,1)][side=top] hchan_1[59(1)] udb_bus[37(0)] Jack[5]@dpu@[Chip=0][UDB=(1,1)] 
\CapSense:MeasureCH0:cs_addr_cnt_1\: 3
\CapSense:MeasureCH0:cs_addr_cnt_0\: Jack[13]@left@[Chip=0][UDB=(1,1)][LB=0] udb_bus[13(0)] Jack[188]@udbswitch@[Chip=0][UDB=(0,1)][side=top] hchan_1[60(1)] udb_bus[5(0)] Jack[160]@udbswitch@[Chip=0][UDB=(0,1)][side=top] hchan_1[32(1)] udb_bus[34(0)] Jack[2]@dpu@[Chip=0][UDB=(1,1)] 
\CapSense:MeasureCH0:cs_addr_cnt_0\: 5
\CapSense:MeasureCH0:zc0\: Jack[6]@dpu@[Chip=0][UDB=(1,1)] udb_bus[38(0)] Jack[162]@udbswitch@[Chip=0][UDB=(0,1)][side=top] hchan_1[34(1)] udb_bus[26(0)] Jack[5]@right@[Chip=0][UDB=(1,1)][LB=1] 
\CapSense:MeasureCH0:zc0\: 3
\CapSense:MeasureCH0:zc1\: Jack[7]@dpu@[Chip=0][UDB=(1,1)] udb_bus[39(0)] Jack[149]@udbswitch@[Chip=0][UDB=(0,1)][side=top] hchan_1[21(1)] udb_bus[3(0)] Jack[3]@left@[Chip=0][UDB=(1,1)][LB=0] 
\CapSense:MeasureCH0:zc1\: 3
\SPIM:BSPIM:state_2\: Jack[15]@left@[Chip=0][UDB=(1,4)][LB=0] udb_bus[15(0)] Jack[221]@udbswitch@[Chip=0][UDB=(0,4)][side=top] hchan_1[93(4)] Jack[109]@hvswitch@[Chip=0][UDB=(1,3)][side=right] vchan_3[19(1)] Jack[30]@hvswitch@[Chip=0][UDB=(1,3)][side=right] hchan_1[14(4)] Jack[142]@udbswitch@[Chip=0][UDB=(0,4)][side=top] udb_bus[29(0)] Jack[2]@right@[Chip=0][UDB=(1,4)][LB=1] Jack[223]@udbswitch@[Chip=0][UDB=(0,4)][side=top] hchan_1[95(4)] Jack[111]@hvswitch@[Chip=0][UDB=(1,4)][side=left] vchan_4[8(1)] Jack[97]@hvswitch@[Chip=0][UDB=(1,4)][side=left] hchan_1[81(4)] Jack[209]@udbswitch@[Chip=0][UDB=(0,4)][side=top] udb_bus[49(0)] Jack[189]@udbswitch@[Chip=0][UDB=(0,4)][side=top] hchan_1[61(4)] udb_bus[9(0)] Jack[9]@left@[Chip=0][UDB=(1,4)][LB=0] Jack[3]@hchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(349)] hchan_1[61(3)] Jack[3]@hchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(253)] hchan_1[61(2)] Jack[77]@hvswitch@[Chip=0][UDB=(1,2)][side=left] vchan_2[1(1)] Jack[94]@hvswitch@[Chip=0][UDB=(1,2)][side=left] hchan_1[78(2)] Jack[206]@udbswitch@[Chip=0][UDB=(0,2)][side=top] udb_bus[30(0)] Jack[1]@right@[Chip=0][UDB=(1,2)][LB=1] Jack[17]@hvswitch@[Chip=0][UDB=(1,2)][side=left] hchan_1[1(2)] Jack[3]@hchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(97)] hchan_1[1(1)] Jack[129]@udbswitch@[Chip=0][UDB=(0,1)][side=top] udb_bus[20(0)] Jack[11]@right@[Chip=0][UDB=(1,1)][LB=1] Jack[175]@udbswitch@[Chip=0][UDB=(0,4)][side=top] hchan_1[47(4)] udb_bus[32(0)] Jack[0]@dpu@[Chip=0][UDB=(1,4)] 
\SPIM:BSPIM:state_2\: 21
\SPIM:BSPIM:state_1\: Jack[12]@left@[Chip=0][UDB=(1,4)][LB=0] udb_bus[12(0)] Jack[146]@udbswitch@[Chip=0][UDB=(0,4)][side=top] hchan_1[18(4)] udb_bus[3(0)] Jack[3]@left@[Chip=0][UDB=(1,4)][LB=0] Jack[205]@udbswitch@[Chip=0][UDB=(0,4)][side=top] hchan_1[77(4)] Jack[3]@hchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(365)] hchan_1[77(3)] Jack[93]@hvswitch@[Chip=0][UDB=(1,2)][side=right] vchan_2[19(1)] Jack[39]@hvswitch@[Chip=0][UDB=(1,2)][side=right] hchan_1[23(3)] Jack[3]@hchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(215)] hchan_1[23(2)] Jack[151]@udbswitch@[Chip=0][UDB=(0,2)][side=top] udb_bus[23(0)] Jack[8]@right@[Chip=0][UDB=(1,2)][LB=1] Jack[3]@vchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(19)] vchan_2[19(0)] Jack[21]@hvswitch@[Chip=0][UDB=(0,2)][side=right] hchan_0[5(3)] Jack[133]@dsiswitch_top@[Chip=0][DSI=(0,3)][side=top] dsi@[Chip=0][DSI=(0,3)]_dsi_bus[53(0)] Jack[156]@dsiswitch_top@[Chip=0][DSI=(0,3)][side=top] hchan_0[28(3)] Jack[2]@hchan_0@[Chip=0]_SegSwitch@[Chip=0][SegId=(316)] hchan_0[28(4)] Jack[156]@dsiswitch_top@[Chip=0][DSI=(0,4)][side=top] dsi@[Chip=0][DSI=(0,4)]_dsi_bus[12(0)] Jack[188]@dsiswitch_top@[Chip=0][DSI=(0,4)][side=top] hchan_0[60(4)] Jack[76]@hvswitch@[Chip=0][UDB=(0,3)][side=right] vchan_3[16(0)] Jack[2]@vchan_3@[Chip=0]_SegSwitch@[Chip=0][SegId=(16)] vchan_3[16(1)] Jack[54]@hvswitch@[Chip=0][UDB=(1,3)][side=right] hchan_1[38(4)] Jack[166]@udbswitch@[Chip=0][UDB=(0,4)][side=top] udb_bus[33(0)] Jack[1]@dpu@[Chip=0][UDB=(1,4)] udb_bus[28(0)] Jack[3]@right@[Chip=0][UDB=(1,4)][LB=1] Jack[221]@udbswitch@[Chip=0][UDB=(0,2)][side=top] hchan_1[93(2)] udb_bus[4(0)] Jack[218]@udbswitch@[Chip=0][UDB=(0,2)][side=top] hchan_1[90(2)] Jack[3]@hchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(186)] hchan_1[90(1)] Jack[218]@udbswitch@[Chip=0][UDB=(0,1)][side=top] udb_bus[28(0)] Jack[3]@right@[Chip=0][UDB=(1,1)][LB=1] 
\SPIM:BSPIM:state_1\: 26
\SPIM:BSPIM:state_0\: Jack[14]@right@[Chip=0][UDB=(1,2)][LB=1] udb_bus[17(0)] Jack[193]@udbswitch@[Chip=0][UDB=(0,2)][side=top] hchan_1[65(2)] udb_bus[25(0)] Jack[145]@udbswitch@[Chip=0][UDB=(0,2)][side=top] hchan_1[17(2)] udb_bus[22(0)] Jack[9]@right@[Chip=0][UDB=(1,2)][LB=1] Jack[207]@udbswitch@[Chip=0][UDB=(0,2)][side=top] hchan_1[79(2)] Jack[3]@hchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(175)] hchan_1[79(1)] Jack[207]@udbswitch@[Chip=0][UDB=(0,1)][side=top] udb_bus[34(0)] Jack[140]@udbswitch@[Chip=0][UDB=(0,1)][side=top] hchan_1[12(1)] udb_bus[61(0)] Jack[209]@udbswitch@[Chip=0][UDB=(0,1)][side=top] hchan_1[81(1)] udb_bus[21(0)] Jack[10]@right@[Chip=0][UDB=(1,1)][LB=1] Jack[210]@udbswitch@[Chip=0][UDB=(0,2)][side=top] hchan_1[82(2)] Jack[2]@hchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(274)] hchan_1[82(3)] Jack[2]@hchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(370)] hchan_1[82(4)] Jack[210]@udbswitch@[Chip=0][UDB=(0,4)][side=top] udb_bus[26(0)] Jack[5]@right@[Chip=0][UDB=(1,4)][LB=1] Jack[15]@right@[Chip=0][UDB=(1,2)][LB=1] udb_bus[16(0)] Jack[172]@udbswitch@[Chip=0][UDB=(0,2)][side=top] hchan_1[44(2)] Jack[2]@hchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(236)] hchan_1[44(3)] Jack[2]@hchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(332)] hchan_1[44(4)] Jack[172]@udbswitch@[Chip=0][UDB=(0,4)][side=top] udb_bus[7(0)] Jack[147]@udbswitch@[Chip=0][UDB=(0,4)][side=top] hchan_1[19(4)] udb_bus[35(0)] Jack[3]@dpu@[Chip=0][UDB=(1,4)] Jack[165]@udbswitch@[Chip=0][UDB=(0,2)][side=top] hchan_1[37(2)] Jack[2]@hchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(229)] hchan_1[37(3)] Jack[2]@hchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(325)] hchan_1[37(4)] Jack[165]@udbswitch@[Chip=0][UDB=(0,4)][side=top] udb_bus[2(0)] Jack[2]@left@[Chip=0][UDB=(1,4)][LB=0] 
\SPIM:BSPIM:state_0\: 27
\CapSense:MeasureCH0:wndState_1\: Jack[14]@left@[Chip=0][UDB=(1,2)][LB=0] udb_bus[14(0)] Jack[184]@udbswitch@[Chip=0][UDB=(0,2)][side=top] hchan_1[56(2)] udb_bus[6(0)] Jack[6]@left@[Chip=0][UDB=(1,2)][LB=0] 
\CapSense:MeasureCH0:wndState_1\: 3
\CapSense:Net_1603\: Jack[13]@left@[Chip=0][UDB=(1,2)][LB=0] udb_bus[13(0)] Jack[163]@udbswitch@[Chip=0][UDB=(0,2)][side=top] hchan_1[35(2)] udb_bus[5(0)] Jack[5]@left@[Chip=0][UDB=(1,2)][LB=0] Jack[3]@hchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(131)] hchan_1[35(1)] Jack[51]@hvswitch@[Chip=0][UDB=(1,1)][side=left] vchan_1[15(1)] Jack[33]@hvswitch@[Chip=0][UDB=(1,1)][side=left] hchan_1[17(1)] Jack[33]@hvswitch@[Chip=0][UDB=(1,0)][side=right] vchan_0[17(1)] Jack[2]@vchan_0@[Chip=0]_SegSwitch@[Chip=0][SegId=(49)] vchan_0[17(2)] Jack[2]@vchan_0@[Chip=0]_SegSwitch@[Chip=0][SegId=(81)] vchan_0[17(3)] Jack[33]@hvswitch@[Chip=0][UDB=(3,0)][side=right] hchan_3[17(1)] Jack[2]@hchan_3@[Chip=0]_SegSwitch@[Chip=0][SegId=(113)] hchan_3[17(2)] Jack[145]@dsiswitch_top@[Chip=0][DSI=(1,2)][side=top] dsi@[Chip=0][DSI=(1,2)]_dsi_bus[24(0)] Jack[3]@irq_16_3_to_1_mux@[Chip=0][IntrHod=(0)][IntrId=(16)][MuxId=(0)] intc_0@[Chip=0][IntrHod=(0)]_irq_bus[16(0)] Jack[0]@interrupt16@[Chip=0][IntrHod=(0)][IntrId=(16)] 
\CapSense:Net_1603\: 13
\CapSense:ClockGen:control_2\: Jack[2]@control@[Chip=0][UDB=(0,2)] Jack[2]@control@[Chip=0][UDB=(0,2)] udb_bus[54(0)] Jack[213]@udbswitch@[Chip=0][UDB=(0,2)][side=top] hchan_1[85(2)] udb_bus[1(0)] Jack[1]@left@[Chip=0][UDB=(1,2)][LB=0] 
\CapSense:ClockGen:control_2\: 3
\SPIM:BSPIM:tx_status_1\: Jack[10]@dpu@[Chip=0][UDB=(1,4)] udb_bus[42(0)] Jack[211]@udbswitch@[Chip=0][UDB=(0,4)][side=top] hchan_1[83(4)] udb_bus[61(0)] Jack[144]@udbswitch@[Chip=0][UDB=(0,4)][side=top] hchan_1[16(4)] udb_bus[45(0)] Jack[1]@status@[Chip=0][UDB=(1,4)] Jack[183]@udbswitch@[Chip=0][UDB=(0,4)][side=top] hchan_1[55(4)] udb_bus[10(0)] Jack[10]@left@[Chip=0][UDB=(1,4)][LB=0] Jack[160]@udbswitch@[Chip=0][UDB=(0,4)][side=top] hchan_1[32(4)] Jack[3]@hchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(320)] hchan_1[32(3)] Jack[3]@hchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(224)] hchan_1[32(2)] Jack[160]@udbswitch@[Chip=0][UDB=(0,2)][side=top] udb_bus[34(0)] Jack[192]@udbswitch@[Chip=0][UDB=(0,2)][side=top] hchan_1[64(2)] udb_bus[29(0)] Jack[2]@right@[Chip=0][UDB=(1,2)][LB=1] 
\SPIM:BSPIM:tx_status_1\: 13
\SPIM:BSPIM:mosi_from_dp\: Jack[7]@dpu@[Chip=0][UDB=(1,4)] udb_bus[39(0)] Jack[156]@udbswitch@[Chip=0][UDB=(0,4)][side=top] hchan_1[28(4)] udb_bus[27(0)] Jack[4]@right@[Chip=0][UDB=(1,4)][LB=1] 
\SPIM:BSPIM:mosi_from_dp\: 3
\SPIM:BSPIM:tx_status_2\: Jack[9]@dpu@[Chip=0][UDB=(1,4)] udb_bus[41(0)] Jack[169]@udbswitch@[Chip=0][UDB=(0,4)][side=top] hchan_1[41(4)] udb_bus[49(0)] Jack[138]@udbswitch@[Chip=0][UDB=(0,4)][side=top] hchan_1[10(4)] udb_bus[46(0)] Jack[2]@status@[Chip=0][UDB=(1,4)] 
\SPIM:BSPIM:tx_status_2\: 5
\SPIM:BSPIM:rx_status_5\: Jack[11]@dpu@[Chip=0][UDB=(1,4)] udb_bus[43(0)] Jack[130]@udbswitch@[Chip=0][UDB=(0,4)][side=top] hchan_1[2(4)] Jack[2]@hchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(386)] hchan_1[2(5)] Jack[18]@hvswitch@[Chip=0][UDB=(1,4)][side=right] vchan_4[24(1)] Jack[97]@hvswitch@[Chip=0][UDB=(1,4)][side=right] hchan_1[81(5)] Jack[209]@udbswitch@[Chip=0][UDB=(0,5)][side=top] udb_bus[49(0)] Jack[5]@status@[Chip=0][UDB=(1,5)] 
\SPIM:BSPIM:rx_status_5\: 6
\SPIM:BSPIM:ld_ident\: Jack[14]@left@[Chip=0][UDB=(1,4)][LB=0] udb_bus[14(0)] Jack[215]@udbswitch@[Chip=0][UDB=(0,4)][side=top] hchan_1[87(4)] udb_bus[22(0)] Jack[9]@right@[Chip=0][UDB=(1,4)][LB=1] Jack[3]@hchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(375)] hchan_1[87(3)] Jack[103]@hvswitch@[Chip=0][UDB=(1,3)][side=left] vchan_3[5(1)] Jack[2]@vchan_3@[Chip=0]_SegSwitch@[Chip=0][SegId=(37)] vchan_3[5(2)] Jack[20]@hvswitch@[Chip=0][UDB=(2,3)][side=left] hchan_2[4(3)] Jack[2]@hchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(292)] hchan_2[4(4)] Jack[20]@hvswitch@[Chip=0][UDB=(2,3)][side=right] vchan_3[20(2)] Jack[3]@vchan_3@[Chip=0]_SegSwitch@[Chip=0][SegId=(52)] vchan_3[20(1)] Jack[102]@hvswitch@[Chip=0][UDB=(1,3)][side=right] hchan_1[86(4)] Jack[214]@udbswitch@[Chip=0][UDB=(0,4)][side=top] udb_bus[5(0)] Jack[5]@left@[Chip=0][UDB=(1,4)][LB=0] 
\SPIM:BSPIM:ld_ident\: 12
\SPIM:BSPIM:tx_status_0\: Jack[12]@right@[Chip=0][UDB=(1,4)][LB=1] udb_bus[19(0)] Jack[222]@udbswitch@[Chip=0][UDB=(0,4)][side=top] hchan_1[94(4)] udb_bus[44(0)] Jack[0]@status@[Chip=0][UDB=(1,4)] 
\SPIM:BSPIM:tx_status_0\: 3
\SPIM:BSPIM:tx_status_4\: Jack[13]@right@[Chip=0][UDB=(1,4)][LB=1] udb_bus[18(0)] Jack[184]@udbswitch@[Chip=0][UDB=(0,4)][side=top] hchan_1[56(4)] Jack[72]@hvswitch@[Chip=0][UDB=(1,4)][side=left] vchan_4[6(1)] Jack[91]@hvswitch@[Chip=0][UDB=(1,4)][side=left] hchan_1[75(4)] Jack[203]@udbswitch@[Chip=0][UDB=(0,4)][side=top] udb_bus[48(0)] Jack[4]@status@[Chip=0][UDB=(1,4)] 
\SPIM:BSPIM:tx_status_4\: 5
Routed 56 signals
Routing took 15.5302734 second(s)
Digital Routing phase: Elapsed time ==> 16s.689ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 1s.718ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 1s.027ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Static timing analysis report

Project: E:\ControllerKinect\capController\Transmitter\Transmitter.cydsn\Transmitter.cyprj
07/24/2011 23:17:30

Operating Conditions:
Vddd=5.0V Vddio0=5.0V Vddio1=5.0V Vddio2=5.0V Vddio3=5.0V
Selected Parameter Set:
Voltage: 1.65V, Temperature: -40 degrees C, Speed Grade: default, Silicon Rev: ES1
No timing parameter file for CY8C5588AXI-060
Unable to load timing parameters. Static timing analysis disabled.
Static timing analysis phase: Elapsed time ==> 0s.068ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 1s.386ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 65s.618ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 65s.877ms
API generation phase: Elapsed time ==> 9s.710ms
Dependency generation phase: Elapsed time ==> 0s.109ms
Cleanup phase: Elapsed time ==> 0s.047ms
