0.4
2016.2
C:/Users/031-17-0027/Documents/Digital System Design/2bitAdder/2bitAdder.sim/sim_1/behav/glbl.v,1464879896,verilog,,,,,,,,,,,
C:/Users/031-17-0027/Documents/Digital System Design/2bitAdder/2bitAdder.srcs/sim_1/new/simulation_four_bit_adder.v,1578749594,verilog,,,,,,,,,,,
C:/Users/031-17-0027/Documents/Digital System Design/2bitAdder/2bitAdder.srcs/sources_1/new/FA.v,1578741320,verilog,,,,,,,,,,,
C:/Users/031-17-0027/Documents/Digital System Design/2bitAdder/2bitAdder.srcs/sources_1/new/HA.v,1578743518,verilog,,,,,,,,,,,
C:/Users/031-17-0027/Documents/Digital System Design/2bitAdder/2bitAdder.srcs/sources_1/new/four_bit_adder.v,1578749091,verilog,,,,,,,,,,,
