rf_stage
decode_pipe
pipelinedregs
alu_func_reg_clr_cls
decoder
ctl_FSM
mips_core
r32_reg_clr_cls
wb_mux
shifter_tak
alu_muxb
alu_muxa
ext
ext_ctl_reg_clr_cls
muldiv_ff
fwd_mux
mips_alu
mem_module
mips_sys
exec_stage
muxb_ctl_reg_clr_cls
reg_array
alu
mips_sys/inst_i_mips_core
mips_core/input_rst
mips_sys/input_rst
ctl_FSM/input_rst
rf_stage/input_rst_i
mips_core/input_zz_ins_i
mips_sys/input_zz_ins_i
decoder/input_ins_i
decode_pipe/input_ins_i
ctl_FSM/always_5/block_1/case_1/stmt_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1/stmt_2
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2
ctl_FSM/always_5/block_1/case_1/block_2/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/stmt_1
decoder/always_1/block_1/case_1/block_6/stmt_5
decoder/always_1/block_1/case_1/block_6
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1
decoder/always_1/block_1/case_1/block_1/case_1/block_1/stmt_5
decoder/always_1/block_1/case_1/block_1/case_1/block_1
decoder/wire_inst_func
decoder/assign_2_inst_func
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/stmt_1
mips_core/wire_BUS197
mips_core/wire_BUS422
mips_core/inst_iRF_stage
mips_core/wire_BUS24839
rf_stage/input_ins_i
mips_core/input_pause
mips_sys/input_pause
decoder/always_1/block_1/case_1/block_1/case_1/block_27/stmt_5
decoder/always_1/block_1/case_1/block_1/case_1/block_27
decoder/always_1/block_1/case_1/block_1/case_1
decoder/always_1/block_1/case_1/block_1
rf_stage/input_id_cmd
ctl_FSM/input_id_cmd
reg_array/always_1/if_1
reg_array/always_1/if_1/block_1
reg_array/always_1
ctl_FSM/reg_CurrState
ctl_FSM/reg_NextState
ctl_FSM/always_5/block_1/case_1
ctl_FSM/always_5/block_1
ctl_FSM/always_5
ctl_FSM/always_4/if_1/if_1/stmt_1
ctl_FSM/always_4
ctl_FSM/always_4/if_1
ctl_FSM/always_4/if_1/if_1
ctl_FSM/input_pause
rf_stage/input_pause
r32_reg_clr_cls/input_cls
ctl_FSM/always_6/block_1/case_1
ctl_FSM/always_6/block_1
ctl_FSM/always_6
rf_stage/inst_MAIN_FSM
decode_pipe/inst_idecoder
decoder/always_1/block_1/case_1
decoder/always_1/block_1
decoder/always_1
alu_func_reg_clr_cls/always_1
pipelinedregs/inst_U16
pipelinedregs/wire_alu_func_o
decode_pipe/input_pause
pipelinedregs/input_pause
decoder/always_1/block_1/case_1/block_4/stmt_5
decoder/always_1/block_1/case_1/block_4
decoder/always_1/block_1/case_1/block_10/stmt_5
decoder/always_1/block_1/case_1/block_10
ctl_FSM/always_6/block_1/case_1/block_8/stmt_2
ctl_FSM/always_6/block_1/case_1/block_8
ctl_FSM/always_6/block_1/case_1/block_8/stmt_3
ctl_FSM/always_6/block_1/case_1/block_1/stmt_5
ctl_FSM/always_6/block_1/case_1/block_1
fwd_mux/always_1/case_1/stmt_3
fwd_mux/input_din
pipelinedregs/inst_U26
pipelinedregs/wire_BUS5674
mips_alu/input_ctl
exec_stage/input_alu_func
mips_core/wire_BUS6275
mips_core/inst_decoder_pipe
decode_pipe/wire_alu_func_o
decode_pipe/inst_pipereg
alu_func_reg_clr_cls/reg_alu_func_o
alu_func_reg_clr_cls/always_1/if_1/if_1/stmt_2
decoder/reg_alu_func
pipelinedregs/input_alu_func_i
alu_func_reg_clr_cls/always_1/if_1
alu_func_reg_clr_cls/input_alu_func_i
decode_pipe/wire_BUS2040
decode_pipe/wire_fsm_dly
decoder/reg_fsm_dly
rf_stage/wire_id2ra_ctl_cls_o
decode_pipe/input_id2ra_ctl_cls
pipelinedregs/input_id2ra_ctl_cls
mips_core/wire_NET1572
ctl_FSM/reg_id2ra_ctl_cls
r32_reg_clr_cls/always_1
r32_reg_clr_cls/reg_r32_o
r32_reg_clr_cls/input_r32_i
pipelinedregs/inst_U4
pipelinedregs/wire_ext_ctl
pipelinedregs/input_ext_ctl_i
ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
ext_ctl_reg_clr_cls/always_1/if_1
ext_ctl_reg_clr_cls/input_clr
mips_core/wire_NET1606
rf_stage/wire_id2ra_ctl_clr_o
ctl_FSM/reg_id2ra_ctl_clr
decoder/assign_1_inst_op
decoder/wire_inst_op
decoder/always_1/block_1/case_1/block_10/stmt_8
decoder/always_1/block_1/case_1/block_10/stmt_7
ctl_FSM/always_6/block_1/case_1/block_8/stmt_4
decoder/always_1/block_1/case_1/block_10/stmt_1
shifter_tak/always_1/case_1/stmt_1
alu_func_reg_clr_cls/input_cls
alu_func_reg_clr_cls/input_clr
alu_func_reg_clr_cls/always_1/if_1/if_1
alu/input_b
alu_muxb/input_ext
alu_muxa/input_rs
alu_muxa/reg_a_o
alu_muxa/always_1
alu_muxa/always_1/block_1
alu_muxa/always_1/block_1/case_1
alu_muxa/always_1/block_1/case_1/stmt_1
shifter_tak/reg_shift_out
shifter_tak/always_1
shifter_tak/always_1/case_1
r32_reg_clr_cls/always_1/if_1/if_1/stmt_2
rf_stage/wire_ext_o
rf_stage/inst_i_ext
rf_stage/input_ext_ctl_i
rf_stage/inst_reg_bank
rf_stage/input_wb_din_i
mips_sys/wire_zz_addr_o
mips_core/wire_zz_addr_o
mips_core/wire_cop_addr_o
mips_core/wire_BUS7101
mips_core/wire_BUS5840
mips_core/inst_MEM_CTL
mips_alu/wire_mul_div_c
mips_alu/inst_muldiv_ff
mips_alu/inst_mips_shifter
mips_alu/wire_shift_c
muldiv_ff/input_op_type
alu/input_alu_func
ctl_FSM/reg_ra2exec_ctl_clr
decode_pipe/input_ra2ex_ctl_clr
decode_pipe/input_id2ra_ctl_clr
decode_pipe/wire_BUS2072
decode_pipe/wire_BUS2094
decoder/reg_ext_ctl
exec_stage/input_rs_i
rf_stage/wire_BUS2085
rf_stage/inst_ins_reg
r32_reg_clr_cls/always_1/if_1
r32_reg_clr_cls/always_1/if_1/if_1
muldiv_ff/assign_2_res
muldiv_ff/wire_res
muxb_ctl_reg_clr_cls/always_1/if_1/if_1
muxb_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
muxb_ctl_reg_clr_cls/always_1
muxb_ctl_reg_clr_cls/always_1/if_1
muxb_ctl_reg_clr_cls/input_cls
pipelinedregs/input_id2ra_ctl_clr
pipelinedregs/wire_BUS5483
pipelinedregs/wire_muxb_ctl_o
pipelinedregs/input_muxb_ctl_i
pipelinedregs/inst_U1
pipelinedregs/input_ra2ex_ctl_clr
mips_core/wire_NET1640
ctl_FSM/always_6/block_1/case_1/block_8/stmt_1
mips_core/inst_rs_reg
decode_pipe/wire_ext_ctl_o
ext_ctl_reg_clr_cls/input_ext_ctl_i
ext_ctl_reg_clr_cls/reg_ext_ctl_o
ext_ctl_reg_clr_cls/always_1
ext_ctl_reg_clr_cls/always_1/if_1/if_1
mips_core/wire_BUS117
ext/input_ctl
ext/input_ins_i
ext/assign_1_instr25_0
ext/wire_instr25_0
exec_stage/wire_BUS476
mips_alu/input_a
mips_core/wire_BUS7219
mips_core/wire_BUS9589
mips_core/wire_BUS7231
mips_core/inst_ext_reg
exec_stage/input_ext_i
ext/always_1/case_1/stmt_1
alu_muxb/always_1/case_1/stmt_1
ext/reg_res
ext/always_1/case_1
ext/always_1
pipelinedregs/inst_U14
muxb_ctl_reg_clr_cls/input_clr
muxb_ctl_reg_clr_cls/input_muxb_ctl_i
muxb_ctl_reg_clr_cls/reg_muxb_ctl_o
mem_module/assign_4_Zz_addr
mem_module/assign_3_dmem_addr_s
mem_module/input_dmem_addr_i
mips_alu/inst_mips_alu
mips_alu/wire_alu_c
mem_module/wire_Zz_addr
mem_module/wire_dmem_addr_s
mips_alu/input_b
mips_alu/assign_1_c
mips_alu/wire_c
exec_stage/wire_BUS468
exec_stage/wire_alu_ur_o
exec_stage/inst_MIPS_alu
rf_stage/wire_ra2ex_ctl_clr_o
exec_stage/input_muxb_ctl_i
decoder/reg_muxb_ctl
ext_ctl_reg_clr_cls/input_cls
ctl_FSM/reg_id2ra_ins_cls
rf_stage/wire_NET6658
decode_pipe/wire_muxb_ctl_o
mips_core/inst_iexec_stage
wb_mux/reg_wb_o
wb_mux/always_1
wb_mux/always_1/if_1
wb_mux/always_1/if_1/stmt_2
wb_mux/input_alu_i
mips_core/inst_alu_pass0
mips_core/inst_wb_mux
mips_core/wire_BUS15471
mips_core/inst_alu_pass1
reg_array/input_data
exec_stage/inst_i_alu_muxa
ctl_FSM/reg_id2ra_ins_clr
reg_array/reg_r_data
reg_array/always_1/if_1/block_1/stmt_1
rf_stage/wire_rs_o
rf_stage/inst_rs_fwd_rs
rf_stage/wire_BUS6061
r32_reg_clr_cls/always_1/if_1/stmt_1
r32_reg_clr_cls/input_clr
reg_array/wire_qa
rf_stage/wire_NET6609
alu_muxb/input_ctl
alu/input_a
alu/reg_alu_out
alu/always_1/block_1/case_1
alu/always_1
alu/always_1/block_1
alu/always_1/block_1/case_1/stmt_3
fwd_mux/always_1/case_1
fwd_mux/always_1
fwd_mux/reg_dout
exec_stage/inst_i_alu_muxb
alu_muxb/always_1
alu_muxb/always_1/case_1
alu_muxb/reg_b_o
muldiv_ff/assign_2_res/expr_1/expr_2
pipelinedregs/inst_U26/expr_1
alu_func_reg_clr_cls/always_1/if_1/if_1/cond
ctl_FSM/always_6/block_1/case_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/cond
ctl_FSM/always_4/if_1/if_1/cond
ctl_FSM/always_4/if_1/cond
decoder/always_1/block_1/case_1/block_1/case_1/cond
decoder/always_1/block_1/case_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/cond
muldiv_ff/assign_2_res/expr_1
mips_alu/assign_1_c/expr_1/expr_1
mips_alu/assign_1_c/expr_1
ext_ctl_reg_clr_cls/always_1/if_1/if_1/cond
pipelinedregs/inst_U4/expr_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/cond
muxb_ctl_reg_clr_cls/always_1/if_1/if_1/cond
muxb_ctl_reg_clr_cls/always_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/cond
alu_muxa/always_1/block_1/case_1/stmt_1/expr_1
pipelinedregs/inst_U1/expr_1
ext_ctl_reg_clr_cls/always_1/if_1/cond
r32_reg_clr_cls/always_1/if_1/if_1/cond
rf_stage/inst_ins_reg/expr_1
r32_reg_clr_cls/always_1/if_1/cond
alu_func_reg_clr_cls/always_1/if_1/cond
alu_muxb/always_1/case_1/cond
alu/always_1/block_1/case_1/cond
ext/always_1/case_1/cond
alu_muxa/always_1/block_1/case_1/stmt_1/expr_1/expr_2
alu/always_1/block_1/case_1/stmt_3/expr_1
mips_sys/constraint_zz_addr_o
