dp cache(in address : ns(32);
	in wr,rd : ns(1);
	in idata : tc(32);
	out odata : tc(32);
	out dataoutrdy : ns(1))
{
	reg cacheDone : ns(1);

	use cacheRam( address, wr, rd, idata, odata);	

	always
	{
		cacheDone = wr | rd;
	}
}
