#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000023c35bb69d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
enum0000023c35ba92c0 .enum2/s (32)
   "READ" 0,
   "WRITE" 1
 ;
S_0000023c35bb43d0 .scope module, "cache_controller" "cache_controller" 3 83;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
o0000023c35bbd438 .functor BUFZ 1, C4<z>; HiZ drive
v0000023c35bb4d00_0 .net "clk", 0 0, o0000023c35bbd438;  0 drivers
S_0000023c35bb4560 .scope module, "tb" "tb" 3 4;
 .timescale 0 0;
v0000023c35c0ff80_0 .var "activate", 0 0;
v0000023c35c0fb20_0 .var "address", 15 0;
v0000023c35c11ea0_0 .net "address_f_cache", 15 0, v0000023c35c0edb0_0;  1 drivers
v0000023c35c10be0_0 .net "block_f_cache", 31 0, v0000023c35c0f210_0;  1 drivers
v0000023c35c11720_0 .var "clk", 0 0;
v0000023c35c11360_0 .var "data", 15 0;
v0000023c35c119a0_0 .net "data_f_dut", 15 0, v0000023c35c0f170_0;  1 drivers
v0000023c35c114a0_0 .var/2s "instr_type", 31 0;
v0000023c35c10fa0 .array "instructions", 31 0, 15 0;
v0000023c35c11a40_0 .net "mem_data", 31 0, v0000023c35c0f300_0;  1 drivers
v0000023c35c10e60_0 .net "mem_load_req_f_cache", 0 0, v0000023c35c0f940_0;  1 drivers
v0000023c35c10aa0_0 .net "mem_load_req_rdy", 0 0, v0000023c35c0f440_0;  1 drivers
v0000023c35c12580_0 .net "mem_load_toggle", 0 0, v0000023c35c0f6c0_0;  1 drivers
v0000023c35c12120_0 .net "mem_store_ack", 0 0, v0000023c35c0fc60_0;  1 drivers
v0000023c35c10780_0 .net "mem_store_completed", 0 0, v0000023c35c0f9e0_0;  1 drivers
v0000023c35c11e00_0 .net "mem_store_req_f_cache", 0 0, v0000023c35c100c0_0;  1 drivers
S_0000023c35b8b930 .scope module, "dut" "cache" 3 39, 3 89 0, S_0000023c35bb4560;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "address_in";
    .port_info 1 /INPUT 16 "data_in";
    .port_info 2 /OUTPUT 16 "data_out";
    .port_info 3 /INPUT 1 "activate";
    .port_info 4 /INPUT 32 "instr_type";
    .port_info 5 /OUTPUT 32 "data_to_mem";
    .port_info 6 /INPUT 32 "data_f_mem";
    .port_info 7 /OUTPUT 1 "mem_load_req";
    .port_info 8 /OUTPUT 1 "mem_store_req";
    .port_info 9 /OUTPUT 1 "mem_store_ack";
    .port_info 10 /INPUT 1 "mem_store_processed";
    .port_info 11 /INPUT 1 "mem_load_req_rdy";
    .port_info 12 /INPUT 1 "mem_load_toggle";
    .port_info 13 /OUTPUT 16 "address_to_mem";
P_0000023c35b8db80 .param/l "BL_NUM_BYTES" 0 3 118, +C4<00000000000000000000000000000100>;
P_0000023c35b8dbb8 .param/l "CACHE_NUM_ROW" 0 3 89, +C4<00000000000000000000000000001000>;
v0000023c35ba0690_0 .net "activate", 0 0, v0000023c35c0ff80_0;  1 drivers
v0000023c35c0ed10_0 .net "address_in", 15 0, v0000023c35c0fb20_0;  1 drivers
v0000023c35c0edb0_0 .var "address_to_mem", 15 0;
v0000023c35c0ee50_0 .var "block_address", 15 0;
v0000023c35c0eef0_0 .var "block_num", 15 0;
v0000023c35c0ef90 .array "cache_data", 7 0, 31 0;
o0000023c35bbd768 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000023c35c0f030_0 .net "data_f_mem", 31 0, o0000023c35bbd768;  0 drivers
v0000023c35c0f0d0_0 .net "data_in", 15 0, v0000023c35c11360_0;  1 drivers
v0000023c35c0f170_0 .var "data_out", 15 0;
v0000023c35c0f210_0 .var "data_to_mem", 31 0;
v0000023c35c0f3a0_0 .net/2s "instr_type", 31 0, v0000023c35c114a0_0;  1 drivers
v0000023c35c0f940_0 .var "mem_load_req", 0 0;
v0000023c35c0f580_0 .net "mem_load_req_rdy", 0 0, v0000023c35c0f440_0;  alias, 1 drivers
v0000023c35c10020_0 .net "mem_load_toggle", 0 0, v0000023c35c0f6c0_0;  alias, 1 drivers
v0000023c35c0fc60_0 .var "mem_store_ack", 0 0;
v0000023c35c0fbc0_0 .net "mem_store_processed", 0 0, v0000023c35c0f9e0_0;  alias, 1 drivers
v0000023c35c100c0_0 .var "mem_store_req", 0 0;
v0000023c35c0f620_0 .var "read_success", 0 0;
v0000023c35c0fda0 .array "tag_number", 7 0, 10 0;
v0000023c35c10160_0 .var "to_evict", 7 0;
v0000023c35c0fd00 .array "vld", 7 0, 0 0;
E_0000023c35bacd40/0 .event anyedge, v0000023c35ba0690_0, v0000023c35c0ed10_0, v0000023c35c0ee50_0, v0000023c35c0eef0_0;
v0000023c35c0fd00_0 .array/port v0000023c35c0fd00, 0;
v0000023c35c0fd00_1 .array/port v0000023c35c0fd00, 1;
v0000023c35c0fd00_2 .array/port v0000023c35c0fd00, 2;
E_0000023c35bacd40/1 .event anyedge, v0000023c35c0f3a0_0, v0000023c35c0fd00_0, v0000023c35c0fd00_1, v0000023c35c0fd00_2;
v0000023c35c0fd00_3 .array/port v0000023c35c0fd00, 3;
v0000023c35c0fd00_4 .array/port v0000023c35c0fd00, 4;
v0000023c35c0fd00_5 .array/port v0000023c35c0fd00, 5;
v0000023c35c0fd00_6 .array/port v0000023c35c0fd00, 6;
E_0000023c35bacd40/2 .event anyedge, v0000023c35c0fd00_3, v0000023c35c0fd00_4, v0000023c35c0fd00_5, v0000023c35c0fd00_6;
v0000023c35c0fd00_7 .array/port v0000023c35c0fd00, 7;
v0000023c35c0fda0_0 .array/port v0000023c35c0fda0, 0;
v0000023c35c0fda0_1 .array/port v0000023c35c0fda0, 1;
v0000023c35c0fda0_2 .array/port v0000023c35c0fda0, 2;
E_0000023c35bacd40/3 .event anyedge, v0000023c35c0fd00_7, v0000023c35c0fda0_0, v0000023c35c0fda0_1, v0000023c35c0fda0_2;
v0000023c35c0fda0_3 .array/port v0000023c35c0fda0, 3;
v0000023c35c0fda0_4 .array/port v0000023c35c0fda0, 4;
v0000023c35c0fda0_5 .array/port v0000023c35c0fda0, 5;
v0000023c35c0fda0_6 .array/port v0000023c35c0fda0, 6;
E_0000023c35bacd40/4 .event anyedge, v0000023c35c0fda0_3, v0000023c35c0fda0_4, v0000023c35c0fda0_5, v0000023c35c0fda0_6;
v0000023c35c0fda0_7 .array/port v0000023c35c0fda0, 7;
v0000023c35c0ef90_0 .array/port v0000023c35c0ef90, 0;
v0000023c35c0ef90_1 .array/port v0000023c35c0ef90, 1;
v0000023c35c0ef90_2 .array/port v0000023c35c0ef90, 2;
E_0000023c35bacd40/5 .event anyedge, v0000023c35c0fda0_7, v0000023c35c0ef90_0, v0000023c35c0ef90_1, v0000023c35c0ef90_2;
v0000023c35c0ef90_3 .array/port v0000023c35c0ef90, 3;
v0000023c35c0ef90_4 .array/port v0000023c35c0ef90, 4;
v0000023c35c0ef90_5 .array/port v0000023c35c0ef90, 5;
v0000023c35c0ef90_6 .array/port v0000023c35c0ef90, 6;
E_0000023c35bacd40/6 .event anyedge, v0000023c35c0ef90_3, v0000023c35c0ef90_4, v0000023c35c0ef90_5, v0000023c35c0ef90_6;
v0000023c35c0ef90_7 .array/port v0000023c35c0ef90, 7;
E_0000023c35bacd40/7 .event anyedge, v0000023c35c0ef90_7, v0000023c35c0f620_0, v0000023c35c0f580_0, v0000023c35c0f030_0;
E_0000023c35bacd40/8 .event anyedge, v0000023c35c0f0d0_0, v0000023c35c10160_0;
E_0000023c35bacd40 .event/or E_0000023c35bacd40/0, E_0000023c35bacd40/1, E_0000023c35bacd40/2, E_0000023c35bacd40/3, E_0000023c35bacd40/4, E_0000023c35bacd40/5, E_0000023c35bacd40/6, E_0000023c35bacd40/7, E_0000023c35bacd40/8;
E_0000023c35bade00 .event anyedge, v0000023c35c0f580_0;
S_0000023c35ba02d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 200, 3 200 0, S_0000023c35b8b930;
 .timescale 0 0;
v0000023c35b36eb0_0 .var/2s "i", 31 0;
S_0000023c35ba0460 .scope task, "send_to_mem" "send_to_mem" 3 121, 3 121 0, S_0000023c35b8b930;
 .timescale 0 0;
v0000023c35ba05f0_0 .var/2s "i", 31 0;
E_0000023c35bad540 .event anyedge, v0000023c35c0fbc0_0;
TD_tb.dut.send_to_mem ;
    %ix/getv/s 4, v0000023c35ba05f0_0;
    %load/vec4a v0000023c35c0ef90, 4;
    %store/vec4 v0000023c35c0f210_0, 0, 32;
    %vpi_call/w 3 124 "$display", "Cache data[%d] is %h", v0000023c35ba05f0_0, &A<v0000023c35c0ef90, v0000023c35ba05f0_0 > {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c35c100c0_0, 0, 1;
    %load/vec4 v0000023c35c0ed10_0;
    %store/vec4 v0000023c35c0edb0_0, 0, 16;
    %vpi_call/w 3 127 "$display", "%0t", $time {0 0 0};
T_0.0 ;
    %load/vec4 v0000023c35c0fbc0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.1, 6;
    %wait E_0000023c35bad540;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call/w 3 129 "$display", "Memory store has been processed - from cache" {0 0 0};
    %vpi_call/w 3 130 "$display", "%0t", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c35c0fc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c35c100c0_0, 0, 1;
T_0.2 ;
    %load/vec4 v0000023c35c0fbc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.3, 6;
    %wait E_0000023c35bad540;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c35c0fc60_0, 0, 1;
    %vpi_call/w 3 135 "$display", "Memory store has fully completed - from cache" {0 0 0};
    %vpi_call/w 3 136 "$display", "%0t", $time {0 0 0};
    %end;
S_0000023c35c10450 .scope module, "simple_ram" "RAM" 3 56, 3 216 0, S_0000023c35bb4560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "address_in";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /OUTPUT 32 "data_out";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 1 "load_completed";
    .port_info 6 /OUTPUT 1 "store_completed";
    .port_info 7 /INPUT 1 "store_ack";
    .port_info 8 /INPUT 1 "mem_load_req";
    .port_info 9 /OUTPUT 1 "load_toggle";
P_0000023c35b3b9d0 .param/l "D_WIDTH" 0 3 217, +C4<00000000000000000000000000100000>;
P_0000023c35b3ba08 .param/l "WIDTH_AD" 0 3 218, +C4<00000000000000000000000000010000>;
v0000023c35c0f8a0_0 .net "address_in", 15 0, v0000023c35c0edb0_0;  alias, 1 drivers
v0000023c35c0fe40_0 .net "clk", 0 0, v0000023c35c11720_0;  1 drivers
v0000023c35c10200_0 .net "data_in", 31 0, v0000023c35c0f210_0;  alias, 1 drivers
v0000023c35c0f300_0 .var "data_out", 31 0;
v0000023c35c0f440_0 .var "load_completed", 0 0;
v0000023c35c0f4e0_0 .var "load_state", 2 0;
v0000023c35c0f6c0_0 .var "load_toggle", 0 0;
v0000023c35c0f760 .array "mem", 65535 0, 31 0;
v0000023c35c0f800_0 .net "mem_load_req", 0 0, v0000023c35c0f940_0;  alias, 1 drivers
v0000023c35c0fee0_0 .net "store_ack", 0 0, v0000023c35c0fc60_0;  alias, 1 drivers
v0000023c35c0f9e0_0 .var "store_completed", 0 0;
v0000023c35c0fa80_0 .net "wren", 0 0, v0000023c35c100c0_0;  alias, 1 drivers
E_0000023c35bae180 .event posedge, v0000023c35c0fe40_0;
    .scope S_0000023c35b8b930;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c35c0f620_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0000023c35b8b930;
T_2 ;
    %wait E_0000023c35bacd40;
    %load/vec4 v0000023c35ba0690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000023c35c0ed10_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %vpi_call/w 3 146 "$display", "Address needs to be word aligned (divisible by 2) for now" {0 0 0};
    %vpi_call/w 3 147 "$display", "This most likely means to load a byte. If address 0x03, we should actually load word at 0x02. Then only return the upper 8 bits" {0 0 0};
    %vpi_call/w 3 148 "$finish" {0 0 0};
T_2.2 ;
    %load/vec4 v0000023c35c0ed10_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %div;
    %pad/u 16;
    %store/vec4 v0000023c35c0ee50_0, 0, 16;
    %load/vec4 v0000023c35c0ee50_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %mod;
    %pad/u 16;
    %store/vec4 v0000023c35c0eef0_0, 0, 16;
    %vpi_call/w 3 153 "$display", "block_address is %d", v0000023c35c0ee50_0 {0 0 0};
    %vpi_call/w 3 154 "$display", "block_num is %d", v0000023c35c0eef0_0 {0 0 0};
    %load/vec4 v0000023c35c0f3a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %ix/getv 4, v0000023c35c0eef0_0;
    %load/vec4a v0000023c35c0fd00, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %ix/getv 4, v0000023c35c0eef0_0;
    %load/vec4a v0000023c35c0fda0, 4;
    %load/vec4 v0000023c35c0ed10_0;
    %parti/s 11, 5, 4;
    %cmp/e;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c35c0f620_0, 0, 1;
    %load/vec4 v0000023c35c0ed10_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %ix/getv 4, v0000023c35c0eef0_0;
    %load/vec4a v0000023c35c0ef90, 4;
    %parti/s 16, 0, 2;
    %store/vec4 v0000023c35c0f170_0, 0, 16;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v0000023c35c0ed10_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.12, 4;
    %ix/getv 4, v0000023c35c0eef0_0;
    %load/vec4a v0000023c35c0ef90, 4;
    %parti/s 16, 16, 6;
    %store/vec4 v0000023c35c0f170_0, 0, 16;
T_2.12 ;
T_2.11 ;
T_2.8 ;
T_2.6 ;
    %load/vec4 v0000023c35c0f620_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c35c0f940_0, 0, 1;
T_2.16 ;
    %load/vec4 v0000023c35c0f580_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.17, 6;
    %wait E_0000023c35bade00;
    %jmp T_2.16;
T_2.17 ;
    %load/vec4 v0000023c35c0f030_0;
    %ix/getv 4, v0000023c35c0eef0_0;
    %store/vec4a v0000023c35c0ef90, 4, 0;
T_2.14 ;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0000023c35c0f3a0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.18, 4;
    %vpi_call/w 3 181 "$display", "Got a write instruction" {0 0 0};
    %ix/getv 4, v0000023c35c0eef0_0;
    %load/vec4a v0000023c35c0fd00, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.20, 4;
    %pushi/vec4 1, 0, 1;
    %ix/getv 4, v0000023c35c0eef0_0;
    %store/vec4a v0000023c35c0fd00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/getv 4, v0000023c35c0eef0_0;
    %store/vec4a v0000023c35c0ef90, 4, 0;
    %load/vec4 v0000023c35c0ed10_0;
    %parti/s 10, 6, 4;
    %pad/u 11;
    %ix/getv 4, v0000023c35c0eef0_0;
    %store/vec4a v0000023c35c0fda0, 4, 0;
T_2.20 ;
    %load/vec4 v0000023c35c0ed10_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.22, 4;
    %load/vec4 v0000023c35c0f0d0_0;
    %ix/getv 4, v0000023c35c0eef0_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000023c35c0ef90, 4, 5;
    %jmp T_2.23;
T_2.22 ;
    %load/vec4 v0000023c35c0ed10_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.24, 4;
    %load/vec4 v0000023c35c0f0d0_0;
    %ix/getv 4, v0000023c35c0eef0_0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000023c35c0ef90, 4, 5;
T_2.24 ;
T_2.23 ;
T_2.18 ;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %ix/getv 4, v0000023c35c0eef0_0;
    %store/vec4 v0000023c35c10160_0, 4, 1;
    %fork t_1, S_0000023c35ba02d0;
    %jmp t_0;
    .scope S_0000023c35ba02d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023c35b36eb0_0, 0, 32;
T_2.26 ;
    %load/vec4 v0000023c35b36eb0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.27, 5;
    %load/vec4 v0000023c35c10160_0;
    %load/vec4 v0000023c35b36eb0_0;
    %part/s 1;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.28, 4;
    %load/vec4 v0000023c35b36eb0_0;
    %store/vec4 v0000023c35ba05f0_0, 0, 32;
    %fork TD_tb.dut.send_to_mem, S_0000023c35ba0460;
    %join;
T_2.28 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000023c35b36eb0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000023c35b36eb0_0, 0, 32;
    %jmp T_2.26;
T_2.27 ;
    %end;
    .scope S_0000023c35b8b930;
t_0 %join;
    %pushi/vec4 0, 0, 1;
    %ix/getv 4, v0000023c35c0eef0_0;
    %store/vec4 v0000023c35c10160_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c35c0f620_0, 0, 1;
    %vpi_call/w 3 209 "$display", "Block number is %d", v0000023c35c0eef0_0 {0 0 0};
    %vpi_call/w 3 210 "$display", "Data at cache_data[block_num] is %h", &A<v0000023c35c0ef90, v0000023c35c0eef0_0 > {0 0 0};
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000023c35c10450;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023c35c0f4e0_0, 0, 3;
    %end;
    .thread T_3, $init;
    .scope S_0000023c35c10450;
T_4 ;
    %wait E_0000023c35bae180;
    %load/vec4 v0000023c35c0fee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000023c35c10200_0;
    %load/vec4 v0000023c35c0f8a0_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c35c0f760, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c35c0f9e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000023c35c0fa80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000023c35c10200_0;
    %load/vec4 v0000023c35c0f8a0_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c35c0f760, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c35c0f9e0_0, 0;
T_4.2 ;
T_4.1 ;
    %load/vec4 v0000023c35c0f800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c35c0f6c0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000023c35c0f4e0_0, 0;
T_4.4 ;
    %load/vec4 v0000023c35c0fa80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
T_4.6 ;
    %load/vec4 v0000023c35c0f8a0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0000023c35c0f760, 4;
    %assign/vec4 v0000023c35c0f300_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0000023c35bb4560;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c35c11720_0, 0, 1;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v0000023c35c0fb20_0, 0, 16;
    %pushi/vec4 256, 0, 16;
    %store/vec4 v0000023c35c11360_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c35c0ff80_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0000023c35bb4560;
T_6 ;
    %vpi_call/w 3 7 "$readmemb", "instructions3.mem", v0000023c35c10fa0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000023c35bb4560;
T_7 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000023c35c114a0_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0000023c35bb4560;
T_8 ;
    %delay 5, 0;
    %load/vec4 v0000023c35c11720_0;
    %inv;
    %store/vec4 v0000023c35c11720_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0000023c35bb4560;
T_9 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c35c0ff80_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v0000023c35c0fb20_0, 0, 16;
    %pushi/vec4 57005, 0, 16;
    %store/vec4 v0000023c35c11360_0, 0, 16;
    %delay 200, 0;
    %vpi_call/w 3 77 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "cache_test.sv";
