/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.10
Build    : 0.8.47
Hash     : dc7fe85
Date     : Oct 26 2023
Type     : Engineering
Log Time   : Thu Oct 26 05:26:15 2023 GMT
#Timing report of worst 10 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 6

#Path 1
Startpoint: sum[0].Q[0] (dffre at (60,2) clocked by clock)
Endpoint  : out:sum[0].outpad[0] (.output at (60,1) clocked by clock)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock.inpad[0] (.input at (1,1))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
sum[0].C[0] (dffre at (60,2))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
sum[0].Q[0] (dffre at (60,2)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          0.284     1.332
| (intra 'io' routing)                                           0.733     2.065
out:sum[0].outpad[0] (.output at (60,1))                        -0.000     2.065
data arrival time                                                          2.065

clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.065
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.065


#Path 2
Startpoint: sum[1].Q[0] (dffre at (60,2) clocked by clock)
Endpoint  : out:sum[1].outpad[0] (.output at (60,1) clocked by clock)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock.inpad[0] (.input at (1,1))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
sum[1].C[0] (dffre at (60,2))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
sum[1].Q[0] (dffre at (60,2)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          0.284     1.332
| (intra 'io' routing)                                           0.733     2.065
out:sum[1].outpad[0] (.output at (60,1))                        -0.000     2.065
data arrival time                                                          2.065

clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.065
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.065


#Path 3
Startpoint: sum[2].Q[0] (dffre at (60,2) clocked by clock)
Endpoint  : out:sum[2].outpad[0] (.output at (60,1) clocked by clock)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock.inpad[0] (.input at (1,1))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
sum[2].C[0] (dffre at (60,2))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
sum[2].Q[0] (dffre at (60,2)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          0.284     1.332
| (intra 'io' routing)                                           0.733     2.065
out:sum[2].outpad[0] (.output at (60,1))                        -0.000     2.065
data arrival time                                                          2.065

clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.065
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.065


#Path 4
Startpoint: sum[3].Q[0] (dffre at (60,2) clocked by clock)
Endpoint  : out:sum[3].outpad[0] (.output at (60,1) clocked by clock)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock.inpad[0] (.input at (1,1))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
sum[3].C[0] (dffre at (60,2))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
sum[3].Q[0] (dffre at (60,2)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          0.284     1.332
| (intra 'io' routing)                                           0.733     2.065
out:sum[3].outpad[0] (.output at (60,1))                        -0.000     2.065
data arrival time                                                          2.065

clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.065
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.065


#Path 5
Startpoint: sum[4].Q[0] (dffre at (60,2) clocked by clock)
Endpoint  : out:sum[4].outpad[0] (.output at (60,1) clocked by clock)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock.inpad[0] (.input at (1,1))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
sum[4].C[0] (dffre at (60,2))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
sum[4].Q[0] (dffre at (60,2)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          0.284     1.332
| (intra 'io' routing)                                           0.733     2.065
out:sum[4].outpad[0] (.output at (60,1))                        -0.000     2.065
data arrival time                                                          2.065

clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.065
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.065


#Path 6
Startpoint: a[1].inpad[0] (.input at (60,1) clocked by clock)
Endpoint  : sum[2].D[0] (dffre at (60,2) clocked by clock)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock (rise edge)                                                   0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
a[1].inpad[0] (.input at (60,1))                                          0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   0.284     1.178
| (intra 'clb' routing)                                                   0.085     1.263
$abc$1007$new_new_n18__.in[2] (.names at (60,2))                          0.000     1.263
| (primitive '.names' combinational delay)                                0.218     1.481
$abc$1007$new_new_n18__.out[0] (.names at (60,2))                         0.000     1.481
| (intra 'clb' routing)                                                   0.085     1.566
$abc$1007$abc$524$li2_li2.in[0] (.names at (60,2))                        0.000     1.566
| (primitive '.names' combinational delay)                                0.099     1.665
$abc$1007$abc$524$li2_li2.out[0] (.names at (60,2))                       0.000     1.665
| (intra 'clb' routing)                                                   0.000     1.665
sum[2].D[0] (dffre at (60,2))                                             0.000     1.665
data arrival time                                                                   1.665

clock clock (rise edge)                                                   0.000     0.000
clock source latency                                                      0.000     0.000
clock.inpad[0] (.input at (1,1))                                          0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   0.000     0.894
| (intra 'clb' routing)                                                   0.000     0.894
sum[2].C[0] (dffre at (60,2))                                             0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.032     0.863
data required time                                                                  0.863
-----------------------------------------------------------------------------------------
data required time                                                                  0.863
data arrival time                                                                  -1.665
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -0.803


#Path 7
Startpoint: a[1].inpad[0] (.input at (60,1) clocked by clock)
Endpoint  : sum[4].D[0] (dffre at (60,2) clocked by clock)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock (rise edge)                                                   0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
a[1].inpad[0] (.input at (60,1))                                          0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   0.284     1.178
| (intra 'clb' routing)                                                   0.085     1.263
$abc$1007$new_new_n18__.in[2] (.names at (60,2))                          0.000     1.263
| (primitive '.names' combinational delay)                                0.218     1.481
$abc$1007$new_new_n18__.out[0] (.names at (60,2))                         0.000     1.481
| (intra 'clb' routing)                                                   0.085     1.566
$abc$1007$abc$524$li4_li4.in[1] (.names at (60,2))                        0.000     1.566
| (primitive '.names' combinational delay)                                0.054     1.620
$abc$1007$abc$524$li4_li4.out[0] (.names at (60,2))                       0.000     1.620
| (intra 'clb' routing)                                                   0.000     1.620
sum[4].D[0] (dffre at (60,2))                                             0.000     1.620
data arrival time                                                                   1.620

clock clock (rise edge)                                                   0.000     0.000
clock source latency                                                      0.000     0.000
clock.inpad[0] (.input at (1,1))                                          0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   0.000     0.894
| (intra 'clb' routing)                                                   0.000     0.894
sum[4].C[0] (dffre at (60,2))                                             0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.032     0.863
data required time                                                                  0.863
-----------------------------------------------------------------------------------------
data required time                                                                  0.863
data arrival time                                                                  -1.620
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -0.757


#Path 8
Startpoint: a[1].inpad[0] (.input at (60,1) clocked by clock)
Endpoint  : sum[3].D[0] (dffre at (60,2) clocked by clock)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock (rise edge)                                                   0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
a[1].inpad[0] (.input at (60,1))                                          0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   0.284     1.178
| (intra 'clb' routing)                                                   0.085     1.263
$abc$1007$new_new_n18__.in[2] (.names at (60,2))                          0.000     1.263
| (primitive '.names' combinational delay)                                0.218     1.481
$abc$1007$new_new_n18__.out[0] (.names at (60,2))                         0.000     1.481
| (intra 'clb' routing)                                                   0.085     1.566
$abc$1007$abc$524$li3_li3.in[3] (.names at (60,2))                        0.000     1.566
| (primitive '.names' combinational delay)                                0.054     1.620
$abc$1007$abc$524$li3_li3.out[0] (.names at (60,2))                       0.000     1.620
| (intra 'clb' routing)                                                   0.000     1.620
sum[3].D[0] (dffre at (60,2))                                             0.000     1.620
data arrival time                                                                   1.620

clock clock (rise edge)                                                   0.000     0.000
clock source latency                                                      0.000     0.000
clock.inpad[0] (.input at (1,1))                                          0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   0.000     0.894
| (intra 'clb' routing)                                                   0.000     0.894
sum[3].C[0] (dffre at (60,2))                                             0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.032     0.863
data required time                                                                  0.863
-----------------------------------------------------------------------------------------
data required time                                                                  0.863
data arrival time                                                                  -1.620
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -0.757


#Path 9
Startpoint: a[0].inpad[0] (.input at (59,1) clocked by clock)
Endpoint  : sum[0].D[0] (dffre at (60,2) clocked by clock)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock (rise edge)                                                   0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
a[0].inpad[0] (.input at (59,1))                                          0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   0.342     1.236
| (intra 'clb' routing)                                                   0.085     1.321
$abc$1007$abc$524$li0_li0.in[0] (.names at (60,2))                        0.000     1.321
| (primitive '.names' combinational delay)                                0.218     1.539
$abc$1007$abc$524$li0_li0.out[0] (.names at (60,2))                       0.000     1.539
| (intra 'clb' routing)                                                   0.000     1.539
sum[0].D[0] (dffre at (60,2))                                             0.000     1.539
data arrival time                                                                   1.539

clock clock (rise edge)                                                   0.000     0.000
clock source latency                                                      0.000     0.000
clock.inpad[0] (.input at (1,1))                                          0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   0.000     0.894
| (intra 'clb' routing)                                                   0.000     0.894
sum[0].C[0] (dffre at (60,2))                                             0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.032     0.863
data required time                                                                  0.863
-----------------------------------------------------------------------------------------
data required time                                                                  0.863
data arrival time                                                                  -1.539
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -0.676


#Path 10
Startpoint: a[1].inpad[0] (.input at (60,1) clocked by clock)
Endpoint  : sum[1].D[0] (dffre at (60,2) clocked by clock)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock (rise edge)                                                   0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
a[1].inpad[0] (.input at (60,1))                                          0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   0.284     1.178
| (intra 'clb' routing)                                                   0.085     1.263
$abc$1007$abc$524$li1_li1.in[0] (.names at (60,2))                        0.000     1.263
| (primitive '.names' combinational delay)                                0.218     1.481
$abc$1007$abc$524$li1_li1.out[0] (.names at (60,2))                       0.000     1.481
| (intra 'clb' routing)                                                   0.000     1.481
sum[1].D[0] (dffre at (60,2))                                             0.000     1.481
data arrival time                                                                   1.481

clock clock (rise edge)                                                   0.000     0.000
clock source latency                                                      0.000     0.000
clock.inpad[0] (.input at (1,1))                                          0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   0.000     0.894
| (intra 'clb' routing)                                                   0.000     0.894
sum[1].C[0] (dffre at (60,2))                                             0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.032     0.863
data required time                                                                  0.863
-----------------------------------------------------------------------------------------
data required time                                                                  0.863
data arrival time                                                                  -1.481
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -0.618


#End of timing report
