{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 16 18:52:07 2024 " "Info: Processing started: Sat Mar 16 18:52:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sapr2 -c sapr2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sapr2 -c sapr2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 384 400 568 400 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "faster " "Info: Assuming node \"faster\" is an undefined clock" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 320 400 568 336 "faster" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "faster" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "slower " "Info: Assuming node \"slower\" is an undefined clock" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 288 400 568 304 "slower" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "slower" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "key\[6\] " "Info: Assuming node \"key\[6\]\" is an undefined clock" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 352 400 568 368 "key\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "key\[6\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "key\[8\] " "Info: Assuming node \"key\[8\]\" is an undefined clock" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 352 400 568 368 "key\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "key\[8\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "key\[3\] " "Info: Assuming node \"key\[3\]\" is an undefined clock" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 352 400 568 368 "key\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "key\[3\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "key\[5\] " "Info: Assuming node \"key\[5\]\" is an undefined clock" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 352 400 568 368 "key\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "key\[5\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "key\[1\] " "Info: Assuming node \"key\[1\]\" is an undefined clock" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 352 400 568 368 "key\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "key\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "key\[2\] " "Info: Assuming node \"key\[2\]\" is an undefined clock" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 352 400 568 368 "key\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "key\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "key\[7\] " "Info: Assuming node \"key\[7\]\" is an undefined clock" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 352 400 568 368 "key\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "key\[7\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "key\[4\] " "Info: Assuming node \"key\[4\]\" is an undefined clock" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 352 400 568 368 "key\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "key\[4\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "key\[0\] " "Info: Assuming node \"key\[0\]\" is an undefined clock" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 352 400 568 368 "key\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "key\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "9 " "Warning: Found 9 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst39~0 " "Info: Detected gated clock \"inst39~0\" as buffer" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 352 -304 -240 400 "inst39" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst39~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst39 " "Info: Detected gated clock \"inst39\" as buffer" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 352 -304 -240 400 "inst39" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst39" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst25 " "Info: Detected gated clock \"inst25\" as buffer" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 592 384 448 640 "inst25" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst22~0 " "Info: Detected gated clock \"inst22~0\" as buffer" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 576 -80 -16 656 "inst22" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst22~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst36 " "Info: Detected ripple clock \"inst36\" as buffer" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 952 560 624 1032 "inst36" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst36" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst35 " "Info: Detected ripple clock \"inst35\" as buffer" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 856 560 624 936 "inst35" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst35" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst32 " "Info: Detected ripple clock \"inst32\" as buffer" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 664 560 624 744 "inst32" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst32" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst33 " "Info: Detected ripple clock \"inst33\" as buffer" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 760 560 624 840 "inst33" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst33" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst13 " "Info: Detected gated clock \"inst13\" as buffer" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 704 56 120 752 "inst13" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\] memory single_port_rom:inst\|altsyncram:rom_rtl_0\|altsyncram_ff71:auto_generated\|ram_block1a0~porta_address_reg2 190.01 MHz 5.263 ns Internal " "Info: Clock \"clk\" has Internal fmax of 190.01 MHz between source register \"lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\]\" and destination memory \"single_port_rom:inst\|altsyncram:rom_rtl_0\|altsyncram_ff71:auto_generated\|ram_block1a0~porta_address_reg2\" (period= 5.263 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.628 ns + Longest register memory " "Info: + Longest register to memory delay is 0.628 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\] 1 REG LCFF_X15_Y1_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y1_N5; Fanout = 2; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.497 ns) + CELL(0.131 ns) 0.628 ns single_port_rom:inst\|altsyncram:rom_rtl_0\|altsyncram_ff71:auto_generated\|ram_block1a0~porta_address_reg2 2 MEM M512_X16_Y1 4 " "Info: 2: + IC(0.497 ns) + CELL(0.131 ns) = 0.628 ns; Loc. = M512_X16_Y1; Fanout = 4; MEM Node = 'single_port_rom:inst\|altsyncram:rom_rtl_0\|altsyncram_ff71:auto_generated\|ram_block1a0~porta_address_reg2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.628 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_ff71.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/altsyncram_ff71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.131 ns ( 20.86 % ) " "Info: Total cell delay = 0.131 ns ( 20.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.497 ns ( 79.14 % ) " "Info: Total interconnect delay = 0.497 ns ( 79.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.628 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.628 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.497ns } { 0.000ns 0.131ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.519 ns - Smallest " "Info: - Smallest clock skew is -4.519 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.315 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.315 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 7 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 384 400 568 400 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 15 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 384 400 568 400 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.458 ns) 2.315 ns single_port_rom:inst\|altsyncram:rom_rtl_0\|altsyncram_ff71:auto_generated\|ram_block1a0~porta_address_reg2 3 MEM M512_X16_Y1 4 " "Info: 3: + IC(0.660 ns) + CELL(0.458 ns) = 2.315 ns; Loc. = M512_X16_Y1; Fanout = 4; MEM Node = 'single_port_rom:inst\|altsyncram:rom_rtl_0\|altsyncram_ff71:auto_generated\|ram_block1a0~porta_address_reg2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { clk~clkctrl single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_ff71.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/altsyncram_ff71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.312 ns ( 56.67 % ) " "Info: Total cell delay = 1.312 ns ( 56.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.003 ns ( 43.33 % ) " "Info: Total interconnect delay = 1.003 ns ( 43.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { clk clk~clkctrl single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.315 ns" { clk {} clk~combout {} clk~clkctrl {} single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.834 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 7 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 384 400 568 400 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.218 ns) + CELL(0.712 ns) 2.784 ns inst33 2 REG LCFF_X18_Y7_N1 1 " "Info: 2: + IC(1.218 ns) + CELL(0.712 ns) = 2.784 ns; Loc. = LCFF_X18_Y7_N1; Fanout = 1; REG Node = 'inst33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.930 ns" { clk inst33 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 760 560 624 840 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.357 ns) 3.392 ns inst13 3 COMB LCCOMB_X18_Y7_N14 6 " "Info: 3: + IC(0.251 ns) + CELL(0.357 ns) = 3.392 ns; Loc. = LCCOMB_X18_Y7_N14; Fanout = 6; COMB Node = 'inst13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { inst33 inst13 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 704 56 120 752 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.053 ns) 3.751 ns inst25 4 COMB LCCOMB_X19_Y7_N8 1 " "Info: 4: + IC(0.306 ns) + CELL(0.053 ns) = 3.751 ns; Loc. = LCCOMB_X19_Y7_N8; Fanout = 1; COMB Node = 'inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.359 ns" { inst13 inst25 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 592 384 448 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.823 ns) + CELL(0.000 ns) 5.574 ns inst25~clkctrl 5 COMB CLKCTRL_G14 3 " "Info: 5: + IC(1.823 ns) + CELL(0.000 ns) = 5.574 ns; Loc. = CLKCTRL_G14; Fanout = 3; COMB Node = 'inst25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { inst25 inst25~clkctrl } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 592 384 448 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.642 ns) + CELL(0.618 ns) 6.834 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\] 6 REG LCFF_X15_Y1_N5 2 " "Info: 6: + IC(0.642 ns) + CELL(0.618 ns) = 6.834 ns; Loc. = LCFF_X15_Y1_N5; Fanout = 2; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.594 ns ( 37.96 % ) " "Info: Total cell delay = 2.594 ns ( 37.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.240 ns ( 62.04 % ) " "Info: Total interconnect delay = 4.240 ns ( 62.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.834 ns" { clk inst33 inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.834 ns" { clk {} clk~combout {} inst33 {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.218ns 0.251ns 0.306ns 1.823ns 0.642ns } { 0.000ns 0.854ns 0.712ns 0.357ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { clk clk~clkctrl single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.315 ns" { clk {} clk~combout {} clk~clkctrl {} single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.834 ns" { clk inst33 inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.834 ns" { clk {} clk~combout {} inst33 {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.218ns 0.251ns 0.306ns 1.823ns 0.642ns } { 0.000ns 0.854ns 0.712ns 0.357ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_ff71.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/altsyncram_ff71.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.628 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.628 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.497ns } { 0.000ns 0.131ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { clk clk~clkctrl single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.315 ns" { clk {} clk~combout {} clk~clkctrl {} single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.834 ns" { clk inst33 inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.834 ns" { clk {} clk~combout {} inst33 {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.218ns 0.251ns 0.306ns 1.823ns 0.642ns } { 0.000ns 0.854ns 0.712ns 0.357ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "faster register register lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\] lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\] 500.0 MHz Internal " "Info: Clock \"faster\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\]\" and destination register \"lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.715 ns + Longest register register " "Info: + Longest register to register delay is 0.715 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\] 1 REG LCFF_X15_Y1_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y1_N1; Fanout = 3; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X15_Y1_N0 2 " "Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X15_Y1_N0; Fanout = 2; COMB Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/cntr_plh.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.493 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X15_Y1_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X15_Y1_N2; Fanout = 1; COMB Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/cntr_plh.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.618 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita2 4 COMB LCCOMB_X15_Y1_N4 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 0.618 ns; Loc. = LCCOMB_X15_Y1_N4; Fanout = 1; COMB Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/cntr_plh.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.715 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\] 5 REG LCFF_X15_Y1_N5 2 " "Info: 5: + IC(0.000 ns) + CELL(0.097 ns) = 0.715 ns; Loc. = LCFF_X15_Y1_N5; Fanout = 2; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.715 ns ( 100.00 % ) " "Info: Total cell delay = 0.715 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.715 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "faster destination 5.550 ns + Shortest register " "Info: + Shortest clock path from clock \"faster\" to destination register is 5.550 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns faster 1 CLK PIN_W10 2 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_W10; Fanout = 2; CLK Node = 'faster'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { faster } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 320 400 568 336 "faster" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.256 ns) + CELL(0.053 ns) 2.108 ns inst13 2 COMB LCCOMB_X18_Y7_N14 6 " "Info: 2: + IC(1.256 ns) + CELL(0.053 ns) = 2.108 ns; Loc. = LCCOMB_X18_Y7_N14; Fanout = 6; COMB Node = 'inst13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { faster inst13 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 704 56 120 752 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.053 ns) 2.467 ns inst25 3 COMB LCCOMB_X19_Y7_N8 1 " "Info: 3: + IC(0.306 ns) + CELL(0.053 ns) = 2.467 ns; Loc. = LCCOMB_X19_Y7_N8; Fanout = 1; COMB Node = 'inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.359 ns" { inst13 inst25 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 592 384 448 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.823 ns) + CELL(0.000 ns) 4.290 ns inst25~clkctrl 4 COMB CLKCTRL_G14 3 " "Info: 4: + IC(1.823 ns) + CELL(0.000 ns) = 4.290 ns; Loc. = CLKCTRL_G14; Fanout = 3; COMB Node = 'inst25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { inst25 inst25~clkctrl } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 592 384 448 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.642 ns) + CELL(0.618 ns) 5.550 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\] 5 REG LCFF_X15_Y1_N5 2 " "Info: 5: + IC(0.642 ns) + CELL(0.618 ns) = 5.550 ns; Loc. = LCFF_X15_Y1_N5; Fanout = 2; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.523 ns ( 27.44 % ) " "Info: Total cell delay = 1.523 ns ( 27.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.027 ns ( 72.56 % ) " "Info: Total interconnect delay = 4.027 ns ( 72.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.550 ns" { faster inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.550 ns" { faster {} faster~combout {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.256ns 0.306ns 1.823ns 0.642ns } { 0.000ns 0.799ns 0.053ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "faster source 5.550 ns - Longest register " "Info: - Longest clock path from clock \"faster\" to source register is 5.550 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns faster 1 CLK PIN_W10 2 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_W10; Fanout = 2; CLK Node = 'faster'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { faster } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 320 400 568 336 "faster" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.256 ns) + CELL(0.053 ns) 2.108 ns inst13 2 COMB LCCOMB_X18_Y7_N14 6 " "Info: 2: + IC(1.256 ns) + CELL(0.053 ns) = 2.108 ns; Loc. = LCCOMB_X18_Y7_N14; Fanout = 6; COMB Node = 'inst13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { faster inst13 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 704 56 120 752 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.053 ns) 2.467 ns inst25 3 COMB LCCOMB_X19_Y7_N8 1 " "Info: 3: + IC(0.306 ns) + CELL(0.053 ns) = 2.467 ns; Loc. = LCCOMB_X19_Y7_N8; Fanout = 1; COMB Node = 'inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.359 ns" { inst13 inst25 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 592 384 448 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.823 ns) + CELL(0.000 ns) 4.290 ns inst25~clkctrl 4 COMB CLKCTRL_G14 3 " "Info: 4: + IC(1.823 ns) + CELL(0.000 ns) = 4.290 ns; Loc. = CLKCTRL_G14; Fanout = 3; COMB Node = 'inst25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { inst25 inst25~clkctrl } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 592 384 448 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.642 ns) + CELL(0.618 ns) 5.550 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\] 5 REG LCFF_X15_Y1_N1 3 " "Info: 5: + IC(0.642 ns) + CELL(0.618 ns) = 5.550 ns; Loc. = LCFF_X15_Y1_N1; Fanout = 3; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.523 ns ( 27.44 % ) " "Info: Total cell delay = 1.523 ns ( 27.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.027 ns ( 72.56 % ) " "Info: Total interconnect delay = 4.027 ns ( 72.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.550 ns" { faster inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.550 ns" { faster {} faster~combout {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.256ns 0.306ns 1.823ns 0.642ns } { 0.000ns 0.799ns 0.053ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.550 ns" { faster inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.550 ns" { faster {} faster~combout {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.256ns 0.306ns 1.823ns 0.642ns } { 0.000ns 0.799ns 0.053ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.550 ns" { faster inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.550 ns" { faster {} faster~combout {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.256ns 0.306ns 1.823ns 0.642ns } { 0.000ns 0.799ns 0.053ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.715 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.125ns 0.097ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.550 ns" { faster inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.550 ns" { faster {} faster~combout {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.256ns 0.306ns 1.823ns 0.642ns } { 0.000ns 0.799ns 0.053ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.550 ns" { faster inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.550 ns" { faster {} faster~combout {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.256ns 0.306ns 1.823ns 0.642ns } { 0.000ns 0.799ns 0.053ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } {  } {  } "" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "slower register register lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\] lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\] 500.0 MHz Internal " "Info: Clock \"slower\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\]\" and destination register \"lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.715 ns + Longest register register " "Info: + Longest register to register delay is 0.715 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\] 1 REG LCFF_X15_Y1_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y1_N1; Fanout = 3; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X15_Y1_N0 2 " "Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X15_Y1_N0; Fanout = 2; COMB Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/cntr_plh.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.493 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X15_Y1_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X15_Y1_N2; Fanout = 1; COMB Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/cntr_plh.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.618 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita2 4 COMB LCCOMB_X15_Y1_N4 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 0.618 ns; Loc. = LCCOMB_X15_Y1_N4; Fanout = 1; COMB Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/cntr_plh.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.715 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\] 5 REG LCFF_X15_Y1_N5 2 " "Info: 5: + IC(0.000 ns) + CELL(0.097 ns) = 0.715 ns; Loc. = LCFF_X15_Y1_N5; Fanout = 2; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.715 ns ( 100.00 % ) " "Info: Total cell delay = 0.715 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.715 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "slower destination 5.741 ns + Shortest register " "Info: + Shortest clock path from clock \"slower\" to destination register is 5.741 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.790 ns) 0.790 ns slower 1 CLK PIN_P17 7 " "Info: 1: + IC(0.000 ns) + CELL(0.790 ns) = 0.790 ns; Loc. = PIN_P17; Fanout = 7; CLK Node = 'slower'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { slower } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 288 400 568 304 "slower" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.131 ns) + CELL(0.378 ns) 2.299 ns inst13 2 COMB LCCOMB_X18_Y7_N14 6 " "Info: 2: + IC(1.131 ns) + CELL(0.378 ns) = 2.299 ns; Loc. = LCCOMB_X18_Y7_N14; Fanout = 6; COMB Node = 'inst13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { slower inst13 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 704 56 120 752 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.053 ns) 2.658 ns inst25 3 COMB LCCOMB_X19_Y7_N8 1 " "Info: 3: + IC(0.306 ns) + CELL(0.053 ns) = 2.658 ns; Loc. = LCCOMB_X19_Y7_N8; Fanout = 1; COMB Node = 'inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.359 ns" { inst13 inst25 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 592 384 448 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.823 ns) + CELL(0.000 ns) 4.481 ns inst25~clkctrl 4 COMB CLKCTRL_G14 3 " "Info: 4: + IC(1.823 ns) + CELL(0.000 ns) = 4.481 ns; Loc. = CLKCTRL_G14; Fanout = 3; COMB Node = 'inst25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { inst25 inst25~clkctrl } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 592 384 448 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.642 ns) + CELL(0.618 ns) 5.741 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\] 5 REG LCFF_X15_Y1_N5 2 " "Info: 5: + IC(0.642 ns) + CELL(0.618 ns) = 5.741 ns; Loc. = LCFF_X15_Y1_N5; Fanout = 2; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.839 ns ( 32.03 % ) " "Info: Total cell delay = 1.839 ns ( 32.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.902 ns ( 67.97 % ) " "Info: Total interconnect delay = 3.902 ns ( 67.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.741 ns" { slower inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.741 ns" { slower {} slower~combout {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.131ns 0.306ns 1.823ns 0.642ns } { 0.000ns 0.790ns 0.378ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "slower source 5.741 ns - Longest register " "Info: - Longest clock path from clock \"slower\" to source register is 5.741 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.790 ns) 0.790 ns slower 1 CLK PIN_P17 7 " "Info: 1: + IC(0.000 ns) + CELL(0.790 ns) = 0.790 ns; Loc. = PIN_P17; Fanout = 7; CLK Node = 'slower'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { slower } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 288 400 568 304 "slower" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.131 ns) + CELL(0.378 ns) 2.299 ns inst13 2 COMB LCCOMB_X18_Y7_N14 6 " "Info: 2: + IC(1.131 ns) + CELL(0.378 ns) = 2.299 ns; Loc. = LCCOMB_X18_Y7_N14; Fanout = 6; COMB Node = 'inst13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { slower inst13 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 704 56 120 752 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.053 ns) 2.658 ns inst25 3 COMB LCCOMB_X19_Y7_N8 1 " "Info: 3: + IC(0.306 ns) + CELL(0.053 ns) = 2.658 ns; Loc. = LCCOMB_X19_Y7_N8; Fanout = 1; COMB Node = 'inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.359 ns" { inst13 inst25 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 592 384 448 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.823 ns) + CELL(0.000 ns) 4.481 ns inst25~clkctrl 4 COMB CLKCTRL_G14 3 " "Info: 4: + IC(1.823 ns) + CELL(0.000 ns) = 4.481 ns; Loc. = CLKCTRL_G14; Fanout = 3; COMB Node = 'inst25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { inst25 inst25~clkctrl } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 592 384 448 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.642 ns) + CELL(0.618 ns) 5.741 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\] 5 REG LCFF_X15_Y1_N1 3 " "Info: 5: + IC(0.642 ns) + CELL(0.618 ns) = 5.741 ns; Loc. = LCFF_X15_Y1_N1; Fanout = 3; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.839 ns ( 32.03 % ) " "Info: Total cell delay = 1.839 ns ( 32.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.902 ns ( 67.97 % ) " "Info: Total interconnect delay = 3.902 ns ( 67.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.741 ns" { slower inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.741 ns" { slower {} slower~combout {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.131ns 0.306ns 1.823ns 0.642ns } { 0.000ns 0.790ns 0.378ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.741 ns" { slower inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.741 ns" { slower {} slower~combout {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.131ns 0.306ns 1.823ns 0.642ns } { 0.000ns 0.790ns 0.378ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.741 ns" { slower inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.741 ns" { slower {} slower~combout {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.131ns 0.306ns 1.823ns 0.642ns } { 0.000ns 0.790ns 0.378ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.715 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.125ns 0.097ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.741 ns" { slower inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.741 ns" { slower {} slower~combout {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.131ns 0.306ns 1.823ns 0.642ns } { 0.000ns 0.790ns 0.378ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.741 ns" { slower inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.741 ns" { slower {} slower~combout {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.131ns 0.306ns 1.823ns 0.642ns } { 0.000ns 0.790ns 0.378ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } {  } {  } "" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "key\[6\] " "Info: No valid register-to-register data paths exist for clock \"key\[6\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "key\[8\] " "Info: No valid register-to-register data paths exist for clock \"key\[8\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "key\[3\] " "Info: No valid register-to-register data paths exist for clock \"key\[3\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "key\[5\] " "Info: No valid register-to-register data paths exist for clock \"key\[5\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "key\[1\] " "Info: No valid register-to-register data paths exist for clock \"key\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "key\[2\] " "Info: No valid register-to-register data paths exist for clock \"key\[2\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "key\[7\] " "Info: No valid register-to-register data paths exist for clock \"key\[7\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "key\[4\] " "Info: No valid register-to-register data paths exist for clock \"key\[4\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "key\[0\] " "Info: No valid register-to-register data paths exist for clock \"key\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 6 " "Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\] lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\] clk 718 ps " "Info: Found hold time violation between source  pin or register \"lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\]\" and destination pin or register \"lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\]\" for clock \"clk\" (Hold time is 718 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.272 ns + Largest " "Info: + Largest clock skew is 1.272 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.834 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 7 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 384 400 568 400 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.218 ns) + CELL(0.712 ns) 2.784 ns inst33 2 REG LCFF_X18_Y7_N1 1 " "Info: 2: + IC(1.218 ns) + CELL(0.712 ns) = 2.784 ns; Loc. = LCFF_X18_Y7_N1; Fanout = 1; REG Node = 'inst33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.930 ns" { clk inst33 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 760 560 624 840 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.357 ns) 3.392 ns inst13 3 COMB LCCOMB_X18_Y7_N14 6 " "Info: 3: + IC(0.251 ns) + CELL(0.357 ns) = 3.392 ns; Loc. = LCCOMB_X18_Y7_N14; Fanout = 6; COMB Node = 'inst13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { inst33 inst13 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 704 56 120 752 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.053 ns) 3.751 ns inst25 4 COMB LCCOMB_X19_Y7_N8 1 " "Info: 4: + IC(0.306 ns) + CELL(0.053 ns) = 3.751 ns; Loc. = LCCOMB_X19_Y7_N8; Fanout = 1; COMB Node = 'inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.359 ns" { inst13 inst25 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 592 384 448 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.823 ns) + CELL(0.000 ns) 5.574 ns inst25~clkctrl 5 COMB CLKCTRL_G14 3 " "Info: 5: + IC(1.823 ns) + CELL(0.000 ns) = 5.574 ns; Loc. = CLKCTRL_G14; Fanout = 3; COMB Node = 'inst25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { inst25 inst25~clkctrl } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 592 384 448 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.642 ns) + CELL(0.618 ns) 6.834 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\] 6 REG LCFF_X15_Y1_N1 3 " "Info: 6: + IC(0.642 ns) + CELL(0.618 ns) = 6.834 ns; Loc. = LCFF_X15_Y1_N1; Fanout = 3; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.594 ns ( 37.96 % ) " "Info: Total cell delay = 2.594 ns ( 37.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.240 ns ( 62.04 % ) " "Info: Total interconnect delay = 4.240 ns ( 62.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.834 ns" { clk inst33 inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.834 ns" { clk {} clk~combout {} inst33 {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.218ns 0.251ns 0.306ns 1.823ns 0.642ns } { 0.000ns 0.854ns 0.712ns 0.357ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.562 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 5.562 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 7 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 384 400 568 400 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.353 ns) + CELL(0.272 ns) 2.479 ns inst25 2 COMB LCCOMB_X19_Y7_N8 1 " "Info: 2: + IC(1.353 ns) + CELL(0.272 ns) = 2.479 ns; Loc. = LCCOMB_X19_Y7_N8; Fanout = 1; COMB Node = 'inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.625 ns" { clk inst25 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 592 384 448 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.823 ns) + CELL(0.000 ns) 4.302 ns inst25~clkctrl 3 COMB CLKCTRL_G14 3 " "Info: 3: + IC(1.823 ns) + CELL(0.000 ns) = 4.302 ns; Loc. = CLKCTRL_G14; Fanout = 3; COMB Node = 'inst25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { inst25 inst25~clkctrl } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 592 384 448 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.642 ns) + CELL(0.618 ns) 5.562 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\] 4 REG LCFF_X15_Y1_N1 3 " "Info: 4: + IC(0.642 ns) + CELL(0.618 ns) = 5.562 ns; Loc. = LCFF_X15_Y1_N1; Fanout = 3; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.744 ns ( 31.36 % ) " "Info: Total cell delay = 1.744 ns ( 31.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.818 ns ( 68.64 % ) " "Info: Total interconnect delay = 3.818 ns ( 68.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.562 ns" { clk inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.562 ns" { clk {} clk~combout {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.353ns 1.823ns 0.642ns } { 0.000ns 0.854ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.834 ns" { clk inst33 inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.834 ns" { clk {} clk~combout {} inst33 {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.218ns 0.251ns 0.306ns 1.823ns 0.642ns } { 0.000ns 0.854ns 0.712ns 0.357ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.562 ns" { clk inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.562 ns" { clk {} clk~combout {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.353ns 1.823ns 0.642ns } { 0.000ns 0.854ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.609 ns - Shortest register register " "Info: - Shortest register to register delay is 0.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\] 1 REG LCFF_X15_Y1_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y1_N1; Fanout = 3; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.512 ns) 0.512 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita0 2 COMB LCCOMB_X15_Y1_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.512 ns) = 0.512 ns; Loc. = LCCOMB_X15_Y1_N0; Fanout = 1; COMB Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.512 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/cntr_plh.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.609 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\] 3 REG LCFF_X15_Y1_N1 3 " "Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.609 ns; Loc. = LCFF_X15_Y1_N1; Fanout = 3; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0 lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.609 ns ( 100.00 % ) " "Info: Total cell delay = 0.609 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0 lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.609 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0 {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.512ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.834 ns" { clk inst33 inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.834 ns" { clk {} clk~combout {} inst33 {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.218ns 0.251ns 0.306ns 1.823ns 0.642ns } { 0.000ns 0.854ns 0.712ns 0.357ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.562 ns" { clk inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.562 ns" { clk {} clk~combout {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.353ns 1.823ns 0.642ns } { 0.000ns 0.854ns 0.272ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0 lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.609 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0 {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.512ns 0.097ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_counter1:inst10\|lpm_counter:lpm_counter_component\|cntr_s1h:auto_generated\|safe_q\[3\] faster clk 4.055 ns register " "Info: tsu for register \"lpm_counter1:inst10\|lpm_counter:lpm_counter_component\|cntr_s1h:auto_generated\|safe_q\[3\]\" (data pin = \"faster\", clock pin = \"clk\") is 4.055 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.418 ns + Longest pin register " "Info: + Longest pin to register delay is 6.418 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns faster 1 CLK PIN_W10 2 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_W10; Fanout = 2; CLK Node = 'faster'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { faster } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 320 400 568 336 "faster" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.297 ns) + CELL(0.357 ns) 5.453 ns inst45~0 2 COMB LCCOMB_X19_Y7_N12 4 " "Info: 2: + IC(4.297 ns) + CELL(0.357 ns) = 5.453 ns; Loc. = LCCOMB_X19_Y7_N12; Fanout = 4; COMB Node = 'inst45~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.654 ns" { faster inst45~0 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 888 -296 -232 936 "inst45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.746 ns) 6.418 ns lpm_counter1:inst10\|lpm_counter:lpm_counter_component\|cntr_s1h:auto_generated\|safe_q\[3\] 3 REG LCFF_X19_Y7_N7 4 " "Info: 3: + IC(0.219 ns) + CELL(0.746 ns) = 6.418 ns; Loc. = LCFF_X19_Y7_N7; Fanout = 4; REG Node = 'lpm_counter1:inst10\|lpm_counter:lpm_counter_component\|cntr_s1h:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.965 ns" { inst45~0 lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_s1h:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_s1h.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/cntr_s1h.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.902 ns ( 29.64 % ) " "Info: Total cell delay = 1.902 ns ( 29.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.516 ns ( 70.36 % ) " "Info: Total interconnect delay = 4.516 ns ( 70.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.418 ns" { faster inst45~0 lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_s1h:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.418 ns" { faster {} faster~combout {} inst45~0 {} lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_s1h:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 4.297ns 0.219ns } { 0.000ns 0.799ns 0.357ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_s1h.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/cntr_s1h.tdf" 67 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.453 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.453 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 7 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 384 400 568 400 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 15 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 384 400 568 400 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.618 ns) 2.453 ns lpm_counter1:inst10\|lpm_counter:lpm_counter_component\|cntr_s1h:auto_generated\|safe_q\[3\] 3 REG LCFF_X19_Y7_N7 4 " "Info: 3: + IC(0.638 ns) + CELL(0.618 ns) = 2.453 ns; Loc. = LCFF_X19_Y7_N7; Fanout = 4; REG Node = 'lpm_counter1:inst10\|lpm_counter:lpm_counter_component\|cntr_s1h:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.256 ns" { clk~clkctrl lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_s1h:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_s1h.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/cntr_s1h.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 60.01 % ) " "Info: Total cell delay = 1.472 ns ( 60.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.981 ns ( 39.99 % ) " "Info: Total interconnect delay = 0.981 ns ( 39.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.453 ns" { clk clk~clkctrl lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_s1h:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.453 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_s1h:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.343ns 0.638ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.418 ns" { faster inst45~0 lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_s1h:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.418 ns" { faster {} faster~combout {} inst45~0 {} lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_s1h:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 4.297ns 0.219ns } { 0.000ns 0.799ns 0.357ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.453 ns" { clk clk~clkctrl lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_s1h:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.453 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_s1h:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.343ns 0.638ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk OUT\[1\] single_port_rom:inst\|altsyncram:rom_rtl_0\|altsyncram_ff71:auto_generated\|ram_block1a0~porta_address_reg0 7.438 ns memory " "Info: tco from clock \"clk\" to destination pin \"OUT\[1\]\" through memory \"single_port_rom:inst\|altsyncram:rom_rtl_0\|altsyncram_ff71:auto_generated\|ram_block1a0~porta_address_reg0\" is 7.438 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.315 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to source memory is 2.315 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 7 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 384 400 568 400 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 15 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 384 400 568 400 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.458 ns) 2.315 ns single_port_rom:inst\|altsyncram:rom_rtl_0\|altsyncram_ff71:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M512_X16_Y1 4 " "Info: 3: + IC(0.660 ns) + CELL(0.458 ns) = 2.315 ns; Loc. = M512_X16_Y1; Fanout = 4; MEM Node = 'single_port_rom:inst\|altsyncram:rom_rtl_0\|altsyncram_ff71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { clk~clkctrl single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ff71.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/altsyncram_ff71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.312 ns ( 56.67 % ) " "Info: Total cell delay = 1.312 ns ( 56.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.003 ns ( 43.33 % ) " "Info: Total interconnect delay = 1.003 ns ( 43.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { clk clk~clkctrl single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.315 ns" { clk {} clk~combout {} clk~clkctrl {} single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.140 ns + " "Info: + Micro clock to output delay of source is 0.140 ns" {  } { { "db/altsyncram_ff71.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/altsyncram_ff71.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.983 ns + Longest memory pin " "Info: + Longest memory to pin delay is 4.983 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns single_port_rom:inst\|altsyncram:rom_rtl_0\|altsyncram_ff71:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M512_X16_Y1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M512_X16_Y1; Fanout = 4; MEM Node = 'single_port_rom:inst\|altsyncram:rom_rtl_0\|altsyncram_ff71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ff71.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/altsyncram_ff71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.793 ns) 1.793 ns single_port_rom:inst\|altsyncram:rom_rtl_0\|altsyncram_ff71:auto_generated\|ram_block1a1 2 MEM M512_X16_Y1 1 " "Info: 2: + IC(0.000 ns) + CELL(1.793 ns) = 1.793 ns; Loc. = M512_X16_Y1; Fanout = 1; MEM Node = 'single_port_rom:inst\|altsyncram:rom_rtl_0\|altsyncram_ff71:auto_generated\|ram_block1a1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.793 ns" { single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg0 single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a1 } "NODE_NAME" } } { "db/altsyncram_ff71.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/altsyncram_ff71.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.086 ns) + CELL(2.104 ns) 4.983 ns OUT\[1\] 3 PIN PIN_R16 0 " "Info: 3: + IC(1.086 ns) + CELL(2.104 ns) = 4.983 ns; Loc. = PIN_R16; Fanout = 0; PIN Node = 'OUT\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.190 ns" { single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a1 OUT[1] } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 408 784 960 424 "OUT\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.897 ns ( 78.21 % ) " "Info: Total cell delay = 3.897 ns ( 78.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.086 ns ( 21.79 % ) " "Info: Total interconnect delay = 1.086 ns ( 21.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.983 ns" { single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg0 single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a1 OUT[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.983 ns" { single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg0 {} single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a1 {} OUT[1] {} } { 0.000ns 0.000ns 1.086ns } { 0.000ns 1.793ns 2.104ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { clk clk~clkctrl single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.315 ns" { clk {} clk~combout {} clk~clkctrl {} single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.983 ns" { single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg0 single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a1 OUT[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.983 ns" { single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg0 {} single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a1 {} OUT[1] {} } { 0.000ns 0.000ns 1.086ns } { 0.000ns 1.793ns 2.104ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "slower reload_out 6.119 ns Longest " "Info: Longest tpd from source pin \"slower\" to destination pin \"reload_out\" is 6.119 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.790 ns) 0.790 ns slower 1 CLK PIN_P17 7 " "Info: 1: + IC(0.000 ns) + CELL(0.790 ns) = 0.790 ns; Loc. = PIN_P17; Fanout = 7; CLK Node = 'slower'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { slower } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 288 400 568 304 "slower" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.131 ns) + CELL(0.378 ns) 2.299 ns inst13 2 COMB LCCOMB_X18_Y7_N14 6 " "Info: 2: + IC(1.131 ns) + CELL(0.378 ns) = 2.299 ns; Loc. = LCCOMB_X18_Y7_N14; Fanout = 6; COMB Node = 'inst13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { slower inst13 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 704 56 120 752 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.832 ns) + CELL(1.988 ns) 6.119 ns reload_out 3 PIN PIN_D13 0 " "Info: 3: + IC(1.832 ns) + CELL(1.988 ns) = 6.119 ns; Loc. = PIN_D13; Fanout = 0; PIN Node = 'reload_out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.820 ns" { inst13 reload_out } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 440 784 960 456 "reload_out" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.156 ns ( 51.58 % ) " "Info: Total cell delay = 3.156 ns ( 51.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.963 ns ( 48.42 % ) " "Info: Total interconnect delay = 2.963 ns ( 48.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.119 ns" { slower inst13 reload_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.119 ns" { slower {} slower~combout {} inst13 {} reload_out {} } { 0.000ns 0.000ns 1.131ns 1.832ns } { 0.000ns 0.790ns 0.378ns 1.988ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst29 key\[8\] key\[1\] 4.497 ns register " "Info: th for register \"inst29\" (data pin = \"key\[8\]\", clock pin = \"key\[1\]\") is 4.497 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[1\] destination 6.600 ns + Longest register " "Info: + Longest clock path from clock \"key\[1\]\" to destination register is 6.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns key\[1\] 1 CLK PIN_U12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_U12; Fanout = 1; CLK Node = 'key\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[1] } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 352 400 568 368 "key\[8..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.952 ns) + CELL(0.272 ns) 2.051 ns inst22~0 2 COMB LCCOMB_X17_Y1_N28 2 " "Info: 2: + IC(0.952 ns) + CELL(0.272 ns) = 2.051 ns; Loc. = LCCOMB_X17_Y1_N28; Fanout = 2; COMB Node = 'inst22~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.224 ns" { key[1] inst22~0 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 576 -80 -16 656 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(0.154 ns) 3.261 ns inst39 3 COMB LCCOMB_X19_Y7_N26 1 " "Info: 3: + IC(1.056 ns) + CELL(0.154 ns) = 3.261 ns; Loc. = LCCOMB_X19_Y7_N26; Fanout = 1; COMB Node = 'inst39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.210 ns" { inst22~0 inst39 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 352 -304 -240 400 "inst39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.050 ns) + CELL(0.000 ns) 5.311 ns inst39~clkctrl 4 COMB CLKCTRL_G8 4 " "Info: 4: + IC(2.050 ns) + CELL(0.000 ns) = 5.311 ns; Loc. = CLKCTRL_G8; Fanout = 4; COMB Node = 'inst39~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.050 ns" { inst39 inst39~clkctrl } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 352 -304 -240 400 "inst39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.618 ns) 6.600 ns inst29 5 REG LCFF_X17_Y1_N17 1 " "Info: 5: + IC(0.671 ns) + CELL(0.618 ns) = 6.600 ns; Loc. = LCFF_X17_Y1_N17; Fanout = 1; REG Node = 'inst29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { inst39~clkctrl inst29 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 624 168 232 704 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.871 ns ( 28.35 % ) " "Info: Total cell delay = 1.871 ns ( 28.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.729 ns ( 71.65 % ) " "Info: Total interconnect delay = 4.729 ns ( 71.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.600 ns" { key[1] inst22~0 inst39 inst39~clkctrl inst29 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.600 ns" { key[1] {} key[1]~combout {} inst22~0 {} inst39 {} inst39~clkctrl {} inst29 {} } { 0.000ns 0.000ns 0.952ns 1.056ns 2.050ns 0.671ns } { 0.000ns 0.827ns 0.272ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 624 168 232 704 "inst29" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.252 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.252 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns key\[8\] 1 CLK PIN_W11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W11; Fanout = 2; CLK Node = 'key\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[8] } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 352 400 568 368 "key\[8..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.053 ns) 1.732 ns inst22~0 2 COMB LCCOMB_X17_Y1_N28 2 " "Info: 2: + IC(0.842 ns) + CELL(0.053 ns) = 1.732 ns; Loc. = LCCOMB_X17_Y1_N28; Fanout = 2; COMB Node = 'inst22~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.895 ns" { key[8] inst22~0 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 576 -80 -16 656 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.309 ns) 2.252 ns inst29 3 REG LCFF_X17_Y1_N17 1 " "Info: 3: + IC(0.211 ns) + CELL(0.309 ns) = 2.252 ns; Loc. = LCFF_X17_Y1_N17; Fanout = 1; REG Node = 'inst29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.520 ns" { inst22~0 inst29 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектирования/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 624 168 232 704 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.199 ns ( 53.24 % ) " "Info: Total cell delay = 1.199 ns ( 53.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.053 ns ( 46.76 % ) " "Info: Total interconnect delay = 1.053 ns ( 46.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.252 ns" { key[8] inst22~0 inst29 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.252 ns" { key[8] {} key[8]~combout {} inst22~0 {} inst29 {} } { 0.000ns 0.000ns 0.842ns 0.211ns } { 0.000ns 0.837ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.600 ns" { key[1] inst22~0 inst39 inst39~clkctrl inst29 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.600 ns" { key[1] {} key[1]~combout {} inst22~0 {} inst39 {} inst39~clkctrl {} inst29 {} } { 0.000ns 0.000ns 0.952ns 1.056ns 2.050ns 0.671ns } { 0.000ns 0.827ns 0.272ns 0.154ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.252 ns" { key[8] inst22~0 inst29 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.252 ns" { key[8] {} key[8]~combout {} inst22~0 {} inst29 {} } { 0.000ns 0.000ns 0.842ns 0.211ns } { 0.000ns 0.837ns 0.053ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 16 18:52:07 2024 " "Info: Processing ended: Sat Mar 16 18:52:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
