

================================================================
== Vivado HLS Report for 'subconv_3x3_8_no_rel'
================================================================
* Date:           Sat Dec 15 03:40:52 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  234337|  234337|  234337|  234337|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  234336|  234336|      4882|          -|          -|    48|    no    |
        | + Loop 1.1              |    4880|    4880|       610|          -|          -|     8|    no    |
        |  ++ Loop 1.1.1          |     608|     608|        76|          -|          -|     8|    no    |
        |   +++ Loop 1.1.1.1      |      72|      72|        24|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |      21|      21|         7|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|     708|    489|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    128|
|Register         |        -|      -|     231|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     939|    617|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+----+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+----+----+------------+------------+
    |p_Val2_1_fu_487_p2              |     *    |      0|   0|  62|           8|           8|
    |co_2_fu_218_p2                  |     +    |      0|  23|  11|           6|           1|
    |h_2_fu_336_p2                   |     +    |      0|  17|   9|           4|           1|
    |m_2_fu_348_p2                   |     +    |      0|  11|   8|           2|           1|
    |n_2_fu_432_p2                   |     +    |      0|  11|   8|           2|           1|
    |p_Val2_10_fu_717_p2             |     +    |      0|  32|  14|           9|           9|
    |p_Val2_13_fu_513_p2             |     +    |      0|  53|  21|          16|          16|
    |p_Val2_15_fu_547_p2             |     +    |      0|  29|  13|           8|           8|
    |result_V_fu_731_p2              |     +    |      0|  29|  13|           8|           8|
    |tmp2_fu_363_p2                  |     +    |      0|  11|   8|           2|           2|
    |tmp3_fu_452_p2                  |     +    |      0|  11|   8|           2|           2|
    |tmp_25_fu_373_p2                |     +    |      0|  17|   9|           4|           4|
    |tmp_28_fu_462_p2                |     +    |      0|  17|   9|           4|           4|
    |tmp_37_fu_257_p2                |     +    |      0|  35|  15|          10|          10|
    |tmp_40_fu_295_p2                |     +    |      0|  35|  15|          10|          10|
    |tmp_43_fu_324_p2                |     +    |      0|  47|  19|          14|          14|
    |tmp_44_fu_796_p2                |     +    |      0|  47|  19|          14|          14|
    |tmp_45_fu_358_p2                |     +    |      0|  35|  15|          10|          10|
    |tmp_48_fu_383_p2                |     +    |      0|  35|  15|          10|          10|
    |tmp_51_fu_420_p2                |     +    |      0|  47|  19|          14|          14|
    |tmp_52_fu_442_p2                |     +    |      0|  35|  15|          10|          10|
    |tmp_53_fu_472_p2                |     +    |      0|  47|  19|          14|          14|
    |w_2_fu_806_p2                   |     +    |      0|  17|   9|           4|           1|
    |tmp_39_fu_275_p2                |     -    |      0|  32|  14|           9|           9|
    |tmp_47_fu_393_p2                |     -    |      0|  35|  15|          10|          10|
    |brmerge40_demorgan_i_fu_652_p2  |    and   |      0|   0|   2|           1|           1|
    |carry_fu_567_p2                 |    and   |      0|   0|   2|           1|           1|
    |overflow_fu_646_p2              |    and   |      0|   0|   2|           1|           1|
    |p_38_i_i_fu_625_p2              |    and   |      0|   0|   2|           1|           1|
    |p_41_i_i_fu_613_p2              |    and   |      0|   0|   2|           1|           1|
    |underflow_2_fu_750_p2           |    and   |      0|   0|   2|           1|           1|
    |underflow_fu_669_p2             |    and   |      0|   0|   2|           1|           1|
    |Range1_all_ones_fu_590_p2       |   icmp   |      0|   0|   1|           2|           2|
    |Range1_all_zeros_fu_595_p2      |   icmp   |      0|   0|   1|           2|           1|
    |exitcond5_fu_212_p2             |   icmp   |      0|   0|   3|           6|           6|
    |exitcond6_fu_285_p2             |   icmp   |      0|   0|   2|           4|           4|
    |exitcond7_fu_330_p2             |   icmp   |      0|   0|   2|           4|           4|
    |exitcond8_fu_342_p2             |   icmp   |      0|   0|   1|           2|           2|
    |exitcond_fu_426_p2              |   icmp   |      0|   0|   1|           2|           2|
    |brmerge9_fu_764_p2              |    or    |      0|   0|   2|           1|           1|
    |brmerge_i_i2_fu_636_p2          |    or    |      0|   0|   2|           1|           1|
    |brmerge_i_i_i_fu_674_p2         |    or    |      0|   0|   2|           1|           1|
    |tmp4_demorgan_fu_657_p2         |    or    |      0|   0|   2|           1|           1|
    |tmp5_fu_680_p2                  |    or    |      0|   0|   2|           1|           1|
    |underflow_not_fu_684_p2         |    or    |      0|   0|   2|           1|           1|
    |deleted_ones_fu_618_p3          |  select  |      0|   0|   2|           1|           1|
    |deleted_zeros_fu_600_p3         |  select  |      0|   0|   2|           1|           1|
    |output_V_d0                     |  select  |      0|   0|   8|           1|           8|
    |p_Val2_16_mux_fu_689_p3         |  select  |      0|   0|   8|           1|           7|
    |p_Val2_s_25_fu_695_p3           |  select  |      0|   0|   9|           1|           9|
    |p_result_V_fu_776_p3            |  select  |      0|   0|   9|           1|           9|
    |result_V_mux_fu_769_p3          |  select  |      0|   0|   8|           1|           7|
    |sum_V_fu_701_p3                 |  select  |      0|   0|   8|           1|           8|
    |brmerge_i_i_fu_755_p2           |    xor   |      0|   0|   2|           1|           1|
    |isneg_not_fu_759_p2             |    xor   |      0|   0|   2|           1|           2|
    |p_not_i_i_fu_630_p2             |    xor   |      0|   0|   2|           1|           2|
    |tmp4_fu_663_p2                  |    xor   |      0|   0|   2|           1|           2|
    |tmp_22_fu_745_p2                |    xor   |      0|   0|   2|           1|           2|
    |tmp_32_fu_561_p2                |    xor   |      0|   0|   2|           1|           2|
    |tmp_33_fu_607_p2                |    xor   |      0|   0|   2|           1|           2|
    |tmp_35_fu_641_p2                |    xor   |      0|   0|   2|           1|           2|
    +--------------------------------+----------+-------+----+----+------------+------------+
    |Total                           |          |      0| 708| 489|         255|         290|
    +--------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  65|         16|    1|         16|
    |co_reg_131         |   9|          2|    6|         12|
    |h_reg_142          |   9|          2|    4|          8|
    |m_reg_178          |   9|          2|    2|          4|
    |n_reg_201          |   9|          2|    2|          4|
    |p_Val2_12_reg_189  |   9|          2|    8|         16|
    |p_Val2_s_reg_166   |   9|          2|    8|         16|
    |w_reg_154          |   9|          2|    4|          8|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 128|         30|   35|         84|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |  15|   0|   15|          0|
    |bias_V_addr_reg_831           |   6|   0|    6|          0|
    |brmerge40_demorgan_i_reg_972  |   1|   0|    1|          0|
    |brmerge_i_i_i_reg_982         |   1|   0|    1|          0|
    |carry_reg_949                 |   1|   0|    1|          0|
    |co_2_reg_815                  |   6|   0|    6|          0|
    |co_reg_131                    |   6|   0|    6|          0|
    |h_reg_142                     |   4|   0|    4|          0|
    |input_V_load_reg_910          |   8|   0|    8|          0|
    |isneg_reg_992                 |   1|   0|    1|          0|
    |m_2_reg_855                   |   2|   0|    2|          0|
    |m_reg_178                     |   2|   0|    2|          0|
    |n_2_reg_885                   |   2|   0|    2|          0|
    |n_reg_201                     |   2|   0|    2|          0|
    |newsignbit_2_reg_1005         |   1|   0|    1|          0|
    |newsignbit_reg_943            |   1|   0|    1|          0|
    |p_38_i_i_reg_962              |   1|   0|    1|          0|
    |p_Val2_12_reg_189             |   8|   0|    8|          0|
    |p_Val2_13_reg_925             |  16|   0|   16|          0|
    |p_Val2_15_reg_937             |   8|   0|    8|          0|
    |p_Val2_1_reg_915              |  16|   0|   16|          0|
    |p_Val2_s_reg_166              |   8|   0|    8|          0|
    |result_V_reg_999              |   8|   0|    8|          0|
    |signbit_reg_930               |   1|   0|    1|          0|
    |tmp_34_reg_956                |   2|   0|    2|          0|
    |tmp_35_reg_967                |   1|   0|    1|          0|
    |tmp_37_reg_820                |   9|   0|   10|          1|
    |tmp_43_reg_839                |  13|   0|   14|          1|
    |tmp_45_cast_reg_826           |  10|   0|   10|          0|
    |tmp_45_reg_860                |  10|   0|   10|          0|
    |tmp_47_reg_872                |  10|   0|   10|          0|
    |tmp_48_reg_866                |  10|   0|   10|          0|
    |tmp_51_reg_877                |  13|   0|   14|          1|
    |tmp_53_reg_895                |  14|   0|   14|          0|
    |tmp_55_reg_920                |   1|   0|    1|          0|
    |underflow_reg_977             |   1|   0|    1|          0|
    |w_reg_154                     |   4|   0|    4|          0|
    |weight_V_load_reg_905         |   8|   0|    8|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 231|   0|  234|          3|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | subconv_3x3_8_no_rel | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | subconv_3x3_8_no_rel | return value |
|ap_start           |  in |    1| ap_ctrl_hs | subconv_3x3_8_no_rel | return value |
|ap_done            | out |    1| ap_ctrl_hs | subconv_3x3_8_no_rel | return value |
|ap_idle            | out |    1| ap_ctrl_hs | subconv_3x3_8_no_rel | return value |
|ap_ready           | out |    1| ap_ctrl_hs | subconv_3x3_8_no_rel | return value |
|input_V_address0   | out |   13|  ap_memory |        input_V       |     array    |
|input_V_ce0        | out |    1|  ap_memory |        input_V       |     array    |
|input_V_q0         |  in |    8|  ap_memory |        input_V       |     array    |
|weight_V_address0  | out |    9|  ap_memory |       weight_V       |     array    |
|weight_V_ce0       | out |    1|  ap_memory |       weight_V       |     array    |
|weight_V_q0        |  in |    8|  ap_memory |       weight_V       |     array    |
|bias_V_address0    | out |    6|  ap_memory |        bias_V        |     array    |
|bias_V_ce0         | out |    1|  ap_memory |        bias_V        |     array    |
|bias_V_q0          |  in |    8|  ap_memory |        bias_V        |     array    |
|output_V_address0  | out |   13|  ap_memory |       output_V       |     array    |
|output_V_ce0       | out |    1|  ap_memory |       output_V       |     array    |
|output_V_we0       | out |    1|  ap_memory |       output_V       |     array    |
|output_V_d0        | out |    8|  ap_memory |       output_V       |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

