In archive /home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libitm.a_clang_-O3:

aatree.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3GTM12aa_node_base4skewEv>:
   0:	ldr	w1, [x0, #16]
   4:	cbz	w1, 18 <_ZN3GTM12aa_node_base4skewEv+0x18>
   8:	ldr	x2, [x0]
   c:	ldr	w3, [x2, #16]
  10:	cmp	w1, w3
  14:	b.eq	1c <_ZN3GTM12aa_node_base4skewEv+0x1c>  // b.none
  18:	ret
  1c:	ldr	x1, [x2, #8]
  20:	str	x1, [x0]
  24:	str	x0, [x2, #8]
  28:	mov	x0, x2
  2c:	ret

0000000000000030 <_ZN3GTM12aa_node_base5splitEv>:
  30:	ldr	w1, [x0, #16]
  34:	cbz	w1, 4c <_ZN3GTM12aa_node_base5splitEv+0x1c>
  38:	ldr	x2, [x0, #8]
  3c:	ldr	x3, [x2, #8]
  40:	ldr	w3, [x3, #16]
  44:	cmp	w1, w3
  48:	b.eq	50 <_ZN3GTM12aa_node_base5splitEv+0x20>  // b.none
  4c:	ret
  50:	ldr	x1, [x2]
  54:	str	x1, [x0, #8]
  58:	ldr	w1, [x2, #16]
  5c:	str	x0, [x2]
  60:	mov	x0, x2
  64:	add	w1, w1, #0x1
  68:	str	w1, [x2, #16]
  6c:	ret

0000000000000070 <_ZN3GTM12aa_node_base14decrease_levelEv>:
  70:	ldp	x1, x3, [x0]
  74:	ldr	w4, [x0, #16]
  78:	ldr	w1, [x1, #16]
  7c:	ldr	w2, [x3, #16]
  80:	cmp	w1, w2
  84:	add	w5, w2, #0x1
  88:	csinc	w1, w5, w1, cs  // cs = hs, nlast
  8c:	cmp	w4, w1
  90:	b.ls	a4 <_ZN3GTM12aa_node_base14decrease_levelEv+0x34>  // b.plast
  94:	str	w1, [x0, #16]
  98:	cmp	w1, w2
  9c:	b.cs	a4 <_ZN3GTM12aa_node_base14decrease_levelEv+0x34>  // b.hs, b.nlast
  a0:	str	w1, [x3, #16]
  a4:	ret

Disassembly of section .text._ZN3GTM11aa_tree_keyImEC2Ev:

0000000000000000 <_ZN3GTM11aa_tree_keyImEC1Ev>:
   0:	str	xzr, [x0]
   4:	ret

Disassembly of section .text._ZNK3GTM11aa_tree_keyImE4findEm:

0000000000000000 <_ZNK3GTM11aa_tree_keyImE4findEm>:
   0:	ldr	x0, [x0]
   4:	cbz	x0, 30 <_ZNK3GTM11aa_tree_keyImE4findEm+0x30>
   8:	adrp	x3, 0 <_ZNK3GTM11aa_tree_keyImE4findEm>
   c:	add	x3, x3, #0x0
  10:	b	24 <_ZNK3GTM11aa_tree_keyImE4findEm+0x24>
  14:	cset	x2, cc  // cc = lo, ul, last
  18:	ldr	x0, [x0, x2, lsl #3]
  1c:	cmp	x0, x3
  20:	b.eq	34 <_ZNK3GTM11aa_tree_keyImE4findEm+0x34>  // b.none
  24:	ldr	x2, [x0, #24]
  28:	cmp	x2, x1
  2c:	b.ne	14 <_ZNK3GTM11aa_tree_keyImE4findEm+0x14>  // b.any
  30:	ret
  34:	mov	x0, #0x0                   	// #0
  38:	ret

Disassembly of section .text._ZN3GTM11aa_tree_keyImE8insert_1EPNS_11aa_node_keyImEES4_:

0000000000000000 <_ZN3GTM11aa_tree_keyImE8insert_1EPNS_11aa_node_keyImEES4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x3, 0 <_ZN3GTM11aa_tree_keyImE8insert_1EPNS_11aa_node_keyImEES4_>
   8:	add	x3, x3, #0x0
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	mov	x19, x0
  18:	mov	x20, #0x8                   	// #8
  1c:	ldr	x0, [x0, #24]
  20:	mov	x2, x1
  24:	ldr	x4, [x1, #24]
  28:	cmp	x4, x0
  2c:	csel	x20, x20, xzr, hi  // hi = pmore
  30:	ldr	x0, [x19, x20]
  34:	cmp	x0, x3
  38:	b.eq	44 <_ZN3GTM11aa_tree_keyImE8insert_1EPNS_11aa_node_keyImEES4_+0x44>  // b.none
  3c:	bl	0 <_ZN3GTM11aa_tree_keyImE8insert_1EPNS_11aa_node_keyImEES4_>
  40:	mov	x2, x0
  44:	str	x2, [x19, x20]
  48:	mov	x0, x19
  4c:	ldr	w1, [x19, #16]
  50:	cbz	w1, 7c <_ZN3GTM11aa_tree_keyImE8insert_1EPNS_11aa_node_keyImEES4_+0x7c>
  54:	ldr	x2, [x19]
  58:	ldr	w3, [x2, #16]
  5c:	cmp	w1, w3
  60:	b.eq	b0 <_ZN3GTM11aa_tree_keyImE8insert_1EPNS_11aa_node_keyImEES4_+0xb0>  // b.none
  64:	ldr	x3, [x19, #8]
  68:	mov	x2, x19
  6c:	ldr	x4, [x3, #8]
  70:	ldr	w4, [x4, #16]
  74:	cmp	w4, w1
  78:	b.eq	88 <_ZN3GTM11aa_tree_keyImE8insert_1EPNS_11aa_node_keyImEES4_+0x88>  // b.none
  7c:	ldp	x19, x20, [sp, #16]
  80:	ldp	x29, x30, [sp], #32
  84:	ret
  88:	ldr	x1, [x3]
  8c:	str	x1, [x2, #8]
  90:	ldr	w1, [x3, #16]
  94:	str	x0, [x3]
  98:	mov	x0, x3
  9c:	add	w1, w1, #0x1
  a0:	str	w1, [x3, #16]
  a4:	ldp	x19, x20, [sp, #16]
  a8:	ldp	x29, x30, [sp], #32
  ac:	ret
  b0:	ldr	x3, [x2, #8]
  b4:	str	x3, [x19]
  b8:	mov	x0, x2
  bc:	mov	x3, x19
  c0:	str	x19, [x2, #8]
  c4:	b	6c <_ZN3GTM11aa_tree_keyImE8insert_1EPNS_11aa_node_keyImEES4_+0x6c>

Disassembly of section .text._ZN3GTM11aa_tree_keyImE6insertEPNS_11aa_node_keyImEE:

0000000000000000 <_ZN3GTM11aa_tree_keyImE6insertEPNS_11aa_node_keyImEE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0]
  14:	cbz	x0, 2c <_ZN3GTM11aa_tree_keyImE6insertEPNS_11aa_node_keyImEE+0x2c>
  18:	bl	0 <_ZN3GTM11aa_tree_keyImE6insertEPNS_11aa_node_keyImEE>
  1c:	str	x0, [x19]
  20:	ldr	x19, [sp, #16]
  24:	ldp	x29, x30, [sp], #32
  28:	ret
  2c:	str	x1, [x19]
  30:	ldr	x19, [sp, #16]
  34:	ldp	x29, x30, [sp], #32
  38:	ret

Disassembly of section .text._ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_:

0000000000000000 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #24]
  14:	cmp	x0, x1
  18:	b.ne	130 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_+0x130>  // b.any
  1c:	ldp	x4, x0, [x19]
  20:	cbz	x2, 28 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_+0x28>
  24:	str	x19, [x2]
  28:	adrp	x2, 0 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_>
  2c:	add	x2, x2, #0x0
  30:	cmp	x4, x2
  34:	mov	x20, #0x0                   	// #0
  38:	mov	x3, #0x1                   	// #1
  3c:	b.eq	188 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_+0x188>  // b.none
  40:	mov	x1, x4
  44:	mov	x19, x1
  48:	ldr	x1, [x1, x3, lsl #3]
  4c:	cmp	x1, x2
  50:	b.ne	44 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_+0x44>  // b.any
  54:	ldr	x1, [x19, #24]
  58:	mov	x0, x4
  5c:	mov	x2, #0x0                   	// #0
  60:	bl	0 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_>
  64:	str	x0, [x19, x20, lsl #3]
  68:	ldp	x5, x1, [x19]
  6c:	mov	x4, x19
  70:	ldr	w2, [x19, #16]
  74:	ldr	w3, [x1, #16]
  78:	ldr	w0, [x5, #16]
  7c:	add	w6, w3, #0x1
  80:	cmp	w0, w3
  84:	csinc	w0, w6, w0, cs  // cs = hs, nlast
  88:	cmp	w2, w0
  8c:	b.ls	a8 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_+0xa8>  // b.plast
  90:	str	w0, [x19, #16]
  94:	mov	w2, w0
  98:	cmp	w3, w0
  9c:	b.ls	a8 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_+0xa8>  // b.plast
  a0:	str	w0, [x1, #16]
  a4:	ldr	w2, [x19, #16]
  a8:	cbz	w2, b8 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_+0xb8>
  ac:	ldr	w0, [x5, #16]
  b0:	cmp	w0, w2
  b4:	b.eq	148 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_+0x148>  // b.none
  b8:	ldr	w6, [x1, #16]
  bc:	mov	x3, x1
  c0:	mov	x0, x19
  c4:	ldr	x7, [x1]
  c8:	cbnz	w6, 168 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_+0x168>
  cc:	str	x3, [x4, #8]
  d0:	ldr	x1, [x3, #8]
  d4:	ldr	w5, [x1, #16]
  d8:	cbz	w5, ec <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_+0xec>
  dc:	ldr	x6, [x1]
  e0:	ldr	w7, [x6, #16]
  e4:	cmp	w5, w7
  e8:	b.eq	1ec <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_+0x1ec>  // b.none
  ec:	str	x1, [x3, #8]
  f0:	ldr	x1, [x4, #8]
  f4:	ldr	w3, [x1, #16]
  f8:	ldr	x5, [x1, #8]
  fc:	cbz	w2, 10c <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_+0x10c>
 100:	ldr	w6, [x5, #16]
 104:	cmp	w6, w2
 108:	b.eq	1c0 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_+0x1c0>  // b.none
 10c:	cbz	w3, 120 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_+0x120>
 110:	ldr	x2, [x5, #8]
 114:	ldr	w2, [x2, #16]
 118:	cmp	w2, w3
 11c:	b.eq	1a0 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_+0x1a0>  // b.none
 120:	str	x1, [x0, #8]
 124:	ldp	x19, x20, [sp, #16]
 128:	ldp	x29, x30, [sp], #32
 12c:	ret
 130:	mov	x20, #0x8                   	// #8
 134:	csel	x20, x20, xzr, cc  // cc = lo, ul, last
 138:	ldr	x0, [x19, x20]
 13c:	bl	0 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_>
 140:	str	x0, [x19, x20]
 144:	b	68 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_+0x68>
 148:	ldr	x7, [x5, #8]
 14c:	mov	x0, x5
 150:	mov	x1, x19
 154:	mov	x3, x19
 158:	mov	x4, x5
 15c:	mov	w6, w2
 160:	str	x7, [x19]
 164:	str	x19, [x5, #8]
 168:	ldr	w5, [x7, #16]
 16c:	cmp	w6, w5
 170:	b.ne	cc <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_+0xcc>  // b.any
 174:	ldr	x5, [x7, #8]
 178:	str	x5, [x1]
 17c:	str	x3, [x7, #8]
 180:	mov	x3, x7
 184:	b	cc <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_+0xcc>
 188:	cmp	x0, x4
 18c:	b.eq	124 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_+0x124>  // b.none
 190:	sxtw	x20, w3
 194:	mov	x4, x0
 198:	mov	x3, #0x0                   	// #0
 19c:	b	40 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_+0x40>
 1a0:	ldr	x2, [x5]
 1a4:	str	x2, [x1, #8]
 1a8:	ldr	w2, [x5, #16]
 1ac:	str	x1, [x5]
 1b0:	mov	x1, x5
 1b4:	add	w2, w2, #0x1
 1b8:	str	w2, [x5, #16]
 1bc:	b	120 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_+0x120>
 1c0:	ldr	x2, [x1]
 1c4:	str	x2, [x4, #8]
 1c8:	add	w3, w3, #0x1
 1cc:	str	x0, [x1]
 1d0:	ldr	x2, [x1, #8]
 1d4:	str	w3, [x1, #16]
 1d8:	mov	x0, x1
 1dc:	mov	x1, x2
 1e0:	ldr	w3, [x2, #16]
 1e4:	ldr	x5, [x2, #8]
 1e8:	b	10c <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_+0x10c>
 1ec:	ldr	x5, [x6, #8]
 1f0:	str	x5, [x1]
 1f4:	str	x1, [x6, #8]
 1f8:	mov	x1, x6
 1fc:	b	ec <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_+0xec>

Disassembly of section .text._ZN3GTM11aa_tree_keyImE5eraseEm:

0000000000000000 <_ZN3GTM11aa_tree_keyImE5eraseEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0]
  14:	cbz	x0, 3c <_ZN3GTM11aa_tree_keyImE5eraseEm+0x3c>
  18:	add	x2, sp, #0x28
  1c:	str	xzr, [sp, #40]
  20:	bl	0 <_ZN3GTM11aa_tree_keyImE5eraseEm>
  24:	adrp	x2, 0 <_ZN3GTM11aa_tree_keyImE5eraseEm>
  28:	add	x2, x2, #0x0
  2c:	cmp	x0, x2
  30:	csel	x1, x0, xzr, ne  // ne = any
  34:	str	x1, [x19]
  38:	ldr	x0, [sp, #40]
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text.startup:

0000000000000000 <_GLOBAL__sub_I__ZN3GTM12aa_node_base5s_nilE>:
   0:	adrp	x1, 0 <_GLOBAL__sub_I__ZN3GTM12aa_node_base5s_nilE>
   4:	add	x0, x1, #0x0
   8:	str	x0, [x1]
   c:	str	x0, [x0, #8]
  10:	str	wzr, [x0, #16]
  14:	ret

alloc.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3GTML20commit_allocations_1EmPNS_16gtm_alloc_actionEPv>:
   0:	cmp	x2, #0x0
   4:	ldrb	w3, [x1, #24]
   8:	cset	w2, ne  // ne = any
   c:	cmp	w3, w2
  10:	b.eq	18 <_ZN3GTML20commit_allocations_1EmPNS_16gtm_alloc_actionEPv+0x18>  // b.none
  14:	ret
  18:	ldr	x2, [x1, #8]
  1c:	cbz	x2, 2c <_ZN3GTML20commit_allocations_1EmPNS_16gtm_alloc_actionEPv+0x2c>
  20:	ldr	x1, [x1, #16]
  24:	mov	x16, x2
  28:	br	x16
  2c:	ldr	x1, [x1]
  30:	mov	x16, x1
  34:	br	x16

0000000000000038 <_ZN3GTML20commit_allocations_2EmPNS_16gtm_alloc_actionEPv>:
  38:	stp	x29, x30, [sp, #-48]!
  3c:	mov	x29, sp
  40:	stp	x19, x20, [sp, #16]
  44:	mov	x19, x1
  48:	ldrb	w1, [x2, #8]
  4c:	cbz	w1, 74 <_ZN3GTML20commit_allocations_2EmPNS_16gtm_alloc_actionEPv+0x3c>
  50:	ldrb	w1, [x19, #24]
  54:	cbz	w1, c8 <_ZN3GTML20commit_allocations_2EmPNS_16gtm_alloc_actionEPv+0x90>
  58:	ldr	x2, [x19, #8]
  5c:	cbz	x2, d4 <_ZN3GTML20commit_allocations_2EmPNS_16gtm_alloc_actionEPv+0x9c>
  60:	ldr	x1, [x19, #16]
  64:	mov	x16, x2
  68:	ldp	x19, x20, [sp, #16]
  6c:	ldp	x29, x30, [sp], #48
  70:	br	x16
  74:	mov	x20, x0
  78:	mov	w1, #0x0                   	// #0
  7c:	mov	x0, #0x40                  	// #64
  80:	stp	x21, x22, [sp, #32]
  84:	ldr	x22, [x2]
  88:	bl	0 <_ZN3GTM7xmallocEmb>
  8c:	adrp	x2, 0 <_ZN3GTM12aa_node_base5s_nilE>
  90:	mov	x21, x0
  94:	add	x2, x2, #0x0
  98:	mov	w3, #0x1                   	// #1
  9c:	mov	x0, x22
  a0:	mov	x1, x21
  a4:	stp	x2, x2, [x21]
  a8:	str	w3, [x21, #16]
  ac:	str	x20, [x21, #24]
  b0:	bl	0 <_ZN3GTM11aa_tree_keyImE6insertEPNS_11aa_node_keyImEE>
  b4:	ldp	x0, x1, [x19]
  b8:	stp	x0, x1, [x21, #32]
  bc:	ldp	x0, x1, [x19, #16]
  c0:	stp	x0, x1, [x21, #48]
  c4:	ldp	x21, x22, [sp, #32]
  c8:	ldp	x19, x20, [sp, #16]
  cc:	ldp	x29, x30, [sp], #48
  d0:	ret
  d4:	ldr	x1, [x19]
  d8:	ldp	x19, x20, [sp, #16]
  dc:	mov	x16, x1
  e0:	ldp	x29, x30, [sp], #48
  e4:	br	x16

00000000000000e8 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>:
  e8:	stp	x29, x30, [sp, #-32]!
  ec:	mov	x29, sp
  f0:	stp	x19, x20, [sp, #16]
  f4:	mov	x19, x0
  f8:	adrp	x20, 0 <_ZN3GTM12aa_node_base5s_nilE>
  fc:	ldr	x0, [x0]
 100:	add	x20, x20, #0x0
 104:	cmp	x0, x20
 108:	b.eq	110 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0+0x28>  // b.none
 10c:	bl	e8 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
 110:	ldr	x0, [x19, #8]
 114:	cmp	x0, x20
 118:	b.eq	120 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0+0x38>  // b.none
 11c:	bl	e8 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
 120:	mov	x0, x19
 124:	ldp	x19, x20, [sp, #16]
 128:	ldp	x29, x30, [sp], #32
 12c:	b	0 <free>

0000000000000130 <_ZN3GTM10gtm_thread17record_allocationEPvPFvS1_E>:
 130:	stp	x29, x30, [sp, #-48]!
 134:	mov	x29, sp
 138:	stp	x19, x20, [sp, #16]
 13c:	mov	x20, x2
 140:	stp	x21, x22, [sp, #32]
 144:	mov	x22, x0
 148:	mov	x21, x1
 14c:	mov	x0, #0x40                  	// #64
 150:	mov	w1, #0x0                   	// #0
 154:	bl	0 <_ZN3GTM7xmallocEmb>
 158:	mov	x19, x0
 15c:	adrp	x3, 0 <_ZN3GTM12aa_node_base5s_nilE>
 160:	add	x3, x3, #0x0
 164:	add	x0, x22, #0xf0
 168:	mov	x1, x19
 16c:	mov	w22, #0x1                   	// #1
 170:	stp	x3, x3, [x19]
 174:	str	w22, [x19, #16]
 178:	str	x21, [x19, #24]
 17c:	bl	0 <_ZN3GTM11aa_tree_keyImE6insertEPNS_11aa_node_keyImEE>
 180:	stp	x20, xzr, [x19, #32]
 184:	strb	w22, [x19, #56]
 188:	ldp	x19, x20, [sp, #16]
 18c:	ldp	x21, x22, [sp, #32]
 190:	ldp	x29, x30, [sp], #48
 194:	ret

0000000000000198 <_ZN3GTM10gtm_thread17forget_allocationEPvPFvS1_E>:
 198:	stp	x29, x30, [sp, #-48]!
 19c:	mov	x29, sp
 1a0:	stp	x19, x20, [sp, #16]
 1a4:	mov	x20, x2
 1a8:	stp	x21, x22, [sp, #32]
 1ac:	mov	x22, x0
 1b0:	mov	x21, x1
 1b4:	mov	x0, #0x40                  	// #64
 1b8:	mov	w1, #0x0                   	// #0
 1bc:	bl	0 <_ZN3GTM7xmallocEmb>
 1c0:	mov	x19, x0
 1c4:	adrp	x3, 0 <_ZN3GTM12aa_node_base5s_nilE>
 1c8:	add	x3, x3, #0x0
 1cc:	mov	w2, #0x1                   	// #1
 1d0:	add	x0, x22, #0xf0
 1d4:	mov	x1, x19
 1d8:	stp	x3, x3, [x19]
 1dc:	str	w2, [x19, #16]
 1e0:	str	x21, [x19, #24]
 1e4:	bl	0 <_ZN3GTM11aa_tree_keyImE6insertEPNS_11aa_node_keyImEE>
 1e8:	stp	x20, xzr, [x19, #32]
 1ec:	strb	wzr, [x19, #56]
 1f0:	ldp	x19, x20, [sp, #16]
 1f4:	ldp	x21, x22, [sp, #32]
 1f8:	ldp	x29, x30, [sp], #48
 1fc:	ret

0000000000000200 <_ZN3GTM10gtm_thread17forget_allocationEPvmPFvS1_mE>:
 200:	stp	x29, x30, [sp, #-64]!
 204:	mov	x29, sp
 208:	stp	x19, x20, [sp, #16]
 20c:	mov	x20, x2
 210:	stp	x21, x22, [sp, #32]
 214:	mov	x21, x3
 218:	mov	x22, x1
 21c:	mov	w1, #0x0                   	// #0
 220:	str	x23, [sp, #48]
 224:	mov	x23, x0
 228:	mov	x0, #0x40                  	// #64
 22c:	bl	0 <_ZN3GTM7xmallocEmb>
 230:	mov	x19, x0
 234:	adrp	x4, 0 <_ZN3GTM12aa_node_base5s_nilE>
 238:	add	x4, x4, #0x0
 23c:	mov	w2, #0x1                   	// #1
 240:	add	x0, x23, #0xf0
 244:	mov	x1, x19
 248:	stp	x4, x4, [x19]
 24c:	str	w2, [x19, #16]
 250:	str	x22, [x19, #24]
 254:	bl	0 <_ZN3GTM11aa_tree_keyImE6insertEPNS_11aa_node_keyImEE>
 258:	stp	xzr, x21, [x19, #32]
 25c:	str	x20, [x19, #48]
 260:	strb	wzr, [x19, #56]
 264:	ldp	x19, x20, [sp, #16]
 268:	ldp	x21, x22, [sp, #32]
 26c:	ldr	x23, [sp, #48]
 270:	ldp	x29, x30, [sp], #64
 274:	ret

0000000000000278 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE>:
 278:	stp	x29, x30, [sp, #-80]!
 27c:	and	w1, w1, #0xff
 280:	mov	x29, sp
 284:	stp	x19, x20, [sp, #16]
 288:	stp	x21, x22, [sp, #32]
 28c:	mov	x21, x0
 290:	ldr	x19, [x0, #240]
 294:	cbz	x2, 774 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x4fc>
 298:	str	x2, [sp, #64]
 29c:	strb	w1, [sp, #72]
 2a0:	cbz	x19, 764 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x4ec>
 2a4:	adrp	x20, 0 <_ZN3GTM12aa_node_base5s_nilE>
 2a8:	add	x20, x20, #0x0
 2ac:	cmp	x19, x20
 2b0:	b.eq	2ec <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x74>  // b.none
 2b4:	adrp	x22, 0 <_ZN3GTML20commit_allocations_1EmPNS_16gtm_alloc_actionEPv>
 2b8:	add	x22, x22, #0x0
 2bc:	ldr	x0, [x19, #24]
 2c0:	add	x1, x19, #0x20
 2c4:	add	x2, sp, #0x40
 2c8:	bl	38 <_ZN3GTML20commit_allocations_2EmPNS_16gtm_alloc_actionEPv>
 2cc:	ldr	x0, [x19]
 2d0:	add	x2, sp, #0x40
 2d4:	mov	x1, x22
 2d8:	bl	0 <_ZN3GTML20commit_allocations_1EmPNS_16gtm_alloc_actionEPv>
 2dc:	ldr	x19, [x19, #8]
 2e0:	cmp	x19, x20
 2e4:	b.ne	2bc <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x44>  // b.any
 2e8:	ldr	x19, [x21, #240]
 2ec:	cbz	x19, 764 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x4ec>
 2f0:	str	xzr, [x21, #240]
 2f4:	cmp	x19, x20
 2f8:	b.eq	764 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x4ec>  // b.none
 2fc:	ldr	x21, [x19]
 300:	stp	x23, x24, [sp, #48]
 304:	cmp	x21, x20
 308:	b.eq	52c <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x2b4>  // b.none
 30c:	ldr	x22, [x21]
 310:	cmp	x22, x20
 314:	b.eq	418 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x1a0>  // b.none
 318:	ldr	x23, [x22]
 31c:	cmp	x23, x20
 320:	b.eq	394 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x11c>  // b.none
 324:	ldr	x24, [x23]
 328:	cmp	x24, x20
 32c:	b.eq	358 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0xe0>  // b.none
 330:	ldr	x0, [x24]
 334:	cmp	x0, x20
 338:	b.eq	340 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0xc8>  // b.none
 33c:	bl	e8 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
 340:	ldr	x0, [x24, #8]
 344:	cmp	x0, x20
 348:	b.eq	350 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0xd8>  // b.none
 34c:	bl	e8 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
 350:	mov	x0, x24
 354:	bl	0 <free>
 358:	ldr	x24, [x23, #8]
 35c:	cmp	x24, x20
 360:	b.eq	38c <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x114>  // b.none
 364:	ldr	x0, [x24]
 368:	cmp	x0, x20
 36c:	b.eq	374 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0xfc>  // b.none
 370:	bl	e8 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
 374:	ldr	x0, [x24, #8]
 378:	cmp	x0, x20
 37c:	b.eq	384 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x10c>  // b.none
 380:	bl	e8 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
 384:	mov	x0, x24
 388:	bl	0 <free>
 38c:	mov	x0, x23
 390:	bl	0 <free>
 394:	ldr	x23, [x22, #8]
 398:	cmp	x23, x20
 39c:	b.eq	410 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x198>  // b.none
 3a0:	ldr	x24, [x23]
 3a4:	cmp	x24, x20
 3a8:	b.eq	3d4 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x15c>  // b.none
 3ac:	ldr	x0, [x24]
 3b0:	cmp	x0, x20
 3b4:	b.eq	3bc <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x144>  // b.none
 3b8:	bl	e8 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
 3bc:	ldr	x0, [x24, #8]
 3c0:	cmp	x0, x20
 3c4:	b.eq	3cc <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x154>  // b.none
 3c8:	bl	e8 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
 3cc:	mov	x0, x24
 3d0:	bl	0 <free>
 3d4:	ldr	x24, [x23, #8]
 3d8:	cmp	x24, x20
 3dc:	b.eq	408 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x190>  // b.none
 3e0:	ldr	x0, [x24]
 3e4:	cmp	x0, x20
 3e8:	b.eq	3f0 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x178>  // b.none
 3ec:	bl	e8 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
 3f0:	ldr	x0, [x24, #8]
 3f4:	cmp	x0, x20
 3f8:	b.eq	400 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x188>  // b.none
 3fc:	bl	e8 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
 400:	mov	x0, x24
 404:	bl	0 <free>
 408:	mov	x0, x23
 40c:	bl	0 <free>
 410:	mov	x0, x22
 414:	bl	0 <free>
 418:	ldr	x22, [x21, #8]
 41c:	cmp	x22, x20
 420:	b.eq	524 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x2ac>  // b.none
 424:	ldr	x23, [x22]
 428:	cmp	x23, x20
 42c:	b.eq	4a0 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x228>  // b.none
 430:	ldr	x24, [x23]
 434:	cmp	x24, x20
 438:	b.eq	464 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x1ec>  // b.none
 43c:	ldr	x0, [x24]
 440:	cmp	x0, x20
 444:	b.eq	44c <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x1d4>  // b.none
 448:	bl	e8 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
 44c:	ldr	x0, [x24, #8]
 450:	cmp	x0, x20
 454:	b.eq	45c <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x1e4>  // b.none
 458:	bl	e8 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
 45c:	mov	x0, x24
 460:	bl	0 <free>
 464:	ldr	x24, [x23, #8]
 468:	cmp	x24, x20
 46c:	b.eq	498 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x220>  // b.none
 470:	ldr	x0, [x24]
 474:	cmp	x0, x20
 478:	b.eq	480 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x208>  // b.none
 47c:	bl	e8 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
 480:	ldr	x0, [x24, #8]
 484:	cmp	x0, x20
 488:	b.eq	490 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x218>  // b.none
 48c:	bl	e8 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
 490:	mov	x0, x24
 494:	bl	0 <free>
 498:	mov	x0, x23
 49c:	bl	0 <free>
 4a0:	ldr	x23, [x22, #8]
 4a4:	cmp	x23, x20
 4a8:	b.eq	51c <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x2a4>  // b.none
 4ac:	ldr	x24, [x23]
 4b0:	cmp	x24, x20
 4b4:	b.eq	4e0 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x268>  // b.none
 4b8:	ldr	x0, [x24]
 4bc:	cmp	x0, x20
 4c0:	b.eq	4c8 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x250>  // b.none
 4c4:	bl	e8 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
 4c8:	ldr	x0, [x24, #8]
 4cc:	cmp	x0, x20
 4d0:	b.eq	4d8 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x260>  // b.none
 4d4:	bl	e8 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
 4d8:	mov	x0, x24
 4dc:	bl	0 <free>
 4e0:	ldr	x24, [x23, #8]
 4e4:	cmp	x24, x20
 4e8:	b.eq	514 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x29c>  // b.none
 4ec:	ldr	x0, [x24]
 4f0:	cmp	x0, x20
 4f4:	b.eq	4fc <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x284>  // b.none
 4f8:	bl	e8 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
 4fc:	ldr	x0, [x24, #8]
 500:	cmp	x0, x20
 504:	b.eq	50c <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x294>  // b.none
 508:	bl	e8 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
 50c:	mov	x0, x24
 510:	bl	0 <free>
 514:	mov	x0, x23
 518:	bl	0 <free>
 51c:	mov	x0, x22
 520:	bl	0 <free>
 524:	mov	x0, x21
 528:	bl	0 <free>
 52c:	ldr	x21, [x19, #8]
 530:	cmp	x21, x20
 534:	b.eq	758 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x4e0>  // b.none
 538:	ldr	x22, [x21]
 53c:	cmp	x22, x20
 540:	b.eq	644 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x3cc>  // b.none
 544:	ldr	x23, [x22]
 548:	cmp	x23, x20
 54c:	b.eq	5c0 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x348>  // b.none
 550:	ldr	x24, [x23]
 554:	cmp	x24, x20
 558:	b.eq	584 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x30c>  // b.none
 55c:	ldr	x0, [x24]
 560:	cmp	x0, x20
 564:	b.eq	56c <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x2f4>  // b.none
 568:	bl	e8 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
 56c:	ldr	x0, [x24, #8]
 570:	cmp	x0, x20
 574:	b.eq	57c <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x304>  // b.none
 578:	bl	e8 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
 57c:	mov	x0, x24
 580:	bl	0 <free>
 584:	ldr	x24, [x23, #8]
 588:	cmp	x24, x20
 58c:	b.eq	5b8 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x340>  // b.none
 590:	ldr	x0, [x24]
 594:	cmp	x0, x20
 598:	b.eq	5a0 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x328>  // b.none
 59c:	bl	e8 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
 5a0:	ldr	x0, [x24, #8]
 5a4:	cmp	x0, x20
 5a8:	b.eq	5b0 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x338>  // b.none
 5ac:	bl	e8 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
 5b0:	mov	x0, x24
 5b4:	bl	0 <free>
 5b8:	mov	x0, x23
 5bc:	bl	0 <free>
 5c0:	ldr	x23, [x22, #8]
 5c4:	cmp	x23, x20
 5c8:	b.eq	63c <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x3c4>  // b.none
 5cc:	ldr	x24, [x23]
 5d0:	cmp	x24, x20
 5d4:	b.eq	600 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x388>  // b.none
 5d8:	ldr	x0, [x24]
 5dc:	cmp	x0, x20
 5e0:	b.eq	5e8 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x370>  // b.none
 5e4:	bl	e8 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
 5e8:	ldr	x0, [x24, #8]
 5ec:	cmp	x0, x20
 5f0:	b.eq	5f8 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x380>  // b.none
 5f4:	bl	e8 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
 5f8:	mov	x0, x24
 5fc:	bl	0 <free>
 600:	ldr	x24, [x23, #8]
 604:	cmp	x24, x20
 608:	b.eq	634 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x3bc>  // b.none
 60c:	ldr	x0, [x24]
 610:	cmp	x0, x20
 614:	b.eq	61c <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x3a4>  // b.none
 618:	bl	e8 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
 61c:	ldr	x0, [x24, #8]
 620:	cmp	x0, x20
 624:	b.eq	62c <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x3b4>  // b.none
 628:	bl	e8 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
 62c:	mov	x0, x24
 630:	bl	0 <free>
 634:	mov	x0, x23
 638:	bl	0 <free>
 63c:	mov	x0, x22
 640:	bl	0 <free>
 644:	ldr	x22, [x21, #8]
 648:	cmp	x22, x20
 64c:	b.eq	750 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x4d8>  // b.none
 650:	ldr	x23, [x22]
 654:	cmp	x23, x20
 658:	b.eq	6cc <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x454>  // b.none
 65c:	ldr	x24, [x23]
 660:	cmp	x24, x20
 664:	b.eq	690 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x418>  // b.none
 668:	ldr	x0, [x24]
 66c:	cmp	x0, x20
 670:	b.eq	678 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x400>  // b.none
 674:	bl	e8 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
 678:	ldr	x0, [x24, #8]
 67c:	cmp	x0, x20
 680:	b.eq	688 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x410>  // b.none
 684:	bl	e8 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
 688:	mov	x0, x24
 68c:	bl	0 <free>
 690:	ldr	x24, [x23, #8]
 694:	cmp	x24, x20
 698:	b.eq	6c4 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x44c>  // b.none
 69c:	ldr	x0, [x24]
 6a0:	cmp	x0, x20
 6a4:	b.eq	6ac <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x434>  // b.none
 6a8:	bl	e8 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
 6ac:	ldr	x0, [x24, #8]
 6b0:	cmp	x0, x20
 6b4:	b.eq	6bc <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x444>  // b.none
 6b8:	bl	e8 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
 6bc:	mov	x0, x24
 6c0:	bl	0 <free>
 6c4:	mov	x0, x23
 6c8:	bl	0 <free>
 6cc:	ldr	x23, [x22, #8]
 6d0:	cmp	x23, x20
 6d4:	b.eq	748 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x4d0>  // b.none
 6d8:	ldr	x24, [x23]
 6dc:	cmp	x24, x20
 6e0:	b.eq	70c <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x494>  // b.none
 6e4:	ldr	x0, [x24]
 6e8:	cmp	x0, x20
 6ec:	b.eq	6f4 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x47c>  // b.none
 6f0:	bl	e8 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
 6f4:	ldr	x0, [x24, #8]
 6f8:	cmp	x0, x20
 6fc:	b.eq	704 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x48c>  // b.none
 700:	bl	e8 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
 704:	mov	x0, x24
 708:	bl	0 <free>
 70c:	ldr	x24, [x23, #8]
 710:	cmp	x24, x20
 714:	b.eq	740 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x4c8>  // b.none
 718:	ldr	x0, [x24]
 71c:	cmp	x0, x20
 720:	b.eq	728 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x4b0>  // b.none
 724:	bl	e8 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
 728:	ldr	x0, [x24, #8]
 72c:	cmp	x0, x20
 730:	b.eq	738 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x4c0>  // b.none
 734:	bl	e8 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
 738:	mov	x0, x24
 73c:	bl	0 <free>
 740:	mov	x0, x23
 744:	bl	0 <free>
 748:	mov	x0, x22
 74c:	bl	0 <free>
 750:	mov	x0, x21
 754:	bl	0 <free>
 758:	mov	x0, x19
 75c:	bl	0 <free>
 760:	ldp	x23, x24, [sp, #48]
 764:	ldp	x19, x20, [sp, #16]
 768:	ldp	x21, x22, [sp, #32]
 76c:	ldp	x29, x30, [sp], #80
 770:	ret
 774:	cbz	x19, 764 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x4ec>
 778:	adrp	x20, 0 <_ZN3GTM12aa_node_base5s_nilE>
 77c:	add	x20, x20, #0x0
 780:	cmp	x19, x20
 784:	b.eq	7d0 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x558>  // b.none
 788:	and	x22, x1, #0xff
 78c:	stp	x23, x24, [sp, #48]
 790:	adrp	x23, 0 <_ZN3GTML20commit_allocations_1EmPNS_16gtm_alloc_actionEPv>
 794:	add	x23, x23, #0x0
 798:	ldr	x0, [x19, #24]
 79c:	add	x1, x19, #0x20
 7a0:	mov	x2, x22
 7a4:	bl	0 <_ZN3GTML20commit_allocations_1EmPNS_16gtm_alloc_actionEPv>
 7a8:	ldr	x0, [x19]
 7ac:	mov	x2, x22
 7b0:	mov	x1, x23
 7b4:	bl	0 <_ZN3GTML20commit_allocations_1EmPNS_16gtm_alloc_actionEPv>
 7b8:	ldr	x19, [x19, #8]
 7bc:	cmp	x19, x20
 7c0:	b.ne	798 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x520>  // b.any
 7c4:	ldp	x23, x24, [sp, #48]
 7c8:	ldr	x19, [x21, #240]
 7cc:	b	2ec <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x74>
 7d0:	str	xzr, [x0, #240]
 7d4:	b	764 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x4ec>

Disassembly of section .text._ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE10traverse_1EPNS_7aa_nodeImS1_EEPFvmPS1_PvES7_:

0000000000000000 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE10traverse_1EPNS_7aa_nodeImS1_EEPFvmPS1_PvES7_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	adrp	x22, 0 <_ZN3GTM12aa_node_base5s_nilE>
  10:	add	x22, x22, #0x0
  14:	cmp	x0, x22
  18:	b.eq	5c <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE10traverse_1EPNS_7aa_nodeImS1_EEPFvmPS1_PvES7_+0x5c>  // b.none
  1c:	mov	x21, x1
  20:	stp	x19, x20, [sp, #16]
  24:	mov	x19, x0
  28:	mov	x20, x2
  2c:	ldr	x0, [x19, #24]
  30:	add	x1, x19, #0x20
  34:	mov	x2, x20
  38:	blr	x21
  3c:	ldr	x0, [x19]
  40:	mov	x2, x20
  44:	mov	x1, x21
  48:	bl	0 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE10traverse_1EPNS_7aa_nodeImS1_EEPFvmPS1_PvES7_>
  4c:	ldr	x19, [x19, #8]
  50:	cmp	x19, x22
  54:	b.ne	2c <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE10traverse_1EPNS_7aa_nodeImS1_EEPFvmPS1_PvES7_+0x2c>  // b.any
  58:	ldp	x19, x20, [sp, #16]
  5c:	ldp	x21, x22, [sp, #32]
  60:	ldp	x29, x30, [sp], #48
  64:	ret

alloc_c.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ITM_malloc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	bl	0 <malloc>
  10:	mov	x19, x0
  14:	cbz	x0, 38 <_ITM_malloc+0x38>
  18:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
  1c:	ldr	x0, [x0]
  20:	mrs	x3, tpidr_el0
  24:	adrp	x2, 0 <free>
  28:	mov	x1, x19
  2c:	add	x2, x2, #0x0
  30:	ldr	x0, [x3, x0]
  34:	bl	0 <_ZN3GTM10gtm_thread17record_allocationEPvPFvS1_E>
  38:	mov	x0, x19
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #32
  44:	ret

0000000000000048 <_ITM_calloc>:
  48:	stp	x29, x30, [sp, #-48]!
  4c:	mov	x29, sp
  50:	str	x19, [sp, #16]
  54:	bl	0 <calloc>
  58:	str	x0, [sp, #40]
  5c:	mov	x19, x0
  60:	cbz	x0, 84 <_ITM_calloc+0x3c>
  64:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
  68:	ldr	x0, [x0]
  6c:	mrs	x3, tpidr_el0
  70:	adrp	x2, 0 <free>
  74:	mov	x1, x19
  78:	add	x2, x2, #0x0
  7c:	ldr	x0, [x3, x0]
  80:	bl	0 <_ZN3GTM10gtm_thread17record_allocationEPvPFvS1_E>
  84:	mov	x0, x19
  88:	ldr	x19, [sp, #16]
  8c:	ldp	x29, x30, [sp], #48
  90:	ret
  94:	nop

0000000000000098 <_ITM_free>:
  98:	mov	x1, x0
  9c:	cbz	x0, bc <_ITM_free+0x24>
  a0:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
  a4:	ldr	x0, [x0]
  a8:	mrs	x3, tpidr_el0
  ac:	adrp	x2, 0 <free>
  b0:	add	x2, x2, #0x0
  b4:	ldr	x0, [x3, x0]
  b8:	b	0 <_ZN3GTM10gtm_thread17forget_allocationEPvPFvS1_E>
  bc:	ret

00000000000000c0 <_ITM_dropReferences>:
  c0:	stp	x29, x30, [sp, #-16]!
  c4:	adrp	x0, 0 <_ITM_malloc>
  c8:	add	x0, x0, #0x0
  cc:	mov	x29, sp
  d0:	bl	0 <_ZN3GTM9GTM_fatalEPKcz>

alloc_cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <del_opnt>:
   0:	mov	x1, #0x0                   	// #0
   4:	b	0 <_ZdlPvRKSt9nothrow_t>

0000000000000008 <del_opvnt>:
   8:	mov	x1, #0x0                   	// #0
   c:	b	0 <_ZdaPvRKSt9nothrow_t>

0000000000000010 <delsz_opnt>:
  10:	mov	x2, #0x0                   	// #0
  14:	b	0 <_ZdlPvmRKSt9nothrow_t>

0000000000000018 <_ZGTtnwm>:
  18:	stp	x29, x30, [sp, #-32]!
  1c:	mov	x29, sp
  20:	str	x19, [sp, #16]
  24:	bl	0 <_Znwm>
  28:	mov	x19, x0
  2c:	cbz	x0, 50 <_ZGTtnwm+0x38>
  30:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
  34:	ldr	x0, [x0]
  38:	mrs	x3, tpidr_el0
  3c:	adrp	x2, 0 <del_opnt>
  40:	mov	x1, x19
  44:	ldr	x2, [x2]
  48:	ldr	x0, [x3, x0]
  4c:	bl	0 <_ZN3GTM10gtm_thread17record_allocationEPvPFvS1_E>
  50:	mov	x0, x19
  54:	ldr	x19, [sp, #16]
  58:	ldp	x29, x30, [sp], #32
  5c:	ret

0000000000000060 <_ZGTtnwmRKSt9nothrow_t>:
  60:	stp	x29, x30, [sp, #-32]!
  64:	mov	x29, sp
  68:	str	x19, [sp, #16]
  6c:	bl	0 <_ZnwmRKSt9nothrow_t>
  70:	mov	x19, x0
  74:	cbz	x0, 98 <_ZGTtnwmRKSt9nothrow_t+0x38>
  78:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
  7c:	ldr	x0, [x0]
  80:	mrs	x3, tpidr_el0
  84:	adrp	x2, 0 <del_opnt>
  88:	mov	x1, x19
  8c:	add	x2, x2, #0x0
  90:	ldr	x0, [x3, x0]
  94:	bl	0 <_ZN3GTM10gtm_thread17record_allocationEPvPFvS1_E>
  98:	mov	x0, x19
  9c:	ldr	x19, [sp, #16]
  a0:	ldp	x29, x30, [sp], #32
  a4:	ret

00000000000000a8 <_ZGTtnam>:
  a8:	stp	x29, x30, [sp, #-32]!
  ac:	mov	x29, sp
  b0:	str	x19, [sp, #16]
  b4:	bl	0 <_Znam>
  b8:	mov	x19, x0
  bc:	cbz	x0, e0 <_ZGTtnam+0x38>
  c0:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
  c4:	ldr	x0, [x0]
  c8:	mrs	x3, tpidr_el0
  cc:	adrp	x2, 0 <del_opnt>
  d0:	mov	x1, x19
  d4:	ldr	x2, [x2]
  d8:	ldr	x0, [x3, x0]
  dc:	bl	0 <_ZN3GTM10gtm_thread17record_allocationEPvPFvS1_E>
  e0:	mov	x0, x19
  e4:	ldr	x19, [sp, #16]
  e8:	ldp	x29, x30, [sp], #32
  ec:	ret

00000000000000f0 <_ZGTtnamRKSt9nothrow_t>:
  f0:	stp	x29, x30, [sp, #-32]!
  f4:	mov	x29, sp
  f8:	str	x19, [sp, #16]
  fc:	bl	0 <_ZnamRKSt9nothrow_t>
 100:	mov	x19, x0
 104:	cbz	x0, 128 <_ZGTtnamRKSt9nothrow_t+0x38>
 108:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 10c:	ldr	x0, [x0]
 110:	mrs	x3, tpidr_el0
 114:	adrp	x2, 0 <del_opnt>
 118:	mov	x1, x19
 11c:	add	x2, x2, #0x0
 120:	ldr	x0, [x3, x0]
 124:	bl	0 <_ZN3GTM10gtm_thread17record_allocationEPvPFvS1_E>
 128:	mov	x0, x19
 12c:	ldr	x19, [sp, #16]
 130:	ldp	x29, x30, [sp], #32
 134:	ret

0000000000000138 <_ZGTtdlPv>:
 138:	mov	x1, x0
 13c:	cbz	x0, 15c <_ZGTtdlPv+0x24>
 140:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 144:	ldr	x0, [x0]
 148:	mrs	x3, tpidr_el0
 14c:	adrp	x2, 0 <del_opnt>
 150:	ldr	x2, [x2]
 154:	ldr	x0, [x3, x0]
 158:	b	0 <_ZN3GTM10gtm_thread17forget_allocationEPvPFvS1_E>
 15c:	ret

0000000000000160 <_ZGTtdlPvRKSt9nothrow_t>:
 160:	mov	x1, x0
 164:	cbz	x0, 184 <_ZGTtdlPvRKSt9nothrow_t+0x24>
 168:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 16c:	ldr	x0, [x0]
 170:	mrs	x3, tpidr_el0
 174:	adrp	x2, 0 <del_opnt>
 178:	add	x2, x2, #0x0
 17c:	ldr	x0, [x3, x0]
 180:	b	0 <_ZN3GTM10gtm_thread17forget_allocationEPvPFvS1_E>
 184:	ret

0000000000000188 <_ZGTtdaPv>:
 188:	mov	x1, x0
 18c:	cbz	x0, 1ac <_ZGTtdaPv+0x24>
 190:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 194:	ldr	x0, [x0]
 198:	mrs	x3, tpidr_el0
 19c:	adrp	x2, 0 <del_opnt>
 1a0:	ldr	x2, [x2]
 1a4:	ldr	x0, [x3, x0]
 1a8:	b	0 <_ZN3GTM10gtm_thread17forget_allocationEPvPFvS1_E>
 1ac:	ret

00000000000001b0 <_ZGTtdaPvRKSt9nothrow_t>:
 1b0:	mov	x1, x0
 1b4:	cbz	x0, 1d4 <_ZGTtdaPvRKSt9nothrow_t+0x24>
 1b8:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 1bc:	ldr	x0, [x0]
 1c0:	mrs	x3, tpidr_el0
 1c4:	adrp	x2, 0 <del_opnt>
 1c8:	add	x2, x2, #0x0
 1cc:	ldr	x0, [x3, x0]
 1d0:	b	0 <_ZN3GTM10gtm_thread17forget_allocationEPvPFvS1_E>
 1d4:	ret

00000000000001d8 <_ZGTtdlPvm>:
 1d8:	sub	sp, sp, #0x10
 1dc:	stp	x0, x1, [sp]
 1e0:	ldr	x2, [sp, #8]
 1e4:	cbz	x0, 20c <_ZGTtdlPvm+0x34>
 1e8:	mov	x1, x0
 1ec:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 1f0:	ldr	x0, [x0]
 1f4:	mrs	x4, tpidr_el0
 1f8:	adrp	x3, 0 <del_opnt>
 1fc:	ldr	x3, [x3]
 200:	ldr	x0, [x4, x0]
 204:	add	sp, sp, #0x10
 208:	b	0 <_ZN3GTM10gtm_thread17forget_allocationEPvmPFvS1_mE>
 20c:	add	sp, sp, #0x10
 210:	ret
 214:	nop

0000000000000218 <_ZGTtdlPvmRKSt9nothrow_t>:
 218:	mov	x2, x1
 21c:	cbz	x0, 240 <_ZGTtdlPvmRKSt9nothrow_t+0x28>
 220:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
 224:	ldr	x4, [x4]
 228:	mrs	x5, tpidr_el0
 22c:	mov	x1, x0
 230:	adrp	x3, 0 <del_opnt>
 234:	add	x3, x3, #0x0
 238:	ldr	x0, [x5, x4]
 23c:	b	0 <_ZN3GTM10gtm_thread17forget_allocationEPvmPFvS1_mE>
 240:	ret

barrier.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_>:
       0:	cmp	w3, #0x0
       4:	ccmp	w4, #0x0, #0x4, ne  // ne = any
       8:	b.ne	28 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_+0x28>  // b.any
       c:	cmp	x0, x1
      10:	b.hi	30 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_+0x30>  // b.pmore
      14:	add	x0, x2, x0
      18:	cmp	x1, x0
      1c:	cset	w0, cc  // cc = lo, ul, last
      20:	cbnz	w0, 40 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_+0x40>
      24:	ret
      28:	mov	w0, #0x1                   	// #1
      2c:	ret
      30:	add	x2, x2, x1
      34:	cmp	x0, x2
      38:	cset	w0, cc  // cc = lo, ul, last
      3c:	cbz	w0, 24 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_+0x24>
      40:	stp	x29, x30, [sp, #-16]!
      44:	adrp	x0, 0 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_>
      48:	add	x0, x0, #0x0
      4c:	mov	x29, sp
      50:	bl	0 <_ZN3GTM9GTM_fatalEPKcz>
      54:	nop

0000000000000058 <_ITM_RU1>:
      58:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
      5c:	ldr	x2, [x2]
      60:	mrs	x3, tpidr_el0
      64:	mov	x1, x0
      68:	add	x2, x3, x2
      6c:	ldr	x0, [x2, #8]
      70:	ldr	x2, [x0]
      74:	ldr	x2, [x2, #48]
      78:	mov	x16, x2
      7c:	br	x16

0000000000000080 <_ITM_RaRU1>:
      80:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
      84:	ldr	x2, [x2]
      88:	mrs	x3, tpidr_el0
      8c:	mov	x1, x0
      90:	add	x2, x3, x2
      94:	ldr	x0, [x2, #8]
      98:	ldr	x2, [x0]
      9c:	ldr	x2, [x2, #56]
      a0:	mov	x16, x2
      a4:	br	x16

00000000000000a8 <_ITM_RaWU1>:
      a8:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
      ac:	ldr	x2, [x2]
      b0:	mrs	x3, tpidr_el0
      b4:	mov	x1, x0
      b8:	add	x2, x3, x2
      bc:	ldr	x0, [x2, #8]
      c0:	ldr	x2, [x0]
      c4:	ldr	x2, [x2, #64]
      c8:	mov	x16, x2
      cc:	br	x16

00000000000000d0 <_ITM_RfWU1>:
      d0:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
      d4:	ldr	x2, [x2]
      d8:	mrs	x3, tpidr_el0
      dc:	mov	x1, x0
      e0:	add	x2, x3, x2
      e4:	ldr	x0, [x2, #8]
      e8:	ldr	x2, [x0]
      ec:	ldr	x2, [x2, #72]
      f0:	mov	x16, x2
      f4:	br	x16

00000000000000f8 <_ITM_WU1>:
      f8:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
      fc:	ldr	x4, [x4]
     100:	mrs	x3, tpidr_el0
     104:	mov	w2, w1
     108:	mov	x1, x0
     10c:	add	x3, x3, x4
     110:	ldr	x0, [x3, #8]
     114:	ldr	x3, [x0]
     118:	ldr	x3, [x3, #80]
     11c:	mov	x16, x3
     120:	br	x16
     124:	nop

0000000000000128 <_ITM_WaRU1>:
     128:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
     12c:	ldr	x4, [x4]
     130:	mrs	x3, tpidr_el0
     134:	mov	w2, w1
     138:	mov	x1, x0
     13c:	add	x3, x3, x4
     140:	ldr	x0, [x3, #8]
     144:	ldr	x3, [x0]
     148:	ldr	x3, [x3, #88]
     14c:	mov	x16, x3
     150:	br	x16
     154:	nop

0000000000000158 <_ITM_WaWU1>:
     158:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
     15c:	ldr	x4, [x4]
     160:	mrs	x3, tpidr_el0
     164:	mov	w2, w1
     168:	mov	x1, x0
     16c:	add	x3, x3, x4
     170:	ldr	x0, [x3, #8]
     174:	ldr	x3, [x0]
     178:	ldr	x3, [x3, #96]
     17c:	mov	x16, x3
     180:	br	x16
     184:	nop

0000000000000188 <_ITM_RU2>:
     188:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     18c:	ldr	x2, [x2]
     190:	mrs	x3, tpidr_el0
     194:	mov	x1, x0
     198:	add	x2, x3, x2
     19c:	ldr	x0, [x2, #8]
     1a0:	ldr	x2, [x0]
     1a4:	ldr	x2, [x2, #104]
     1a8:	mov	x16, x2
     1ac:	br	x16

00000000000001b0 <_ITM_RaRU2>:
     1b0:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     1b4:	ldr	x2, [x2]
     1b8:	mrs	x3, tpidr_el0
     1bc:	mov	x1, x0
     1c0:	add	x2, x3, x2
     1c4:	ldr	x0, [x2, #8]
     1c8:	ldr	x2, [x0]
     1cc:	ldr	x2, [x2, #112]
     1d0:	mov	x16, x2
     1d4:	br	x16

00000000000001d8 <_ITM_RaWU2>:
     1d8:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     1dc:	ldr	x2, [x2]
     1e0:	mrs	x3, tpidr_el0
     1e4:	mov	x1, x0
     1e8:	add	x2, x3, x2
     1ec:	ldr	x0, [x2, #8]
     1f0:	ldr	x2, [x0]
     1f4:	ldr	x2, [x2, #120]
     1f8:	mov	x16, x2
     1fc:	br	x16

0000000000000200 <_ITM_RfWU2>:
     200:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     204:	ldr	x2, [x2]
     208:	mrs	x3, tpidr_el0
     20c:	mov	x1, x0
     210:	add	x2, x3, x2
     214:	ldr	x0, [x2, #8]
     218:	ldr	x2, [x0]
     21c:	ldr	x2, [x2, #128]
     220:	mov	x16, x2
     224:	br	x16

0000000000000228 <_ITM_WU2>:
     228:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
     22c:	ldr	x4, [x4]
     230:	mrs	x3, tpidr_el0
     234:	mov	w2, w1
     238:	mov	x1, x0
     23c:	add	x3, x3, x4
     240:	ldr	x0, [x3, #8]
     244:	ldr	x3, [x0]
     248:	ldr	x3, [x3, #136]
     24c:	mov	x16, x3
     250:	br	x16
     254:	nop

0000000000000258 <_ITM_WaRU2>:
     258:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
     25c:	ldr	x4, [x4]
     260:	mrs	x3, tpidr_el0
     264:	mov	w2, w1
     268:	mov	x1, x0
     26c:	add	x3, x3, x4
     270:	ldr	x0, [x3, #8]
     274:	ldr	x3, [x0]
     278:	ldr	x3, [x3, #144]
     27c:	mov	x16, x3
     280:	br	x16
     284:	nop

0000000000000288 <_ITM_WaWU2>:
     288:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
     28c:	ldr	x4, [x4]
     290:	mrs	x3, tpidr_el0
     294:	mov	w2, w1
     298:	mov	x1, x0
     29c:	add	x3, x3, x4
     2a0:	ldr	x0, [x3, #8]
     2a4:	ldr	x3, [x0]
     2a8:	ldr	x3, [x3, #152]
     2ac:	mov	x16, x3
     2b0:	br	x16
     2b4:	nop

00000000000002b8 <_ITM_RU4>:
     2b8:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     2bc:	ldr	x2, [x2]
     2c0:	mrs	x3, tpidr_el0
     2c4:	mov	x1, x0
     2c8:	add	x2, x3, x2
     2cc:	ldr	x0, [x2, #8]
     2d0:	ldr	x2, [x0]
     2d4:	ldr	x2, [x2, #160]
     2d8:	mov	x16, x2
     2dc:	br	x16

00000000000002e0 <_ITM_RaRU4>:
     2e0:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     2e4:	ldr	x2, [x2]
     2e8:	mrs	x3, tpidr_el0
     2ec:	mov	x1, x0
     2f0:	add	x2, x3, x2
     2f4:	ldr	x0, [x2, #8]
     2f8:	ldr	x2, [x0]
     2fc:	ldr	x2, [x2, #168]
     300:	mov	x16, x2
     304:	br	x16

0000000000000308 <_ITM_RaWU4>:
     308:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     30c:	ldr	x2, [x2]
     310:	mrs	x3, tpidr_el0
     314:	mov	x1, x0
     318:	add	x2, x3, x2
     31c:	ldr	x0, [x2, #8]
     320:	ldr	x2, [x0]
     324:	ldr	x2, [x2, #176]
     328:	mov	x16, x2
     32c:	br	x16

0000000000000330 <_ITM_RfWU4>:
     330:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     334:	ldr	x2, [x2]
     338:	mrs	x3, tpidr_el0
     33c:	mov	x1, x0
     340:	add	x2, x3, x2
     344:	ldr	x0, [x2, #8]
     348:	ldr	x2, [x0]
     34c:	ldr	x2, [x2, #184]
     350:	mov	x16, x2
     354:	br	x16

0000000000000358 <_ITM_WU4>:
     358:	adrp	x3, 0 <_ZN3GTM12_gtm_thr_tlsE>
     35c:	ldr	x3, [x3]
     360:	mrs	x4, tpidr_el0
     364:	mov	w2, w1
     368:	mov	x1, x0
     36c:	add	x3, x4, x3
     370:	ldr	x0, [x3, #8]
     374:	ldr	x3, [x0]
     378:	ldr	x3, [x3, #192]
     37c:	mov	x16, x3
     380:	br	x16
     384:	nop

0000000000000388 <_ITM_WaRU4>:
     388:	adrp	x3, 0 <_ZN3GTM12_gtm_thr_tlsE>
     38c:	ldr	x3, [x3]
     390:	mrs	x4, tpidr_el0
     394:	mov	w2, w1
     398:	mov	x1, x0
     39c:	add	x3, x4, x3
     3a0:	ldr	x0, [x3, #8]
     3a4:	ldr	x3, [x0]
     3a8:	ldr	x3, [x3, #200]
     3ac:	mov	x16, x3
     3b0:	br	x16
     3b4:	nop

00000000000003b8 <_ITM_WaWU4>:
     3b8:	adrp	x3, 0 <_ZN3GTM12_gtm_thr_tlsE>
     3bc:	ldr	x3, [x3]
     3c0:	mrs	x4, tpidr_el0
     3c4:	mov	w2, w1
     3c8:	mov	x1, x0
     3cc:	add	x3, x4, x3
     3d0:	ldr	x0, [x3, #8]
     3d4:	ldr	x3, [x0]
     3d8:	ldr	x3, [x3, #208]
     3dc:	mov	x16, x3
     3e0:	br	x16
     3e4:	nop

00000000000003e8 <_ITM_RU8>:
     3e8:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     3ec:	ldr	x2, [x2]
     3f0:	mrs	x3, tpidr_el0
     3f4:	mov	x1, x0
     3f8:	add	x2, x3, x2
     3fc:	ldr	x0, [x2, #8]
     400:	ldr	x2, [x0]
     404:	ldr	x2, [x2, #216]
     408:	mov	x16, x2
     40c:	br	x16

0000000000000410 <_ITM_RaRU8>:
     410:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     414:	ldr	x2, [x2]
     418:	mrs	x3, tpidr_el0
     41c:	mov	x1, x0
     420:	add	x2, x3, x2
     424:	ldr	x0, [x2, #8]
     428:	ldr	x2, [x0]
     42c:	ldr	x2, [x2, #224]
     430:	mov	x16, x2
     434:	br	x16

0000000000000438 <_ITM_RaWU8>:
     438:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     43c:	ldr	x2, [x2]
     440:	mrs	x3, tpidr_el0
     444:	mov	x1, x0
     448:	add	x2, x3, x2
     44c:	ldr	x0, [x2, #8]
     450:	ldr	x2, [x0]
     454:	ldr	x2, [x2, #232]
     458:	mov	x16, x2
     45c:	br	x16

0000000000000460 <_ITM_RfWU8>:
     460:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     464:	ldr	x2, [x2]
     468:	mrs	x3, tpidr_el0
     46c:	mov	x1, x0
     470:	add	x2, x3, x2
     474:	ldr	x0, [x2, #8]
     478:	ldr	x2, [x0]
     47c:	ldr	x2, [x2, #240]
     480:	mov	x16, x2
     484:	br	x16

0000000000000488 <_ITM_WU8>:
     488:	adrp	x3, 0 <_ZN3GTM12_gtm_thr_tlsE>
     48c:	ldr	x3, [x3]
     490:	mrs	x4, tpidr_el0
     494:	mov	x2, x1
     498:	mov	x1, x0
     49c:	add	x3, x4, x3
     4a0:	ldr	x0, [x3, #8]
     4a4:	ldr	x3, [x0]
     4a8:	ldr	x3, [x3, #248]
     4ac:	mov	x16, x3
     4b0:	br	x16
     4b4:	nop

00000000000004b8 <_ITM_WaRU8>:
     4b8:	adrp	x3, 0 <_ZN3GTM12_gtm_thr_tlsE>
     4bc:	ldr	x3, [x3]
     4c0:	mrs	x4, tpidr_el0
     4c4:	mov	x2, x1
     4c8:	mov	x1, x0
     4cc:	add	x3, x4, x3
     4d0:	ldr	x0, [x3, #8]
     4d4:	ldr	x3, [x0]
     4d8:	ldr	x3, [x3, #256]
     4dc:	mov	x16, x3
     4e0:	br	x16
     4e4:	nop

00000000000004e8 <_ITM_WaWU8>:
     4e8:	adrp	x3, 0 <_ZN3GTM12_gtm_thr_tlsE>
     4ec:	ldr	x3, [x3]
     4f0:	mrs	x4, tpidr_el0
     4f4:	mov	x2, x1
     4f8:	mov	x1, x0
     4fc:	add	x3, x4, x3
     500:	ldr	x0, [x3, #8]
     504:	ldr	x3, [x0]
     508:	ldr	x3, [x3, #264]
     50c:	mov	x16, x3
     510:	br	x16
     514:	nop

0000000000000518 <_ITM_RF>:
     518:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     51c:	ldr	x2, [x2]
     520:	mrs	x3, tpidr_el0
     524:	mov	x1, x0
     528:	add	x2, x3, x2
     52c:	ldr	x0, [x2, #8]
     530:	ldr	x2, [x0]
     534:	ldr	x2, [x2, #272]
     538:	mov	x16, x2
     53c:	br	x16

0000000000000540 <_ITM_RaRF>:
     540:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     544:	ldr	x2, [x2]
     548:	mrs	x3, tpidr_el0
     54c:	mov	x1, x0
     550:	add	x2, x3, x2
     554:	ldr	x0, [x2, #8]
     558:	ldr	x2, [x0]
     55c:	ldr	x2, [x2, #280]
     560:	mov	x16, x2
     564:	br	x16

0000000000000568 <_ITM_RaWF>:
     568:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     56c:	ldr	x2, [x2]
     570:	mrs	x3, tpidr_el0
     574:	mov	x1, x0
     578:	add	x2, x3, x2
     57c:	ldr	x0, [x2, #8]
     580:	ldr	x2, [x0]
     584:	ldr	x2, [x2, #288]
     588:	mov	x16, x2
     58c:	br	x16

0000000000000590 <_ITM_RfWF>:
     590:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     594:	ldr	x2, [x2]
     598:	mrs	x3, tpidr_el0
     59c:	mov	x1, x0
     5a0:	add	x2, x3, x2
     5a4:	ldr	x0, [x2, #8]
     5a8:	ldr	x2, [x0]
     5ac:	ldr	x2, [x2, #296]
     5b0:	mov	x16, x2
     5b4:	br	x16

00000000000005b8 <_ITM_WF>:
     5b8:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     5bc:	ldr	x2, [x2]
     5c0:	mrs	x3, tpidr_el0
     5c4:	mov	x1, x0
     5c8:	add	x2, x3, x2
     5cc:	ldr	x0, [x2, #8]
     5d0:	ldr	x2, [x0]
     5d4:	ldr	x2, [x2, #304]
     5d8:	mov	x16, x2
     5dc:	br	x16

00000000000005e0 <_ITM_WaRF>:
     5e0:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     5e4:	ldr	x2, [x2]
     5e8:	mrs	x3, tpidr_el0
     5ec:	mov	x1, x0
     5f0:	add	x2, x3, x2
     5f4:	ldr	x0, [x2, #8]
     5f8:	ldr	x2, [x0]
     5fc:	ldr	x2, [x2, #312]
     600:	mov	x16, x2
     604:	br	x16

0000000000000608 <_ITM_WaWF>:
     608:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     60c:	ldr	x2, [x2]
     610:	mrs	x3, tpidr_el0
     614:	mov	x1, x0
     618:	add	x2, x3, x2
     61c:	ldr	x0, [x2, #8]
     620:	ldr	x2, [x0]
     624:	ldr	x2, [x2, #320]
     628:	mov	x16, x2
     62c:	br	x16

0000000000000630 <_ITM_RD>:
     630:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     634:	ldr	x2, [x2]
     638:	mrs	x3, tpidr_el0
     63c:	mov	x1, x0
     640:	add	x2, x3, x2
     644:	ldr	x0, [x2, #8]
     648:	ldr	x2, [x0]
     64c:	ldr	x2, [x2, #328]
     650:	mov	x16, x2
     654:	br	x16

0000000000000658 <_ITM_RaRD>:
     658:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     65c:	ldr	x2, [x2]
     660:	mrs	x3, tpidr_el0
     664:	mov	x1, x0
     668:	add	x2, x3, x2
     66c:	ldr	x0, [x2, #8]
     670:	ldr	x2, [x0]
     674:	ldr	x2, [x2, #336]
     678:	mov	x16, x2
     67c:	br	x16

0000000000000680 <_ITM_RaWD>:
     680:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     684:	ldr	x2, [x2]
     688:	mrs	x3, tpidr_el0
     68c:	mov	x1, x0
     690:	add	x2, x3, x2
     694:	ldr	x0, [x2, #8]
     698:	ldr	x2, [x0]
     69c:	ldr	x2, [x2, #344]
     6a0:	mov	x16, x2
     6a4:	br	x16

00000000000006a8 <_ITM_RfWD>:
     6a8:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     6ac:	ldr	x2, [x2]
     6b0:	mrs	x3, tpidr_el0
     6b4:	mov	x1, x0
     6b8:	add	x2, x3, x2
     6bc:	ldr	x0, [x2, #8]
     6c0:	ldr	x2, [x0]
     6c4:	ldr	x2, [x2, #352]
     6c8:	mov	x16, x2
     6cc:	br	x16

00000000000006d0 <_ITM_WD>:
     6d0:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     6d4:	ldr	x2, [x2]
     6d8:	mrs	x3, tpidr_el0
     6dc:	mov	x1, x0
     6e0:	add	x2, x3, x2
     6e4:	ldr	x0, [x2, #8]
     6e8:	ldr	x2, [x0]
     6ec:	ldr	x2, [x2, #360]
     6f0:	mov	x16, x2
     6f4:	br	x16

00000000000006f8 <_ITM_WaRD>:
     6f8:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     6fc:	ldr	x2, [x2]
     700:	mrs	x3, tpidr_el0
     704:	mov	x1, x0
     708:	add	x2, x3, x2
     70c:	ldr	x0, [x2, #8]
     710:	ldr	x2, [x0]
     714:	ldr	x2, [x2, #368]
     718:	mov	x16, x2
     71c:	br	x16

0000000000000720 <_ITM_WaWD>:
     720:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     724:	ldr	x2, [x2]
     728:	mrs	x3, tpidr_el0
     72c:	mov	x1, x0
     730:	add	x2, x3, x2
     734:	ldr	x0, [x2, #8]
     738:	ldr	x2, [x0]
     73c:	ldr	x2, [x2, #376]
     740:	mov	x16, x2
     744:	br	x16

0000000000000748 <_ITM_RE>:
     748:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     74c:	ldr	x2, [x2]
     750:	mrs	x3, tpidr_el0
     754:	mov	x1, x0
     758:	add	x2, x3, x2
     75c:	ldr	x0, [x2, #8]
     760:	ldr	x2, [x0]
     764:	ldr	x2, [x2, #384]
     768:	mov	x16, x2
     76c:	br	x16

0000000000000770 <_ITM_RaRE>:
     770:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     774:	ldr	x2, [x2]
     778:	mrs	x3, tpidr_el0
     77c:	mov	x1, x0
     780:	add	x2, x3, x2
     784:	ldr	x0, [x2, #8]
     788:	ldr	x2, [x0]
     78c:	ldr	x2, [x2, #392]
     790:	mov	x16, x2
     794:	br	x16

0000000000000798 <_ITM_RaWE>:
     798:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     79c:	ldr	x2, [x2]
     7a0:	mrs	x3, tpidr_el0
     7a4:	mov	x1, x0
     7a8:	add	x2, x3, x2
     7ac:	ldr	x0, [x2, #8]
     7b0:	ldr	x2, [x0]
     7b4:	ldr	x2, [x2, #400]
     7b8:	mov	x16, x2
     7bc:	br	x16

00000000000007c0 <_ITM_RfWE>:
     7c0:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     7c4:	ldr	x2, [x2]
     7c8:	mrs	x3, tpidr_el0
     7cc:	mov	x1, x0
     7d0:	add	x2, x3, x2
     7d4:	ldr	x0, [x2, #8]
     7d8:	ldr	x2, [x0]
     7dc:	ldr	x2, [x2, #408]
     7e0:	mov	x16, x2
     7e4:	br	x16

00000000000007e8 <_ITM_WE>:
     7e8:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     7ec:	ldr	x2, [x2]
     7f0:	mrs	x3, tpidr_el0
     7f4:	mov	x1, x0
     7f8:	add	x2, x3, x2
     7fc:	ldr	x0, [x2, #8]
     800:	ldr	x2, [x0]
     804:	ldr	x2, [x2, #416]
     808:	mov	x16, x2
     80c:	br	x16

0000000000000810 <_ITM_WaRE>:
     810:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     814:	ldr	x2, [x2]
     818:	mrs	x3, tpidr_el0
     81c:	mov	x1, x0
     820:	add	x2, x3, x2
     824:	ldr	x0, [x2, #8]
     828:	ldr	x2, [x0]
     82c:	ldr	x2, [x2, #424]
     830:	mov	x16, x2
     834:	br	x16

0000000000000838 <_ITM_WaWE>:
     838:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     83c:	ldr	x2, [x2]
     840:	mrs	x3, tpidr_el0
     844:	mov	x1, x0
     848:	add	x2, x3, x2
     84c:	ldr	x0, [x2, #8]
     850:	ldr	x2, [x0]
     854:	ldr	x2, [x2, #432]
     858:	mov	x16, x2
     85c:	br	x16

0000000000000860 <_ITM_RCF>:
     860:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     864:	ldr	x2, [x2]
     868:	mrs	x3, tpidr_el0
     86c:	mov	x1, x0
     870:	add	x2, x3, x2
     874:	ldr	x0, [x2, #8]
     878:	ldr	x2, [x0]
     87c:	ldr	x2, [x2, #440]
     880:	mov	x16, x2
     884:	br	x16

0000000000000888 <_ITM_RaRCF>:
     888:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     88c:	ldr	x2, [x2]
     890:	mrs	x3, tpidr_el0
     894:	mov	x1, x0
     898:	add	x2, x3, x2
     89c:	ldr	x0, [x2, #8]
     8a0:	ldr	x2, [x0]
     8a4:	ldr	x2, [x2, #448]
     8a8:	mov	x16, x2
     8ac:	br	x16

00000000000008b0 <_ITM_RaWCF>:
     8b0:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     8b4:	ldr	x2, [x2]
     8b8:	mrs	x3, tpidr_el0
     8bc:	mov	x1, x0
     8c0:	add	x2, x3, x2
     8c4:	ldr	x0, [x2, #8]
     8c8:	ldr	x2, [x0]
     8cc:	ldr	x2, [x2, #456]
     8d0:	mov	x16, x2
     8d4:	br	x16

00000000000008d8 <_ITM_RfWCF>:
     8d8:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     8dc:	ldr	x2, [x2]
     8e0:	mrs	x3, tpidr_el0
     8e4:	mov	x1, x0
     8e8:	add	x2, x3, x2
     8ec:	ldr	x0, [x2, #8]
     8f0:	ldr	x2, [x0]
     8f4:	ldr	x2, [x2, #464]
     8f8:	mov	x16, x2
     8fc:	br	x16

0000000000000900 <_ITM_WCF>:
     900:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     904:	ldr	x2, [x2]
     908:	mrs	x3, tpidr_el0
     90c:	mov	x1, x0
     910:	add	x2, x3, x2
     914:	ldr	x0, [x2, #8]
     918:	ldr	x2, [x0]
     91c:	ldr	x2, [x2, #472]
     920:	mov	x16, x2
     924:	br	x16

0000000000000928 <_ITM_WaRCF>:
     928:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     92c:	ldr	x2, [x2]
     930:	mrs	x3, tpidr_el0
     934:	mov	x1, x0
     938:	add	x2, x3, x2
     93c:	ldr	x0, [x2, #8]
     940:	ldr	x2, [x0]
     944:	ldr	x2, [x2, #480]
     948:	mov	x16, x2
     94c:	br	x16

0000000000000950 <_ITM_WaWCF>:
     950:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     954:	ldr	x2, [x2]
     958:	mrs	x3, tpidr_el0
     95c:	mov	x1, x0
     960:	add	x2, x3, x2
     964:	ldr	x0, [x2, #8]
     968:	ldr	x2, [x0]
     96c:	ldr	x2, [x2, #488]
     970:	mov	x16, x2
     974:	br	x16

0000000000000978 <_ITM_RCD>:
     978:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     97c:	ldr	x2, [x2]
     980:	mrs	x3, tpidr_el0
     984:	mov	x1, x0
     988:	add	x2, x3, x2
     98c:	ldr	x0, [x2, #8]
     990:	ldr	x2, [x0]
     994:	ldr	x2, [x2, #496]
     998:	mov	x16, x2
     99c:	br	x16

00000000000009a0 <_ITM_RaRCD>:
     9a0:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     9a4:	ldr	x2, [x2]
     9a8:	mrs	x3, tpidr_el0
     9ac:	mov	x1, x0
     9b0:	add	x2, x3, x2
     9b4:	ldr	x0, [x2, #8]
     9b8:	ldr	x2, [x0]
     9bc:	ldr	x2, [x2, #504]
     9c0:	mov	x16, x2
     9c4:	br	x16

00000000000009c8 <_ITM_RaWCD>:
     9c8:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     9cc:	ldr	x2, [x2]
     9d0:	mrs	x3, tpidr_el0
     9d4:	mov	x1, x0
     9d8:	add	x2, x3, x2
     9dc:	ldr	x0, [x2, #8]
     9e0:	ldr	x2, [x0]
     9e4:	ldr	x2, [x2, #512]
     9e8:	mov	x16, x2
     9ec:	br	x16

00000000000009f0 <_ITM_RfWCD>:
     9f0:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     9f4:	ldr	x2, [x2]
     9f8:	mrs	x3, tpidr_el0
     9fc:	mov	x1, x0
     a00:	add	x2, x3, x2
     a04:	ldr	x0, [x2, #8]
     a08:	ldr	x2, [x0]
     a0c:	ldr	x2, [x2, #520]
     a10:	mov	x16, x2
     a14:	br	x16

0000000000000a18 <_ITM_WCD>:
     a18:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     a1c:	ldr	x2, [x2]
     a20:	mrs	x3, tpidr_el0
     a24:	mov	x1, x0
     a28:	add	x2, x3, x2
     a2c:	ldr	x0, [x2, #8]
     a30:	ldr	x2, [x0]
     a34:	ldr	x2, [x2, #528]
     a38:	mov	x16, x2
     a3c:	br	x16

0000000000000a40 <_ITM_WaRCD>:
     a40:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     a44:	ldr	x2, [x2]
     a48:	mrs	x3, tpidr_el0
     a4c:	mov	x1, x0
     a50:	add	x2, x3, x2
     a54:	ldr	x0, [x2, #8]
     a58:	ldr	x2, [x0]
     a5c:	ldr	x2, [x2, #536]
     a60:	mov	x16, x2
     a64:	br	x16

0000000000000a68 <_ITM_WaWCD>:
     a68:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     a6c:	ldr	x2, [x2]
     a70:	mrs	x3, tpidr_el0
     a74:	mov	x1, x0
     a78:	add	x2, x3, x2
     a7c:	ldr	x0, [x2, #8]
     a80:	ldr	x2, [x0]
     a84:	ldr	x2, [x2, #544]
     a88:	mov	x16, x2
     a8c:	br	x16

0000000000000a90 <_ITM_RCE>:
     a90:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     a94:	ldr	x2, [x2]
     a98:	mrs	x3, tpidr_el0
     a9c:	mov	x1, x0
     aa0:	add	x2, x3, x2
     aa4:	ldr	x0, [x2, #8]
     aa8:	ldr	x2, [x0]
     aac:	ldr	x2, [x2, #552]
     ab0:	mov	x16, x2
     ab4:	br	x16

0000000000000ab8 <_ITM_RaRCE>:
     ab8:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     abc:	ldr	x2, [x2]
     ac0:	mrs	x3, tpidr_el0
     ac4:	mov	x1, x0
     ac8:	add	x2, x3, x2
     acc:	ldr	x0, [x2, #8]
     ad0:	ldr	x2, [x0]
     ad4:	ldr	x2, [x2, #560]
     ad8:	mov	x16, x2
     adc:	br	x16

0000000000000ae0 <_ITM_RaWCE>:
     ae0:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     ae4:	ldr	x2, [x2]
     ae8:	mrs	x3, tpidr_el0
     aec:	mov	x1, x0
     af0:	add	x2, x3, x2
     af4:	ldr	x0, [x2, #8]
     af8:	ldr	x2, [x0]
     afc:	ldr	x2, [x2, #568]
     b00:	mov	x16, x2
     b04:	br	x16

0000000000000b08 <_ITM_RfWCE>:
     b08:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     b0c:	ldr	x2, [x2]
     b10:	mrs	x3, tpidr_el0
     b14:	mov	x1, x0
     b18:	add	x2, x3, x2
     b1c:	ldr	x0, [x2, #8]
     b20:	ldr	x2, [x0]
     b24:	ldr	x2, [x2, #576]
     b28:	mov	x16, x2
     b2c:	br	x16

0000000000000b30 <_ITM_WCE>:
     b30:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     b34:	ldr	x2, [x2]
     b38:	mrs	x3, tpidr_el0
     b3c:	mov	x1, x0
     b40:	add	x2, x3, x2
     b44:	ldr	x0, [x2, #8]
     b48:	ldr	x2, [x0]
     b4c:	ldr	x2, [x2, #584]
     b50:	mov	x16, x2
     b54:	br	x16

0000000000000b58 <_ITM_WaRCE>:
     b58:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     b5c:	ldr	x2, [x2]
     b60:	mrs	x3, tpidr_el0
     b64:	mov	x1, x0
     b68:	add	x2, x3, x2
     b6c:	ldr	x0, [x2, #8]
     b70:	ldr	x2, [x0]
     b74:	ldr	x2, [x2, #592]
     b78:	mov	x16, x2
     b7c:	br	x16

0000000000000b80 <_ITM_WaWCE>:
     b80:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     b84:	ldr	x2, [x2]
     b88:	mrs	x3, tpidr_el0
     b8c:	mov	x1, x0
     b90:	add	x2, x3, x2
     b94:	ldr	x0, [x2, #8]
     b98:	ldr	x2, [x0]
     b9c:	ldr	x2, [x2, #600]
     ba0:	mov	x16, x2
     ba4:	br	x16

0000000000000ba8 <_ITM_memcpyRnWt>:
     ba8:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
     bac:	ldr	x4, [x4]
     bb0:	mrs	x3, tpidr_el0
     bb4:	mov	x5, x1
     bb8:	mov	x1, x0
     bbc:	add	x4, x3, x4
     bc0:	mov	w6, #0x0                   	// #0
     bc4:	mov	x3, x2
     bc8:	mov	x2, x5
     bcc:	mov	w5, #0x5                   	// #5
     bd0:	ldr	x0, [x4, #8]
     bd4:	mov	w4, #0x0                   	// #0
     bd8:	ldr	x7, [x0]
     bdc:	ldr	x7, [x7, #608]
     be0:	mov	x16, x7
     be4:	br	x16

0000000000000be8 <_ITM_memmoveRnWt>:
     be8:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
     bec:	ldr	x4, [x4]
     bf0:	mrs	x3, tpidr_el0
     bf4:	mov	x5, x0
     bf8:	cmp	x0, x1
     bfc:	add	x4, x3, x4
     c00:	mov	x3, x2
     c04:	ldr	x0, [x4, #8]
     c08:	ldr	x2, [x0]
     c0c:	ldr	x7, [x2, #608]
     c10:	b.hi	c40 <_ITM_memmoveRnWt+0x58>  // b.pmore
     c14:	add	x2, x3, x5
     c18:	cmp	x1, x2
     c1c:	cset	w2, cc  // cc = lo, ul, last
     c20:	cbnz	w2, c50 <_ITM_memmoveRnWt+0x68>
     c24:	mov	x2, x1
     c28:	mov	x16, x7
     c2c:	mov	x1, x5
     c30:	mov	w6, #0x0                   	// #0
     c34:	mov	w5, #0x5                   	// #5
     c38:	mov	w4, #0x0                   	// #0
     c3c:	br	x16
     c40:	add	x2, x3, x1
     c44:	cmp	x5, x2
     c48:	cset	w2, cc  // cc = lo, ul, last
     c4c:	b	c20 <_ITM_memmoveRnWt+0x38>
     c50:	stp	x29, x30, [sp, #-16]!
     c54:	adrp	x0, 0 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_>
     c58:	add	x0, x0, #0x0
     c5c:	mov	x29, sp
     c60:	bl	0 <_ZN3GTM9GTM_fatalEPKcz>
     c64:	nop

0000000000000c68 <_ITM_memcpyRnWtaR>:
     c68:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
     c6c:	ldr	x4, [x4]
     c70:	mrs	x3, tpidr_el0
     c74:	mov	x5, x1
     c78:	mov	x1, x0
     c7c:	add	x4, x3, x4
     c80:	mov	w6, #0x0                   	// #0
     c84:	mov	x3, x2
     c88:	mov	x2, x5
     c8c:	mov	w5, #0x6                   	// #6
     c90:	ldr	x0, [x4, #8]
     c94:	mov	w4, #0x0                   	// #0
     c98:	ldr	x7, [x0]
     c9c:	ldr	x7, [x7, #608]
     ca0:	mov	x16, x7
     ca4:	br	x16

0000000000000ca8 <_ITM_memmoveRnWtaR>:
     ca8:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
     cac:	ldr	x4, [x4]
     cb0:	mrs	x3, tpidr_el0
     cb4:	mov	x5, x0
     cb8:	cmp	x0, x1
     cbc:	add	x4, x3, x4
     cc0:	mov	x3, x2
     cc4:	ldr	x0, [x4, #8]
     cc8:	ldr	x2, [x0]
     ccc:	ldr	x7, [x2, #608]
     cd0:	b.hi	d00 <_ITM_memmoveRnWtaR+0x58>  // b.pmore
     cd4:	add	x2, x3, x5
     cd8:	cmp	x1, x2
     cdc:	cset	w2, cc  // cc = lo, ul, last
     ce0:	cbnz	w2, d10 <_ITM_memmoveRnWtaR+0x68>
     ce4:	mov	x2, x1
     ce8:	mov	x16, x7
     cec:	mov	x1, x5
     cf0:	mov	w6, #0x0                   	// #0
     cf4:	mov	w5, #0x6                   	// #6
     cf8:	mov	w4, #0x0                   	// #0
     cfc:	br	x16
     d00:	add	x2, x3, x1
     d04:	cmp	x5, x2
     d08:	cset	w2, cc  // cc = lo, ul, last
     d0c:	b	ce0 <_ITM_memmoveRnWtaR+0x38>
     d10:	stp	x29, x30, [sp, #-16]!
     d14:	adrp	x0, 0 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_>
     d18:	add	x0, x0, #0x0
     d1c:	mov	x29, sp
     d20:	bl	0 <_ZN3GTM9GTM_fatalEPKcz>
     d24:	nop

0000000000000d28 <_ITM_memcpyRnWtaW>:
     d28:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
     d2c:	ldr	x4, [x4]
     d30:	mrs	x3, tpidr_el0
     d34:	mov	x5, x1
     d38:	mov	x1, x0
     d3c:	add	x4, x3, x4
     d40:	mov	w6, #0x0                   	// #0
     d44:	mov	x3, x2
     d48:	mov	x2, x5
     d4c:	mov	w5, #0x7                   	// #7
     d50:	ldr	x0, [x4, #8]
     d54:	mov	w4, #0x0                   	// #0
     d58:	ldr	x7, [x0]
     d5c:	ldr	x7, [x7, #608]
     d60:	mov	x16, x7
     d64:	br	x16

0000000000000d68 <_ITM_memmoveRnWtaW>:
     d68:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
     d6c:	ldr	x4, [x4]
     d70:	mrs	x3, tpidr_el0
     d74:	mov	x5, x0
     d78:	cmp	x0, x1
     d7c:	add	x4, x3, x4
     d80:	mov	x3, x2
     d84:	ldr	x0, [x4, #8]
     d88:	ldr	x2, [x0]
     d8c:	ldr	x7, [x2, #608]
     d90:	b.hi	dc0 <_ITM_memmoveRnWtaW+0x58>  // b.pmore
     d94:	add	x2, x3, x5
     d98:	cmp	x1, x2
     d9c:	cset	w2, cc  // cc = lo, ul, last
     da0:	cbnz	w2, dd0 <_ITM_memmoveRnWtaW+0x68>
     da4:	mov	x2, x1
     da8:	mov	x16, x7
     dac:	mov	x1, x5
     db0:	mov	w6, #0x0                   	// #0
     db4:	mov	w5, #0x7                   	// #7
     db8:	mov	w4, #0x0                   	// #0
     dbc:	br	x16
     dc0:	add	x2, x3, x1
     dc4:	cmp	x5, x2
     dc8:	cset	w2, cc  // cc = lo, ul, last
     dcc:	b	da0 <_ITM_memmoveRnWtaW+0x38>
     dd0:	stp	x29, x30, [sp, #-16]!
     dd4:	adrp	x0, 0 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_>
     dd8:	add	x0, x0, #0x0
     ddc:	mov	x29, sp
     de0:	bl	0 <_ZN3GTM9GTM_fatalEPKcz>
     de4:	nop

0000000000000de8 <_ITM_memcpyRtWn>:
     de8:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
     dec:	ldr	x4, [x4]
     df0:	mrs	x3, tpidr_el0
     df4:	mov	x5, x1
     df8:	mov	x1, x0
     dfc:	add	x4, x3, x4
     e00:	mov	w6, #0x1                   	// #1
     e04:	mov	x3, x2
     e08:	mov	x2, x5
     e0c:	mov	w5, #0x0                   	// #0
     e10:	ldr	x0, [x4, #8]
     e14:	mov	w4, #0x0                   	// #0
     e18:	ldr	x7, [x0]
     e1c:	ldr	x7, [x7, #608]
     e20:	mov	x16, x7
     e24:	br	x16

0000000000000e28 <_ITM_memmoveRtWn>:
     e28:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
     e2c:	ldr	x4, [x4]
     e30:	mrs	x3, tpidr_el0
     e34:	mov	x5, x0
     e38:	cmp	x0, x1
     e3c:	add	x4, x3, x4
     e40:	mov	x3, x2
     e44:	ldr	x0, [x4, #8]
     e48:	ldr	x2, [x0]
     e4c:	ldr	x7, [x2, #608]
     e50:	b.hi	e80 <_ITM_memmoveRtWn+0x58>  // b.pmore
     e54:	add	x2, x3, x5
     e58:	cmp	x1, x2
     e5c:	cset	w2, cc  // cc = lo, ul, last
     e60:	cbnz	w2, e90 <_ITM_memmoveRtWn+0x68>
     e64:	mov	x2, x1
     e68:	mov	x16, x7
     e6c:	mov	x1, x5
     e70:	mov	w6, #0x1                   	// #1
     e74:	mov	w5, #0x0                   	// #0
     e78:	mov	w4, #0x0                   	// #0
     e7c:	br	x16
     e80:	add	x2, x3, x1
     e84:	cmp	x5, x2
     e88:	cset	w2, cc  // cc = lo, ul, last
     e8c:	b	e60 <_ITM_memmoveRtWn+0x38>
     e90:	stp	x29, x30, [sp, #-16]!
     e94:	adrp	x0, 0 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_>
     e98:	add	x0, x0, #0x0
     e9c:	mov	x29, sp
     ea0:	bl	0 <_ZN3GTM9GTM_fatalEPKcz>
     ea4:	nop

0000000000000ea8 <_ITM_memcpyRtWt>:
     ea8:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
     eac:	ldr	x4, [x4]
     eb0:	mrs	x3, tpidr_el0
     eb4:	mov	x5, x1
     eb8:	mov	x1, x0
     ebc:	add	x4, x3, x4
     ec0:	mov	w6, #0x1                   	// #1
     ec4:	mov	x3, x2
     ec8:	mov	x2, x5
     ecc:	mov	w5, #0x5                   	// #5
     ed0:	ldr	x0, [x4, #8]
     ed4:	mov	w4, #0x0                   	// #0
     ed8:	ldr	x7, [x0]
     edc:	ldr	x7, [x7, #608]
     ee0:	mov	x16, x7
     ee4:	br	x16

0000000000000ee8 <_ITM_memmoveRtWt>:
     ee8:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
     eec:	ldr	x4, [x4]
     ef0:	mrs	x3, tpidr_el0
     ef4:	mov	x5, x1
     ef8:	mov	x1, x0
     efc:	add	x4, x3, x4
     f00:	mov	w6, #0x1                   	// #1
     f04:	mov	x3, x2
     f08:	mov	x2, x5
     f0c:	mov	w5, #0x5                   	// #5
     f10:	ldr	x0, [x4, #8]
     f14:	mov	w4, w6
     f18:	ldr	x7, [x0]
     f1c:	ldr	x7, [x7, #608]
     f20:	mov	x16, x7
     f24:	br	x16

0000000000000f28 <_ITM_memcpyRtWtaR>:
     f28:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
     f2c:	ldr	x4, [x4]
     f30:	mrs	x3, tpidr_el0
     f34:	mov	x5, x1
     f38:	mov	x1, x0
     f3c:	add	x4, x3, x4
     f40:	mov	w6, #0x1                   	// #1
     f44:	mov	x3, x2
     f48:	mov	x2, x5
     f4c:	mov	w5, #0x6                   	// #6
     f50:	ldr	x0, [x4, #8]
     f54:	mov	w4, #0x0                   	// #0
     f58:	ldr	x7, [x0]
     f5c:	ldr	x7, [x7, #608]
     f60:	mov	x16, x7
     f64:	br	x16

0000000000000f68 <_ITM_memmoveRtWtaR>:
     f68:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
     f6c:	ldr	x4, [x4]
     f70:	mrs	x3, tpidr_el0
     f74:	mov	x5, x1
     f78:	mov	x1, x0
     f7c:	add	x4, x3, x4
     f80:	mov	w6, #0x1                   	// #1
     f84:	mov	x3, x2
     f88:	mov	x2, x5
     f8c:	mov	w5, #0x6                   	// #6
     f90:	ldr	x0, [x4, #8]
     f94:	mov	w4, w6
     f98:	ldr	x7, [x0]
     f9c:	ldr	x7, [x7, #608]
     fa0:	mov	x16, x7
     fa4:	br	x16

0000000000000fa8 <_ITM_memcpyRtWtaW>:
     fa8:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
     fac:	ldr	x4, [x4]
     fb0:	mrs	x3, tpidr_el0
     fb4:	mov	x5, x1
     fb8:	mov	x1, x0
     fbc:	add	x4, x3, x4
     fc0:	mov	w6, #0x1                   	// #1
     fc4:	mov	x3, x2
     fc8:	mov	x2, x5
     fcc:	mov	w5, #0x7                   	// #7
     fd0:	ldr	x0, [x4, #8]
     fd4:	mov	w4, #0x0                   	// #0
     fd8:	ldr	x7, [x0]
     fdc:	ldr	x7, [x7, #608]
     fe0:	mov	x16, x7
     fe4:	br	x16

0000000000000fe8 <_ITM_memmoveRtWtaW>:
     fe8:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
     fec:	ldr	x4, [x4]
     ff0:	mrs	x3, tpidr_el0
     ff4:	mov	x5, x1
     ff8:	mov	x1, x0
     ffc:	add	x4, x3, x4
    1000:	mov	w6, #0x1                   	// #1
    1004:	mov	x3, x2
    1008:	mov	x2, x5
    100c:	mov	w5, #0x7                   	// #7
    1010:	ldr	x0, [x4, #8]
    1014:	mov	w4, w6
    1018:	ldr	x7, [x0]
    101c:	ldr	x7, [x7, #608]
    1020:	mov	x16, x7
    1024:	br	x16

0000000000001028 <_ITM_memcpyRtaRWn>:
    1028:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
    102c:	ldr	x4, [x4]
    1030:	mrs	x3, tpidr_el0
    1034:	mov	x5, x1
    1038:	mov	x1, x0
    103c:	add	x4, x3, x4
    1040:	mov	w6, #0x2                   	// #2
    1044:	mov	x3, x2
    1048:	mov	x2, x5
    104c:	mov	w5, #0x0                   	// #0
    1050:	ldr	x0, [x4, #8]
    1054:	mov	w4, #0x0                   	// #0
    1058:	ldr	x7, [x0]
    105c:	ldr	x7, [x7, #608]
    1060:	mov	x16, x7
    1064:	br	x16

0000000000001068 <_ITM_memmoveRtaRWn>:
    1068:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
    106c:	ldr	x4, [x4]
    1070:	mrs	x3, tpidr_el0
    1074:	mov	x5, x0
    1078:	cmp	x0, x1
    107c:	add	x4, x3, x4
    1080:	mov	x3, x2
    1084:	ldr	x0, [x4, #8]
    1088:	ldr	x2, [x0]
    108c:	ldr	x7, [x2, #608]
    1090:	b.hi	10c0 <_ITM_memmoveRtaRWn+0x58>  // b.pmore
    1094:	add	x2, x3, x5
    1098:	cmp	x1, x2
    109c:	cset	w2, cc  // cc = lo, ul, last
    10a0:	cbnz	w2, 10d0 <_ITM_memmoveRtaRWn+0x68>
    10a4:	mov	x2, x1
    10a8:	mov	x16, x7
    10ac:	mov	x1, x5
    10b0:	mov	w6, #0x2                   	// #2
    10b4:	mov	w5, #0x0                   	// #0
    10b8:	mov	w4, #0x0                   	// #0
    10bc:	br	x16
    10c0:	add	x2, x3, x1
    10c4:	cmp	x5, x2
    10c8:	cset	w2, cc  // cc = lo, ul, last
    10cc:	b	10a0 <_ITM_memmoveRtaRWn+0x38>
    10d0:	stp	x29, x30, [sp, #-16]!
    10d4:	adrp	x0, 0 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_>
    10d8:	add	x0, x0, #0x0
    10dc:	mov	x29, sp
    10e0:	bl	0 <_ZN3GTM9GTM_fatalEPKcz>
    10e4:	nop

00000000000010e8 <_ITM_memcpyRtaRWt>:
    10e8:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
    10ec:	ldr	x4, [x4]
    10f0:	mrs	x3, tpidr_el0
    10f4:	mov	x5, x1
    10f8:	mov	x1, x0
    10fc:	add	x4, x3, x4
    1100:	mov	w6, #0x2                   	// #2
    1104:	mov	x3, x2
    1108:	mov	x2, x5
    110c:	mov	w5, #0x5                   	// #5
    1110:	ldr	x0, [x4, #8]
    1114:	mov	w4, #0x0                   	// #0
    1118:	ldr	x7, [x0]
    111c:	ldr	x7, [x7, #608]
    1120:	mov	x16, x7
    1124:	br	x16

0000000000001128 <_ITM_memmoveRtaRWt>:
    1128:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
    112c:	ldr	x4, [x4]
    1130:	mrs	x3, tpidr_el0
    1134:	mov	x5, x1
    1138:	mov	x1, x0
    113c:	add	x4, x3, x4
    1140:	mov	w6, #0x2                   	// #2
    1144:	mov	x3, x2
    1148:	mov	x2, x5
    114c:	mov	w5, #0x5                   	// #5
    1150:	ldr	x0, [x4, #8]
    1154:	mov	w4, #0x1                   	// #1
    1158:	ldr	x7, [x0]
    115c:	ldr	x7, [x7, #608]
    1160:	mov	x16, x7
    1164:	br	x16

0000000000001168 <_ITM_memcpyRtaRWtaR>:
    1168:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
    116c:	ldr	x4, [x4]
    1170:	mrs	x3, tpidr_el0
    1174:	mov	x5, x1
    1178:	mov	x1, x0
    117c:	add	x4, x3, x4
    1180:	mov	w6, #0x2                   	// #2
    1184:	mov	x3, x2
    1188:	mov	x2, x5
    118c:	mov	w5, #0x6                   	// #6
    1190:	ldr	x0, [x4, #8]
    1194:	mov	w4, #0x0                   	// #0
    1198:	ldr	x7, [x0]
    119c:	ldr	x7, [x7, #608]
    11a0:	mov	x16, x7
    11a4:	br	x16

00000000000011a8 <_ITM_memmoveRtaRWtaR>:
    11a8:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
    11ac:	ldr	x4, [x4]
    11b0:	mrs	x3, tpidr_el0
    11b4:	mov	x5, x1
    11b8:	mov	x1, x0
    11bc:	add	x4, x3, x4
    11c0:	mov	w6, #0x2                   	// #2
    11c4:	mov	x3, x2
    11c8:	mov	x2, x5
    11cc:	mov	w5, #0x6                   	// #6
    11d0:	ldr	x0, [x4, #8]
    11d4:	mov	w4, #0x1                   	// #1
    11d8:	ldr	x7, [x0]
    11dc:	ldr	x7, [x7, #608]
    11e0:	mov	x16, x7
    11e4:	br	x16

00000000000011e8 <_ITM_memcpyRtaRWtaW>:
    11e8:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
    11ec:	ldr	x4, [x4]
    11f0:	mrs	x3, tpidr_el0
    11f4:	mov	x5, x1
    11f8:	mov	x1, x0
    11fc:	add	x4, x3, x4
    1200:	mov	w6, #0x2                   	// #2
    1204:	mov	x3, x2
    1208:	mov	x2, x5
    120c:	mov	w5, #0x7                   	// #7
    1210:	ldr	x0, [x4, #8]
    1214:	mov	w4, #0x0                   	// #0
    1218:	ldr	x7, [x0]
    121c:	ldr	x7, [x7, #608]
    1220:	mov	x16, x7
    1224:	br	x16

0000000000001228 <_ITM_memmoveRtaRWtaW>:
    1228:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
    122c:	ldr	x4, [x4]
    1230:	mrs	x3, tpidr_el0
    1234:	mov	x5, x1
    1238:	mov	x1, x0
    123c:	add	x4, x3, x4
    1240:	mov	w6, #0x2                   	// #2
    1244:	mov	x3, x2
    1248:	mov	x2, x5
    124c:	mov	w5, #0x7                   	// #7
    1250:	ldr	x0, [x4, #8]
    1254:	mov	w4, #0x1                   	// #1
    1258:	ldr	x7, [x0]
    125c:	ldr	x7, [x7, #608]
    1260:	mov	x16, x7
    1264:	br	x16

0000000000001268 <_ITM_memcpyRtaWWn>:
    1268:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
    126c:	ldr	x4, [x4]
    1270:	mrs	x3, tpidr_el0
    1274:	mov	x5, x1
    1278:	mov	x1, x0
    127c:	add	x4, x3, x4
    1280:	mov	w6, #0x3                   	// #3
    1284:	mov	x3, x2
    1288:	mov	x2, x5
    128c:	mov	w5, #0x0                   	// #0
    1290:	ldr	x0, [x4, #8]
    1294:	mov	w4, #0x0                   	// #0
    1298:	ldr	x7, [x0]
    129c:	ldr	x7, [x7, #608]
    12a0:	mov	x16, x7
    12a4:	br	x16

00000000000012a8 <_ITM_memmoveRtaWWn>:
    12a8:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
    12ac:	ldr	x4, [x4]
    12b0:	mrs	x3, tpidr_el0
    12b4:	mov	x5, x0
    12b8:	cmp	x0, x1
    12bc:	add	x4, x3, x4
    12c0:	mov	x3, x2
    12c4:	ldr	x0, [x4, #8]
    12c8:	ldr	x2, [x0]
    12cc:	ldr	x7, [x2, #608]
    12d0:	b.hi	1300 <_ITM_memmoveRtaWWn+0x58>  // b.pmore
    12d4:	add	x2, x3, x5
    12d8:	cmp	x1, x2
    12dc:	cset	w2, cc  // cc = lo, ul, last
    12e0:	cbnz	w2, 1310 <_ITM_memmoveRtaWWn+0x68>
    12e4:	mov	x2, x1
    12e8:	mov	x16, x7
    12ec:	mov	x1, x5
    12f0:	mov	w6, #0x3                   	// #3
    12f4:	mov	w5, #0x0                   	// #0
    12f8:	mov	w4, #0x0                   	// #0
    12fc:	br	x16
    1300:	add	x2, x3, x1
    1304:	cmp	x5, x2
    1308:	cset	w2, cc  // cc = lo, ul, last
    130c:	b	12e0 <_ITM_memmoveRtaWWn+0x38>
    1310:	stp	x29, x30, [sp, #-16]!
    1314:	adrp	x0, 0 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_>
    1318:	add	x0, x0, #0x0
    131c:	mov	x29, sp
    1320:	bl	0 <_ZN3GTM9GTM_fatalEPKcz>
    1324:	nop

0000000000001328 <_ITM_memcpyRtaWWt>:
    1328:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
    132c:	ldr	x4, [x4]
    1330:	mrs	x3, tpidr_el0
    1334:	mov	x5, x1
    1338:	mov	x1, x0
    133c:	add	x4, x3, x4
    1340:	mov	w6, #0x3                   	// #3
    1344:	mov	x3, x2
    1348:	mov	x2, x5
    134c:	mov	w5, #0x5                   	// #5
    1350:	ldr	x0, [x4, #8]
    1354:	mov	w4, #0x0                   	// #0
    1358:	ldr	x7, [x0]
    135c:	ldr	x7, [x7, #608]
    1360:	mov	x16, x7
    1364:	br	x16

0000000000001368 <_ITM_memmoveRtaWWt>:
    1368:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
    136c:	ldr	x4, [x4]
    1370:	mrs	x3, tpidr_el0
    1374:	mov	x5, x1
    1378:	mov	x1, x0
    137c:	add	x4, x3, x4
    1380:	mov	w6, #0x3                   	// #3
    1384:	mov	x3, x2
    1388:	mov	x2, x5
    138c:	mov	w5, #0x5                   	// #5
    1390:	ldr	x0, [x4, #8]
    1394:	mov	w4, #0x1                   	// #1
    1398:	ldr	x7, [x0]
    139c:	ldr	x7, [x7, #608]
    13a0:	mov	x16, x7
    13a4:	br	x16

00000000000013a8 <_ITM_memcpyRtaWWtaR>:
    13a8:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
    13ac:	ldr	x4, [x4]
    13b0:	mrs	x3, tpidr_el0
    13b4:	mov	x5, x1
    13b8:	mov	x1, x0
    13bc:	add	x4, x3, x4
    13c0:	mov	w6, #0x3                   	// #3
    13c4:	mov	x3, x2
    13c8:	mov	x2, x5
    13cc:	mov	w5, #0x6                   	// #6
    13d0:	ldr	x0, [x4, #8]
    13d4:	mov	w4, #0x0                   	// #0
    13d8:	ldr	x7, [x0]
    13dc:	ldr	x7, [x7, #608]
    13e0:	mov	x16, x7
    13e4:	br	x16

00000000000013e8 <_ITM_memmoveRtaWWtaR>:
    13e8:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
    13ec:	ldr	x4, [x4]
    13f0:	mrs	x3, tpidr_el0
    13f4:	mov	x5, x1
    13f8:	mov	x1, x0
    13fc:	add	x4, x3, x4
    1400:	mov	w6, #0x3                   	// #3
    1404:	mov	x3, x2
    1408:	mov	x2, x5
    140c:	mov	w5, #0x6                   	// #6
    1410:	ldr	x0, [x4, #8]
    1414:	mov	w4, #0x1                   	// #1
    1418:	ldr	x7, [x0]
    141c:	ldr	x7, [x7, #608]
    1420:	mov	x16, x7
    1424:	br	x16

0000000000001428 <_ITM_memcpyRtaWWtaW>:
    1428:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
    142c:	ldr	x4, [x4]
    1430:	mrs	x3, tpidr_el0
    1434:	mov	x5, x1
    1438:	mov	x1, x0
    143c:	add	x4, x3, x4
    1440:	mov	w6, #0x3                   	// #3
    1444:	mov	x3, x2
    1448:	mov	x2, x5
    144c:	mov	w5, #0x7                   	// #7
    1450:	ldr	x0, [x4, #8]
    1454:	mov	w4, #0x0                   	// #0
    1458:	ldr	x7, [x0]
    145c:	ldr	x7, [x7, #608]
    1460:	mov	x16, x7
    1464:	br	x16

0000000000001468 <_ITM_memmoveRtaWWtaW>:
    1468:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
    146c:	ldr	x4, [x4]
    1470:	mrs	x3, tpidr_el0
    1474:	mov	x5, x1
    1478:	mov	x1, x0
    147c:	add	x4, x3, x4
    1480:	mov	w6, #0x3                   	// #3
    1484:	mov	x3, x2
    1488:	mov	x2, x5
    148c:	mov	w5, #0x7                   	// #7
    1490:	ldr	x0, [x4, #8]
    1494:	mov	w4, #0x1                   	// #1
    1498:	ldr	x7, [x0]
    149c:	ldr	x7, [x7, #608]
    14a0:	mov	x16, x7
    14a4:	br	x16

00000000000014a8 <_ITM_memsetW>:
    14a8:	adrp	x5, 0 <_ZN3GTM12_gtm_thr_tlsE>
    14ac:	ldr	x5, [x5]
    14b0:	mrs	x3, tpidr_el0
    14b4:	mov	w4, w1
    14b8:	mov	x1, x0
    14bc:	add	x5, x3, x5
    14c0:	mov	x3, x2
    14c4:	mov	w2, w4
    14c8:	mov	w4, #0x5                   	// #5
    14cc:	ldr	x0, [x5, #8]
    14d0:	ldr	x5, [x0]
    14d4:	ldr	x5, [x5, #616]
    14d8:	mov	x16, x5
    14dc:	br	x16

00000000000014e0 <_ITM_memsetWaR>:
    14e0:	adrp	x5, 0 <_ZN3GTM12_gtm_thr_tlsE>
    14e4:	ldr	x5, [x5]
    14e8:	mrs	x3, tpidr_el0
    14ec:	mov	w4, w1
    14f0:	mov	x1, x0
    14f4:	add	x5, x3, x5
    14f8:	mov	x3, x2
    14fc:	mov	w2, w4
    1500:	mov	w4, #0x6                   	// #6
    1504:	ldr	x0, [x5, #8]
    1508:	ldr	x5, [x0]
    150c:	ldr	x5, [x5, #616]
    1510:	mov	x16, x5
    1514:	br	x16

0000000000001518 <_ITM_memsetWaW>:
    1518:	adrp	x5, 0 <_ZN3GTM12_gtm_thr_tlsE>
    151c:	ldr	x5, [x5]
    1520:	mrs	x3, tpidr_el0
    1524:	mov	w4, w1
    1528:	mov	x1, x0
    152c:	add	x5, x3, x5
    1530:	mov	x3, x2
    1534:	mov	w2, w4
    1538:	mov	w4, #0x7                   	// #7
    153c:	ldr	x0, [x5, #8]
    1540:	ldr	x5, [x0]
    1544:	ldr	x5, [x5, #616]
    1548:	mov	x16, x5
    154c:	br	x16

beginend.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZL16thread_exit_initv>:
       0:	stp	x29, x30, [sp, #-16]!
       4:	adrp	x1, 0 <_ZL16thread_exit_initv>
       8:	adrp	x0, 0 <_ZL16thread_exit_initv>
       c:	mov	x29, sp
      10:	add	x1, x1, #0x0
      14:	add	x0, x0, #0x0
      18:	bl	0 <pthread_key_create>
      1c:	cbnz	w0, 28 <_ZL16thread_exit_initv+0x28>
      20:	ldp	x29, x30, [sp], #16
      24:	ret
      28:	adrp	x0, 0 <_ZL16thread_exit_initv>
      2c:	add	x0, x0, #0x0
      30:	bl	0 <_ZN3GTM9GTM_fatalEPKcz>
      34:	nop

0000000000000038 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>:
      38:	stp	x29, x30, [sp, #-32]!
      3c:	mov	x29, sp
      40:	stp	x19, x20, [sp, #16]
      44:	mov	x19, x0
      48:	adrp	x20, 0 <_ZN3GTM12aa_node_base5s_nilE>
      4c:	ldr	x0, [x0]
      50:	add	x20, x20, #0x0
      54:	cmp	x0, x20
      58:	b.eq	60 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0+0x28>  // b.none
      5c:	bl	38 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
      60:	ldr	x0, [x19, #8]
      64:	cmp	x0, x20
      68:	b.eq	70 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0+0x38>  // b.none
      6c:	bl	38 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
      70:	mov	x0, x19
      74:	ldp	x19, x20, [sp, #16]
      78:	ldp	x29, x30, [sp], #32
      7c:	b	0 <free>

0000000000000080 <_ZN3GTM10gtm_threadnwEm>:
      80:	stp	x29, x30, [sp, #-32]!
      84:	cmp	x0, #0x280
      88:	mov	x29, sp
      8c:	str	x19, [sp, #16]
      90:	b.ne	c0 <_ZN3GTM10gtm_threadnwEm+0x40>  // b.any
      94:	mov	x19, x0
      98:	mov	w1, #0x1                   	// #1
      9c:	bl	0 <_ZN3GTM7xmallocEmb>
      a0:	mov	x2, x19
      a4:	mov	w1, #0x0                   	// #0
      a8:	mov	x19, x0
      ac:	bl	0 <memset>
      b0:	mov	x0, x19
      b4:	ldr	x19, [sp, #16]
      b8:	ldp	x29, x30, [sp], #32
      bc:	ret
      c0:	adrp	x3, 0 <_ZL16thread_exit_initv>
      c4:	adrp	x1, 0 <_ZL16thread_exit_initv>
      c8:	adrp	x0, 0 <_ZL16thread_exit_initv>
      cc:	add	x3, x3, #0x0
      d0:	add	x1, x1, #0x0
      d4:	add	x0, x0, #0x0
      d8:	mov	w2, #0x40                  	// #64
      dc:	bl	0 <__assert_fail>

00000000000000e0 <_ZN3GTM10gtm_threaddlEPv>:
      e0:	b	0 <free>
      e4:	nop

00000000000000e8 <_ZN3GTM10gtm_threadD1Ev>:
      e8:	stp	x29, x30, [sp, #-80]!
      ec:	mov	x29, sp
      f0:	stp	x19, x20, [sp, #16]
      f4:	mov	x19, x0
      f8:	ldr	w0, [x0, #284]
      fc:	stp	x21, x22, [sp, #32]
     100:	cbnz	w0, 67c <_ZN3GTM10gtm_threadD1Ev+0x594>
     104:	adrp	x20, 0 <_ZL16thread_exit_initv>
     108:	add	x20, x20, #0x0
     10c:	add	x0, x20, #0x80
     110:	bl	0 <_ZN3GTM10gtm_rwlock10write_lockEv>
     114:	ldr	x1, [x20, #8]
     118:	cbz	x1, 13c <_ZN3GTM10gtm_threadD1Ev+0x54>
     11c:	cmp	x19, x1
     120:	b.ne	130 <_ZN3GTM10gtm_threadD1Ev+0x48>  // b.any
     124:	b	674 <_ZN3GTM10gtm_threadD1Ev+0x58c>
     128:	cmp	x1, x19
     12c:	b.eq	620 <_ZN3GTM10gtm_threadD1Ev+0x538>  // b.none
     130:	mov	x0, x1
     134:	ldr	x1, [x1, #512]
     138:	cbnz	x1, 128 <_ZN3GTM10gtm_threadD1Ev+0x40>
     13c:	ldr	w1, [x20, #144]
     140:	mov	x0, x19
     144:	sub	w2, w1, #0x1
     148:	str	w2, [x20, #144]
     14c:	bl	0 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj>
     150:	add	x0, x20, #0x80
     154:	bl	0 <_ZN3GTM10gtm_rwlock12write_unlockEv>
     158:	ldr	x0, [x19, #336]
     15c:	cbnz	x0, 63c <_ZN3GTM10gtm_threadD1Ev+0x554>
     160:	ldr	x0, [x19, #248]
     164:	cbnz	x0, 630 <_ZN3GTM10gtm_threadD1Ev+0x548>
     168:	ldr	x22, [x19, #240]
     16c:	cbz	x22, 5f4 <_ZN3GTM10gtm_threadD1Ev+0x50c>
     170:	str	xzr, [x19, #240]
     174:	adrp	x20, 0 <_ZN3GTM12aa_node_base5s_nilE>
     178:	add	x20, x20, #0x0
     17c:	cmp	x22, x20
     180:	b.eq	5f4 <_ZN3GTM10gtm_threadD1Ev+0x50c>  // b.none
     184:	ldr	x21, [x22]
     188:	stp	x23, x24, [sp, #48]
     18c:	str	x25, [sp, #64]
     190:	cmp	x21, x20
     194:	b.eq	3b8 <_ZN3GTM10gtm_threadD1Ev+0x2d0>  // b.none
     198:	ldr	x23, [x21]
     19c:	cmp	x23, x20
     1a0:	b.eq	2a4 <_ZN3GTM10gtm_threadD1Ev+0x1bc>  // b.none
     1a4:	ldr	x24, [x23]
     1a8:	cmp	x24, x20
     1ac:	b.eq	220 <_ZN3GTM10gtm_threadD1Ev+0x138>  // b.none
     1b0:	ldr	x25, [x24]
     1b4:	cmp	x25, x20
     1b8:	b.eq	1e4 <_ZN3GTM10gtm_threadD1Ev+0xfc>  // b.none
     1bc:	ldr	x0, [x25]
     1c0:	cmp	x0, x20
     1c4:	b.eq	1cc <_ZN3GTM10gtm_threadD1Ev+0xe4>  // b.none
     1c8:	bl	38 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
     1cc:	ldr	x0, [x25, #8]
     1d0:	cmp	x0, x20
     1d4:	b.eq	1dc <_ZN3GTM10gtm_threadD1Ev+0xf4>  // b.none
     1d8:	bl	38 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
     1dc:	mov	x0, x25
     1e0:	bl	0 <free>
     1e4:	ldr	x25, [x24, #8]
     1e8:	cmp	x25, x20
     1ec:	b.eq	218 <_ZN3GTM10gtm_threadD1Ev+0x130>  // b.none
     1f0:	ldr	x0, [x25]
     1f4:	cmp	x0, x20
     1f8:	b.eq	200 <_ZN3GTM10gtm_threadD1Ev+0x118>  // b.none
     1fc:	bl	38 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
     200:	ldr	x0, [x25, #8]
     204:	cmp	x0, x20
     208:	b.eq	210 <_ZN3GTM10gtm_threadD1Ev+0x128>  // b.none
     20c:	bl	38 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
     210:	mov	x0, x25
     214:	bl	0 <free>
     218:	mov	x0, x24
     21c:	bl	0 <free>
     220:	ldr	x24, [x23, #8]
     224:	cmp	x24, x20
     228:	b.eq	29c <_ZN3GTM10gtm_threadD1Ev+0x1b4>  // b.none
     22c:	ldr	x25, [x24]
     230:	cmp	x25, x20
     234:	b.eq	260 <_ZN3GTM10gtm_threadD1Ev+0x178>  // b.none
     238:	ldr	x0, [x25]
     23c:	cmp	x0, x20
     240:	b.eq	248 <_ZN3GTM10gtm_threadD1Ev+0x160>  // b.none
     244:	bl	38 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
     248:	ldr	x0, [x25, #8]
     24c:	cmp	x0, x20
     250:	b.eq	258 <_ZN3GTM10gtm_threadD1Ev+0x170>  // b.none
     254:	bl	38 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
     258:	mov	x0, x25
     25c:	bl	0 <free>
     260:	ldr	x25, [x24, #8]
     264:	cmp	x25, x20
     268:	b.eq	294 <_ZN3GTM10gtm_threadD1Ev+0x1ac>  // b.none
     26c:	ldr	x0, [x25]
     270:	cmp	x0, x20
     274:	b.eq	27c <_ZN3GTM10gtm_threadD1Ev+0x194>  // b.none
     278:	bl	38 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
     27c:	ldr	x0, [x25, #8]
     280:	cmp	x0, x20
     284:	b.eq	28c <_ZN3GTM10gtm_threadD1Ev+0x1a4>  // b.none
     288:	bl	38 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
     28c:	mov	x0, x25
     290:	bl	0 <free>
     294:	mov	x0, x24
     298:	bl	0 <free>
     29c:	mov	x0, x23
     2a0:	bl	0 <free>
     2a4:	ldr	x23, [x21, #8]
     2a8:	cmp	x23, x20
     2ac:	b.eq	3b0 <_ZN3GTM10gtm_threadD1Ev+0x2c8>  // b.none
     2b0:	ldr	x24, [x23]
     2b4:	cmp	x24, x20
     2b8:	b.eq	32c <_ZN3GTM10gtm_threadD1Ev+0x244>  // b.none
     2bc:	ldr	x25, [x24]
     2c0:	cmp	x25, x20
     2c4:	b.eq	2f0 <_ZN3GTM10gtm_threadD1Ev+0x208>  // b.none
     2c8:	ldr	x0, [x25]
     2cc:	cmp	x0, x20
     2d0:	b.eq	2d8 <_ZN3GTM10gtm_threadD1Ev+0x1f0>  // b.none
     2d4:	bl	38 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
     2d8:	ldr	x0, [x25, #8]
     2dc:	cmp	x0, x20
     2e0:	b.eq	2e8 <_ZN3GTM10gtm_threadD1Ev+0x200>  // b.none
     2e4:	bl	38 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
     2e8:	mov	x0, x25
     2ec:	bl	0 <free>
     2f0:	ldr	x25, [x24, #8]
     2f4:	cmp	x25, x20
     2f8:	b.eq	324 <_ZN3GTM10gtm_threadD1Ev+0x23c>  // b.none
     2fc:	ldr	x0, [x25]
     300:	cmp	x0, x20
     304:	b.eq	30c <_ZN3GTM10gtm_threadD1Ev+0x224>  // b.none
     308:	bl	38 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
     30c:	ldr	x0, [x25, #8]
     310:	cmp	x0, x20
     314:	b.eq	31c <_ZN3GTM10gtm_threadD1Ev+0x234>  // b.none
     318:	bl	38 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
     31c:	mov	x0, x25
     320:	bl	0 <free>
     324:	mov	x0, x24
     328:	bl	0 <free>
     32c:	ldr	x24, [x23, #8]
     330:	cmp	x24, x20
     334:	b.eq	3a8 <_ZN3GTM10gtm_threadD1Ev+0x2c0>  // b.none
     338:	ldr	x25, [x24]
     33c:	cmp	x25, x20
     340:	b.eq	36c <_ZN3GTM10gtm_threadD1Ev+0x284>  // b.none
     344:	ldr	x0, [x25]
     348:	cmp	x0, x20
     34c:	b.eq	354 <_ZN3GTM10gtm_threadD1Ev+0x26c>  // b.none
     350:	bl	38 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
     354:	ldr	x0, [x25, #8]
     358:	cmp	x0, x20
     35c:	b.eq	364 <_ZN3GTM10gtm_threadD1Ev+0x27c>  // b.none
     360:	bl	38 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
     364:	mov	x0, x25
     368:	bl	0 <free>
     36c:	ldr	x25, [x24, #8]
     370:	cmp	x25, x20
     374:	b.eq	3a0 <_ZN3GTM10gtm_threadD1Ev+0x2b8>  // b.none
     378:	ldr	x0, [x25]
     37c:	cmp	x0, x20
     380:	b.eq	388 <_ZN3GTM10gtm_threadD1Ev+0x2a0>  // b.none
     384:	bl	38 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
     388:	ldr	x0, [x25, #8]
     38c:	cmp	x0, x20
     390:	b.eq	398 <_ZN3GTM10gtm_threadD1Ev+0x2b0>  // b.none
     394:	bl	38 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
     398:	mov	x0, x25
     39c:	bl	0 <free>
     3a0:	mov	x0, x24
     3a4:	bl	0 <free>
     3a8:	mov	x0, x23
     3ac:	bl	0 <free>
     3b0:	mov	x0, x21
     3b4:	bl	0 <free>
     3b8:	ldr	x21, [x22, #8]
     3bc:	cmp	x21, x20
     3c0:	b.eq	5e4 <_ZN3GTM10gtm_threadD1Ev+0x4fc>  // b.none
     3c4:	ldr	x23, [x21]
     3c8:	cmp	x23, x20
     3cc:	b.eq	4d0 <_ZN3GTM10gtm_threadD1Ev+0x3e8>  // b.none
     3d0:	ldr	x24, [x23]
     3d4:	cmp	x24, x20
     3d8:	b.eq	44c <_ZN3GTM10gtm_threadD1Ev+0x364>  // b.none
     3dc:	ldr	x25, [x24]
     3e0:	cmp	x25, x20
     3e4:	b.eq	410 <_ZN3GTM10gtm_threadD1Ev+0x328>  // b.none
     3e8:	ldr	x0, [x25]
     3ec:	cmp	x0, x20
     3f0:	b.eq	3f8 <_ZN3GTM10gtm_threadD1Ev+0x310>  // b.none
     3f4:	bl	38 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
     3f8:	ldr	x0, [x25, #8]
     3fc:	cmp	x0, x20
     400:	b.eq	408 <_ZN3GTM10gtm_threadD1Ev+0x320>  // b.none
     404:	bl	38 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
     408:	mov	x0, x25
     40c:	bl	0 <free>
     410:	ldr	x25, [x24, #8]
     414:	cmp	x25, x20
     418:	b.eq	444 <_ZN3GTM10gtm_threadD1Ev+0x35c>  // b.none
     41c:	ldr	x0, [x25]
     420:	cmp	x0, x20
     424:	b.eq	42c <_ZN3GTM10gtm_threadD1Ev+0x344>  // b.none
     428:	bl	38 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
     42c:	ldr	x0, [x25, #8]
     430:	cmp	x0, x20
     434:	b.eq	43c <_ZN3GTM10gtm_threadD1Ev+0x354>  // b.none
     438:	bl	38 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
     43c:	mov	x0, x25
     440:	bl	0 <free>
     444:	mov	x0, x24
     448:	bl	0 <free>
     44c:	ldr	x24, [x23, #8]
     450:	cmp	x24, x20
     454:	b.eq	4c8 <_ZN3GTM10gtm_threadD1Ev+0x3e0>  // b.none
     458:	ldr	x25, [x24]
     45c:	cmp	x25, x20
     460:	b.eq	48c <_ZN3GTM10gtm_threadD1Ev+0x3a4>  // b.none
     464:	ldr	x0, [x25]
     468:	cmp	x0, x20
     46c:	b.eq	474 <_ZN3GTM10gtm_threadD1Ev+0x38c>  // b.none
     470:	bl	38 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
     474:	ldr	x0, [x25, #8]
     478:	cmp	x0, x20
     47c:	b.eq	484 <_ZN3GTM10gtm_threadD1Ev+0x39c>  // b.none
     480:	bl	38 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
     484:	mov	x0, x25
     488:	bl	0 <free>
     48c:	ldr	x25, [x24, #8]
     490:	cmp	x25, x20
     494:	b.eq	4c0 <_ZN3GTM10gtm_threadD1Ev+0x3d8>  // b.none
     498:	ldr	x0, [x25]
     49c:	cmp	x0, x20
     4a0:	b.eq	4a8 <_ZN3GTM10gtm_threadD1Ev+0x3c0>  // b.none
     4a4:	bl	38 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
     4a8:	ldr	x0, [x25, #8]
     4ac:	cmp	x0, x20
     4b0:	b.eq	4b8 <_ZN3GTM10gtm_threadD1Ev+0x3d0>  // b.none
     4b4:	bl	38 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
     4b8:	mov	x0, x25
     4bc:	bl	0 <free>
     4c0:	mov	x0, x24
     4c4:	bl	0 <free>
     4c8:	mov	x0, x23
     4cc:	bl	0 <free>
     4d0:	ldr	x23, [x21, #8]
     4d4:	cmp	x23, x20
     4d8:	b.eq	5dc <_ZN3GTM10gtm_threadD1Ev+0x4f4>  // b.none
     4dc:	ldr	x24, [x23]
     4e0:	cmp	x24, x20
     4e4:	b.eq	558 <_ZN3GTM10gtm_threadD1Ev+0x470>  // b.none
     4e8:	ldr	x25, [x24]
     4ec:	cmp	x25, x20
     4f0:	b.eq	51c <_ZN3GTM10gtm_threadD1Ev+0x434>  // b.none
     4f4:	ldr	x0, [x25]
     4f8:	cmp	x0, x20
     4fc:	b.eq	504 <_ZN3GTM10gtm_threadD1Ev+0x41c>  // b.none
     500:	bl	38 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
     504:	ldr	x0, [x25, #8]
     508:	cmp	x0, x20
     50c:	b.eq	514 <_ZN3GTM10gtm_threadD1Ev+0x42c>  // b.none
     510:	bl	38 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
     514:	mov	x0, x25
     518:	bl	0 <free>
     51c:	ldr	x25, [x24, #8]
     520:	cmp	x25, x20
     524:	b.eq	550 <_ZN3GTM10gtm_threadD1Ev+0x468>  // b.none
     528:	ldr	x0, [x25]
     52c:	cmp	x0, x20
     530:	b.eq	538 <_ZN3GTM10gtm_threadD1Ev+0x450>  // b.none
     534:	bl	38 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
     538:	ldr	x0, [x25, #8]
     53c:	cmp	x0, x20
     540:	b.eq	548 <_ZN3GTM10gtm_threadD1Ev+0x460>  // b.none
     544:	bl	38 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
     548:	mov	x0, x25
     54c:	bl	0 <free>
     550:	mov	x0, x24
     554:	bl	0 <free>
     558:	ldr	x24, [x23, #8]
     55c:	cmp	x24, x20
     560:	b.eq	5d4 <_ZN3GTM10gtm_threadD1Ev+0x4ec>  // b.none
     564:	ldr	x25, [x24]
     568:	cmp	x25, x20
     56c:	b.eq	598 <_ZN3GTM10gtm_threadD1Ev+0x4b0>  // b.none
     570:	ldr	x0, [x25]
     574:	cmp	x0, x20
     578:	b.eq	580 <_ZN3GTM10gtm_threadD1Ev+0x498>  // b.none
     57c:	bl	38 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
     580:	ldr	x0, [x25, #8]
     584:	cmp	x0, x20
     588:	b.eq	590 <_ZN3GTM10gtm_threadD1Ev+0x4a8>  // b.none
     58c:	bl	38 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
     590:	mov	x0, x25
     594:	bl	0 <free>
     598:	ldr	x25, [x24, #8]
     59c:	cmp	x25, x20
     5a0:	b.eq	5cc <_ZN3GTM10gtm_threadD1Ev+0x4e4>  // b.none
     5a4:	ldr	x0, [x25]
     5a8:	cmp	x0, x20
     5ac:	b.eq	5b4 <_ZN3GTM10gtm_threadD1Ev+0x4cc>  // b.none
     5b0:	bl	38 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
     5b4:	ldr	x0, [x25, #8]
     5b8:	cmp	x0, x20
     5bc:	b.eq	5c4 <_ZN3GTM10gtm_threadD1Ev+0x4dc>  // b.none
     5c0:	bl	38 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE.part.0>
     5c4:	mov	x0, x25
     5c8:	bl	0 <free>
     5cc:	mov	x0, x24
     5d0:	bl	0 <free>
     5d4:	mov	x0, x23
     5d8:	bl	0 <free>
     5dc:	mov	x0, x21
     5e0:	bl	0 <free>
     5e4:	mov	x0, x22
     5e8:	bl	0 <free>
     5ec:	ldp	x23, x24, [sp, #48]
     5f0:	ldr	x25, [sp, #64]
     5f4:	ldr	x0, [x19, #216]
     5f8:	cbnz	x0, 668 <_ZN3GTM10gtm_threadD1Ev+0x580>
     5fc:	ldr	x0, [x19, #192]
     600:	cbnz	x0, 65c <_ZN3GTM10gtm_threadD1Ev+0x574>
     604:	ldr	x0, [x19, #168]
     608:	add	x19, x19, #0xa8
     60c:	cbnz	x0, 648 <_ZN3GTM10gtm_threadD1Ev+0x560>
     610:	ldp	x19, x20, [sp, #16]
     614:	ldp	x21, x22, [sp, #32]
     618:	ldp	x29, x30, [sp], #80
     61c:	ret
     620:	add	x0, x0, #0x200
     624:	ldr	x1, [x1, #512]
     628:	str	x1, [x0]
     62c:	b	13c <_ZN3GTM10gtm_threadD1Ev+0x54>
     630:	ldr	x0, [x19, #264]
     634:	bl	0 <free>
     638:	b	168 <_ZN3GTM10gtm_threadD1Ev+0x80>
     63c:	ldr	x0, [x19, #352]
     640:	bl	0 <free>
     644:	b	160 <_ZN3GTM10gtm_threadD1Ev+0x78>
     648:	ldr	x0, [x19, #16]
     64c:	ldp	x19, x20, [sp, #16]
     650:	ldp	x21, x22, [sp, #32]
     654:	ldp	x29, x30, [sp], #80
     658:	b	0 <free>
     65c:	ldr	x0, [x19, #208]
     660:	bl	0 <free>
     664:	b	604 <_ZN3GTM10gtm_threadD1Ev+0x51c>
     668:	ldr	x0, [x19, #232]
     66c:	bl	0 <free>
     670:	b	5fc <_ZN3GTM10gtm_threadD1Ev+0x514>
     674:	add	x0, x20, #0x8
     678:	b	624 <_ZN3GTM10gtm_threadD1Ev+0x53c>
     67c:	adrp	x0, 0 <_ZL16thread_exit_initv>
     680:	add	x0, x0, #0x0
     684:	stp	x23, x24, [sp, #48]
     688:	str	x25, [sp, #64]
     68c:	bl	0 <_ZN3GTM9GTM_fatalEPKcz>

0000000000000690 <_ZL19thread_exit_handlerPv>:
     690:	stp	x29, x30, [sp, #-48]!
     694:	mov	x29, sp
     698:	stp	x19, x20, [sp, #16]
     69c:	adrp	x20, 0 <_ZN3GTM12_gtm_thr_tlsE>
     6a0:	ldr	x20, [x20]
     6a4:	str	x21, [sp, #32]
     6a8:	mrs	x21, tpidr_el0
     6ac:	ldr	x19, [x21, x20]
     6b0:	cbz	x19, 6c4 <_ZL19thread_exit_handlerPv+0x34>
     6b4:	mov	x0, x19
     6b8:	bl	e8 <_ZN3GTM10gtm_threadD1Ev>
     6bc:	mov	x0, x19
     6c0:	bl	0 <free>
     6c4:	str	xzr, [x21, x20]
     6c8:	ldp	x19, x20, [sp, #16]
     6cc:	ldr	x21, [sp, #32]
     6d0:	ldp	x29, x30, [sp], #48
     6d4:	ret

00000000000006d8 <_ZN3GTM10gtm_threadC1Ev>:
     6d8:	stp	x29, x30, [sp, #-64]!
     6dc:	adrp	x2, 0 <_ZL16thread_exit_initv>
     6e0:	mov	w1, #0x1                   	// #1
     6e4:	mov	x29, sp
     6e8:	ldr	q0, [x2]
     6ec:	stp	x19, x20, [sp, #16]
     6f0:	mov	x19, x0
     6f4:	str	x23, [sp, #48]
     6f8:	mov	x23, x19
     6fc:	stp	x21, x22, [sp, #32]
     700:	mov	x0, #0x100                 	// #256
     704:	mov	x22, x19
     708:	str	q0, [x23, #168]!
     70c:	bl	0 <_ZN3GTM7xmallocEmb>
     710:	adrp	x2, 0 <_ZL16thread_exit_initv>
     714:	str	x0, [x23, #16]
     718:	mov	w1, #0x1                   	// #1
     71c:	ldr	q0, [x2]
     720:	mov	x0, #0x200                 	// #512
     724:	mov	x21, x19
     728:	mov	x20, x19
     72c:	str	q0, [x22, #192]!
     730:	bl	0 <_ZN3GTM7xmallocEmb>
     734:	adrp	x2, 0 <_ZL16thread_exit_initv>
     738:	str	x0, [x22, #16]
     73c:	mov	w1, #0x1                   	// #1
     740:	ldr	q0, [x2]
     744:	mov	x0, #0x200                 	// #512
     748:	str	q0, [x21, #216]!
     74c:	bl	0 <_ZN3GTM7xmallocEmb>
     750:	adrp	x2, 0 <_ZL16thread_exit_initv>
     754:	str	x0, [x21, #16]
     758:	mov	w1, #0x1                   	// #1
     75c:	ldr	q0, [x2]
     760:	str	xzr, [x19, #240]
     764:	mov	x0, #0x400                 	// #1024
     768:	str	q0, [x20, #248]!
     76c:	bl	0 <_ZN3GTM7xmallocEmb>
     770:	adrp	x2, 0 <_ZL16thread_exit_initv>
     774:	str	x0, [x20, #16]
     778:	mov	w1, #0x1                   	// #1
     77c:	ldr	q0, [x2]
     780:	mov	x0, #0x1d00                	// #7424
     784:	str	q0, [x19, #336]
     788:	bl	0 <_ZN3GTM7xmallocEmb>
     78c:	mov	x1, #0xffffffffffffffff    	// #-1
     790:	str	x0, [x19, #352]
     794:	add	x0, x19, #0x208
     798:	str	x1, [x0]
     79c:	adrp	x22, 0 <_ZL16thread_exit_initv>
     7a0:	add	x20, x22, #0x0
     7a4:	add	x21, x20, #0x80
     7a8:	mov	x0, x21
     7ac:	bl	0 <_ZN3GTM10gtm_rwlock10write_lockEv>
     7b0:	ldr	w1, [x20, #144]
     7b4:	mov	x0, x19
     7b8:	ldr	x3, [x20, #8]
     7bc:	add	w2, w1, #0x1
     7c0:	str	x3, [x19, #512]
     7c4:	str	x19, [x20, #8]
     7c8:	str	w2, [x20, #144]
     7cc:	bl	0 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj>
     7d0:	mov	x0, x21
     7d4:	bl	0 <_ZN3GTM10gtm_rwlock12write_unlockEv>
     7d8:	mov	x0, x19
     7dc:	bl	0 <_ZN3GTM10gtm_thread19init_cpp_exceptionsEv>
     7e0:	adrp	x1, 0 <_ZL16thread_exit_initv>
     7e4:	add	x0, x20, #0x94
     7e8:	add	x1, x1, #0x0
     7ec:	bl	0 <pthread_once>
     7f0:	cbnz	w0, 818 <_ZN3GTM10gtm_threadC1Ev+0x140>
     7f4:	ldr	w0, [x22]
     7f8:	mov	x1, x19
     7fc:	bl	0 <pthread_setspecific>
     800:	cbnz	w0, 824 <_ZN3GTM10gtm_threadC1Ev+0x14c>
     804:	ldp	x19, x20, [sp, #16]
     808:	ldp	x21, x22, [sp, #32]
     80c:	ldr	x23, [sp, #48]
     810:	ldp	x29, x30, [sp], #64
     814:	ret
     818:	adrp	x0, 0 <_ZL16thread_exit_initv>
     81c:	add	x0, x0, #0x0
     820:	bl	0 <_ZN3GTM9GTM_fatalEPKcz>
     824:	adrp	x0, 0 <_ZL16thread_exit_initv>
     828:	add	x0, x0, #0x0
     82c:	bl	0 <_ZN3GTM9GTM_fatalEPKcz>

0000000000000830 <_ZN3GTM18gtm_transaction_cp4saveEPNS_10gtm_threadE>:
     830:	stp	x29, x30, [sp, #-32]!
     834:	mov	x2, #0xa8                  	// #168
     838:	mov	x29, sp
     83c:	stp	x19, x20, [sp, #16]
     840:	mov	x20, x1
     844:	mov	x19, x0
     848:	bl	0 <memcpy>
     84c:	adrp	x1, 0 <_ZN3GTM12_gtm_thr_tlsE>
     850:	ldr	x1, [x1]
     854:	mrs	x0, tpidr_el0
     858:	ldr	x2, [x20, #176]
     85c:	add	x0, x0, x1
     860:	ldr	x1, [x20, #240]
     864:	ldr	w4, [x20, #280]
     868:	ldr	w3, [x20, #304]
     86c:	stp	x2, x1, [x19, #168]
     870:	ldr	w2, [x20, #320]
     874:	ldr	x1, [x0, #8]
     878:	ldr	x0, [x20, #256]
     87c:	str	x0, [x19, #184]
     880:	ldr	x0, [x20, #272]
     884:	str	x0, [x19, #192]
     888:	ldr	w0, [x20, #284]
     88c:	stp	w4, w3, [x19, #200]
     890:	str	w2, [x19, #208]
     894:	str	x1, [x19, #216]
     898:	str	w0, [x19, #224]
     89c:	ldp	x19, x20, [sp, #16]
     8a0:	ldp	x29, x30, [sp], #32
     8a4:	ret

00000000000008a8 <_ZN3GTM18gtm_transaction_cp6commitEPNS_10gtm_threadE>:
     8a8:	stp	x29, x30, [sp, #-32]!
     8ac:	mov	x3, x1
     8b0:	mov	x2, #0xa8                  	// #168
     8b4:	mov	x29, sp
     8b8:	str	x19, [sp, #16]
     8bc:	mov	x19, x0
     8c0:	mov	x1, x0
     8c4:	mov	x0, x3
     8c8:	bl	0 <memcpy>
     8cc:	mov	x3, x0
     8d0:	ldr	x0, [x19, #176]
     8d4:	str	x0, [x3, #240]
     8d8:	ldr	x0, [x19, #192]
     8dc:	str	x0, [x3, #272]
     8e0:	ldr	w0, [x19, #200]
     8e4:	ldr	x19, [sp, #16]
     8e8:	str	w0, [x3, #280]
     8ec:	ldp	x29, x30, [sp], #32
     8f0:	ret
     8f4:	nop

00000000000008f8 <_ZN3GTM10gtm_thread8rollbackEPNS_18gtm_transaction_cpEb>:
     8f8:	stp	x29, x30, [sp, #-48]!
     8fc:	mov	x29, sp
     900:	stp	x19, x20, [sp, #16]
     904:	mov	x19, x0
     908:	add	x0, x0, #0xa8
     90c:	stp	x21, x22, [sp, #32]
     910:	and	w22, w2, #0xff
     914:	cbz	x1, 9dc <_ZN3GTM10gtm_thread8rollbackEPNS_18gtm_transaction_cpEb+0xe4>
     918:	mov	x20, x1
     91c:	mov	x1, x19
     920:	mrs	x21, tpidr_el0
     924:	ldr	x2, [x20, #168]
     928:	bl	0 <_ZN3GTM11gtm_undolog8rollbackEPNS_10gtm_threadEm>
     92c:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     930:	ldr	x0, [x0]
     934:	mov	x1, x20
     938:	add	x21, x21, x0
     93c:	ldr	x0, [x21, #8]
     940:	ldr	x2, [x0]
     944:	ldr	x2, [x2, #16]
     948:	blr	x2
     94c:	ldr	x1, [x20, #184]
     950:	mov	x0, x19
     954:	bl	0 <_ZN3GTM10gtm_thread21rollback_user_actionsEm>
     958:	add	x2, x20, #0xb0
     95c:	mov	x0, x19
     960:	mov	w1, #0x1                   	// #1
     964:	bl	0 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE>
     968:	mov	x1, x20
     96c:	mov	x0, x19
     970:	bl	0 <_ZN3GTM10gtm_thread21revert_cpp_exceptionsEPNS_18gtm_transaction_cpE>
     974:	cbz	w22, a70 <_ZN3GTM10gtm_thread8rollbackEPNS_18gtm_transaction_cpEb+0x178>
     978:	mov	x1, x20
     97c:	mov	x2, #0xa8                  	// #168
     980:	mov	x0, x19
     984:	bl	0 <memcpy>
     988:	ldr	x0, [x20, #192]
     98c:	ldr	w2, [x20, #200]
     990:	str	x0, [x19, #272]
     994:	ldr	x1, [x21, #8]
     998:	ldr	x0, [x20, #216]
     99c:	str	w2, [x19, #280]
     9a0:	cmp	x0, x1
     9a4:	b.eq	9ac <_ZN3GTM10gtm_thread8rollbackEPNS_18gtm_transaction_cpEb+0xb4>  // b.none
     9a8:	str	x0, [x21, #8]
     9ac:	ldr	x0, [x20, #176]
     9b0:	str	x0, [x19, #240]
     9b4:	ldr	w0, [x20, #224]
     9b8:	str	w0, [x19, #284]
     9bc:	ldr	x0, [x19, #328]
     9c0:	cbz	x0, 9cc <_ZN3GTM10gtm_thread8rollbackEPNS_18gtm_transaction_cpEb+0xd4>
     9c4:	bl	0 <_Unwind_DeleteException>
     9c8:	str	xzr, [x19, #328]
     9cc:	ldp	x19, x20, [sp, #16]
     9d0:	ldp	x21, x22, [sp, #32]
     9d4:	ldp	x29, x30, [sp], #48
     9d8:	ret
     9dc:	mov	x1, x19
     9e0:	mov	x2, #0x0                   	// #0
     9e4:	bl	0 <_ZN3GTM11gtm_undolog8rollbackEPNS_10gtm_threadEm>
     9e8:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     9ec:	ldr	x2, [x2]
     9f0:	mrs	x0, tpidr_el0
     9f4:	mov	x1, #0x0                   	// #0
     9f8:	add	x0, x0, x2
     9fc:	ldr	x0, [x0, #8]
     a00:	ldr	x2, [x0]
     a04:	ldr	x2, [x2, #16]
     a08:	blr	x2
     a0c:	mov	x0, x19
     a10:	mov	x1, #0x0                   	// #0
     a14:	bl	0 <_ZN3GTM10gtm_thread21rollback_user_actionsEm>
     a18:	mov	x2, #0x0                   	// #0
     a1c:	mov	x0, x19
     a20:	mov	w1, #0x1                   	// #1
     a24:	bl	0 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE>
     a28:	mov	x0, x19
     a2c:	mov	x1, #0x0                   	// #0
     a30:	bl	0 <_ZN3GTM10gtm_thread21revert_cpp_exceptionsEPNS_18gtm_transaction_cpE>
     a34:	ldr	x0, [x19, #344]
     a38:	cbz	x0, a60 <_ZN3GTM10gtm_thread8rollbackEPNS_18gtm_transaction_cpEb+0x168>
     a3c:	ldr	x20, [x19, #352]
     a40:	mov	x0, x19
     a44:	mov	x2, #0xa8                  	// #168
     a48:	mov	x1, x20
     a4c:	bl	0 <memcpy>
     a50:	ldr	x0, [x20, #192]
     a54:	str	x0, [x19, #272]
     a58:	ldr	w0, [x20, #200]
     a5c:	str	w0, [x19, #280]
     a60:	eor	w22, w22, #0x1
     a64:	str	w22, [x19, #284]
     a68:	str	xzr, [x19, #344]
     a6c:	b	9bc <_ZN3GTM10gtm_thread8rollbackEPNS_18gtm_transaction_cpEb+0xc4>
     a70:	adrp	x3, 0 <_ZL16thread_exit_initv>
     a74:	adrp	x1, 0 <_ZL16thread_exit_initv>
     a78:	adrp	x0, 0 <_ZL16thread_exit_initv>
     a7c:	add	x3, x3, #0x0
     a80:	add	x1, x1, #0x0
     a84:	add	x0, x0, #0x0
     a88:	mov	w2, #0x1e6                 	// #486
     a8c:	bl	0 <__assert_fail>

0000000000000a90 <_ZN3GTM10gtm_thread9trycommitEv>:
     a90:	stp	x29, x30, [sp, #-64]!
     a94:	mov	x29, sp
     a98:	ldr	w1, [x0, #284]
     a9c:	stp	x19, x20, [sp, #16]
     aa0:	mov	x19, x0
     aa4:	sub	w1, w1, #0x1
     aa8:	str	x21, [sp, #32]
     aac:	str	w1, [x0, #284]
     ab0:	cbz	w1, b30 <_ZN3GTM10gtm_thread9trycommitEv+0xa0>
     ab4:	ldr	x2, [x0, #344]
     ab8:	mov	w21, #0x1                   	// #1
     abc:	cbz	x2, b1c <_ZN3GTM10gtm_thread9trycommitEv+0x8c>
     ac0:	sub	x2, x2, #0x1
     ac4:	ldr	x3, [x0, #352]
     ac8:	lsl	x20, x2, #3
     acc:	sub	x20, x20, x2
     ad0:	add	x20, x2, x20, lsl #2
     ad4:	add	x20, x3, x20, lsl #3
     ad8:	ldr	w3, [x20, #224]
     adc:	cmp	w1, w3
     ae0:	b.hi	b1c <_ZN3GTM10gtm_thread9trycommitEv+0x8c>  // b.pmore
     ae4:	str	x2, [x0, #344]
     ae8:	mov	w1, #0x0                   	// #0
     aec:	add	x2, x20, #0xb0
     af0:	bl	0 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE>
     af4:	mov	x1, x20
     af8:	mov	x0, x19
     afc:	mov	x2, #0xa8                  	// #168
     b00:	bl	0 <memcpy>
     b04:	ldr	x0, [x20, #176]
     b08:	str	x0, [x19, #240]
     b0c:	ldr	x0, [x20, #192]
     b10:	str	x0, [x19, #272]
     b14:	ldr	w0, [x20, #200]
     b18:	str	w0, [x19, #280]
     b1c:	mov	w0, w21
     b20:	ldp	x19, x20, [sp, #16]
     b24:	ldr	x21, [sp, #32]
     b28:	ldp	x29, x30, [sp], #64
     b2c:	ret
     b30:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     b34:	ldr	x2, [x2]
     b38:	mrs	x0, tpidr_el0
     b3c:	add	x1, sp, #0x30
     b40:	add	x0, x0, x2
     b44:	ldr	x0, [x0, #8]
     b48:	ldr	x2, [x0]
     b4c:	str	xzr, [sp, #48]
     b50:	ldr	x2, [x2, #8]
     b54:	blr	x2
     b58:	ands	w21, w0, #0xff
     b5c:	b.eq	b1c <_ZN3GTM10gtm_thread9trycommitEv+0x8c>  // b.none
     b60:	ldr	w0, [x19, #288]
     b64:	tbnz	w0, #0, c5c <_ZN3GTM10gtm_thread9trycommitEv+0x1cc>
     b68:	ldr	x0, [sp, #48]
     b6c:	cbz	x0, bc0 <_ZN3GTM10gtm_thread9trycommitEv+0x130>
     b70:	str	xzr, [sp, #56]
     b74:	add	x0, sp, #0x38
     b78:	ldar	x1, [x0]
     b7c:	mov	x0, #0xfffffffffffffffe    	// #-2
     b80:	sub	x0, x0, x1
     b84:	add	x1, x19, #0x208
     b88:	stlr	x0, [x1]
     b8c:	ldr	x0, [sp, #48]
     b90:	str	xzr, [x19, #176]
     b94:	str	wzr, [x19, #288]
     b98:	str	wzr, [x19, #304]
     b9c:	str	wzr, [x19, #400]
     ba0:	cbz	x0, c84 <_ZN3GTM10gtm_thread9trycommitEv+0x1f4>
     ba4:	dmb	ish
     ba8:	adrp	x20, 0 <_ZL16thread_exit_initv>
     bac:	add	x20, x20, #0x0
     bb0:	ldr	x0, [x20, #8]
     bb4:	cbz	x0, c24 <_ZN3GTM10gtm_thread9trycommitEv+0x194>
     bb8:	mov	w4, w21
     bbc:	b	bf8 <_ZN3GTM10gtm_thread9trycommitEv+0x168>
     bc0:	adrp	x20, 0 <_ZL16thread_exit_initv>
     bc4:	add	x20, x20, #0x0
     bc8:	add	x0, x20, #0x80
     bcc:	mov	x1, x19
     bd0:	bl	0 <_ZN3GTM10gtm_rwlock11read_unlockEPNS_10gtm_threadE>
     bd4:	str	xzr, [x19, #176]
     bd8:	ldr	x0, [sp, #48]
     bdc:	str	wzr, [x19, #288]
     be0:	str	wzr, [x19, #304]
     be4:	str	wzr, [x19, #400]
     be8:	cbz	x0, c30 <_ZN3GTM10gtm_thread9trycommitEv+0x1a0>
     bec:	ldr	x0, [x20, #8]
     bf0:	cbz	x0, c30 <_ZN3GTM10gtm_thread9trycommitEv+0x1a0>
     bf4:	mov	w4, #0x0                   	// #0
     bf8:	cmp	x19, x0
     bfc:	b.eq	c18 <_ZN3GTM10gtm_thread9trycommitEv+0x188>  // b.none
     c00:	add	x3, x0, #0x208
     c04:	b	c08 <_ZN3GTM10gtm_thread9trycommitEv+0x178>
     c08:	ldar	x1, [x3]
     c0c:	ldr	x2, [sp, #48]
     c10:	cmp	x2, x1
     c14:	b.hi	c08 <_ZN3GTM10gtm_thread9trycommitEv+0x178>  // b.pmore
     c18:	ldr	x0, [x0, #512]
     c1c:	cbnz	x0, bf8 <_ZN3GTM10gtm_thread9trycommitEv+0x168>
     c20:	cbz	w4, c30 <_ZN3GTM10gtm_thread9trycommitEv+0x1a0>
     c24:	add	x0, x20, #0x80
     c28:	mov	x1, x19
     c2c:	bl	0 <_ZN3GTM10gtm_rwlock11read_unlockEPNS_10gtm_threadE>
     c30:	mov	x0, x19
     c34:	bl	0 <_ZN3GTM10gtm_thread19commit_user_actionsEv>
     c38:	mov	x0, x19
     c3c:	mov	x2, #0x0                   	// #0
     c40:	mov	w1, #0x0                   	// #0
     c44:	bl	0 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE>
     c48:	mov	w0, w21
     c4c:	ldp	x19, x20, [sp, #16]
     c50:	ldr	x21, [sp, #32]
     c54:	ldp	x29, x30, [sp], #64
     c58:	ret
     c5c:	adrp	x0, 0 <_ZL16thread_exit_initv>
     c60:	add	x0, x0, #0x0
     c64:	add	x0, x0, #0x80
     c68:	bl	0 <_ZN3GTM10gtm_rwlock12write_unlockEv>
     c6c:	str	xzr, [sp, #48]
     c70:	str	xzr, [x19, #176]
     c74:	str	wzr, [x19, #288]
     c78:	str	wzr, [x19, #304]
     c7c:	str	wzr, [x19, #400]
     c80:	b	c30 <_ZN3GTM10gtm_thread9trycommitEv+0x1a0>
     c84:	adrp	x20, 0 <_ZL16thread_exit_initv>
     c88:	add	x20, x20, #0x0
     c8c:	b	c24 <_ZN3GTM10gtm_thread9trycommitEv+0x194>

0000000000000c90 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>:
     c90:	stp	x29, x30, [sp, #-48]!
     c94:	mov	x29, sp
     c98:	stp	x19, x20, [sp, #16]
     c9c:	mov	w19, w1
     ca0:	mov	x20, x0
     ca4:	mov	x1, #0x0                   	// #0
     ca8:	str	x21, [sp, #32]
     cac:	and	w21, w2, #0xff
     cb0:	mov	w2, #0x0                   	// #0
     cb4:	bl	8f8 <_ZN3GTM10gtm_thread8rollbackEPNS_18gtm_transaction_cpEb>
     cb8:	cbnz	w21, d34 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb+0xa4>
     cbc:	mov	w1, w19
     cc0:	mov	x0, x20
     cc4:	bl	0 <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE>
     cc8:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     ccc:	ldr	x0, [x0]
     cd0:	mrs	x1, tpidr_el0
     cd4:	add	x0, x1, x0
     cd8:	mov	x21, x0
     cdc:	ldr	x19, [x0, #8]
     ce0:	b	cf4 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb+0x64>
     ce4:	mov	w1, w0
     ce8:	mov	x0, x20
     cec:	bl	0 <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE>
     cf0:	ldr	x19, [x21, #8]
     cf4:	mov	x0, x19
     cf8:	ldr	x1, [x19]
     cfc:	ldr	x1, [x1]
     d00:	blr	x1
     d04:	cmp	w0, #0xa
     d08:	b.ne	ce4 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb+0x54>  // b.any
     d0c:	ldr	w2, [x20, #280]
     d10:	tbz	w2, #1, d2c <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb+0x9c>
     d14:	ldrb	w3, [x19, #10]
     d18:	mov	w1, #0x9                   	// #9
     d1c:	cmp	w3, #0x0
     d20:	csel	w0, w0, w1, ne  // ne = any
     d24:	mov	x1, x20
     d28:	bl	0 <GTM_longjmp>
     d2c:	mov	w0, #0x9                   	// #9
     d30:	b	d24 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb+0x94>
     d34:	adrp	x0, 0 <_ZL16thread_exit_initv>
     d38:	add	x0, x0, #0x0
     d3c:	add	x0, x0, #0x80
     d40:	mov	x1, x20
     d44:	bl	0 <_ZN3GTM10gtm_rwlock20write_upgrade_finishEPNS_10gtm_threadE>
     d48:	b	cbc <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb+0x2c>
     d4c:	nop

0000000000000d50 <_ITM_abortTransaction>:
     d50:	stp	x29, x30, [sp, #-224]!
     d54:	mov	x29, sp
     d58:	stp	x19, x20, [sp, #16]
     d5c:	and	w20, w0, #0xffffffef
     d60:	cmp	w20, #0x1
     d64:	stp	x21, x22, [sp, #32]
     d68:	b.ne	e18 <_ITM_abortTransaction+0xc8>  // b.any
     d6c:	adrp	x1, 0 <_ZN3GTM12_gtm_thr_tlsE>
     d70:	ldr	x1, [x1]
     d74:	mrs	x2, tpidr_el0
     d78:	add	x3, x2, x1
     d7c:	ldr	x19, [x2, x1]
     d80:	ldr	w21, [x19, #280]
     d84:	tbnz	w21, #3, db8 <_ITM_abortTransaction+0x68>
     d88:	ldr	w1, [x19, #288]
     d8c:	tbnz	w1, #1, e90 <_ITM_abortTransaction+0x140>
     d90:	ldr	x2, [x19, #344]
     d94:	cbz	x2, dd8 <_ITM_abortTransaction+0x88>
     d98:	tbnz	w0, #4, dd8 <_ITM_abortTransaction+0x88>
     d9c:	ldr	x0, [x3, #8]
     da0:	ldrb	w0, [x0, #11]
     da4:	cbnz	w0, e4c <_ITM_abortTransaction+0xfc>
     da8:	mov	x0, x19
     dac:	mov	w2, #0x0                   	// #0
     db0:	mov	w1, #0x8                   	// #8
     db4:	bl	c90 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     db8:	adrp	x3, 0 <_ZL16thread_exit_initv>
     dbc:	adrp	x1, 0 <_ZL16thread_exit_initv>
     dc0:	adrp	x0, 0 <_ZL16thread_exit_initv>
     dc4:	add	x3, x3, #0x0
     dc8:	add	x1, x1, #0x0
     dcc:	add	x0, x0, #0x0
     dd0:	mov	w2, #0x210                 	// #528
     dd4:	bl	0 <__assert_fail>
     dd8:	mov	x0, x19
     ddc:	mov	w2, #0x1                   	// #1
     de0:	mov	x1, #0x0                   	// #0
     de4:	bl	8f8 <_ZN3GTM10gtm_thread8rollbackEPNS_18gtm_transaction_cpEb>
     de8:	ldr	w0, [x19, #288]
     dec:	tbnz	w0, #0, e38 <_ITM_abortTransaction+0xe8>
     df0:	adrp	x0, 0 <_ZL16thread_exit_initv>
     df4:	add	x0, x0, #0x0
     df8:	add	x0, x0, #0x80
     dfc:	mov	x1, x19
     e00:	bl	0 <_ZN3GTM10gtm_rwlock11read_unlockEPNS_10gtm_threadE>
     e04:	ldr	w2, [x19, #280]
     e08:	mov	x1, x19
     e0c:	str	wzr, [x19, #288]
     e10:	mov	w0, #0x18                  	// #24
     e14:	bl	0 <GTM_longjmp>
     e18:	adrp	x3, 0 <_ZL16thread_exit_initv>
     e1c:	adrp	x1, 0 <_ZL16thread_exit_initv>
     e20:	adrp	x0, 0 <_ZL16thread_exit_initv>
     e24:	add	x3, x3, #0x0
     e28:	add	x1, x1, #0x0
     e2c:	add	x0, x0, #0x0
     e30:	mov	w2, #0x20f                 	// #527
     e34:	bl	0 <__assert_fail>
     e38:	adrp	x0, 0 <_ZL16thread_exit_initv>
     e3c:	add	x0, x0, #0x0
     e40:	add	x0, x0, #0x80
     e44:	bl	0 <_ZN3GTM10gtm_rwlock12write_unlockEv>
     e48:	b	e04 <_ITM_abortTransaction+0xb4>
     e4c:	ldr	x22, [x19, #352]
     e50:	sub	x0, x2, #0x1
     e54:	mov	x1, #0xe8                  	// #232
     e58:	str	x0, [x19, #344]
     e5c:	mov	x2, #0xa8                  	// #168
     e60:	madd	x22, x0, x1, x22
     e64:	mov	x1, x19
     e68:	add	x0, sp, #0x38
     e6c:	bl	0 <memcpy>
     e70:	mov	w2, w20
     e74:	mov	x1, x22
     e78:	mov	x0, x19
     e7c:	bl	8f8 <_ZN3GTM10gtm_thread8rollbackEPNS_18gtm_transaction_cpEb>
     e80:	mov	w2, w21
     e84:	add	x1, sp, #0x38
     e88:	mov	w0, #0x18                  	// #24
     e8c:	bl	0 <GTM_longjmp>
     e90:	bl	0 <abort>
     e94:	nop

0000000000000e98 <_ITM_commitTransaction>:
     e98:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     e9c:	ldr	x0, [x0]
     ea0:	mrs	x1, tpidr_el0
     ea4:	stp	x29, x30, [sp, #-32]!
     ea8:	mov	x29, sp
     eac:	str	x19, [sp, #16]
     eb0:	ldr	x19, [x1, x0]
     eb4:	mov	x0, x19
     eb8:	bl	a90 <_ZN3GTM10gtm_thread9trycommitEv>
     ebc:	tst	w0, #0xff
     ec0:	b.eq	ed0 <_ITM_commitTransaction+0x38>  // b.none
     ec4:	ldr	x19, [sp, #16]
     ec8:	ldp	x29, x30, [sp], #32
     ecc:	ret
     ed0:	mov	x0, x19
     ed4:	mov	w2, #0x0                   	// #0
     ed8:	mov	w1, #0x5                   	// #5
     edc:	bl	c90 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000000ee0 <_ITM_commitTransactionEH>:
     ee0:	adrp	x1, 0 <_ZN3GTM12_gtm_thr_tlsE>
     ee4:	ldr	x1, [x1]
     ee8:	mrs	x2, tpidr_el0
     eec:	stp	x29, x30, [sp, #-48]!
     ef0:	mov	x29, sp
     ef4:	stp	x19, x20, [sp, #16]
     ef8:	mov	x19, x0
     efc:	ldr	x20, [x2, x1]
     f00:	str	x0, [sp, #40]
     f04:	mov	x0, x20
     f08:	bl	a90 <_ZN3GTM10gtm_thread9trycommitEv>
     f0c:	tst	w0, #0xff
     f10:	b.eq	f20 <_ITM_commitTransactionEH+0x40>  // b.none
     f14:	ldp	x19, x20, [sp, #16]
     f18:	ldp	x29, x30, [sp], #48
     f1c:	ret
     f20:	str	x19, [x20, #328]
     f24:	mov	x0, x20
     f28:	mov	w2, #0x0                   	// #0
     f2c:	mov	w1, #0x5                   	// #5
     f30:	bl	c90 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     f34:	nop

0000000000000f38 <GTM_begin_transaction>:
     f38:	stp	x29, x30, [sp, #-80]!
     f3c:	mov	x29, sp
     f40:	stp	x19, x20, [sp, #16]
     f44:	stp	x21, x22, [sp, #32]
     f48:	mov	w22, w0
     f4c:	stp	x23, x24, [sp, #48]
     f50:	stp	x25, x26, [sp, #64]
     f54:	tbnz	w22, #10, 11bc <GTM_begin_transaction+0x284>
     f58:	adrp	x24, 0 <_ZN3GTM12_gtm_thr_tlsE>
     f5c:	ldr	x24, [x24]
     f60:	mrs	x21, tpidr_el0
     f64:	mov	x25, x1
     f68:	ldr	x20, [x21, x24]
     f6c:	cbz	x20, 11c8 <GTM_begin_transaction+0x290>
     f70:	ldr	w23, [x20, #284]
     f74:	cbz	w23, 1130 <GTM_begin_transaction+0x1f8>
     f78:	and	w0, w22, #0x1
     f7c:	tbnz	w22, #3, 10d0 <GTM_begin_transaction+0x198>
     f80:	cbz	w0, 1208 <GTM_begin_transaction+0x2d0>
     f84:	ldr	x0, [x20, #336]
     f88:	add	x19, x20, #0x150
     f8c:	ldr	x1, [x19, #8]
     f90:	cmp	x1, x0
     f94:	b.eq	11f4 <GTM_begin_transaction+0x2bc>  // b.none
     f98:	lsl	x3, x1, #3
     f9c:	add	x2, x1, #0x1
     fa0:	sub	x3, x3, x1
     fa4:	add	x26, x21, x24
     fa8:	ldr	x0, [x19, #16]
     fac:	add	x3, x1, x3, lsl #2
     fb0:	str	x2, [x19, #8]
     fb4:	mov	x1, x20
     fb8:	mov	x2, #0xa8                  	// #168
     fbc:	add	x3, x0, x3, lsl #3
     fc0:	mov	x0, x3
     fc4:	bl	0 <memcpy>
     fc8:	mov	x3, x0
     fcc:	ldr	x19, [x26, #8]
     fd0:	ldr	x0, [x20, #176]
     fd4:	ldr	w4, [x20, #280]
     fd8:	ldr	w2, [x20, #304]
     fdc:	ldr	x1, [x20, #240]
     fe0:	str	x0, [x3, #168]
     fe4:	ldrb	w0, [x19, #11]
     fe8:	str	x1, [x3, #176]
     fec:	ldr	x1, [x20, #256]
     ff0:	str	x1, [x3, #184]
     ff4:	ldr	x1, [x20, #272]
     ff8:	str	x1, [x3, #192]
     ffc:	ldr	w1, [x20, #320]
    1000:	stp	w4, w2, [x3, #200]
    1004:	str	w1, [x3, #208]
    1008:	str	x19, [x3, #216]
    100c:	str	w23, [x3, #224]
    1010:	str	xzr, [x20, #240]
    1014:	cbz	w0, 115c <GTM_begin_transaction+0x224>
    1018:	add	w23, w23, #0x1
    101c:	str	w22, [x20, #280]
    1020:	str	w23, [x20, #284]
    1024:	mov	x1, x25
    1028:	mov	x0, x20
    102c:	mov	x2, #0xa8                  	// #168
    1030:	bl	0 <memcpy>
    1034:	ldr	x0, [x20, #296]
    1038:	tst	w0, #0xffff
    103c:	b.eq	1190 <GTM_begin_transaction+0x258>  // b.none
    1040:	add	x1, x0, #0x1
    1044:	str	x0, [x20, #272]
    1048:	str	x1, [x20, #296]
    104c:	ldr	x0, [x20, #312]
    1050:	cbz	x0, 105c <GTM_begin_transaction+0x124>
    1054:	ldr	w0, [x0]
    1058:	str	w0, [x20, #320]
    105c:	add	x21, x21, x24
    1060:	b	1070 <GTM_begin_transaction+0x138>
    1064:	mov	x0, x20
    1068:	bl	0 <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE>
    106c:	ldr	x19, [x21, #8]
    1070:	mov	x0, x19
    1074:	ldr	x1, [x19]
    1078:	ldr	x1, [x1]
    107c:	blr	x1
    1080:	mov	w1, w0
    1084:	cmp	w0, #0xa
    1088:	b.ne	1064 <GTM_begin_transaction+0x12c>  // b.any
    108c:	tbz	w22, #1, 1150 <GTM_begin_transaction+0x218>
    1090:	ldrb	w2, [x19, #10]
    1094:	mov	w1, #0x5                   	// #5
    1098:	mov	w3, #0x6                   	// #6
    109c:	mov	w0, #0x2                   	// #2
    10a0:	cmp	w2, #0x0
    10a4:	csel	w1, w1, w3, eq  // eq = none
    10a8:	csinc	w0, w0, wzr, ne  // ne = any
    10ac:	ldr	w2, [x20, #288]
    10b0:	tst	x2, #0x2
    10b4:	csel	w0, w0, w1, ne  // ne = any
    10b8:	ldp	x19, x20, [sp, #16]
    10bc:	ldp	x21, x22, [sp, #32]
    10c0:	ldp	x23, x24, [sp, #48]
    10c4:	ldp	x25, x26, [sp, #64]
    10c8:	ldp	x29, x30, [sp], #80
    10cc:	ret
    10d0:	cbnz	w0, 10f0 <GTM_begin_transaction+0x1b8>
    10d4:	ldr	w0, [x20, #288]
    10d8:	and	w0, w0, #0x3
    10dc:	cmp	w0, #0x3
    10e0:	b.eq	10f0 <GTM_begin_transaction+0x1b8>  // b.none
    10e4:	mov	x0, x20
    10e8:	bl	0 <_ZN3GTM10gtm_thread14serialirr_modeEv>
    10ec:	ldr	w23, [x20, #284]
    10f0:	add	w23, w23, #0x1
    10f4:	str	w23, [x20, #284]
    10f8:	mov	w0, #0x1                   	// #1
    10fc:	tbz	w22, #1, 10b8 <GTM_begin_transaction+0x180>
    1100:	add	x21, x21, x24
    1104:	ldp	x19, x20, [sp, #16]
    1108:	ldr	x0, [x21, #8]
    110c:	ldp	x21, x22, [sp, #32]
    1110:	ldrb	w0, [x0, #10]
    1114:	ldp	x23, x24, [sp, #48]
    1118:	cmp	w0, #0x0
    111c:	cset	w0, ne  // ne = any
    1120:	add	w0, w0, #0x1
    1124:	ldp	x25, x26, [sp, #64]
    1128:	ldp	x29, x30, [sp], #80
    112c:	ret
    1130:	mov	w1, w22
    1134:	mov	x0, x20
    1138:	bl	0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
    113c:	ldr	w23, [x20, #284]
    1140:	add	x1, x21, x24
    1144:	mov	x19, x0
    1148:	str	x0, [x1, #8]
    114c:	b	1018 <GTM_begin_transaction+0xe0>
    1150:	mov	w1, #0x5                   	// #5
    1154:	mov	w0, #0x1                   	// #1
    1158:	b	10ac <GTM_begin_transaction+0x174>
    115c:	ldr	x1, [x19]
    1160:	adrp	x0, 0 <_ZL16thread_exit_initv>
    1164:	add	x0, x0, #0x0
    1168:	ldr	x1, [x1, #32]
    116c:	cmp	x1, x0
    1170:	b.eq	1018 <GTM_begin_transaction+0xe0>  // b.none
    1174:	mov	x0, x19
    1178:	blr	x1
    117c:	cbz	x0, 1188 <GTM_begin_transaction+0x250>
    1180:	mov	x19, x0
    1184:	str	x0, [x26, #8]
    1188:	ldr	w23, [x20, #284]
    118c:	b	1018 <GTM_begin_transaction+0xe0>
    1190:	adrp	x0, 0 <_ZL16thread_exit_initv>
    1194:	add	x0, x0, #0x0
    1198:	add	x0, x0, #0x98
    119c:	ldxr	x1, [x0]
    11a0:	add	x2, x1, #0x10, lsl #12
    11a4:	stxr	w3, x2, [x0]
    11a8:	cbnz	w3, 119c <GTM_begin_transaction+0x264>
    11ac:	add	x0, x1, #0x1
    11b0:	str	x1, [x20, #272]
    11b4:	str	x0, [x20, #296]
    11b8:	b	104c <GTM_begin_transaction+0x114>
    11bc:	adrp	x0, 0 <_ZL16thread_exit_initv>
    11c0:	add	x0, x0, #0x0
    11c4:	bl	0 <_ZN3GTM9GTM_fatalEPKcz>
    11c8:	mov	w1, #0x1                   	// #1
    11cc:	mov	x0, #0x280                 	// #640
    11d0:	bl	0 <_ZN3GTM7xmallocEmb>
    11d4:	mov	x20, x0
    11d8:	mov	x2, #0x280                 	// #640
    11dc:	mov	w1, #0x0                   	// #0
    11e0:	bl	0 <memset>
    11e4:	mov	x0, x20
    11e8:	bl	6d8 <_ZN3GTM10gtm_threadC1Ev>
    11ec:	str	x20, [x21, x24]
    11f0:	b	f70 <GTM_begin_transaction+0x38>
    11f4:	mov	x0, x19
    11f8:	bl	0 <_ZL16thread_exit_initv>
    11fc:	ldr	w23, [x20, #284]
    1200:	ldr	x1, [x19, #8]
    1204:	b	f98 <GTM_begin_transaction+0x60>
    1208:	adrp	x3, 0 <_ZL16thread_exit_initv>
    120c:	adrp	x1, 0 <_ZL16thread_exit_initv>
    1210:	adrp	x0, 0 <_ZL16thread_exit_initv>
    1214:	add	x3, x3, #0x0
    1218:	add	x1, x1, #0x0
    121c:	add	x0, x0, #0x0
    1220:	mov	w2, #0x15a                 	// #346
    1224:	bl	0 <__assert_fail>

Disassembly of section .text._ZN3GTM12abi_dispatch26closed_nesting_alternativeEv:

0000000000000000 <_ZN3GTM12abi_dispatch26closed_nesting_alternativeEv>:
   0:	mov	x0, #0x0                   	// #0
   4:	ret

Disassembly of section .text._ZN3GTM6vectorINS_18gtm_transaction_cpELb1EE15resize_noinlineEv:

0000000000000000 <_ZN3GTM6vectorINS_18gtm_transaction_cpELb1EE15resize_noinlineEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	ldr	x1, [x0]
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	add	x0, x1, #0x1
  18:	cmp	x0, #0x800
  1c:	b.ls	5c <_ZN3GTM6vectorINS_18gtm_transaction_cpELb1EE15resize_noinlineEv+0x5c>  // b.plast
  20:	add	x1, x1, #0x800
  24:	and	x1, x1, #0xfffffffffffff800
  28:	str	x1, [x19]
  2c:	cmp	x1, #0x1f
  30:	b.hi	80 <_ZN3GTM6vectorINS_18gtm_transaction_cpELb1EE15resize_noinlineEv+0x80>  // b.pmore
  34:	mov	x0, #0x20                  	// #32
  38:	str	x0, [x19]
  3c:	ldr	x0, [x19, #16]
  40:	mov	x1, #0x1d00                	// #7424
  44:	mov	w2, #0x1                   	// #1
  48:	bl	0 <_ZN3GTM8xreallocEPvmb>
  4c:	str	x0, [x19, #16]
  50:	ldr	x19, [sp, #16]
  54:	ldp	x29, x30, [sp], #32
  58:	ret
  5c:	cmp	x1, x0
  60:	b.cs	ac <_ZN3GTM6vectorINS_18gtm_transaction_cpELb1EE15resize_noinlineEv+0xac>  // b.hs, b.nlast
  64:	nop
  68:	lsl	x1, x1, #1
  6c:	cmp	x0, x1
  70:	b.hi	68 <_ZN3GTM6vectorINS_18gtm_transaction_cpELb1EE15resize_noinlineEv+0x68>  // b.pmore
  74:	str	x1, [x19]
  78:	cmp	x1, #0x1f
  7c:	b.ls	34 <_ZN3GTM6vectorINS_18gtm_transaction_cpELb1EE15resize_noinlineEv+0x34>  // b.plast
  80:	lsl	x0, x1, #3
  84:	mov	w2, #0x1                   	// #1
  88:	sub	x0, x0, x1
  8c:	add	x1, x1, x0, lsl #2
  90:	ldr	x0, [x19, #16]
  94:	lsl	x1, x1, #3
  98:	bl	0 <_ZN3GTM8xreallocEPvmb>
  9c:	str	x0, [x19, #16]
  a0:	ldr	x19, [sp, #16]
  a4:	ldp	x29, x30, [sp], #32
  a8:	ret
  ac:	mov	x1, #0xffffffffffffffff    	// #-1
  b0:	b	80 <_ZN3GTM6vectorINS_18gtm_transaction_cpELb1EE15resize_noinlineEv+0x80>

Disassembly of section .text.startup:

0000000000000000 <_GLOBAL__sub_I_gtm_serial_lock>:
   0:	adrp	x0, 0 <_GLOBAL__sub_I_gtm_serial_lock>
   4:	add	x0, x0, #0x0
   8:	stp	wzr, wzr, [x0, #128]
   c:	str	xzr, [x0, #136]
  10:	ret

clone.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZL19clone_entry_comparePKvS0_>:
   0:	ldr	x2, [x0]
   4:	mov	w3, #0xffffffff            	// #-1
   8:	ldr	x1, [x1]
   c:	cmp	x2, x1
  10:	cset	w0, hi  // hi = pmore
  14:	csel	w0, w0, w3, cs  // cs = hs, nlast
  18:	ret
  1c:	nop

0000000000000020 <_ITM_getTMCloneOrIrrevocable>:
  20:	stp	x29, x30, [sp, #-32]!
  24:	adrp	x1, 0 <_ZL19clone_entry_comparePKvS0_>
  28:	mov	x29, sp
  2c:	ldr	x1, [x1]
  30:	str	x19, [sp, #16]
  34:	mov	x19, x0
  38:	cbz	x1, 90 <_ITM_getTMCloneOrIrrevocable+0x70>
  3c:	ldr	x2, [x1]
  40:	ldr	x0, [x2]
  44:	cmp	x19, x0
  48:	b.cc	b4 <_ITM_getTMCloneOrIrrevocable+0x94>  // b.lo, b.ul, b.last
  4c:	ldr	x3, [x1, #8]
  50:	add	x0, x2, x3, lsl #4
  54:	ldur	x0, [x0, #-16]
  58:	cmp	x19, x0
  5c:	b.hi	b4 <_ITM_getTMCloneOrIrrevocable+0x94>  // b.pmore
  60:	mov	x1, #0x0                   	// #0
  64:	b	84 <_ITM_getTMCloneOrIrrevocable+0x64>
  68:	lsr	x0, x0, #1
  6c:	lsl	x4, x0, #4
  70:	add	x5, x2, x4
  74:	ldr	x4, [x2, x4]
  78:	cmp	x19, x4
  7c:	b.cs	c0 <_ITM_getTMCloneOrIrrevocable+0xa0>  // b.hs, b.nlast
  80:	mov	x3, x0
  84:	add	x0, x3, x1
  88:	cmp	x3, x1
  8c:	b.hi	68 <_ITM_getTMCloneOrIrrevocable+0x48>  // b.pmore
  90:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
  94:	ldr	x0, [x0]
  98:	mrs	x1, tpidr_el0
  9c:	ldr	x0, [x1, x0]
  a0:	bl	0 <_ZN3GTM10gtm_thread14serialirr_modeEv>
  a4:	mov	x0, x19
  a8:	ldr	x19, [sp, #16]
  ac:	ldp	x29, x30, [sp], #32
  b0:	ret
  b4:	ldr	x1, [x1, #16]
  b8:	cbnz	x1, 3c <_ITM_getTMCloneOrIrrevocable+0x1c>
  bc:	b	90 <_ITM_getTMCloneOrIrrevocable+0x70>
  c0:	b.ls	cc <_ITM_getTMCloneOrIrrevocable+0xac>  // b.plast
  c4:	add	x1, x0, #0x1
  c8:	b	84 <_ITM_getTMCloneOrIrrevocable+0x64>
  cc:	ldr	x0, [x5, #8]
  d0:	cbz	x0, 90 <_ITM_getTMCloneOrIrrevocable+0x70>
  d4:	ldr	x19, [sp, #16]
  d8:	ldp	x29, x30, [sp], #32
  dc:	ret

00000000000000e0 <_ITM_getTMCloneSafe>:
  e0:	adrp	x1, 0 <_ZL19clone_entry_comparePKvS0_>
  e4:	ldr	x1, [x1]
  e8:	cbz	x1, 140 <_ITM_getTMCloneSafe+0x60>
  ec:	ldr	x2, [x1]
  f0:	ldr	x3, [x2]
  f4:	cmp	x0, x3
  f8:	b.cc	14c <_ITM_getTMCloneSafe+0x6c>  // b.lo, b.ul, b.last
  fc:	ldr	x3, [x1, #8]
 100:	add	x4, x2, x3, lsl #4
 104:	ldur	x4, [x4, #-16]
 108:	cmp	x0, x4
 10c:	b.hi	14c <_ITM_getTMCloneSafe+0x6c>  // b.pmore
 110:	mov	x4, #0x0                   	// #0
 114:	b	138 <_ITM_getTMCloneSafe+0x58>
 118:	add	x1, x3, x4
 11c:	lsr	x1, x1, #1
 120:	lsl	x5, x1, #4
 124:	add	x6, x2, x5
 128:	ldr	x5, [x2, x5]
 12c:	cmp	x0, x5
 130:	b.cs	158 <_ITM_getTMCloneSafe+0x78>  // b.hs, b.nlast
 134:	mov	x3, x1
 138:	cmp	x3, x4
 13c:	b.hi	118 <_ITM_getTMCloneSafe+0x38>  // b.pmore
 140:	stp	x29, x30, [sp, #-16]!
 144:	mov	x29, sp
 148:	bl	0 <abort>
 14c:	ldr	x1, [x1, #16]
 150:	cbnz	x1, ec <_ITM_getTMCloneSafe+0xc>
 154:	b	140 <_ITM_getTMCloneSafe+0x60>
 158:	b.ls	164 <_ITM_getTMCloneSafe+0x84>  // b.plast
 15c:	add	x4, x1, #0x1
 160:	b	138 <_ITM_getTMCloneSafe+0x58>
 164:	ldr	x0, [x6, #8]
 168:	cbz	x0, 140 <_ITM_getTMCloneSafe+0x60>
 16c:	ret

0000000000000170 <_ITM_registerTMCloneTable>:
 170:	stp	x29, x30, [sp, #-48]!
 174:	mov	x29, sp
 178:	stp	x19, x20, [sp, #16]
 17c:	mov	x20, x1
 180:	mov	w1, #0x0                   	// #0
 184:	str	x21, [sp, #32]
 188:	mov	x21, x0
 18c:	mov	x0, #0x18                  	// #24
 190:	bl	0 <_ZN3GTM7xmallocEmb>
 194:	mov	x19, x0
 198:	mov	x1, x20
 19c:	mov	x0, x21
 1a0:	adrp	x3, 0 <_ZL19clone_entry_comparePKvS0_>
 1a4:	mov	x2, #0x10                  	// #16
 1a8:	add	x3, x3, #0x0
 1ac:	stp	x21, x20, [x19]
 1b0:	bl	0 <qsort>
 1b4:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 1b8:	ldr	x0, [x0]
 1bc:	mrs	x1, tpidr_el0
 1c0:	ldr	x0, [x1, x0]
 1c4:	cbz	x0, 1f0 <_ITM_registerTMCloneTable+0x80>
 1c8:	ldr	w0, [x0, #288]
 1cc:	tbz	w0, #0, 1f0 <_ITM_registerTMCloneTable+0x80>
 1d0:	adrp	x0, 0 <_ZL19clone_entry_comparePKvS0_>
 1d4:	ldr	x21, [sp, #32]
 1d8:	ldr	x1, [x0]
 1dc:	str	x19, [x0]
 1e0:	str	x1, [x19, #16]
 1e4:	ldp	x19, x20, [sp, #16]
 1e8:	ldp	x29, x30, [sp], #48
 1ec:	ret
 1f0:	adrp	x20, 0 <gtm_serial_lock>
 1f4:	add	x20, x20, #0x0
 1f8:	mov	x0, x20
 1fc:	bl	0 <_ZN3GTM10gtm_rwlock10write_lockEv>
 200:	adrp	x1, 0 <_ZL19clone_entry_comparePKvS0_>
 204:	mov	x0, x20
 208:	ldr	x21, [sp, #32]
 20c:	ldr	x2, [x1]
 210:	str	x19, [x1]
 214:	str	x2, [x19, #16]
 218:	ldp	x19, x20, [sp, #16]
 21c:	ldp	x29, x30, [sp], #48
 220:	b	0 <_ZN3GTM10gtm_rwlock12write_unlockEv>
 224:	nop

0000000000000228 <_ITM_deregisterTMCloneTable>:
 228:	adrp	x1, 0 <_ZN3GTM12_gtm_thr_tlsE>
 22c:	ldr	x1, [x1]
 230:	mrs	x2, tpidr_el0
 234:	stp	x29, x30, [sp, #-48]!
 238:	mov	x29, sp
 23c:	stp	x19, x20, [sp, #16]
 240:	mov	x19, x0
 244:	ldr	x0, [x2, x1]
 248:	cbz	x0, 2d0 <_ITM_deregisterTMCloneTable+0xa8>
 24c:	ldr	w0, [x0, #288]
 250:	mvn	w0, w0
 254:	and	w3, w0, #0x1
 258:	tbnz	w0, #0, 2d0 <_ITM_deregisterTMCloneTable+0xa8>
 25c:	adrp	x0, 0 <_ZL19clone_entry_comparePKvS0_>
 260:	ldr	x2, [x0]
 264:	ldr	x4, [x2]
 268:	ldr	x1, [x2, #16]
 26c:	cmp	x19, x4
 270:	b.eq	2b8 <_ITM_deregisterTMCloneTable+0x90>  // b.none
 274:	ldr	x0, [x1]
 278:	mov	x20, x1
 27c:	ldr	x1, [x1, #16]
 280:	cmp	x0, x19
 284:	b.eq	2a0 <_ITM_deregisterTMCloneTable+0x78>  // b.none
 288:	ldr	x0, [x1]
 28c:	mov	x2, x20
 290:	mov	x20, x1
 294:	cmp	x0, x19
 298:	ldr	x1, [x1, #16]
 29c:	b.ne	288 <_ITM_deregisterTMCloneTable+0x60>  // b.any
 2a0:	str	x1, [x2, #16]
 2a4:	cbnz	w3, 308 <_ITM_deregisterTMCloneTable+0xe0>
 2a8:	mov	x0, x20
 2ac:	ldp	x19, x20, [sp, #16]
 2b0:	ldp	x29, x30, [sp], #48
 2b4:	b	0 <free>
 2b8:	mov	x20, x2
 2bc:	str	x1, [x0]
 2c0:	mov	x0, x20
 2c4:	ldp	x19, x20, [sp, #16]
 2c8:	ldp	x29, x30, [sp], #48
 2cc:	b	0 <free>
 2d0:	str	x21, [sp, #32]
 2d4:	adrp	x21, 0 <gtm_serial_lock>
 2d8:	add	x21, x21, #0x0
 2dc:	mov	x0, x21
 2e0:	bl	0 <_ZN3GTM10gtm_rwlock10write_lockEv>
 2e4:	adrp	x0, 0 <_ZL19clone_entry_comparePKvS0_>
 2e8:	ldr	x2, [x0]
 2ec:	ldr	x1, [x2]
 2f0:	cmp	x19, x1
 2f4:	b.eq	330 <_ITM_deregisterTMCloneTable+0x108>  // b.none
 2f8:	mov	w3, #0x1                   	// #1
 2fc:	ldr	x1, [x2, #16]
 300:	ldr	x21, [sp, #32]
 304:	b	274 <_ITM_deregisterTMCloneTable+0x4c>
 308:	str	x21, [sp, #32]
 30c:	adrp	x21, 0 <gtm_serial_lock>
 310:	add	x21, x21, #0x0
 314:	mov	x0, x21
 318:	bl	0 <_ZN3GTM10gtm_rwlock12write_unlockEv>
 31c:	mov	x0, x20
 320:	ldp	x19, x20, [sp, #16]
 324:	ldr	x21, [sp, #32]
 328:	ldp	x29, x30, [sp], #48
 32c:	b	0 <free>
 330:	ldr	x1, [x2, #16]
 334:	mov	x20, x2
 338:	str	x1, [x0]
 33c:	b	314 <_ITM_deregisterTMCloneTable+0xec>

eh_cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZL18free_any_exceptionPv>:
   0:	mov	x1, x0
   4:	mov	w2, #0x0                   	// #0
   8:	mov	x0, #0x0                   	// #0
   c:	b	0 <__cxa_tm_cleanup>

0000000000000010 <_ITM_cxa_allocate_exception>:
  10:	stp	x29, x30, [sp, #-32]!
  14:	mov	x29, sp
  18:	str	x19, [sp, #16]
  1c:	bl	0 <__cxa_allocate_exception>
  20:	adrp	x3, 0 <_ZN3GTM12_gtm_thr_tlsE>
  24:	ldr	x3, [x3]
  28:	mrs	x4, tpidr_el0
  2c:	mov	x19, x0
  30:	mov	x1, x0
  34:	adrp	x2, 0 <_ZL18free_any_exceptionPv>
  38:	add	x2, x2, #0x0
  3c:	ldr	x0, [x4, x3]
  40:	bl	0 <_ZN3GTM10gtm_thread17record_allocationEPvPFvS1_E>
  44:	mov	x0, x19
  48:	ldr	x19, [sp, #16]
  4c:	ldp	x29, x30, [sp], #32
  50:	ret
  54:	nop

0000000000000058 <_ITM_cxa_free_exception>:
  58:	adrp	x3, 0 <_ZN3GTM12_gtm_thr_tlsE>
  5c:	ldr	x3, [x3]
  60:	mrs	x4, tpidr_el0
  64:	mov	x1, x0
  68:	adrp	x2, 0 <_ZL18free_any_exceptionPv>
  6c:	add	x2, x2, #0x0
  70:	ldr	x0, [x4, x3]
  74:	b	0 <_ZN3GTM10gtm_thread17forget_allocationEPvPFvS1_E>

0000000000000078 <_ITM_cxa_throw>:
  78:	b	0 <__cxa_throw>
  7c:	nop

0000000000000080 <_ITM_cxa_begin_catch>:
  80:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
  84:	ldr	x2, [x2]
  88:	mrs	x3, tpidr_el0
  8c:	stp	x29, x30, [sp, #-32]!
  90:	mov	x1, x0
  94:	mov	x29, sp
  98:	stp	x19, x20, [sp, #16]
  9c:	mov	x19, x0
  a0:	ldr	x20, [x3, x2]
  a4:	add	x0, x20, #0xf0
  a8:	bl	0 <_ZN3GTM11aa_tree_keyImE5eraseEm>
  ac:	cbz	x0, b4 <_ITM_cxa_begin_catch+0x34>
  b0:	bl	0 <free>
  b4:	ldr	w1, [x20, #304]
  b8:	mov	x0, x19
  bc:	add	w1, w1, #0x1
  c0:	str	w1, [x20, #304]
  c4:	ldp	x19, x20, [sp, #16]
  c8:	ldp	x29, x30, [sp], #32
  cc:	b	0 <__cxa_begin_catch>

00000000000000d0 <_ITM_cxa_end_catch>:
  d0:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
  d4:	ldr	x0, [x0]
  d8:	mrs	x1, tpidr_el0
  dc:	ldr	x1, [x1, x0]
  e0:	ldr	w0, [x1, #304]
  e4:	sub	w0, w0, #0x1
  e8:	str	w0, [x1, #304]
  ec:	b	0 <__cxa_end_catch>

00000000000000f0 <_ZN3GTM10gtm_thread19init_cpp_exceptionsEv>:
  f0:	stp	x29, x30, [sp, #-48]!
  f4:	adrp	x1, 0 <_ZL18free_any_exceptionPv>
  f8:	mov	x29, sp
  fc:	str	x19, [sp, #16]
 100:	mov	x19, x0
 104:	str	x0, [sp, #40]
 108:	ldr	x0, [x1]
 10c:	cbz	x0, 130 <_ZN3GTM10gtm_thread19init_cpp_exceptionsEv+0x40>
 110:	bl	0 <__cxa_get_globals>
 114:	cbz	x0, 130 <_ZN3GTM10gtm_thread19init_cpp_exceptionsEv+0x40>
 118:	bl	0 <__cxa_get_globals>
 11c:	add	x0, x0, #0x8
 120:	str	x0, [x19, #312]
 124:	ldr	x19, [sp, #16]
 128:	ldp	x29, x30, [sp], #48
 12c:	ret
 130:	str	xzr, [x19, #312]
 134:	ldr	x19, [sp, #16]
 138:	ldp	x29, x30, [sp], #48
 13c:	ret

0000000000000140 <_ZN3GTM10gtm_thread21revert_cpp_exceptionsEPNS_18gtm_transaction_cpE>:
 140:	stp	x29, x30, [sp, #-32]!
 144:	mov	x29, sp
 148:	stp	x19, x20, [sp, #16]
 14c:	mov	x19, x0
 150:	ldr	w2, [x0, #304]
 154:	cbz	x1, 1a8 <_ZN3GTM10gtm_thread21revert_cpp_exceptionsEPNS_18gtm_transaction_cpE+0x68>
 158:	ldr	w0, [x1, #204]
 15c:	mov	x20, x1
 160:	cmp	w0, w2
 164:	b.hi	1bc <_ZN3GTM10gtm_thread21revert_cpp_exceptionsEPNS_18gtm_transaction_cpE+0x7c>  // b.pmore
 168:	subs	w2, w2, w0
 16c:	b.ne	190 <_ZN3GTM10gtm_thread21revert_cpp_exceptionsEPNS_18gtm_transaction_cpE+0x50>  // b.any
 170:	ldr	x0, [x19, #312]
 174:	cbz	x0, 180 <_ZN3GTM10gtm_thread21revert_cpp_exceptionsEPNS_18gtm_transaction_cpE+0x40>
 178:	ldr	w1, [x19, #320]
 17c:	str	w1, [x0]
 180:	str	xzr, [x19, #328]
 184:	ldp	x19, x20, [sp, #16]
 188:	ldp	x29, x30, [sp], #32
 18c:	ret
 190:	mov	x0, #0x0                   	// #0
 194:	mov	x1, #0x0                   	// #0
 198:	bl	0 <__cxa_tm_cleanup>
 19c:	ldr	w0, [x20, #204]
 1a0:	str	w0, [x19, #304]
 1a4:	b	170 <_ZN3GTM10gtm_thread21revert_cpp_exceptionsEPNS_18gtm_transaction_cpE+0x30>
 1a8:	cbz	w2, 170 <_ZN3GTM10gtm_thread21revert_cpp_exceptionsEPNS_18gtm_transaction_cpE+0x30>
 1ac:	mov	x0, #0x0                   	// #0
 1b0:	bl	0 <__cxa_tm_cleanup>
 1b4:	str	wzr, [x19, #304]
 1b8:	b	170 <_ZN3GTM10gtm_thread21revert_cpp_exceptionsEPNS_18gtm_transaction_cpE+0x30>
 1bc:	adrp	x3, 0 <_ZL18free_any_exceptionPv>
 1c0:	adrp	x1, 0 <_ZL18free_any_exceptionPv>
 1c4:	adrp	x0, 0 <_ZL18free_any_exceptionPv>
 1c8:	add	x3, x3, #0x0
 1cc:	add	x1, x1, #0x0
 1d0:	add	x0, x0, #0x0
 1d4:	mov	w2, #0xc2                  	// #194
 1d8:	bl	0 <__assert_fail>

local.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3GTM11gtm_undolog8rollbackEPNS_10gtm_threadEm>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	mov	x0, x1
  14:	stp	x21, x22, [sp, #32]
  18:	mov	x21, x2
  1c:	ldr	x19, [x20, #8]
  20:	ldr	x22, [x1, #160]
  24:	bl	0 <_ZN3GTM17mask_stack_bottomEPNS_10gtm_threadE>
  28:	cbz	x19, 88 <_ZN3GTM11gtm_undolog8rollbackEPNS_10gtm_threadEm+0x88>
  2c:	str	x23, [sp, #48]
  30:	cmp	x21, x19
  34:	mov	x23, x0
  38:	sub	x0, x19, #0x1
  3c:	b.cs	80 <_ZN3GTM11gtm_undolog8rollbackEPNS_10gtm_threadEm+0x80>  // b.hs, b.nlast
  40:	ldr	x1, [x20, #16]
  44:	sub	x19, x19, #0x2
  48:	ldr	x2, [x1, x19, lsl #3]
  4c:	ldr	x0, [x1, x0, lsl #3]
  50:	add	x4, x2, #0x7
  54:	add	x3, x0, x2
  58:	cmp	x0, x22
  5c:	sub	x19, x19, x4, lsr #3
  60:	b.hi	6c <_ZN3GTM11gtm_undolog8rollbackEPNS_10gtm_threadEm+0x6c>  // b.pmore
  64:	cmp	x23, x3
  68:	b.cc	74 <_ZN3GTM11gtm_undolog8rollbackEPNS_10gtm_threadEm+0x74>  // b.lo, b.ul, b.last
  6c:	add	x1, x1, x19, lsl #3
  70:	bl	0 <memcpy>
  74:	cmp	x21, x19
  78:	sub	x0, x19, #0x1
  7c:	b.cc	40 <_ZN3GTM11gtm_undolog8rollbackEPNS_10gtm_threadEm+0x40>  // b.lo, b.ul, b.last
  80:	ldr	x23, [sp, #48]
  84:	str	x21, [x20, #8]
  88:	ldp	x19, x20, [sp, #16]
  8c:	ldp	x21, x22, [sp, #32]
  90:	ldp	x29, x30, [sp], #64
  94:	ret

0000000000000098 <_ITM_LD>:
  98:	adrp	x1, 0 <_ZN3GTM12_gtm_thr_tlsE>
  9c:	ldr	x1, [x1]
  a0:	mrs	x2, tpidr_el0
  a4:	stp	x29, x30, [sp, #-32]!
  a8:	mov	x29, sp
  ac:	stp	x19, x20, [sp, #16]
  b0:	mov	x19, x0
  b4:	ldr	x0, [x2, x1]
  b8:	add	x20, x0, #0xa8
  bc:	ldr	x1, [x20, #8]
  c0:	ldr	x2, [x0, #168]
  c4:	add	x0, x1, #0x3
  c8:	cmp	x0, x2
  cc:	b.hi	f8 <_ITM_LD+0x60>  // b.pmore
  d0:	ldr	x2, [x20, #16]
  d4:	str	x0, [x20, #8]
  d8:	mov	x3, #0x8                   	// #8
  dc:	ldr	x4, [x19]
  e0:	add	x0, x2, x1, lsl #3
  e4:	str	x4, [x2, x1, lsl #3]
  e8:	stp	x3, x19, [x0, #8]
  ec:	ldp	x19, x20, [sp, #16]
  f0:	ldp	x29, x30, [sp], #32
  f4:	ret
  f8:	mov	x0, x20
  fc:	mov	x1, #0x3                   	// #3
 100:	bl	0 <_ZN3GTM11gtm_undolog8rollbackEPNS_10gtm_threadEm>
 104:	ldr	x1, [x20, #8]
 108:	add	x0, x1, #0x3
 10c:	b	d0 <_ITM_LD+0x38>

0000000000000110 <_ITM_LE>:
 110:	adrp	x1, 0 <_ZN3GTM12_gtm_thr_tlsE>
 114:	ldr	x1, [x1]
 118:	mrs	x2, tpidr_el0
 11c:	stp	x29, x30, [sp, #-32]!
 120:	mov	x29, sp
 124:	stp	x19, x20, [sp, #16]
 128:	mov	x19, x0
 12c:	ldr	x0, [x2, x1]
 130:	add	x20, x0, #0xa8
 134:	ldr	x1, [x20, #8]
 138:	ldr	x2, [x0, #168]
 13c:	add	x0, x1, #0x4
 140:	cmp	x0, x2
 144:	b.hi	170 <_ITM_LE+0x60>  // b.pmore
 148:	ldr	x4, [x20, #16]
 14c:	str	x0, [x20, #8]
 150:	mov	x0, #0x10                  	// #16
 154:	ldp	x2, x3, [x19]
 158:	add	x1, x4, x1, lsl #3
 15c:	stp	x2, x3, [x1]
 160:	stp	x0, x19, [x1, #16]
 164:	ldp	x19, x20, [sp, #16]
 168:	ldp	x29, x30, [sp], #32
 16c:	ret
 170:	mov	x0, x20
 174:	mov	x1, #0x4                   	// #4
 178:	bl	0 <_ZN3GTM11gtm_undolog8rollbackEPNS_10gtm_threadEm>
 17c:	ldr	x1, [x20, #8]
 180:	add	x0, x1, #0x4
 184:	b	148 <_ITM_LE+0x38>

0000000000000188 <_ITM_LU8>:
 188:	adrp	x1, 0 <_ZN3GTM12_gtm_thr_tlsE>
 18c:	ldr	x1, [x1]
 190:	mrs	x2, tpidr_el0
 194:	stp	x29, x30, [sp, #-32]!
 198:	mov	x29, sp
 19c:	stp	x19, x20, [sp, #16]
 1a0:	mov	x19, x0
 1a4:	ldr	x0, [x2, x1]
 1a8:	add	x20, x0, #0xa8
 1ac:	ldr	x1, [x20, #8]
 1b0:	ldr	x2, [x0, #168]
 1b4:	add	x0, x1, #0x3
 1b8:	cmp	x0, x2
 1bc:	b.hi	1e8 <_ITM_LU8+0x60>  // b.pmore
 1c0:	ldr	x2, [x20, #16]
 1c4:	str	x0, [x20, #8]
 1c8:	mov	x3, #0x8                   	// #8
 1cc:	ldr	x4, [x19]
 1d0:	add	x0, x2, x1, lsl #3
 1d4:	str	x4, [x2, x1, lsl #3]
 1d8:	stp	x3, x19, [x0, #8]
 1dc:	ldp	x19, x20, [sp, #16]
 1e0:	ldp	x29, x30, [sp], #32
 1e4:	ret
 1e8:	mov	x0, x20
 1ec:	mov	x1, #0x3                   	// #3
 1f0:	bl	0 <_ZN3GTM11gtm_undolog8rollbackEPNS_10gtm_threadEm>
 1f4:	ldr	x1, [x20, #8]
 1f8:	add	x0, x1, #0x3
 1fc:	b	1c0 <_ITM_LU8+0x38>

0000000000000200 <_ITM_LCD>:
 200:	adrp	x1, 0 <_ZN3GTM12_gtm_thr_tlsE>
 204:	ldr	x1, [x1]
 208:	mrs	x2, tpidr_el0
 20c:	stp	x29, x30, [sp, #-32]!
 210:	mov	x29, sp
 214:	stp	x19, x20, [sp, #16]
 218:	mov	x19, x0
 21c:	ldr	x0, [x2, x1]
 220:	add	x20, x0, #0xa8
 224:	ldr	x1, [x20, #8]
 228:	ldr	x2, [x0, #168]
 22c:	add	x0, x1, #0x4
 230:	cmp	x0, x2
 234:	b.hi	260 <_ITM_LCD+0x60>  // b.pmore
 238:	ldr	x4, [x20, #16]
 23c:	str	x0, [x20, #8]
 240:	mov	x0, #0x10                  	// #16
 244:	ldp	x2, x3, [x19]
 248:	add	x1, x4, x1, lsl #3
 24c:	stp	x2, x3, [x1]
 250:	stp	x0, x19, [x1, #16]
 254:	ldp	x19, x20, [sp, #16]
 258:	ldp	x29, x30, [sp], #32
 25c:	ret
 260:	mov	x0, x20
 264:	mov	x1, #0x4                   	// #4
 268:	bl	0 <_ZN3GTM11gtm_undolog8rollbackEPNS_10gtm_threadEm>
 26c:	ldr	x1, [x20, #8]
 270:	add	x0, x1, #0x4
 274:	b	238 <_ITM_LCD+0x38>

0000000000000278 <_ITM_LF>:
 278:	adrp	x1, 0 <_ZN3GTM12_gtm_thr_tlsE>
 27c:	ldr	x1, [x1]
 280:	mrs	x2, tpidr_el0
 284:	stp	x29, x30, [sp, #-32]!
 288:	mov	x29, sp
 28c:	stp	x19, x20, [sp, #16]
 290:	mov	x19, x0
 294:	ldr	x0, [x2, x1]
 298:	add	x20, x0, #0xa8
 29c:	ldr	x1, [x20, #8]
 2a0:	ldr	x2, [x0, #168]
 2a4:	add	x0, x1, #0x3
 2a8:	cmp	x0, x2
 2ac:	b.hi	2dc <_ITM_LF+0x64>  // b.pmore
 2b0:	ldr	x2, [x20, #16]
 2b4:	lsl	x1, x1, #3
 2b8:	str	x0, [x20, #8]
 2bc:	mov	x3, #0x4                   	// #4
 2c0:	add	x0, x2, x1
 2c4:	ldr	w4, [x19]
 2c8:	str	w4, [x2, x1]
 2cc:	stp	x3, x19, [x0, #8]
 2d0:	ldp	x19, x20, [sp, #16]
 2d4:	ldp	x29, x30, [sp], #32
 2d8:	ret
 2dc:	mov	x0, x20
 2e0:	mov	x1, #0x3                   	// #3
 2e4:	bl	0 <_ZN3GTM11gtm_undolog8rollbackEPNS_10gtm_threadEm>
 2e8:	ldr	x1, [x20, #8]
 2ec:	add	x0, x1, #0x3
 2f0:	b	2b0 <_ITM_LF+0x38>
 2f4:	nop

00000000000002f8 <_ITM_LU4>:
 2f8:	adrp	x1, 0 <_ZN3GTM12_gtm_thr_tlsE>
 2fc:	ldr	x1, [x1]
 300:	mrs	x2, tpidr_el0
 304:	stp	x29, x30, [sp, #-32]!
 308:	mov	x29, sp
 30c:	stp	x19, x20, [sp, #16]
 310:	mov	x19, x0
 314:	ldr	x0, [x2, x1]
 318:	add	x20, x0, #0xa8
 31c:	ldr	x1, [x20, #8]
 320:	ldr	x2, [x0, #168]
 324:	add	x0, x1, #0x3
 328:	cmp	x0, x2
 32c:	b.hi	35c <_ITM_LU4+0x64>  // b.pmore
 330:	ldr	x2, [x20, #16]
 334:	lsl	x1, x1, #3
 338:	str	x0, [x20, #8]
 33c:	mov	x3, #0x4                   	// #4
 340:	add	x0, x2, x1
 344:	ldr	w4, [x19]
 348:	str	w4, [x2, x1]
 34c:	stp	x3, x19, [x0, #8]
 350:	ldp	x19, x20, [sp, #16]
 354:	ldp	x29, x30, [sp], #32
 358:	ret
 35c:	mov	x0, x20
 360:	mov	x1, #0x3                   	// #3
 364:	bl	0 <_ZN3GTM11gtm_undolog8rollbackEPNS_10gtm_threadEm>
 368:	ldr	x1, [x20, #8]
 36c:	add	x0, x1, #0x3
 370:	b	330 <_ITM_LU4+0x38>
 374:	nop

0000000000000378 <_ITM_LCF>:
 378:	adrp	x1, 0 <_ZN3GTM12_gtm_thr_tlsE>
 37c:	ldr	x1, [x1]
 380:	mrs	x2, tpidr_el0
 384:	stp	x29, x30, [sp, #-32]!
 388:	mov	x29, sp
 38c:	stp	x19, x20, [sp, #16]
 390:	mov	x19, x0
 394:	ldr	x0, [x2, x1]
 398:	add	x20, x0, #0xa8
 39c:	ldr	x1, [x20, #8]
 3a0:	ldr	x2, [x0, #168]
 3a4:	add	x0, x1, #0x3
 3a8:	cmp	x0, x2
 3ac:	b.hi	3d8 <_ITM_LCF+0x60>  // b.pmore
 3b0:	ldr	x2, [x20, #16]
 3b4:	str	x0, [x20, #8]
 3b8:	mov	x3, #0x8                   	// #8
 3bc:	ldr	x4, [x19]
 3c0:	add	x0, x2, x1, lsl #3
 3c4:	str	x4, [x2, x1, lsl #3]
 3c8:	stp	x3, x19, [x0, #8]
 3cc:	ldp	x19, x20, [sp, #16]
 3d0:	ldp	x29, x30, [sp], #32
 3d4:	ret
 3d8:	mov	x0, x20
 3dc:	mov	x1, #0x3                   	// #3
 3e0:	bl	0 <_ZN3GTM11gtm_undolog8rollbackEPNS_10gtm_threadEm>
 3e4:	ldr	x1, [x20, #8]
 3e8:	add	x0, x1, #0x3
 3ec:	b	3b0 <_ITM_LCF+0x38>

00000000000003f0 <_ITM_LU1>:
 3f0:	adrp	x1, 0 <_ZN3GTM12_gtm_thr_tlsE>
 3f4:	ldr	x1, [x1]
 3f8:	mrs	x2, tpidr_el0
 3fc:	stp	x29, x30, [sp, #-48]!
 400:	mov	x29, sp
 404:	stp	x19, x20, [sp, #16]
 408:	mov	x19, x0
 40c:	str	x0, [sp, #40]
 410:	ldr	x0, [x2, x1]
 414:	add	x20, x0, #0xa8
 418:	ldr	x1, [x20, #8]
 41c:	ldr	x2, [x0, #168]
 420:	add	x0, x1, #0x3
 424:	cmp	x0, x2
 428:	b.hi	458 <_ITM_LU1+0x68>  // b.pmore
 42c:	ldr	x2, [x20, #16]
 430:	lsl	x1, x1, #3
 434:	str	x0, [x20, #8]
 438:	mov	x3, #0x1                   	// #1
 43c:	add	x0, x2, x1
 440:	ldrb	w4, [x19]
 444:	strb	w4, [x2, x1]
 448:	stp	x3, x19, [x0, #8]
 44c:	ldp	x19, x20, [sp, #16]
 450:	ldp	x29, x30, [sp], #48
 454:	ret
 458:	mov	x0, x20
 45c:	mov	x1, #0x3                   	// #3
 460:	bl	0 <_ZN3GTM11gtm_undolog8rollbackEPNS_10gtm_threadEm>
 464:	ldr	x1, [x20, #8]
 468:	add	x0, x1, #0x3
 46c:	b	42c <_ITM_LU1+0x3c>

0000000000000470 <_ITM_LU2>:
 470:	adrp	x1, 0 <_ZN3GTM12_gtm_thr_tlsE>
 474:	ldr	x1, [x1]
 478:	mrs	x2, tpidr_el0
 47c:	stp	x29, x30, [sp, #-32]!
 480:	mov	x29, sp
 484:	stp	x19, x20, [sp, #16]
 488:	mov	x19, x0
 48c:	ldr	x0, [x2, x1]
 490:	add	x20, x0, #0xa8
 494:	ldr	x1, [x20, #8]
 498:	ldr	x2, [x0, #168]
 49c:	add	x0, x1, #0x3
 4a0:	cmp	x0, x2
 4a4:	b.hi	4d4 <_ITM_LU2+0x64>  // b.pmore
 4a8:	ldr	x2, [x20, #16]
 4ac:	lsl	x1, x1, #3
 4b0:	str	x0, [x20, #8]
 4b4:	mov	x3, #0x2                   	// #2
 4b8:	add	x0, x2, x1
 4bc:	ldrh	w4, [x19]
 4c0:	strh	w4, [x2, x1]
 4c4:	stp	x3, x19, [x0, #8]
 4c8:	ldp	x19, x20, [sp, #16]
 4cc:	ldp	x29, x30, [sp], #32
 4d0:	ret
 4d4:	mov	x0, x20
 4d8:	mov	x1, #0x3                   	// #3
 4dc:	bl	0 <_ZN3GTM11gtm_undolog8rollbackEPNS_10gtm_threadEm>
 4e0:	ldr	x1, [x20, #8]
 4e4:	add	x0, x1, #0x3
 4e8:	b	4a8 <_ITM_LU2+0x38>
 4ec:	nop

00000000000004f0 <_ITM_LCE>:
 4f0:	adrp	x1, 0 <_ZN3GTM12_gtm_thr_tlsE>
 4f4:	ldr	x1, [x1]
 4f8:	mrs	x2, tpidr_el0
 4fc:	stp	x29, x30, [sp, #-48]!
 500:	mov	x29, sp
 504:	stp	x19, x20, [sp, #16]
 508:	mov	x19, x0
 50c:	str	x0, [sp, #40]
 510:	ldr	x0, [x2, x1]
 514:	add	x20, x0, #0xa8
 518:	ldr	x1, [x20, #8]
 51c:	ldr	x0, [x0, #168]
 520:	add	x2, x1, #0x6
 524:	cmp	x2, x0
 528:	b.hi	55c <_ITM_LCE+0x6c>  // b.pmore
 52c:	ldr	x0, [x20, #16]
 530:	str	x2, [x20, #8]
 534:	mov	x2, #0x20                  	// #32
 538:	ldp	x4, x5, [x19]
 53c:	add	x0, x0, x1, lsl #3
 540:	stp	x4, x5, [x0]
 544:	ldp	x4, x5, [x19, #16]
 548:	stp	x4, x5, [x0, #16]
 54c:	stp	x2, x19, [x0, #32]
 550:	ldp	x19, x20, [sp, #16]
 554:	ldp	x29, x30, [sp], #48
 558:	ret
 55c:	mov	x1, #0x6                   	// #6
 560:	mov	x0, x20
 564:	bl	0 <_ZN3GTM11gtm_undolog8rollbackEPNS_10gtm_threadEm>
 568:	ldr	x1, [x20, #8]
 56c:	add	x2, x1, #0x6
 570:	b	52c <_ITM_LCE+0x3c>
 574:	nop

0000000000000578 <GTM_LB>:
 578:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
 57c:	ldr	x2, [x2]
 580:	mrs	x3, tpidr_el0
 584:	stp	x29, x30, [sp, #-64]!
 588:	mov	x29, sp
 58c:	stp	x21, x22, [sp, #32]
 590:	mov	x21, x0
 594:	add	x22, x1, #0x7
 598:	ldr	x0, [x3, x2]
 59c:	stp	x23, x24, [sp, #48]
 5a0:	stp	x19, x20, [sp, #16]
 5a4:	mov	x19, x1
 5a8:	lsr	x20, x22, #3
 5ac:	ldr	x3, [x0, #176]
 5b0:	add	x24, x20, #0x2
 5b4:	ldr	x1, [x0, #168]
 5b8:	add	x23, x0, #0xa8
 5bc:	add	x0, x24, x3
 5c0:	cmp	x0, x1
 5c4:	b.hi	608 <GTM_LB+0x90>  // b.pmore
 5c8:	ldr	x4, [x23, #16]
 5cc:	and	x22, x22, #0xfffffffffffffff8
 5d0:	add	x20, x20, #0x1
 5d4:	str	x0, [x23, #8]
 5d8:	mov	x2, x19
 5dc:	mov	x1, x21
 5e0:	add	x3, x4, x3, lsl #3
 5e4:	mov	x0, x3
 5e8:	bl	0 <memcpy>
 5ec:	str	x19, [x0, x22]
 5f0:	str	x21, [x0, x20, lsl #3]
 5f4:	ldp	x19, x20, [sp, #16]
 5f8:	ldp	x21, x22, [sp, #32]
 5fc:	ldp	x23, x24, [sp, #48]
 600:	ldp	x29, x30, [sp], #64
 604:	ret
 608:	mov	x0, x23
 60c:	mov	x1, x24
 610:	bl	0 <_ZN3GTM11gtm_undolog8rollbackEPNS_10gtm_threadEm>
 614:	ldr	x3, [x23, #8]
 618:	add	x0, x24, x3
 61c:	b	5c8 <GTM_LB+0x50>

0000000000000620 <_ITM_LB>:
 620:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
 624:	ldr	x2, [x2]
 628:	mrs	x3, tpidr_el0
 62c:	stp	x29, x30, [sp, #-64]!
 630:	mov	x29, sp
 634:	stp	x21, x22, [sp, #32]
 638:	mov	x21, x0
 63c:	add	x22, x1, #0x7
 640:	ldr	x0, [x3, x2]
 644:	stp	x23, x24, [sp, #48]
 648:	stp	x19, x20, [sp, #16]
 64c:	mov	x19, x1
 650:	lsr	x20, x22, #3
 654:	ldr	x3, [x0, #176]
 658:	add	x24, x20, #0x2
 65c:	ldr	x1, [x0, #168]
 660:	add	x23, x0, #0xa8
 664:	add	x0, x24, x3
 668:	cmp	x0, x1
 66c:	b.hi	6b0 <_ITM_LB+0x90>  // b.pmore
 670:	ldr	x4, [x23, #16]
 674:	and	x22, x22, #0xfffffffffffffff8
 678:	add	x20, x20, #0x1
 67c:	str	x0, [x23, #8]
 680:	mov	x2, x19
 684:	mov	x1, x21
 688:	add	x3, x4, x3, lsl #3
 68c:	mov	x0, x3
 690:	bl	0 <memcpy>
 694:	str	x19, [x0, x22]
 698:	str	x21, [x0, x20, lsl #3]
 69c:	ldp	x19, x20, [sp, #16]
 6a0:	ldp	x21, x22, [sp, #32]
 6a4:	ldp	x23, x24, [sp, #48]
 6a8:	ldp	x29, x30, [sp], #64
 6ac:	ret
 6b0:	mov	x0, x23
 6b4:	mov	x1, x24
 6b8:	bl	0 <_ZN3GTM11gtm_undolog8rollbackEPNS_10gtm_threadEm>
 6bc:	ldr	x3, [x23, #8]
 6c0:	add	x0, x24, x3
 6c4:	b	670 <_ITM_LB+0x50>

Disassembly of section .text._ZN3GTM6vectorImLb1EE15resize_noinlineEm:

0000000000000000 <_ZN3GTM6vectorImLb1EE15resize_noinlineEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	ldr	x2, [x0]
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	add	x1, x1, x2
  18:	cmp	x1, #0x800
  1c:	b.ls	60 <_ZN3GTM6vectorImLb1EE15resize_noinlineEm+0x60>  // b.plast
  20:	add	x1, x1, #0x7ff
  24:	and	x2, x1, #0xfffffffffffff800
  28:	str	x2, [x0]
  2c:	lsl	x1, x2, #3
  30:	cmp	x2, #0x1f
  34:	b.hi	44 <_ZN3GTM6vectorImLb1EE15resize_noinlineEm+0x44>  // b.pmore
  38:	mov	x0, #0x20                  	// #32
  3c:	mov	x1, #0x100                 	// #256
  40:	str	x0, [x19]
  44:	ldr	x0, [x19, #16]
  48:	mov	w2, #0x1                   	// #1
  4c:	bl	0 <_ZN3GTM8xreallocEPvmb>
  50:	str	x0, [x19, #16]
  54:	ldr	x19, [sp, #16]
  58:	ldp	x29, x30, [sp], #32
  5c:	ret
  60:	cmp	x2, x1
  64:	b.cs	2c <_ZN3GTM6vectorImLb1EE15resize_noinlineEm+0x2c>  // b.hs, b.nlast
  68:	lsl	x2, x2, #1
  6c:	cmp	x1, x2
  70:	b.hi	68 <_ZN3GTM6vectorImLb1EE15resize_noinlineEm+0x68>  // b.pmore
  74:	str	x2, [x19]
  78:	b	2c <_ZN3GTM6vectorImLb1EE15resize_noinlineEm+0x2c>

query.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ITM_versionCompatible>:
   0:	cmp	w0, #0x5a
   4:	cset	w0, eq  // eq = none
   8:	ret
   c:	nop

0000000000000010 <_ITM_libraryVersion>:
  10:	adrp	x0, 0 <_ITM_versionCompatible>
  14:	add	x0, x0, #0x0
  18:	ret
  1c:	nop

0000000000000020 <_ITM_inTransaction>:
  20:	adrp	x1, 0 <_ZN3GTM12_gtm_thr_tlsE>
  24:	ldr	x1, [x1]
  28:	mrs	x2, tpidr_el0
  2c:	mov	w0, #0x0                   	// #0
  30:	ldr	x1, [x2, x1]
  34:	cbz	x1, 4c <_ITM_inTransaction+0x2c>
  38:	ldr	w0, [x1, #284]
  3c:	cbz	w0, 4c <_ITM_inTransaction+0x2c>
  40:	ldr	w0, [x1, #288]
  44:	ubfx	x0, x0, #1, #1
  48:	add	w0, w0, #0x1
  4c:	ret

0000000000000050 <_ITM_getTransactionId>:
  50:	adrp	x1, 0 <_ZN3GTM12_gtm_thr_tlsE>
  54:	ldr	x1, [x1]
  58:	mrs	x2, tpidr_el0
  5c:	mov	x0, #0x1                   	// #1
  60:	ldr	x1, [x2, x1]
  64:	cbz	x1, 74 <_ITM_getTransactionId+0x24>
  68:	ldr	w2, [x1, #284]
  6c:	cbz	w2, 74 <_ITM_getTransactionId+0x24>
  70:	ldr	x0, [x1, #272]
  74:	ret

Disassembly of section .text.unlikely:

0000000000000000 <_ITM_error>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	bl	0 <abort>

retry.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	w2, #0x41                  	// #65
   8:	and	w2, w1, w2
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	cmp	w2, #0x1
  18:	mov	x20, x0
  1c:	stp	x21, x22, [sp, #32]
  20:	b.eq	58 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj+0x58>  // b.none
  24:	adrp	x21, 0 <gtm_serial_lock>
  28:	bl	0 <_ZN3GTM18dispatch_serialirrEv>
  2c:	add	x21, x21, #0x0
  30:	mov	x19, x0
  34:	mov	x0, x21
  38:	bl	0 <_ZN3GTM10gtm_rwlock10write_lockEv>
  3c:	ldr	w0, [x19, #12]
  40:	str	w0, [x20, #288]
  44:	mov	x0, x19
  48:	ldp	x19, x20, [sp, #16]
  4c:	ldp	x21, x22, [sp, #32]
  50:	ldp	x29, x30, [sp], #64
  54:	ret
  58:	adrp	x22, 0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
  5c:	add	x22, x22, #0x0
  60:	str	x23, [sp, #48]
  64:	ldr	x23, [x22]
  68:	tbnz	w1, #3, bc <_ZN3GTM10gtm_thread21decide_begin_dispatchEj+0xbc>
  6c:	ldrb	w0, [x23, #11]
  70:	cbnz	w0, bc <_ZN3GTM10gtm_thread21decide_begin_dispatchEj+0xbc>
  74:	ldr	x0, [x23]
  78:	adrp	x21, 0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
  7c:	add	x21, x21, #0x0
  80:	mov	x19, x23
  84:	ldr	x1, [x0, #32]
  88:	cmp	x1, x21
  8c:	b.eq	c0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj+0xc0>  // b.none
  90:	mov	x0, x23
  94:	blr	x1
  98:	cbz	x0, bc <_ZN3GTM10gtm_thread21decide_begin_dispatchEj+0xbc>
  9c:	ldr	x0, [x23]
  a0:	ldr	x1, [x0, #32]
  a4:	cmp	x1, x21
  a8:	b.eq	114 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj+0x114>  // b.none
  ac:	mov	x0, x23
  b0:	blr	x1
  b4:	mov	x19, x0
  b8:	b	c0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj+0xc0>
  bc:	mov	x19, x23
  c0:	ldr	w0, [x19, #12]
  c4:	adrp	x21, 0 <gtm_serial_lock>
  c8:	add	x21, x21, #0x0
  cc:	tbz	w0, #0, d8 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj+0xd8>
  d0:	ldr	x23, [sp, #48]
  d4:	b	34 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj+0x34>
  d8:	mov	x0, x21
  dc:	mov	x1, x20
  e0:	bl	0 <_ZN3GTM10gtm_rwlock9read_lockEPNS_10gtm_threadE>
  e4:	ldr	x0, [x22]
  e8:	cmp	x23, x0
  ec:	b.eq	10c <_ZN3GTM10gtm_thread21decide_begin_dispatchEj+0x10c>  // b.none
  f0:	mov	x1, x20
  f4:	mov	x0, x21
  f8:	bl	0 <_ZN3GTM10gtm_rwlock11read_unlockEPNS_10gtm_threadE>
  fc:	bl	0 <_ZN3GTM18dispatch_serialirrEv>
 100:	mov	x19, x0
 104:	ldr	x23, [sp, #48]
 108:	b	34 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj+0x34>
 10c:	ldr	x23, [sp, #48]
 110:	b	44 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj+0x44>
 114:	mov	x0, #0x0                   	// #0
 118:	ldr	w0, [x0, #12]
 11c:	brk	#0x3e8

0000000000000120 <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE>:
 120:	stp	x29, x30, [sp, #-64]!
 124:	mov	x29, sp
 128:	stp	x19, x20, [sp, #16]
 12c:	mov	w20, w1
 130:	add	x1, x0, w1, sxtw #2
 134:	mov	x19, x0
 138:	stp	x21, x22, [sp, #32]
 13c:	mrs	x21, tpidr_el0
 140:	ldr	w0, [x1, #360]
 144:	cmp	w20, #0x9
 148:	str	x23, [sp, #48]
 14c:	add	w0, w0, #0x1
 150:	str	w0, [x1, #360]
 154:	adrp	x23, 0 <_ZN3GTM12_gtm_thr_tlsE>
 158:	ldr	x23, [x23]
 15c:	ldr	w0, [x19, #400]
 160:	add	x2, x21, x23
 164:	add	w0, w0, #0x1
 168:	str	w0, [x19, #400]
 16c:	ldr	x22, [x2, #8]
 170:	b.eq	1d0 <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE+0xb0>  // b.none
 174:	sub	w1, w20, #0x6
 178:	cmp	w0, #0x64
 17c:	and	w0, w1, #0xfffffffd
 180:	ccmp	w0, #0x0, #0x4, ls  // ls = plast
 184:	b.ne	1bc <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE+0x9c>  // b.any
 188:	ldr	w0, [x19, #288]
 18c:	tbz	w0, #0, 224 <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE+0x104>
 190:	ldr	w0, [x19, #280]
 194:	tst	x0, #0x8
 198:	ccmp	w20, #0x8, #0x4, ne  // ne = any
 19c:	b.ne	1a8 <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE+0x88>  // b.any
 1a0:	cmp	w20, #0x6
 1a4:	b.ne	2b4 <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE+0x194>  // b.any
 1a8:	add	x21, x21, x23
 1ac:	mov	w0, #0x3                   	// #3
 1b0:	str	w0, [x19, #288]
 1b4:	bl	0 <_ZN3GTM18dispatch_serialirrEv>
 1b8:	str	x0, [x21, #8]
 1bc:	ldp	x19, x20, [sp, #16]
 1c0:	ldp	x21, x22, [sp, #32]
 1c4:	ldr	x23, [sp, #48]
 1c8:	ldp	x29, x30, [sp], #64
 1cc:	ret
 1d0:	ldr	w0, [x19, #288]
 1d4:	tbz	w0, #0, 25c <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE+0x13c>
 1d8:	ldr	x19, [x22, #16]
 1dc:	adrp	x0, 0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
 1e0:	add	x0, x0, #0x0
 1e4:	ldr	x1, [x19]
 1e8:	ldr	x2, [x1, #16]
 1ec:	cmp	x2, x0
 1f0:	b.ne	30c <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE+0x1ec>  // b.any
 1f4:	ldr	x1, [x1, #8]
 1f8:	mov	x0, x19
 1fc:	blr	x1
 200:	ldr	x1, [x19]
 204:	mov	x0, x19
 208:	ldr	x1, [x1]
 20c:	mov	x16, x1
 210:	ldp	x19, x20, [sp, #16]
 214:	ldp	x21, x22, [sp, #32]
 218:	ldr	x23, [sp, #48]
 21c:	ldp	x29, x30, [sp], #64
 220:	br	x16
 224:	mov	x1, x19
 228:	orr	w0, w0, #0x1
 22c:	str	w0, [x19, #288]
 230:	adrp	x22, 0 <gtm_serial_lock>
 234:	add	x22, x22, #0x0
 238:	mov	x0, x22
 23c:	bl	0 <_ZN3GTM10gtm_rwlock11read_unlockEPNS_10gtm_threadE>
 240:	mov	x0, x22
 244:	bl	0 <_ZN3GTM10gtm_rwlock10write_lockEv>
 248:	ldr	w0, [x19, #280]
 24c:	tst	x0, #0x8
 250:	ccmp	w20, #0x8, #0x4, ne  // ne = any
 254:	b.eq	1a0 <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE+0x80>  // b.none
 258:	b	1a8 <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE+0x88>
 25c:	adrp	x20, 0 <gtm_serial_lock>
 260:	add	x20, x20, #0x0
 264:	mov	x1, x19
 268:	mov	x0, x20
 26c:	bl	0 <_ZN3GTM10gtm_rwlock11read_unlockEPNS_10gtm_threadE>
 270:	mov	x0, x20
 274:	bl	0 <_ZN3GTM10gtm_rwlock10write_lockEv>
 278:	adrp	x1, 0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
 27c:	add	x1, x1, #0x0
 280:	ldr	x22, [x22, #16]
 284:	ldr	x0, [x1]
 288:	ldr	x0, [x0, #16]
 28c:	cmp	x22, x0
 290:	b.eq	2d4 <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE+0x1b4>  // b.none
 294:	mov	x0, x20
 298:	bl	0 <_ZN3GTM10gtm_rwlock12write_unlockEv>
 29c:	ldr	w1, [x19, #280]
 2a0:	add	x21, x21, x23
 2a4:	mov	x0, x19
 2a8:	bl	0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
 2ac:	str	x0, [x21, #8]
 2b0:	b	1bc <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE+0x9c>
 2b4:	add	x21, x21, x23
 2b8:	bl	0 <_ZN3GTM15dispatch_serialEv>
 2bc:	ldp	x19, x20, [sp, #16]
 2c0:	str	x0, [x21, #8]
 2c4:	ldp	x21, x22, [sp, #32]
 2c8:	ldr	x23, [sp, #48]
 2cc:	ldp	x29, x30, [sp], #64
 2d0:	ret
 2d4:	ldr	x1, [x22]
 2d8:	adrp	x0, 0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
 2dc:	add	x0, x0, #0x0
 2e0:	ldr	x2, [x1, #16]
 2e4:	cmp	x2, x0
 2e8:	b.ne	318 <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE+0x1f8>  // b.any
 2ec:	ldr	x1, [x1, #8]
 2f0:	mov	x0, x22
 2f4:	blr	x1
 2f8:	ldr	x1, [x22]
 2fc:	mov	x0, x22
 300:	ldr	x1, [x1]
 304:	blr	x1
 308:	b	294 <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE+0x174>
 30c:	mov	x0, x19
 310:	mov	x16, x2
 314:	b	210 <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE+0xf0>
 318:	mov	x0, x22
 31c:	blr	x2
 320:	b	294 <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE+0x174>
 324:	nop

0000000000000328 <_ZN3GTM10gtm_thread20set_default_dispatchEPNS_12abi_dispatchE>:
 328:	stp	x29, x30, [sp, #-32]!
 32c:	mov	x29, sp
 330:	stp	x19, x20, [sp, #16]
 334:	mov	x19, x1
 338:	adrp	x20, 0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
 33c:	add	x20, x20, #0x0
 340:	ldr	x1, [x20]
 344:	cmp	x19, x1
 348:	b.eq	384 <_ZN3GTM10gtm_thread20set_default_dispatchEPNS_12abi_dispatchE+0x5c>  // b.none
 34c:	ldr	x0, [x19, #16]
 350:	cbz	x1, 390 <_ZN3GTM10gtm_thread20set_default_dispatchEPNS_12abi_dispatchE+0x68>
 354:	ldr	x1, [x1, #16]
 358:	cmp	x1, x0
 35c:	b.eq	380 <_ZN3GTM10gtm_thread20set_default_dispatchEPNS_12abi_dispatchE+0x58>  // b.none
 360:	ldr	x2, [x1]
 364:	mov	x0, x1
 368:	ldr	x1, [x2, #8]
 36c:	blr	x1
 370:	ldr	x0, [x19, #16]
 374:	ldr	x1, [x0]
 378:	ldr	x1, [x1]
 37c:	blr	x1
 380:	str	x19, [x20]
 384:	ldp	x19, x20, [sp, #16]
 388:	ldp	x29, x30, [sp], #32
 38c:	ret
 390:	ldr	x1, [x0]
 394:	ldr	x1, [x1]
 398:	blr	x1
 39c:	str	x19, [x20]
 3a0:	b	384 <_ZN3GTM10gtm_thread20set_default_dispatchEPNS_12abi_dispatchE+0x5c>
 3a4:	nop

00000000000003a8 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj>:
 3a8:	stp	x29, x30, [sp, #-80]!
 3ac:	mov	x29, sp
 3b0:	stp	x19, x20, [sp, #16]
 3b4:	mov	w20, w1
 3b8:	stp	x23, x24, [sp, #48]
 3bc:	mov	x24, x0
 3c0:	mov	w23, w2
 3c4:	cbnz	w1, 434 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x8c>
 3c8:	stp	x21, x22, [sp, #32]
 3cc:	adrp	x21, 0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
 3d0:	add	x21, x21, #0x0
 3d4:	ldrb	w0, [x21, #8]
 3d8:	cbz	w0, 4dc <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x134>
 3dc:	ldp	x21, x22, [sp, #32]
 3e0:	cmp	w23, #0x1
 3e4:	b.eq	454 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0xac>  // b.none
 3e8:	ccmp	w20, #0x1, #0x2, hi  // hi = pmore
 3ec:	b.hi	5e8 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x240>  // b.pmore
 3f0:	adrp	x20, 0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
 3f4:	add	x20, x20, #0x0
 3f8:	adrp	x19, 0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
 3fc:	add	x19, x19, #0x0
 400:	ldr	x1, [x20, #16]
 404:	cbz	x1, 4ac <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x104>
 408:	ldr	x0, [x1]
 40c:	adrp	x19, 0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
 410:	add	x19, x19, #0x0
 414:	ldr	x2, [x0, #40]
 418:	cmp	x2, x19
 41c:	b.ne	498 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0xf0>  // b.any
 420:	mov	x0, x24
 424:	ldp	x19, x20, [sp, #16]
 428:	ldp	x23, x24, [sp, #48]
 42c:	ldp	x29, x30, [sp], #80
 430:	b	328 <_ZN3GTM10gtm_thread20set_default_dispatchEPNS_12abi_dispatchE>
 434:	cbnz	w2, 3e0 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x38>
 438:	bl	0 <_ZN3GTM18dispatch_serialirrEv>
 43c:	mov	x1, x0
 440:	mov	x0, x24
 444:	ldp	x19, x20, [sp, #16]
 448:	ldp	x23, x24, [sp, #48]
 44c:	ldp	x29, x30, [sp], #80
 450:	b	328 <_ZN3GTM10gtm_thread20set_default_dispatchEPNS_12abi_dispatchE>
 454:	adrp	x19, 0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
 458:	add	x19, x19, #0x0
 45c:	ldr	x0, [x19, #16]
 460:	cbz	x0, 438 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x90>
 464:	ldr	x2, [x0]
 468:	adrp	x1, 0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
 46c:	add	x1, x1, #0x0
 470:	ldr	x2, [x2, #40]
 474:	cmp	x2, x1
 478:	b.eq	43c <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x94>  // b.none
 47c:	mov	w1, w23
 480:	blr	x2
 484:	tst	w0, #0xff
 488:	b.eq	438 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x90>  // b.none
 48c:	ldr	x0, [x19, #16]
 490:	mov	x1, x0
 494:	b	440 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x98>
 498:	mov	x0, x1
 49c:	mov	w1, w23
 4a0:	blr	x2
 4a4:	tst	w0, #0xff
 4a8:	b.ne	620 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x278>  // b.any
 4ac:	bl	0 <_ZN3GTM14dispatch_ml_wtEv>
 4b0:	mov	x20, x0
 4b4:	ldr	x1, [x0]
 4b8:	ldr	x2, [x1, #40]
 4bc:	cmp	x2, x19
 4c0:	b.ne	5f8 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x250>  // b.any
 4c4:	mov	x1, x20
 4c8:	mov	x0, x24
 4cc:	ldp	x19, x20, [sp, #16]
 4d0:	ldp	x23, x24, [sp, #48]
 4d4:	ldp	x29, x30, [sp], #80
 4d8:	b	328 <_ZN3GTM10gtm_thread20set_default_dispatchEPNS_12abi_dispatchE>
 4dc:	mov	w0, #0x1                   	// #1
 4e0:	strb	w0, [x21, #8]
 4e4:	str	x25, [sp, #64]
 4e8:	stlr	xzr, [x21]
 4ec:	adrp	x0, 0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
 4f0:	add	x0, x0, #0x0
 4f4:	bl	0 <getenv>
 4f8:	mov	x19, x0
 4fc:	cbnz	x0, 508 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x160>
 500:	b	66c <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x2c4>
 504:	add	x19, x19, #0x1
 508:	ldrb	w22, [x19]
 50c:	mov	w0, w22
 510:	bl	0 <isspace>
 514:	cbnz	w0, 504 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x15c>
 518:	adrp	x1, 0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
 51c:	mov	x0, x19
 520:	add	x1, x1, #0x0
 524:	mov	x2, #0x11                  	// #17
 528:	bl	0 <strncmp>
 52c:	cbz	w0, 63c <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x294>
 530:	adrp	x1, 0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
 534:	mov	x0, x19
 538:	add	x1, x1, #0x0
 53c:	mov	x2, #0x9                   	// #9
 540:	bl	0 <strncmp>
 544:	cbz	w0, 64c <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x2a4>
 548:	adrp	x1, 0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
 54c:	mov	x0, x19
 550:	add	x1, x1, #0x0
 554:	mov	x2, #0x6                   	// #6
 558:	bl	0 <strncmp>
 55c:	cbz	w0, 610 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x268>
 560:	adrp	x1, 0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
 564:	mov	x0, x19
 568:	add	x1, x1, #0x0
 56c:	mov	x2, #0x5                   	// #5
 570:	bl	0 <strncmp>
 574:	cbz	w0, 65c <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x2b4>
 578:	adrp	x1, 0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
 57c:	mov	x0, x19
 580:	add	x1, x1, #0x0
 584:	mov	x2, #0x5                   	// #5
 588:	bl	0 <strncmp>
 58c:	cbz	w0, 674 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x2cc>
 590:	cmp	w22, #0x68
 594:	b.ne	628 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x280>  // b.any
 598:	ldrb	w0, [x19, #1]
 59c:	cmp	w0, #0x74
 5a0:	b.ne	628 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x280>  // b.any
 5a4:	ldrb	w0, [x19, #2]
 5a8:	cmp	w0, #0x6d
 5ac:	b.ne	628 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x280>  // b.any
 5b0:	bl	0 <_ZN3GTM12dispatch_htmEv>
 5b4:	add	x19, x19, #0x3
 5b8:	mov	x25, x0
 5bc:	nop
 5c0:	ldrb	w22, [x19]
 5c4:	add	x19, x19, #0x1
 5c8:	mov	w0, w22
 5cc:	bl	0 <isspace>
 5d0:	cbnz	w0, 5c0 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x218>
 5d4:	cbnz	w22, 628 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x280>
 5d8:	str	x25, [x21, #16]
 5dc:	ldp	x21, x22, [sp, #32]
 5e0:	ldr	x25, [sp, #64]
 5e4:	b	3e0 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x38>
 5e8:	ldp	x19, x20, [sp, #16]
 5ec:	ldp	x23, x24, [sp, #48]
 5f0:	ldp	x29, x30, [sp], #80
 5f4:	ret
 5f8:	mov	w1, w23
 5fc:	blr	x2
 600:	tst	w0, #0xff
 604:	b.ne	4c4 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x11c>  // b.any
 608:	bl	0 <_ZN3GTM18dispatch_serialirrEv>
 60c:	b	43c <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x94>
 610:	bl	0 <_ZN3GTM15dispatch_serialEv>
 614:	add	x19, x19, #0x6
 618:	mov	x25, x0
 61c:	b	5c0 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x218>
 620:	ldr	x1, [x20, #16]
 624:	b	420 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x78>
 628:	adrp	x0, 0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
 62c:	mov	x25, #0x0                   	// #0
 630:	add	x0, x0, #0x0
 634:	bl	0 <_ZN3GTM9GTM_errorEPKcz>
 638:	b	5d8 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x230>
 63c:	bl	0 <_ZN3GTM26dispatch_serialirr_onwriteEv>
 640:	add	x19, x19, #0x11
 644:	mov	x25, x0
 648:	b	5c0 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x218>
 64c:	bl	0 <_ZN3GTM18dispatch_serialirrEv>
 650:	add	x19, x19, #0x9
 654:	mov	x25, x0
 658:	b	5c0 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x218>
 65c:	bl	0 <_ZN3GTM14dispatch_gl_wtEv>
 660:	add	x19, x19, #0x5
 664:	mov	x25, x0
 668:	b	5c0 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x218>
 66c:	mov	x25, #0x0                   	// #0
 670:	b	5d8 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x230>
 674:	bl	0 <_ZN3GTM14dispatch_ml_wtEv>
 678:	add	x19, x19, #0x5
 67c:	mov	x25, x0
 680:	b	5c0 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x218>

Disassembly of section .text._ZN3GTM12method_group6reinitEv:

0000000000000000 <_ZN3GTM12method_group6reinitEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	ldr	x1, [x0]
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x1, [x1, #8]
  18:	blr	x1
  1c:	ldr	x1, [x19]
  20:	mov	x0, x19
  24:	ldr	x19, [sp, #16]
  28:	ldp	x29, x30, [sp], #32
  2c:	ldr	x1, [x1]
  30:	mov	x16, x1
  34:	br	x16

Disassembly of section .text._ZN3GTM12abi_dispatch26closed_nesting_alternativeEv:

0000000000000000 <_ZN3GTM12abi_dispatch26closed_nesting_alternativeEv>:
   0:	mov	x0, #0x0                   	// #0
   4:	ret

Disassembly of section .text._ZN3GTM12abi_dispatch8supportsEj:

0000000000000000 <_ZN3GTM12abi_dispatch8supportsEj>:
   0:	mov	w0, #0x1                   	// #1
   4:	ret

rwlock.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3GTM10gtm_rwlock9read_lockEPNS_10gtm_threadE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	add	x20, x1, #0x208
  14:	stp	x21, x22, [sp, #32]
  18:	add	x22, x0, #0x8
  1c:	add	x21, x0, #0xc
  20:	str	xzr, [x20]
  24:	dmb	ish
  28:	ldr	w0, [x19]
  2c:	cbnz	w0, 40 <_ZN3GTM10gtm_rwlock9read_lockEPNS_10gtm_threadE+0x40>
  30:	ldp	x19, x20, [sp, #16]
  34:	ldp	x21, x22, [sp, #32]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret
  40:	mov	x0, #0xffffffffffffffff    	// #-1
  44:	str	x0, [x20]
  48:	dmb	ish
  4c:	ldr	w0, [x22]
  50:	cmp	w0, #0x0
  54:	b.le	68 <_ZN3GTM10gtm_rwlock9read_lockEPNS_10gtm_threadE+0x68>
  58:	str	wzr, [x22]
  5c:	mov	x0, x22
  60:	mov	w1, #0x1                   	// #1
  64:	bl	0 <_ZN3GTM10futex_wakeEPSt6atomicIiEi>
  68:	ldr	w0, [x19]
  6c:	cbz	w0, 20 <_ZN3GTM10gtm_rwlock9read_lockEPNS_10gtm_threadE+0x20>
  70:	mov	w0, #0x1                   	// #1
  74:	str	w0, [x21]
  78:	dmb	ish
  7c:	ldr	w0, [x19]
  80:	cbz	w0, ac <_ZN3GTM10gtm_rwlock9read_lockEPNS_10gtm_threadE+0xac>
  84:	mov	x0, x21
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN3GTM10futex_waitEPSt6atomicIiEi>
  90:	ldr	w0, [x19]
  94:	cbz	w0, 20 <_ZN3GTM10gtm_rwlock9read_lockEPNS_10gtm_threadE+0x20>
  98:	mov	w0, #0x1                   	// #1
  9c:	str	w0, [x21]
  a0:	dmb	ish
  a4:	ldr	w0, [x19]
  a8:	cbnz	w0, 84 <_ZN3GTM10gtm_rwlock9read_lockEPNS_10gtm_threadE+0x84>
  ac:	str	wzr, [x21]
  b0:	mov	x0, x21
  b4:	mov	w1, #0x7fffffff            	// #2147483647
  b8:	bl	0 <_ZN3GTM10futex_wakeEPSt6atomicIiEi>
  bc:	b	68 <_ZN3GTM10gtm_rwlock9read_lockEPNS_10gtm_threadE+0x68>

00000000000000c0 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE>:
  c0:	stp	x29, x30, [sp, #-80]!
  c4:	mov	x29, sp
  c8:	stp	x23, x24, [sp, #48]
  cc:	mov	x23, x1
  d0:	stp	x19, x20, [sp, #16]
  d4:	mov	x19, x0
  d8:	mov	w0, #0x1                   	// #1
  dc:	ldxr	w1, [x19]
  e0:	cbnz	w1, ec <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x2c>
  e4:	stxr	w2, w0, [x19]
  e8:	cbnz	w2, dc <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x1c>
  ec:	cmp	w1, #0x0
  f0:	b.ne	264 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x1a4>  // b.any
  f4:	stp	x21, x22, [sp, #32]
  f8:	dmb	ish
  fc:	adrp	x0, 0 <_ZN3GTM10gtm_thread15list_of_threadsE>
 100:	ldr	x21, [x0]
 104:	cbz	x21, 218 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x158>
 108:	adrp	x22, 0 <_ZN3GTM12_gtm_thr_tlsE>
 10c:	ldr	x22, [x22]
 110:	mrs	x0, tpidr_el0
 114:	add	x22, x0, x22
 118:	cmp	x23, x21
 11c:	b.eq	210 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x150>  // b.none
 120:	add	x24, x21, #0x208
 124:	cbz	x23, 1a0 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0xe0>
 128:	ldr	x1, [x24]
 12c:	str	xzr, [sp, #72]
 130:	add	x0, sp, #0x48
 134:	ldar	x0, [x0]
 138:	mvn	x0, x0
 13c:	cmp	x0, x1
 140:	b.eq	210 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x150>  // b.none
 144:	ldr	x0, [x22, #8]
 148:	ldr	x1, [x0]
 14c:	ldr	x1, [x1, #24]
 150:	blr	x1
 154:	ands	w20, w0, #0xff
 158:	b.ne	128 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x68>  // b.any
 15c:	ldxr	w0, [x19]
 160:	stlxr	w1, wzr, [x19]
 164:	cbnz	w1, 15c <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x9c>
 168:	cmp	w0, #0x2
 16c:	b.eq	248 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x188>  // b.none
 170:	dmb	ish
 174:	add	x0, x19, #0xc
 178:	ldr	w1, [x0]
 17c:	cmp	w1, #0x0
 180:	b.gt	224 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x164>
 184:	ldp	x21, x22, [sp, #32]
 188:	mov	w20, #0x0                   	// #0
 18c:	mov	w0, w20
 190:	ldp	x19, x20, [sp, #16]
 194:	ldp	x23, x24, [sp, #48]
 198:	ldp	x29, x30, [sp], #80
 19c:	ret
 1a0:	add	x20, x19, #0x8
 1a4:	ldr	x1, [x24]
 1a8:	str	xzr, [sp, #72]
 1ac:	add	x0, sp, #0x48
 1b0:	ldar	x0, [x0]
 1b4:	mvn	x0, x0
 1b8:	cmp	x0, x1
 1bc:	b.eq	210 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x150>  // b.none
 1c0:	mov	w0, #0x1                   	// #1
 1c4:	str	w0, [x20]
 1c8:	dmb	ish
 1cc:	ldr	x2, [x24]
 1d0:	str	xzr, [sp, #72]
 1d4:	add	x0, sp, #0x48
 1d8:	ldar	x1, [x0]
 1dc:	mvn	x1, x1
 1e0:	mov	x0, x20
 1e4:	cmp	x2, x1
 1e8:	b.eq	2b0 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x1f0>  // b.none
 1ec:	mov	w1, #0x1                   	// #1
 1f0:	bl	0 <_ZN3GTM10futex_waitEPSt6atomicIiEi>
 1f4:	ldr	x1, [x24]
 1f8:	str	xzr, [sp, #72]
 1fc:	add	x0, sp, #0x48
 200:	ldar	x0, [x0]
 204:	mvn	x0, x0
 208:	cmp	x0, x1
 20c:	b.ne	1c0 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x100>  // b.any
 210:	ldr	x21, [x21, #512]
 214:	cbnz	x21, 118 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x58>
 218:	mov	w20, #0x1                   	// #1
 21c:	ldp	x21, x22, [sp, #32]
 220:	b	18c <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0xcc>
 224:	str	wzr, [x0]
 228:	mov	w1, #0x7fffffff            	// #2147483647
 22c:	bl	0 <_ZN3GTM10futex_wakeEPSt6atomicIiEi>
 230:	mov	w0, w20
 234:	ldp	x19, x20, [sp, #16]
 238:	ldp	x21, x22, [sp, #32]
 23c:	ldp	x23, x24, [sp, #48]
 240:	ldp	x29, x30, [sp], #80
 244:	ret
 248:	mov	x0, x19
 24c:	mov	w1, #0x1                   	// #1
 250:	bl	0 <_ZN3GTM10futex_wakeEPSt6atomicIiEi>
 254:	cmp	x0, #0x0
 258:	b.le	170 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0xb0>
 25c:	ldp	x21, x22, [sp, #32]
 260:	b	188 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0xc8>
 264:	cbnz	x23, 188 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0xc8>
 268:	stp	x21, x22, [sp, #32]
 26c:	cmp	w1, #0x2
 270:	b.eq	288 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x1c8>  // b.none
 274:	mov	w1, #0x2                   	// #2
 278:	ldxr	w0, [x19]
 27c:	stxr	w2, w1, [x19]
 280:	cbnz	w2, 278 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x1b8>
 284:	cbz	w0, f8 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x38>
 288:	mov	w20, #0x2                   	// #2
 28c:	nop
 290:	mov	x0, x19
 294:	mov	w1, #0x2                   	// #2
 298:	bl	0 <_ZN3GTM10futex_waitEPSt6atomicIiEi>
 29c:	ldxr	w0, [x19]
 2a0:	stxr	w1, w20, [x19]
 2a4:	cbnz	w1, 29c <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x1dc>
 2a8:	cbnz	w0, 290 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x1d0>
 2ac:	b	f8 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x38>
 2b0:	str	wzr, [x20]
 2b4:	b	1a4 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0xe4>

00000000000002b8 <_ZN3GTM10gtm_rwlock10write_lockEv>:
 2b8:	mov	x1, #0x0                   	// #0
 2bc:	b	c0 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE>

00000000000002c0 <_ZN3GTM10gtm_rwlock13write_upgradeEPNS_10gtm_threadE>:
 2c0:	b	c0 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE>
 2c4:	nop

00000000000002c8 <_ZN3GTM10gtm_rwlock20write_upgrade_finishEPNS_10gtm_threadE>:
 2c8:	mov	x0, #0xffffffffffffffff    	// #-1
 2cc:	add	x1, x1, #0x208
 2d0:	stlr	x0, [x1]
 2d4:	ret

00000000000002d8 <_ZN3GTM10gtm_rwlock11read_unlockEPNS_10gtm_threadE>:
 2d8:	mov	x2, #0xffffffffffffffff    	// #-1
 2dc:	add	x1, x1, #0x208
 2e0:	stlr	x2, [x1]
 2e4:	dmb	ish
 2e8:	add	x0, x0, #0x8
 2ec:	ldr	w1, [x0]
 2f0:	cmp	w1, #0x0
 2f4:	b.gt	2fc <_ZN3GTM10gtm_rwlock11read_unlockEPNS_10gtm_threadE+0x24>
 2f8:	ret
 2fc:	str	wzr, [x0]
 300:	mov	w1, #0x1                   	// #1
 304:	b	0 <_ZN3GTM10futex_wakeEPSt6atomicIiEi>

0000000000000308 <_ZN3GTM10gtm_rwlock12write_unlockEv>:
 308:	stp	x29, x30, [sp, #-32]!
 30c:	mov	x29, sp
 310:	str	x19, [sp, #16]
 314:	mov	x19, x0
 318:	ldxr	w1, [x19]
 31c:	stlxr	w2, wzr, [x19]
 320:	cbnz	w2, 318 <_ZN3GTM10gtm_rwlock12write_unlockEv+0x10>
 324:	cmp	w1, #0x2
 328:	b.eq	360 <_ZN3GTM10gtm_rwlock12write_unlockEv+0x58>  // b.none
 32c:	dmb	ish
 330:	add	x0, x19, #0xc
 334:	ldr	w1, [x0]
 338:	cmp	w1, #0x0
 33c:	b.gt	34c <_ZN3GTM10gtm_rwlock12write_unlockEv+0x44>
 340:	ldr	x19, [sp, #16]
 344:	ldp	x29, x30, [sp], #32
 348:	ret
 34c:	str	wzr, [x0]
 350:	ldr	x19, [sp, #16]
 354:	mov	w1, #0x7fffffff            	// #2147483647
 358:	ldp	x29, x30, [sp], #32
 35c:	b	0 <_ZN3GTM10futex_wakeEPSt6atomicIiEi>
 360:	mov	w1, #0x1                   	// #1
 364:	bl	0 <_ZN3GTM10futex_wakeEPSt6atomicIiEi>
 368:	cmp	x0, #0x0
 36c:	b.le	32c <_ZN3GTM10gtm_rwlock12write_unlockEv+0x24>
 370:	ldr	x19, [sp, #16]
 374:	ldp	x29, x30, [sp], #32
 378:	ret

useraction.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3GTM10gtm_thread21rollback_user_actionsEm>:
   0:	ldr	x2, [x0, #256]
   4:	cmp	x1, x2
   8:	b.cs	80 <_ZN3GTM10gtm_thread21rollback_user_actionsEm+0x80>  // b.hs, b.nlast
   c:	stp	x29, x30, [sp, #-48]!
  10:	mvn	x1, x1
  14:	mov	x29, sp
  18:	stp	x19, x20, [sp, #16]
  1c:	mov	x19, x0
  20:	mov	x20, #0x0                   	// #0
  24:	str	x21, [sp, #32]
  28:	add	x21, x1, x2
  2c:	nop
  30:	cbz	x2, 84 <_ZN3GTM10gtm_thread21rollback_user_actionsEm+0x84>
  34:	sub	x2, x2, #0x1
  38:	str	x2, [x19, #256]
  3c:	ldr	x1, [x19, #264]
  40:	lsl	x2, x2, #5
  44:	add	x0, x1, x2
  48:	ldrb	w3, [x0, #16]
  4c:	cbnz	w3, 5c <_ZN3GTM10gtm_thread21rollback_user_actionsEm+0x5c>
  50:	ldr	x1, [x1, x2]
  54:	ldr	x0, [x0, #8]
  58:	blr	x1
  5c:	cmp	x20, x21
  60:	b.eq	70 <_ZN3GTM10gtm_thread21rollback_user_actionsEm+0x70>  // b.none
  64:	add	x20, x20, #0x1
  68:	ldr	x2, [x19, #256]
  6c:	b	30 <_ZN3GTM10gtm_thread21rollback_user_actionsEm+0x30>
  70:	ldp	x19, x20, [sp, #16]
  74:	ldr	x21, [sp, #32]
  78:	ldp	x29, x30, [sp], #48
  7c:	ret
  80:	ret
  84:	ldrb	w0, [x2, #16]
  88:	brk	#0x3e8
  8c:	nop

0000000000000090 <_ZN3GTM10gtm_thread19commit_user_actionsEv>:
  90:	stp	x29, x30, [sp, #-48]!
  94:	mov	x29, sp
  98:	stp	x19, x20, [sp, #16]
  9c:	ldp	x20, x19, [x0, #256]
  a0:	str	x21, [sp, #32]
  a4:	mov	x21, x0
  a8:	add	x20, x19, x20, lsl #5
  ac:	cmp	x19, x20
  b0:	b.eq	d4 <_ZN3GTM10gtm_thread19commit_user_actionsEv+0x44>  // b.none
  b4:	nop
  b8:	ldrb	w1, [x19, #16]
  bc:	cbz	w1, c8 <_ZN3GTM10gtm_thread19commit_user_actionsEv+0x38>
  c0:	ldp	x1, x0, [x19]
  c4:	blr	x1
  c8:	add	x19, x19, #0x20
  cc:	cmp	x19, x20
  d0:	b.ne	b8 <_ZN3GTM10gtm_thread19commit_user_actionsEv+0x28>  // b.any
  d4:	ldp	x19, x20, [sp, #16]
  d8:	str	xzr, [x21, #256]
  dc:	ldr	x21, [sp, #32]
  e0:	ldp	x29, x30, [sp], #48
  e4:	ret

00000000000000e8 <_ITM_addUserCommitAction>:
  e8:	stp	x29, x30, [sp, #-48]!
  ec:	mrs	x4, tpidr_el0
  f0:	adrp	x3, 0 <_ZN3GTM12_gtm_thr_tlsE>
  f4:	ldr	x3, [x3]
  f8:	mov	x29, sp
  fc:	stp	x19, x20, [sp, #16]
 100:	cmp	x1, #0x1
 104:	mov	x20, x0
 108:	ldr	x0, [x4, x3]
 10c:	b.ne	174 <_ITM_addUserCommitAction+0x8c>  // b.any
 110:	add	x19, x0, #0xf8
 114:	ldr	x1, [x19, #8]
 118:	ldr	x0, [x0, #248]
 11c:	cmp	x1, x0
 120:	b.eq	15c <_ITM_addUserCommitAction+0x74>  // b.none
 124:	ldr	x4, [x19, #16]
 128:	lsl	x3, x1, #5
 12c:	add	x1, x1, #0x1
 130:	str	x1, [x19, #8]
 134:	add	x0, x4, x3
 138:	mov	w5, #0x1                   	// #1
 13c:	str	x20, [x4, x3]
 140:	mov	x1, #0x1                   	// #1
 144:	ldp	x19, x20, [sp, #16]
 148:	str	x2, [x0, #8]
 14c:	strb	w5, [x0, #16]
 150:	str	x1, [x0, #24]
 154:	ldp	x29, x30, [sp], #48
 158:	ret
 15c:	mov	x0, x19
 160:	str	x2, [sp, #40]
 164:	bl	0 <_ZN3GTM10gtm_thread21rollback_user_actionsEm>
 168:	ldr	x1, [x19, #8]
 16c:	ldr	x2, [sp, #40]
 170:	b	124 <_ITM_addUserCommitAction+0x3c>
 174:	adrp	x0, 0 <_ZN3GTM10gtm_thread21rollback_user_actionsEm>
 178:	add	x0, x0, #0x0
 17c:	bl	0 <_ZN3GTM9GTM_fatalEPKcz>

0000000000000180 <_ITM_addUserUndoAction>:
 180:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
 184:	ldr	x2, [x2]
 188:	mrs	x3, tpidr_el0
 18c:	stp	x29, x30, [sp, #-48]!
 190:	mov	x29, sp
 194:	str	x21, [sp, #32]
 198:	mov	x21, x0
 19c:	ldr	x0, [x3, x2]
 1a0:	stp	x19, x20, [sp, #16]
 1a4:	mov	x20, x1
 1a8:	add	x19, x0, #0xf8
 1ac:	ldr	x2, [x19, #8]
 1b0:	ldr	x0, [x0, #248]
 1b4:	cmp	x2, x0
 1b8:	b.eq	1ec <_ITM_addUserUndoAction+0x6c>  // b.none
 1bc:	ldr	x3, [x19, #16]
 1c0:	lsl	x1, x2, #5
 1c4:	add	x2, x2, #0x1
 1c8:	str	x2, [x19, #8]
 1cc:	add	x0, x3, x1
 1d0:	str	x21, [x3, x1]
 1d4:	ldr	x21, [sp, #32]
 1d8:	str	x20, [x0, #8]
 1dc:	strb	wzr, [x0, #16]
 1e0:	ldp	x19, x20, [sp, #16]
 1e4:	ldp	x29, x30, [sp], #48
 1e8:	ret
 1ec:	mov	x0, x19
 1f0:	bl	0 <_ZN3GTM10gtm_thread21rollback_user_actionsEm>
 1f4:	ldr	x2, [x19, #8]
 1f8:	b	1bc <_ITM_addUserUndoAction+0x3c>

Disassembly of section .text._ZN3GTM6vectorINS_10gtm_thread11user_actionELb1EE15resize_noinlineEv:

0000000000000000 <_ZN3GTM6vectorINS_10gtm_thread11user_actionELb1EE15resize_noinlineEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	ldr	x1, [x0]
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	add	x0, x1, #0x1
  18:	cmp	x0, #0x800
  1c:	b.ls	5c <_ZN3GTM6vectorINS_10gtm_thread11user_actionELb1EE15resize_noinlineEv+0x5c>  // b.plast
  20:	add	x1, x1, #0x800
  24:	and	x1, x1, #0xfffffffffffff800
  28:	str	x1, [x19]
  2c:	cmp	x1, #0x1f
  30:	b.hi	80 <_ZN3GTM6vectorINS_10gtm_thread11user_actionELb1EE15resize_noinlineEv+0x80>  // b.pmore
  34:	mov	x0, #0x20                  	// #32
  38:	str	x0, [x19]
  3c:	ldr	x0, [x19, #16]
  40:	mov	x1, #0x400                 	// #1024
  44:	mov	w2, #0x1                   	// #1
  48:	bl	0 <_ZN3GTM8xreallocEPvmb>
  4c:	str	x0, [x19, #16]
  50:	ldr	x19, [sp, #16]
  54:	ldp	x29, x30, [sp], #32
  58:	ret
  5c:	cmp	x1, x0
  60:	b.cs	a0 <_ZN3GTM6vectorINS_10gtm_thread11user_actionELb1EE15resize_noinlineEv+0xa0>  // b.hs, b.nlast
  64:	nop
  68:	lsl	x1, x1, #1
  6c:	cmp	x0, x1
  70:	b.hi	68 <_ZN3GTM6vectorINS_10gtm_thread11user_actionELb1EE15resize_noinlineEv+0x68>  // b.pmore
  74:	str	x1, [x19]
  78:	cmp	x1, #0x1f
  7c:	b.ls	34 <_ZN3GTM6vectorINS_10gtm_thread11user_actionELb1EE15resize_noinlineEv+0x34>  // b.plast
  80:	lsl	x1, x1, #5
  84:	ldr	x0, [x19, #16]
  88:	mov	w2, #0x1                   	// #1
  8c:	bl	0 <_ZN3GTM8xreallocEPvmb>
  90:	str	x0, [x19, #16]
  94:	ldr	x19, [sp, #16]
  98:	ldp	x29, x30, [sp], #32
  9c:	ret
  a0:	mov	x1, #0xffffffffffffffff    	// #-1
  a4:	lsl	x1, x1, #5
  a8:	b	84 <_ZN3GTM6vectorINS_10gtm_thread11user_actionELb1EE15resize_noinlineEv+0x84>

util.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3GTM9GTM_errorEPKcz>:
   0:	stp	x29, x30, [sp, #-320]!
   4:	mov	w9, #0xffffffc8            	// #-56
   8:	mov	w8, #0xffffff80            	// #-128
   c:	mov	x29, sp
  10:	add	x10, sp, #0x100
  14:	add	x11, sp, #0x140
  18:	stp	x11, x11, [sp, #64]
  1c:	str	x10, [sp, #80]
  20:	stp	w9, w8, [sp, #88]
  24:	stp	x19, x20, [sp, #16]
  28:	adrp	x19, 0 <stderr>
  2c:	mov	x20, x0
  30:	ldp	x10, x11, [sp, #64]
  34:	stp	x3, x4, [sp, #280]
  38:	adrp	x0, 0 <_ZN3GTM9GTM_errorEPKcz>
  3c:	ldp	x8, x9, [sp, #80]
  40:	add	x0, x0, #0x0
  44:	ldr	x3, [x19]
  48:	stp	x10, x11, [sp, #96]
  4c:	stp	x8, x9, [sp, #112]
  50:	str	q0, [sp, #128]
  54:	str	q1, [sp, #144]
  58:	str	q2, [sp, #160]
  5c:	str	q3, [sp, #176]
  60:	str	q4, [sp, #192]
  64:	str	q5, [sp, #208]
  68:	str	q6, [sp, #224]
  6c:	str	q7, [sp, #240]
  70:	stp	x1, x2, [sp, #264]
  74:	mov	x1, #0x1                   	// #1
  78:	mov	x2, #0x9                   	// #9
  7c:	stp	x5, x6, [sp, #296]
  80:	str	x7, [sp, #312]
  84:	bl	0 <fwrite>
  88:	ldp	x6, x7, [sp, #96]
  8c:	add	x2, sp, #0x20
  90:	ldp	x4, x5, [sp, #112]
  94:	mov	x1, x20
  98:	ldr	x0, [x19]
  9c:	stp	x6, x7, [sp, #32]
  a0:	stp	x4, x5, [sp, #48]
  a4:	bl	0 <vfprintf>
  a8:	ldr	x1, [x19]
  ac:	mov	w0, #0xa                   	// #10
  b0:	bl	0 <fputc>
  b4:	ldp	x19, x20, [sp, #16]
  b8:	ldp	x29, x30, [sp], #320
  bc:	ret

00000000000000c0 <_ZN3GTM9GTM_fatalEPKcz>:
  c0:	stp	x29, x30, [sp, #-320]!
  c4:	mov	w9, #0xffffffc8            	// #-56
  c8:	mov	w8, #0xffffff80            	// #-128
  cc:	mov	x29, sp
  d0:	add	x10, sp, #0x100
  d4:	add	x11, sp, #0x140
  d8:	stp	x11, x11, [sp, #64]
  dc:	str	x10, [sp, #80]
  e0:	stp	w9, w8, [sp, #88]
  e4:	stp	x19, x20, [sp, #16]
  e8:	adrp	x19, 0 <stderr>
  ec:	mov	x20, x0
  f0:	ldp	x10, x11, [sp, #64]
  f4:	stp	x3, x4, [sp, #280]
  f8:	adrp	x0, 0 <_ZN3GTM9GTM_errorEPKcz>
  fc:	ldp	x8, x9, [sp, #80]
 100:	add	x0, x0, #0x0
 104:	ldr	x3, [x19]
 108:	stp	x10, x11, [sp, #96]
 10c:	stp	x8, x9, [sp, #112]
 110:	str	q0, [sp, #128]
 114:	str	q1, [sp, #144]
 118:	str	q2, [sp, #160]
 11c:	str	q3, [sp, #176]
 120:	str	q4, [sp, #192]
 124:	str	q5, [sp, #208]
 128:	str	q6, [sp, #224]
 12c:	str	q7, [sp, #240]
 130:	stp	x1, x2, [sp, #264]
 134:	mov	x1, #0x1                   	// #1
 138:	mov	x2, #0x9                   	// #9
 13c:	stp	x5, x6, [sp, #296]
 140:	str	x7, [sp, #312]
 144:	bl	0 <fwrite>
 148:	ldp	x6, x7, [sp, #96]
 14c:	mov	x1, x20
 150:	ldp	x4, x5, [sp, #112]
 154:	add	x2, sp, #0x20
 158:	ldr	x0, [x19]
 15c:	stp	x6, x7, [sp, #32]
 160:	stp	x4, x5, [sp, #48]
 164:	bl	0 <vfprintf>
 168:	ldr	x1, [x19]
 16c:	mov	w0, #0xa                   	// #10
 170:	bl	0 <fputc>
 174:	mov	w0, #0x1                   	// #1
 178:	bl	0 <exit>
 17c:	nop

0000000000000180 <_ZN3GTM7xmallocEmb>:
 180:	stp	x29, x30, [sp, #-48]!
 184:	tst	w1, #0xff
 188:	mov	x29, sp
 18c:	str	x19, [sp, #16]
 190:	mov	x19, x0
 194:	b.eq	1bc <_ZN3GTM7xmallocEmb+0x3c>  // b.none
 198:	mov	x2, x0
 19c:	mov	x1, #0x80                  	// #128
 1a0:	add	x0, sp, #0x28
 1a4:	bl	0 <posix_memalign>
 1a8:	cbnz	w0, 1d4 <_ZN3GTM7xmallocEmb+0x54>
 1ac:	ldr	x0, [sp, #40]
 1b0:	ldr	x19, [sp, #16]
 1b4:	ldp	x29, x30, [sp], #48
 1b8:	ret
 1bc:	bl	0 <malloc>
 1c0:	cbnz	x0, 1b0 <_ZN3GTM7xmallocEmb+0x30>
 1c4:	adrp	x0, 0 <_ZN3GTM9GTM_errorEPKcz>
 1c8:	mov	x1, x19
 1cc:	add	x0, x0, #0x0
 1d0:	bl	c0 <_ZN3GTM9GTM_fatalEPKcz>
 1d4:	adrp	x0, 0 <_ZN3GTM9GTM_errorEPKcz>
 1d8:	mov	x1, x19
 1dc:	add	x0, x0, #0x0
 1e0:	bl	c0 <_ZN3GTM9GTM_fatalEPKcz>
 1e4:	nop

00000000000001e8 <_ZN3GTM7xcallocEmb>:
 1e8:	stp	x29, x30, [sp, #-32]!
 1ec:	mov	x29, sp
 1f0:	str	x19, [sp, #16]
 1f4:	mov	x19, x0
 1f8:	mov	x1, x19
 1fc:	mov	x0, #0x1                   	// #1
 200:	bl	0 <calloc>
 204:	cbz	x0, 214 <_ZN3GTM7xcallocEmb+0x2c>
 208:	ldr	x19, [sp, #16]
 20c:	ldp	x29, x30, [sp], #32
 210:	ret
 214:	adrp	x0, 0 <_ZN3GTM9GTM_errorEPKcz>
 218:	mov	x1, x19
 21c:	add	x0, x0, #0x0
 220:	bl	c0 <_ZN3GTM9GTM_fatalEPKcz>
 224:	nop

0000000000000228 <_ZN3GTM8xreallocEPvmb>:
 228:	stp	x29, x30, [sp, #-32]!
 22c:	mov	x29, sp
 230:	str	x19, [sp, #16]
 234:	mov	x19, x1
 238:	bl	0 <realloc>
 23c:	cbz	x0, 24c <_ZN3GTM8xreallocEPvmb+0x24>
 240:	ldr	x19, [sp, #16]
 244:	ldp	x29, x30, [sp], #32
 248:	ret
 24c:	adrp	x0, 0 <_ZN3GTM9GTM_errorEPKcz>
 250:	mov	x1, x19
 254:	add	x0, x0, #0x0
 258:	bl	c0 <_ZN3GTM9GTM_fatalEPKcz>

sjlj.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ITM_beginTransaction>:
   0:	mov	x1, sp
   4:	stp	x29, x30, [sp, #-176]!
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	stp	x21, x22, [sp, #32]
  14:	stp	x23, x24, [sp, #48]
  18:	stp	x25, x26, [sp, #64]
  1c:	stp	x27, x28, [sp, #80]
  20:	stp	d8, d9, [sp, #96]
  24:	stp	d10, d11, [sp, #112]
  28:	stp	d12, d13, [sp, #128]
  2c:	stp	d14, d15, [sp, #144]
  30:	str	x1, [sp, #160]
  34:	mov	x1, sp
  38:	bl	0 <GTM_begin_transaction>
  3c:	ldp	x29, x30, [sp], #176
  40:	ret

0000000000000044 <GTM_longjmp>:
  44:	ldp	x19, x20, [x1, #16]
  48:	ldp	x21, x22, [x1, #32]
  4c:	ldp	x23, x24, [x1, #48]
  50:	ldp	x25, x26, [x1, #64]
  54:	ldp	x27, x28, [x1, #80]
  58:	ldp	d8, d9, [x1, #96]
  5c:	ldp	d10, d11, [x1, #112]
  60:	ldp	d12, d13, [x1, #128]
  64:	ldp	d14, d15, [x1, #144]
  68:	ldr	x3, [x1, #160]
  6c:	ldp	x29, x30, [x1]
  70:	mov	sp, x3
  74:	br	x30

tls.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3GTM17mask_stack_bottomEPNS_10gtm_threadE>:
   0:	sub	x0, sp, #0x100
   4:	ret

method-serial.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN12_GLOBAL__N_16htm_mg4initEv>:
       0:	ret
       4:	nop

0000000000000008 <_ZN12_GLOBAL__N_115serial_dispatch7ITM_RU1EPKh>:
       8:	ldrb	w0, [x1]
       c:	ret

0000000000000010 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_WaWU1EPhh>:
      10:	strb	w2, [x1]
      14:	ret

0000000000000018 <_ZN12_GLOBAL__N_115serial_dispatch7ITM_RU2EPKt>:
      18:	ldrh	w0, [x1]
      1c:	ret

0000000000000020 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_WaWU2EPtt>:
      20:	strh	w2, [x1]
      24:	ret

0000000000000028 <_ZN12_GLOBAL__N_115serial_dispatch7ITM_RU4EPKj>:
      28:	ldr	w0, [x1]
      2c:	ret

0000000000000030 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_WaWU4EPjj>:
      30:	str	w2, [x1]
      34:	ret

0000000000000038 <_ZN12_GLOBAL__N_115serial_dispatch7ITM_RU8EPKm>:
      38:	ldr	x0, [x1]
      3c:	ret

0000000000000040 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_WaWU8EPmm>:
      40:	str	x2, [x1]
      44:	ret

0000000000000048 <_ZN12_GLOBAL__N_115serial_dispatch6ITM_RFEPKf>:
      48:	ldr	s0, [x1]
      4c:	ret

0000000000000050 <_ZN12_GLOBAL__N_115serial_dispatch8ITM_WaWFEPff>:
      50:	str	s0, [x1]
      54:	ret

0000000000000058 <_ZN12_GLOBAL__N_115serial_dispatch6ITM_RDEPKd>:
      58:	ldr	d0, [x1]
      5c:	ret

0000000000000060 <_ZN12_GLOBAL__N_115serial_dispatch8ITM_WaWDEPdd>:
      60:	str	d0, [x1]
      64:	ret

0000000000000068 <_ZN12_GLOBAL__N_115serial_dispatch6ITM_REEPKe>:
      68:	ldr	q0, [x1]
      6c:	ret

0000000000000070 <_ZN12_GLOBAL__N_115serial_dispatch8ITM_WaWEEPee>:
      70:	str	q0, [x1]
      74:	ret

0000000000000078 <_ZN12_GLOBAL__N_115serial_dispatch7ITM_RCFEPKCf>:
      78:	ldp	s0, s1, [x1]
      7c:	ret

0000000000000080 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_WaWCFEPCfS1_>:
      80:	stp	s0, s1, [x1]
      84:	ret

0000000000000088 <_ZN12_GLOBAL__N_115serial_dispatch7ITM_RCDEPKCd>:
      88:	ldp	d0, d1, [x1]
      8c:	ret

0000000000000090 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_WaWCDEPCdS1_>:
      90:	stp	d0, d1, [x1]
      94:	ret

0000000000000098 <_ZN12_GLOBAL__N_115serial_dispatch7ITM_RCEEPKCe>:
      98:	ldr	q0, [x1]
      9c:	ldr	q1, [x1, #16]
      a0:	ret
      a4:	nop

00000000000000a8 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_WaWCEEPCeS1_>:
      a8:	str	q0, [x1]
      ac:	str	q1, [x1, #16]
      b0:	ret
      b4:	nop

00000000000000b8 <_ZN12_GLOBAL__N_115serial_dispatch16begin_or_restartEv>:
      b8:	mov	w0, #0xa                   	// #10
      bc:	ret

00000000000000c0 <_ZN12_GLOBAL__N_115serial_dispatch9trycommitERm>:
      c0:	mov	w0, #0x1                   	// #1
      c4:	ret

00000000000000c8 <_ZN12_GLOBAL__N_115serial_dispatch20snapshot_most_recentEv>:
      c8:	mov	w0, #0x1                   	// #1
      cc:	ret

00000000000000d0 <_ZN12_GLOBAL__N_118serialirr_dispatch26closed_nesting_alternativeEv>:
      d0:	adrp	x0, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
      d4:	add	x0, x0, #0x0
      d8:	ret
      dc:	nop

00000000000000e0 <_ZN12_GLOBAL__N_115serial_dispatch8rollbackEPN3GTM18gtm_transaction_cpE>:
      e0:	ret
      e4:	nop

00000000000000e8 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch8rollbackEPN3GTM18gtm_transaction_cpE>:
      e8:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
      ec:	ldr	x0, [x0]
      f0:	mrs	x1, tpidr_el0
      f4:	ldr	x0, [x1, x0]
      f8:	ldr	w0, [x0, #288]
      fc:	tbnz	w0, #1, 104 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch8rollbackEPN3GTM18gtm_transaction_cpE+0x1c>
     100:	ret
     104:	stp	x29, x30, [sp, #-16]!
     108:	mov	x29, sp
     10c:	bl	0 <abort>

0000000000000110 <_ZN12_GLOBAL__N_118serialirr_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE>:
     110:	mov	x0, x1
     114:	mov	w1, w2
     118:	cbnz	x3, 120 <_ZN12_GLOBAL__N_118serialirr_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x10>
     11c:	ret
     120:	mov	x2, x3
     124:	b	0 <memset>

0000000000000128 <_ZN12_GLOBAL__N_16htm_mg4finiEv>:
     128:	adrp	x0, 0 <gtm_serial_lock>
     12c:	add	x0, x0, #0x0
     130:	str	wzr, [x0]
     134:	ret

0000000000000138 <_ZN12_GLOBAL__N_118serialirr_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_>:
     138:	mov	x0, x1
     13c:	and	w4, w4, #0xff
     140:	mov	x1, x2
     144:	cbnz	x3, 14c <_ZN12_GLOBAL__N_118serialirr_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x14>
     148:	ret
     14c:	mov	x2, x3
     150:	cbnz	w4, 158 <_ZN12_GLOBAL__N_118serialirr_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x20>
     154:	b	0 <memcpy>
     158:	b	0 <memmove>
     15c:	nop

0000000000000160 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WCFEPCfS1_>:
     160:	stp	x29, x30, [sp, #-96]!
     164:	mov	x29, sp
     168:	stp	x21, x22, [sp, #32]
     16c:	adrp	x21, 0 <_ZN3GTM12_gtm_thr_tlsE>
     170:	ldr	x21, [x21]
     174:	stp	x19, x20, [sp, #16]
     178:	mrs	x20, tpidr_el0
     17c:	add	x2, x20, x21
     180:	stp	d8, d9, [sp, #64]
     184:	mov	x19, x1
     188:	fmov	s9, s0
     18c:	ldr	x22, [x20, x21]
     190:	fmov	s8, s1
     194:	ldr	w0, [x22, #288]
     198:	tst	x0, #0x3
     19c:	b.eq	1b8 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WCFEPCfS1_+0x58>  // b.none
     1a0:	ldp	x21, x22, [sp, #32]
     1a4:	stp	s9, s8, [x19]
     1a8:	ldp	x19, x20, [sp, #16]
     1ac:	ldp	d8, d9, [sp, #64]
     1b0:	ldp	x29, x30, [sp], #96
     1b4:	ret
     1b8:	stp	x23, x24, [sp, #48]
     1bc:	ldr	x23, [x2, #8]
     1c0:	tbz	w0, #0, 22c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WCFEPCfS1_+0xcc>
     1c4:	tbnz	w0, #1, 224 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WCFEPCfS1_+0xc4>
     1c8:	ldr	x2, [x23]
     1cc:	mov	x0, x23
     1d0:	add	x1, sp, #0x58
     1d4:	ldr	x2, [x2, #8]
     1d8:	str	xzr, [sp, #88]
     1dc:	blr	x2
     1e0:	tst	w0, #0xff
     1e4:	b.eq	284 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WCFEPCfS1_+0x124>  // b.none
     1e8:	add	x20, x20, x21
     1ec:	ldr	w1, [x22, #288]
     1f0:	adrp	x0, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
     1f4:	add	x0, x0, #0x0
     1f8:	add	x0, x0, #0x18
     1fc:	orr	w1, w1, #0x3
     200:	ldp	x23, x24, [sp, #48]
     204:	str	x0, [x20, #8]
     208:	str	w1, [x22, #288]
     20c:	ldp	x21, x22, [sp, #32]
     210:	stp	s9, s8, [x19]
     214:	ldp	x19, x20, [sp, #16]
     218:	ldp	d8, d9, [sp, #64]
     21c:	ldp	x29, x30, [sp], #96
     220:	ret
     224:	ldp	x23, x24, [sp, #48]
     228:	b	1a0 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WCFEPCfS1_+0x40>
     22c:	adrp	x24, 0 <gtm_serial_lock>
     230:	add	x24, x24, #0x0
     234:	mov	x0, x24
     238:	mov	x1, x22
     23c:	bl	0 <_ZN3GTM10gtm_rwlock13write_upgradeEPNS_10gtm_threadE>
     240:	tst	w0, #0xff
     244:	b.eq	2b4 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WCFEPCfS1_+0x154>  // b.none
     248:	ldr	x3, [x23]
     24c:	mov	x0, x23
     250:	ldr	w2, [x22, #288]
     254:	add	x1, sp, #0x58
     258:	ldr	x3, [x3, #8]
     25c:	orr	w2, w2, #0x1
     260:	str	w2, [x22, #288]
     264:	str	xzr, [sp, #88]
     268:	blr	x3
     26c:	tst	w0, #0xff
     270:	b.eq	2a4 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WCFEPCfS1_+0x144>  // b.none
     274:	mov	x0, x24
     278:	mov	x1, x22
     27c:	bl	0 <_ZN3GTM10gtm_rwlock20write_upgrade_finishEPNS_10gtm_threadE>
     280:	b	1e8 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WCFEPCfS1_+0x88>
     284:	adrp	x3, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
     288:	adrp	x1, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
     28c:	adrp	x0, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
     290:	add	x3, x3, #0x0
     294:	add	x1, x1, #0x0
     298:	add	x0, x0, #0x0
     29c:	mov	w2, #0x137                 	// #311
     2a0:	bl	0 <__assert_fail>
     2a4:	mov	x0, x22
     2a8:	mov	w2, #0x1                   	// #1
     2ac:	mov	w1, #0x6                   	// #6
     2b0:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     2b4:	mov	x0, x22
     2b8:	mov	w2, #0x0                   	// #0
     2bc:	mov	w1, #0x6                   	// #6
     2c0:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     2c4:	nop

00000000000002c8 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WCDEPCdS1_>:
     2c8:	stp	x29, x30, [sp, #-96]!
     2cc:	mov	x29, sp
     2d0:	stp	x21, x22, [sp, #32]
     2d4:	adrp	x21, 0 <_ZN3GTM12_gtm_thr_tlsE>
     2d8:	ldr	x21, [x21]
     2dc:	stp	x19, x20, [sp, #16]
     2e0:	mrs	x20, tpidr_el0
     2e4:	add	x2, x20, x21
     2e8:	stp	d8, d9, [sp, #64]
     2ec:	mov	x19, x1
     2f0:	fmov	d9, d0
     2f4:	ldr	x22, [x20, x21]
     2f8:	fmov	d8, d1
     2fc:	ldr	w0, [x22, #288]
     300:	tst	x0, #0x3
     304:	b.eq	320 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WCDEPCdS1_+0x58>  // b.none
     308:	ldp	x21, x22, [sp, #32]
     30c:	stp	d9, d8, [x19]
     310:	ldp	x19, x20, [sp, #16]
     314:	ldp	d8, d9, [sp, #64]
     318:	ldp	x29, x30, [sp], #96
     31c:	ret
     320:	stp	x23, x24, [sp, #48]
     324:	ldr	x23, [x2, #8]
     328:	tbz	w0, #0, 394 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WCDEPCdS1_+0xcc>
     32c:	tbnz	w0, #1, 38c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WCDEPCdS1_+0xc4>
     330:	ldr	x2, [x23]
     334:	mov	x0, x23
     338:	add	x1, sp, #0x58
     33c:	ldr	x2, [x2, #8]
     340:	str	xzr, [sp, #88]
     344:	blr	x2
     348:	tst	w0, #0xff
     34c:	b.eq	3ec <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WCDEPCdS1_+0x124>  // b.none
     350:	add	x20, x20, x21
     354:	ldr	w1, [x22, #288]
     358:	adrp	x0, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
     35c:	add	x0, x0, #0x0
     360:	add	x0, x0, #0x18
     364:	orr	w1, w1, #0x3
     368:	ldp	x23, x24, [sp, #48]
     36c:	str	x0, [x20, #8]
     370:	str	w1, [x22, #288]
     374:	ldp	x21, x22, [sp, #32]
     378:	stp	d9, d8, [x19]
     37c:	ldp	x19, x20, [sp, #16]
     380:	ldp	d8, d9, [sp, #64]
     384:	ldp	x29, x30, [sp], #96
     388:	ret
     38c:	ldp	x23, x24, [sp, #48]
     390:	b	308 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WCDEPCdS1_+0x40>
     394:	adrp	x24, 0 <gtm_serial_lock>
     398:	add	x24, x24, #0x0
     39c:	mov	x0, x24
     3a0:	mov	x1, x22
     3a4:	bl	0 <_ZN3GTM10gtm_rwlock13write_upgradeEPNS_10gtm_threadE>
     3a8:	tst	w0, #0xff
     3ac:	b.eq	41c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WCDEPCdS1_+0x154>  // b.none
     3b0:	ldr	x3, [x23]
     3b4:	mov	x0, x23
     3b8:	ldr	w2, [x22, #288]
     3bc:	add	x1, sp, #0x58
     3c0:	ldr	x3, [x3, #8]
     3c4:	orr	w2, w2, #0x1
     3c8:	str	w2, [x22, #288]
     3cc:	str	xzr, [sp, #88]
     3d0:	blr	x3
     3d4:	tst	w0, #0xff
     3d8:	b.eq	40c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WCDEPCdS1_+0x144>  // b.none
     3dc:	mov	x0, x24
     3e0:	mov	x1, x22
     3e4:	bl	0 <_ZN3GTM10gtm_rwlock20write_upgrade_finishEPNS_10gtm_threadE>
     3e8:	b	350 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WCDEPCdS1_+0x88>
     3ec:	adrp	x3, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
     3f0:	adrp	x1, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
     3f4:	adrp	x0, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
     3f8:	add	x3, x3, #0x0
     3fc:	add	x1, x1, #0x0
     400:	add	x0, x0, #0x0
     404:	mov	w2, #0x137                 	// #311
     408:	bl	0 <__assert_fail>
     40c:	mov	x0, x22
     410:	mov	w2, #0x1                   	// #1
     414:	mov	w1, #0x6                   	// #6
     418:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     41c:	mov	x0, x22
     420:	mov	w2, #0x0                   	// #0
     424:	mov	w1, #0x6                   	// #6
     428:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     42c:	nop

0000000000000430 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WU1EPhh>:
     430:	stp	x29, x30, [sp, #-96]!
     434:	mov	x29, sp
     438:	stp	x21, x22, [sp, #32]
     43c:	adrp	x21, 0 <_ZN3GTM12_gtm_thr_tlsE>
     440:	ldr	x21, [x21]
     444:	stp	x19, x20, [sp, #16]
     448:	mrs	x20, tpidr_el0
     44c:	mov	x19, x1
     450:	stp	x23, x24, [sp, #48]
     454:	add	x1, x20, x21
     458:	and	w23, w2, #0xff
     45c:	ldr	x22, [x20, x21]
     460:	ldr	w0, [x22, #288]
     464:	tst	x0, #0x3
     468:	b.eq	484 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WU1EPhh+0x54>  // b.none
     46c:	strb	w23, [x19]
     470:	ldp	x19, x20, [sp, #16]
     474:	ldp	x21, x22, [sp, #32]
     478:	ldp	x23, x24, [sp, #48]
     47c:	ldp	x29, x30, [sp], #96
     480:	ret
     484:	ldr	x24, [x1, #8]
     488:	tbz	w0, #0, 4e8 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WU1EPhh+0xb8>
     48c:	tbnz	w0, #1, 46c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WU1EPhh+0x3c>
     490:	ldr	x2, [x24]
     494:	mov	x0, x24
     498:	add	x1, sp, #0x58
     49c:	ldr	x2, [x2, #8]
     4a0:	str	xzr, [sp, #88]
     4a4:	blr	x2
     4a8:	tst	w0, #0xff
     4ac:	b.eq	548 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WU1EPhh+0x118>  // b.none
     4b0:	add	x20, x20, x21
     4b4:	ldr	w1, [x22, #288]
     4b8:	adrp	x0, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
     4bc:	add	x0, x0, #0x0
     4c0:	add	x0, x0, #0x18
     4c4:	orr	w1, w1, #0x3
     4c8:	str	x0, [x20, #8]
     4cc:	str	w1, [x22, #288]
     4d0:	strb	w23, [x19]
     4d4:	ldp	x19, x20, [sp, #16]
     4d8:	ldp	x21, x22, [sp, #32]
     4dc:	ldp	x23, x24, [sp, #48]
     4e0:	ldp	x29, x30, [sp], #96
     4e4:	ret
     4e8:	str	x25, [sp, #64]
     4ec:	adrp	x25, 0 <gtm_serial_lock>
     4f0:	add	x25, x25, #0x0
     4f4:	mov	x1, x22
     4f8:	mov	x0, x25
     4fc:	bl	0 <_ZN3GTM10gtm_rwlock13write_upgradeEPNS_10gtm_threadE>
     500:	tst	w0, #0xff
     504:	b.eq	57c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WU1EPhh+0x14c>  // b.none
     508:	ldr	x3, [x24]
     50c:	mov	x0, x24
     510:	ldr	w2, [x22, #288]
     514:	add	x1, sp, #0x58
     518:	ldr	x3, [x3, #8]
     51c:	orr	w2, w2, #0x1
     520:	str	w2, [x22, #288]
     524:	str	xzr, [sp, #88]
     528:	blr	x3
     52c:	tst	w0, #0xff
     530:	b.eq	56c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WU1EPhh+0x13c>  // b.none
     534:	mov	x0, x25
     538:	mov	x1, x22
     53c:	bl	0 <_ZN3GTM10gtm_rwlock20write_upgrade_finishEPNS_10gtm_threadE>
     540:	ldr	x25, [sp, #64]
     544:	b	4b0 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WU1EPhh+0x80>
     548:	adrp	x3, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
     54c:	adrp	x1, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
     550:	adrp	x0, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
     554:	add	x3, x3, #0x0
     558:	add	x1, x1, #0x0
     55c:	add	x0, x0, #0x0
     560:	mov	w2, #0x137                 	// #311
     564:	str	x25, [sp, #64]
     568:	bl	0 <__assert_fail>
     56c:	mov	x0, x22
     570:	mov	w2, #0x1                   	// #1
     574:	mov	w1, #0x6                   	// #6
     578:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     57c:	mov	x0, x22
     580:	mov	w2, #0x0                   	// #0
     584:	mov	w1, #0x6                   	// #6
     588:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     58c:	nop

0000000000000590 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WU2EPtt>:
     590:	stp	x29, x30, [sp, #-96]!
     594:	mov	x29, sp
     598:	stp	x21, x22, [sp, #32]
     59c:	adrp	x21, 0 <_ZN3GTM12_gtm_thr_tlsE>
     5a0:	ldr	x21, [x21]
     5a4:	stp	x19, x20, [sp, #16]
     5a8:	mrs	x20, tpidr_el0
     5ac:	mov	x19, x1
     5b0:	stp	x23, x24, [sp, #48]
     5b4:	add	x1, x20, x21
     5b8:	and	w23, w2, #0xffff
     5bc:	ldr	x22, [x20, x21]
     5c0:	ldr	w0, [x22, #288]
     5c4:	tst	x0, #0x3
     5c8:	b.eq	5e4 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WU2EPtt+0x54>  // b.none
     5cc:	strh	w23, [x19]
     5d0:	ldp	x19, x20, [sp, #16]
     5d4:	ldp	x21, x22, [sp, #32]
     5d8:	ldp	x23, x24, [sp, #48]
     5dc:	ldp	x29, x30, [sp], #96
     5e0:	ret
     5e4:	ldr	x24, [x1, #8]
     5e8:	tbz	w0, #0, 648 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WU2EPtt+0xb8>
     5ec:	tbnz	w0, #1, 5cc <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WU2EPtt+0x3c>
     5f0:	ldr	x2, [x24]
     5f4:	mov	x0, x24
     5f8:	add	x1, sp, #0x58
     5fc:	ldr	x2, [x2, #8]
     600:	str	xzr, [sp, #88]
     604:	blr	x2
     608:	tst	w0, #0xff
     60c:	b.eq	6a8 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WU2EPtt+0x118>  // b.none
     610:	add	x20, x20, x21
     614:	ldr	w1, [x22, #288]
     618:	adrp	x0, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
     61c:	add	x0, x0, #0x0
     620:	add	x0, x0, #0x18
     624:	orr	w1, w1, #0x3
     628:	str	x0, [x20, #8]
     62c:	str	w1, [x22, #288]
     630:	strh	w23, [x19]
     634:	ldp	x19, x20, [sp, #16]
     638:	ldp	x21, x22, [sp, #32]
     63c:	ldp	x23, x24, [sp, #48]
     640:	ldp	x29, x30, [sp], #96
     644:	ret
     648:	str	x25, [sp, #64]
     64c:	adrp	x25, 0 <gtm_serial_lock>
     650:	add	x25, x25, #0x0
     654:	mov	x1, x22
     658:	mov	x0, x25
     65c:	bl	0 <_ZN3GTM10gtm_rwlock13write_upgradeEPNS_10gtm_threadE>
     660:	tst	w0, #0xff
     664:	b.eq	6dc <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WU2EPtt+0x14c>  // b.none
     668:	ldr	x3, [x24]
     66c:	mov	x0, x24
     670:	ldr	w2, [x22, #288]
     674:	add	x1, sp, #0x58
     678:	ldr	x3, [x3, #8]
     67c:	orr	w2, w2, #0x1
     680:	str	w2, [x22, #288]
     684:	str	xzr, [sp, #88]
     688:	blr	x3
     68c:	tst	w0, #0xff
     690:	b.eq	6cc <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WU2EPtt+0x13c>  // b.none
     694:	mov	x0, x25
     698:	mov	x1, x22
     69c:	bl	0 <_ZN3GTM10gtm_rwlock20write_upgrade_finishEPNS_10gtm_threadE>
     6a0:	ldr	x25, [sp, #64]
     6a4:	b	610 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WU2EPtt+0x80>
     6a8:	adrp	x3, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
     6ac:	adrp	x1, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
     6b0:	adrp	x0, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
     6b4:	add	x3, x3, #0x0
     6b8:	add	x1, x1, #0x0
     6bc:	add	x0, x0, #0x0
     6c0:	mov	w2, #0x137                 	// #311
     6c4:	str	x25, [sp, #64]
     6c8:	bl	0 <__assert_fail>
     6cc:	mov	x0, x22
     6d0:	mov	w2, #0x1                   	// #1
     6d4:	mov	w1, #0x6                   	// #6
     6d8:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     6dc:	mov	x0, x22
     6e0:	mov	w2, #0x0                   	// #0
     6e4:	mov	w1, #0x6                   	// #6
     6e8:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     6ec:	nop

00000000000006f0 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WU4EPjj>:
     6f0:	stp	x29, x30, [sp, #-96]!
     6f4:	mov	x29, sp
     6f8:	stp	x21, x22, [sp, #32]
     6fc:	adrp	x21, 0 <_ZN3GTM12_gtm_thr_tlsE>
     700:	ldr	x21, [x21]
     704:	stp	x19, x20, [sp, #16]
     708:	mrs	x20, tpidr_el0
     70c:	mov	w19, w2
     710:	stp	x23, x24, [sp, #48]
     714:	mov	x23, x1
     718:	add	x1, x20, x21
     71c:	ldr	x22, [x20, x21]
     720:	ldr	w0, [x22, #288]
     724:	tst	x0, #0x3
     728:	b.eq	744 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WU4EPjj+0x54>  // b.none
     72c:	ldp	x21, x22, [sp, #32]
     730:	str	w19, [x23]
     734:	ldp	x19, x20, [sp, #16]
     738:	ldp	x23, x24, [sp, #48]
     73c:	ldp	x29, x30, [sp], #96
     740:	ret
     744:	ldr	x24, [x1, #8]
     748:	tbz	w0, #0, 7a8 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WU4EPjj+0xb8>
     74c:	tbnz	w0, #1, 72c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WU4EPjj+0x3c>
     750:	ldr	x2, [x24]
     754:	mov	x0, x24
     758:	add	x1, sp, #0x58
     75c:	ldr	x2, [x2, #8]
     760:	str	xzr, [sp, #88]
     764:	blr	x2
     768:	tst	w0, #0xff
     76c:	b.eq	808 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WU4EPjj+0x118>  // b.none
     770:	add	x20, x20, x21
     774:	ldr	w1, [x22, #288]
     778:	adrp	x0, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
     77c:	add	x0, x0, #0x0
     780:	add	x0, x0, #0x18
     784:	orr	w1, w1, #0x3
     788:	str	x0, [x20, #8]
     78c:	str	w1, [x22, #288]
     790:	ldp	x21, x22, [sp, #32]
     794:	str	w19, [x23]
     798:	ldp	x19, x20, [sp, #16]
     79c:	ldp	x23, x24, [sp, #48]
     7a0:	ldp	x29, x30, [sp], #96
     7a4:	ret
     7a8:	str	x25, [sp, #64]
     7ac:	adrp	x25, 0 <gtm_serial_lock>
     7b0:	add	x25, x25, #0x0
     7b4:	mov	x1, x22
     7b8:	mov	x0, x25
     7bc:	bl	0 <_ZN3GTM10gtm_rwlock13write_upgradeEPNS_10gtm_threadE>
     7c0:	tst	w0, #0xff
     7c4:	b.eq	83c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WU4EPjj+0x14c>  // b.none
     7c8:	ldr	x3, [x24]
     7cc:	mov	x0, x24
     7d0:	ldr	w2, [x22, #288]
     7d4:	add	x1, sp, #0x58
     7d8:	ldr	x3, [x3, #8]
     7dc:	orr	w2, w2, #0x1
     7e0:	str	w2, [x22, #288]
     7e4:	str	xzr, [sp, #88]
     7e8:	blr	x3
     7ec:	tst	w0, #0xff
     7f0:	b.eq	82c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WU4EPjj+0x13c>  // b.none
     7f4:	mov	x0, x25
     7f8:	mov	x1, x22
     7fc:	bl	0 <_ZN3GTM10gtm_rwlock20write_upgrade_finishEPNS_10gtm_threadE>
     800:	ldr	x25, [sp, #64]
     804:	b	770 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WU4EPjj+0x80>
     808:	adrp	x3, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
     80c:	adrp	x1, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
     810:	adrp	x0, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
     814:	add	x3, x3, #0x0
     818:	add	x1, x1, #0x0
     81c:	add	x0, x0, #0x0
     820:	mov	w2, #0x137                 	// #311
     824:	str	x25, [sp, #64]
     828:	bl	0 <__assert_fail>
     82c:	mov	x0, x22
     830:	mov	w2, #0x1                   	// #1
     834:	mov	w1, #0x6                   	// #6
     838:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     83c:	mov	x0, x22
     840:	mov	w2, #0x0                   	// #0
     844:	mov	w1, #0x6                   	// #6
     848:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     84c:	nop

0000000000000850 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WU8EPmm>:
     850:	stp	x29, x30, [sp, #-96]!
     854:	mov	x29, sp
     858:	stp	x21, x22, [sp, #32]
     85c:	adrp	x21, 0 <_ZN3GTM12_gtm_thr_tlsE>
     860:	ldr	x21, [x21]
     864:	stp	x19, x20, [sp, #16]
     868:	mrs	x20, tpidr_el0
     86c:	mov	x19, x2
     870:	stp	x23, x24, [sp, #48]
     874:	mov	x23, x1
     878:	add	x1, x20, x21
     87c:	ldr	x22, [x20, x21]
     880:	ldr	w0, [x22, #288]
     884:	tst	x0, #0x3
     888:	b.eq	8a4 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WU8EPmm+0x54>  // b.none
     88c:	ldp	x21, x22, [sp, #32]
     890:	str	x19, [x23]
     894:	ldp	x19, x20, [sp, #16]
     898:	ldp	x23, x24, [sp, #48]
     89c:	ldp	x29, x30, [sp], #96
     8a0:	ret
     8a4:	ldr	x24, [x1, #8]
     8a8:	tbz	w0, #0, 908 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WU8EPmm+0xb8>
     8ac:	tbnz	w0, #1, 88c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WU8EPmm+0x3c>
     8b0:	ldr	x2, [x24]
     8b4:	mov	x0, x24
     8b8:	add	x1, sp, #0x58
     8bc:	ldr	x2, [x2, #8]
     8c0:	str	xzr, [sp, #88]
     8c4:	blr	x2
     8c8:	tst	w0, #0xff
     8cc:	b.eq	968 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WU8EPmm+0x118>  // b.none
     8d0:	add	x20, x20, x21
     8d4:	ldr	w1, [x22, #288]
     8d8:	adrp	x0, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
     8dc:	add	x0, x0, #0x0
     8e0:	add	x0, x0, #0x18
     8e4:	orr	w1, w1, #0x3
     8e8:	str	x0, [x20, #8]
     8ec:	str	w1, [x22, #288]
     8f0:	ldp	x21, x22, [sp, #32]
     8f4:	str	x19, [x23]
     8f8:	ldp	x19, x20, [sp, #16]
     8fc:	ldp	x23, x24, [sp, #48]
     900:	ldp	x29, x30, [sp], #96
     904:	ret
     908:	str	x25, [sp, #64]
     90c:	adrp	x25, 0 <gtm_serial_lock>
     910:	add	x25, x25, #0x0
     914:	mov	x1, x22
     918:	mov	x0, x25
     91c:	bl	0 <_ZN3GTM10gtm_rwlock13write_upgradeEPNS_10gtm_threadE>
     920:	tst	w0, #0xff
     924:	b.eq	99c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WU8EPmm+0x14c>  // b.none
     928:	ldr	x3, [x24]
     92c:	mov	x0, x24
     930:	ldr	w2, [x22, #288]
     934:	add	x1, sp, #0x58
     938:	ldr	x3, [x3, #8]
     93c:	orr	w2, w2, #0x1
     940:	str	w2, [x22, #288]
     944:	str	xzr, [sp, #88]
     948:	blr	x3
     94c:	tst	w0, #0xff
     950:	b.eq	98c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WU8EPmm+0x13c>  // b.none
     954:	mov	x0, x25
     958:	mov	x1, x22
     95c:	bl	0 <_ZN3GTM10gtm_rwlock20write_upgrade_finishEPNS_10gtm_threadE>
     960:	ldr	x25, [sp, #64]
     964:	b	8d0 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WU8EPmm+0x80>
     968:	adrp	x3, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
     96c:	adrp	x1, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
     970:	adrp	x0, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
     974:	add	x3, x3, #0x0
     978:	add	x1, x1, #0x0
     97c:	add	x0, x0, #0x0
     980:	mov	w2, #0x137                 	// #311
     984:	str	x25, [sp, #64]
     988:	bl	0 <__assert_fail>
     98c:	mov	x0, x22
     990:	mov	w2, #0x1                   	// #1
     994:	mov	w1, #0x6                   	// #6
     998:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     99c:	mov	x0, x22
     9a0:	mov	w2, #0x0                   	// #0
     9a4:	mov	w1, #0x6                   	// #6
     9a8:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     9ac:	nop

00000000000009b0 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6ITM_WFEPff>:
     9b0:	stp	x29, x30, [sp, #-96]!
     9b4:	mov	x29, sp
     9b8:	stp	x21, x22, [sp, #32]
     9bc:	adrp	x21, 0 <_ZN3GTM12_gtm_thr_tlsE>
     9c0:	ldr	x21, [x21]
     9c4:	stp	x19, x20, [sp, #16]
     9c8:	mrs	x20, tpidr_el0
     9cc:	mov	x19, x1
     9d0:	add	x1, x20, x21
     9d4:	ldr	x22, [x20, x21]
     9d8:	ldr	w0, [x22, #288]
     9dc:	str	d8, [sp, #64]
     9e0:	fmov	s8, s0
     9e4:	tst	x0, #0x3
     9e8:	b.eq	a04 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6ITM_WFEPff+0x54>  // b.none
     9ec:	ldp	x21, x22, [sp, #32]
     9f0:	str	s8, [x19]
     9f4:	ldp	x19, x20, [sp, #16]
     9f8:	ldr	d8, [sp, #64]
     9fc:	ldp	x29, x30, [sp], #96
     a00:	ret
     a04:	stp	x23, x24, [sp, #48]
     a08:	ldr	x23, [x1, #8]
     a0c:	tbz	w0, #0, a78 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6ITM_WFEPff+0xc8>
     a10:	tbnz	w0, #1, a70 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6ITM_WFEPff+0xc0>
     a14:	ldr	x2, [x23]
     a18:	mov	x0, x23
     a1c:	add	x1, sp, #0x58
     a20:	ldr	x2, [x2, #8]
     a24:	str	xzr, [sp, #88]
     a28:	blr	x2
     a2c:	tst	w0, #0xff
     a30:	b.eq	ad0 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6ITM_WFEPff+0x120>  // b.none
     a34:	add	x20, x20, x21
     a38:	ldr	w1, [x22, #288]
     a3c:	adrp	x0, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
     a40:	add	x0, x0, #0x0
     a44:	add	x0, x0, #0x18
     a48:	orr	w1, w1, #0x3
     a4c:	ldp	x23, x24, [sp, #48]
     a50:	str	x0, [x20, #8]
     a54:	str	w1, [x22, #288]
     a58:	ldp	x21, x22, [sp, #32]
     a5c:	str	s8, [x19]
     a60:	ldp	x19, x20, [sp, #16]
     a64:	ldr	d8, [sp, #64]
     a68:	ldp	x29, x30, [sp], #96
     a6c:	ret
     a70:	ldp	x23, x24, [sp, #48]
     a74:	b	9ec <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6ITM_WFEPff+0x3c>
     a78:	adrp	x24, 0 <gtm_serial_lock>
     a7c:	add	x24, x24, #0x0
     a80:	mov	x0, x24
     a84:	mov	x1, x22
     a88:	bl	0 <_ZN3GTM10gtm_rwlock13write_upgradeEPNS_10gtm_threadE>
     a8c:	tst	w0, #0xff
     a90:	b.eq	b00 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6ITM_WFEPff+0x150>  // b.none
     a94:	ldr	x3, [x23]
     a98:	mov	x0, x23
     a9c:	ldr	w2, [x22, #288]
     aa0:	add	x1, sp, #0x58
     aa4:	ldr	x3, [x3, #8]
     aa8:	orr	w2, w2, #0x1
     aac:	str	w2, [x22, #288]
     ab0:	str	xzr, [sp, #88]
     ab4:	blr	x3
     ab8:	tst	w0, #0xff
     abc:	b.eq	af0 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6ITM_WFEPff+0x140>  // b.none
     ac0:	mov	x0, x24
     ac4:	mov	x1, x22
     ac8:	bl	0 <_ZN3GTM10gtm_rwlock20write_upgrade_finishEPNS_10gtm_threadE>
     acc:	b	a34 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6ITM_WFEPff+0x84>
     ad0:	adrp	x3, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
     ad4:	adrp	x1, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
     ad8:	adrp	x0, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
     adc:	add	x3, x3, #0x0
     ae0:	add	x1, x1, #0x0
     ae4:	add	x0, x0, #0x0
     ae8:	mov	w2, #0x137                 	// #311
     aec:	bl	0 <__assert_fail>
     af0:	mov	x0, x22
     af4:	mov	w2, #0x1                   	// #1
     af8:	mov	w1, #0x6                   	// #6
     afc:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     b00:	mov	x0, x22
     b04:	mov	w2, #0x0                   	// #0
     b08:	mov	w1, #0x6                   	// #6
     b0c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000000b10 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6ITM_WDEPdd>:
     b10:	stp	x29, x30, [sp, #-96]!
     b14:	mov	x29, sp
     b18:	stp	x21, x22, [sp, #32]
     b1c:	adrp	x21, 0 <_ZN3GTM12_gtm_thr_tlsE>
     b20:	ldr	x21, [x21]
     b24:	stp	x19, x20, [sp, #16]
     b28:	mrs	x20, tpidr_el0
     b2c:	mov	x19, x1
     b30:	add	x1, x20, x21
     b34:	ldr	x22, [x20, x21]
     b38:	ldr	w0, [x22, #288]
     b3c:	str	d8, [sp, #64]
     b40:	fmov	d8, d0
     b44:	tst	x0, #0x3
     b48:	b.eq	b64 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6ITM_WDEPdd+0x54>  // b.none
     b4c:	ldp	x21, x22, [sp, #32]
     b50:	str	d8, [x19]
     b54:	ldp	x19, x20, [sp, #16]
     b58:	ldr	d8, [sp, #64]
     b5c:	ldp	x29, x30, [sp], #96
     b60:	ret
     b64:	stp	x23, x24, [sp, #48]
     b68:	ldr	x23, [x1, #8]
     b6c:	tbz	w0, #0, bd8 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6ITM_WDEPdd+0xc8>
     b70:	tbnz	w0, #1, bd0 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6ITM_WDEPdd+0xc0>
     b74:	ldr	x2, [x23]
     b78:	mov	x0, x23
     b7c:	add	x1, sp, #0x58
     b80:	ldr	x2, [x2, #8]
     b84:	str	xzr, [sp, #88]
     b88:	blr	x2
     b8c:	tst	w0, #0xff
     b90:	b.eq	c30 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6ITM_WDEPdd+0x120>  // b.none
     b94:	add	x20, x20, x21
     b98:	ldr	w1, [x22, #288]
     b9c:	adrp	x0, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
     ba0:	add	x0, x0, #0x0
     ba4:	add	x0, x0, #0x18
     ba8:	orr	w1, w1, #0x3
     bac:	ldp	x23, x24, [sp, #48]
     bb0:	str	x0, [x20, #8]
     bb4:	str	w1, [x22, #288]
     bb8:	ldp	x21, x22, [sp, #32]
     bbc:	str	d8, [x19]
     bc0:	ldp	x19, x20, [sp, #16]
     bc4:	ldr	d8, [sp, #64]
     bc8:	ldp	x29, x30, [sp], #96
     bcc:	ret
     bd0:	ldp	x23, x24, [sp, #48]
     bd4:	b	b4c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6ITM_WDEPdd+0x3c>
     bd8:	adrp	x24, 0 <gtm_serial_lock>
     bdc:	add	x24, x24, #0x0
     be0:	mov	x0, x24
     be4:	mov	x1, x22
     be8:	bl	0 <_ZN3GTM10gtm_rwlock13write_upgradeEPNS_10gtm_threadE>
     bec:	tst	w0, #0xff
     bf0:	b.eq	c60 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6ITM_WDEPdd+0x150>  // b.none
     bf4:	ldr	x3, [x23]
     bf8:	mov	x0, x23
     bfc:	ldr	w2, [x22, #288]
     c00:	add	x1, sp, #0x58
     c04:	ldr	x3, [x3, #8]
     c08:	orr	w2, w2, #0x1
     c0c:	str	w2, [x22, #288]
     c10:	str	xzr, [sp, #88]
     c14:	blr	x3
     c18:	tst	w0, #0xff
     c1c:	b.eq	c50 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6ITM_WDEPdd+0x140>  // b.none
     c20:	mov	x0, x24
     c24:	mov	x1, x22
     c28:	bl	0 <_ZN3GTM10gtm_rwlock20write_upgrade_finishEPNS_10gtm_threadE>
     c2c:	b	b94 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6ITM_WDEPdd+0x84>
     c30:	adrp	x3, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
     c34:	adrp	x1, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
     c38:	adrp	x0, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
     c3c:	add	x3, x3, #0x0
     c40:	add	x1, x1, #0x0
     c44:	add	x0, x0, #0x0
     c48:	mov	w2, #0x137                 	// #311
     c4c:	bl	0 <__assert_fail>
     c50:	mov	x0, x22
     c54:	mov	w2, #0x1                   	// #1
     c58:	mov	w1, #0x6                   	// #6
     c5c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     c60:	mov	x0, x22
     c64:	mov	w2, #0x0                   	// #0
     c68:	mov	w1, #0x6                   	// #6
     c6c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000000c70 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6ITM_WEEPee>:
     c70:	stp	x29, x30, [sp, #-96]!
     c74:	mov	x29, sp
     c78:	stp	x21, x22, [sp, #32]
     c7c:	adrp	x21, 0 <_ZN3GTM12_gtm_thr_tlsE>
     c80:	ldr	x21, [x21]
     c84:	stp	x19, x20, [sp, #16]
     c88:	mrs	x20, tpidr_el0
     c8c:	mov	x19, x1
     c90:	add	x1, x20, x21
     c94:	ldr	x22, [x20, x21]
     c98:	ldr	w0, [x22, #288]
     c9c:	tst	x0, #0x3
     ca0:	b.eq	cb8 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6ITM_WEEPee+0x48>  // b.none
     ca4:	str	q0, [x19]
     ca8:	ldp	x19, x20, [sp, #16]
     cac:	ldp	x21, x22, [sp, #32]
     cb0:	ldp	x29, x30, [sp], #96
     cb4:	ret
     cb8:	stp	x23, x24, [sp, #48]
     cbc:	ldr	x23, [x1, #8]
     cc0:	tbz	w0, #0, d30 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6ITM_WEEPee+0xc0>
     cc4:	tbnz	w0, #1, d28 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6ITM_WEEPee+0xb8>
     cc8:	ldr	x2, [x23]
     ccc:	mov	x0, x23
     cd0:	add	x1, sp, #0x58
     cd4:	str	q0, [sp, #64]
     cd8:	ldr	x2, [x2, #8]
     cdc:	str	xzr, [sp, #88]
     ce0:	blr	x2
     ce4:	tst	w0, #0xff
     ce8:	ldr	q0, [sp, #64]
     cec:	b.eq	d98 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6ITM_WEEPee+0x128>  // b.none
     cf0:	add	x20, x20, x21
     cf4:	ldr	w1, [x22, #288]
     cf8:	adrp	x0, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
     cfc:	add	x0, x0, #0x0
     d00:	add	x0, x0, #0x18
     d04:	orr	w1, w1, #0x3
     d08:	ldp	x23, x24, [sp, #48]
     d0c:	str	x0, [x20, #8]
     d10:	str	w1, [x22, #288]
     d14:	ldp	x21, x22, [sp, #32]
     d18:	str	q0, [x19]
     d1c:	ldp	x19, x20, [sp, #16]
     d20:	ldp	x29, x30, [sp], #96
     d24:	ret
     d28:	ldp	x23, x24, [sp, #48]
     d2c:	b	ca4 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6ITM_WEEPee+0x34>
     d30:	adrp	x24, 0 <gtm_serial_lock>
     d34:	add	x24, x24, #0x0
     d38:	mov	x0, x24
     d3c:	mov	x1, x22
     d40:	str	q0, [sp, #64]
     d44:	bl	0 <_ZN3GTM10gtm_rwlock13write_upgradeEPNS_10gtm_threadE>
     d48:	tst	w0, #0xff
     d4c:	b.eq	dc8 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6ITM_WEEPee+0x158>  // b.none
     d50:	ldr	x3, [x23]
     d54:	mov	x0, x23
     d58:	ldr	w2, [x22, #288]
     d5c:	add	x1, sp, #0x58
     d60:	ldr	x3, [x3, #8]
     d64:	orr	w2, w2, #0x1
     d68:	str	w2, [x22, #288]
     d6c:	str	xzr, [sp, #88]
     d70:	blr	x3
     d74:	tst	w0, #0xff
     d78:	ldr	q0, [sp, #64]
     d7c:	b.eq	db8 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6ITM_WEEPee+0x148>  // b.none
     d80:	mov	x0, x24
     d84:	mov	x1, x22
     d88:	str	q0, [sp, #64]
     d8c:	bl	0 <_ZN3GTM10gtm_rwlock20write_upgrade_finishEPNS_10gtm_threadE>
     d90:	ldr	q0, [sp, #64]
     d94:	b	cf0 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6ITM_WEEPee+0x80>
     d98:	adrp	x3, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
     d9c:	adrp	x1, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
     da0:	adrp	x0, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
     da4:	add	x3, x3, #0x0
     da8:	add	x1, x1, #0x0
     dac:	add	x0, x0, #0x0
     db0:	mov	w2, #0x137                 	// #311
     db4:	bl	0 <__assert_fail>
     db8:	mov	x0, x22
     dbc:	mov	w2, #0x1                   	// #1
     dc0:	mov	w1, #0x6                   	// #6
     dc4:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     dc8:	mov	x0, x22
     dcc:	mov	w2, #0x0                   	// #0
     dd0:	mov	w1, #0x6                   	// #6
     dd4:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000000dd8 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WCEEPCeS1_>:
     dd8:	stp	x29, x30, [sp, #-112]!
     ddc:	mov	x29, sp
     de0:	stp	x21, x22, [sp, #32]
     de4:	adrp	x21, 0 <_ZN3GTM12_gtm_thr_tlsE>
     de8:	ldr	x21, [x21]
     dec:	stp	x19, x20, [sp, #16]
     df0:	mrs	x20, tpidr_el0
     df4:	mov	x19, x1
     df8:	add	x1, x20, x21
     dfc:	ldr	x22, [x20, x21]
     e00:	ldr	w0, [x22, #288]
     e04:	tst	x0, #0x3
     e08:	b.eq	e24 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WCEEPCeS1_+0x4c>  // b.none
     e0c:	str	q0, [x19]
     e10:	str	q1, [x19, #16]
     e14:	ldp	x19, x20, [sp, #16]
     e18:	ldp	x21, x22, [sp, #32]
     e1c:	ldp	x29, x30, [sp], #112
     e20:	ret
     e24:	stp	x23, x24, [sp, #48]
     e28:	ldr	x23, [x1, #8]
     e2c:	tbz	w0, #0, ea8 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WCEEPCeS1_+0xd0>
     e30:	tbnz	w0, #1, ea0 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WCEEPCeS1_+0xc8>
     e34:	ldr	x2, [x23]
     e38:	mov	x0, x23
     e3c:	add	x1, sp, #0x68
     e40:	str	q0, [sp, #64]
     e44:	str	q1, [sp, #80]
     e48:	ldr	x2, [x2, #8]
     e4c:	str	xzr, [sp, #104]
     e50:	blr	x2
     e54:	tst	w0, #0xff
     e58:	ldr	q0, [sp, #64]
     e5c:	ldr	q1, [sp, #80]
     e60:	b.eq	f20 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WCEEPCeS1_+0x148>  // b.none
     e64:	add	x20, x20, x21
     e68:	ldr	w1, [x22, #288]
     e6c:	adrp	x0, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
     e70:	add	x0, x0, #0x0
     e74:	add	x0, x0, #0x18
     e78:	orr	w1, w1, #0x3
     e7c:	ldp	x23, x24, [sp, #48]
     e80:	str	x0, [x20, #8]
     e84:	str	w1, [x22, #288]
     e88:	ldp	x21, x22, [sp, #32]
     e8c:	str	q0, [x19]
     e90:	str	q1, [x19, #16]
     e94:	ldp	x19, x20, [sp, #16]
     e98:	ldp	x29, x30, [sp], #112
     e9c:	ret
     ea0:	ldp	x23, x24, [sp, #48]
     ea4:	b	e0c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WCEEPCeS1_+0x34>
     ea8:	adrp	x24, 0 <gtm_serial_lock>
     eac:	add	x24, x24, #0x0
     eb0:	mov	x0, x24
     eb4:	mov	x1, x22
     eb8:	str	q0, [sp, #64]
     ebc:	str	q1, [sp, #80]
     ec0:	bl	0 <_ZN3GTM10gtm_rwlock13write_upgradeEPNS_10gtm_threadE>
     ec4:	tst	w0, #0xff
     ec8:	b.eq	f50 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WCEEPCeS1_+0x178>  // b.none
     ecc:	ldr	x3, [x23]
     ed0:	mov	x0, x23
     ed4:	ldr	w2, [x22, #288]
     ed8:	add	x1, sp, #0x68
     edc:	ldr	x3, [x3, #8]
     ee0:	orr	w2, w2, #0x1
     ee4:	str	w2, [x22, #288]
     ee8:	str	xzr, [sp, #104]
     eec:	blr	x3
     ef0:	tst	w0, #0xff
     ef4:	ldr	q0, [sp, #64]
     ef8:	ldr	q1, [sp, #80]
     efc:	b.eq	f40 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WCEEPCeS1_+0x168>  // b.none
     f00:	mov	x0, x24
     f04:	mov	x1, x22
     f08:	str	q0, [sp, #64]
     f0c:	str	q1, [sp, #80]
     f10:	bl	0 <_ZN3GTM10gtm_rwlock20write_upgrade_finishEPNS_10gtm_threadE>
     f14:	ldr	q0, [sp, #64]
     f18:	ldr	q1, [sp, #80]
     f1c:	b	e64 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WCEEPCeS1_+0x8c>
     f20:	adrp	x3, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
     f24:	adrp	x1, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
     f28:	adrp	x0, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
     f2c:	add	x3, x3, #0x0
     f30:	add	x1, x1, #0x0
     f34:	add	x0, x0, #0x0
     f38:	mov	w2, #0x137                 	// #311
     f3c:	bl	0 <__assert_fail>
     f40:	mov	x0, x22
     f44:	mov	w2, #0x1                   	// #1
     f48:	mov	w1, #0x6                   	// #6
     f4c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     f50:	mov	x0, x22
     f54:	mov	w2, #0x0                   	// #0
     f58:	mov	w1, #0x6                   	// #6
     f5c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000000f60 <_ZN3GTM18dispatch_serialirrEv>:
     f60:	adrp	x0, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
     f64:	add	x0, x0, #0x0
     f68:	add	x0, x0, #0x18
     f6c:	ret

0000000000000f70 <_ZN3GTM15dispatch_serialEv>:
     f70:	adrp	x0, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
     f74:	add	x0, x0, #0x0
     f78:	ret
     f7c:	nop

0000000000000f80 <_ZN3GTM26dispatch_serialirr_onwriteEv>:
     f80:	adrp	x0, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
     f84:	add	x0, x0, #0x0
     f88:	add	x0, x0, #0x30
     f8c:	ret

0000000000000f90 <_ZN3GTM12dispatch_htmEv>:
     f90:	adrp	x0, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
     f94:	add	x0, x0, #0x0
     f98:	add	x0, x0, #0x48
     f9c:	ret

0000000000000fa0 <_ZN3GTM10gtm_thread14serialirr_modeEv>:
     fa0:	stp	x29, x30, [sp, #-80]!
     fa4:	mov	x29, sp
     fa8:	stp	x21, x22, [sp, #32]
     fac:	adrp	x21, 0 <_ZN3GTM12_gtm_thr_tlsE>
     fb0:	ldr	x21, [x21]
     fb4:	stp	x19, x20, [sp, #16]
     fb8:	mov	x19, x0
     fbc:	mrs	x20, tpidr_el0
     fc0:	ldr	w0, [x0, #288]
     fc4:	add	x1, x20, x21
     fc8:	ldr	x22, [x1, #8]
     fcc:	tbz	w0, #0, 1024 <_ZN3GTM10gtm_thread14serialirr_modeEv+0x84>
     fd0:	tbnz	w0, #1, 1014 <_ZN3GTM10gtm_thread14serialirr_modeEv+0x74>
     fd4:	ldr	x2, [x22]
     fd8:	mov	x0, x22
     fdc:	add	x1, sp, #0x48
     fe0:	ldr	x2, [x2, #8]
     fe4:	str	xzr, [sp, #72]
     fe8:	blr	x2
     fec:	tst	w0, #0xff
     ff0:	b.eq	1084 <_ZN3GTM10gtm_thread14serialirr_modeEv+0xe4>  // b.none
     ff4:	add	x20, x20, x21
     ff8:	ldr	w1, [x19, #288]
     ffc:	adrp	x0, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
    1000:	add	x0, x0, #0x0
    1004:	add	x0, x0, #0x18
    1008:	orr	w1, w1, #0x3
    100c:	str	x0, [x20, #8]
    1010:	str	w1, [x19, #288]
    1014:	ldp	x19, x20, [sp, #16]
    1018:	ldp	x21, x22, [sp, #32]
    101c:	ldp	x29, x30, [sp], #80
    1020:	ret
    1024:	str	x23, [sp, #48]
    1028:	adrp	x23, 0 <gtm_serial_lock>
    102c:	add	x23, x23, #0x0
    1030:	mov	x1, x19
    1034:	mov	x0, x23
    1038:	bl	0 <_ZN3GTM10gtm_rwlock13write_upgradeEPNS_10gtm_threadE>
    103c:	tst	w0, #0xff
    1040:	b.eq	10a8 <_ZN3GTM10gtm_thread14serialirr_modeEv+0x108>  // b.none
    1044:	ldr	x3, [x22]
    1048:	mov	x0, x22
    104c:	ldr	w2, [x19, #288]
    1050:	add	x1, sp, #0x48
    1054:	ldr	x3, [x3, #8]
    1058:	orr	w2, w2, #0x1
    105c:	str	xzr, [sp, #72]
    1060:	str	w2, [x19, #288]
    1064:	blr	x3
    1068:	tst	w0, #0xff
    106c:	b.eq	10b8 <_ZN3GTM10gtm_thread14serialirr_modeEv+0x118>  // b.none
    1070:	mov	x0, x23
    1074:	mov	x1, x19
    1078:	bl	0 <_ZN3GTM10gtm_rwlock20write_upgrade_finishEPNS_10gtm_threadE>
    107c:	ldr	x23, [sp, #48]
    1080:	b	ff4 <_ZN3GTM10gtm_thread14serialirr_modeEv+0x54>
    1084:	adrp	x3, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
    1088:	adrp	x1, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
    108c:	adrp	x0, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
    1090:	add	x3, x3, #0x0
    1094:	add	x1, x1, #0x0
    1098:	add	x0, x0, #0x0
    109c:	mov	w2, #0x137                 	// #311
    10a0:	str	x23, [sp, #48]
    10a4:	bl	0 <__assert_fail>
    10a8:	mov	x0, x19
    10ac:	mov	w2, #0x0                   	// #0
    10b0:	mov	w1, #0x6                   	// #6
    10b4:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    10b8:	mov	x0, x19
    10bc:	mov	w2, #0x1                   	// #1
    10c0:	mov	w1, #0x6                   	// #6
    10c4:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

00000000000010c8 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE>:
    10c8:	cbnz	x3, 10d0 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x8>
    10cc:	ret
    10d0:	stp	x29, x30, [sp, #-48]!
    10d4:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    10d8:	ldr	x0, [x0]
    10dc:	mov	x29, sp
    10e0:	stp	x20, x21, [sp, #16]
    10e4:	mov	w21, w2
    10e8:	mrs	x2, tpidr_el0
    10ec:	mov	x20, x1
    10f0:	ldr	x0, [x2, x0]
    10f4:	ldr	w2, [x0, #288]
    10f8:	tst	x2, #0x3
    10fc:	b.eq	1118 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x50>  // b.none
    1100:	mov	w1, w21
    1104:	mov	x0, x20
    1108:	ldp	x20, x21, [sp, #16]
    110c:	mov	x2, x3
    1110:	ldp	x29, x30, [sp], #48
    1114:	b	0 <memset>
    1118:	str	x3, [sp, #40]
    111c:	bl	fa0 <_ZN3GTM10gtm_thread14serialirr_modeEv>
    1120:	mov	w1, w21
    1124:	mov	x0, x20
    1128:	ldp	x20, x21, [sp, #16]
    112c:	ldr	x3, [sp, #40]
    1130:	ldp	x29, x30, [sp], #48
    1134:	mov	x2, x3
    1138:	b	0 <memset>
    113c:	nop

0000000000001140 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_>:
    1140:	cbnz	x3, 1148 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x8>
    1144:	ret
    1148:	stp	x29, x30, [sp, #-64]!
    114c:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1150:	ldr	x0, [x0]
    1154:	mov	x29, sp
    1158:	str	x22, [sp, #32]
    115c:	mov	x22, x2
    1160:	mrs	x2, tpidr_el0
    1164:	stp	x20, x21, [sp, #16]
    1168:	mov	x20, x1
    116c:	and	w21, w4, #0xff
    1170:	ldr	x0, [x2, x0]
    1174:	ldr	w2, [x0, #288]
    1178:	tst	x2, #0x3
    117c:	b.eq	11b0 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x70>  // b.none
    1180:	mov	x2, x3
    1184:	mov	x1, x22
    1188:	mov	x0, x20
    118c:	cbnz	w21, 11a0 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x60>
    1190:	ldp	x20, x21, [sp, #16]
    1194:	ldr	x22, [sp, #32]
    1198:	ldp	x29, x30, [sp], #64
    119c:	b	0 <memcpy>
    11a0:	ldp	x20, x21, [sp, #16]
    11a4:	ldr	x22, [sp, #32]
    11a8:	ldp	x29, x30, [sp], #64
    11ac:	b	0 <memmove>
    11b0:	str	x3, [sp, #56]
    11b4:	bl	fa0 <_ZN3GTM10gtm_thread14serialirr_modeEv>
    11b8:	ldr	x3, [sp, #56]
    11bc:	b	1180 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x40>

00000000000011c0 <_ITM_changeTransactionMode>:
    11c0:	stp	x29, x30, [sp, #-80]!
    11c4:	mov	x29, sp
    11c8:	stp	x19, x20, [sp, #16]
    11cc:	stp	x21, x22, [sp, #32]
    11d0:	cbnz	w0, 12a8 <_ITM_changeTransactionMode+0xe8>
    11d4:	adrp	x21, 0 <_ZN3GTM12_gtm_thr_tlsE>
    11d8:	ldr	x21, [x21]
    11dc:	mrs	x19, tpidr_el0
    11e0:	add	x0, x19, x21
    11e4:	ldr	x20, [x19, x21]
    11e8:	ldr	x22, [x0, #8]
    11ec:	ldr	w0, [x20, #288]
    11f0:	tbz	w0, #0, 1248 <_ITM_changeTransactionMode+0x88>
    11f4:	tbnz	w0, #1, 1238 <_ITM_changeTransactionMode+0x78>
    11f8:	ldr	x2, [x22]
    11fc:	mov	x0, x22
    1200:	add	x1, sp, #0x48
    1204:	ldr	x2, [x2, #8]
    1208:	str	xzr, [sp, #72]
    120c:	blr	x2
    1210:	tst	w0, #0xff
    1214:	b.eq	12cc <_ITM_changeTransactionMode+0x10c>  // b.none
    1218:	add	x19, x19, x21
    121c:	ldr	w1, [x20, #288]
    1220:	adrp	x0, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
    1224:	add	x0, x0, #0x0
    1228:	add	x0, x0, #0x18
    122c:	orr	w1, w1, #0x3
    1230:	str	x0, [x19, #8]
    1234:	str	w1, [x20, #288]
    1238:	ldp	x19, x20, [sp, #16]
    123c:	ldp	x21, x22, [sp, #32]
    1240:	ldp	x29, x30, [sp], #80
    1244:	ret
    1248:	str	x23, [sp, #48]
    124c:	adrp	x23, 0 <gtm_serial_lock>
    1250:	add	x23, x23, #0x0
    1254:	mov	x1, x20
    1258:	mov	x0, x23
    125c:	bl	0 <_ZN3GTM10gtm_rwlock13write_upgradeEPNS_10gtm_threadE>
    1260:	tst	w0, #0xff
    1264:	b.eq	12f0 <_ITM_changeTransactionMode+0x130>  // b.none
    1268:	ldr	x3, [x22]
    126c:	mov	x0, x22
    1270:	ldr	w2, [x20, #288]
    1274:	add	x1, sp, #0x48
    1278:	ldr	x3, [x3, #8]
    127c:	orr	w2, w2, #0x1
    1280:	str	w2, [x20, #288]
    1284:	str	xzr, [sp, #72]
    1288:	blr	x3
    128c:	tst	w0, #0xff
    1290:	b.eq	1300 <_ITM_changeTransactionMode+0x140>  // b.none
    1294:	mov	x0, x23
    1298:	mov	x1, x20
    129c:	bl	0 <_ZN3GTM10gtm_rwlock20write_upgrade_finishEPNS_10gtm_threadE>
    12a0:	ldr	x23, [sp, #48]
    12a4:	b	1218 <_ITM_changeTransactionMode+0x58>
    12a8:	adrp	x3, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
    12ac:	adrp	x1, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
    12b0:	adrp	x0, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
    12b4:	add	x3, x3, #0x0
    12b8:	add	x1, x1, #0x0
    12bc:	add	x0, x0, #0x0
    12c0:	mov	w2, #0x151                 	// #337
    12c4:	str	x23, [sp, #48]
    12c8:	bl	0 <__assert_fail>
    12cc:	adrp	x3, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
    12d0:	adrp	x1, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
    12d4:	adrp	x0, 0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
    12d8:	add	x3, x3, #0x0
    12dc:	add	x1, x1, #0x0
    12e0:	add	x0, x0, #0x0
    12e4:	mov	w2, #0x137                 	// #311
    12e8:	str	x23, [sp, #48]
    12ec:	bl	0 <__assert_fail>
    12f0:	mov	x0, x20
    12f4:	mov	w2, #0x0                   	// #0
    12f8:	mov	w1, #0x6                   	// #6
    12fc:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1300:	mov	x0, x20
    1304:	mov	w2, #0x1                   	// #1
    1308:	mov	w1, #0x6                   	// #6
    130c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000001310 <_ZN12_GLOBAL__N_115serial_dispatch6ITM_WDEPdd>:
    1310:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1314:	ldr	x0, [x0]
    1318:	mrs	x2, tpidr_el0
    131c:	stp	x29, x30, [sp, #-48]!
    1320:	mov	x29, sp
    1324:	ldr	x0, [x2, x0]
    1328:	stp	x19, x20, [sp, #16]
    132c:	mov	x19, x1
    1330:	add	x20, x0, #0xa8
    1334:	ldr	x1, [x20, #8]
    1338:	ldr	x2, [x0, #168]
    133c:	add	x0, x1, #0x3
    1340:	cmp	x0, x2
    1344:	b.hi	1374 <_ZN12_GLOBAL__N_115serial_dispatch6ITM_WDEPdd+0x64>  // b.pmore
    1348:	ldr	x2, [x20, #16]
    134c:	str	x0, [x20, #8]
    1350:	mov	x3, #0x8                   	// #8
    1354:	ldr	x4, [x19]
    1358:	add	x0, x2, x1, lsl #3
    135c:	str	x4, [x2, x1, lsl #3]
    1360:	stp	x3, x19, [x0, #8]
    1364:	str	d0, [x19]
    1368:	ldp	x19, x20, [sp, #16]
    136c:	ldp	x29, x30, [sp], #48
    1370:	ret
    1374:	mov	x0, x20
    1378:	mov	x1, #0x3                   	// #3
    137c:	str	d0, [sp, #40]
    1380:	bl	0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
    1384:	ldr	x1, [x20, #8]
    1388:	ldr	d0, [sp, #40]
    138c:	add	x0, x1, #0x3
    1390:	b	1348 <_ZN12_GLOBAL__N_115serial_dispatch6ITM_WDEPdd+0x38>
    1394:	nop

0000000000001398 <_ZN12_GLOBAL__N_115serial_dispatch6ITM_WFEPff>:
    1398:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    139c:	ldr	x0, [x0]
    13a0:	mrs	x2, tpidr_el0
    13a4:	stp	x29, x30, [sp, #-48]!
    13a8:	mov	x29, sp
    13ac:	ldr	x0, [x2, x0]
    13b0:	stp	x19, x20, [sp, #16]
    13b4:	mov	x19, x1
    13b8:	add	x20, x0, #0xa8
    13bc:	ldr	x2, [x20, #8]
    13c0:	ldr	x1, [x0, #168]
    13c4:	add	x0, x2, #0x3
    13c8:	cmp	x0, x1
    13cc:	b.hi	1400 <_ZN12_GLOBAL__N_115serial_dispatch6ITM_WFEPff+0x68>  // b.pmore
    13d0:	ldr	x1, [x20, #16]
    13d4:	lsl	x2, x2, #3
    13d8:	str	x0, [x20, #8]
    13dc:	mov	x3, #0x4                   	// #4
    13e0:	add	x0, x1, x2
    13e4:	ldr	w4, [x19]
    13e8:	str	w4, [x1, x2]
    13ec:	stp	x3, x19, [x0, #8]
    13f0:	str	s0, [x19]
    13f4:	ldp	x19, x20, [sp, #16]
    13f8:	ldp	x29, x30, [sp], #48
    13fc:	ret
    1400:	mov	x0, x20
    1404:	mov	x1, #0x3                   	// #3
    1408:	str	s0, [sp, #44]
    140c:	bl	0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
    1410:	ldr	x2, [x20, #8]
    1414:	ldr	s0, [sp, #44]
    1418:	add	x0, x2, #0x3
    141c:	b	13d0 <_ZN12_GLOBAL__N_115serial_dispatch6ITM_WFEPff+0x38>

0000000000001420 <_ZN12_GLOBAL__N_115serial_dispatch6ITM_WEEPee>:
    1420:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1424:	ldr	x0, [x0]
    1428:	mrs	x2, tpidr_el0
    142c:	stp	x29, x30, [sp, #-48]!
    1430:	mov	x29, sp
    1434:	ldr	x0, [x2, x0]
    1438:	stp	x19, x20, [sp, #16]
    143c:	mov	x19, x1
    1440:	add	x20, x0, #0xa8
    1444:	ldr	x2, [x20, #8]
    1448:	ldr	x0, [x0, #168]
    144c:	add	x1, x2, #0x4
    1450:	cmp	x1, x0
    1454:	b.hi	1484 <_ZN12_GLOBAL__N_115serial_dispatch6ITM_WEEPee+0x64>  // b.pmore
    1458:	ldr	x0, [x20, #16]
    145c:	str	x1, [x20, #8]
    1460:	mov	x1, #0x10                  	// #16
    1464:	ldp	x4, x5, [x19]
    1468:	add	x0, x0, x2, lsl #3
    146c:	stp	x4, x5, [x0]
    1470:	stp	x1, x19, [x0, #16]
    1474:	str	q0, [x19]
    1478:	ldp	x19, x20, [sp, #16]
    147c:	ldp	x29, x30, [sp], #48
    1480:	ret
    1484:	mov	x1, #0x4                   	// #4
    1488:	mov	x0, x20
    148c:	str	q0, [sp, #32]
    1490:	bl	0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
    1494:	ldr	x2, [x20, #8]
    1498:	ldr	q0, [sp, #32]
    149c:	add	x1, x2, #0x4
    14a0:	b	1458 <_ZN12_GLOBAL__N_115serial_dispatch6ITM_WEEPee+0x38>
    14a4:	nop

00000000000014a8 <_ZN12_GLOBAL__N_115serial_dispatch7ITM_WU4EPjj>:
    14a8:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    14ac:	ldr	x0, [x0]
    14b0:	mrs	x3, tpidr_el0
    14b4:	stp	x29, x30, [sp, #-48]!
    14b8:	mov	x29, sp
    14bc:	ldr	x0, [x3, x0]
    14c0:	stp	x19, x20, [sp, #16]
    14c4:	mov	x19, x1
    14c8:	add	x20, x0, #0xa8
    14cc:	ldr	x3, [x20, #8]
    14d0:	ldr	x1, [x0, #168]
    14d4:	str	x21, [sp, #32]
    14d8:	add	x0, x3, #0x3
    14dc:	mov	w21, w2
    14e0:	cmp	x0, x1
    14e4:	b.hi	151c <_ZN12_GLOBAL__N_115serial_dispatch7ITM_WU4EPjj+0x74>  // b.pmore
    14e8:	ldr	x1, [x20, #16]
    14ec:	lsl	x3, x3, #3
    14f0:	str	x0, [x20, #8]
    14f4:	mov	x2, #0x4                   	// #4
    14f8:	add	x0, x1, x3
    14fc:	ldr	w4, [x19]
    1500:	str	w4, [x1, x3]
    1504:	stp	x2, x19, [x0, #8]
    1508:	str	w21, [x19]
    150c:	ldp	x19, x20, [sp, #16]
    1510:	ldr	x21, [sp, #32]
    1514:	ldp	x29, x30, [sp], #48
    1518:	ret
    151c:	mov	x0, x20
    1520:	mov	x1, #0x3                   	// #3
    1524:	bl	0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
    1528:	ldr	x3, [x20, #8]
    152c:	add	x0, x3, #0x3
    1530:	b	14e8 <_ZN12_GLOBAL__N_115serial_dispatch7ITM_WU4EPjj+0x40>
    1534:	nop

0000000000001538 <_ZN12_GLOBAL__N_115serial_dispatch7ITM_WCFEPCfS1_>:
    1538:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    153c:	ldr	x0, [x0]
    1540:	mrs	x2, tpidr_el0
    1544:	stp	x29, x30, [sp, #-48]!
    1548:	mov	x29, sp
    154c:	ldr	x0, [x2, x0]
    1550:	stp	x19, x20, [sp, #16]
    1554:	mov	x19, x1
    1558:	add	x20, x0, #0xa8
    155c:	ldr	x1, [x20, #8]
    1560:	ldr	x2, [x0, #168]
    1564:	add	x0, x1, #0x3
    1568:	cmp	x0, x2
    156c:	b.hi	159c <_ZN12_GLOBAL__N_115serial_dispatch7ITM_WCFEPCfS1_+0x64>  // b.pmore
    1570:	ldr	x2, [x20, #16]
    1574:	str	x0, [x20, #8]
    1578:	mov	x3, #0x8                   	// #8
    157c:	ldr	x4, [x19]
    1580:	add	x0, x2, x1, lsl #3
    1584:	str	x4, [x2, x1, lsl #3]
    1588:	stp	x3, x19, [x0, #8]
    158c:	stp	s0, s1, [x19]
    1590:	ldp	x19, x20, [sp, #16]
    1594:	ldp	x29, x30, [sp], #48
    1598:	ret
    159c:	mov	x0, x20
    15a0:	mov	x1, #0x3                   	// #3
    15a4:	stp	s0, s1, [sp, #40]
    15a8:	bl	0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
    15ac:	ldr	x1, [x20, #8]
    15b0:	ldp	s0, s1, [sp, #40]
    15b4:	add	x0, x1, #0x3
    15b8:	b	1570 <_ZN12_GLOBAL__N_115serial_dispatch7ITM_WCFEPCfS1_+0x38>
    15bc:	nop

00000000000015c0 <_ZN12_GLOBAL__N_115serial_dispatch7ITM_WCDEPCdS1_>:
    15c0:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    15c4:	ldr	x0, [x0]
    15c8:	mrs	x2, tpidr_el0
    15cc:	stp	x29, x30, [sp, #-48]!
    15d0:	mov	x29, sp
    15d4:	ldr	x0, [x2, x0]
    15d8:	stp	x19, x20, [sp, #16]
    15dc:	mov	x19, x1
    15e0:	add	x20, x0, #0xa8
    15e4:	ldr	x2, [x20, #8]
    15e8:	ldr	x0, [x0, #168]
    15ec:	add	x1, x2, #0x4
    15f0:	cmp	x1, x0
    15f4:	b.hi	1624 <_ZN12_GLOBAL__N_115serial_dispatch7ITM_WCDEPCdS1_+0x64>  // b.pmore
    15f8:	ldr	x0, [x20, #16]
    15fc:	str	x1, [x20, #8]
    1600:	mov	x1, #0x10                  	// #16
    1604:	ldp	x4, x5, [x19]
    1608:	add	x0, x0, x2, lsl #3
    160c:	stp	x4, x5, [x0]
    1610:	stp	x1, x19, [x0, #16]
    1614:	stp	d0, d1, [x19]
    1618:	ldp	x19, x20, [sp, #16]
    161c:	ldp	x29, x30, [sp], #48
    1620:	ret
    1624:	mov	x1, #0x4                   	// #4
    1628:	mov	x0, x20
    162c:	stp	d0, d1, [sp, #32]
    1630:	bl	0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
    1634:	ldr	x2, [x20, #8]
    1638:	ldp	d0, d1, [sp, #32]
    163c:	add	x1, x2, #0x4
    1640:	b	15f8 <_ZN12_GLOBAL__N_115serial_dispatch7ITM_WCDEPCdS1_+0x38>
    1644:	nop

0000000000001648 <_ZN12_GLOBAL__N_115serial_dispatch7ITM_WU8EPmm>:
    1648:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    164c:	ldr	x0, [x0]
    1650:	mrs	x3, tpidr_el0
    1654:	stp	x29, x30, [sp, #-48]!
    1658:	mov	x29, sp
    165c:	ldr	x0, [x3, x0]
    1660:	stp	x19, x20, [sp, #16]
    1664:	mov	x19, x1
    1668:	add	x20, x0, #0xa8
    166c:	ldr	x1, [x20, #8]
    1670:	str	x21, [sp, #32]
    1674:	mov	x21, x2
    1678:	ldr	x2, [x0, #168]
    167c:	add	x0, x1, #0x3
    1680:	cmp	x0, x2
    1684:	b.hi	16b8 <_ZN12_GLOBAL__N_115serial_dispatch7ITM_WU8EPmm+0x70>  // b.pmore
    1688:	ldr	x2, [x20, #16]
    168c:	str	x0, [x20, #8]
    1690:	mov	x3, #0x8                   	// #8
    1694:	ldr	x4, [x19]
    1698:	add	x0, x2, x1, lsl #3
    169c:	str	x4, [x2, x1, lsl #3]
    16a0:	stp	x3, x19, [x0, #8]
    16a4:	str	x21, [x19]
    16a8:	ldp	x19, x20, [sp, #16]
    16ac:	ldr	x21, [sp, #32]
    16b0:	ldp	x29, x30, [sp], #48
    16b4:	ret
    16b8:	mov	x0, x20
    16bc:	mov	x1, #0x3                   	// #3
    16c0:	bl	0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
    16c4:	ldr	x1, [x20, #8]
    16c8:	add	x0, x1, #0x3
    16cc:	b	1688 <_ZN12_GLOBAL__N_115serial_dispatch7ITM_WU8EPmm+0x40>

00000000000016d0 <_ZN12_GLOBAL__N_115serial_dispatch7ITM_WU2EPtt>:
    16d0:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    16d4:	ldr	x0, [x0]
    16d8:	mrs	x3, tpidr_el0
    16dc:	stp	x29, x30, [sp, #-64]!
    16e0:	mov	x29, sp
    16e4:	ldr	x0, [x3, x0]
    16e8:	stp	x19, x20, [sp, #16]
    16ec:	mov	x19, x1
    16f0:	add	x20, x0, #0xa8
    16f4:	str	x1, [sp, #56]
    16f8:	str	x21, [sp, #32]
    16fc:	and	w21, w2, #0xffff
    1700:	ldr	x2, [x0, #168]
    1704:	ldr	x1, [x20, #8]
    1708:	add	x0, x1, #0x3
    170c:	cmp	x0, x2
    1710:	b.hi	1748 <_ZN12_GLOBAL__N_115serial_dispatch7ITM_WU2EPtt+0x78>  // b.pmore
    1714:	ldr	x3, [x20, #16]
    1718:	lsl	x1, x1, #3
    171c:	str	x0, [x20, #8]
    1720:	mov	x2, #0x2                   	// #2
    1724:	add	x0, x3, x1
    1728:	ldrh	w4, [x19]
    172c:	strh	w4, [x3, x1]
    1730:	stp	x2, x19, [x0, #8]
    1734:	strh	w21, [x19]
    1738:	ldp	x19, x20, [sp, #16]
    173c:	ldr	x21, [sp, #32]
    1740:	ldp	x29, x30, [sp], #64
    1744:	ret
    1748:	mov	x0, x20
    174c:	mov	x1, #0x3                   	// #3
    1750:	bl	0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
    1754:	ldr	x1, [x20, #8]
    1758:	add	x0, x1, #0x3
    175c:	b	1714 <_ZN12_GLOBAL__N_115serial_dispatch7ITM_WU2EPtt+0x44>

0000000000001760 <_ZN12_GLOBAL__N_115serial_dispatch7ITM_WU1EPhh>:
    1760:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1764:	ldr	x0, [x0]
    1768:	mrs	x3, tpidr_el0
    176c:	stp	x29, x30, [sp, #-48]!
    1770:	mov	x29, sp
    1774:	ldr	x0, [x3, x0]
    1778:	stp	x19, x20, [sp, #16]
    177c:	mov	x19, x1
    1780:	add	x20, x0, #0xa8
    1784:	ldr	x3, [x20, #8]
    1788:	ldr	x1, [x0, #168]
    178c:	str	x21, [sp, #32]
    1790:	add	x0, x3, #0x3
    1794:	and	w21, w2, #0xff
    1798:	cmp	x0, x1
    179c:	b.hi	17d4 <_ZN12_GLOBAL__N_115serial_dispatch7ITM_WU1EPhh+0x74>  // b.pmore
    17a0:	ldr	x1, [x20, #16]
    17a4:	lsl	x3, x3, #3
    17a8:	str	x0, [x20, #8]
    17ac:	mov	x2, #0x1                   	// #1
    17b0:	add	x0, x1, x3
    17b4:	ldrb	w4, [x19]
    17b8:	strb	w4, [x1, x3]
    17bc:	stp	x2, x19, [x0, #8]
    17c0:	strb	w21, [x19]
    17c4:	ldp	x19, x20, [sp, #16]
    17c8:	ldr	x21, [sp, #32]
    17cc:	ldp	x29, x30, [sp], #48
    17d0:	ret
    17d4:	mov	x0, x20
    17d8:	mov	x1, #0x3                   	// #3
    17dc:	bl	0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
    17e0:	ldr	x3, [x20, #8]
    17e4:	add	x0, x3, #0x3
    17e8:	b	17a0 <_ZN12_GLOBAL__N_115serial_dispatch7ITM_WU1EPhh+0x40>
    17ec:	nop

00000000000017f0 <_ZN12_GLOBAL__N_115serial_dispatch7ITM_WCEEPCeS1_>:
    17f0:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    17f4:	ldr	x0, [x0]
    17f8:	mrs	x2, tpidr_el0
    17fc:	stp	x29, x30, [sp, #-64]!
    1800:	mov	v2.16b, v1.16b
    1804:	mov	x29, sp
    1808:	ldr	x0, [x2, x0]
    180c:	stp	x19, x20, [sp, #16]
    1810:	mov	x19, x1
    1814:	add	x20, x0, #0xa8
    1818:	ldr	x2, [x20, #8]
    181c:	ldr	x0, [x0, #168]
    1820:	add	x1, x2, #0x6
    1824:	cmp	x1, x0
    1828:	b.hi	1864 <_ZN12_GLOBAL__N_115serial_dispatch7ITM_WCEEPCeS1_+0x74>  // b.pmore
    182c:	ldr	x0, [x20, #16]
    1830:	str	x1, [x20, #8]
    1834:	mov	x1, #0x20                  	// #32
    1838:	ldp	x4, x5, [x19]
    183c:	add	x0, x0, x2, lsl #3
    1840:	stp	x4, x5, [x0]
    1844:	ldp	x2, x3, [x19, #16]
    1848:	stp	x2, x3, [x0, #16]
    184c:	stp	x1, x19, [x0, #32]
    1850:	str	q0, [x19]
    1854:	str	q2, [x19, #16]
    1858:	ldp	x19, x20, [sp, #16]
    185c:	ldp	x29, x30, [sp], #64
    1860:	ret
    1864:	mov	x1, #0x6                   	// #6
    1868:	mov	x0, x20
    186c:	str	q0, [sp, #32]
    1870:	str	q1, [sp, #48]
    1874:	bl	0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
    1878:	ldr	x2, [x20, #8]
    187c:	ldr	q0, [sp, #32]
    1880:	add	x1, x2, #0x6
    1884:	ldr	q2, [sp, #48]
    1888:	b	182c <_ZN12_GLOBAL__N_115serial_dispatch7ITM_WCEEPCeS1_+0x3c>
    188c:	nop

0000000000001890 <_ZN12_GLOBAL__N_115serial_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE>:
    1890:	cbnz	x3, 1898 <_ZN12_GLOBAL__N_115serial_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x8>
    1894:	ret
    1898:	stp	x29, x30, [sp, #-80]!
    189c:	cmp	w4, #0x7
    18a0:	mov	x29, sp
    18a4:	stp	x19, x20, [sp, #16]
    18a8:	mov	x20, x1
    18ac:	mov	x19, x3
    18b0:	stp	x21, x22, [sp, #32]
    18b4:	mov	w21, w2
    18b8:	b.ne	18d8 <_ZN12_GLOBAL__N_115serial_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x48>  // b.any
    18bc:	mov	x2, x19
    18c0:	mov	w1, w21
    18c4:	mov	x0, x20
    18c8:	ldp	x19, x20, [sp, #16]
    18cc:	ldp	x21, x22, [sp, #32]
    18d0:	ldp	x29, x30, [sp], #80
    18d4:	b	0 <memset>
    18d8:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    18dc:	ldr	x0, [x0]
    18e0:	mrs	x1, tpidr_el0
    18e4:	stp	x23, x24, [sp, #48]
    18e8:	add	x23, x3, #0x7
    18ec:	lsr	x22, x23, #3
    18f0:	ldr	x0, [x1, x0]
    18f4:	add	x24, x0, #0xa8
    18f8:	ldr	x3, [x24, #8]
    18fc:	ldr	x1, [x0, #168]
    1900:	str	x25, [sp, #64]
    1904:	add	x25, x22, #0x2
    1908:	add	x0, x25, x3
    190c:	cmp	x0, x1
    1910:	b.hi	1964 <_ZN12_GLOBAL__N_115serial_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0xd4>  // b.pmore
    1914:	ldr	x4, [x24, #16]
    1918:	and	x23, x23, #0xfffffffffffffff8
    191c:	add	x22, x22, #0x1
    1920:	str	x0, [x24, #8]
    1924:	mov	x2, x19
    1928:	mov	x1, x20
    192c:	add	x3, x4, x3, lsl #3
    1930:	mov	x0, x3
    1934:	bl	0 <memcpy>
    1938:	str	x19, [x0, x23]
    193c:	str	x20, [x0, x22, lsl #3]
    1940:	mov	x2, x19
    1944:	mov	w1, w21
    1948:	mov	x0, x20
    194c:	ldp	x19, x20, [sp, #16]
    1950:	ldp	x21, x22, [sp, #32]
    1954:	ldp	x23, x24, [sp, #48]
    1958:	ldr	x25, [sp, #64]
    195c:	ldp	x29, x30, [sp], #80
    1960:	b	0 <memset>
    1964:	mov	x0, x24
    1968:	mov	x1, x25
    196c:	bl	0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
    1970:	ldr	x3, [x24, #8]
    1974:	add	x0, x25, x3
    1978:	b	1914 <_ZN12_GLOBAL__N_115serial_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x84>
    197c:	nop

0000000000001980 <_ZN12_GLOBAL__N_115serial_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_>:
    1980:	cbnz	x3, 1988 <_ZN12_GLOBAL__N_115serial_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x8>
    1984:	ret
    1988:	stp	x29, x30, [sp, #-80]!
    198c:	cmp	w5, #0x0
    1990:	ccmp	w5, #0x7, #0x4, ne  // ne = any
    1994:	mov	x29, sp
    1998:	stp	x19, x20, [sp, #16]
    199c:	mov	x20, x2
    19a0:	mov	x19, x3
    19a4:	stp	x21, x22, [sp, #32]
    19a8:	mov	x21, x1
    19ac:	and	w22, w4, #0xff
    19b0:	b.ne	19e4 <_ZN12_GLOBAL__N_115serial_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x64>  // b.any
    19b4:	mov	x2, x19
    19b8:	mov	x1, x20
    19bc:	mov	x0, x21
    19c0:	cbnz	w22, 19d4 <_ZN12_GLOBAL__N_115serial_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x54>
    19c4:	ldp	x19, x20, [sp, #16]
    19c8:	ldp	x21, x22, [sp, #32]
    19cc:	ldp	x29, x30, [sp], #80
    19d0:	b	0 <memcpy>
    19d4:	ldp	x19, x20, [sp, #16]
    19d8:	ldp	x21, x22, [sp, #32]
    19dc:	ldp	x29, x30, [sp], #80
    19e0:	b	0 <memmove>
    19e4:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    19e8:	ldr	x0, [x0]
    19ec:	mrs	x1, tpidr_el0
    19f0:	stp	x25, x26, [sp, #64]
    19f4:	stp	x23, x24, [sp, #48]
    19f8:	add	x24, x3, #0x7
    19fc:	ldr	x0, [x1, x0]
    1a00:	lsr	x23, x24, #3
    1a04:	add	x26, x23, #0x2
    1a08:	add	x25, x0, #0xa8
    1a0c:	ldr	x3, [x25, #8]
    1a10:	ldr	x1, [x0, #168]
    1a14:	add	x0, x26, x3
    1a18:	cmp	x0, x1
    1a1c:	b.hi	1a58 <_ZN12_GLOBAL__N_115serial_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0xd8>  // b.pmore
    1a20:	ldr	x4, [x25, #16]
    1a24:	and	x24, x24, #0xfffffffffffffff8
    1a28:	add	x23, x23, #0x1
    1a2c:	str	x0, [x25, #8]
    1a30:	mov	x2, x19
    1a34:	mov	x1, x21
    1a38:	add	x3, x4, x3, lsl #3
    1a3c:	mov	x0, x3
    1a40:	bl	0 <memcpy>
    1a44:	str	x19, [x0, x24]
    1a48:	str	x21, [x0, x23, lsl #3]
    1a4c:	ldp	x23, x24, [sp, #48]
    1a50:	ldp	x25, x26, [sp, #64]
    1a54:	b	19b4 <_ZN12_GLOBAL__N_115serial_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x34>
    1a58:	mov	x0, x25
    1a5c:	mov	x1, x26
    1a60:	bl	0 <_ZN12_GLOBAL__N_16htm_mg4initEv>
    1a64:	ldr	x3, [x25, #8]
    1a68:	add	x0, x3, x26
    1a6c:	b	1a20 <_ZN12_GLOBAL__N_115serial_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0xa0>

Disassembly of section .text._ZN3GTM12method_group6reinitEv:

0000000000000000 <_ZN3GTM12method_group6reinitEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	ldr	x1, [x0]
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x1, [x1, #8]
  18:	blr	x1
  1c:	ldr	x1, [x19]
  20:	mov	x0, x19
  24:	ldr	x19, [sp, #16]
  28:	ldp	x29, x30, [sp], #32
  2c:	ldr	x1, [x1]
  30:	mov	x16, x1
  34:	br	x16

Disassembly of section .text._ZN3GTM12abi_dispatch26closed_nesting_alternativeEv:

0000000000000000 <_ZN3GTM12abi_dispatch26closed_nesting_alternativeEv>:
   0:	mov	x0, #0x0                   	// #0
   4:	ret

Disassembly of section .text._ZN3GTM12abi_dispatch8supportsEj:

0000000000000000 <_ZN3GTM12abi_dispatch8supportsEj>:
   0:	mov	w0, #0x1                   	// #1
   4:	ret

Disassembly of section .text.unlikely:

0000000000000000 <_ZN12_GLOBAL__N_118serialirr_dispatch8rollbackEPN3GTM18gtm_transaction_cpE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	bl	0 <abort>

000000000000000c <__cxa_pure_virtual>:
   c:	stp	x29, x30, [sp, #-16]!
  10:	mov	x29, sp
  14:	bl	0 <abort>

Disassembly of section .text._ZN3GTM6vectorImLb1EE15resize_noinlineEm:

0000000000000000 <_ZN3GTM6vectorImLb1EE15resize_noinlineEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	ldr	x2, [x0]
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	add	x1, x1, x2
  18:	cmp	x1, #0x800
  1c:	b.ls	60 <_ZN3GTM6vectorImLb1EE15resize_noinlineEm+0x60>  // b.plast
  20:	add	x1, x1, #0x7ff
  24:	and	x2, x1, #0xfffffffffffff800
  28:	str	x2, [x0]
  2c:	lsl	x1, x2, #3
  30:	cmp	x2, #0x1f
  34:	b.hi	44 <_ZN3GTM6vectorImLb1EE15resize_noinlineEm+0x44>  // b.pmore
  38:	mov	x0, #0x20                  	// #32
  3c:	mov	x1, #0x100                 	// #256
  40:	str	x0, [x19]
  44:	ldr	x0, [x19, #16]
  48:	mov	w2, #0x1                   	// #1
  4c:	bl	0 <_ZN3GTM8xreallocEPvmb>
  50:	str	x0, [x19, #16]
  54:	ldr	x19, [sp, #16]
  58:	ldp	x29, x30, [sp], #32
  5c:	ret
  60:	cmp	x2, x1
  64:	b.cs	2c <_ZN3GTM6vectorImLb1EE15resize_noinlineEm+0x2c>  // b.hs, b.nlast
  68:	lsl	x2, x2, #1
  6c:	cmp	x1, x2
  70:	b.hi	68 <_ZN3GTM6vectorImLb1EE15resize_noinlineEm+0x68>  // b.pmore
  74:	str	x2, [x19]
  78:	b	2c <_ZN3GTM6vectorImLb1EE15resize_noinlineEm+0x2c>

Disassembly of section .text.startup:

0000000000000000 <_GLOBAL__sub_I___cxa_pure_virtual>:
   0:	adrp	x3, 0 <_GLOBAL__sub_I___cxa_pure_virtual>
   4:	add	x0, x3, #0x0
   8:	adrp	x1, 0 <_GLOBAL__sub_I___cxa_pure_virtual>
   c:	mov	x11, #0x100                 	// #256
  10:	add	x1, x1, #0x0
  14:	adrp	x2, 0 <_GLOBAL__sub_I___cxa_pure_virtual>
  18:	add	x8, x1, #0x290
  1c:	add	x2, x2, #0x0
  20:	mov	w12, #0x1000100             	// #16777472
  24:	movk	x11, #0x1, lsl #16
  28:	mov	x9, #0x100                 	// #256
  2c:	add	x7, x1, #0x10
  30:	str	x8, [x3]
  34:	add	x1, x1, #0x510
  38:	add	x8, x2, #0x8
  3c:	movk	x12, #0x1, lsl #32
  40:	movk	x11, #0x3, lsl #32
  44:	mov	x10, #0x100                 	// #256
  48:	movk	x9, #0x3, lsl #32
  4c:	adrp	x3, 0 <_GLOBAL__sub_I___cxa_pure_virtual>
  50:	add	x3, x3, #0x0
  54:	stp	x12, x2, [x0, #8]
  58:	stp	x7, x11, [x0, #24]
  5c:	stp	x2, x1, [x0, #40]
  60:	stp	x10, x2, [x0, #56]
  64:	stp	x3, x9, [x0, #72]
  68:	str	x8, [x0, #88]
  6c:	ret

method-gl.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN12_GLOBAL__N_15gl_mg4finiEv>:
       0:	ret
       4:	nop

0000000000000008 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaWU1EPhh>:
       8:	strb	w2, [x1]
       c:	ret

0000000000000010 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaWU2EPtt>:
      10:	strh	w2, [x1]
      14:	ret

0000000000000018 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaWU4EPjj>:
      18:	str	w2, [x1]
      1c:	ret

0000000000000020 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaWU8EPmm>:
      20:	str	x2, [x1]
      24:	ret

0000000000000028 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_WaWFEPff>:
      28:	str	s0, [x1]
      2c:	ret

0000000000000030 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_WaWDEPdd>:
      30:	str	d0, [x1]
      34:	ret

0000000000000038 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_WaWEEPee>:
      38:	str	q0, [x1]
      3c:	ret

0000000000000040 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaWCFEPCfS1_>:
      40:	stp	s0, s1, [x1]
      44:	ret

0000000000000048 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaWCDEPCdS1_>:
      48:	stp	d0, d1, [x1]
      4c:	ret

0000000000000050 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaWCEEPCeS1_>:
      50:	str	q0, [x1]
      54:	str	q1, [x1, #16]
      58:	ret
      5c:	nop

0000000000000060 <_ZN12_GLOBAL__N_15gl_mg4initEv>:
      60:	add	x0, x0, #0x80
      64:	str	xzr, [x0]
      68:	ret
      6c:	nop

0000000000000070 <_ZN12_GLOBAL__N_114gl_wt_dispatch20snapshot_most_recentEv>:
      70:	adrp	x0, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
      74:	add	x0, x0, #0x0
      78:	add	x0, x0, #0x80
      7c:	ldr	x1, [x0]
      80:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
      84:	ldr	x0, [x0]
      88:	mrs	x2, tpidr_el0
      8c:	ldr	x0, [x2, x0]
      90:	add	x0, x0, #0x208
      94:	ldr	x0, [x0]
      98:	cmp	x0, x1
      9c:	cset	w0, eq  // eq = none
      a0:	ret
      a4:	nop

00000000000000a8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9trycommitERm>:
      a8:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
      ac:	ldr	x0, [x0]
      b0:	mrs	x2, tpidr_el0
      b4:	ldr	x0, [x2, x0]
      b8:	add	x0, x0, #0x208
      bc:	ldr	x2, [x0]
      c0:	tbnz	x2, #63, d0 <_ZN12_GLOBAL__N_114gl_wt_dispatch9trycommitERm+0x28>
      c4:	mov	w0, #0x1                   	// #1
      c8:	str	x2, [x1]
      cc:	ret
      d0:	and	x2, x2, #0x7fffffffffffffff
      d4:	adrp	x0, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
      d8:	add	x2, x2, #0x1
      dc:	add	x0, x0, #0x0
      e0:	add	x0, x0, #0x80
      e4:	stlr	x2, [x0]
      e8:	mov	w0, #0x1                   	// #1
      ec:	str	x2, [x1]
      f0:	ret
      f4:	nop

00000000000000f8 <_ZN12_GLOBAL__N_114gl_wt_dispatch16begin_or_restartEv>:
      f8:	adrp	x1, 0 <_ZN3GTM12_gtm_thr_tlsE>
      fc:	ldr	x1, [x1]
     100:	mrs	x2, tpidr_el0
     104:	mov	w0, #0xa                   	// #10
     108:	ldr	x4, [x2, x1]
     10c:	ldr	x1, [x4, #344]
     110:	cbnz	x1, 150 <_ZN12_GLOBAL__N_114gl_wt_dispatch16begin_or_restartEv+0x58>
     114:	adrp	x2, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     118:	add	x2, x2, #0x0
     11c:	add	x2, x2, #0x80
     120:	mov	w0, #0x0                   	// #0
     124:	adrp	x3, 0 <_ZN3GTM18gtm_spin_count_varE>
     128:	b	138 <_ZN12_GLOBAL__N_114gl_wt_dispatch16begin_or_restartEv+0x40>
     12c:	ldr	x1, [x3]
     130:	cmp	x1, w0, uxtw
     134:	b.cc	154 <_ZN12_GLOBAL__N_114gl_wt_dispatch16begin_or_restartEv+0x5c>  // b.lo, b.ul, b.last
     138:	ldar	x1, [x2]
     13c:	add	w0, w0, #0x1
     140:	tbnz	x1, #63, 12c <_ZN12_GLOBAL__N_114gl_wt_dispatch16begin_or_restartEv+0x34>
     144:	add	x4, x4, #0x208
     148:	str	x1, [x4]
     14c:	mov	w0, #0xa                   	// #10
     150:	ret
     154:	mov	w0, #0x3                   	// #3
     158:	ret
     15c:	nop

0000000000000160 <_ZN12_GLOBAL__N_114gl_wt_dispatch8rollbackEPN3GTM18gtm_transaction_cpE>:
     160:	cbz	x1, 168 <_ZN12_GLOBAL__N_114gl_wt_dispatch8rollbackEPN3GTM18gtm_transaction_cpE+0x8>
     164:	ret
     168:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     16c:	ldr	x0, [x0]
     170:	mrs	x1, tpidr_el0
     174:	ldr	x0, [x1, x0]
     178:	add	x0, x0, #0x208
     17c:	ldr	x1, [x0]
     180:	tbz	x1, #63, 164 <_ZN12_GLOBAL__N_114gl_wt_dispatch8rollbackEPN3GTM18gtm_transaction_cpE+0x4>
     184:	and	x1, x1, #0x7fffffffffffffff
     188:	add	x1, x1, #0x1
     18c:	stlr	x1, [x0]
     190:	adrp	x0, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     194:	add	x0, x0, #0x0
     198:	add	x0, x0, #0x80
     19c:	stlr	x1, [x0]
     1a0:	ret
     1a4:	nop

00000000000001a8 <_ZN3GTM14dispatch_gl_wtEv>:
     1a8:	adrp	x0, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     1ac:	add	x0, x0, #0x0
     1b0:	add	x0, x0, #0x100
     1b4:	ret

00000000000001b8 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_RU8EPKm>:
     1b8:	ldr	x0, [x1]
     1bc:	dmb	ishld
     1c0:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     1c4:	ldr	x2, [x2]
     1c8:	mrs	x3, tpidr_el0
     1cc:	adrp	x1, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     1d0:	add	x1, x1, #0x0
     1d4:	add	x1, x1, #0x80
     1d8:	ldr	x2, [x3, x2]
     1dc:	ldr	x3, [x1]
     1e0:	add	x1, x2, #0x208
     1e4:	ldr	x1, [x1]
     1e8:	cmp	x3, x1
     1ec:	b.ne	1f4 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_RU8EPKm+0x3c>  // b.any
     1f0:	ret
     1f4:	stp	x29, x30, [sp, #-16]!
     1f8:	mov	x0, x2
     1fc:	mov	w1, #0x3                   	// #3
     200:	mov	x29, sp
     204:	mov	w2, #0x0                   	// #0
     208:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     20c:	nop

0000000000000210 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WDEPdd>:
     210:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     214:	ldr	x0, [x0]
     218:	mrs	x2, tpidr_el0
     21c:	stp	x29, x30, [sp, #-48]!
     220:	mov	x29, sp
     224:	ldr	x0, [x2, x0]
     228:	stp	x19, x20, [sp, #16]
     22c:	mov	x19, x1
     230:	add	x2, x0, #0x208
     234:	ldr	x1, [x2]
     238:	tbz	x1, #63, 280 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WDEPdd+0x70>
     23c:	ldr	x1, [x0, #176]
     240:	add	x20, x0, #0xa8
     244:	ldr	x2, [x0, #168]
     248:	add	x0, x1, #0x3
     24c:	cmp	x0, x2
     250:	b.hi	2d0 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WDEPdd+0xc0>  // b.pmore
     254:	ldr	x2, [x20, #16]
     258:	str	x0, [x20, #8]
     25c:	mov	x3, #0x8                   	// #8
     260:	ldr	x4, [x19]
     264:	add	x0, x2, x1, lsl #3
     268:	str	x4, [x2, x1, lsl #3]
     26c:	stp	x3, x19, [x0, #8]
     270:	str	d0, [x19]
     274:	ldp	x19, x20, [sp, #16]
     278:	ldp	x29, x30, [sp], #48
     27c:	ret
     280:	mov	x3, #0x7ffffffffffffffe    	// #9223372036854775806
     284:	cmp	x1, x3
     288:	b.cs	2f0 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WDEPdd+0xe0>  // b.hs, b.nlast
     28c:	adrp	x3, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     290:	add	x3, x3, #0x0
     294:	add	x3, x3, #0x80
     298:	ldr	x4, [x3]
     29c:	orr	x5, x1, #0x8000000000000000
     2a0:	cmp	x1, x4
     2a4:	b.ne	308 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WDEPdd+0xf8>  // b.any
     2a8:	ldaxr	x4, [x3]
     2ac:	cmp	x4, x1
     2b0:	b.ne	2bc <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WDEPdd+0xac>  // b.any
     2b4:	stxr	w6, x5, [x3]
     2b8:	cbnz	w6, 2a8 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WDEPdd+0x98>
     2bc:	b.ne	2fc <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WDEPdd+0xec>  // b.any
     2c0:	dmb	ish
     2c4:	orr	x4, x4, #0x8000000000000000
     2c8:	stlr	x4, [x2]
     2cc:	b	23c <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WDEPdd+0x2c>
     2d0:	mov	x0, x20
     2d4:	mov	x1, #0x3                   	// #3
     2d8:	str	d0, [sp, #40]
     2dc:	bl	0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     2e0:	ldr	x1, [x20, #8]
     2e4:	ldr	d0, [sp, #40]
     2e8:	add	x0, x1, #0x3
     2ec:	b	254 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WDEPdd+0x44>
     2f0:	mov	w2, #0x0                   	// #0
     2f4:	mov	w1, #0x9                   	// #9
     2f8:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     2fc:	mov	w2, #0x0                   	// #0
     300:	mov	w1, #0x2                   	// #2
     304:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     308:	mov	w2, #0x0                   	// #0
     30c:	mov	w1, #0x4                   	// #4
     310:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     314:	nop

0000000000000318 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCFEPCfS1_>:
     318:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     31c:	ldr	x0, [x0]
     320:	mrs	x2, tpidr_el0
     324:	stp	x29, x30, [sp, #-48]!
     328:	mov	x29, sp
     32c:	ldr	x0, [x2, x0]
     330:	stp	x19, x20, [sp, #16]
     334:	mov	x19, x1
     338:	add	x2, x0, #0x208
     33c:	ldr	x1, [x2]
     340:	tbz	x1, #63, 388 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCFEPCfS1_+0x70>
     344:	ldr	x1, [x0, #176]
     348:	add	x20, x0, #0xa8
     34c:	ldr	x2, [x0, #168]
     350:	add	x0, x1, #0x3
     354:	cmp	x0, x2
     358:	b.hi	3d8 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCFEPCfS1_+0xc0>  // b.pmore
     35c:	ldr	x2, [x20, #16]
     360:	str	x0, [x20, #8]
     364:	mov	x3, #0x8                   	// #8
     368:	ldr	x4, [x19]
     36c:	add	x0, x2, x1, lsl #3
     370:	str	x4, [x2, x1, lsl #3]
     374:	stp	x3, x19, [x0, #8]
     378:	stp	s0, s1, [x19]
     37c:	ldp	x19, x20, [sp, #16]
     380:	ldp	x29, x30, [sp], #48
     384:	ret
     388:	mov	x3, #0x7ffffffffffffffe    	// #9223372036854775806
     38c:	cmp	x1, x3
     390:	b.cs	3f8 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCFEPCfS1_+0xe0>  // b.hs, b.nlast
     394:	adrp	x3, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     398:	add	x3, x3, #0x0
     39c:	add	x3, x3, #0x80
     3a0:	ldr	x4, [x3]
     3a4:	orr	x5, x1, #0x8000000000000000
     3a8:	cmp	x1, x4
     3ac:	b.ne	410 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCFEPCfS1_+0xf8>  // b.any
     3b0:	ldaxr	x4, [x3]
     3b4:	cmp	x4, x1
     3b8:	b.ne	3c4 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCFEPCfS1_+0xac>  // b.any
     3bc:	stxr	w6, x5, [x3]
     3c0:	cbnz	w6, 3b0 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCFEPCfS1_+0x98>
     3c4:	b.ne	404 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCFEPCfS1_+0xec>  // b.any
     3c8:	dmb	ish
     3cc:	orr	x4, x4, #0x8000000000000000
     3d0:	stlr	x4, [x2]
     3d4:	b	344 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCFEPCfS1_+0x2c>
     3d8:	mov	x0, x20
     3dc:	mov	x1, #0x3                   	// #3
     3e0:	stp	s0, s1, [sp, #40]
     3e4:	bl	0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     3e8:	ldr	x1, [x20, #8]
     3ec:	ldp	s0, s1, [sp, #40]
     3f0:	add	x0, x1, #0x3
     3f4:	b	35c <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCFEPCfS1_+0x44>
     3f8:	mov	w2, #0x0                   	// #0
     3fc:	mov	w1, #0x9                   	// #9
     400:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     404:	mov	w2, #0x0                   	// #0
     408:	mov	w1, #0x2                   	// #2
     40c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     410:	mov	w2, #0x0                   	// #0
     414:	mov	w1, #0x4                   	// #4
     418:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     41c:	nop

0000000000000420 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU8EPmm>:
     420:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     424:	ldr	x0, [x0]
     428:	mrs	x3, tpidr_el0
     42c:	stp	x29, x30, [sp, #-48]!
     430:	mov	x29, sp
     434:	ldr	x0, [x3, x0]
     438:	stp	x19, x20, [sp, #16]
     43c:	mov	x19, x1
     440:	add	x3, x0, #0x208
     444:	ldr	x1, [x3]
     448:	tbz	x1, #63, 490 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU8EPmm+0x70>
     44c:	ldr	x1, [x0, #176]
     450:	add	x20, x0, #0xa8
     454:	ldr	x3, [x0, #168]
     458:	add	x0, x1, #0x3
     45c:	cmp	x0, x3
     460:	b.hi	4e0 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU8EPmm+0xc0>  // b.pmore
     464:	ldr	x3, [x20, #16]
     468:	str	x0, [x20, #8]
     46c:	mov	x4, #0x8                   	// #8
     470:	ldr	x5, [x19]
     474:	add	x0, x3, x1, lsl #3
     478:	str	x5, [x3, x1, lsl #3]
     47c:	stp	x4, x19, [x0, #8]
     480:	str	x2, [x19]
     484:	ldp	x19, x20, [sp, #16]
     488:	ldp	x29, x30, [sp], #48
     48c:	ret
     490:	mov	x4, #0x7ffffffffffffffe    	// #9223372036854775806
     494:	cmp	x1, x4
     498:	b.cs	500 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU8EPmm+0xe0>  // b.hs, b.nlast
     49c:	adrp	x4, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     4a0:	add	x4, x4, #0x0
     4a4:	add	x4, x4, #0x80
     4a8:	ldr	x5, [x4]
     4ac:	orr	x6, x1, #0x8000000000000000
     4b0:	cmp	x1, x5
     4b4:	b.ne	518 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU8EPmm+0xf8>  // b.any
     4b8:	ldaxr	x5, [x4]
     4bc:	cmp	x5, x1
     4c0:	b.ne	4cc <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU8EPmm+0xac>  // b.any
     4c4:	stxr	w7, x6, [x4]
     4c8:	cbnz	w7, 4b8 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU8EPmm+0x98>
     4cc:	b.ne	50c <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU8EPmm+0xec>  // b.any
     4d0:	dmb	ish
     4d4:	orr	x5, x5, #0x8000000000000000
     4d8:	stlr	x5, [x3]
     4dc:	b	44c <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU8EPmm+0x2c>
     4e0:	mov	x0, x20
     4e4:	mov	x1, #0x3                   	// #3
     4e8:	str	x2, [sp, #40]
     4ec:	bl	0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     4f0:	ldr	x1, [x20, #8]
     4f4:	ldr	x2, [sp, #40]
     4f8:	add	x0, x1, #0x3
     4fc:	b	464 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU8EPmm+0x44>
     500:	mov	w2, #0x0                   	// #0
     504:	mov	w1, #0x9                   	// #9
     508:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     50c:	mov	w2, #0x0                   	// #0
     510:	mov	w1, #0x2                   	// #2
     514:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     518:	mov	w2, #0x0                   	// #0
     51c:	mov	w1, #0x4                   	// #4
     520:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     524:	nop

0000000000000528 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WFEPff>:
     528:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     52c:	ldr	x0, [x0]
     530:	mrs	x2, tpidr_el0
     534:	stp	x29, x30, [sp, #-48]!
     538:	mov	x29, sp
     53c:	ldr	x0, [x2, x0]
     540:	stp	x19, x20, [sp, #16]
     544:	mov	x19, x1
     548:	add	x2, x0, #0x208
     54c:	ldr	x1, [x2]
     550:	tbz	x1, #63, 59c <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WFEPff+0x74>
     554:	ldr	x2, [x0, #176]
     558:	add	x20, x0, #0xa8
     55c:	ldr	x1, [x0, #168]
     560:	add	x0, x2, #0x3
     564:	cmp	x0, x1
     568:	b.hi	5ec <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WFEPff+0xc4>  // b.pmore
     56c:	ldr	x1, [x20, #16]
     570:	lsl	x2, x2, #3
     574:	str	x0, [x20, #8]
     578:	mov	x3, #0x4                   	// #4
     57c:	add	x0, x1, x2
     580:	ldr	w4, [x19]
     584:	str	w4, [x1, x2]
     588:	stp	x3, x19, [x0, #8]
     58c:	str	s0, [x19]
     590:	ldp	x19, x20, [sp, #16]
     594:	ldp	x29, x30, [sp], #48
     598:	ret
     59c:	mov	x3, #0x7ffffffffffffffe    	// #9223372036854775806
     5a0:	cmp	x1, x3
     5a4:	b.cs	60c <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WFEPff+0xe4>  // b.hs, b.nlast
     5a8:	adrp	x3, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     5ac:	add	x3, x3, #0x0
     5b0:	add	x3, x3, #0x80
     5b4:	ldr	x4, [x3]
     5b8:	orr	x5, x1, #0x8000000000000000
     5bc:	cmp	x1, x4
     5c0:	b.ne	624 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WFEPff+0xfc>  // b.any
     5c4:	ldaxr	x4, [x3]
     5c8:	cmp	x4, x1
     5cc:	b.ne	5d8 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WFEPff+0xb0>  // b.any
     5d0:	stxr	w6, x5, [x3]
     5d4:	cbnz	w6, 5c4 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WFEPff+0x9c>
     5d8:	b.ne	618 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WFEPff+0xf0>  // b.any
     5dc:	dmb	ish
     5e0:	orr	x4, x4, #0x8000000000000000
     5e4:	stlr	x4, [x2]
     5e8:	b	554 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WFEPff+0x2c>
     5ec:	mov	x0, x20
     5f0:	mov	x1, #0x3                   	// #3
     5f4:	str	s0, [sp, #44]
     5f8:	bl	0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     5fc:	ldr	x2, [x20, #8]
     600:	ldr	s0, [sp, #44]
     604:	add	x0, x2, #0x3
     608:	b	56c <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WFEPff+0x44>
     60c:	mov	w2, #0x0                   	// #0
     610:	mov	w1, #0x9                   	// #9
     614:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     618:	mov	w2, #0x0                   	// #0
     61c:	mov	w1, #0x2                   	// #2
     620:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     624:	mov	w2, #0x0                   	// #0
     628:	mov	w1, #0x4                   	// #4
     62c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000000630 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCDEPCdS1_>:
     630:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     634:	ldr	x0, [x0]
     638:	mrs	x2, tpidr_el0
     63c:	stp	x29, x30, [sp, #-48]!
     640:	mov	x29, sp
     644:	ldr	x0, [x2, x0]
     648:	stp	x19, x20, [sp, #16]
     64c:	mov	x19, x1
     650:	add	x2, x0, #0x208
     654:	ldr	x1, [x2]
     658:	tbz	x1, #63, 6a0 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCDEPCdS1_+0x70>
     65c:	ldr	x2, [x0, #176]
     660:	add	x20, x0, #0xa8
     664:	ldr	x0, [x0, #168]
     668:	add	x1, x2, #0x4
     66c:	cmp	x1, x0
     670:	b.hi	6f0 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCDEPCdS1_+0xc0>  // b.pmore
     674:	ldr	x0, [x20, #16]
     678:	str	x1, [x20, #8]
     67c:	mov	x1, #0x10                  	// #16
     680:	ldp	x4, x5, [x19]
     684:	add	x0, x0, x2, lsl #3
     688:	stp	x4, x5, [x0]
     68c:	stp	x1, x19, [x0, #16]
     690:	stp	d0, d1, [x19]
     694:	ldp	x19, x20, [sp, #16]
     698:	ldp	x29, x30, [sp], #48
     69c:	ret
     6a0:	mov	x3, #0x7ffffffffffffffe    	// #9223372036854775806
     6a4:	cmp	x1, x3
     6a8:	b.cs	710 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCDEPCdS1_+0xe0>  // b.hs, b.nlast
     6ac:	adrp	x3, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     6b0:	add	x3, x3, #0x0
     6b4:	add	x3, x3, #0x80
     6b8:	ldr	x4, [x3]
     6bc:	orr	x5, x1, #0x8000000000000000
     6c0:	cmp	x1, x4
     6c4:	b.ne	728 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCDEPCdS1_+0xf8>  // b.any
     6c8:	ldaxr	x4, [x3]
     6cc:	cmp	x4, x1
     6d0:	b.ne	6dc <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCDEPCdS1_+0xac>  // b.any
     6d4:	stxr	w6, x5, [x3]
     6d8:	cbnz	w6, 6c8 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCDEPCdS1_+0x98>
     6dc:	b.ne	71c <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCDEPCdS1_+0xec>  // b.any
     6e0:	dmb	ish
     6e4:	orr	x4, x4, #0x8000000000000000
     6e8:	stlr	x4, [x2]
     6ec:	b	65c <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCDEPCdS1_+0x2c>
     6f0:	mov	x1, #0x4                   	// #4
     6f4:	mov	x0, x20
     6f8:	stp	d0, d1, [sp, #32]
     6fc:	bl	0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     700:	ldr	x2, [x20, #8]
     704:	ldp	d0, d1, [sp, #32]
     708:	add	x1, x2, #0x4
     70c:	b	674 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCDEPCdS1_+0x44>
     710:	mov	w2, #0x0                   	// #0
     714:	mov	w1, #0x9                   	// #9
     718:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     71c:	mov	w2, #0x0                   	// #0
     720:	mov	w1, #0x2                   	// #2
     724:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     728:	mov	w2, #0x0                   	// #0
     72c:	mov	w1, #0x4                   	// #4
     730:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     734:	nop

0000000000000738 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU4EPjj>:
     738:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     73c:	ldr	x0, [x0]
     740:	mrs	x3, tpidr_el0
     744:	stp	x29, x30, [sp, #-48]!
     748:	mov	x29, sp
     74c:	ldr	x0, [x3, x0]
     750:	stp	x19, x20, [sp, #16]
     754:	mov	x19, x1
     758:	add	x3, x0, #0x208
     75c:	ldr	x1, [x3]
     760:	tbz	x1, #63, 7ac <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU4EPjj+0x74>
     764:	ldr	x3, [x0, #176]
     768:	add	x20, x0, #0xa8
     76c:	ldr	x1, [x0, #168]
     770:	add	x0, x3, #0x3
     774:	cmp	x0, x1
     778:	b.hi	7fc <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU4EPjj+0xc4>  // b.pmore
     77c:	ldr	x1, [x20, #16]
     780:	lsl	x3, x3, #3
     784:	str	x0, [x20, #8]
     788:	mov	x4, #0x4                   	// #4
     78c:	add	x0, x1, x3
     790:	ldr	w5, [x19]
     794:	str	w5, [x1, x3]
     798:	stp	x4, x19, [x0, #8]
     79c:	str	w2, [x19]
     7a0:	ldp	x19, x20, [sp, #16]
     7a4:	ldp	x29, x30, [sp], #48
     7a8:	ret
     7ac:	mov	x4, #0x7ffffffffffffffe    	// #9223372036854775806
     7b0:	cmp	x1, x4
     7b4:	b.cs	81c <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU4EPjj+0xe4>  // b.hs, b.nlast
     7b8:	adrp	x4, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     7bc:	add	x4, x4, #0x0
     7c0:	add	x4, x4, #0x80
     7c4:	ldr	x5, [x4]
     7c8:	orr	x6, x1, #0x8000000000000000
     7cc:	cmp	x1, x5
     7d0:	b.ne	834 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU4EPjj+0xfc>  // b.any
     7d4:	ldaxr	x5, [x4]
     7d8:	cmp	x5, x1
     7dc:	b.ne	7e8 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU4EPjj+0xb0>  // b.any
     7e0:	stxr	w7, x6, [x4]
     7e4:	cbnz	w7, 7d4 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU4EPjj+0x9c>
     7e8:	b.ne	828 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU4EPjj+0xf0>  // b.any
     7ec:	dmb	ish
     7f0:	orr	x5, x5, #0x8000000000000000
     7f4:	stlr	x5, [x3]
     7f8:	b	764 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU4EPjj+0x2c>
     7fc:	mov	x0, x20
     800:	mov	x1, #0x3                   	// #3
     804:	str	w2, [sp, #44]
     808:	bl	0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     80c:	ldr	x3, [x20, #8]
     810:	ldr	w2, [sp, #44]
     814:	add	x0, x3, #0x3
     818:	b	77c <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU4EPjj+0x44>
     81c:	mov	w2, #0x0                   	// #0
     820:	mov	w1, #0x9                   	// #9
     824:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     828:	mov	w2, #0x0                   	// #0
     82c:	mov	w1, #0x2                   	// #2
     830:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     834:	mov	w2, #0x0                   	// #0
     838:	mov	w1, #0x4                   	// #4
     83c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000000840 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU1EPhh>:
     840:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     844:	ldr	x0, [x0]
     848:	mrs	x3, tpidr_el0
     84c:	stp	x29, x30, [sp, #-64]!
     850:	mov	x29, sp
     854:	ldr	x0, [x3, x0]
     858:	stp	x19, x20, [sp, #16]
     85c:	mov	x19, x1
     860:	add	x3, x0, #0x208
     864:	str	x21, [sp, #32]
     868:	and	w21, w2, #0xff
     86c:	str	x1, [sp, #56]
     870:	ldr	x1, [x3]
     874:	tbz	x1, #63, 8c4 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU1EPhh+0x84>
     878:	ldr	x1, [x0, #176]
     87c:	add	x20, x0, #0xa8
     880:	ldr	x2, [x0, #168]
     884:	add	x0, x1, #0x3
     888:	cmp	x0, x2
     88c:	b.hi	914 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU1EPhh+0xd4>  // b.pmore
     890:	ldr	x3, [x20, #16]
     894:	lsl	x1, x1, #3
     898:	str	x0, [x20, #8]
     89c:	mov	x2, #0x1                   	// #1
     8a0:	add	x0, x3, x1
     8a4:	ldrb	w4, [x19]
     8a8:	strb	w4, [x3, x1]
     8ac:	stp	x2, x19, [x0, #8]
     8b0:	strb	w21, [x19]
     8b4:	ldp	x19, x20, [sp, #16]
     8b8:	ldr	x21, [sp, #32]
     8bc:	ldp	x29, x30, [sp], #64
     8c0:	ret
     8c4:	mov	x2, #0x7ffffffffffffffe    	// #9223372036854775806
     8c8:	cmp	x1, x2
     8cc:	b.cs	92c <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU1EPhh+0xec>  // b.hs, b.nlast
     8d0:	adrp	x2, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     8d4:	add	x2, x2, #0x0
     8d8:	add	x2, x2, #0x80
     8dc:	ldr	x4, [x2]
     8e0:	orr	x5, x1, #0x8000000000000000
     8e4:	cmp	x1, x4
     8e8:	b.ne	944 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU1EPhh+0x104>  // b.any
     8ec:	ldaxr	x4, [x2]
     8f0:	cmp	x4, x1
     8f4:	b.ne	900 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU1EPhh+0xc0>  // b.any
     8f8:	stxr	w6, x5, [x2]
     8fc:	cbnz	w6, 8ec <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU1EPhh+0xac>
     900:	b.ne	938 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU1EPhh+0xf8>  // b.any
     904:	dmb	ish
     908:	orr	x4, x4, #0x8000000000000000
     90c:	stlr	x4, [x3]
     910:	b	878 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU1EPhh+0x38>
     914:	mov	x0, x20
     918:	mov	x1, #0x3                   	// #3
     91c:	bl	0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     920:	ldr	x1, [x20, #8]
     924:	add	x0, x1, #0x3
     928:	b	890 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU1EPhh+0x50>
     92c:	mov	w2, #0x0                   	// #0
     930:	mov	w1, #0x9                   	// #9
     934:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     938:	mov	w2, #0x0                   	// #0
     93c:	mov	w1, #0x2                   	// #2
     940:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     944:	mov	w2, #0x0                   	// #0
     948:	mov	w1, #0x4                   	// #4
     94c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000000950 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU2EPtt>:
     950:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     954:	ldr	x0, [x0]
     958:	mrs	x3, tpidr_el0
     95c:	stp	x29, x30, [sp, #-48]!
     960:	mov	x29, sp
     964:	ldr	x0, [x3, x0]
     968:	stp	x19, x20, [sp, #16]
     96c:	mov	x19, x1
     970:	add	x3, x0, #0x208
     974:	str	x21, [sp, #32]
     978:	and	w21, w2, #0xffff
     97c:	ldr	x1, [x3]
     980:	tbz	x1, #63, 9d0 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU2EPtt+0x80>
     984:	ldr	x3, [x0, #176]
     988:	add	x20, x0, #0xa8
     98c:	ldr	x1, [x0, #168]
     990:	add	x0, x3, #0x3
     994:	cmp	x0, x1
     998:	b.hi	a20 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU2EPtt+0xd0>  // b.pmore
     99c:	ldr	x1, [x20, #16]
     9a0:	lsl	x3, x3, #3
     9a4:	str	x0, [x20, #8]
     9a8:	mov	x2, #0x2                   	// #2
     9ac:	add	x0, x1, x3
     9b0:	ldrh	w4, [x19]
     9b4:	strh	w4, [x1, x3]
     9b8:	stp	x2, x19, [x0, #8]
     9bc:	strh	w21, [x19]
     9c0:	ldp	x19, x20, [sp, #16]
     9c4:	ldr	x21, [sp, #32]
     9c8:	ldp	x29, x30, [sp], #48
     9cc:	ret
     9d0:	mov	x2, #0x7ffffffffffffffe    	// #9223372036854775806
     9d4:	cmp	x1, x2
     9d8:	b.cs	a38 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU2EPtt+0xe8>  // b.hs, b.nlast
     9dc:	adrp	x2, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     9e0:	add	x2, x2, #0x0
     9e4:	add	x2, x2, #0x80
     9e8:	ldr	x4, [x2]
     9ec:	orr	x5, x1, #0x8000000000000000
     9f0:	cmp	x1, x4
     9f4:	b.ne	a50 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU2EPtt+0x100>  // b.any
     9f8:	ldaxr	x4, [x2]
     9fc:	cmp	x4, x1
     a00:	b.ne	a0c <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU2EPtt+0xbc>  // b.any
     a04:	stxr	w6, x5, [x2]
     a08:	cbnz	w6, 9f8 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU2EPtt+0xa8>
     a0c:	b.ne	a44 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU2EPtt+0xf4>  // b.any
     a10:	dmb	ish
     a14:	orr	x4, x4, #0x8000000000000000
     a18:	stlr	x4, [x3]
     a1c:	b	984 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU2EPtt+0x34>
     a20:	mov	x0, x20
     a24:	mov	x1, #0x3                   	// #3
     a28:	bl	0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     a2c:	ldr	x3, [x20, #8]
     a30:	add	x0, x3, #0x3
     a34:	b	99c <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU2EPtt+0x4c>
     a38:	mov	w2, #0x0                   	// #0
     a3c:	mov	w1, #0x9                   	// #9
     a40:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     a44:	mov	w2, #0x0                   	// #0
     a48:	mov	w1, #0x2                   	// #2
     a4c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     a50:	mov	w2, #0x0                   	// #0
     a54:	mov	w1, #0x4                   	// #4
     a58:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     a5c:	nop

0000000000000a60 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WEEPee>:
     a60:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     a64:	ldr	x0, [x0]
     a68:	mrs	x2, tpidr_el0
     a6c:	stp	x29, x30, [sp, #-48]!
     a70:	mov	x29, sp
     a74:	ldr	x0, [x2, x0]
     a78:	stp	x19, x20, [sp, #16]
     a7c:	mov	x19, x1
     a80:	add	x2, x0, #0x208
     a84:	ldr	x1, [x2]
     a88:	tbz	x1, #63, ad0 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WEEPee+0x70>
     a8c:	ldr	x2, [x0, #176]
     a90:	add	x20, x0, #0xa8
     a94:	ldr	x0, [x0, #168]
     a98:	add	x1, x2, #0x4
     a9c:	cmp	x1, x0
     aa0:	b.hi	b20 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WEEPee+0xc0>  // b.pmore
     aa4:	ldr	x0, [x20, #16]
     aa8:	str	x1, [x20, #8]
     aac:	mov	x1, #0x10                  	// #16
     ab0:	ldp	x4, x5, [x19]
     ab4:	add	x0, x0, x2, lsl #3
     ab8:	stp	x4, x5, [x0]
     abc:	stp	x1, x19, [x0, #16]
     ac0:	str	q0, [x19]
     ac4:	ldp	x19, x20, [sp, #16]
     ac8:	ldp	x29, x30, [sp], #48
     acc:	ret
     ad0:	mov	x3, #0x7ffffffffffffffe    	// #9223372036854775806
     ad4:	cmp	x1, x3
     ad8:	b.cs	b40 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WEEPee+0xe0>  // b.hs, b.nlast
     adc:	adrp	x3, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     ae0:	add	x3, x3, #0x0
     ae4:	add	x3, x3, #0x80
     ae8:	ldr	x4, [x3]
     aec:	orr	x5, x1, #0x8000000000000000
     af0:	cmp	x1, x4
     af4:	b.ne	b58 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WEEPee+0xf8>  // b.any
     af8:	ldaxr	x4, [x3]
     afc:	cmp	x4, x1
     b00:	b.ne	b0c <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WEEPee+0xac>  // b.any
     b04:	stxr	w6, x5, [x3]
     b08:	cbnz	w6, af8 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WEEPee+0x98>
     b0c:	b.ne	b4c <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WEEPee+0xec>  // b.any
     b10:	dmb	ish
     b14:	orr	x4, x4, #0x8000000000000000
     b18:	stlr	x4, [x2]
     b1c:	b	a8c <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WEEPee+0x2c>
     b20:	mov	x1, #0x4                   	// #4
     b24:	mov	x0, x20
     b28:	str	q0, [sp, #32]
     b2c:	bl	0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     b30:	ldr	x2, [x20, #8]
     b34:	ldr	q0, [sp, #32]
     b38:	add	x1, x2, #0x4
     b3c:	b	aa4 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WEEPee+0x44>
     b40:	mov	w2, #0x0                   	// #0
     b44:	mov	w1, #0x9                   	// #9
     b48:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     b4c:	mov	w2, #0x0                   	// #0
     b50:	mov	w1, #0x2                   	// #2
     b54:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     b58:	mov	w2, #0x0                   	// #0
     b5c:	mov	w1, #0x4                   	// #4
     b60:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     b64:	nop

0000000000000b68 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCEEPCeS1_>:
     b68:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     b6c:	ldr	x0, [x0]
     b70:	mrs	x2, tpidr_el0
     b74:	stp	x29, x30, [sp, #-64]!
     b78:	mov	x29, sp
     b7c:	ldr	x0, [x2, x0]
     b80:	stp	x19, x20, [sp, #16]
     b84:	mov	x19, x1
     b88:	add	x2, x0, #0x208
     b8c:	ldr	x1, [x2]
     b90:	tbz	x1, #63, be4 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCEEPCeS1_+0x7c>
     b94:	ldr	x2, [x0, #176]
     b98:	add	x20, x0, #0xa8
     b9c:	ldr	x0, [x0, #168]
     ba0:	add	x1, x2, #0x6
     ba4:	cmp	x1, x0
     ba8:	b.hi	c34 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCEEPCeS1_+0xcc>  // b.pmore
     bac:	ldr	x0, [x20, #16]
     bb0:	str	x1, [x20, #8]
     bb4:	mov	x1, #0x20                  	// #32
     bb8:	ldp	x4, x5, [x19]
     bbc:	add	x0, x0, x2, lsl #3
     bc0:	stp	x4, x5, [x0]
     bc4:	ldp	x2, x3, [x19, #16]
     bc8:	stp	x2, x3, [x0, #16]
     bcc:	stp	x1, x19, [x0, #32]
     bd0:	str	q0, [x19]
     bd4:	str	q1, [x19, #16]
     bd8:	ldp	x19, x20, [sp, #16]
     bdc:	ldp	x29, x30, [sp], #64
     be0:	ret
     be4:	mov	x3, #0x7ffffffffffffffe    	// #9223372036854775806
     be8:	cmp	x1, x3
     bec:	b.cs	c5c <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCEEPCeS1_+0xf4>  // b.hs, b.nlast
     bf0:	adrp	x3, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     bf4:	add	x3, x3, #0x0
     bf8:	add	x3, x3, #0x80
     bfc:	ldr	x4, [x3]
     c00:	orr	x5, x1, #0x8000000000000000
     c04:	cmp	x1, x4
     c08:	b.ne	c74 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCEEPCeS1_+0x10c>  // b.any
     c0c:	ldaxr	x4, [x3]
     c10:	cmp	x4, x1
     c14:	b.ne	c20 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCEEPCeS1_+0xb8>  // b.any
     c18:	stxr	w6, x5, [x3]
     c1c:	cbnz	w6, c0c <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCEEPCeS1_+0xa4>
     c20:	b.ne	c68 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCEEPCeS1_+0x100>  // b.any
     c24:	dmb	ish
     c28:	orr	x4, x4, #0x8000000000000000
     c2c:	stlr	x4, [x2]
     c30:	b	b94 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCEEPCeS1_+0x2c>
     c34:	mov	x1, #0x6                   	// #6
     c38:	mov	x0, x20
     c3c:	str	q0, [sp, #32]
     c40:	str	q1, [sp, #48]
     c44:	bl	0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     c48:	ldr	x2, [x20, #8]
     c4c:	ldr	q0, [sp, #32]
     c50:	add	x1, x2, #0x6
     c54:	ldr	q1, [sp, #48]
     c58:	b	bac <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCEEPCeS1_+0x44>
     c5c:	mov	w2, #0x0                   	// #0
     c60:	mov	w1, #0x9                   	// #9
     c64:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     c68:	mov	w2, #0x0                   	// #0
     c6c:	mov	w1, #0x2                   	// #2
     c70:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     c74:	mov	w2, #0x0                   	// #0
     c78:	mov	w1, #0x4                   	// #4
     c7c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000000c80 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWDEPKd>:
     c80:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     c84:	ldr	x0, [x0]
     c88:	mrs	x2, tpidr_el0
     c8c:	stp	x29, x30, [sp, #-32]!
     c90:	mov	x29, sp
     c94:	ldr	x0, [x2, x0]
     c98:	stp	x19, x20, [sp, #16]
     c9c:	mov	x19, x1
     ca0:	add	x2, x0, #0x208
     ca4:	ldr	x1, [x2]
     ca8:	tbz	x1, #63, d08 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWDEPKd+0x88>
     cac:	ldr	x2, [x0, #176]
     cb0:	add	x20, x0, #0xa8
     cb4:	ldr	x1, [x0, #168]
     cb8:	add	x0, x2, #0x3
     cbc:	cmp	x0, x1
     cc0:	b.hi	cf0 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWDEPKd+0x70>  // b.pmore
     cc4:	ldr	x1, [x20, #16]
     cc8:	str	x0, [x20, #8]
     ccc:	mov	x3, #0x8                   	// #8
     cd0:	ldr	x4, [x19]
     cd4:	add	x0, x1, x2, lsl #3
     cd8:	str	x4, [x1, x2, lsl #3]
     cdc:	ldr	d0, [x19]
     ce0:	stp	x3, x19, [x0, #8]
     ce4:	ldp	x19, x20, [sp, #16]
     ce8:	ldp	x29, x30, [sp], #32
     cec:	ret
     cf0:	mov	x0, x20
     cf4:	mov	x1, #0x3                   	// #3
     cf8:	bl	0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     cfc:	ldr	x2, [x20, #8]
     d00:	add	x0, x2, #0x3
     d04:	b	cc4 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWDEPKd+0x44>
     d08:	mov	x3, #0x7ffffffffffffffe    	// #9223372036854775806
     d0c:	cmp	x1, x3
     d10:	b.cs	d58 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWDEPKd+0xd8>  // b.hs, b.nlast
     d14:	adrp	x3, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     d18:	add	x3, x3, #0x0
     d1c:	add	x3, x3, #0x80
     d20:	ldr	x4, [x3]
     d24:	orr	x5, x1, #0x8000000000000000
     d28:	cmp	x1, x4
     d2c:	b.ne	d64 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWDEPKd+0xe4>  // b.any
     d30:	ldaxr	x4, [x3]
     d34:	cmp	x4, x1
     d38:	b.ne	d44 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWDEPKd+0xc4>  // b.any
     d3c:	stxr	w6, x5, [x3]
     d40:	cbnz	w6, d30 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWDEPKd+0xb0>
     d44:	b.ne	d70 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWDEPKd+0xf0>  // b.any
     d48:	dmb	ish
     d4c:	orr	x1, x4, #0x8000000000000000
     d50:	stlr	x1, [x2]
     d54:	b	cac <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWDEPKd+0x2c>
     d58:	mov	w2, #0x0                   	// #0
     d5c:	mov	w1, #0x9                   	// #9
     d60:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     d64:	mov	w2, #0x0                   	// #0
     d68:	mov	w1, #0x4                   	// #4
     d6c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     d70:	mov	w2, #0x0                   	// #0
     d74:	mov	w1, #0x2                   	// #2
     d78:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     d7c:	nop

0000000000000d80 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaRCFEPKCf>:
     d80:	ldp	s0, s1, [x1]
     d84:	dmb	ishld
     d88:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     d8c:	ldr	x0, [x0]
     d90:	mrs	x2, tpidr_el0
     d94:	adrp	x1, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     d98:	add	x1, x1, #0x0
     d9c:	add	x1, x1, #0x80
     da0:	ldr	x0, [x2, x0]
     da4:	ldr	x2, [x1]
     da8:	add	x1, x0, #0x208
     dac:	ldr	x1, [x1]
     db0:	cmp	x2, x1
     db4:	b.ne	dbc <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaRCFEPKCf+0x3c>  // b.any
     db8:	ret
     dbc:	stp	x29, x30, [sp, #-16]!
     dc0:	mov	w2, #0x0                   	// #0
     dc4:	mov	w1, #0x3                   	// #3
     dc8:	mov	x29, sp
     dcc:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000000dd0 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaRU8EPKm>:
     dd0:	ldr	x0, [x1]
     dd4:	dmb	ishld
     dd8:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     ddc:	ldr	x2, [x2]
     de0:	mrs	x3, tpidr_el0
     de4:	adrp	x1, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     de8:	add	x1, x1, #0x0
     dec:	add	x1, x1, #0x80
     df0:	ldr	x2, [x3, x2]
     df4:	ldr	x3, [x1]
     df8:	add	x1, x2, #0x208
     dfc:	ldr	x1, [x1]
     e00:	cmp	x3, x1
     e04:	b.ne	e0c <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaRU8EPKm+0x3c>  // b.any
     e08:	ret
     e0c:	stp	x29, x30, [sp, #-16]!
     e10:	mov	x0, x2
     e14:	mov	w1, #0x3                   	// #3
     e18:	mov	x29, sp
     e1c:	mov	w2, #0x0                   	// #0
     e20:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     e24:	nop

0000000000000e28 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RaWDEPKd>:
     e28:	ldr	d0, [x1]
     e2c:	ret

0000000000000e30 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RaRDEPKd>:
     e30:	ldr	d0, [x1]
     e34:	dmb	ishld
     e38:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     e3c:	ldr	x0, [x0]
     e40:	mrs	x2, tpidr_el0
     e44:	adrp	x1, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     e48:	add	x1, x1, #0x0
     e4c:	add	x1, x1, #0x80
     e50:	ldr	x0, [x2, x0]
     e54:	ldr	x2, [x1]
     e58:	add	x1, x0, #0x208
     e5c:	ldr	x1, [x1]
     e60:	cmp	x2, x1
     e64:	b.ne	e6c <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RaRDEPKd+0x3c>  // b.any
     e68:	ret
     e6c:	stp	x29, x30, [sp, #-16]!
     e70:	mov	w2, #0x0                   	// #0
     e74:	mov	w1, #0x3                   	// #3
     e78:	mov	x29, sp
     e7c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000000e80 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_RDEPKd>:
     e80:	ldr	d0, [x1]
     e84:	dmb	ishld
     e88:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     e8c:	ldr	x0, [x0]
     e90:	mrs	x2, tpidr_el0
     e94:	adrp	x1, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     e98:	add	x1, x1, #0x0
     e9c:	add	x1, x1, #0x80
     ea0:	ldr	x0, [x2, x0]
     ea4:	ldr	x2, [x1]
     ea8:	add	x1, x0, #0x208
     eac:	ldr	x1, [x1]
     eb0:	cmp	x2, x1
     eb4:	b.ne	ebc <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_RDEPKd+0x3c>  // b.any
     eb8:	ret
     ebc:	stp	x29, x30, [sp, #-16]!
     ec0:	mov	w2, #0x0                   	// #0
     ec4:	mov	w1, #0x3                   	// #3
     ec8:	mov	x29, sp
     ecc:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000000ed0 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCFEPKCf>:
     ed0:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     ed4:	ldr	x0, [x0]
     ed8:	mrs	x2, tpidr_el0
     edc:	stp	x29, x30, [sp, #-32]!
     ee0:	mov	x29, sp
     ee4:	ldr	x0, [x2, x0]
     ee8:	stp	x19, x20, [sp, #16]
     eec:	mov	x19, x1
     ef0:	add	x2, x0, #0x208
     ef4:	ldr	x1, [x2]
     ef8:	tbz	x1, #63, f58 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCFEPKCf+0x88>
     efc:	ldr	x2, [x0, #176]
     f00:	add	x20, x0, #0xa8
     f04:	ldr	x1, [x0, #168]
     f08:	add	x0, x2, #0x3
     f0c:	cmp	x0, x1
     f10:	b.hi	f40 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCFEPKCf+0x70>  // b.pmore
     f14:	ldr	x1, [x20, #16]
     f18:	str	x0, [x20, #8]
     f1c:	mov	x3, #0x8                   	// #8
     f20:	ldr	x4, [x19]
     f24:	add	x0, x1, x2, lsl #3
     f28:	str	x4, [x1, x2, lsl #3]
     f2c:	ldp	s0, s1, [x19]
     f30:	stp	x3, x19, [x0, #8]
     f34:	ldp	x19, x20, [sp, #16]
     f38:	ldp	x29, x30, [sp], #32
     f3c:	ret
     f40:	mov	x0, x20
     f44:	mov	x1, #0x3                   	// #3
     f48:	bl	0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     f4c:	ldr	x2, [x20, #8]
     f50:	add	x0, x2, #0x3
     f54:	b	f14 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCFEPKCf+0x44>
     f58:	mov	x3, #0x7ffffffffffffffe    	// #9223372036854775806
     f5c:	cmp	x1, x3
     f60:	b.cs	fa8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCFEPKCf+0xd8>  // b.hs, b.nlast
     f64:	adrp	x3, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     f68:	add	x3, x3, #0x0
     f6c:	add	x3, x3, #0x80
     f70:	ldr	x4, [x3]
     f74:	orr	x5, x1, #0x8000000000000000
     f78:	cmp	x1, x4
     f7c:	b.ne	fb4 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCFEPKCf+0xe4>  // b.any
     f80:	ldaxr	x4, [x3]
     f84:	cmp	x4, x1
     f88:	b.ne	f94 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCFEPKCf+0xc4>  // b.any
     f8c:	stxr	w6, x5, [x3]
     f90:	cbnz	w6, f80 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCFEPKCf+0xb0>
     f94:	b.ne	fc0 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCFEPKCf+0xf0>  // b.any
     f98:	dmb	ish
     f9c:	orr	x1, x4, #0x8000000000000000
     fa0:	stlr	x1, [x2]
     fa4:	b	efc <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCFEPKCf+0x2c>
     fa8:	mov	w2, #0x0                   	// #0
     fac:	mov	w1, #0x9                   	// #9
     fb0:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     fb4:	mov	w2, #0x0                   	// #0
     fb8:	mov	w1, #0x4                   	// #4
     fbc:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     fc0:	mov	w2, #0x0                   	// #0
     fc4:	mov	w1, #0x2                   	// #2
     fc8:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     fcc:	nop

0000000000000fd0 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU8EPKm>:
     fd0:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     fd4:	ldr	x0, [x0]
     fd8:	mrs	x2, tpidr_el0
     fdc:	stp	x29, x30, [sp, #-32]!
     fe0:	mov	x29, sp
     fe4:	ldr	x0, [x2, x0]
     fe8:	stp	x19, x20, [sp, #16]
     fec:	mov	x19, x1
     ff0:	add	x2, x0, #0x208
     ff4:	ldr	x1, [x2]
     ff8:	tbz	x1, #63, 1058 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU8EPKm+0x88>
     ffc:	ldr	x2, [x0, #176]
    1000:	add	x20, x0, #0xa8
    1004:	ldr	x1, [x0, #168]
    1008:	add	x0, x2, #0x3
    100c:	cmp	x0, x1
    1010:	b.hi	1040 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU8EPKm+0x70>  // b.pmore
    1014:	ldr	x1, [x20, #16]
    1018:	str	x0, [x20, #8]
    101c:	mov	x3, #0x8                   	// #8
    1020:	ldr	x4, [x19]
    1024:	add	x0, x1, x2, lsl #3
    1028:	str	x4, [x1, x2, lsl #3]
    102c:	stp	x3, x19, [x0, #8]
    1030:	ldr	x0, [x19]
    1034:	ldp	x19, x20, [sp, #16]
    1038:	ldp	x29, x30, [sp], #32
    103c:	ret
    1040:	mov	x0, x20
    1044:	mov	x1, #0x3                   	// #3
    1048:	bl	0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    104c:	ldr	x2, [x20, #8]
    1050:	add	x0, x2, #0x3
    1054:	b	1014 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU8EPKm+0x44>
    1058:	mov	x3, #0x7ffffffffffffffe    	// #9223372036854775806
    105c:	cmp	x1, x3
    1060:	b.cs	10a8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU8EPKm+0xd8>  // b.hs, b.nlast
    1064:	adrp	x3, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    1068:	add	x3, x3, #0x0
    106c:	add	x3, x3, #0x80
    1070:	ldr	x4, [x3]
    1074:	orr	x5, x1, #0x8000000000000000
    1078:	cmp	x1, x4
    107c:	b.ne	10b4 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU8EPKm+0xe4>  // b.any
    1080:	ldaxr	x4, [x3]
    1084:	cmp	x4, x1
    1088:	b.ne	1094 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU8EPKm+0xc4>  // b.any
    108c:	stxr	w6, x5, [x3]
    1090:	cbnz	w6, 1080 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU8EPKm+0xb0>
    1094:	b.ne	10c0 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU8EPKm+0xf0>  // b.any
    1098:	dmb	ish
    109c:	orr	x1, x4, #0x8000000000000000
    10a0:	stlr	x1, [x2]
    10a4:	b	ffc <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU8EPKm+0x2c>
    10a8:	mov	w2, #0x0                   	// #0
    10ac:	mov	w1, #0x9                   	// #9
    10b0:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    10b4:	mov	w2, #0x0                   	// #0
    10b8:	mov	w1, #0x4                   	// #4
    10bc:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    10c0:	mov	w2, #0x0                   	// #0
    10c4:	mov	w1, #0x2                   	// #2
    10c8:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    10cc:	nop

00000000000010d0 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaWU8EPKm>:
    10d0:	ldr	x0, [x1]
    10d4:	ret

00000000000010d8 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_RCFEPKCf>:
    10d8:	ldp	s0, s1, [x1]
    10dc:	dmb	ishld
    10e0:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    10e4:	ldr	x0, [x0]
    10e8:	mrs	x2, tpidr_el0
    10ec:	adrp	x1, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    10f0:	add	x1, x1, #0x0
    10f4:	add	x1, x1, #0x80
    10f8:	ldr	x0, [x2, x0]
    10fc:	ldr	x2, [x1]
    1100:	add	x1, x0, #0x208
    1104:	ldr	x1, [x1]
    1108:	cmp	x2, x1
    110c:	b.ne	1114 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_RCFEPKCf+0x3c>  // b.any
    1110:	ret
    1114:	stp	x29, x30, [sp, #-16]!
    1118:	mov	w2, #0x0                   	// #0
    111c:	mov	w1, #0x3                   	// #3
    1120:	mov	x29, sp
    1124:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000001128 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaWCFEPKCf>:
    1128:	ldp	s0, s1, [x1]
    112c:	ret

0000000000001130 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaRCDEPKCd>:
    1130:	ldp	d0, d1, [x1]
    1134:	dmb	ishld
    1138:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    113c:	ldr	x0, [x0]
    1140:	mrs	x2, tpidr_el0
    1144:	adrp	x1, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    1148:	add	x1, x1, #0x0
    114c:	add	x1, x1, #0x80
    1150:	ldr	x0, [x2, x0]
    1154:	ldr	x2, [x1]
    1158:	add	x1, x0, #0x208
    115c:	ldr	x1, [x1]
    1160:	cmp	x2, x1
    1164:	b.ne	116c <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaRCDEPKCd+0x3c>  // b.any
    1168:	ret
    116c:	stp	x29, x30, [sp, #-16]!
    1170:	mov	w2, #0x0                   	// #0
    1174:	mov	w1, #0x3                   	// #3
    1178:	mov	x29, sp
    117c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000001180 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaWU4EPKj>:
    1180:	ldr	w0, [x1]
    1184:	ret

0000000000001188 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaWU2EPKt>:
    1188:	ldrh	w0, [x1]
    118c:	ret

0000000000001190 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_RU2EPKt>:
    1190:	ldrh	w0, [x1]
    1194:	dmb	ishld
    1198:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
    119c:	ldr	x2, [x2]
    11a0:	mrs	x3, tpidr_el0
    11a4:	adrp	x1, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    11a8:	add	x1, x1, #0x0
    11ac:	add	x1, x1, #0x80
    11b0:	ldr	x2, [x3, x2]
    11b4:	ldr	x3, [x1]
    11b8:	add	x1, x2, #0x208
    11bc:	ldr	x1, [x1]
    11c0:	cmp	x3, x1
    11c4:	b.ne	11cc <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_RU2EPKt+0x3c>  // b.any
    11c8:	ret
    11cc:	stp	x29, x30, [sp, #-16]!
    11d0:	mov	x0, x2
    11d4:	mov	w1, #0x3                   	// #3
    11d8:	mov	x29, sp
    11dc:	mov	w2, #0x0                   	// #0
    11e0:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    11e4:	nop

00000000000011e8 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RaRFEPKf>:
    11e8:	ldr	s0, [x1]
    11ec:	dmb	ishld
    11f0:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    11f4:	ldr	x0, [x0]
    11f8:	mrs	x2, tpidr_el0
    11fc:	adrp	x1, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    1200:	add	x1, x1, #0x0
    1204:	add	x1, x1, #0x80
    1208:	ldr	x0, [x2, x0]
    120c:	ldr	x2, [x1]
    1210:	add	x1, x0, #0x208
    1214:	ldr	x1, [x1]
    1218:	cmp	x2, x1
    121c:	b.ne	1224 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RaRFEPKf+0x3c>  // b.any
    1220:	ret
    1224:	stp	x29, x30, [sp, #-16]!
    1228:	mov	w2, #0x0                   	// #0
    122c:	mov	w1, #0x3                   	// #3
    1230:	mov	x29, sp
    1234:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000001238 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaWCDEPKCd>:
    1238:	ldp	d0, d1, [x1]
    123c:	ret

0000000000001240 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaRU4EPKj>:
    1240:	ldr	w0, [x1]
    1244:	dmb	ishld
    1248:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
    124c:	ldr	x2, [x2]
    1250:	mrs	x3, tpidr_el0
    1254:	adrp	x1, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    1258:	add	x1, x1, #0x0
    125c:	add	x1, x1, #0x80
    1260:	ldr	x2, [x3, x2]
    1264:	ldr	x3, [x1]
    1268:	add	x1, x2, #0x208
    126c:	ldr	x1, [x1]
    1270:	cmp	x3, x1
    1274:	b.ne	127c <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaRU4EPKj+0x3c>  // b.any
    1278:	ret
    127c:	stp	x29, x30, [sp, #-16]!
    1280:	mov	x0, x2
    1284:	mov	w1, #0x3                   	// #3
    1288:	mov	x29, sp
    128c:	mov	w2, #0x0                   	// #0
    1290:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1294:	nop

0000000000001298 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_RFEPKf>:
    1298:	ldr	s0, [x1]
    129c:	dmb	ishld
    12a0:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    12a4:	ldr	x0, [x0]
    12a8:	mrs	x2, tpidr_el0
    12ac:	adrp	x1, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    12b0:	add	x1, x1, #0x0
    12b4:	add	x1, x1, #0x80
    12b8:	ldr	x0, [x2, x0]
    12bc:	ldr	x2, [x1]
    12c0:	add	x1, x0, #0x208
    12c4:	ldr	x1, [x1]
    12c8:	cmp	x2, x1
    12cc:	b.ne	12d4 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_RFEPKf+0x3c>  // b.any
    12d0:	ret
    12d4:	stp	x29, x30, [sp, #-16]!
    12d8:	mov	w2, #0x0                   	// #0
    12dc:	mov	w1, #0x3                   	// #3
    12e0:	mov	x29, sp
    12e4:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

00000000000012e8 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_RCDEPKCd>:
    12e8:	ldp	d0, d1, [x1]
    12ec:	dmb	ishld
    12f0:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    12f4:	ldr	x0, [x0]
    12f8:	mrs	x2, tpidr_el0
    12fc:	adrp	x1, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    1300:	add	x1, x1, #0x0
    1304:	add	x1, x1, #0x80
    1308:	ldr	x0, [x2, x0]
    130c:	ldr	x2, [x1]
    1310:	add	x1, x0, #0x208
    1314:	ldr	x1, [x1]
    1318:	cmp	x2, x1
    131c:	b.ne	1324 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_RCDEPKCd+0x3c>  // b.any
    1320:	ret
    1324:	stp	x29, x30, [sp, #-16]!
    1328:	mov	w2, #0x0                   	// #0
    132c:	mov	w1, #0x3                   	// #3
    1330:	mov	x29, sp
    1334:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000001338 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWEEPKe>:
    1338:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    133c:	ldr	x0, [x0]
    1340:	mrs	x2, tpidr_el0
    1344:	stp	x29, x30, [sp, #-32]!
    1348:	mov	x29, sp
    134c:	ldr	x0, [x2, x0]
    1350:	stp	x19, x20, [sp, #16]
    1354:	mov	x19, x1
    1358:	add	x2, x0, #0x208
    135c:	ldr	x1, [x2]
    1360:	tbz	x1, #63, 13c0 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWEEPKe+0x88>
    1364:	add	x20, x0, #0xa8
    1368:	ldr	x2, [x0, #168]
    136c:	ldr	x0, [x20, #8]
    1370:	add	x1, x0, #0x4
    1374:	cmp	x1, x2
    1378:	b.hi	13a8 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWEEPKe+0x70>  // b.pmore
    137c:	ldr	x4, [x20, #16]
    1380:	str	x1, [x20, #8]
    1384:	mov	x1, #0x10                  	// #16
    1388:	ldp	x2, x3, [x19]
    138c:	add	x0, x4, x0, lsl #3
    1390:	stp	x2, x3, [x0]
    1394:	ldr	q0, [x19]
    1398:	stp	x1, x19, [x0, #16]
    139c:	ldp	x19, x20, [sp, #16]
    13a0:	ldp	x29, x30, [sp], #32
    13a4:	ret
    13a8:	mov	x0, x20
    13ac:	mov	x1, #0x4                   	// #4
    13b0:	bl	0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    13b4:	ldr	x0, [x20, #8]
    13b8:	add	x1, x0, #0x4
    13bc:	b	137c <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWEEPKe+0x44>
    13c0:	mov	x3, #0x7ffffffffffffffe    	// #9223372036854775806
    13c4:	cmp	x1, x3
    13c8:	b.cs	1410 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWEEPKe+0xd8>  // b.hs, b.nlast
    13cc:	adrp	x3, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    13d0:	add	x3, x3, #0x0
    13d4:	add	x3, x3, #0x80
    13d8:	ldr	x4, [x3]
    13dc:	orr	x5, x1, #0x8000000000000000
    13e0:	cmp	x1, x4
    13e4:	b.ne	141c <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWEEPKe+0xe4>  // b.any
    13e8:	ldaxr	x4, [x3]
    13ec:	cmp	x4, x1
    13f0:	b.ne	13fc <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWEEPKe+0xc4>  // b.any
    13f4:	stxr	w6, x5, [x3]
    13f8:	cbnz	w6, 13e8 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWEEPKe+0xb0>
    13fc:	b.ne	1428 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWEEPKe+0xf0>  // b.any
    1400:	dmb	ish
    1404:	orr	x1, x4, #0x8000000000000000
    1408:	stlr	x1, [x2]
    140c:	b	1364 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWEEPKe+0x2c>
    1410:	mov	w2, #0x0                   	// #0
    1414:	mov	w1, #0x9                   	// #9
    1418:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    141c:	mov	w2, #0x0                   	// #0
    1420:	mov	w1, #0x4                   	// #4
    1424:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1428:	mov	w2, #0x0                   	// #0
    142c:	mov	w1, #0x2                   	// #2
    1430:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1434:	nop

0000000000001438 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU4EPKj>:
    1438:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    143c:	ldr	x0, [x0]
    1440:	mrs	x2, tpidr_el0
    1444:	stp	x29, x30, [sp, #-32]!
    1448:	mov	x29, sp
    144c:	ldr	x0, [x2, x0]
    1450:	stp	x19, x20, [sp, #16]
    1454:	mov	x19, x1
    1458:	add	x2, x0, #0x208
    145c:	ldr	x1, [x2]
    1460:	tbz	x1, #63, 14c4 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU4EPKj+0x8c>
    1464:	ldr	x1, [x0, #176]
    1468:	add	x20, x0, #0xa8
    146c:	ldr	x2, [x0, #168]
    1470:	add	x0, x1, #0x3
    1474:	cmp	x0, x2
    1478:	b.hi	14ac <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU4EPKj+0x74>  // b.pmore
    147c:	ldr	x2, [x20, #16]
    1480:	lsl	x1, x1, #3
    1484:	str	x0, [x20, #8]
    1488:	mov	x3, #0x4                   	// #4
    148c:	add	x0, x2, x1
    1490:	ldr	w4, [x19]
    1494:	str	w4, [x2, x1]
    1498:	stp	x3, x19, [x0, #8]
    149c:	ldr	w0, [x19]
    14a0:	ldp	x19, x20, [sp, #16]
    14a4:	ldp	x29, x30, [sp], #32
    14a8:	ret
    14ac:	mov	x0, x20
    14b0:	mov	x1, #0x3                   	// #3
    14b4:	bl	0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    14b8:	ldr	x1, [x20, #8]
    14bc:	add	x0, x1, #0x3
    14c0:	b	147c <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU4EPKj+0x44>
    14c4:	mov	x3, #0x7ffffffffffffffe    	// #9223372036854775806
    14c8:	cmp	x1, x3
    14cc:	b.cs	1514 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU4EPKj+0xdc>  // b.hs, b.nlast
    14d0:	adrp	x3, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    14d4:	add	x3, x3, #0x0
    14d8:	add	x3, x3, #0x80
    14dc:	ldr	x4, [x3]
    14e0:	orr	x5, x1, #0x8000000000000000
    14e4:	cmp	x1, x4
    14e8:	b.ne	1520 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU4EPKj+0xe8>  // b.any
    14ec:	ldaxr	x4, [x3]
    14f0:	cmp	x4, x1
    14f4:	b.ne	1500 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU4EPKj+0xc8>  // b.any
    14f8:	stxr	w6, x5, [x3]
    14fc:	cbnz	w6, 14ec <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU4EPKj+0xb4>
    1500:	b.ne	152c <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU4EPKj+0xf4>  // b.any
    1504:	dmb	ish
    1508:	orr	x1, x4, #0x8000000000000000
    150c:	stlr	x1, [x2]
    1510:	b	1464 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU4EPKj+0x2c>
    1514:	mov	w2, #0x0                   	// #0
    1518:	mov	w1, #0x9                   	// #9
    151c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1520:	mov	w2, #0x0                   	// #0
    1524:	mov	w1, #0x4                   	// #4
    1528:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    152c:	mov	w2, #0x0                   	// #0
    1530:	mov	w1, #0x2                   	// #2
    1534:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000001538 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RaREEPKe>:
    1538:	ldr	q0, [x1]
    153c:	dmb	ishld
    1540:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1544:	ldr	x0, [x0]
    1548:	mrs	x2, tpidr_el0
    154c:	adrp	x1, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    1550:	add	x1, x1, #0x0
    1554:	add	x1, x1, #0x80
    1558:	ldr	x0, [x2, x0]
    155c:	ldr	x2, [x1]
    1560:	add	x1, x0, #0x208
    1564:	ldr	x1, [x1]
    1568:	cmp	x2, x1
    156c:	b.ne	1574 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RaREEPKe+0x3c>  // b.any
    1570:	ret
    1574:	stp	x29, x30, [sp, #-16]!
    1578:	mov	w2, #0x0                   	// #0
    157c:	mov	w1, #0x3                   	// #3
    1580:	mov	x29, sp
    1584:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000001588 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaWU1EPKh>:
    1588:	ldrb	w0, [x1]
    158c:	ret

0000000000001590 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaRU2EPKt>:
    1590:	ldrh	w0, [x1]
    1594:	dmb	ishld
    1598:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
    159c:	ldr	x2, [x2]
    15a0:	mrs	x3, tpidr_el0
    15a4:	adrp	x1, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    15a8:	add	x1, x1, #0x0
    15ac:	add	x1, x1, #0x80
    15b0:	ldr	x2, [x3, x2]
    15b4:	ldr	x3, [x1]
    15b8:	add	x1, x2, #0x208
    15bc:	ldr	x1, [x1]
    15c0:	cmp	x3, x1
    15c4:	b.ne	15cc <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaRU2EPKt+0x3c>  // b.any
    15c8:	ret
    15cc:	stp	x29, x30, [sp, #-16]!
    15d0:	mov	x0, x2
    15d4:	mov	w1, #0x3                   	// #3
    15d8:	mov	x29, sp
    15dc:	mov	w2, #0x0                   	// #0
    15e0:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    15e4:	nop

00000000000015e8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaRU1EPKh>:
    15e8:	ldrb	w0, [x1]
    15ec:	dmb	ishld
    15f0:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
    15f4:	ldr	x2, [x2]
    15f8:	mrs	x3, tpidr_el0
    15fc:	adrp	x1, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    1600:	add	x1, x1, #0x0
    1604:	add	x1, x1, #0x80
    1608:	ldr	x2, [x3, x2]
    160c:	ldr	x3, [x1]
    1610:	add	x1, x2, #0x208
    1614:	ldr	x1, [x1]
    1618:	cmp	x3, x1
    161c:	b.ne	1624 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaRU1EPKh+0x3c>  // b.any
    1620:	ret
    1624:	stp	x29, x30, [sp, #-16]!
    1628:	mov	x0, x2
    162c:	mov	w1, #0x3                   	// #3
    1630:	mov	x29, sp
    1634:	mov	w2, #0x0                   	// #0
    1638:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    163c:	nop

0000000000001640 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RaWFEPKf>:
    1640:	ldr	s0, [x1]
    1644:	ret

0000000000001648 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWFEPKf>:
    1648:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    164c:	ldr	x0, [x0]
    1650:	mrs	x2, tpidr_el0
    1654:	stp	x29, x30, [sp, #-32]!
    1658:	mov	x29, sp
    165c:	ldr	x0, [x2, x0]
    1660:	stp	x19, x20, [sp, #16]
    1664:	mov	x19, x1
    1668:	add	x2, x0, #0x208
    166c:	ldr	x1, [x2]
    1670:	tbz	x1, #63, 16d4 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWFEPKf+0x8c>
    1674:	ldr	x1, [x0, #176]
    1678:	add	x20, x0, #0xa8
    167c:	ldr	x2, [x0, #168]
    1680:	add	x0, x1, #0x3
    1684:	cmp	x0, x2
    1688:	b.hi	16bc <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWFEPKf+0x74>  // b.pmore
    168c:	ldr	x2, [x20, #16]
    1690:	lsl	x1, x1, #3
    1694:	str	x0, [x20, #8]
    1698:	mov	x3, #0x4                   	// #4
    169c:	add	x0, x2, x1
    16a0:	ldr	w4, [x19]
    16a4:	str	w4, [x2, x1]
    16a8:	ldr	s0, [x19]
    16ac:	stp	x3, x19, [x0, #8]
    16b0:	ldp	x19, x20, [sp, #16]
    16b4:	ldp	x29, x30, [sp], #32
    16b8:	ret
    16bc:	mov	x0, x20
    16c0:	mov	x1, #0x3                   	// #3
    16c4:	bl	0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    16c8:	ldr	x1, [x20, #8]
    16cc:	add	x0, x1, #0x3
    16d0:	b	168c <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWFEPKf+0x44>
    16d4:	mov	x3, #0x7ffffffffffffffe    	// #9223372036854775806
    16d8:	cmp	x1, x3
    16dc:	b.cs	1724 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWFEPKf+0xdc>  // b.hs, b.nlast
    16e0:	adrp	x3, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    16e4:	add	x3, x3, #0x0
    16e8:	add	x3, x3, #0x80
    16ec:	ldr	x4, [x3]
    16f0:	orr	x5, x1, #0x8000000000000000
    16f4:	cmp	x1, x4
    16f8:	b.ne	1730 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWFEPKf+0xe8>  // b.any
    16fc:	ldaxr	x4, [x3]
    1700:	cmp	x4, x1
    1704:	b.ne	1710 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWFEPKf+0xc8>  // b.any
    1708:	stxr	w6, x5, [x3]
    170c:	cbnz	w6, 16fc <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWFEPKf+0xb4>
    1710:	b.ne	173c <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWFEPKf+0xf4>  // b.any
    1714:	dmb	ish
    1718:	orr	x1, x4, #0x8000000000000000
    171c:	stlr	x1, [x2]
    1720:	b	1674 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWFEPKf+0x2c>
    1724:	mov	w2, #0x0                   	// #0
    1728:	mov	w1, #0x9                   	// #9
    172c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1730:	mov	w2, #0x0                   	// #0
    1734:	mov	w1, #0x4                   	// #4
    1738:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    173c:	mov	w2, #0x0                   	// #0
    1740:	mov	w1, #0x2                   	// #2
    1744:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000001748 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCDEPKCd>:
    1748:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    174c:	ldr	x0, [x0]
    1750:	mrs	x2, tpidr_el0
    1754:	stp	x29, x30, [sp, #-32]!
    1758:	mov	x29, sp
    175c:	ldr	x0, [x2, x0]
    1760:	stp	x19, x20, [sp, #16]
    1764:	mov	x19, x1
    1768:	add	x2, x0, #0x208
    176c:	ldr	x1, [x2]
    1770:	tbz	x1, #63, 17d0 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCDEPKCd+0x88>
    1774:	add	x20, x0, #0xa8
    1778:	ldr	x2, [x0, #168]
    177c:	ldr	x0, [x20, #8]
    1780:	add	x1, x0, #0x4
    1784:	cmp	x1, x2
    1788:	b.hi	17b8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCDEPKCd+0x70>  // b.pmore
    178c:	ldr	x4, [x20, #16]
    1790:	str	x1, [x20, #8]
    1794:	mov	x1, #0x10                  	// #16
    1798:	ldp	x2, x3, [x19]
    179c:	add	x0, x4, x0, lsl #3
    17a0:	stp	x2, x3, [x0]
    17a4:	ldp	d0, d1, [x19]
    17a8:	stp	x1, x19, [x0, #16]
    17ac:	ldp	x19, x20, [sp, #16]
    17b0:	ldp	x29, x30, [sp], #32
    17b4:	ret
    17b8:	mov	x0, x20
    17bc:	mov	x1, #0x4                   	// #4
    17c0:	bl	0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    17c4:	ldr	x0, [x20, #8]
    17c8:	add	x1, x0, #0x4
    17cc:	b	178c <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCDEPKCd+0x44>
    17d0:	mov	x3, #0x7ffffffffffffffe    	// #9223372036854775806
    17d4:	cmp	x1, x3
    17d8:	b.cs	1820 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCDEPKCd+0xd8>  // b.hs, b.nlast
    17dc:	adrp	x3, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    17e0:	add	x3, x3, #0x0
    17e4:	add	x3, x3, #0x80
    17e8:	ldr	x4, [x3]
    17ec:	orr	x5, x1, #0x8000000000000000
    17f0:	cmp	x1, x4
    17f4:	b.ne	182c <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCDEPKCd+0xe4>  // b.any
    17f8:	ldaxr	x4, [x3]
    17fc:	cmp	x4, x1
    1800:	b.ne	180c <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCDEPKCd+0xc4>  // b.any
    1804:	stxr	w6, x5, [x3]
    1808:	cbnz	w6, 17f8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCDEPKCd+0xb0>
    180c:	b.ne	1838 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCDEPKCd+0xf0>  // b.any
    1810:	dmb	ish
    1814:	orr	x1, x4, #0x8000000000000000
    1818:	stlr	x1, [x2]
    181c:	b	1774 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCDEPKCd+0x2c>
    1820:	mov	w2, #0x0                   	// #0
    1824:	mov	w1, #0x9                   	// #9
    1828:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    182c:	mov	w2, #0x0                   	// #0
    1830:	mov	w1, #0x4                   	// #4
    1834:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1838:	mov	w2, #0x0                   	// #0
    183c:	mov	w1, #0x2                   	// #2
    1840:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1844:	nop

0000000000001848 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_RU1EPKh>:
    1848:	ldrb	w0, [x1]
    184c:	dmb	ishld
    1850:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1854:	ldr	x2, [x2]
    1858:	mrs	x3, tpidr_el0
    185c:	adrp	x1, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    1860:	add	x1, x1, #0x0
    1864:	add	x1, x1, #0x80
    1868:	ldr	x2, [x3, x2]
    186c:	ldr	x3, [x1]
    1870:	add	x1, x2, #0x208
    1874:	ldr	x1, [x1]
    1878:	cmp	x3, x1
    187c:	b.ne	1884 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_RU1EPKh+0x3c>  // b.any
    1880:	ret
    1884:	stp	x29, x30, [sp, #-16]!
    1888:	mov	x0, x2
    188c:	mov	w1, #0x3                   	// #3
    1890:	mov	x29, sp
    1894:	mov	w2, #0x0                   	// #0
    1898:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    189c:	nop

00000000000018a0 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_RU4EPKj>:
    18a0:	ldr	w0, [x1]
    18a4:	dmb	ishld
    18a8:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
    18ac:	ldr	x2, [x2]
    18b0:	mrs	x3, tpidr_el0
    18b4:	adrp	x1, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    18b8:	add	x1, x1, #0x0
    18bc:	add	x1, x1, #0x80
    18c0:	ldr	x2, [x3, x2]
    18c4:	ldr	x3, [x1]
    18c8:	add	x1, x2, #0x208
    18cc:	ldr	x1, [x1]
    18d0:	cmp	x3, x1
    18d4:	b.ne	18dc <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_RU4EPKj+0x3c>  // b.any
    18d8:	ret
    18dc:	stp	x29, x30, [sp, #-16]!
    18e0:	mov	x0, x2
    18e4:	mov	w1, #0x3                   	// #3
    18e8:	mov	x29, sp
    18ec:	mov	w2, #0x0                   	// #0
    18f0:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    18f4:	nop

00000000000018f8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU1EPKh>:
    18f8:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    18fc:	ldr	x0, [x0]
    1900:	mrs	x2, tpidr_el0
    1904:	stp	x29, x30, [sp, #-32]!
    1908:	mov	x29, sp
    190c:	ldr	x0, [x2, x0]
    1910:	stp	x19, x20, [sp, #16]
    1914:	mov	x19, x1
    1918:	add	x2, x0, #0x208
    191c:	ldr	x1, [x2]
    1920:	tbz	x1, #63, 1984 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU1EPKh+0x8c>
    1924:	ldr	x1, [x0, #176]
    1928:	add	x20, x0, #0xa8
    192c:	ldr	x2, [x0, #168]
    1930:	add	x0, x1, #0x3
    1934:	cmp	x0, x2
    1938:	b.hi	196c <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU1EPKh+0x74>  // b.pmore
    193c:	ldr	x2, [x20, #16]
    1940:	lsl	x1, x1, #3
    1944:	str	x0, [x20, #8]
    1948:	mov	x3, #0x1                   	// #1
    194c:	add	x0, x2, x1
    1950:	ldrb	w4, [x19]
    1954:	strb	w4, [x2, x1]
    1958:	stp	x3, x19, [x0, #8]
    195c:	ldrb	w0, [x19]
    1960:	ldp	x19, x20, [sp, #16]
    1964:	ldp	x29, x30, [sp], #32
    1968:	ret
    196c:	mov	x0, x20
    1970:	mov	x1, #0x3                   	// #3
    1974:	bl	0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    1978:	ldr	x1, [x20, #8]
    197c:	add	x0, x1, #0x3
    1980:	b	193c <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU1EPKh+0x44>
    1984:	mov	x3, #0x7ffffffffffffffe    	// #9223372036854775806
    1988:	cmp	x1, x3
    198c:	b.cs	19d4 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU1EPKh+0xdc>  // b.hs, b.nlast
    1990:	adrp	x3, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    1994:	add	x3, x3, #0x0
    1998:	add	x3, x3, #0x80
    199c:	ldr	x4, [x3]
    19a0:	orr	x5, x1, #0x8000000000000000
    19a4:	cmp	x1, x4
    19a8:	b.ne	19e0 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU1EPKh+0xe8>  // b.any
    19ac:	ldaxr	x4, [x3]
    19b0:	cmp	x4, x1
    19b4:	b.ne	19c0 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU1EPKh+0xc8>  // b.any
    19b8:	stxr	w6, x5, [x3]
    19bc:	cbnz	w6, 19ac <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU1EPKh+0xb4>
    19c0:	b.ne	19ec <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU1EPKh+0xf4>  // b.any
    19c4:	dmb	ish
    19c8:	orr	x1, x4, #0x8000000000000000
    19cc:	stlr	x1, [x2]
    19d0:	b	1924 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU1EPKh+0x2c>
    19d4:	mov	w2, #0x0                   	// #0
    19d8:	mov	w1, #0x9                   	// #9
    19dc:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    19e0:	mov	w2, #0x0                   	// #0
    19e4:	mov	w1, #0x4                   	// #4
    19e8:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    19ec:	mov	w2, #0x0                   	// #0
    19f0:	mov	w1, #0x2                   	// #2
    19f4:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

00000000000019f8 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RaWEEPKe>:
    19f8:	ldr	q0, [x1]
    19fc:	ret

0000000000001a00 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU2EPKt>:
    1a00:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1a04:	ldr	x0, [x0]
    1a08:	mrs	x2, tpidr_el0
    1a0c:	stp	x29, x30, [sp, #-32]!
    1a10:	mov	x29, sp
    1a14:	ldr	x0, [x2, x0]
    1a18:	stp	x19, x20, [sp, #16]
    1a1c:	mov	x19, x1
    1a20:	add	x2, x0, #0x208
    1a24:	ldr	x1, [x2]
    1a28:	tbz	x1, #63, 1a8c <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU2EPKt+0x8c>
    1a2c:	ldr	x1, [x0, #176]
    1a30:	add	x20, x0, #0xa8
    1a34:	ldr	x2, [x0, #168]
    1a38:	add	x0, x1, #0x3
    1a3c:	cmp	x0, x2
    1a40:	b.hi	1a74 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU2EPKt+0x74>  // b.pmore
    1a44:	ldr	x2, [x20, #16]
    1a48:	lsl	x1, x1, #3
    1a4c:	str	x0, [x20, #8]
    1a50:	mov	x3, #0x2                   	// #2
    1a54:	add	x0, x2, x1
    1a58:	ldrh	w4, [x19]
    1a5c:	strh	w4, [x2, x1]
    1a60:	stp	x3, x19, [x0, #8]
    1a64:	ldrh	w0, [x19]
    1a68:	ldp	x19, x20, [sp, #16]
    1a6c:	ldp	x29, x30, [sp], #32
    1a70:	ret
    1a74:	mov	x0, x20
    1a78:	mov	x1, #0x3                   	// #3
    1a7c:	bl	0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    1a80:	ldr	x1, [x20, #8]
    1a84:	add	x0, x1, #0x3
    1a88:	b	1a44 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU2EPKt+0x44>
    1a8c:	mov	x3, #0x7ffffffffffffffe    	// #9223372036854775806
    1a90:	cmp	x1, x3
    1a94:	b.cs	1adc <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU2EPKt+0xdc>  // b.hs, b.nlast
    1a98:	adrp	x3, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    1a9c:	add	x3, x3, #0x0
    1aa0:	add	x3, x3, #0x80
    1aa4:	ldr	x4, [x3]
    1aa8:	orr	x5, x1, #0x8000000000000000
    1aac:	cmp	x1, x4
    1ab0:	b.ne	1ae8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU2EPKt+0xe8>  // b.any
    1ab4:	ldaxr	x4, [x3]
    1ab8:	cmp	x4, x1
    1abc:	b.ne	1ac8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU2EPKt+0xc8>  // b.any
    1ac0:	stxr	w6, x5, [x3]
    1ac4:	cbnz	w6, 1ab4 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU2EPKt+0xb4>
    1ac8:	b.ne	1af4 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU2EPKt+0xf4>  // b.any
    1acc:	dmb	ish
    1ad0:	orr	x1, x4, #0x8000000000000000
    1ad4:	stlr	x1, [x2]
    1ad8:	b	1a2c <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU2EPKt+0x2c>
    1adc:	mov	w2, #0x0                   	// #0
    1ae0:	mov	w1, #0x9                   	// #9
    1ae4:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1ae8:	mov	w2, #0x0                   	// #0
    1aec:	mov	w1, #0x4                   	// #4
    1af0:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1af4:	mov	w2, #0x0                   	// #0
    1af8:	mov	w1, #0x2                   	// #2
    1afc:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000001b00 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_REEPKe>:
    1b00:	ldr	q0, [x1]
    1b04:	dmb	ishld
    1b08:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1b0c:	ldr	x0, [x0]
    1b10:	mrs	x2, tpidr_el0
    1b14:	adrp	x1, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    1b18:	add	x1, x1, #0x0
    1b1c:	add	x1, x1, #0x80
    1b20:	ldr	x0, [x2, x0]
    1b24:	ldr	x2, [x1]
    1b28:	add	x1, x0, #0x208
    1b2c:	ldr	x1, [x1]
    1b30:	cmp	x2, x1
    1b34:	b.ne	1b3c <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_REEPKe+0x3c>  // b.any
    1b38:	ret
    1b3c:	stp	x29, x30, [sp, #-16]!
    1b40:	mov	w2, #0x0                   	// #0
    1b44:	mov	w1, #0x3                   	// #3
    1b48:	mov	x29, sp
    1b4c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000001b50 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaRCEEPKCe>:
    1b50:	ldr	q0, [x1]
    1b54:	ldr	q1, [x1, #16]
    1b58:	dmb	ishld
    1b5c:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1b60:	ldr	x0, [x0]
    1b64:	mrs	x2, tpidr_el0
    1b68:	adrp	x1, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    1b6c:	add	x1, x1, #0x0
    1b70:	add	x1, x1, #0x80
    1b74:	ldr	x0, [x2, x0]
    1b78:	ldr	x2, [x1]
    1b7c:	add	x1, x0, #0x208
    1b80:	ldr	x1, [x1]
    1b84:	cmp	x2, x1
    1b88:	b.ne	1b90 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaRCEEPKCe+0x40>  // b.any
    1b8c:	ret
    1b90:	stp	x29, x30, [sp, #-16]!
    1b94:	mov	w2, #0x0                   	// #0
    1b98:	mov	w1, #0x3                   	// #3
    1b9c:	mov	x29, sp
    1ba0:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1ba4:	nop

0000000000001ba8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaWCEEPKCe>:
    1ba8:	ldr	q0, [x1]
    1bac:	ldr	q1, [x1, #16]
    1bb0:	ret
    1bb4:	nop

0000000000001bb8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCEEPKCe>:
    1bb8:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1bbc:	ldr	x0, [x0]
    1bc0:	mrs	x2, tpidr_el0
    1bc4:	stp	x29, x30, [sp, #-32]!
    1bc8:	mov	x29, sp
    1bcc:	ldr	x0, [x2, x0]
    1bd0:	stp	x19, x20, [sp, #16]
    1bd4:	mov	x19, x1
    1bd8:	add	x2, x0, #0x208
    1bdc:	ldr	x1, [x2]
    1be0:	tbz	x1, #63, 1c4c <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCEEPKCe+0x94>
    1be4:	add	x20, x0, #0xa8
    1be8:	ldr	x2, [x0, #168]
    1bec:	ldr	x0, [x20, #8]
    1bf0:	add	x1, x0, #0x6
    1bf4:	cmp	x1, x2
    1bf8:	b.hi	1c34 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCEEPKCe+0x7c>  // b.pmore
    1bfc:	ldr	x4, [x20, #16]
    1c00:	str	x1, [x20, #8]
    1c04:	mov	x1, #0x20                  	// #32
    1c08:	ldp	x2, x3, [x19]
    1c0c:	add	x0, x4, x0, lsl #3
    1c10:	stp	x2, x3, [x0]
    1c14:	ldp	x2, x3, [x19, #16]
    1c18:	stp	x2, x3, [x0, #16]
    1c1c:	ldr	q0, [x19]
    1c20:	ldr	q1, [x19, #16]
    1c24:	stp	x1, x19, [x0, #32]
    1c28:	ldp	x19, x20, [sp, #16]
    1c2c:	ldp	x29, x30, [sp], #32
    1c30:	ret
    1c34:	mov	x0, x20
    1c38:	mov	x1, #0x6                   	// #6
    1c3c:	bl	0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    1c40:	ldr	x0, [x20, #8]
    1c44:	add	x1, x0, #0x6
    1c48:	b	1bfc <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCEEPKCe+0x44>
    1c4c:	mov	x3, #0x7ffffffffffffffe    	// #9223372036854775806
    1c50:	cmp	x1, x3
    1c54:	b.cs	1c9c <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCEEPKCe+0xe4>  // b.hs, b.nlast
    1c58:	adrp	x3, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    1c5c:	add	x3, x3, #0x0
    1c60:	add	x3, x3, #0x80
    1c64:	ldr	x4, [x3]
    1c68:	orr	x5, x1, #0x8000000000000000
    1c6c:	cmp	x1, x4
    1c70:	b.ne	1ca8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCEEPKCe+0xf0>  // b.any
    1c74:	ldaxr	x4, [x3]
    1c78:	cmp	x4, x1
    1c7c:	b.ne	1c88 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCEEPKCe+0xd0>  // b.any
    1c80:	stxr	w6, x5, [x3]
    1c84:	cbnz	w6, 1c74 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCEEPKCe+0xbc>
    1c88:	b.ne	1cb4 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCEEPKCe+0xfc>  // b.any
    1c8c:	dmb	ish
    1c90:	orr	x1, x4, #0x8000000000000000
    1c94:	stlr	x1, [x2]
    1c98:	b	1be4 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCEEPKCe+0x2c>
    1c9c:	mov	w2, #0x0                   	// #0
    1ca0:	mov	w1, #0x9                   	// #9
    1ca4:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1ca8:	mov	w2, #0x0                   	// #0
    1cac:	mov	w1, #0x4                   	// #4
    1cb0:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1cb4:	mov	w2, #0x0                   	// #0
    1cb8:	mov	w1, #0x2                   	// #2
    1cbc:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000001cc0 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_RCEEPKCe>:
    1cc0:	ldr	q0, [x1]
    1cc4:	ldr	q1, [x1, #16]
    1cc8:	dmb	ishld
    1ccc:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1cd0:	ldr	x0, [x0]
    1cd4:	mrs	x2, tpidr_el0
    1cd8:	adrp	x1, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    1cdc:	add	x1, x1, #0x0
    1ce0:	add	x1, x1, #0x80
    1ce4:	ldr	x0, [x2, x0]
    1ce8:	ldr	x2, [x1]
    1cec:	add	x1, x0, #0x208
    1cf0:	ldr	x1, [x1]
    1cf4:	cmp	x2, x1
    1cf8:	b.ne	1d00 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_RCEEPKCe+0x40>  // b.any
    1cfc:	ret
    1d00:	stp	x29, x30, [sp, #-16]!
    1d04:	mov	w2, #0x0                   	// #0
    1d08:	mov	w1, #0x3                   	// #3
    1d0c:	mov	x29, sp
    1d10:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1d14:	nop

0000000000001d18 <_ZN12_GLOBAL__N_114gl_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE>:
    1d18:	cbnz	x3, 1d20 <_ZN12_GLOBAL__N_114gl_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x8>
    1d1c:	ret
    1d20:	stp	x29, x30, [sp, #-80]!
    1d24:	cmp	w4, #0x7
    1d28:	mov	x29, sp
    1d2c:	stp	x19, x20, [sp, #16]
    1d30:	mov	w20, w2
    1d34:	mov	x19, x3
    1d38:	stp	x21, x22, [sp, #32]
    1d3c:	mov	x21, x1
    1d40:	b.ne	1d60 <_ZN12_GLOBAL__N_114gl_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x48>  // b.any
    1d44:	mov	x2, x19
    1d48:	mov	w1, w20
    1d4c:	mov	x0, x21
    1d50:	ldp	x19, x20, [sp, #16]
    1d54:	ldp	x21, x22, [sp, #32]
    1d58:	ldp	x29, x30, [sp], #80
    1d5c:	b	0 <memset>
    1d60:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1d64:	ldr	x0, [x0]
    1d68:	mrs	x1, tpidr_el0
    1d6c:	stp	x23, x24, [sp, #48]
    1d70:	ldr	x0, [x1, x0]
    1d74:	str	x25, [sp, #64]
    1d78:	add	x2, x0, #0x208
    1d7c:	ldr	x1, [x2]
    1d80:	tbz	x1, #63, 1df8 <_ZN12_GLOBAL__N_114gl_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0xe0>
    1d84:	add	x23, x19, #0x7
    1d88:	add	x24, x0, #0xa8
    1d8c:	ldr	x3, [x24, #8]
    1d90:	lsr	x22, x23, #3
    1d94:	ldr	x1, [x0, #168]
    1d98:	add	x25, x22, #0x2
    1d9c:	add	x0, x25, x3
    1da0:	cmp	x0, x1
    1da4:	b.hi	1e48 <_ZN12_GLOBAL__N_114gl_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x130>  // b.pmore
    1da8:	ldr	x4, [x24, #16]
    1dac:	and	x23, x23, #0xfffffffffffffff8
    1db0:	add	x22, x22, #0x1
    1db4:	str	x0, [x24, #8]
    1db8:	mov	x2, x19
    1dbc:	mov	x1, x21
    1dc0:	add	x3, x4, x3, lsl #3
    1dc4:	mov	x0, x3
    1dc8:	bl	0 <memcpy>
    1dcc:	str	x19, [x0, x23]
    1dd0:	str	x21, [x0, x22, lsl #3]
    1dd4:	mov	x2, x19
    1dd8:	mov	w1, w20
    1ddc:	mov	x0, x21
    1de0:	ldp	x19, x20, [sp, #16]
    1de4:	ldp	x21, x22, [sp, #32]
    1de8:	ldp	x23, x24, [sp, #48]
    1dec:	ldr	x25, [sp, #64]
    1df0:	ldp	x29, x30, [sp], #80
    1df4:	b	0 <memset>
    1df8:	mov	x3, #0x7ffffffffffffffe    	// #9223372036854775806
    1dfc:	cmp	x1, x3
    1e00:	b.cs	1e60 <_ZN12_GLOBAL__N_114gl_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x148>  // b.hs, b.nlast
    1e04:	adrp	x3, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    1e08:	add	x3, x3, #0x0
    1e0c:	add	x3, x3, #0x80
    1e10:	ldr	x4, [x3]
    1e14:	orr	x5, x1, #0x8000000000000000
    1e18:	cmp	x1, x4
    1e1c:	b.ne	1e6c <_ZN12_GLOBAL__N_114gl_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x154>  // b.any
    1e20:	ldaxr	x4, [x3]
    1e24:	cmp	x4, x1
    1e28:	b.ne	1e34 <_ZN12_GLOBAL__N_114gl_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x11c>  // b.any
    1e2c:	stxr	w6, x5, [x3]
    1e30:	cbnz	w6, 1e20 <_ZN12_GLOBAL__N_114gl_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x108>
    1e34:	b.ne	1e78 <_ZN12_GLOBAL__N_114gl_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x160>  // b.any
    1e38:	dmb	ish
    1e3c:	orr	x1, x4, #0x8000000000000000
    1e40:	stlr	x1, [x2]
    1e44:	b	1d84 <_ZN12_GLOBAL__N_114gl_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x6c>
    1e48:	mov	x0, x24
    1e4c:	mov	x1, x25
    1e50:	bl	0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    1e54:	ldr	x3, [x24, #8]
    1e58:	add	x0, x3, x25
    1e5c:	b	1da8 <_ZN12_GLOBAL__N_114gl_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x90>
    1e60:	mov	w2, #0x0                   	// #0
    1e64:	mov	w1, #0x9                   	// #9
    1e68:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1e6c:	mov	w2, #0x0                   	// #0
    1e70:	mov	w1, #0x4                   	// #4
    1e74:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1e78:	mov	w2, #0x0                   	// #0
    1e7c:	mov	w1, #0x2                   	// #2
    1e80:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1e84:	nop

0000000000001e88 <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_>:
    1e88:	cbnz	x3, 1e90 <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x8>
    1e8c:	ret
    1e90:	stp	x29, x30, [sp, #-112]!
    1e94:	cmp	w5, #0x7
    1e98:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1e9c:	ldr	x0, [x0]
    1ea0:	mov	x29, sp
    1ea4:	stp	x21, x22, [sp, #32]
    1ea8:	mov	x22, x1
    1eac:	mrs	x1, tpidr_el0
    1eb0:	stp	x19, x20, [sp, #16]
    1eb4:	mov	x21, x2
    1eb8:	mov	x19, x3
    1ebc:	stp	x23, x24, [sp, #48]
    1ec0:	cset	w24, ne  // ne = any
    1ec4:	cmp	w5, #0x0
    1ec8:	stp	x25, x26, [sp, #64]
    1ecc:	mov	w20, w6
    1ed0:	and	w23, w4, #0xff
    1ed4:	ccmp	w24, #0x0, #0x4, ne  // ne = any
    1ed8:	ldr	x25, [x1, x0]
    1edc:	b.ne	1f30 <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0xa8>  // b.any
    1ee0:	cmp	w20, #0x4
    1ee4:	b.eq	1fcc <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x144>  // b.none
    1ee8:	mov	x2, x19
    1eec:	mov	x1, x21
    1ef0:	mov	x0, x22
    1ef4:	cbz	w23, 1f28 <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0xa0>
    1ef8:	bl	0 <memmove>
    1efc:	cmp	w24, #0x0
    1f00:	sub	w0, w20, #0x3
    1f04:	ccmp	w0, #0x1, #0x0, ne  // ne = any
    1f08:	ccmp	w20, #0x0, #0x4, hi  // hi = pmore
    1f0c:	b.ne	1f98 <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x110>  // b.any
    1f10:	ldp	x19, x20, [sp, #16]
    1f14:	ldp	x21, x22, [sp, #32]
    1f18:	ldp	x23, x24, [sp, #48]
    1f1c:	ldp	x25, x26, [sp, #64]
    1f20:	ldp	x29, x30, [sp], #112
    1f24:	ret
    1f28:	bl	0 <memcpy>
    1f2c:	b	1efc <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x74>
    1f30:	add	x1, x25, #0x208
    1f34:	stp	x27, x28, [sp, #80]
    1f38:	ldr	x0, [x1]
    1f3c:	tbz	x0, #63, 2034 <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x1ac>
    1f40:	add	x28, x19, #0x7
    1f44:	add	x26, x25, #0xa8
    1f48:	ldr	x3, [x26, #8]
    1f4c:	lsr	x27, x28, #3
    1f50:	ldr	x2, [x25, #168]
    1f54:	add	x1, x27, #0x2
    1f58:	add	x0, x1, x3
    1f5c:	cmp	x0, x2
    1f60:	b.hi	2084 <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x1fc>  // b.pmore
    1f64:	ldr	x4, [x26, #16]
    1f68:	and	x28, x28, #0xfffffffffffffff8
    1f6c:	add	x27, x27, #0x1
    1f70:	str	x0, [x26, #8]
    1f74:	mov	x2, x19
    1f78:	mov	x1, x22
    1f7c:	add	x3, x4, x3, lsl #3
    1f80:	mov	x0, x3
    1f84:	bl	0 <memcpy>
    1f88:	str	x19, [x0, x28]
    1f8c:	str	x22, [x0, x27, lsl #3]
    1f90:	ldp	x27, x28, [sp, #80]
    1f94:	b	1ee0 <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x58>
    1f98:	adrp	x0, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    1f9c:	add	x0, x0, #0x0
    1fa0:	add	x0, x0, #0x80
    1fa4:	ldr	x1, [x0]
    1fa8:	add	x0, x25, #0x208
    1fac:	ldr	x0, [x0]
    1fb0:	cmp	x1, x0
    1fb4:	b.eq	1f10 <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x88>  // b.none
    1fb8:	mov	x0, x25
    1fbc:	mov	w2, #0x0                   	// #0
    1fc0:	mov	w1, #0x3                   	// #3
    1fc4:	stp	x27, x28, [sp, #80]
    1fc8:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1fcc:	add	x1, x25, #0x208
    1fd0:	stp	x27, x28, [sp, #80]
    1fd4:	ldr	x0, [x1]
    1fd8:	tbz	x0, #63, 20a0 <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x218>
    1fdc:	add	x28, x19, #0x7
    1fe0:	add	x26, x25, #0xa8
    1fe4:	ldr	x3, [x26, #8]
    1fe8:	lsr	x27, x28, #3
    1fec:	ldr	x2, [x25, #168]
    1ff0:	add	x1, x27, #0x2
    1ff4:	add	x0, x1, x3
    1ff8:	cmp	x0, x2
    1ffc:	b.hi	20f0 <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x268>  // b.pmore
    2000:	ldr	x4, [x26, #16]
    2004:	and	x28, x28, #0xfffffffffffffff8
    2008:	add	x27, x27, #0x1
    200c:	str	x0, [x26, #8]
    2010:	mov	x2, x19
    2014:	mov	x1, x21
    2018:	add	x3, x4, x3, lsl #3
    201c:	mov	x0, x3
    2020:	bl	0 <memcpy>
    2024:	str	x19, [x0, x28]
    2028:	str	x21, [x0, x27, lsl #3]
    202c:	ldp	x27, x28, [sp, #80]
    2030:	b	1ee8 <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x60>
    2034:	mov	x2, #0x7ffffffffffffffe    	// #9223372036854775806
    2038:	cmp	x0, x2
    203c:	b.cs	210c <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x284>  // b.hs, b.nlast
    2040:	adrp	x2, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    2044:	add	x2, x2, #0x0
    2048:	add	x2, x2, #0x80
    204c:	ldr	x3, [x2]
    2050:	orr	x4, x0, #0x8000000000000000
    2054:	cmp	x0, x3
    2058:	b.ne	214c <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x2c4>  // b.any
    205c:	ldaxr	x3, [x2]
    2060:	cmp	x3, x0
    2064:	b.ne	2070 <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x1e8>  // b.any
    2068:	stxr	w5, x4, [x2]
    206c:	cbnz	w5, 205c <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x1d4>
    2070:	b.ne	215c <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x2d4>  // b.any
    2074:	dmb	ish
    2078:	orr	x0, x3, #0x8000000000000000
    207c:	stlr	x0, [x1]
    2080:	b	1f40 <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0xb8>
    2084:	mov	x0, x26
    2088:	str	x1, [sp, #104]
    208c:	bl	0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    2090:	ldr	x3, [x26, #8]
    2094:	ldr	x1, [sp, #104]
    2098:	add	x0, x1, x3
    209c:	b	1f64 <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0xdc>
    20a0:	mov	x2, #0x7ffffffffffffffe    	// #9223372036854775806
    20a4:	cmp	x0, x2
    20a8:	b.cs	211c <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x294>  // b.hs, b.nlast
    20ac:	adrp	x2, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    20b0:	add	x2, x2, #0x0
    20b4:	add	x2, x2, #0x80
    20b8:	ldr	x3, [x2]
    20bc:	orr	x4, x0, #0x8000000000000000
    20c0:	cmp	x0, x3
    20c4:	b.ne	213c <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x2b4>  // b.any
    20c8:	ldaxr	x3, [x2]
    20cc:	cmp	x3, x0
    20d0:	b.ne	20dc <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x254>  // b.any
    20d4:	stxr	w5, x4, [x2]
    20d8:	cbnz	w5, 20c8 <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x240>
    20dc:	b.ne	212c <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x2a4>  // b.any
    20e0:	dmb	ish
    20e4:	orr	x0, x3, #0x8000000000000000
    20e8:	stlr	x0, [x1]
    20ec:	b	1fdc <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x154>
    20f0:	mov	x0, x26
    20f4:	str	x1, [sp, #104]
    20f8:	bl	0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    20fc:	ldr	x3, [x26, #8]
    2100:	ldr	x1, [sp, #104]
    2104:	add	x0, x3, x1
    2108:	b	2000 <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x178>
    210c:	mov	x0, x25
    2110:	mov	w2, #0x0                   	// #0
    2114:	mov	w1, #0x9                   	// #9
    2118:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    211c:	mov	x0, x25
    2120:	mov	w2, #0x0                   	// #0
    2124:	mov	w1, #0x9                   	// #9
    2128:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    212c:	mov	x0, x25
    2130:	mov	w2, #0x0                   	// #0
    2134:	mov	w1, #0x2                   	// #2
    2138:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    213c:	mov	w1, w20
    2140:	mov	x0, x25
    2144:	mov	w2, #0x0                   	// #0
    2148:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    214c:	mov	x0, x25
    2150:	mov	w2, #0x0                   	// #0
    2154:	mov	w1, #0x4                   	// #4
    2158:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    215c:	mov	x0, x25
    2160:	mov	w2, #0x0                   	// #0
    2164:	mov	w1, #0x2                   	// #2
    2168:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

Disassembly of section .text._ZN3GTM12abi_dispatch26closed_nesting_alternativeEv:

0000000000000000 <_ZN3GTM12abi_dispatch26closed_nesting_alternativeEv>:
   0:	mov	x0, #0x0                   	// #0
   4:	ret

Disassembly of section .text._ZN3GTM12abi_dispatch8supportsEj:

0000000000000000 <_ZN3GTM12abi_dispatch8supportsEj>:
   0:	mov	w0, #0x1                   	// #1
   4:	ret

Disassembly of section .text._ZN3GTM12method_group6reinitEv:

0000000000000000 <_ZN3GTM12method_group6reinitEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x1, 0 <_ZN3GTM12method_group6reinitEv>
   8:	add	x1, x1, #0x0
   c:	mov	x29, sp
  10:	ldr	x2, [x0]
  14:	ldr	x3, [x2, #8]
  18:	str	x19, [sp, #16]
  1c:	mov	x19, x0
  20:	cmp	x3, x1
  24:	b.ne	50 <_ZN3GTM12method_group6reinitEv+0x50>  // b.any
  28:	ldr	x1, [x2]
  2c:	adrp	x0, 0 <_ZN3GTM12method_group6reinitEv>
  30:	add	x0, x0, #0x0
  34:	cmp	x1, x0
  38:	b.ne	6c <_ZN3GTM12method_group6reinitEv+0x6c>  // b.any
  3c:	add	x19, x19, #0x80
  40:	str	xzr, [x19]
  44:	ldr	x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #32
  4c:	ret
  50:	blr	x3
  54:	ldr	x2, [x19]
  58:	adrp	x0, 0 <_ZN3GTM12method_group6reinitEv>
  5c:	add	x0, x0, #0x0
  60:	ldr	x1, [x2]
  64:	cmp	x1, x0
  68:	b.eq	3c <_ZN3GTM12method_group6reinitEv+0x3c>  // b.none
  6c:	mov	x0, x19
  70:	mov	x16, x1
  74:	ldr	x19, [sp, #16]
  78:	ldp	x29, x30, [sp], #32
  7c:	br	x16

Disassembly of section .text._ZN3GTM6vectorImLb1EE15resize_noinlineEm:

0000000000000000 <_ZN3GTM6vectorImLb1EE15resize_noinlineEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	ldr	x2, [x0]
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	add	x1, x1, x2
  18:	cmp	x1, #0x800
  1c:	b.ls	60 <_ZN3GTM6vectorImLb1EE15resize_noinlineEm+0x60>  // b.plast
  20:	add	x1, x1, #0x7ff
  24:	and	x2, x1, #0xfffffffffffff800
  28:	str	x2, [x0]
  2c:	lsl	x1, x2, #3
  30:	cmp	x2, #0x1f
  34:	b.hi	44 <_ZN3GTM6vectorImLb1EE15resize_noinlineEm+0x44>  // b.pmore
  38:	mov	x0, #0x20                  	// #32
  3c:	mov	x1, #0x100                 	// #256
  40:	str	x0, [x19]
  44:	ldr	x0, [x19, #16]
  48:	mov	w2, #0x1                   	// #1
  4c:	bl	0 <_ZN3GTM8xreallocEPvmb>
  50:	str	x0, [x19, #16]
  54:	ldr	x19, [sp, #16]
  58:	ldp	x29, x30, [sp], #32
  5c:	ret
  60:	cmp	x2, x1
  64:	b.cs	2c <_ZN3GTM6vectorImLb1EE15resize_noinlineEm+0x2c>  // b.hs, b.nlast
  68:	lsl	x2, x2, #1
  6c:	cmp	x1, x2
  70:	b.hi	68 <_ZN3GTM6vectorImLb1EE15resize_noinlineEm+0x68>  // b.pmore
  74:	str	x2, [x19]
  78:	b	2c <_ZN3GTM6vectorImLb1EE15resize_noinlineEm+0x2c>

Disassembly of section .text.startup:

0000000000000000 <_GLOBAL__sub_I__ZN3GTM14dispatch_gl_wtEv>:
   0:	adrp	x3, 0 <_GLOBAL__sub_I__ZN3GTM14dispatch_gl_wtEv>
   4:	add	x1, x3, #0x0
   8:	adrp	x0, 0 <_GLOBAL__sub_I__ZN3GTM14dispatch_gl_wtEv>
   c:	add	x0, x0, #0x0
  10:	add	x5, x0, #0x10
  14:	mov	x4, #0x100                 	// #256
  18:	add	x0, x0, #0x38
  1c:	str	x5, [x3]
  20:	stp	x0, x4, [x1, #256]
  24:	str	x1, [x1, #272]
  28:	ret

method-ml.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>:
       0:	mov	w0, #0x1                   	// #1
       4:	ret

0000000000000008 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaWU1EPhh>:
       8:	strb	w2, [x1]
       c:	ret

0000000000000010 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaWU2EPtt>:
      10:	strh	w2, [x1]
      14:	ret

0000000000000018 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaWU4EPjj>:
      18:	str	w2, [x1]
      1c:	ret

0000000000000020 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaWU8EPmm>:
      20:	str	x2, [x1]
      24:	ret

0000000000000028 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaWFEPff>:
      28:	str	s0, [x1]
      2c:	ret

0000000000000030 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaWDEPdd>:
      30:	str	d0, [x1]
      34:	ret

0000000000000038 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaWEEPee>:
      38:	str	q0, [x1]
      3c:	ret

0000000000000040 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaWCFEPCfS1_>:
      40:	stp	s0, s1, [x1]
      44:	ret

0000000000000048 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaWCDEPCdS1_>:
      48:	stp	d0, d1, [x1]
      4c:	ret

0000000000000050 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaWCEEPCeS1_>:
      50:	str	q0, [x1]
      54:	str	q1, [x1, #16]
      58:	ret
      5c:	nop

0000000000000060 <_ZN12_GLOBAL__N_15ml_mg6reinitEv>:
      60:	add	x1, x0, #0x80
      64:	str	xzr, [x1]
      68:	ldr	x0, [x0, #256]
      6c:	mov	x2, #0x80000               	// #524288
      70:	mov	w1, #0x0                   	// #0
      74:	b	0 <memset>

0000000000000078 <_ZN12_GLOBAL__N_15ml_mg4finiEv>:
      78:	ldr	x0, [x0, #256]
      7c:	b	0 <free>

0000000000000080 <_ZN12_GLOBAL__N_15ml_mg4initEv>:
      80:	stp	x29, x30, [sp, #-32]!
      84:	mov	w1, #0x1                   	// #1
      88:	mov	x29, sp
      8c:	str	x19, [sp, #16]
      90:	mov	x19, x0
      94:	mov	x0, #0x80000               	// #524288
      98:	bl	0 <_ZN3GTM7xcallocEmb>
      9c:	add	x1, x19, #0x80
      a0:	str	x0, [x19, #256]
      a4:	str	xzr, [x1]
      a8:	ldr	x19, [sp, #16]
      ac:	ldp	x29, x30, [sp], #32
      b0:	ret
      b4:	nop

00000000000000b8 <_ZN12_GLOBAL__N_114ml_wt_dispatch16begin_or_restartEv>:
      b8:	adrp	x1, 0 <_ZN3GTM12_gtm_thr_tlsE>
      bc:	ldr	x1, [x1]
      c0:	mrs	x2, tpidr_el0
      c4:	mov	w0, #0xa                   	// #10
      c8:	ldr	x1, [x2, x1]
      cc:	ldr	x2, [x1, #344]
      d0:	cbz	x2, d8 <_ZN12_GLOBAL__N_114ml_wt_dispatch16begin_or_restartEv+0x20>
      d4:	ret
      d8:	adrp	x0, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
      dc:	add	x0, x0, #0x0
      e0:	add	x0, x0, #0x80
      e4:	ldar	x2, [x0]
      e8:	mov	x3, #0x7fffffffffffffe     	// #576460752303423486
      ec:	mov	w0, #0x9                   	// #9
      f0:	cmp	x2, x3
      f4:	b.hi	d4 <_ZN12_GLOBAL__N_114ml_wt_dispatch16begin_or_restartEv+0x1c>  // b.pmore
      f8:	add	x1, x1, #0x208
      fc:	str	x2, [x1]
     100:	mov	w0, #0xa                   	// #10
     104:	ret

0000000000000108 <_ZN12_GLOBAL__N_114ml_wt_dispatch9trycommitERm>:
     108:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     10c:	ldr	x0, [x0]
     110:	mrs	x2, tpidr_el0
     114:	ldr	x4, [x2, x0]
     118:	add	x2, x4, #0x208
     11c:	ldr	x0, [x4, #224]
     120:	cbz	x0, 18c <_ZN12_GLOBAL__N_114ml_wt_dispatch9trycommitERm+0x84>
     124:	adrp	x0, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
     128:	add	x0, x0, #0x0
     12c:	add	x0, x0, #0x80
     130:	ldaxr	x3, [x0]
     134:	add	x5, x3, #0x1
     138:	stlxr	w6, x5, [x0]
     13c:	cbnz	w6, 130 <_ZN12_GLOBAL__N_114ml_wt_dispatch9trycommitERm+0x28>
     140:	add	x8, x3, #0x1
     144:	ldr	x0, [x2]
     148:	cmp	x0, x3
     14c:	b.cc	1a0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9trycommitERm+0x98>  // b.lo, b.ul, b.last
     150:	ldp	x3, x0, [x4, #224]
     154:	lsl	x5, x8, #3
     158:	add	x3, x0, x3, lsl #4
     15c:	cmp	x0, x3
     160:	b.eq	178 <_ZN12_GLOBAL__N_114ml_wt_dispatch9trycommitERm+0x70>  // b.none
     164:	nop
     168:	ldr	x2, [x0], #16
     16c:	stlr	x5, [x2]
     170:	cmp	x0, x3
     174:	b.ne	168 <_ZN12_GLOBAL__N_114ml_wt_dispatch9trycommitERm+0x60>  // b.any
     178:	str	xzr, [x4, #200]
     17c:	mov	w0, #0x1                   	// #1
     180:	str	xzr, [x4, #224]
     184:	str	x8, [x1]
     188:	ret
     18c:	str	xzr, [x4, #200]
     190:	ldr	x2, [x2]
     194:	mov	w0, #0x1                   	// #1
     198:	str	x2, [x1]
     19c:	ret
     1a0:	ldp	x7, x0, [x4, #200]
     1a4:	lsr	x6, x4, #1
     1a8:	orr	x6, x6, #0x8000000000000000
     1ac:	add	x7, x0, x7, lsl #4
     1b0:	cmp	x0, x7
     1b4:	b.ne	1c4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9trycommitERm+0xbc>  // b.any
     1b8:	b	150 <_ZN12_GLOBAL__N_114ml_wt_dispatch9trycommitERm+0x48>
     1bc:	cmp	x7, x0
     1c0:	b.eq	150 <_ZN12_GLOBAL__N_114ml_wt_dispatch9trycommitERm+0x48>  // b.none
     1c4:	ldr	x2, [x0]
     1c8:	ldr	x2, [x2]
     1cc:	lsr	x3, x2, #3
     1d0:	ldr	x5, [x0, #8]
     1d4:	add	x0, x0, #0x10
     1d8:	cmp	x3, x5, lsr #3
     1dc:	ccmp	x6, x2, #0x4, ne  // ne = any
     1e0:	b.eq	1bc <_ZN12_GLOBAL__N_114ml_wt_dispatch9trycommitERm+0xb4>  // b.none
     1e4:	mov	w0, #0x0                   	// #0
     1e8:	ret
     1ec:	nop

00000000000001f0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8rollbackEPN3GTM18gtm_transaction_cpE>:
     1f0:	cbz	x1, 1f8 <_ZN12_GLOBAL__N_114ml_wt_dispatch8rollbackEPN3GTM18gtm_transaction_cpE+0x8>
     1f4:	ret
     1f8:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     1fc:	ldr	x0, [x0]
     200:	mrs	x1, tpidr_el0
     204:	ldr	x6, [x1, x0]
     208:	ldp	x4, x0, [x6, #224]
     20c:	add	x4, x0, x4, lsl #4
     210:	cmp	x0, x4
     214:	b.eq	26c <_ZN12_GLOBAL__N_114ml_wt_dispatch8rollbackEPN3GTM18gtm_transaction_cpE+0x7c>  // b.none
     218:	adrp	x5, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
     21c:	add	x5, x5, #0x0
     220:	add	x5, x5, #0x80
     224:	mov	x3, #0x0                   	// #0
     228:	b	240 <_ZN12_GLOBAL__N_114ml_wt_dispatch8rollbackEPN3GTM18gtm_transaction_cpE+0x50>
     22c:	ldr	x2, [x0]
     230:	stlr	x1, [x2]
     234:	add	x0, x0, #0x10
     238:	cmp	x4, x0
     23c:	b.eq	26c <_ZN12_GLOBAL__N_114ml_wt_dispatch8rollbackEPN3GTM18gtm_transaction_cpE+0x7c>  // b.none
     240:	ldr	x1, [x0, #8]
     244:	and	x2, x1, #0x7
     248:	add	x1, x1, #0x1
     24c:	cmp	x2, #0x7
     250:	b.ne	22c <_ZN12_GLOBAL__N_114ml_wt_dispatch8rollbackEPN3GTM18gtm_transaction_cpE+0x3c>  // b.any
     254:	cbz	x3, 27c <_ZN12_GLOBAL__N_114ml_wt_dispatch8rollbackEPN3GTM18gtm_transaction_cpE+0x8c>
     258:	ldr	x1, [x0]
     25c:	stlr	x3, [x1]
     260:	add	x0, x0, #0x10
     264:	cmp	x4, x0
     268:	b.ne	240 <_ZN12_GLOBAL__N_114ml_wt_dispatch8rollbackEPN3GTM18gtm_transaction_cpE+0x50>  // b.any
     26c:	dmb	ish
     270:	str	xzr, [x6, #200]
     274:	str	xzr, [x6, #224]
     278:	ret
     27c:	ldxr	x3, [x5]
     280:	add	x1, x3, #0x1
     284:	stlxr	w2, x1, [x5]
     288:	cbnz	w2, 27c <_ZN12_GLOBAL__N_114ml_wt_dispatch8rollbackEPN3GTM18gtm_transaction_cpE+0x8c>
     28c:	add	x3, x3, #0x1
     290:	lsl	x3, x3, #3
     294:	b	258 <_ZN12_GLOBAL__N_114ml_wt_dispatch8rollbackEPN3GTM18gtm_transaction_cpE+0x68>

0000000000000298 <_ZN12_GLOBAL__N_114ml_wt_dispatch20snapshot_most_recentEv>:
     298:	adrp	x1, 0 <_ZN3GTM12_gtm_thr_tlsE>
     29c:	ldr	x1, [x1]
     2a0:	mrs	x2, tpidr_el0
     2a4:	adrp	x0, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
     2a8:	add	x0, x0, #0x0
     2ac:	add	x0, x0, #0x80
     2b0:	ldr	x1, [x2, x1]
     2b4:	ldar	x5, [x0]
     2b8:	add	x4, x1, #0x208
     2bc:	ldr	x2, [x4]
     2c0:	mov	w0, #0x1                   	// #1
     2c4:	cmp	x2, x5
     2c8:	b.eq	318 <_ZN12_GLOBAL__N_114ml_wt_dispatch20snapshot_most_recentEv+0x80>  // b.none
     2cc:	ldp	x2, x0, [x1, #200]
     2d0:	lsr	x3, x1, #1
     2d4:	orr	x3, x3, #0x8000000000000000
     2d8:	add	x1, x0, x2, lsl #4
     2dc:	cmp	x0, x1
     2e0:	b.eq	310 <_ZN12_GLOBAL__N_114ml_wt_dispatch20snapshot_most_recentEv+0x78>  // b.none
     2e4:	nop
     2e8:	ldr	x2, [x0]
     2ec:	ldr	x2, [x2]
     2f0:	lsr	x6, x2, #3
     2f4:	ldr	x7, [x0, #8]
     2f8:	add	x0, x0, #0x10
     2fc:	cmp	x6, x7, lsr #3
     300:	ccmp	x3, x2, #0x4, ne  // ne = any
     304:	b.ne	31c <_ZN12_GLOBAL__N_114ml_wt_dispatch20snapshot_most_recentEv+0x84>  // b.any
     308:	cmp	x1, x0
     30c:	b.ne	2e8 <_ZN12_GLOBAL__N_114ml_wt_dispatch20snapshot_most_recentEv+0x50>  // b.any
     310:	stlr	x5, [x4]
     314:	mov	w0, #0x1                   	// #1
     318:	ret
     31c:	mov	w0, #0x0                   	// #0
     320:	ret
     324:	nop

0000000000000328 <_ZN3GTM14dispatch_ml_wtEv>:
     328:	adrp	x0, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
     32c:	add	x0, x0, #0x0
     330:	add	x0, x0, #0x180
     334:	ret

0000000000000338 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU4EPjj>:
     338:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     33c:	ldr	x0, [x0]
     340:	mrs	x3, tpidr_el0
     344:	stp	x29, x30, [sp, #-128]!
     348:	mov	x29, sp
     34c:	stp	x23, x24, [sp, #48]
     350:	ldr	x24, [x3, x0]
     354:	stp	x19, x20, [sp, #16]
     358:	stp	x21, x22, [sp, #32]
     35c:	stp	x25, x26, [sp, #64]
     360:	mov	x26, x1
     364:	stp	x27, x28, [sp, #80]
     368:	mov	w27, w2
     36c:	add	x2, x24, #0x208
     370:	ldr	x28, [x2]
     374:	add	x19, x1, #0x23
     378:	lsr	x21, x1, #5
     37c:	mov	w0, #0x3c6f                	// #15471
     380:	lsr	x23, x24, #1
     384:	lsr	x19, x19, #5
     388:	movk	w0, #0x1, lsl #16
     38c:	adrp	x22, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
     390:	add	x22, x22, #0x0
     394:	mul	w21, w21, w0
     398:	mov	w4, w0
     39c:	mul	w19, w19, w0
     3a0:	orr	x23, x23, #0x8000000000000000
     3a4:	add	x25, x24, #0xd8
     3a8:	add	x5, x22, #0x80
     3ac:	lsr	w20, w21, #16
     3b0:	lsr	w19, w19, #16
     3b4:	ldr	x0, [x22, #256]
     3b8:	lsl	x20, x20, #3
     3bc:	add	x0, x0, x20
     3c0:	ldr	x0, [x0]
     3c4:	cmp	x23, x0
     3c8:	b.eq	42c <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU4EPjj+0xf4>  // b.none
     3cc:	tbnz	x0, #63, 494 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU4EPjj+0x15c>
     3d0:	cmp	x28, x0, lsr #3
     3d4:	b.cc	4a4 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU4EPjj+0x16c>  // b.lo, b.ul, b.last
     3d8:	ldr	x1, [x22, #256]
     3dc:	add	x1, x1, x20
     3e0:	ldaxr	x8, [x1]
     3e4:	cmp	x8, x0
     3e8:	b.ne	3f4 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU4EPjj+0xbc>  // b.any
     3ec:	stxr	w3, x23, [x1]
     3f0:	cbnz	w3, 3e0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU4EPjj+0xa8>
     3f4:	b.ne	494 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU4EPjj+0x15c>  // b.any
     3f8:	dmb	ish
     3fc:	ldp	x0, x3, [x25]
     400:	cmp	x3, x0
     404:	b.eq	4e8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU4EPjj+0x1b0>  // b.none
     408:	ldr	x6, [x25, #16]
     40c:	lsl	x1, x3, #4
     410:	ldr	x0, [x22, #256]
     414:	add	x7, x6, x1
     418:	add	x3, x3, #0x1
     41c:	str	x3, [x25, #8]
     420:	add	x20, x0, x20
     424:	str	x20, [x6, x1]
     428:	str	x8, [x7, #8]
     42c:	add	w21, w21, w4
     430:	cmp	w19, w21, lsr #16
     434:	lsr	w20, w21, #16
     438:	b.ne	3b4 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU4EPjj+0x7c>  // b.any
     43c:	ldr	x1, [x24, #176]
     440:	add	x19, x24, #0xa8
     444:	ldr	x2, [x24, #168]
     448:	add	x0, x1, #0x3
     44c:	cmp	x0, x2
     450:	b.hi	510 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU4EPjj+0x1d8>  // b.pmore
     454:	ldr	x2, [x19, #16]
     458:	lsl	x1, x1, #3
     45c:	str	x0, [x19, #8]
     460:	mov	x3, #0x4                   	// #4
     464:	add	x0, x2, x1
     468:	ldr	w4, [x26]
     46c:	str	w4, [x2, x1]
     470:	ldp	x19, x20, [sp, #16]
     474:	ldp	x21, x22, [sp, #32]
     478:	ldp	x23, x24, [sp, #48]
     47c:	stp	x3, x26, [x0, #8]
     480:	str	w27, [x26]
     484:	ldp	x25, x26, [sp, #64]
     488:	ldp	x27, x28, [sp, #80]
     48c:	ldp	x29, x30, [sp], #128
     490:	ret
     494:	mov	x0, x24
     498:	mov	w2, #0x0                   	// #0
     49c:	mov	w1, #0x2                   	// #2
     4a0:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     4a4:	ldar	x28, [x5]
     4a8:	ldp	x6, x3, [x24, #200]
     4ac:	add	x6, x3, x6, lsl #4
     4b0:	cmp	x3, x6
     4b4:	b.eq	4e0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU4EPjj+0x1a8>  // b.none
     4b8:	ldr	x1, [x3]
     4bc:	ldr	x1, [x1]
     4c0:	lsr	x7, x1, #3
     4c4:	ldr	x8, [x3, #8]
     4c8:	cmp	x7, x8, lsr #3
     4cc:	ccmp	x23, x1, #0x4, ne  // ne = any
     4d0:	b.ne	528 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU4EPjj+0x1f0>  // b.any
     4d4:	add	x3, x3, #0x10
     4d8:	cmp	x6, x3
     4dc:	b.ne	4b8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU4EPjj+0x180>  // b.any
     4e0:	stlr	x28, [x2]
     4e4:	b	3d8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU4EPjj+0xa0>
     4e8:	mov	x0, x25
     4ec:	stp	x2, x8, [sp, #104]
     4f0:	str	x5, [sp, #120]
     4f4:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
     4f8:	mov	w4, #0x3c6f                	// #15471
     4fc:	movk	w4, #0x1, lsl #16
     500:	ldr	x3, [x25, #8]
     504:	ldp	x2, x8, [sp, #104]
     508:	ldr	x5, [sp, #120]
     50c:	b	408 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU4EPjj+0xd0>
     510:	mov	x0, x19
     514:	mov	x1, #0x3                   	// #3
     518:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
     51c:	ldr	x1, [x19, #8]
     520:	add	x0, x1, #0x3
     524:	b	454 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU4EPjj+0x11c>
     528:	mov	x0, x24
     52c:	mov	w2, #0x0                   	// #0
     530:	mov	w1, #0x3                   	// #3
     534:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000000538 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCFEPCfS1_>:
     538:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     53c:	ldr	x0, [x0]
     540:	mrs	x2, tpidr_el0
     544:	stp	x29, x30, [sp, #-128]!
     548:	mov	x29, sp
     54c:	stp	x23, x24, [sp, #48]
     550:	ldr	x24, [x2, x0]
     554:	stp	x19, x20, [sp, #16]
     558:	stp	x21, x22, [sp, #32]
     55c:	stp	x25, x26, [sp, #64]
     560:	mov	x26, x1
     564:	stp	x27, x28, [sp, #80]
     568:	add	x28, x24, #0x208
     56c:	stp	d8, d9, [sp, #96]
     570:	fmov	s9, s0
     574:	fmov	s8, s1
     578:	ldr	x27, [x28]
     57c:	add	x19, x1, #0x27
     580:	lsr	x21, x1, #5
     584:	mov	w0, #0x3c6f                	// #15471
     588:	lsr	x23, x24, #1
     58c:	lsr	x19, x19, #5
     590:	movk	w0, #0x1, lsl #16
     594:	adrp	x22, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
     598:	add	x22, x22, #0x0
     59c:	mul	w21, w21, w0
     5a0:	add	x25, x24, #0xd8
     5a4:	mul	w19, w19, w0
     5a8:	mov	w3, w0
     5ac:	orr	x23, x23, #0x8000000000000000
     5b0:	add	x5, x22, #0x80
     5b4:	lsr	w20, w21, #16
     5b8:	lsr	w19, w19, #16
     5bc:	ldr	x0, [x22, #256]
     5c0:	lsl	x20, x20, #3
     5c4:	add	x0, x0, x20
     5c8:	ldr	x0, [x0]
     5cc:	cmp	x23, x0
     5d0:	b.eq	634 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCFEPCfS1_+0xfc>  // b.none
     5d4:	tbnz	x0, #63, 69c <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCFEPCfS1_+0x164>
     5d8:	cmp	x27, x0, lsr #3
     5dc:	b.cc	6ac <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCFEPCfS1_+0x174>  // b.lo, b.ul, b.last
     5e0:	ldr	x1, [x22, #256]
     5e4:	add	x1, x1, x20
     5e8:	ldaxr	x7, [x1]
     5ec:	cmp	x7, x0
     5f0:	b.ne	5fc <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCFEPCfS1_+0xc4>  // b.any
     5f4:	stxr	w2, x23, [x1]
     5f8:	cbnz	w2, 5e8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCFEPCfS1_+0xb0>
     5fc:	b.ne	69c <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCFEPCfS1_+0x164>  // b.any
     600:	dmb	ish
     604:	ldp	x0, x2, [x25]
     608:	cmp	x2, x0
     60c:	b.eq	6f0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCFEPCfS1_+0x1b8>  // b.none
     610:	ldr	x4, [x25, #16]
     614:	lsl	x1, x2, #4
     618:	ldr	x0, [x22, #256]
     61c:	add	x6, x4, x1
     620:	add	x2, x2, #0x1
     624:	str	x2, [x25, #8]
     628:	add	x20, x0, x20
     62c:	str	x20, [x4, x1]
     630:	str	x7, [x6, #8]
     634:	add	w21, w21, w3
     638:	cmp	w19, w21, lsr #16
     63c:	lsr	w20, w21, #16
     640:	b.ne	5bc <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCFEPCfS1_+0x84>  // b.any
     644:	ldr	x1, [x24, #176]
     648:	add	x19, x24, #0xa8
     64c:	ldr	x2, [x24, #168]
     650:	add	x0, x1, #0x3
     654:	cmp	x0, x2
     658:	b.hi	710 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCFEPCfS1_+0x1d8>  // b.pmore
     65c:	ldr	x2, [x19, #16]
     660:	str	x0, [x19, #8]
     664:	mov	x3, #0x8                   	// #8
     668:	ldr	x4, [x26]
     66c:	add	x0, x2, x1, lsl #3
     670:	str	x4, [x2, x1, lsl #3]
     674:	ldp	x19, x20, [sp, #16]
     678:	ldp	x21, x22, [sp, #32]
     67c:	ldp	x23, x24, [sp, #48]
     680:	ldp	x27, x28, [sp, #80]
     684:	stp	x3, x26, [x0, #8]
     688:	stp	s9, s8, [x26]
     68c:	ldp	x25, x26, [sp, #64]
     690:	ldp	d8, d9, [sp, #96]
     694:	ldp	x29, x30, [sp], #128
     698:	ret
     69c:	mov	x0, x24
     6a0:	mov	w2, #0x0                   	// #0
     6a4:	mov	w1, #0x2                   	// #2
     6a8:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     6ac:	ldar	x27, [x5]
     6b0:	ldp	x4, x2, [x24, #200]
     6b4:	add	x4, x2, x4, lsl #4
     6b8:	cmp	x2, x4
     6bc:	b.eq	6e8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCFEPCfS1_+0x1b0>  // b.none
     6c0:	ldr	x1, [x2]
     6c4:	ldr	x1, [x1]
     6c8:	lsr	x6, x1, #3
     6cc:	ldr	x7, [x2, #8]
     6d0:	cmp	x6, x7, lsr #3
     6d4:	ccmp	x23, x1, #0x4, ne  // ne = any
     6d8:	b.ne	728 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCFEPCfS1_+0x1f0>  // b.any
     6dc:	add	x2, x2, #0x10
     6e0:	cmp	x4, x2
     6e4:	b.ne	6c0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCFEPCfS1_+0x188>  // b.any
     6e8:	stlr	x27, [x28]
     6ec:	b	5e0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCFEPCfS1_+0xa8>
     6f0:	mov	x0, x25
     6f4:	stp	x7, x5, [sp, #112]
     6f8:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
     6fc:	mov	w3, #0x3c6f                	// #15471
     700:	movk	w3, #0x1, lsl #16
     704:	ldr	x2, [x25, #8]
     708:	ldp	x7, x5, [sp, #112]
     70c:	b	610 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCFEPCfS1_+0xd8>
     710:	mov	x0, x19
     714:	mov	x1, #0x3                   	// #3
     718:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
     71c:	ldr	x1, [x19, #8]
     720:	add	x0, x1, #0x3
     724:	b	65c <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCFEPCfS1_+0x124>
     728:	mov	x0, x24
     72c:	mov	w2, #0x0                   	// #0
     730:	mov	w1, #0x3                   	// #3
     734:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000000738 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU8EPmm>:
     738:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     73c:	ldr	x0, [x0]
     740:	mrs	x3, tpidr_el0
     744:	stp	x29, x30, [sp, #-128]!
     748:	mov	x29, sp
     74c:	stp	x23, x24, [sp, #48]
     750:	ldr	x24, [x3, x0]
     754:	stp	x19, x20, [sp, #16]
     758:	stp	x21, x22, [sp, #32]
     75c:	stp	x25, x26, [sp, #64]
     760:	mov	x26, x1
     764:	stp	x27, x28, [sp, #80]
     768:	mov	x27, x2
     76c:	add	x2, x24, #0x208
     770:	ldr	x28, [x2]
     774:	add	x19, x1, #0x27
     778:	lsr	x21, x1, #5
     77c:	mov	w0, #0x3c6f                	// #15471
     780:	lsr	x23, x24, #1
     784:	lsr	x19, x19, #5
     788:	movk	w0, #0x1, lsl #16
     78c:	adrp	x22, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
     790:	add	x22, x22, #0x0
     794:	mul	w21, w21, w0
     798:	mov	w4, w0
     79c:	mul	w19, w19, w0
     7a0:	orr	x23, x23, #0x8000000000000000
     7a4:	add	x25, x24, #0xd8
     7a8:	add	x5, x22, #0x80
     7ac:	lsr	w20, w21, #16
     7b0:	lsr	w19, w19, #16
     7b4:	ldr	x0, [x22, #256]
     7b8:	lsl	x20, x20, #3
     7bc:	add	x0, x0, x20
     7c0:	ldr	x0, [x0]
     7c4:	cmp	x23, x0
     7c8:	b.eq	82c <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU8EPmm+0xf4>  // b.none
     7cc:	tbnz	x0, #63, 890 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU8EPmm+0x158>
     7d0:	cmp	x28, x0, lsr #3
     7d4:	b.cc	8a0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU8EPmm+0x168>  // b.lo, b.ul, b.last
     7d8:	ldr	x1, [x22, #256]
     7dc:	add	x1, x1, x20
     7e0:	ldaxr	x8, [x1]
     7e4:	cmp	x8, x0
     7e8:	b.ne	7f4 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU8EPmm+0xbc>  // b.any
     7ec:	stxr	w3, x23, [x1]
     7f0:	cbnz	w3, 7e0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU8EPmm+0xa8>
     7f4:	b.ne	890 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU8EPmm+0x158>  // b.any
     7f8:	dmb	ish
     7fc:	ldp	x0, x3, [x25]
     800:	cmp	x3, x0
     804:	b.eq	8e8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU8EPmm+0x1b0>  // b.none
     808:	ldr	x6, [x25, #16]
     80c:	lsl	x1, x3, #4
     810:	ldr	x0, [x22, #256]
     814:	add	x7, x6, x1
     818:	add	x3, x3, #0x1
     81c:	str	x3, [x25, #8]
     820:	add	x20, x0, x20
     824:	str	x20, [x6, x1]
     828:	str	x8, [x7, #8]
     82c:	add	w21, w21, w4
     830:	cmp	w19, w21, lsr #16
     834:	lsr	w20, w21, #16
     838:	b.ne	7b4 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU8EPmm+0x7c>  // b.any
     83c:	ldr	x1, [x24, #176]
     840:	add	x19, x24, #0xa8
     844:	ldr	x2, [x24, #168]
     848:	add	x0, x1, #0x3
     84c:	cmp	x0, x2
     850:	b.hi	910 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU8EPmm+0x1d8>  // b.pmore
     854:	ldr	x2, [x19, #16]
     858:	str	x0, [x19, #8]
     85c:	mov	x3, #0x8                   	// #8
     860:	ldr	x4, [x26]
     864:	add	x0, x2, x1, lsl #3
     868:	str	x4, [x2, x1, lsl #3]
     86c:	ldp	x19, x20, [sp, #16]
     870:	ldp	x21, x22, [sp, #32]
     874:	ldp	x23, x24, [sp, #48]
     878:	stp	x3, x26, [x0, #8]
     87c:	str	x27, [x26]
     880:	ldp	x25, x26, [sp, #64]
     884:	ldp	x27, x28, [sp, #80]
     888:	ldp	x29, x30, [sp], #128
     88c:	ret
     890:	mov	x0, x24
     894:	mov	w2, #0x0                   	// #0
     898:	mov	w1, #0x2                   	// #2
     89c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     8a0:	ldar	x28, [x5]
     8a4:	ldp	x6, x3, [x24, #200]
     8a8:	add	x6, x3, x6, lsl #4
     8ac:	cmp	x3, x6
     8b0:	b.eq	8e0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU8EPmm+0x1a8>  // b.none
     8b4:	nop
     8b8:	ldr	x1, [x3]
     8bc:	ldr	x1, [x1]
     8c0:	lsr	x7, x1, #3
     8c4:	ldr	x8, [x3, #8]
     8c8:	cmp	x7, x8, lsr #3
     8cc:	ccmp	x23, x1, #0x4, ne  // ne = any
     8d0:	b.ne	928 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU8EPmm+0x1f0>  // b.any
     8d4:	add	x3, x3, #0x10
     8d8:	cmp	x6, x3
     8dc:	b.ne	8b8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU8EPmm+0x180>  // b.any
     8e0:	stlr	x28, [x2]
     8e4:	b	7d8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU8EPmm+0xa0>
     8e8:	mov	x0, x25
     8ec:	stp	x2, x8, [sp, #104]
     8f0:	str	x5, [sp, #120]
     8f4:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
     8f8:	mov	w4, #0x3c6f                	// #15471
     8fc:	movk	w4, #0x1, lsl #16
     900:	ldr	x3, [x25, #8]
     904:	ldp	x2, x8, [sp, #104]
     908:	ldr	x5, [sp, #120]
     90c:	b	808 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU8EPmm+0xd0>
     910:	mov	x0, x19
     914:	mov	x1, #0x3                   	// #3
     918:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
     91c:	ldr	x1, [x19, #8]
     920:	add	x0, x1, #0x3
     924:	b	854 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU8EPmm+0x11c>
     928:	mov	x0, x24
     92c:	mov	w2, #0x0                   	// #0
     930:	mov	w1, #0x3                   	// #3
     934:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000000938 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU2EPtt>:
     938:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     93c:	ldr	x0, [x0]
     940:	mrs	x3, tpidr_el0
     944:	stp	x29, x30, [sp, #-128]!
     948:	mov	x29, sp
     94c:	stp	x23, x24, [sp, #48]
     950:	ldr	x24, [x3, x0]
     954:	stp	x19, x20, [sp, #16]
     958:	stp	x21, x22, [sp, #32]
     95c:	stp	x25, x26, [sp, #64]
     960:	mov	x26, x1
     964:	stp	x27, x28, [sp, #80]
     968:	and	w27, w2, #0xffff
     96c:	add	x2, x24, #0x208
     970:	str	x1, [sp, #104]
     974:	ldr	x28, [x2]
     978:	add	x19, x1, #0x21
     97c:	lsr	x21, x1, #5
     980:	mov	w0, #0x3c6f                	// #15471
     984:	lsr	x23, x24, #1
     988:	lsr	x19, x19, #5
     98c:	movk	w0, #0x1, lsl #16
     990:	adrp	x22, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
     994:	add	x22, x22, #0x0
     998:	mul	w21, w21, w0
     99c:	mov	w3, w0
     9a0:	mul	w19, w19, w0
     9a4:	orr	x23, x23, #0x8000000000000000
     9a8:	add	x25, x24, #0xd8
     9ac:	add	x5, x22, #0x80
     9b0:	lsr	w20, w21, #16
     9b4:	lsr	w19, w19, #16
     9b8:	ldr	x0, [x22, #256]
     9bc:	lsl	x20, x20, #3
     9c0:	add	x0, x0, x20
     9c4:	ldr	x0, [x0]
     9c8:	cmp	x23, x0
     9cc:	b.eq	a30 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU2EPtt+0xf8>  // b.none
     9d0:	tbnz	x0, #63, a98 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU2EPtt+0x160>
     9d4:	cmp	x28, x0, lsr #3
     9d8:	b.cc	aa8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU2EPtt+0x170>  // b.lo, b.ul, b.last
     9dc:	ldr	x1, [x22, #256]
     9e0:	add	x1, x1, x20
     9e4:	ldaxr	x8, [x1]
     9e8:	cmp	x8, x0
     9ec:	b.ne	9f8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU2EPtt+0xc0>  // b.any
     9f0:	stxr	w4, x23, [x1]
     9f4:	cbnz	w4, 9e4 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU2EPtt+0xac>
     9f8:	b.ne	a98 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU2EPtt+0x160>  // b.any
     9fc:	dmb	ish
     a00:	ldp	x0, x1, [x25]
     a04:	cmp	x1, x0
     a08:	b.eq	af0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU2EPtt+0x1b8>  // b.none
     a0c:	ldr	x6, [x25, #16]
     a10:	lsl	x4, x1, #4
     a14:	ldr	x0, [x22, #256]
     a18:	add	x7, x6, x4
     a1c:	add	x1, x1, #0x1
     a20:	str	x1, [x25, #8]
     a24:	add	x20, x0, x20
     a28:	str	x20, [x6, x4]
     a2c:	str	x8, [x7, #8]
     a30:	add	w21, w21, w3
     a34:	cmp	w19, w21, lsr #16
     a38:	lsr	w20, w21, #16
     a3c:	b.ne	9b8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU2EPtt+0x80>  // b.any
     a40:	ldr	x1, [x24, #176]
     a44:	add	x19, x24, #0xa8
     a48:	ldr	x2, [x24, #168]
     a4c:	add	x0, x1, #0x3
     a50:	cmp	x0, x2
     a54:	b.hi	b18 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU2EPtt+0x1e0>  // b.pmore
     a58:	ldr	x2, [x19, #16]
     a5c:	lsl	x1, x1, #3
     a60:	str	x0, [x19, #8]
     a64:	mov	x3, #0x2                   	// #2
     a68:	add	x0, x2, x1
     a6c:	ldrh	w4, [x26]
     a70:	strh	w4, [x2, x1]
     a74:	ldp	x19, x20, [sp, #16]
     a78:	ldp	x21, x22, [sp, #32]
     a7c:	ldp	x23, x24, [sp, #48]
     a80:	stp	x3, x26, [x0, #8]
     a84:	strh	w27, [x26]
     a88:	ldp	x25, x26, [sp, #64]
     a8c:	ldp	x27, x28, [sp, #80]
     a90:	ldp	x29, x30, [sp], #128
     a94:	ret
     a98:	mov	x0, x24
     a9c:	mov	w2, #0x0                   	// #0
     aa0:	mov	w1, #0x2                   	// #2
     aa4:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     aa8:	ldar	x28, [x5]
     aac:	ldp	x6, x1, [x24, #200]
     ab0:	add	x6, x1, x6, lsl #4
     ab4:	cmp	x1, x6
     ab8:	b.eq	ae8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU2EPtt+0x1b0>  // b.none
     abc:	nop
     ac0:	ldr	x4, [x1]
     ac4:	ldr	x4, [x4]
     ac8:	lsr	x7, x4, #3
     acc:	ldr	x8, [x1, #8]
     ad0:	cmp	x7, x8, lsr #3
     ad4:	ccmp	x23, x4, #0x4, ne  // ne = any
     ad8:	b.ne	b30 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU2EPtt+0x1f8>  // b.any
     adc:	add	x1, x1, #0x10
     ae0:	cmp	x6, x1
     ae4:	b.ne	ac0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU2EPtt+0x188>  // b.any
     ae8:	stlr	x28, [x2]
     aec:	b	9dc <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU2EPtt+0xa4>
     af0:	mov	x0, x25
     af4:	stp	x2, x8, [sp, #104]
     af8:	str	x5, [sp, #120]
     afc:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
     b00:	mov	w3, #0x3c6f                	// #15471
     b04:	movk	w3, #0x1, lsl #16
     b08:	ldr	x1, [x25, #8]
     b0c:	ldp	x2, x8, [sp, #104]
     b10:	ldr	x5, [sp, #120]
     b14:	b	a0c <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU2EPtt+0xd4>
     b18:	mov	x0, x19
     b1c:	mov	x1, #0x3                   	// #3
     b20:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
     b24:	ldr	x1, [x19, #8]
     b28:	add	x0, x1, #0x3
     b2c:	b	a58 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU2EPtt+0x120>
     b30:	mov	x0, x24
     b34:	mov	w2, #0x0                   	// #0
     b38:	mov	w1, #0x3                   	// #3
     b3c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000000b40 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU1EPhh>:
     b40:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     b44:	ldr	x0, [x0]
     b48:	mrs	x3, tpidr_el0
     b4c:	stp	x29, x30, [sp, #-128]!
     b50:	mov	x29, sp
     b54:	stp	x23, x24, [sp, #48]
     b58:	ldr	x24, [x3, x0]
     b5c:	stp	x19, x20, [sp, #16]
     b60:	stp	x21, x22, [sp, #32]
     b64:	stp	x25, x26, [sp, #64]
     b68:	mov	x26, x1
     b6c:	stp	x27, x28, [sp, #80]
     b70:	and	w27, w2, #0xff
     b74:	add	x2, x24, #0x208
     b78:	ldr	x28, [x2]
     b7c:	add	x19, x1, #0x20
     b80:	lsr	x21, x1, #5
     b84:	mov	w0, #0x3c6f                	// #15471
     b88:	lsr	x23, x24, #1
     b8c:	lsr	x19, x19, #5
     b90:	movk	w0, #0x1, lsl #16
     b94:	adrp	x22, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
     b98:	add	x22, x22, #0x0
     b9c:	mul	w21, w21, w0
     ba0:	mov	w4, w0
     ba4:	mul	w19, w19, w0
     ba8:	orr	x23, x23, #0x8000000000000000
     bac:	add	x25, x24, #0xd8
     bb0:	add	x5, x22, #0x80
     bb4:	lsr	w20, w21, #16
     bb8:	lsr	w19, w19, #16
     bbc:	ldr	x0, [x22, #256]
     bc0:	lsl	x20, x20, #3
     bc4:	add	x0, x0, x20
     bc8:	ldr	x0, [x0]
     bcc:	cmp	x23, x0
     bd0:	b.eq	c34 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU1EPhh+0xf4>  // b.none
     bd4:	tbnz	x0, #63, c9c <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU1EPhh+0x15c>
     bd8:	cmp	x28, x0, lsr #3
     bdc:	b.cc	cac <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU1EPhh+0x16c>  // b.lo, b.ul, b.last
     be0:	ldr	x1, [x22, #256]
     be4:	add	x1, x1, x20
     be8:	ldaxr	x8, [x1]
     bec:	cmp	x8, x0
     bf0:	b.ne	bfc <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU1EPhh+0xbc>  // b.any
     bf4:	stxr	w3, x23, [x1]
     bf8:	cbnz	w3, be8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU1EPhh+0xa8>
     bfc:	b.ne	c9c <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU1EPhh+0x15c>  // b.any
     c00:	dmb	ish
     c04:	ldp	x0, x3, [x25]
     c08:	cmp	x3, x0
     c0c:	b.eq	cf0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU1EPhh+0x1b0>  // b.none
     c10:	ldr	x6, [x25, #16]
     c14:	lsl	x1, x3, #4
     c18:	ldr	x0, [x22, #256]
     c1c:	add	x7, x6, x1
     c20:	add	x3, x3, #0x1
     c24:	str	x3, [x25, #8]
     c28:	add	x20, x0, x20
     c2c:	str	x20, [x6, x1]
     c30:	str	x8, [x7, #8]
     c34:	add	w21, w21, w4
     c38:	cmp	w19, w21, lsr #16
     c3c:	lsr	w20, w21, #16
     c40:	b.ne	bbc <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU1EPhh+0x7c>  // b.any
     c44:	ldr	x1, [x24, #176]
     c48:	add	x19, x24, #0xa8
     c4c:	ldr	x2, [x24, #168]
     c50:	add	x0, x1, #0x3
     c54:	cmp	x0, x2
     c58:	b.hi	d18 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU1EPhh+0x1d8>  // b.pmore
     c5c:	ldr	x2, [x19, #16]
     c60:	lsl	x1, x1, #3
     c64:	str	x0, [x19, #8]
     c68:	mov	x3, #0x1                   	// #1
     c6c:	add	x0, x2, x1
     c70:	ldrb	w4, [x26]
     c74:	strb	w4, [x2, x1]
     c78:	stp	x3, x26, [x0, #8]
     c7c:	strb	w27, [x26]
     c80:	ldp	x19, x20, [sp, #16]
     c84:	ldp	x21, x22, [sp, #32]
     c88:	ldp	x23, x24, [sp, #48]
     c8c:	ldp	x25, x26, [sp, #64]
     c90:	ldp	x27, x28, [sp, #80]
     c94:	ldp	x29, x30, [sp], #128
     c98:	ret
     c9c:	mov	x0, x24
     ca0:	mov	w2, #0x0                   	// #0
     ca4:	mov	w1, #0x2                   	// #2
     ca8:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     cac:	ldar	x28, [x5]
     cb0:	ldp	x6, x3, [x24, #200]
     cb4:	add	x6, x3, x6, lsl #4
     cb8:	cmp	x3, x6
     cbc:	b.eq	ce8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU1EPhh+0x1a8>  // b.none
     cc0:	ldr	x1, [x3]
     cc4:	ldr	x1, [x1]
     cc8:	lsr	x7, x1, #3
     ccc:	ldr	x8, [x3, #8]
     cd0:	cmp	x7, x8, lsr #3
     cd4:	ccmp	x23, x1, #0x4, ne  // ne = any
     cd8:	b.ne	d30 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU1EPhh+0x1f0>  // b.any
     cdc:	add	x3, x3, #0x10
     ce0:	cmp	x6, x3
     ce4:	b.ne	cc0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU1EPhh+0x180>  // b.any
     ce8:	stlr	x28, [x2]
     cec:	b	be0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU1EPhh+0xa0>
     cf0:	mov	x0, x25
     cf4:	stp	x2, x8, [sp, #104]
     cf8:	str	x5, [sp, #120]
     cfc:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
     d00:	mov	w4, #0x3c6f                	// #15471
     d04:	movk	w4, #0x1, lsl #16
     d08:	ldr	x3, [x25, #8]
     d0c:	ldp	x2, x8, [sp, #104]
     d10:	ldr	x5, [sp, #120]
     d14:	b	c10 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU1EPhh+0xd0>
     d18:	mov	x0, x19
     d1c:	mov	x1, #0x3                   	// #3
     d20:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
     d24:	ldr	x1, [x19, #8]
     d28:	add	x0, x1, #0x3
     d2c:	b	c5c <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU1EPhh+0x11c>
     d30:	mov	x0, x24
     d34:	mov	w2, #0x0                   	// #0
     d38:	mov	w1, #0x3                   	// #3
     d3c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000000d40 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WEEPee>:
     d40:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     d44:	ldr	x0, [x0]
     d48:	mrs	x2, tpidr_el0
     d4c:	stp	x29, x30, [sp, #-128]!
     d50:	mov	x29, sp
     d54:	stp	x23, x24, [sp, #48]
     d58:	ldr	x24, [x2, x0]
     d5c:	stp	x19, x20, [sp, #16]
     d60:	stp	x21, x22, [sp, #32]
     d64:	stp	x25, x26, [sp, #64]
     d68:	mov	x26, x1
     d6c:	stp	x27, x28, [sp, #80]
     d70:	add	x28, x24, #0x208
     d74:	ldr	x27, [x28]
     d78:	add	x19, x1, #0x2f
     d7c:	lsr	x21, x1, #5
     d80:	mov	w0, #0x3c6f                	// #15471
     d84:	lsr	x19, x19, #5
     d88:	movk	w0, #0x1, lsl #16
     d8c:	lsr	x23, x24, #1
     d90:	adrp	x22, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
     d94:	mul	w21, w21, w0
     d98:	add	x22, x22, #0x0
     d9c:	mul	w19, w19, w0
     da0:	mov	w3, w0
     da4:	orr	x23, x23, #0x8000000000000000
     da8:	add	x25, x24, #0xd8
     dac:	lsr	w20, w21, #16
     db0:	add	x5, x22, #0x80
     db4:	lsr	w19, w19, #16
     db8:	ldr	x0, [x22, #256]
     dbc:	lsl	x20, x20, #3
     dc0:	add	x0, x0, x20
     dc4:	ldr	x0, [x0]
     dc8:	cmp	x23, x0
     dcc:	b.eq	e30 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WEEPee+0xf0>  // b.none
     dd0:	tbnz	x0, #63, e94 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WEEPee+0x154>
     dd4:	cmp	x27, x0, lsr #3
     dd8:	b.cc	ea4 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WEEPee+0x164>  // b.lo, b.ul, b.last
     ddc:	ldr	x1, [x22, #256]
     de0:	add	x1, x1, x20
     de4:	ldaxr	x7, [x1]
     de8:	cmp	x7, x0
     dec:	b.ne	df8 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WEEPee+0xb8>  // b.any
     df0:	stxr	w2, x23, [x1]
     df4:	cbnz	w2, de4 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WEEPee+0xa4>
     df8:	b.ne	e94 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WEEPee+0x154>  // b.any
     dfc:	dmb	ish
     e00:	ldp	x0, x2, [x25]
     e04:	cmp	x2, x0
     e08:	b.eq	ee8 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WEEPee+0x1a8>  // b.none
     e0c:	ldr	x4, [x25, #16]
     e10:	lsl	x1, x2, #4
     e14:	ldr	x0, [x22, #256]
     e18:	add	x6, x4, x1
     e1c:	add	x2, x2, #0x1
     e20:	str	x2, [x25, #8]
     e24:	add	x20, x0, x20
     e28:	str	x20, [x4, x1]
     e2c:	str	x7, [x6, #8]
     e30:	add	w21, w21, w3
     e34:	cmp	w19, w21, lsr #16
     e38:	lsr	w20, w21, #16
     e3c:	b.ne	db8 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WEEPee+0x78>  // b.any
     e40:	ldr	x1, [x24, #176]
     e44:	add	x19, x24, #0xa8
     e48:	ldr	x0, [x24, #168]
     e4c:	add	x2, x1, #0x4
     e50:	cmp	x2, x0
     e54:	b.hi	f10 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WEEPee+0x1d0>  // b.pmore
     e58:	ldr	x0, [x19, #16]
     e5c:	str	x2, [x19, #8]
     e60:	mov	x2, #0x10                  	// #16
     e64:	ldp	x4, x5, [x26]
     e68:	add	x0, x0, x1, lsl #3
     e6c:	stp	x4, x5, [x0]
     e70:	ldp	x19, x20, [sp, #16]
     e74:	ldp	x21, x22, [sp, #32]
     e78:	ldp	x23, x24, [sp, #48]
     e7c:	ldp	x27, x28, [sp, #80]
     e80:	stp	x2, x26, [x0, #16]
     e84:	str	q0, [x26]
     e88:	ldp	x25, x26, [sp, #64]
     e8c:	ldp	x29, x30, [sp], #128
     e90:	ret
     e94:	mov	x0, x24
     e98:	mov	w2, #0x0                   	// #0
     e9c:	mov	w1, #0x2                   	// #2
     ea0:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     ea4:	ldar	x27, [x5]
     ea8:	ldp	x4, x2, [x24, #200]
     eac:	add	x4, x2, x4, lsl #4
     eb0:	cmp	x2, x4
     eb4:	b.eq	ee0 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WEEPee+0x1a0>  // b.none
     eb8:	ldr	x1, [x2]
     ebc:	ldr	x1, [x1]
     ec0:	lsr	x6, x1, #3
     ec4:	ldr	x7, [x2, #8]
     ec8:	cmp	x6, x7, lsr #3
     ecc:	ccmp	x23, x1, #0x4, ne  // ne = any
     ed0:	b.ne	f30 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WEEPee+0x1f0>  // b.any
     ed4:	add	x2, x2, #0x10
     ed8:	cmp	x4, x2
     edc:	b.ne	eb8 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WEEPee+0x178>  // b.any
     ee0:	stlr	x27, [x28]
     ee4:	b	ddc <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WEEPee+0x9c>
     ee8:	mov	x0, x25
     eec:	str	q0, [sp, #96]
     ef0:	stp	x7, x5, [sp, #112]
     ef4:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
     ef8:	mov	w3, #0x3c6f                	// #15471
     efc:	movk	w3, #0x1, lsl #16
     f00:	ldr	q0, [sp, #96]
     f04:	ldr	x2, [x25, #8]
     f08:	ldp	x7, x5, [sp, #112]
     f0c:	b	e0c <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WEEPee+0xcc>
     f10:	mov	x1, #0x4                   	// #4
     f14:	mov	x0, x19
     f18:	str	q0, [sp, #96]
     f1c:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
     f20:	ldr	x1, [x19, #8]
     f24:	ldr	q0, [sp, #96]
     f28:	add	x2, x1, #0x4
     f2c:	b	e58 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WEEPee+0x118>
     f30:	mov	x0, x24
     f34:	mov	w2, #0x0                   	// #0
     f38:	mov	w1, #0x3                   	// #3
     f3c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000000f40 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCDEPCdS1_>:
     f40:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     f44:	ldr	x0, [x0]
     f48:	mrs	x2, tpidr_el0
     f4c:	stp	x29, x30, [sp, #-128]!
     f50:	mov	x29, sp
     f54:	stp	x23, x24, [sp, #48]
     f58:	ldr	x24, [x2, x0]
     f5c:	stp	x19, x20, [sp, #16]
     f60:	stp	x21, x22, [sp, #32]
     f64:	stp	x25, x26, [sp, #64]
     f68:	mov	x26, x1
     f6c:	stp	x27, x28, [sp, #80]
     f70:	add	x28, x24, #0x208
     f74:	stp	d8, d9, [sp, #96]
     f78:	fmov	d9, d0
     f7c:	fmov	d8, d1
     f80:	ldr	x27, [x28]
     f84:	add	x19, x1, #0x2f
     f88:	lsr	x21, x1, #5
     f8c:	mov	w0, #0x3c6f                	// #15471
     f90:	lsr	x23, x24, #1
     f94:	lsr	x19, x19, #5
     f98:	movk	w0, #0x1, lsl #16
     f9c:	adrp	x22, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
     fa0:	add	x22, x22, #0x0
     fa4:	mul	w21, w21, w0
     fa8:	add	x25, x24, #0xd8
     fac:	mul	w19, w19, w0
     fb0:	mov	w3, w0
     fb4:	orr	x23, x23, #0x8000000000000000
     fb8:	add	x5, x22, #0x80
     fbc:	lsr	w20, w21, #16
     fc0:	lsr	w19, w19, #16
     fc4:	ldr	x0, [x22, #256]
     fc8:	lsl	x20, x20, #3
     fcc:	add	x0, x0, x20
     fd0:	ldr	x0, [x0]
     fd4:	cmp	x23, x0
     fd8:	b.eq	103c <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCDEPCdS1_+0xfc>  // b.none
     fdc:	tbnz	x0, #63, 10a4 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCDEPCdS1_+0x164>
     fe0:	cmp	x27, x0, lsr #3
     fe4:	b.cc	10b4 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCDEPCdS1_+0x174>  // b.lo, b.ul, b.last
     fe8:	ldr	x1, [x22, #256]
     fec:	add	x1, x1, x20
     ff0:	ldaxr	x7, [x1]
     ff4:	cmp	x7, x0
     ff8:	b.ne	1004 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCDEPCdS1_+0xc4>  // b.any
     ffc:	stxr	w2, x23, [x1]
    1000:	cbnz	w2, ff0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCDEPCdS1_+0xb0>
    1004:	b.ne	10a4 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCDEPCdS1_+0x164>  // b.any
    1008:	dmb	ish
    100c:	ldp	x0, x2, [x25]
    1010:	cmp	x2, x0
    1014:	b.eq	10f8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCDEPCdS1_+0x1b8>  // b.none
    1018:	ldr	x4, [x25, #16]
    101c:	lsl	x1, x2, #4
    1020:	ldr	x0, [x22, #256]
    1024:	add	x6, x4, x1
    1028:	add	x2, x2, #0x1
    102c:	str	x2, [x25, #8]
    1030:	add	x20, x0, x20
    1034:	str	x20, [x4, x1]
    1038:	str	x7, [x6, #8]
    103c:	add	w21, w21, w3
    1040:	cmp	w19, w21, lsr #16
    1044:	lsr	w20, w21, #16
    1048:	b.ne	fc4 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCDEPCdS1_+0x84>  // b.any
    104c:	ldr	x1, [x24, #176]
    1050:	add	x19, x24, #0xa8
    1054:	ldr	x0, [x24, #168]
    1058:	add	x2, x1, #0x4
    105c:	cmp	x2, x0
    1060:	b.hi	1118 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCDEPCdS1_+0x1d8>  // b.pmore
    1064:	ldr	x0, [x19, #16]
    1068:	str	x2, [x19, #8]
    106c:	mov	x2, #0x10                  	// #16
    1070:	ldp	x4, x5, [x26]
    1074:	add	x0, x0, x1, lsl #3
    1078:	stp	x4, x5, [x0]
    107c:	ldp	x19, x20, [sp, #16]
    1080:	ldp	x21, x22, [sp, #32]
    1084:	ldp	x23, x24, [sp, #48]
    1088:	ldp	x27, x28, [sp, #80]
    108c:	stp	x2, x26, [x0, #16]
    1090:	stp	d9, d8, [x26]
    1094:	ldp	x25, x26, [sp, #64]
    1098:	ldp	d8, d9, [sp, #96]
    109c:	ldp	x29, x30, [sp], #128
    10a0:	ret
    10a4:	mov	x0, x24
    10a8:	mov	w2, #0x0                   	// #0
    10ac:	mov	w1, #0x2                   	// #2
    10b0:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    10b4:	ldar	x27, [x5]
    10b8:	ldp	x4, x2, [x24, #200]
    10bc:	add	x4, x2, x4, lsl #4
    10c0:	cmp	x2, x4
    10c4:	b.eq	10f0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCDEPCdS1_+0x1b0>  // b.none
    10c8:	ldr	x1, [x2]
    10cc:	ldr	x1, [x1]
    10d0:	lsr	x6, x1, #3
    10d4:	ldr	x7, [x2, #8]
    10d8:	cmp	x6, x7, lsr #3
    10dc:	ccmp	x23, x1, #0x4, ne  // ne = any
    10e0:	b.ne	1130 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCDEPCdS1_+0x1f0>  // b.any
    10e4:	add	x2, x2, #0x10
    10e8:	cmp	x4, x2
    10ec:	b.ne	10c8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCDEPCdS1_+0x188>  // b.any
    10f0:	stlr	x27, [x28]
    10f4:	b	fe8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCDEPCdS1_+0xa8>
    10f8:	mov	x0, x25
    10fc:	stp	x7, x5, [sp, #112]
    1100:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    1104:	mov	w3, #0x3c6f                	// #15471
    1108:	movk	w3, #0x1, lsl #16
    110c:	ldr	x2, [x25, #8]
    1110:	ldp	x7, x5, [sp, #112]
    1114:	b	1018 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCDEPCdS1_+0xd8>
    1118:	mov	x1, #0x4                   	// #4
    111c:	mov	x0, x19
    1120:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    1124:	ldr	x1, [x19, #8]
    1128:	add	x2, x1, #0x4
    112c:	b	1064 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCDEPCdS1_+0x124>
    1130:	mov	x0, x24
    1134:	mov	w2, #0x0                   	// #0
    1138:	mov	w1, #0x3                   	// #3
    113c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000001140 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WDEPdd>:
    1140:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1144:	ldr	x0, [x0]
    1148:	mrs	x2, tpidr_el0
    114c:	stp	x29, x30, [sp, #-128]!
    1150:	mov	x29, sp
    1154:	stp	x23, x24, [sp, #48]
    1158:	ldr	x24, [x2, x0]
    115c:	stp	x19, x20, [sp, #16]
    1160:	stp	x21, x22, [sp, #32]
    1164:	stp	x25, x26, [sp, #64]
    1168:	mov	x26, x1
    116c:	stp	x27, x28, [sp, #80]
    1170:	add	x28, x24, #0x208
    1174:	str	d8, [sp, #96]
    1178:	fmov	d8, d0
    117c:	ldr	x27, [x28]
    1180:	add	x19, x1, #0x27
    1184:	lsr	x21, x1, #5
    1188:	mov	w0, #0x3c6f                	// #15471
    118c:	lsr	x19, x19, #5
    1190:	movk	w0, #0x1, lsl #16
    1194:	lsr	x23, x24, #1
    1198:	adrp	x22, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    119c:	mul	w21, w21, w0
    11a0:	add	x22, x22, #0x0
    11a4:	mul	w19, w19, w0
    11a8:	mov	w3, w0
    11ac:	orr	x23, x23, #0x8000000000000000
    11b0:	add	x25, x24, #0xd8
    11b4:	lsr	w20, w21, #16
    11b8:	add	x5, x22, #0x80
    11bc:	lsr	w19, w19, #16
    11c0:	ldr	x0, [x22, #256]
    11c4:	lsl	x20, x20, #3
    11c8:	add	x0, x0, x20
    11cc:	ldr	x0, [x0]
    11d0:	cmp	x23, x0
    11d4:	b.eq	1238 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WDEPdd+0xf8>  // b.none
    11d8:	tbnz	x0, #63, 12a0 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WDEPdd+0x160>
    11dc:	cmp	x27, x0, lsr #3
    11e0:	b.cc	12b0 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WDEPdd+0x170>  // b.lo, b.ul, b.last
    11e4:	ldr	x1, [x22, #256]
    11e8:	add	x1, x1, x20
    11ec:	ldaxr	x7, [x1]
    11f0:	cmp	x7, x0
    11f4:	b.ne	1200 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WDEPdd+0xc0>  // b.any
    11f8:	stxr	w2, x23, [x1]
    11fc:	cbnz	w2, 11ec <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WDEPdd+0xac>
    1200:	b.ne	12a0 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WDEPdd+0x160>  // b.any
    1204:	dmb	ish
    1208:	ldp	x0, x2, [x25]
    120c:	cmp	x2, x0
    1210:	b.eq	12f8 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WDEPdd+0x1b8>  // b.none
    1214:	ldr	x4, [x25, #16]
    1218:	lsl	x1, x2, #4
    121c:	ldr	x0, [x22, #256]
    1220:	add	x6, x4, x1
    1224:	add	x2, x2, #0x1
    1228:	str	x2, [x25, #8]
    122c:	add	x20, x0, x20
    1230:	str	x20, [x4, x1]
    1234:	str	x7, [x6, #8]
    1238:	add	w21, w21, w3
    123c:	cmp	w19, w21, lsr #16
    1240:	lsr	w20, w21, #16
    1244:	b.ne	11c0 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WDEPdd+0x80>  // b.any
    1248:	ldr	x1, [x24, #176]
    124c:	add	x19, x24, #0xa8
    1250:	ldr	x2, [x24, #168]
    1254:	add	x0, x1, #0x3
    1258:	cmp	x0, x2
    125c:	b.hi	1318 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WDEPdd+0x1d8>  // b.pmore
    1260:	ldr	x2, [x19, #16]
    1264:	str	x0, [x19, #8]
    1268:	mov	x3, #0x8                   	// #8
    126c:	ldr	x4, [x26]
    1270:	add	x0, x2, x1, lsl #3
    1274:	str	x4, [x2, x1, lsl #3]
    1278:	ldp	x19, x20, [sp, #16]
    127c:	ldp	x21, x22, [sp, #32]
    1280:	ldp	x23, x24, [sp, #48]
    1284:	ldp	x27, x28, [sp, #80]
    1288:	stp	x3, x26, [x0, #8]
    128c:	str	d8, [x26]
    1290:	ldp	x25, x26, [sp, #64]
    1294:	ldr	d8, [sp, #96]
    1298:	ldp	x29, x30, [sp], #128
    129c:	ret
    12a0:	mov	x0, x24
    12a4:	mov	w2, #0x0                   	// #0
    12a8:	mov	w1, #0x2                   	// #2
    12ac:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    12b0:	ldar	x27, [x5]
    12b4:	ldp	x4, x2, [x24, #200]
    12b8:	add	x4, x2, x4, lsl #4
    12bc:	cmp	x2, x4
    12c0:	b.eq	12f0 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WDEPdd+0x1b0>  // b.none
    12c4:	nop
    12c8:	ldr	x1, [x2]
    12cc:	ldr	x1, [x1]
    12d0:	lsr	x6, x1, #3
    12d4:	ldr	x7, [x2, #8]
    12d8:	cmp	x6, x7, lsr #3
    12dc:	ccmp	x23, x1, #0x4, ne  // ne = any
    12e0:	b.ne	1330 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WDEPdd+0x1f0>  // b.any
    12e4:	add	x2, x2, #0x10
    12e8:	cmp	x4, x2
    12ec:	b.ne	12c8 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WDEPdd+0x188>  // b.any
    12f0:	stlr	x27, [x28]
    12f4:	b	11e4 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WDEPdd+0xa4>
    12f8:	mov	x0, x25
    12fc:	stp	x7, x5, [sp, #112]
    1300:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    1304:	mov	w3, #0x3c6f                	// #15471
    1308:	movk	w3, #0x1, lsl #16
    130c:	ldr	x2, [x25, #8]
    1310:	ldp	x7, x5, [sp, #112]
    1314:	b	1214 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WDEPdd+0xd4>
    1318:	mov	x0, x19
    131c:	mov	x1, #0x3                   	// #3
    1320:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    1324:	ldr	x1, [x19, #8]
    1328:	add	x0, x1, #0x3
    132c:	b	1260 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WDEPdd+0x120>
    1330:	mov	x0, x24
    1334:	mov	w2, #0x0                   	// #0
    1338:	mov	w1, #0x3                   	// #3
    133c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000001340 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WFEPff>:
    1340:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1344:	ldr	x0, [x0]
    1348:	mrs	x2, tpidr_el0
    134c:	stp	x29, x30, [sp, #-128]!
    1350:	mov	x29, sp
    1354:	stp	x23, x24, [sp, #48]
    1358:	ldr	x24, [x2, x0]
    135c:	stp	x19, x20, [sp, #16]
    1360:	stp	x21, x22, [sp, #32]
    1364:	stp	x25, x26, [sp, #64]
    1368:	mov	x26, x1
    136c:	stp	x27, x28, [sp, #80]
    1370:	add	x28, x24, #0x208
    1374:	str	d8, [sp, #96]
    1378:	fmov	s8, s0
    137c:	ldr	x27, [x28]
    1380:	add	x19, x1, #0x23
    1384:	lsr	x21, x1, #5
    1388:	mov	w0, #0x3c6f                	// #15471
    138c:	lsr	x19, x19, #5
    1390:	movk	w0, #0x1, lsl #16
    1394:	lsr	x23, x24, #1
    1398:	adrp	x22, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    139c:	mul	w21, w21, w0
    13a0:	add	x22, x22, #0x0
    13a4:	mul	w19, w19, w0
    13a8:	mov	w3, w0
    13ac:	orr	x23, x23, #0x8000000000000000
    13b0:	add	x25, x24, #0xd8
    13b4:	lsr	w20, w21, #16
    13b8:	add	x5, x22, #0x80
    13bc:	lsr	w19, w19, #16
    13c0:	ldr	x0, [x22, #256]
    13c4:	lsl	x20, x20, #3
    13c8:	add	x0, x0, x20
    13cc:	ldr	x0, [x0]
    13d0:	cmp	x23, x0
    13d4:	b.eq	1438 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WFEPff+0xf8>  // b.none
    13d8:	tbnz	x0, #63, 14a4 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WFEPff+0x164>
    13dc:	cmp	x27, x0, lsr #3
    13e0:	b.cc	14b4 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WFEPff+0x174>  // b.lo, b.ul, b.last
    13e4:	ldr	x1, [x22, #256]
    13e8:	add	x1, x1, x20
    13ec:	ldaxr	x7, [x1]
    13f0:	cmp	x7, x0
    13f4:	b.ne	1400 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WFEPff+0xc0>  // b.any
    13f8:	stxr	w2, x23, [x1]
    13fc:	cbnz	w2, 13ec <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WFEPff+0xac>
    1400:	b.ne	14a4 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WFEPff+0x164>  // b.any
    1404:	dmb	ish
    1408:	ldp	x0, x2, [x25]
    140c:	cmp	x2, x0
    1410:	b.eq	14f8 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WFEPff+0x1b8>  // b.none
    1414:	ldr	x4, [x25, #16]
    1418:	lsl	x1, x2, #4
    141c:	ldr	x0, [x22, #256]
    1420:	add	x6, x4, x1
    1424:	add	x2, x2, #0x1
    1428:	str	x2, [x25, #8]
    142c:	add	x20, x0, x20
    1430:	str	x20, [x4, x1]
    1434:	str	x7, [x6, #8]
    1438:	add	w21, w21, w3
    143c:	cmp	w19, w21, lsr #16
    1440:	lsr	w20, w21, #16
    1444:	b.ne	13c0 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WFEPff+0x80>  // b.any
    1448:	ldr	x1, [x24, #176]
    144c:	add	x19, x24, #0xa8
    1450:	ldr	x2, [x24, #168]
    1454:	add	x0, x1, #0x3
    1458:	cmp	x0, x2
    145c:	b.hi	1518 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WFEPff+0x1d8>  // b.pmore
    1460:	ldr	x2, [x19, #16]
    1464:	lsl	x1, x1, #3
    1468:	str	x0, [x19, #8]
    146c:	mov	x3, #0x4                   	// #4
    1470:	add	x0, x2, x1
    1474:	ldr	w4, [x26]
    1478:	str	w4, [x2, x1]
    147c:	ldp	x19, x20, [sp, #16]
    1480:	ldp	x21, x22, [sp, #32]
    1484:	ldp	x23, x24, [sp, #48]
    1488:	ldp	x27, x28, [sp, #80]
    148c:	stp	x3, x26, [x0, #8]
    1490:	str	s8, [x26]
    1494:	ldp	x25, x26, [sp, #64]
    1498:	ldr	d8, [sp, #96]
    149c:	ldp	x29, x30, [sp], #128
    14a0:	ret
    14a4:	mov	x0, x24
    14a8:	mov	w2, #0x0                   	// #0
    14ac:	mov	w1, #0x2                   	// #2
    14b0:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    14b4:	ldar	x27, [x5]
    14b8:	ldp	x4, x2, [x24, #200]
    14bc:	add	x4, x2, x4, lsl #4
    14c0:	cmp	x2, x4
    14c4:	b.eq	14f0 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WFEPff+0x1b0>  // b.none
    14c8:	ldr	x1, [x2]
    14cc:	ldr	x1, [x1]
    14d0:	lsr	x6, x1, #3
    14d4:	ldr	x7, [x2, #8]
    14d8:	cmp	x6, x7, lsr #3
    14dc:	ccmp	x23, x1, #0x4, ne  // ne = any
    14e0:	b.ne	1530 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WFEPff+0x1f0>  // b.any
    14e4:	add	x2, x2, #0x10
    14e8:	cmp	x4, x2
    14ec:	b.ne	14c8 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WFEPff+0x188>  // b.any
    14f0:	stlr	x27, [x28]
    14f4:	b	13e4 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WFEPff+0xa4>
    14f8:	mov	x0, x25
    14fc:	stp	x7, x5, [sp, #112]
    1500:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    1504:	mov	w3, #0x3c6f                	// #15471
    1508:	movk	w3, #0x1, lsl #16
    150c:	ldr	x2, [x25, #8]
    1510:	ldp	x7, x5, [sp, #112]
    1514:	b	1414 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WFEPff+0xd4>
    1518:	mov	x0, x19
    151c:	mov	x1, #0x3                   	// #3
    1520:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    1524:	ldr	x1, [x19, #8]
    1528:	add	x0, x1, #0x3
    152c:	b	1460 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WFEPff+0x120>
    1530:	mov	x0, x24
    1534:	mov	w2, #0x0                   	// #0
    1538:	mov	w1, #0x3                   	// #3
    153c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000001540 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCEEPCeS1_>:
    1540:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1544:	ldr	x0, [x0]
    1548:	mrs	x2, tpidr_el0
    154c:	stp	x29, x30, [sp, #-144]!
    1550:	mov	x29, sp
    1554:	stp	x23, x24, [sp, #48]
    1558:	ldr	x24, [x2, x0]
    155c:	stp	x19, x20, [sp, #16]
    1560:	stp	x21, x22, [sp, #32]
    1564:	stp	x25, x26, [sp, #64]
    1568:	mov	x25, x1
    156c:	stp	x27, x28, [sp, #80]
    1570:	add	x28, x24, #0x208
    1574:	ldr	x27, [x28]
    1578:	add	x19, x1, #0x3f
    157c:	lsr	x21, x1, #5
    1580:	mov	w0, #0x3c6f                	// #15471
    1584:	lsr	x19, x19, #5
    1588:	movk	w0, #0x1, lsl #16
    158c:	lsr	x23, x24, #1
    1590:	adrp	x22, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    1594:	mul	w21, w21, w0
    1598:	add	x22, x22, #0x0
    159c:	mul	w19, w19, w0
    15a0:	mov	w3, w0
    15a4:	orr	x23, x23, #0x8000000000000000
    15a8:	add	x26, x24, #0xd8
    15ac:	lsr	w20, w21, #16
    15b0:	add	x5, x22, #0x80
    15b4:	lsr	w19, w19, #16
    15b8:	ldr	x0, [x22, #256]
    15bc:	lsl	x20, x20, #3
    15c0:	add	x0, x0, x20
    15c4:	ldr	x0, [x0]
    15c8:	cmp	x23, x0
    15cc:	b.eq	1630 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCEEPCeS1_+0xf0>  // b.none
    15d0:	tbnz	x0, #63, 16a0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCEEPCeS1_+0x160>
    15d4:	cmp	x27, x0, lsr #3
    15d8:	b.cc	16b0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCEEPCeS1_+0x170>  // b.lo, b.ul, b.last
    15dc:	ldr	x1, [x22, #256]
    15e0:	add	x1, x1, x20
    15e4:	ldaxr	x7, [x1]
    15e8:	cmp	x7, x0
    15ec:	b.ne	15f8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCEEPCeS1_+0xb8>  // b.any
    15f0:	stxr	w2, x23, [x1]
    15f4:	cbnz	w2, 15e4 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCEEPCeS1_+0xa4>
    15f8:	b.ne	16a0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCEEPCeS1_+0x160>  // b.any
    15fc:	dmb	ish
    1600:	ldp	x0, x2, [x26]
    1604:	cmp	x2, x0
    1608:	b.eq	16f8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCEEPCeS1_+0x1b8>  // b.none
    160c:	ldr	x4, [x26, #16]
    1610:	lsl	x1, x2, #4
    1614:	ldr	x0, [x22, #256]
    1618:	add	x6, x4, x1
    161c:	add	x2, x2, #0x1
    1620:	str	x2, [x26, #8]
    1624:	add	x20, x0, x20
    1628:	str	x20, [x4, x1]
    162c:	str	x7, [x6, #8]
    1630:	add	w21, w21, w3
    1634:	cmp	w19, w21, lsr #16
    1638:	lsr	w20, w21, #16
    163c:	b.ne	15b8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCEEPCeS1_+0x78>  // b.any
    1640:	ldr	x1, [x24, #176]
    1644:	add	x19, x24, #0xa8
    1648:	ldr	x0, [x24, #168]
    164c:	add	x2, x1, #0x6
    1650:	cmp	x2, x0
    1654:	b.hi	1728 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCEEPCeS1_+0x1e8>  // b.pmore
    1658:	ldr	x0, [x19, #16]
    165c:	str	x2, [x19, #8]
    1660:	mov	x2, #0x20                  	// #32
    1664:	ldp	x4, x5, [x25]
    1668:	add	x0, x0, x1, lsl #3
    166c:	stp	x4, x5, [x0]
    1670:	ldp	x4, x5, [x25, #16]
    1674:	stp	x4, x5, [x0, #16]
    1678:	ldp	x19, x20, [sp, #16]
    167c:	ldp	x21, x22, [sp, #32]
    1680:	ldp	x23, x24, [sp, #48]
    1684:	ldp	x27, x28, [sp, #80]
    1688:	stp	x2, x25, [x0, #32]
    168c:	str	q0, [x25]
    1690:	str	q1, [x25, #16]
    1694:	ldp	x25, x26, [sp, #64]
    1698:	ldp	x29, x30, [sp], #144
    169c:	ret
    16a0:	mov	x0, x24
    16a4:	mov	w2, #0x0                   	// #0
    16a8:	mov	w1, #0x2                   	// #2
    16ac:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    16b0:	ldar	x27, [x5]
    16b4:	ldp	x4, x2, [x24, #200]
    16b8:	add	x4, x2, x4, lsl #4
    16bc:	cmp	x2, x4
    16c0:	b.eq	16f0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCEEPCeS1_+0x1b0>  // b.none
    16c4:	nop
    16c8:	ldr	x1, [x2]
    16cc:	ldr	x1, [x1]
    16d0:	lsr	x6, x1, #3
    16d4:	ldr	x7, [x2, #8]
    16d8:	cmp	x6, x7, lsr #3
    16dc:	ccmp	x23, x1, #0x4, ne  // ne = any
    16e0:	b.ne	1750 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCEEPCeS1_+0x210>  // b.any
    16e4:	add	x2, x2, #0x10
    16e8:	cmp	x4, x2
    16ec:	b.ne	16c8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCEEPCeS1_+0x188>  // b.any
    16f0:	stlr	x27, [x28]
    16f4:	b	15dc <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCEEPCeS1_+0x9c>
    16f8:	mov	x0, x26
    16fc:	str	q0, [sp, #96]
    1700:	str	q1, [sp, #112]
    1704:	stp	x7, x5, [sp, #128]
    1708:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    170c:	mov	w3, #0x3c6f                	// #15471
    1710:	movk	w3, #0x1, lsl #16
    1714:	ldr	q0, [sp, #96]
    1718:	ldr	x2, [x26, #8]
    171c:	ldr	q1, [sp, #112]
    1720:	ldp	x7, x5, [sp, #128]
    1724:	b	160c <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCEEPCeS1_+0xcc>
    1728:	mov	x1, #0x6                   	// #6
    172c:	mov	x0, x19
    1730:	str	q0, [sp, #96]
    1734:	str	q1, [sp, #112]
    1738:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    173c:	ldr	x1, [x19, #8]
    1740:	ldr	q0, [sp, #96]
    1744:	add	x2, x1, #0x6
    1748:	ldr	q1, [sp, #112]
    174c:	b	1658 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCEEPCeS1_+0x118>
    1750:	mov	x0, x24
    1754:	mov	w2, #0x0                   	// #0
    1758:	mov	w1, #0x3                   	// #3
    175c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000001760 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_>:
    1760:	cbnz	x3, 1768 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x8>
    1764:	ret
    1768:	stp	x29, x30, [sp, #-176]!
    176c:	mov	x8, x1
    1770:	and	w4, w4, #0xff
    1774:	mov	x29, sp
    1778:	stp	x19, x20, [sp, #16]
    177c:	cmp	w6, #0x4
    1780:	stp	x21, x22, [sp, #32]
    1784:	mov	x21, x3
    1788:	mov	w22, w6
    178c:	stp	x25, x26, [sp, #64]
    1790:	stp	x27, x28, [sp, #80]
    1794:	mov	x28, x2
    1798:	b.eq	1ac8 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x368>  // b.none
    179c:	cmp	w6, #0x0
    17a0:	cset	w19, ne  // ne = any
    17a4:	cmp	w6, #0x3
    17a8:	csel	w25, w19, wzr, ne  // ne = any
    17ac:	cbnz	w25, 1808 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0xa8>
    17b0:	cmp	w5, #0x0
    17b4:	ccmp	w5, #0x7, #0x4, ne  // ne = any
    17b8:	b.ne	1950 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x1f0>  // b.any
    17bc:	mov	x20, #0x0                   	// #0
    17c0:	mov	x3, #0x0                   	// #0
    17c4:	str	x3, [sp, #104]
    17c8:	mov	x2, x21
    17cc:	mov	x1, x28
    17d0:	mov	x0, x8
    17d4:	cbnz	w4, 1abc <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x35c>
    17d8:	bl	0 <memcpy>
    17dc:	ldr	x3, [sp, #104]
    17e0:	sub	w22, w22, #0x3
    17e4:	cmp	w19, #0x0
    17e8:	ccmp	w22, #0x1, #0x0, ne  // ne = any
    17ec:	b.hi	1ca0 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x540>  // b.pmore
    17f0:	ldp	x19, x20, [sp, #16]
    17f4:	ldp	x21, x22, [sp, #32]
    17f8:	ldp	x25, x26, [sp, #64]
    17fc:	ldp	x27, x28, [sp, #80]
    1800:	ldp	x29, x30, [sp], #176
    1804:	ret
    1808:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    180c:	ldr	x0, [x0]
    1810:	mrs	x1, tpidr_el0
    1814:	stp	x23, x24, [sp, #48]
    1818:	ldr	x3, [x1, x0]
    181c:	add	x6, x3, #0x208
    1820:	ldr	x0, [x3, #200]
    1824:	str	x0, [sp, #160]
    1828:	ldr	x2, [x6]
    182c:	add	x1, x28, #0x1f
    1830:	lsr	x26, x28, #5
    1834:	add	x1, x1, x21
    1838:	mov	w0, #0x3c6f                	// #15471
    183c:	movk	w0, #0x1, lsl #16
    1840:	lsr	x27, x3, #1
    1844:	lsr	x1, x1, #5
    1848:	adrp	x19, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    184c:	mul	w26, w26, w0
    1850:	add	x19, x19, #0x0
    1854:	mov	w10, w0
    1858:	orr	x27, x27, #0x8000000000000000
    185c:	mul	w1, w1, w0
    1860:	add	x23, x3, #0xc0
    1864:	add	x0, x19, #0x80
    1868:	lsr	w20, w26, #16
    186c:	str	x0, [sp, #168]
    1870:	lsr	w24, w1, #16
    1874:	b	18b8 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x158>
    1878:	ldp	x0, x7, [x23]
    187c:	cmp	x7, x0
    1880:	b.eq	18ec <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x18c>  // b.none
    1884:	ldr	x13, [x23, #16]
    1888:	lsl	x12, x7, #4
    188c:	add	x7, x7, #0x1
    1890:	ldr	x0, [x19, #256]
    1894:	str	x7, [x23, #8]
    1898:	add	x7, x13, x12
    189c:	add	x20, x0, x20
    18a0:	str	x20, [x13, x12]
    18a4:	str	x11, [x7, #8]
    18a8:	add	w26, w26, w10
    18ac:	cmp	w24, w26, lsr #16
    18b0:	lsr	w20, w26, #16
    18b4:	b.eq	192c <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x1cc>  // b.none
    18b8:	ldr	x0, [x19, #256]
    18bc:	lsl	x20, x20, #3
    18c0:	add	x0, x0, x20
    18c4:	ldar	x11, [x0]
    18c8:	cmp	x2, x11, lsr #3
    18cc:	b.cs	1878 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x118>  // b.hs, b.nlast
    18d0:	tbz	x11, #63, 1d40 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x5e0>
    18d4:	cmp	x27, x11
    18d8:	b.eq	18a8 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x148>  // b.none
    18dc:	mov	x0, x3
    18e0:	mov	w2, #0x0                   	// #0
    18e4:	mov	w1, #0x1                   	// #1
    18e8:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    18ec:	mov	x0, x23
    18f0:	stp	x3, x6, [sp, #104]
    18f4:	stp	x11, x2, [sp, #120]
    18f8:	str	x8, [sp, #136]
    18fc:	str	w4, [sp, #144]
    1900:	str	w5, [sp, #152]
    1904:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    1908:	mov	w10, #0x3c6f                	// #15471
    190c:	ldr	w4, [sp, #144]
    1910:	ldr	w5, [sp, #152]
    1914:	movk	w10, #0x1, lsl #16
    1918:	ldr	x7, [x23, #8]
    191c:	ldp	x3, x6, [sp, #104]
    1920:	ldp	x11, x2, [sp, #120]
    1924:	ldr	x8, [sp, #136]
    1928:	b	1884 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x124>
    192c:	ldr	x0, [sp, #160]
    1930:	cmp	w5, #0x0
    1934:	ldr	x20, [x3, #208]
    1938:	ccmp	w5, #0x7, #0x4, ne  // ne = any
    193c:	add	x20, x20, x0, lsl #4
    1940:	b.ne	1988 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x228>  // b.any
    1944:	mov	w19, w25
    1948:	ldp	x23, x24, [sp, #48]
    194c:	b	17c4 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x64>
    1950:	stp	x23, x24, [sp, #48]
    1954:	cmp	w22, #0x0
    1958:	ccmp	w22, #0x3, #0x4, ne  // ne = any
    195c:	b.ne	1cec <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x58c>  // b.any
    1960:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1964:	ldr	x0, [x0]
    1968:	mrs	x1, tpidr_el0
    196c:	adrp	x19, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    1970:	add	x19, x19, #0x0
    1974:	mov	x20, #0x0                   	// #0
    1978:	ldr	x3, [x1, x0]
    197c:	add	x6, x3, #0x208
    1980:	lsr	x27, x3, #1
    1984:	orr	x27, x27, #0x8000000000000000
    1988:	ldr	x5, [x6]
    198c:	add	x26, x8, #0x1f
    1990:	add	x26, x26, x21
    1994:	lsr	x24, x8, #5
    1998:	mov	w0, #0x3c6f                	// #15471
    199c:	add	x25, x3, #0xd8
    19a0:	lsr	x26, x26, #5
    19a4:	movk	w0, #0x1, lsl #16
    19a8:	add	x9, x19, #0x80
    19ac:	mov	w7, w0
    19b0:	mul	w24, w24, w0
    19b4:	mul	w26, w26, w0
    19b8:	lsr	w23, w24, #16
    19bc:	lsr	w26, w26, #16
    19c0:	ldr	x1, [x19, #256]
    19c4:	lsl	x23, x23, #3
    19c8:	add	x1, x1, x23
    19cc:	ldr	x1, [x1]
    19d0:	cmp	x1, x27
    19d4:	b.eq	1a38 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x2d8>  // b.none
    19d8:	tbnz	x1, #63, 1c3c <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x4dc>
    19dc:	cmp	x5, x1, lsr #3
    19e0:	b.cc	1c4c <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x4ec>  // b.lo, b.ul, b.last
    19e4:	ldr	x2, [x19, #256]
    19e8:	add	x2, x2, x23
    19ec:	ldaxr	x11, [x2]
    19f0:	cmp	x11, x1
    19f4:	b.ne	1a00 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x2a0>  // b.any
    19f8:	stxr	w0, x27, [x2]
    19fc:	cbnz	w0, 19ec <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x28c>
    1a00:	b.ne	1c90 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x530>  // b.any
    1a04:	dmb	ish
    1a08:	ldp	x0, x1, [x25]
    1a0c:	cmp	x1, x0
    1a10:	b.eq	1d08 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x5a8>  // b.none
    1a14:	ldr	x10, [x25, #16]
    1a18:	lsl	x2, x1, #4
    1a1c:	add	x1, x1, #0x1
    1a20:	ldr	x0, [x19, #256]
    1a24:	str	x1, [x25, #8]
    1a28:	add	x1, x10, x2
    1a2c:	add	x23, x0, x23
    1a30:	str	x23, [x10, x2]
    1a34:	str	x11, [x1, #8]
    1a38:	add	w24, w24, w7
    1a3c:	cmp	w26, w24, lsr #16
    1a40:	lsr	w23, w24, #16
    1a44:	b.ne	19c0 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x260>  // b.any
    1a48:	add	x24, x21, #0x7
    1a4c:	add	x23, x3, #0xa8
    1a50:	ldr	x5, [x23, #8]
    1a54:	lsr	x19, x24, #3
    1a58:	ldr	x1, [x3, #168]
    1a5c:	add	x25, x19, #0x2
    1a60:	add	x0, x25, x5
    1a64:	cmp	x0, x1
    1a68:	b.hi	1e30 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x6d0>  // b.pmore
    1a6c:	ldr	x6, [x23, #16]
    1a70:	str	x0, [x23, #8]
    1a74:	mov	x1, x8
    1a78:	and	x24, x24, #0xfffffffffffffff8
    1a7c:	mov	x2, x21
    1a80:	stp	x8, x3, [sp, #104]
    1a84:	add	x5, x6, x5, lsl #3
    1a88:	mov	x0, x5
    1a8c:	str	w4, [sp, #120]
    1a90:	bl	0 <memcpy>
    1a94:	mov	x5, x0
    1a98:	add	x0, x19, #0x1
    1a9c:	cmp	w22, #0x0
    1aa0:	ldp	x8, x3, [sp, #104]
    1aa4:	str	x21, [x5, x24]
    1aa8:	ldr	w4, [sp, #120]
    1aac:	cset	w19, ne  // ne = any
    1ab0:	ldp	x23, x24, [sp, #48]
    1ab4:	str	x8, [x5, x0, lsl #3]
    1ab8:	b	17c4 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x64>
    1abc:	bl	0 <memmove>
    1ac0:	ldr	x3, [sp, #104]
    1ac4:	b	17e0 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x80>
    1ac8:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1acc:	ldr	x0, [x0]
    1ad0:	mrs	x1, tpidr_el0
    1ad4:	stp	x23, x24, [sp, #48]
    1ad8:	ldr	x3, [x1, x0]
    1adc:	add	x6, x3, #0x208
    1ae0:	ldr	x26, [x6]
    1ae4:	add	x25, x2, #0x1f
    1ae8:	lsr	x23, x2, #5
    1aec:	add	x25, x25, x21
    1af0:	mov	w0, #0x3c6f                	// #15471
    1af4:	movk	w0, #0x1, lsl #16
    1af8:	lsr	x27, x3, #1
    1afc:	lsr	x25, x25, #5
    1b00:	adrp	x19, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    1b04:	mul	w23, w23, w0
    1b08:	add	x19, x19, #0x0
    1b0c:	mov	w7, w0
    1b10:	orr	x27, x27, #0x8000000000000000
    1b14:	mul	w25, w25, w0
    1b18:	add	x24, x3, #0xd8
    1b1c:	lsr	w20, w23, #16
    1b20:	add	x9, x19, #0x80
    1b24:	lsr	w25, w25, #16
    1b28:	ldr	x1, [x19, #256]
    1b2c:	lsl	x20, x20, #3
    1b30:	add	x1, x1, x20
    1b34:	ldr	x1, [x1]
    1b38:	cmp	x27, x1
    1b3c:	b.eq	1ba0 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x440>  // b.none
    1b40:	tbnz	x1, #63, 1d88 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x628>
    1b44:	cmp	x26, x1, lsr #3
    1b48:	b.cc	1da8 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x648>  // b.lo, b.ul, b.last
    1b4c:	ldr	x2, [x19, #256]
    1b50:	add	x2, x2, x20
    1b54:	ldaxr	x11, [x2]
    1b58:	cmp	x11, x1
    1b5c:	b.ne	1b68 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x408>  // b.any
    1b60:	stxr	w0, x27, [x2]
    1b64:	cbnz	w0, 1b54 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x3f4>
    1b68:	b.ne	1d98 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x638>  // b.any
    1b6c:	dmb	ish
    1b70:	ldp	x0, x1, [x24]
    1b74:	cmp	x1, x0
    1b78:	b.eq	1df0 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x690>  // b.none
    1b7c:	ldr	x10, [x24, #16]
    1b80:	lsl	x2, x1, #4
    1b84:	add	x1, x1, #0x1
    1b88:	ldr	x0, [x19, #256]
    1b8c:	str	x1, [x24, #8]
    1b90:	add	x1, x10, x2
    1b94:	add	x20, x0, x20
    1b98:	str	x20, [x10, x2]
    1b9c:	str	x11, [x1, #8]
    1ba0:	add	w23, w23, w7
    1ba4:	cmp	w25, w23, lsr #16
    1ba8:	lsr	w20, w23, #16
    1bac:	b.ne	1b28 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x3c8>  // b.any
    1bb0:	add	x25, x21, #0x7
    1bb4:	add	x23, x3, #0xa8
    1bb8:	ldr	x7, [x23, #8]
    1bbc:	lsr	x24, x25, #3
    1bc0:	ldr	x1, [x3, #168]
    1bc4:	add	x20, x24, #0x2
    1bc8:	add	x0, x20, x7
    1bcc:	cmp	x0, x1
    1bd0:	b.hi	1e58 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x6f8>  // b.pmore
    1bd4:	ldr	x9, [x23, #16]
    1bd8:	and	x25, x25, #0xfffffffffffffff8
    1bdc:	str	x0, [x23, #8]
    1be0:	add	x24, x24, #0x1
    1be4:	mov	x2, x21
    1be8:	mov	x1, x28
    1bec:	add	x7, x9, x7, lsl #3
    1bf0:	stp	x3, x6, [sp, #104]
    1bf4:	mov	x0, x7
    1bf8:	str	x8, [sp, #120]
    1bfc:	mov	x20, #0x0                   	// #0
    1c00:	str	w4, [sp, #128]
    1c04:	str	w5, [sp, #136]
    1c08:	bl	0 <memcpy>
    1c0c:	ldr	w5, [sp, #136]
    1c10:	str	x21, [x0, x25]
    1c14:	str	x28, [x0, x24, lsl #3]
    1c18:	cmp	w5, #0x0
    1c1c:	ldr	w4, [sp, #128]
    1c20:	ccmp	w5, #0x7, #0x4, ne  // ne = any
    1c24:	ldp	x3, x6, [sp, #104]
    1c28:	ldr	x8, [sp, #120]
    1c2c:	b.ne	1988 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x228>  // b.any
    1c30:	mov	w19, #0x1                   	// #1
    1c34:	ldp	x23, x24, [sp, #48]
    1c38:	b	17c4 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x64>
    1c3c:	mov	x0, x3
    1c40:	mov	w2, #0x0                   	// #0
    1c44:	mov	w1, #0x2                   	// #2
    1c48:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1c4c:	ldar	x5, [x9]
    1c50:	ldp	x12, x2, [x3, #200]
    1c54:	add	x12, x2, x12, lsl #4
    1c58:	cmp	x2, x12
    1c5c:	b.eq	1c88 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x528>  // b.none
    1c60:	ldr	x0, [x2]
    1c64:	ldr	x0, [x0]
    1c68:	lsr	x10, x0, #3
    1c6c:	ldr	x11, [x2, #8]
    1c70:	cmp	x10, x11, lsr #3
    1c74:	ccmp	x0, x27, #0x4, ne  // ne = any
    1c78:	b.ne	1e90 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x730>  // b.any
    1c7c:	add	x2, x2, #0x10
    1c80:	cmp	x12, x2
    1c84:	b.ne	1c60 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x500>  // b.any
    1c88:	stlr	x5, [x6]
    1c8c:	b	19e4 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x284>
    1c90:	mov	x0, x3
    1c94:	mov	w2, #0x0                   	// #0
    1c98:	mov	w1, #0x2                   	// #2
    1c9c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1ca0:	dmb	ishld
    1ca4:	ldp	x2, x0, [x3, #200]
    1ca8:	add	x2, x0, x2, lsl #4
    1cac:	cmp	x2, x20
    1cb0:	b.ne	1cc4 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x564>  // b.any
    1cb4:	b	17f0 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x90>
    1cb8:	add	x20, x20, #0x10
    1cbc:	cmp	x2, x20
    1cc0:	b.eq	17f0 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x90>  // b.none
    1cc4:	ldr	x0, [x20]
    1cc8:	ldr	x1, [x0]
    1ccc:	ldr	x0, [x20, #8]
    1cd0:	cmp	x1, x0
    1cd4:	b.eq	1cb8 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x558>  // b.none
    1cd8:	mov	x0, x3
    1cdc:	mov	w2, #0x0                   	// #0
    1ce0:	mov	w1, #0x3                   	// #3
    1ce4:	stp	x23, x24, [sp, #48]
    1ce8:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1cec:	adrp	x19, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    1cf0:	mov	x6, #0x208                 	// #520
    1cf4:	add	x19, x19, #0x0
    1cf8:	mov	x27, #0x8000000000000000    	// #-9223372036854775808
    1cfc:	mov	x20, #0x0                   	// #0
    1d00:	mov	x3, #0x0                   	// #0
    1d04:	b	1988 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x228>
    1d08:	mov	x0, x25
    1d0c:	stp	x3, x6, [sp, #104]
    1d10:	stp	x5, x8, [sp, #120]
    1d14:	str	w4, [sp, #136]
    1d18:	stp	x11, x9, [sp, #144]
    1d1c:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    1d20:	mov	w7, #0x3c6f                	// #15471
    1d24:	ldr	w4, [sp, #136]
    1d28:	movk	w7, #0x1, lsl #16
    1d2c:	ldr	x1, [x25, #8]
    1d30:	ldp	x3, x6, [sp, #104]
    1d34:	ldp	x5, x8, [sp, #120]
    1d38:	ldp	x11, x9, [sp, #144]
    1d3c:	b	1a14 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x2b4>
    1d40:	ldr	x0, [sp, #168]
    1d44:	ldar	x2, [x0]
    1d48:	ldp	x14, x0, [x3, #200]
    1d4c:	add	x14, x0, x14, lsl #4
    1d50:	cmp	x0, x14
    1d54:	b.eq	1d80 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x620>  // b.none
    1d58:	ldr	x7, [x0]
    1d5c:	ldr	x7, [x7]
    1d60:	lsr	x12, x7, #3
    1d64:	ldr	x13, [x0, #8]
    1d68:	cmp	x12, x13, lsr #3
    1d6c:	ccmp	x27, x7, #0x4, ne  // ne = any
    1d70:	b.ne	1eb0 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x750>  // b.any
    1d74:	add	x0, x0, #0x10
    1d78:	cmp	x14, x0
    1d7c:	b.ne	1d58 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x5f8>  // b.any
    1d80:	stlr	x2, [x6]
    1d84:	b	1878 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x118>
    1d88:	mov	x0, x3
    1d8c:	mov	w2, #0x0                   	// #0
    1d90:	mov	w1, #0x2                   	// #2
    1d94:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1d98:	mov	x0, x3
    1d9c:	mov	w2, #0x0                   	// #0
    1da0:	mov	w1, #0x2                   	// #2
    1da4:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1da8:	ldar	x26, [x9]
    1dac:	ldp	x12, x2, [x3, #200]
    1db0:	add	x12, x2, x12, lsl #4
    1db4:	cmp	x2, x12
    1db8:	b.eq	1de8 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x688>  // b.none
    1dbc:	nop
    1dc0:	ldr	x0, [x2]
    1dc4:	ldr	x0, [x0]
    1dc8:	lsr	x10, x0, #3
    1dcc:	ldr	x11, [x2, #8]
    1dd0:	cmp	x10, x11, lsr #3
    1dd4:	ccmp	x27, x0, #0x4, ne  // ne = any
    1dd8:	b.ne	1ea0 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x740>  // b.any
    1ddc:	add	x2, x2, #0x10
    1de0:	cmp	x12, x2
    1de4:	b.ne	1dc0 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x660>  // b.any
    1de8:	stlr	x26, [x6]
    1dec:	b	1b4c <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x3ec>
    1df0:	mov	x0, x24
    1df4:	stp	x3, x6, [sp, #104]
    1df8:	str	x8, [sp, #120]
    1dfc:	str	w4, [sp, #128]
    1e00:	str	w5, [sp, #136]
    1e04:	stp	x11, x9, [sp, #144]
    1e08:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    1e0c:	mov	w7, #0x3c6f                	// #15471
    1e10:	ldr	w4, [sp, #128]
    1e14:	movk	w7, #0x1, lsl #16
    1e18:	ldr	w5, [sp, #136]
    1e1c:	ldr	x1, [x24, #8]
    1e20:	ldp	x3, x6, [sp, #104]
    1e24:	ldr	x8, [sp, #120]
    1e28:	ldp	x11, x9, [sp, #144]
    1e2c:	b	1b7c <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x41c>
    1e30:	mov	x0, x23
    1e34:	mov	x1, x25
    1e38:	stp	x3, x8, [sp, #104]
    1e3c:	str	w4, [sp, #120]
    1e40:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    1e44:	ldr	x5, [x23, #8]
    1e48:	ldr	w4, [sp, #120]
    1e4c:	add	x0, x25, x5
    1e50:	ldp	x3, x8, [sp, #104]
    1e54:	b	1a6c <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x30c>
    1e58:	mov	x0, x23
    1e5c:	mov	x1, x20
    1e60:	stp	x3, x6, [sp, #104]
    1e64:	str	x8, [sp, #120]
    1e68:	str	w4, [sp, #128]
    1e6c:	str	w5, [sp, #136]
    1e70:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    1e74:	ldr	x7, [x23, #8]
    1e78:	ldr	w4, [sp, #128]
    1e7c:	ldr	w5, [sp, #136]
    1e80:	add	x0, x20, x7
    1e84:	ldp	x3, x6, [sp, #104]
    1e88:	ldr	x8, [sp, #120]
    1e8c:	b	1bd4 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x474>
    1e90:	mov	x0, x3
    1e94:	mov	w2, #0x0                   	// #0
    1e98:	mov	w1, #0x3                   	// #3
    1e9c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1ea0:	mov	x0, x3
    1ea4:	mov	w2, #0x0                   	// #0
    1ea8:	mov	w1, #0x3                   	// #3
    1eac:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1eb0:	mov	x0, x3
    1eb4:	mov	w2, #0x0                   	// #0
    1eb8:	mov	w1, #0x3                   	// #3
    1ebc:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000001ec0 <_ZN12_GLOBAL__N_114ml_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE>:
    1ec0:	cbnz	x3, 1ec8 <_ZN12_GLOBAL__N_114ml_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x8>
    1ec4:	ret
    1ec8:	stp	x29, x30, [sp, #-128]!
    1ecc:	cmp	w4, #0x7
    1ed0:	mov	x29, sp
    1ed4:	stp	x19, x20, [sp, #16]
    1ed8:	mov	x20, x3
    1edc:	stp	x25, x26, [sp, #64]
    1ee0:	mov	x26, x1
    1ee4:	stp	x27, x28, [sp, #80]
    1ee8:	mov	w27, w2
    1eec:	b.ne	1f10 <_ZN12_GLOBAL__N_114ml_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x50>  // b.any
    1ef0:	mov	x2, x20
    1ef4:	mov	w1, w27
    1ef8:	mov	x0, x26
    1efc:	ldp	x19, x20, [sp, #16]
    1f00:	ldp	x25, x26, [sp, #64]
    1f04:	ldp	x27, x28, [sp, #80]
    1f08:	ldp	x29, x30, [sp], #128
    1f0c:	b	0 <memset>
    1f10:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1f14:	ldr	x0, [x0]
    1f18:	mrs	x1, tpidr_el0
    1f1c:	stp	x21, x22, [sp, #32]
    1f20:	stp	x23, x24, [sp, #48]
    1f24:	ldr	x28, [x1, x0]
    1f28:	add	x5, x28, #0x208
    1f2c:	ldr	x1, [x5]
    1f30:	add	x25, x26, #0x1f
    1f34:	lsr	x21, x26, #5
    1f38:	add	x25, x25, x3
    1f3c:	mov	w0, #0x3c6f                	// #15471
    1f40:	movk	w0, #0x1, lsl #16
    1f44:	lsr	x23, x28, #1
    1f48:	lsr	x25, x25, #5
    1f4c:	adrp	x22, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    1f50:	mul	w21, w21, w0
    1f54:	add	x22, x22, #0x0
    1f58:	mov	w2, w0
    1f5c:	orr	x23, x23, #0x8000000000000000
    1f60:	mul	w25, w25, w0
    1f64:	add	x24, x28, #0xd8
    1f68:	lsr	w19, w21, #16
    1f6c:	add	x6, x22, #0x80
    1f70:	lsr	w25, w25, #16
    1f74:	ldr	x3, [x22, #256]
    1f78:	lsl	x19, x19, #3
    1f7c:	add	x3, x3, x19
    1f80:	ldr	x3, [x3]
    1f84:	cmp	x23, x3
    1f88:	b.eq	1fec <_ZN12_GLOBAL__N_114ml_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x12c>  // b.none
    1f8c:	tbnz	x3, #63, 2058 <_ZN12_GLOBAL__N_114ml_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x198>
    1f90:	cmp	x1, x3, lsr #3
    1f94:	b.cc	2068 <_ZN12_GLOBAL__N_114ml_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x1a8>  // b.lo, b.ul, b.last
    1f98:	ldr	x4, [x22, #256]
    1f9c:	add	x4, x4, x19
    1fa0:	ldaxr	x8, [x4]
    1fa4:	cmp	x8, x3
    1fa8:	b.ne	1fb4 <_ZN12_GLOBAL__N_114ml_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0xf4>  // b.any
    1fac:	stxr	w0, x23, [x4]
    1fb0:	cbnz	w0, 1fa0 <_ZN12_GLOBAL__N_114ml_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0xe0>
    1fb4:	b.ne	20b0 <_ZN12_GLOBAL__N_114ml_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x1f0>  // b.any
    1fb8:	dmb	ish
    1fbc:	ldp	x0, x3, [x24]
    1fc0:	cmp	x3, x0
    1fc4:	b.eq	20c0 <_ZN12_GLOBAL__N_114ml_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x200>  // b.none
    1fc8:	ldr	x7, [x24, #16]
    1fcc:	lsl	x4, x3, #4
    1fd0:	ldr	x0, [x22, #256]
    1fd4:	add	x9, x7, x4
    1fd8:	add	x3, x3, #0x1
    1fdc:	str	x3, [x24, #8]
    1fe0:	add	x19, x0, x19
    1fe4:	str	x19, [x7, x4]
    1fe8:	str	x8, [x9, #8]
    1fec:	add	w21, w21, w2
    1ff0:	cmp	w25, w21, lsr #16
    1ff4:	lsr	w19, w21, #16
    1ff8:	b.ne	1f74 <_ZN12_GLOBAL__N_114ml_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0xb4>  // b.any
    1ffc:	add	x21, x20, #0x7
    2000:	add	x22, x28, #0xa8
    2004:	ldr	x3, [x22, #8]
    2008:	lsr	x19, x21, #3
    200c:	ldr	x1, [x28, #168]
    2010:	add	x23, x19, #0x2
    2014:	add	x0, x23, x3
    2018:	cmp	x0, x1
    201c:	b.hi	20e8 <_ZN12_GLOBAL__N_114ml_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x228>  // b.pmore
    2020:	ldr	x4, [x22, #16]
    2024:	and	x21, x21, #0xfffffffffffffff8
    2028:	add	x19, x19, #0x1
    202c:	str	x0, [x22, #8]
    2030:	mov	x2, x20
    2034:	mov	x1, x26
    2038:	add	x3, x4, x3, lsl #3
    203c:	mov	x0, x3
    2040:	bl	0 <memcpy>
    2044:	str	x20, [x0, x21]
    2048:	str	x26, [x0, x19, lsl #3]
    204c:	ldp	x21, x22, [sp, #32]
    2050:	ldp	x23, x24, [sp, #48]
    2054:	b	1ef0 <_ZN12_GLOBAL__N_114ml_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x30>
    2058:	mov	x0, x28
    205c:	mov	w2, #0x0                   	// #0
    2060:	mov	w1, #0x2                   	// #2
    2064:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    2068:	ldar	x1, [x6]
    206c:	ldp	x9, x4, [x28, #200]
    2070:	add	x9, x4, x9, lsl #4
    2074:	cmp	x4, x9
    2078:	b.eq	20a8 <_ZN12_GLOBAL__N_114ml_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x1e8>  // b.none
    207c:	nop
    2080:	ldr	x0, [x4]
    2084:	ldr	x0, [x0]
    2088:	lsr	x7, x0, #3
    208c:	ldr	x8, [x4, #8]
    2090:	cmp	x7, x8, lsr #3
    2094:	ccmp	x23, x0, #0x4, ne  // ne = any
    2098:	b.ne	2100 <_ZN12_GLOBAL__N_114ml_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x240>  // b.any
    209c:	add	x4, x4, #0x10
    20a0:	cmp	x9, x4
    20a4:	b.ne	2080 <_ZN12_GLOBAL__N_114ml_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x1c0>  // b.any
    20a8:	stlr	x1, [x5]
    20ac:	b	1f98 <_ZN12_GLOBAL__N_114ml_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0xd8>
    20b0:	mov	x0, x28
    20b4:	mov	w2, #0x0                   	// #0
    20b8:	mov	w1, #0x2                   	// #2
    20bc:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    20c0:	mov	x0, x24
    20c4:	stp	x5, x1, [sp, #96]
    20c8:	stp	x8, x6, [sp, #112]
    20cc:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    20d0:	mov	w2, #0x3c6f                	// #15471
    20d4:	movk	w2, #0x1, lsl #16
    20d8:	ldr	x3, [x24, #8]
    20dc:	ldp	x5, x1, [sp, #96]
    20e0:	ldp	x8, x6, [sp, #112]
    20e4:	b	1fc8 <_ZN12_GLOBAL__N_114ml_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x108>
    20e8:	mov	x0, x22
    20ec:	mov	x1, x23
    20f0:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    20f4:	ldr	x3, [x22, #8]
    20f8:	add	x0, x23, x3
    20fc:	b	2020 <_ZN12_GLOBAL__N_114ml_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x160>
    2100:	mov	x0, x28
    2104:	mov	w2, #0x0                   	// #0
    2108:	mov	w1, #0x3                   	// #3
    210c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000002110 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCFEPKCf>:
    2110:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    2114:	ldr	x0, [x0]
    2118:	mrs	x2, tpidr_el0
    211c:	stp	x29, x30, [sp, #-128]!
    2120:	mov	x29, sp
    2124:	stp	x19, x20, [sp, #16]
    2128:	ldr	x20, [x2, x0]
    212c:	stp	x21, x22, [sp, #32]
    2130:	add	x5, x20, #0x208
    2134:	stp	x23, x24, [sp, #48]
    2138:	ldr	x0, [x20, #200]
    213c:	stp	x25, x26, [sp, #64]
    2140:	mov	x25, x1
    2144:	stp	x27, x28, [sp, #80]
    2148:	str	x0, [sp, #112]
    214c:	ldr	x19, [x5]
    2150:	add	x21, x1, #0x27
    2154:	lsr	x22, x1, #5
    2158:	mov	w0, #0x3c6f                	// #15471
    215c:	lsr	x28, x20, #1
    2160:	lsr	x21, x21, #5
    2164:	movk	w0, #0x1, lsl #16
    2168:	adrp	x27, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    216c:	add	x27, x27, #0x0
    2170:	mul	w22, w22, w0
    2174:	mov	w24, w0
    2178:	mul	w21, w21, w0
    217c:	orr	x28, x28, #0x8000000000000000
    2180:	add	x0, x27, #0x80
    2184:	add	x23, x20, #0xc0
    2188:	lsr	w26, w22, #16
    218c:	str	x0, [sp, #120]
    2190:	lsr	w21, w21, #16
    2194:	b	21d8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCFEPKCf+0xc8>
    2198:	ldp	x0, x2, [x23]
    219c:	cmp	x2, x0
    21a0:	b.eq	220c <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCFEPKCf+0xfc>  // b.none
    21a4:	ldr	x7, [x23, #16]
    21a8:	lsl	x3, x2, #4
    21ac:	ldr	x0, [x27, #256]
    21b0:	add	x8, x7, x3
    21b4:	add	x2, x2, #0x1
    21b8:	str	x2, [x23, #8]
    21bc:	add	x26, x0, x26
    21c0:	str	x26, [x7, x3]
    21c4:	str	x1, [x8, #8]
    21c8:	add	w22, w22, w24
    21cc:	cmp	w21, w22, lsr #16
    21d0:	lsr	w26, w22, #16
    21d4:	b.eq	2224 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCFEPKCf+0x114>  // b.none
    21d8:	ldr	x0, [x27, #256]
    21dc:	lsl	x26, x26, #3
    21e0:	add	x0, x0, x26
    21e4:	ldar	x1, [x0]
    21e8:	cmp	x19, x1, lsr #3
    21ec:	b.cs	2198 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCFEPKCf+0x88>  // b.hs, b.nlast
    21f0:	tbz	x1, #63, 2284 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCFEPKCf+0x174>
    21f4:	cmp	x28, x1
    21f8:	b.eq	21c8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCFEPKCf+0xb8>  // b.none
    21fc:	mov	x0, x20
    2200:	mov	w2, #0x0                   	// #0
    2204:	mov	w1, #0x1                   	// #1
    2208:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    220c:	mov	x0, x23
    2210:	stp	x5, x1, [sp, #96]
    2214:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    2218:	ldr	x2, [x23, #8]
    221c:	ldp	x5, x1, [sp, #96]
    2220:	b	21a4 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCFEPKCf+0x94>
    2224:	ldp	s0, s1, [x25]
    2228:	ldr	x0, [x20, #208]
    222c:	dmb	ishld
    2230:	ldr	x1, [sp, #112]
    2234:	add	x0, x0, x1, lsl #4
    2238:	ldp	x1, x2, [x20, #200]
    223c:	add	x1, x2, x1, lsl #4
    2240:	cmp	x1, x0
    2244:	b.eq	2268 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCFEPKCf+0x158>  // b.none
    2248:	ldr	x2, [x0]
    224c:	ldr	x3, [x2]
    2250:	ldr	x2, [x0, #8]
    2254:	cmp	x3, x2
    2258:	b.ne	22d0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCFEPKCf+0x1c0>  // b.any
    225c:	add	x0, x0, #0x10
    2260:	cmp	x1, x0
    2264:	b.ne	2248 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCFEPKCf+0x138>  // b.any
    2268:	ldp	x19, x20, [sp, #16]
    226c:	ldp	x21, x22, [sp, #32]
    2270:	ldp	x23, x24, [sp, #48]
    2274:	ldp	x25, x26, [sp, #64]
    2278:	ldp	x27, x28, [sp, #80]
    227c:	ldp	x29, x30, [sp], #128
    2280:	ret
    2284:	ldr	x0, [sp, #120]
    2288:	ldar	x19, [x0]
    228c:	ldp	x3, x2, [x20, #200]
    2290:	add	x3, x2, x3, lsl #4
    2294:	cmp	x2, x3
    2298:	b.eq	22c8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCFEPKCf+0x1b8>  // b.none
    229c:	nop
    22a0:	ldr	x0, [x2]
    22a4:	ldr	x0, [x0]
    22a8:	lsr	x7, x0, #3
    22ac:	ldr	x8, [x2, #8]
    22b0:	cmp	x7, x8, lsr #3
    22b4:	ccmp	x28, x0, #0x4, ne  // ne = any
    22b8:	b.ne	22d0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCFEPKCf+0x1c0>  // b.any
    22bc:	add	x2, x2, #0x10
    22c0:	cmp	x3, x2
    22c4:	b.ne	22a0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCFEPKCf+0x190>  // b.any
    22c8:	stlr	x19, [x5]
    22cc:	b	2198 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCFEPKCf+0x88>
    22d0:	mov	x0, x20
    22d4:	mov	w2, #0x0                   	// #0
    22d8:	mov	w1, #0x3                   	// #3
    22dc:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

00000000000022e0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCFEPKCf>:
    22e0:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    22e4:	ldr	x0, [x0]
    22e8:	mrs	x2, tpidr_el0
    22ec:	stp	x29, x30, [sp, #-112]!
    22f0:	mov	x29, sp
    22f4:	stp	x25, x26, [sp, #64]
    22f8:	ldr	x26, [x2, x0]
    22fc:	stp	x19, x20, [sp, #16]
    2300:	mov	x19, x1
    2304:	stp	x21, x22, [sp, #32]
    2308:	stp	x23, x24, [sp, #48]
    230c:	stp	x27, x28, [sp, #80]
    2310:	add	x27, x26, #0x208
    2314:	ldr	x28, [x27]
    2318:	add	x1, x1, #0x27
    231c:	lsr	x21, x19, #5
    2320:	mov	w0, #0x3c6f                	// #15471
    2324:	lsr	x1, x1, #5
    2328:	movk	w0, #0x1, lsl #16
    232c:	lsr	x23, x26, #1
    2330:	adrp	x22, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    2334:	mul	w21, w21, w0
    2338:	add	x22, x22, #0x0
    233c:	mul	w1, w1, w0
    2340:	mov	w3, w0
    2344:	orr	x23, x23, #0x8000000000000000
    2348:	add	x25, x26, #0xd8
    234c:	lsr	w2, w21, #16
    2350:	add	x4, x22, #0x80
    2354:	lsr	w20, w1, #16
    2358:	ldr	x0, [x22, #256]
    235c:	lsl	x24, x2, #3
    2360:	add	x0, x0, x24
    2364:	ldr	x0, [x0]
    2368:	cmp	x23, x0
    236c:	b.eq	23d0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCFEPKCf+0xf0>  // b.none
    2370:	tbnz	x0, #63, 2434 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCFEPKCf+0x154>
    2374:	cmp	x28, x0, lsr #3
    2378:	b.cc	2444 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCFEPKCf+0x164>  // b.lo, b.ul, b.last
    237c:	ldr	x1, [x22, #256]
    2380:	add	x1, x1, x24
    2384:	ldaxr	x6, [x1]
    2388:	cmp	x6, x0
    238c:	b.ne	2398 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCFEPKCf+0xb8>  // b.any
    2390:	stxr	w2, x23, [x1]
    2394:	cbnz	w2, 2384 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCFEPKCf+0xa4>
    2398:	b.ne	2434 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCFEPKCf+0x154>  // b.any
    239c:	dmb	ish
    23a0:	ldp	x1, x0, [x25]
    23a4:	cmp	x0, x1
    23a8:	b.eq	2488 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCFEPKCf+0x1a8>  // b.none
    23ac:	ldr	x5, [x25, #16]
    23b0:	lsl	x1, x0, #4
    23b4:	ldr	x2, [x22, #256]
    23b8:	add	x7, x5, x1
    23bc:	add	x0, x0, #0x1
    23c0:	str	x0, [x25, #8]
    23c4:	add	x2, x2, x24
    23c8:	str	x2, [x5, x1]
    23cc:	str	x6, [x7, #8]
    23d0:	add	w21, w21, w3
    23d4:	cmp	w20, w21, lsr #16
    23d8:	lsr	w2, w21, #16
    23dc:	b.ne	2358 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCFEPKCf+0x78>  // b.any
    23e0:	ldr	x2, [x26, #176]
    23e4:	add	x20, x26, #0xa8
    23e8:	ldr	x1, [x26, #168]
    23ec:	add	x0, x2, #0x3
    23f0:	cmp	x0, x1
    23f4:	b.hi	24a8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCFEPKCf+0x1c8>  // b.pmore
    23f8:	ldr	x1, [x20, #16]
    23fc:	str	x0, [x20, #8]
    2400:	mov	x3, #0x8                   	// #8
    2404:	ldr	x4, [x19]
    2408:	add	x0, x1, x2, lsl #3
    240c:	str	x4, [x1, x2, lsl #3]
    2410:	ldp	s0, s1, [x19]
    2414:	ldp	x21, x22, [sp, #32]
    2418:	ldp	x23, x24, [sp, #48]
    241c:	ldp	x25, x26, [sp, #64]
    2420:	ldp	x27, x28, [sp, #80]
    2424:	stp	x3, x19, [x0, #8]
    2428:	ldp	x19, x20, [sp, #16]
    242c:	ldp	x29, x30, [sp], #112
    2430:	ret
    2434:	mov	x0, x26
    2438:	mov	w2, #0x0                   	// #0
    243c:	mov	w1, #0x2                   	// #2
    2440:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    2444:	ldar	x28, [x4]
    2448:	ldp	x7, x1, [x26, #200]
    244c:	add	x7, x1, x7, lsl #4
    2450:	cmp	x1, x7
    2454:	b.eq	2480 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCFEPKCf+0x1a0>  // b.none
    2458:	ldr	x2, [x1]
    245c:	ldr	x2, [x2]
    2460:	lsr	x5, x2, #3
    2464:	ldr	x6, [x1, #8]
    2468:	cmp	x5, x6, lsr #3
    246c:	ccmp	x23, x2, #0x4, ne  // ne = any
    2470:	b.ne	24c0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCFEPKCf+0x1e0>  // b.any
    2474:	add	x1, x1, #0x10
    2478:	cmp	x7, x1
    247c:	b.ne	2458 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCFEPKCf+0x178>  // b.any
    2480:	stlr	x28, [x27]
    2484:	b	237c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCFEPKCf+0x9c>
    2488:	mov	x0, x25
    248c:	stp	x6, x4, [sp, #96]
    2490:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    2494:	mov	w3, #0x3c6f                	// #15471
    2498:	movk	w3, #0x1, lsl #16
    249c:	ldr	x0, [x25, #8]
    24a0:	ldp	x6, x4, [sp, #96]
    24a4:	b	23ac <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCFEPKCf+0xcc>
    24a8:	mov	x0, x20
    24ac:	mov	x1, #0x3                   	// #3
    24b0:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    24b4:	ldr	x2, [x20, #8]
    24b8:	add	x0, x2, #0x3
    24bc:	b	23f8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCFEPKCf+0x118>
    24c0:	mov	x0, x26
    24c4:	mov	w2, #0x0                   	// #0
    24c8:	mov	w1, #0x3                   	// #3
    24cc:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

00000000000024d0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU4EPKj>:
    24d0:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    24d4:	ldr	x0, [x0]
    24d8:	mrs	x2, tpidr_el0
    24dc:	stp	x29, x30, [sp, #-128]!
    24e0:	mov	x29, sp
    24e4:	stp	x19, x20, [sp, #16]
    24e8:	ldr	x20, [x2, x0]
    24ec:	stp	x21, x22, [sp, #32]
    24f0:	add	x5, x20, #0x208
    24f4:	stp	x23, x24, [sp, #48]
    24f8:	ldr	x0, [x20, #200]
    24fc:	stp	x25, x26, [sp, #64]
    2500:	stp	x27, x28, [sp, #80]
    2504:	mov	x27, x1
    2508:	str	x0, [sp, #112]
    250c:	ldr	x19, [x5]
    2510:	add	x21, x1, #0x23
    2514:	lsr	x22, x1, #5
    2518:	mov	w0, #0x3c6f                	// #15471
    251c:	lsr	x28, x20, #1
    2520:	lsr	x21, x21, #5
    2524:	movk	w0, #0x1, lsl #16
    2528:	adrp	x26, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    252c:	add	x26, x26, #0x0
    2530:	mul	w22, w22, w0
    2534:	mov	w24, w0
    2538:	mul	w21, w21, w0
    253c:	orr	x28, x28, #0x8000000000000000
    2540:	add	x0, x26, #0x80
    2544:	add	x23, x20, #0xc0
    2548:	lsr	w25, w22, #16
    254c:	str	x0, [sp, #120]
    2550:	lsr	w21, w21, #16
    2554:	b	2598 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU4EPKj+0xc8>
    2558:	ldp	x0, x2, [x23]
    255c:	cmp	x2, x0
    2560:	b.eq	25cc <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU4EPKj+0xfc>  // b.none
    2564:	ldr	x7, [x23, #16]
    2568:	lsl	x3, x2, #4
    256c:	ldr	x0, [x26, #256]
    2570:	add	x8, x7, x3
    2574:	add	x2, x2, #0x1
    2578:	str	x2, [x23, #8]
    257c:	add	x25, x0, x25
    2580:	str	x25, [x7, x3]
    2584:	str	x1, [x8, #8]
    2588:	add	w22, w22, w24
    258c:	cmp	w21, w22, lsr #16
    2590:	lsr	w25, w22, #16
    2594:	b.eq	25e4 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU4EPKj+0x114>  // b.none
    2598:	ldr	x0, [x26, #256]
    259c:	lsl	x25, x25, #3
    25a0:	add	x0, x0, x25
    25a4:	ldar	x1, [x0]
    25a8:	cmp	x19, x1, lsr #3
    25ac:	b.cs	2558 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU4EPKj+0x88>  // b.hs, b.nlast
    25b0:	tbz	x1, #63, 2644 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU4EPKj+0x174>
    25b4:	cmp	x28, x1
    25b8:	b.eq	2588 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU4EPKj+0xb8>  // b.none
    25bc:	mov	x0, x20
    25c0:	mov	w2, #0x0                   	// #0
    25c4:	mov	w1, #0x1                   	// #1
    25c8:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    25cc:	mov	x0, x23
    25d0:	stp	x5, x1, [sp, #96]
    25d4:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    25d8:	ldr	x2, [x23, #8]
    25dc:	ldp	x5, x1, [sp, #96]
    25e0:	b	2564 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU4EPKj+0x94>
    25e4:	ldr	w0, [x27]
    25e8:	ldr	x1, [x20, #208]
    25ec:	dmb	ishld
    25f0:	ldr	x2, [sp, #112]
    25f4:	add	x1, x1, x2, lsl #4
    25f8:	ldp	x2, x3, [x20, #200]
    25fc:	add	x2, x3, x2, lsl #4
    2600:	cmp	x2, x1
    2604:	b.eq	2628 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU4EPKj+0x158>  // b.none
    2608:	ldr	x3, [x1]
    260c:	ldr	x4, [x3]
    2610:	ldr	x3, [x1, #8]
    2614:	cmp	x4, x3
    2618:	b.ne	2690 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU4EPKj+0x1c0>  // b.any
    261c:	add	x1, x1, #0x10
    2620:	cmp	x2, x1
    2624:	b.ne	2608 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU4EPKj+0x138>  // b.any
    2628:	ldp	x19, x20, [sp, #16]
    262c:	ldp	x21, x22, [sp, #32]
    2630:	ldp	x23, x24, [sp, #48]
    2634:	ldp	x25, x26, [sp, #64]
    2638:	ldp	x27, x28, [sp, #80]
    263c:	ldp	x29, x30, [sp], #128
    2640:	ret
    2644:	ldr	x0, [sp, #120]
    2648:	ldar	x19, [x0]
    264c:	ldp	x3, x2, [x20, #200]
    2650:	add	x3, x2, x3, lsl #4
    2654:	cmp	x2, x3
    2658:	b.eq	2688 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU4EPKj+0x1b8>  // b.none
    265c:	nop
    2660:	ldr	x0, [x2]
    2664:	ldr	x0, [x0]
    2668:	lsr	x7, x0, #3
    266c:	ldr	x8, [x2, #8]
    2670:	cmp	x7, x8, lsr #3
    2674:	ccmp	x28, x0, #0x4, ne  // ne = any
    2678:	b.ne	2690 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU4EPKj+0x1c0>  // b.any
    267c:	add	x2, x2, #0x10
    2680:	cmp	x3, x2
    2684:	b.ne	2660 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU4EPKj+0x190>  // b.any
    2688:	stlr	x19, [x5]
    268c:	b	2558 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU4EPKj+0x88>
    2690:	mov	x0, x20
    2694:	mov	w2, #0x0                   	// #0
    2698:	mov	w1, #0x3                   	// #3
    269c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

00000000000026a0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWFEPKf>:
    26a0:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    26a4:	ldr	x0, [x0]
    26a8:	mrs	x2, tpidr_el0
    26ac:	stp	x29, x30, [sp, #-112]!
    26b0:	mov	x29, sp
    26b4:	stp	x25, x26, [sp, #64]
    26b8:	ldr	x26, [x2, x0]
    26bc:	stp	x19, x20, [sp, #16]
    26c0:	mov	x19, x1
    26c4:	stp	x21, x22, [sp, #32]
    26c8:	stp	x23, x24, [sp, #48]
    26cc:	stp	x27, x28, [sp, #80]
    26d0:	add	x27, x26, #0x208
    26d4:	ldr	x28, [x27]
    26d8:	add	x1, x1, #0x23
    26dc:	lsr	x21, x19, #5
    26e0:	mov	w0, #0x3c6f                	// #15471
    26e4:	lsr	x1, x1, #5
    26e8:	movk	w0, #0x1, lsl #16
    26ec:	lsr	x23, x26, #1
    26f0:	adrp	x22, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    26f4:	mul	w21, w21, w0
    26f8:	add	x22, x22, #0x0
    26fc:	mul	w1, w1, w0
    2700:	mov	w3, w0
    2704:	orr	x23, x23, #0x8000000000000000
    2708:	add	x25, x26, #0xd8
    270c:	lsr	w2, w21, #16
    2710:	add	x4, x22, #0x80
    2714:	lsr	w20, w1, #16
    2718:	ldr	x0, [x22, #256]
    271c:	lsl	x24, x2, #3
    2720:	add	x0, x0, x24
    2724:	ldr	x0, [x0]
    2728:	cmp	x23, x0
    272c:	b.eq	2790 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWFEPKf+0xf0>  // b.none
    2730:	tbnz	x0, #63, 27f8 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWFEPKf+0x158>
    2734:	cmp	x28, x0, lsr #3
    2738:	b.cc	2808 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWFEPKf+0x168>  // b.lo, b.ul, b.last
    273c:	ldr	x1, [x22, #256]
    2740:	add	x1, x1, x24
    2744:	ldaxr	x6, [x1]
    2748:	cmp	x6, x0
    274c:	b.ne	2758 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWFEPKf+0xb8>  // b.any
    2750:	stxr	w2, x23, [x1]
    2754:	cbnz	w2, 2744 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWFEPKf+0xa4>
    2758:	b.ne	27f8 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWFEPKf+0x158>  // b.any
    275c:	dmb	ish
    2760:	ldp	x1, x0, [x25]
    2764:	cmp	x0, x1
    2768:	b.eq	2850 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWFEPKf+0x1b0>  // b.none
    276c:	ldr	x5, [x25, #16]
    2770:	lsl	x1, x0, #4
    2774:	ldr	x2, [x22, #256]
    2778:	add	x7, x5, x1
    277c:	add	x0, x0, #0x1
    2780:	str	x0, [x25, #8]
    2784:	add	x2, x2, x24
    2788:	str	x2, [x5, x1]
    278c:	str	x6, [x7, #8]
    2790:	add	w21, w21, w3
    2794:	cmp	w20, w21, lsr #16
    2798:	lsr	w2, w21, #16
    279c:	b.ne	2718 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWFEPKf+0x78>  // b.any
    27a0:	ldr	x1, [x26, #176]
    27a4:	add	x20, x26, #0xa8
    27a8:	ldr	x2, [x26, #168]
    27ac:	add	x0, x1, #0x3
    27b0:	cmp	x0, x2
    27b4:	b.hi	2870 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWFEPKf+0x1d0>  // b.pmore
    27b8:	ldr	x2, [x20, #16]
    27bc:	lsl	x1, x1, #3
    27c0:	str	x0, [x20, #8]
    27c4:	mov	x3, #0x4                   	// #4
    27c8:	add	x0, x2, x1
    27cc:	ldr	w4, [x19]
    27d0:	str	w4, [x2, x1]
    27d4:	ldr	s0, [x19]
    27d8:	ldp	x21, x22, [sp, #32]
    27dc:	ldp	x23, x24, [sp, #48]
    27e0:	ldp	x25, x26, [sp, #64]
    27e4:	ldp	x27, x28, [sp, #80]
    27e8:	stp	x3, x19, [x0, #8]
    27ec:	ldp	x19, x20, [sp, #16]
    27f0:	ldp	x29, x30, [sp], #112
    27f4:	ret
    27f8:	mov	x0, x26
    27fc:	mov	w2, #0x0                   	// #0
    2800:	mov	w1, #0x2                   	// #2
    2804:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    2808:	ldar	x28, [x4]
    280c:	ldp	x7, x1, [x26, #200]
    2810:	add	x7, x1, x7, lsl #4
    2814:	cmp	x1, x7
    2818:	b.eq	2848 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWFEPKf+0x1a8>  // b.none
    281c:	nop
    2820:	ldr	x2, [x1]
    2824:	ldr	x2, [x2]
    2828:	lsr	x5, x2, #3
    282c:	ldr	x6, [x1, #8]
    2830:	cmp	x5, x6, lsr #3
    2834:	ccmp	x23, x2, #0x4, ne  // ne = any
    2838:	b.ne	2888 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWFEPKf+0x1e8>  // b.any
    283c:	add	x1, x1, #0x10
    2840:	cmp	x7, x1
    2844:	b.ne	2820 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWFEPKf+0x180>  // b.any
    2848:	stlr	x28, [x27]
    284c:	b	273c <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWFEPKf+0x9c>
    2850:	mov	x0, x25
    2854:	stp	x6, x4, [sp, #96]
    2858:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    285c:	mov	w3, #0x3c6f                	// #15471
    2860:	movk	w3, #0x1, lsl #16
    2864:	ldr	x0, [x25, #8]
    2868:	ldp	x6, x4, [sp, #96]
    286c:	b	276c <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWFEPKf+0xcc>
    2870:	mov	x0, x20
    2874:	mov	x1, #0x3                   	// #3
    2878:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    287c:	ldr	x1, [x20, #8]
    2880:	add	x0, x1, #0x3
    2884:	b	27b8 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWFEPKf+0x118>
    2888:	mov	x0, x26
    288c:	mov	w2, #0x0                   	// #0
    2890:	mov	w1, #0x3                   	// #3
    2894:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000002898 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaWU1EPKh>:
    2898:	ldrb	w0, [x1]
    289c:	ret

00000000000028a0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU8EPKm>:
    28a0:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    28a4:	ldr	x0, [x0]
    28a8:	mrs	x2, tpidr_el0
    28ac:	stp	x29, x30, [sp, #-128]!
    28b0:	mov	x29, sp
    28b4:	stp	x19, x20, [sp, #16]
    28b8:	ldr	x20, [x2, x0]
    28bc:	stp	x21, x22, [sp, #32]
    28c0:	add	x5, x20, #0x208
    28c4:	stp	x23, x24, [sp, #48]
    28c8:	ldr	x0, [x20, #200]
    28cc:	stp	x25, x26, [sp, #64]
    28d0:	stp	x27, x28, [sp, #80]
    28d4:	mov	x27, x1
    28d8:	str	x0, [sp, #112]
    28dc:	ldr	x19, [x5]
    28e0:	add	x21, x1, #0x27
    28e4:	lsr	x22, x1, #5
    28e8:	mov	w0, #0x3c6f                	// #15471
    28ec:	lsr	x28, x20, #1
    28f0:	lsr	x21, x21, #5
    28f4:	movk	w0, #0x1, lsl #16
    28f8:	adrp	x26, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    28fc:	add	x26, x26, #0x0
    2900:	mul	w22, w22, w0
    2904:	mov	w24, w0
    2908:	mul	w21, w21, w0
    290c:	orr	x28, x28, #0x8000000000000000
    2910:	add	x0, x26, #0x80
    2914:	add	x23, x20, #0xc0
    2918:	lsr	w25, w22, #16
    291c:	str	x0, [sp, #120]
    2920:	lsr	w21, w21, #16
    2924:	b	2968 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU8EPKm+0xc8>
    2928:	ldp	x0, x2, [x23]
    292c:	cmp	x2, x0
    2930:	b.eq	299c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU8EPKm+0xfc>  // b.none
    2934:	ldr	x7, [x23, #16]
    2938:	lsl	x3, x2, #4
    293c:	ldr	x0, [x26, #256]
    2940:	add	x8, x7, x3
    2944:	add	x2, x2, #0x1
    2948:	str	x2, [x23, #8]
    294c:	add	x25, x0, x25
    2950:	str	x25, [x7, x3]
    2954:	str	x1, [x8, #8]
    2958:	add	w22, w22, w24
    295c:	cmp	w21, w22, lsr #16
    2960:	lsr	w25, w22, #16
    2964:	b.eq	29b4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU8EPKm+0x114>  // b.none
    2968:	ldr	x0, [x26, #256]
    296c:	lsl	x25, x25, #3
    2970:	add	x0, x0, x25
    2974:	ldar	x1, [x0]
    2978:	cmp	x19, x1, lsr #3
    297c:	b.cs	2928 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU8EPKm+0x88>  // b.hs, b.nlast
    2980:	tbz	x1, #63, 2a14 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU8EPKm+0x174>
    2984:	cmp	x28, x1
    2988:	b.eq	2958 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU8EPKm+0xb8>  // b.none
    298c:	mov	x0, x20
    2990:	mov	w2, #0x0                   	// #0
    2994:	mov	w1, #0x1                   	// #1
    2998:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    299c:	mov	x0, x23
    29a0:	stp	x5, x1, [sp, #96]
    29a4:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    29a8:	ldr	x2, [x23, #8]
    29ac:	ldp	x5, x1, [sp, #96]
    29b0:	b	2934 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU8EPKm+0x94>
    29b4:	ldr	x0, [x27]
    29b8:	ldr	x1, [x20, #208]
    29bc:	dmb	ishld
    29c0:	ldr	x2, [sp, #112]
    29c4:	add	x1, x1, x2, lsl #4
    29c8:	ldp	x2, x3, [x20, #200]
    29cc:	add	x2, x3, x2, lsl #4
    29d0:	cmp	x2, x1
    29d4:	b.eq	29f8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU8EPKm+0x158>  // b.none
    29d8:	ldr	x3, [x1]
    29dc:	ldr	x4, [x3]
    29e0:	ldr	x3, [x1, #8]
    29e4:	cmp	x4, x3
    29e8:	b.ne	2a60 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU8EPKm+0x1c0>  // b.any
    29ec:	add	x1, x1, #0x10
    29f0:	cmp	x2, x1
    29f4:	b.ne	29d8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU8EPKm+0x138>  // b.any
    29f8:	ldp	x19, x20, [sp, #16]
    29fc:	ldp	x21, x22, [sp, #32]
    2a00:	ldp	x23, x24, [sp, #48]
    2a04:	ldp	x25, x26, [sp, #64]
    2a08:	ldp	x27, x28, [sp, #80]
    2a0c:	ldp	x29, x30, [sp], #128
    2a10:	ret
    2a14:	ldr	x0, [sp, #120]
    2a18:	ldar	x19, [x0]
    2a1c:	ldp	x3, x2, [x20, #200]
    2a20:	add	x3, x2, x3, lsl #4
    2a24:	cmp	x2, x3
    2a28:	b.eq	2a58 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU8EPKm+0x1b8>  // b.none
    2a2c:	nop
    2a30:	ldr	x0, [x2]
    2a34:	ldr	x0, [x0]
    2a38:	lsr	x7, x0, #3
    2a3c:	ldr	x8, [x2, #8]
    2a40:	cmp	x7, x8, lsr #3
    2a44:	ccmp	x28, x0, #0x4, ne  // ne = any
    2a48:	b.ne	2a60 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU8EPKm+0x1c0>  // b.any
    2a4c:	add	x2, x2, #0x10
    2a50:	cmp	x3, x2
    2a54:	b.ne	2a30 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU8EPKm+0x190>  // b.any
    2a58:	stlr	x19, [x5]
    2a5c:	b	2928 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU8EPKm+0x88>
    2a60:	mov	x0, x20
    2a64:	mov	w2, #0x0                   	// #0
    2a68:	mov	w1, #0x3                   	// #3
    2a6c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000002a70 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU8EPKm>:
    2a70:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    2a74:	ldr	x0, [x0]
    2a78:	mrs	x2, tpidr_el0
    2a7c:	stp	x29, x30, [sp, #-128]!
    2a80:	mov	x29, sp
    2a84:	stp	x19, x20, [sp, #16]
    2a88:	ldr	x20, [x2, x0]
    2a8c:	stp	x21, x22, [sp, #32]
    2a90:	add	x5, x20, #0x208
    2a94:	stp	x23, x24, [sp, #48]
    2a98:	ldr	x0, [x20, #200]
    2a9c:	stp	x25, x26, [sp, #64]
    2aa0:	stp	x27, x28, [sp, #80]
    2aa4:	mov	x27, x1
    2aa8:	str	x0, [sp, #112]
    2aac:	ldr	x19, [x5]
    2ab0:	add	x21, x1, #0x27
    2ab4:	lsr	x22, x1, #5
    2ab8:	mov	w0, #0x3c6f                	// #15471
    2abc:	lsr	x28, x20, #1
    2ac0:	lsr	x21, x21, #5
    2ac4:	movk	w0, #0x1, lsl #16
    2ac8:	adrp	x26, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    2acc:	add	x26, x26, #0x0
    2ad0:	mul	w22, w22, w0
    2ad4:	mov	w24, w0
    2ad8:	mul	w21, w21, w0
    2adc:	orr	x28, x28, #0x8000000000000000
    2ae0:	add	x0, x26, #0x80
    2ae4:	add	x23, x20, #0xc0
    2ae8:	lsr	w25, w22, #16
    2aec:	str	x0, [sp, #120]
    2af0:	lsr	w21, w21, #16
    2af4:	b	2b38 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU8EPKm+0xc8>
    2af8:	ldp	x0, x2, [x23]
    2afc:	cmp	x2, x0
    2b00:	b.eq	2b6c <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU8EPKm+0xfc>  // b.none
    2b04:	ldr	x7, [x23, #16]
    2b08:	lsl	x3, x2, #4
    2b0c:	ldr	x0, [x26, #256]
    2b10:	add	x8, x7, x3
    2b14:	add	x2, x2, #0x1
    2b18:	str	x2, [x23, #8]
    2b1c:	add	x25, x0, x25
    2b20:	str	x25, [x7, x3]
    2b24:	str	x1, [x8, #8]
    2b28:	add	w22, w22, w24
    2b2c:	cmp	w21, w22, lsr #16
    2b30:	lsr	w25, w22, #16
    2b34:	b.eq	2b84 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU8EPKm+0x114>  // b.none
    2b38:	ldr	x0, [x26, #256]
    2b3c:	lsl	x25, x25, #3
    2b40:	add	x0, x0, x25
    2b44:	ldar	x1, [x0]
    2b48:	cmp	x19, x1, lsr #3
    2b4c:	b.cs	2af8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU8EPKm+0x88>  // b.hs, b.nlast
    2b50:	tbz	x1, #63, 2be4 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU8EPKm+0x174>
    2b54:	cmp	x28, x1
    2b58:	b.eq	2b28 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU8EPKm+0xb8>  // b.none
    2b5c:	mov	x0, x20
    2b60:	mov	w2, #0x0                   	// #0
    2b64:	mov	w1, #0x1                   	// #1
    2b68:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    2b6c:	mov	x0, x23
    2b70:	stp	x5, x1, [sp, #96]
    2b74:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    2b78:	ldr	x2, [x23, #8]
    2b7c:	ldp	x5, x1, [sp, #96]
    2b80:	b	2b04 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU8EPKm+0x94>
    2b84:	ldr	x0, [x27]
    2b88:	ldr	x1, [x20, #208]
    2b8c:	dmb	ishld
    2b90:	ldr	x2, [sp, #112]
    2b94:	add	x1, x1, x2, lsl #4
    2b98:	ldp	x2, x3, [x20, #200]
    2b9c:	add	x2, x3, x2, lsl #4
    2ba0:	cmp	x2, x1
    2ba4:	b.eq	2bc8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU8EPKm+0x158>  // b.none
    2ba8:	ldr	x3, [x1]
    2bac:	ldr	x4, [x3]
    2bb0:	ldr	x3, [x1, #8]
    2bb4:	cmp	x4, x3
    2bb8:	b.ne	2c30 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU8EPKm+0x1c0>  // b.any
    2bbc:	add	x1, x1, #0x10
    2bc0:	cmp	x2, x1
    2bc4:	b.ne	2ba8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU8EPKm+0x138>  // b.any
    2bc8:	ldp	x19, x20, [sp, #16]
    2bcc:	ldp	x21, x22, [sp, #32]
    2bd0:	ldp	x23, x24, [sp, #48]
    2bd4:	ldp	x25, x26, [sp, #64]
    2bd8:	ldp	x27, x28, [sp, #80]
    2bdc:	ldp	x29, x30, [sp], #128
    2be0:	ret
    2be4:	ldr	x0, [sp, #120]
    2be8:	ldar	x19, [x0]
    2bec:	ldp	x3, x2, [x20, #200]
    2bf0:	add	x3, x2, x3, lsl #4
    2bf4:	cmp	x2, x3
    2bf8:	b.eq	2c28 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU8EPKm+0x1b8>  // b.none
    2bfc:	nop
    2c00:	ldr	x0, [x2]
    2c04:	ldr	x0, [x0]
    2c08:	lsr	x7, x0, #3
    2c0c:	ldr	x8, [x2, #8]
    2c10:	cmp	x7, x8, lsr #3
    2c14:	ccmp	x28, x0, #0x4, ne  // ne = any
    2c18:	b.ne	2c30 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU8EPKm+0x1c0>  // b.any
    2c1c:	add	x2, x2, #0x10
    2c20:	cmp	x3, x2
    2c24:	b.ne	2c00 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU8EPKm+0x190>  // b.any
    2c28:	stlr	x19, [x5]
    2c2c:	b	2af8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU8EPKm+0x88>
    2c30:	mov	x0, x20
    2c34:	mov	w2, #0x0                   	// #0
    2c38:	mov	w1, #0x3                   	// #3
    2c3c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000002c40 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaWCDEPKCd>:
    2c40:	ldp	d0, d1, [x1]
    2c44:	ret

0000000000002c48 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaWU8EPKm>:
    2c48:	ldr	x0, [x1]
    2c4c:	ret

0000000000002c50 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU4EPKj>:
    2c50:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    2c54:	ldr	x0, [x0]
    2c58:	mrs	x2, tpidr_el0
    2c5c:	stp	x29, x30, [sp, #-112]!
    2c60:	mov	x29, sp
    2c64:	stp	x25, x26, [sp, #64]
    2c68:	ldr	x26, [x2, x0]
    2c6c:	stp	x19, x20, [sp, #16]
    2c70:	mov	x19, x1
    2c74:	stp	x21, x22, [sp, #32]
    2c78:	stp	x23, x24, [sp, #48]
    2c7c:	stp	x27, x28, [sp, #80]
    2c80:	add	x27, x26, #0x208
    2c84:	ldr	x28, [x27]
    2c88:	add	x1, x1, #0x23
    2c8c:	lsr	x21, x19, #5
    2c90:	mov	w0, #0x3c6f                	// #15471
    2c94:	lsr	x1, x1, #5
    2c98:	movk	w0, #0x1, lsl #16
    2c9c:	lsr	x23, x26, #1
    2ca0:	adrp	x22, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    2ca4:	mul	w21, w21, w0
    2ca8:	add	x22, x22, #0x0
    2cac:	mul	w1, w1, w0
    2cb0:	mov	w3, w0
    2cb4:	orr	x23, x23, #0x8000000000000000
    2cb8:	add	x25, x26, #0xd8
    2cbc:	lsr	w2, w21, #16
    2cc0:	add	x4, x22, #0x80
    2cc4:	lsr	w20, w1, #16
    2cc8:	ldr	x0, [x22, #256]
    2ccc:	lsl	x24, x2, #3
    2cd0:	add	x0, x0, x24
    2cd4:	ldr	x0, [x0]
    2cd8:	cmp	x23, x0
    2cdc:	b.eq	2d40 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU4EPKj+0xf0>  // b.none
    2ce0:	tbnz	x0, #63, 2da8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU4EPKj+0x158>
    2ce4:	cmp	x28, x0, lsr #3
    2ce8:	b.cc	2db8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU4EPKj+0x168>  // b.lo, b.ul, b.last
    2cec:	ldr	x1, [x22, #256]
    2cf0:	add	x1, x1, x24
    2cf4:	ldaxr	x6, [x1]
    2cf8:	cmp	x6, x0
    2cfc:	b.ne	2d08 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU4EPKj+0xb8>  // b.any
    2d00:	stxr	w2, x23, [x1]
    2d04:	cbnz	w2, 2cf4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU4EPKj+0xa4>
    2d08:	b.ne	2da8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU4EPKj+0x158>  // b.any
    2d0c:	dmb	ish
    2d10:	ldp	x1, x0, [x25]
    2d14:	cmp	x0, x1
    2d18:	b.eq	2e00 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU4EPKj+0x1b0>  // b.none
    2d1c:	ldr	x5, [x25, #16]
    2d20:	lsl	x1, x0, #4
    2d24:	ldr	x2, [x22, #256]
    2d28:	add	x7, x5, x1
    2d2c:	add	x0, x0, #0x1
    2d30:	str	x0, [x25, #8]
    2d34:	add	x2, x2, x24
    2d38:	str	x2, [x5, x1]
    2d3c:	str	x6, [x7, #8]
    2d40:	add	w21, w21, w3
    2d44:	cmp	w20, w21, lsr #16
    2d48:	lsr	w2, w21, #16
    2d4c:	b.ne	2cc8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU4EPKj+0x78>  // b.any
    2d50:	ldr	x1, [x26, #176]
    2d54:	add	x20, x26, #0xa8
    2d58:	ldr	x2, [x26, #168]
    2d5c:	add	x0, x1, #0x3
    2d60:	cmp	x0, x2
    2d64:	b.hi	2e20 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU4EPKj+0x1d0>  // b.pmore
    2d68:	ldr	x2, [x20, #16]
    2d6c:	lsl	x1, x1, #3
    2d70:	str	x0, [x20, #8]
    2d74:	mov	x3, #0x4                   	// #4
    2d78:	add	x0, x2, x1
    2d7c:	ldr	w4, [x19]
    2d80:	str	w4, [x2, x1]
    2d84:	ldp	x21, x22, [sp, #32]
    2d88:	ldp	x23, x24, [sp, #48]
    2d8c:	ldp	x25, x26, [sp, #64]
    2d90:	ldp	x27, x28, [sp, #80]
    2d94:	stp	x3, x19, [x0, #8]
    2d98:	ldr	w0, [x19]
    2d9c:	ldp	x19, x20, [sp, #16]
    2da0:	ldp	x29, x30, [sp], #112
    2da4:	ret
    2da8:	mov	x0, x26
    2dac:	mov	w2, #0x0                   	// #0
    2db0:	mov	w1, #0x2                   	// #2
    2db4:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    2db8:	ldar	x28, [x4]
    2dbc:	ldp	x7, x1, [x26, #200]
    2dc0:	add	x7, x1, x7, lsl #4
    2dc4:	cmp	x1, x7
    2dc8:	b.eq	2df8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU4EPKj+0x1a8>  // b.none
    2dcc:	nop
    2dd0:	ldr	x2, [x1]
    2dd4:	ldr	x2, [x2]
    2dd8:	lsr	x5, x2, #3
    2ddc:	ldr	x6, [x1, #8]
    2de0:	cmp	x5, x6, lsr #3
    2de4:	ccmp	x23, x2, #0x4, ne  // ne = any
    2de8:	b.ne	2e38 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU4EPKj+0x1e8>  // b.any
    2dec:	add	x1, x1, #0x10
    2df0:	cmp	x7, x1
    2df4:	b.ne	2dd0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU4EPKj+0x180>  // b.any
    2df8:	stlr	x28, [x27]
    2dfc:	b	2cec <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU4EPKj+0x9c>
    2e00:	mov	x0, x25
    2e04:	stp	x6, x4, [sp, #96]
    2e08:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    2e0c:	mov	w3, #0x3c6f                	// #15471
    2e10:	movk	w3, #0x1, lsl #16
    2e14:	ldr	x0, [x25, #8]
    2e18:	ldp	x6, x4, [sp, #96]
    2e1c:	b	2d1c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU4EPKj+0xcc>
    2e20:	mov	x0, x20
    2e24:	mov	x1, #0x3                   	// #3
    2e28:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    2e2c:	ldr	x1, [x20, #8]
    2e30:	add	x0, x1, #0x3
    2e34:	b	2d68 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU4EPKj+0x118>
    2e38:	mov	x0, x26
    2e3c:	mov	w2, #0x0                   	// #0
    2e40:	mov	w1, #0x3                   	// #3
    2e44:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000002e48 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaWU4EPKj>:
    2e48:	ldr	w0, [x1]
    2e4c:	ret

0000000000002e50 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCDEPKCd>:
    2e50:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    2e54:	ldr	x0, [x0]
    2e58:	mrs	x2, tpidr_el0
    2e5c:	stp	x29, x30, [sp, #-128]!
    2e60:	mov	x29, sp
    2e64:	stp	x19, x20, [sp, #16]
    2e68:	ldr	x20, [x2, x0]
    2e6c:	stp	x21, x22, [sp, #32]
    2e70:	add	x5, x20, #0x208
    2e74:	stp	x23, x24, [sp, #48]
    2e78:	ldr	x0, [x20, #200]
    2e7c:	stp	x25, x26, [sp, #64]
    2e80:	mov	x25, x1
    2e84:	stp	x27, x28, [sp, #80]
    2e88:	str	x0, [sp, #112]
    2e8c:	ldr	x19, [x5]
    2e90:	add	x21, x1, #0x2f
    2e94:	lsr	x22, x1, #5
    2e98:	mov	w0, #0x3c6f                	// #15471
    2e9c:	lsr	x28, x20, #1
    2ea0:	lsr	x21, x21, #5
    2ea4:	movk	w0, #0x1, lsl #16
    2ea8:	adrp	x27, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    2eac:	add	x27, x27, #0x0
    2eb0:	mul	w22, w22, w0
    2eb4:	mov	w24, w0
    2eb8:	mul	w21, w21, w0
    2ebc:	orr	x28, x28, #0x8000000000000000
    2ec0:	add	x0, x27, #0x80
    2ec4:	add	x23, x20, #0xc0
    2ec8:	lsr	w26, w22, #16
    2ecc:	str	x0, [sp, #120]
    2ed0:	lsr	w21, w21, #16
    2ed4:	b	2f18 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCDEPKCd+0xc8>
    2ed8:	ldp	x0, x2, [x23]
    2edc:	cmp	x2, x0
    2ee0:	b.eq	2f4c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCDEPKCd+0xfc>  // b.none
    2ee4:	ldr	x7, [x23, #16]
    2ee8:	lsl	x3, x2, #4
    2eec:	ldr	x0, [x27, #256]
    2ef0:	add	x8, x7, x3
    2ef4:	add	x2, x2, #0x1
    2ef8:	str	x2, [x23, #8]
    2efc:	add	x26, x0, x26
    2f00:	str	x26, [x7, x3]
    2f04:	str	x1, [x8, #8]
    2f08:	add	w22, w22, w24
    2f0c:	cmp	w21, w22, lsr #16
    2f10:	lsr	w26, w22, #16
    2f14:	b.eq	2f64 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCDEPKCd+0x114>  // b.none
    2f18:	ldr	x0, [x27, #256]
    2f1c:	lsl	x26, x26, #3
    2f20:	add	x0, x0, x26
    2f24:	ldar	x1, [x0]
    2f28:	cmp	x19, x1, lsr #3
    2f2c:	b.cs	2ed8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCDEPKCd+0x88>  // b.hs, b.nlast
    2f30:	tbz	x1, #63, 2fc4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCDEPKCd+0x174>
    2f34:	cmp	x28, x1
    2f38:	b.eq	2f08 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCDEPKCd+0xb8>  // b.none
    2f3c:	mov	x0, x20
    2f40:	mov	w2, #0x0                   	// #0
    2f44:	mov	w1, #0x1                   	// #1
    2f48:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    2f4c:	mov	x0, x23
    2f50:	stp	x5, x1, [sp, #96]
    2f54:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    2f58:	ldr	x2, [x23, #8]
    2f5c:	ldp	x5, x1, [sp, #96]
    2f60:	b	2ee4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCDEPKCd+0x94>
    2f64:	ldp	d0, d1, [x25]
    2f68:	ldr	x0, [x20, #208]
    2f6c:	dmb	ishld
    2f70:	ldr	x1, [sp, #112]
    2f74:	add	x0, x0, x1, lsl #4
    2f78:	ldp	x1, x2, [x20, #200]
    2f7c:	add	x1, x2, x1, lsl #4
    2f80:	cmp	x1, x0
    2f84:	b.eq	2fa8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCDEPKCd+0x158>  // b.none
    2f88:	ldr	x2, [x0]
    2f8c:	ldr	x3, [x2]
    2f90:	ldr	x2, [x0, #8]
    2f94:	cmp	x3, x2
    2f98:	b.ne	3010 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCDEPKCd+0x1c0>  // b.any
    2f9c:	add	x0, x0, #0x10
    2fa0:	cmp	x1, x0
    2fa4:	b.ne	2f88 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCDEPKCd+0x138>  // b.any
    2fa8:	ldp	x19, x20, [sp, #16]
    2fac:	ldp	x21, x22, [sp, #32]
    2fb0:	ldp	x23, x24, [sp, #48]
    2fb4:	ldp	x25, x26, [sp, #64]
    2fb8:	ldp	x27, x28, [sp, #80]
    2fbc:	ldp	x29, x30, [sp], #128
    2fc0:	ret
    2fc4:	ldr	x0, [sp, #120]
    2fc8:	ldar	x19, [x0]
    2fcc:	ldp	x3, x2, [x20, #200]
    2fd0:	add	x3, x2, x3, lsl #4
    2fd4:	cmp	x2, x3
    2fd8:	b.eq	3008 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCDEPKCd+0x1b8>  // b.none
    2fdc:	nop
    2fe0:	ldr	x0, [x2]
    2fe4:	ldr	x0, [x0]
    2fe8:	lsr	x7, x0, #3
    2fec:	ldr	x8, [x2, #8]
    2ff0:	cmp	x7, x8, lsr #3
    2ff4:	ccmp	x28, x0, #0x4, ne  // ne = any
    2ff8:	b.ne	3010 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCDEPKCd+0x1c0>  // b.any
    2ffc:	add	x2, x2, #0x10
    3000:	cmp	x3, x2
    3004:	b.ne	2fe0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCDEPKCd+0x190>  // b.any
    3008:	stlr	x19, [x5]
    300c:	b	2ed8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCDEPKCd+0x88>
    3010:	mov	x0, x20
    3014:	mov	w2, #0x0                   	// #0
    3018:	mov	w1, #0x3                   	// #3
    301c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000003020 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaREEPKe>:
    3020:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    3024:	ldr	x0, [x0]
    3028:	mrs	x2, tpidr_el0
    302c:	stp	x29, x30, [sp, #-128]!
    3030:	mov	x29, sp
    3034:	stp	x19, x20, [sp, #16]
    3038:	ldr	x20, [x2, x0]
    303c:	stp	x21, x22, [sp, #32]
    3040:	add	x5, x20, #0x208
    3044:	stp	x23, x24, [sp, #48]
    3048:	ldr	x0, [x20, #200]
    304c:	stp	x25, x26, [sp, #64]
    3050:	stp	x27, x28, [sp, #80]
    3054:	mov	x27, x1
    3058:	str	x0, [sp, #112]
    305c:	ldr	x19, [x5]
    3060:	add	x21, x1, #0x2f
    3064:	lsr	x22, x1, #5
    3068:	mov	w0, #0x3c6f                	// #15471
    306c:	lsr	x28, x20, #1
    3070:	lsr	x21, x21, #5
    3074:	movk	w0, #0x1, lsl #16
    3078:	adrp	x26, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    307c:	add	x26, x26, #0x0
    3080:	mul	w22, w22, w0
    3084:	mov	w24, w0
    3088:	mul	w21, w21, w0
    308c:	orr	x28, x28, #0x8000000000000000
    3090:	add	x0, x26, #0x80
    3094:	add	x23, x20, #0xc0
    3098:	lsr	w25, w22, #16
    309c:	str	x0, [sp, #120]
    30a0:	lsr	w21, w21, #16
    30a4:	b	30e8 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaREEPKe+0xc8>
    30a8:	ldp	x0, x2, [x23]
    30ac:	cmp	x2, x0
    30b0:	b.eq	311c <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaREEPKe+0xfc>  // b.none
    30b4:	ldr	x7, [x23, #16]
    30b8:	lsl	x3, x2, #4
    30bc:	ldr	x0, [x26, #256]
    30c0:	add	x8, x7, x3
    30c4:	add	x2, x2, #0x1
    30c8:	str	x2, [x23, #8]
    30cc:	add	x25, x0, x25
    30d0:	str	x25, [x7, x3]
    30d4:	str	x1, [x8, #8]
    30d8:	add	w22, w22, w24
    30dc:	cmp	w21, w22, lsr #16
    30e0:	lsr	w25, w22, #16
    30e4:	b.eq	3134 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaREEPKe+0x114>  // b.none
    30e8:	ldr	x0, [x26, #256]
    30ec:	lsl	x25, x25, #3
    30f0:	add	x0, x0, x25
    30f4:	ldar	x1, [x0]
    30f8:	cmp	x19, x1, lsr #3
    30fc:	b.cs	30a8 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaREEPKe+0x88>  // b.hs, b.nlast
    3100:	tbz	x1, #63, 3194 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaREEPKe+0x174>
    3104:	cmp	x28, x1
    3108:	b.eq	30d8 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaREEPKe+0xb8>  // b.none
    310c:	mov	x0, x20
    3110:	mov	w2, #0x0                   	// #0
    3114:	mov	w1, #0x1                   	// #1
    3118:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    311c:	mov	x0, x23
    3120:	stp	x5, x1, [sp, #96]
    3124:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    3128:	ldr	x2, [x23, #8]
    312c:	ldp	x5, x1, [sp, #96]
    3130:	b	30b4 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaREEPKe+0x94>
    3134:	ldr	q0, [x27]
    3138:	ldr	x0, [x20, #208]
    313c:	dmb	ishld
    3140:	ldr	x1, [sp, #112]
    3144:	add	x0, x0, x1, lsl #4
    3148:	ldp	x1, x2, [x20, #200]
    314c:	add	x1, x2, x1, lsl #4
    3150:	cmp	x1, x0
    3154:	b.eq	3178 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaREEPKe+0x158>  // b.none
    3158:	ldr	x2, [x0]
    315c:	ldr	x3, [x2]
    3160:	ldr	x2, [x0, #8]
    3164:	cmp	x3, x2
    3168:	b.ne	31e0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaREEPKe+0x1c0>  // b.any
    316c:	add	x0, x0, #0x10
    3170:	cmp	x1, x0
    3174:	b.ne	3158 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaREEPKe+0x138>  // b.any
    3178:	ldp	x19, x20, [sp, #16]
    317c:	ldp	x21, x22, [sp, #32]
    3180:	ldp	x23, x24, [sp, #48]
    3184:	ldp	x25, x26, [sp, #64]
    3188:	ldp	x27, x28, [sp, #80]
    318c:	ldp	x29, x30, [sp], #128
    3190:	ret
    3194:	ldr	x0, [sp, #120]
    3198:	ldar	x19, [x0]
    319c:	ldp	x3, x2, [x20, #200]
    31a0:	add	x3, x2, x3, lsl #4
    31a4:	cmp	x2, x3
    31a8:	b.eq	31d8 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaREEPKe+0x1b8>  // b.none
    31ac:	nop
    31b0:	ldr	x0, [x2]
    31b4:	ldr	x0, [x0]
    31b8:	lsr	x7, x0, #3
    31bc:	ldr	x8, [x2, #8]
    31c0:	cmp	x7, x8, lsr #3
    31c4:	ccmp	x28, x0, #0x4, ne  // ne = any
    31c8:	b.ne	31e0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaREEPKe+0x1c0>  // b.any
    31cc:	add	x2, x2, #0x10
    31d0:	cmp	x3, x2
    31d4:	b.ne	31b0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaREEPKe+0x190>  // b.any
    31d8:	stlr	x19, [x5]
    31dc:	b	30a8 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaREEPKe+0x88>
    31e0:	mov	x0, x20
    31e4:	mov	w2, #0x0                   	// #0
    31e8:	mov	w1, #0x3                   	// #3
    31ec:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

00000000000031f0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWDEPKd>:
    31f0:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    31f4:	ldr	x0, [x0]
    31f8:	mrs	x2, tpidr_el0
    31fc:	stp	x29, x30, [sp, #-112]!
    3200:	mov	x29, sp
    3204:	stp	x25, x26, [sp, #64]
    3208:	ldr	x26, [x2, x0]
    320c:	stp	x19, x20, [sp, #16]
    3210:	mov	x19, x1
    3214:	stp	x21, x22, [sp, #32]
    3218:	stp	x23, x24, [sp, #48]
    321c:	stp	x27, x28, [sp, #80]
    3220:	add	x27, x26, #0x208
    3224:	ldr	x28, [x27]
    3228:	add	x1, x1, #0x27
    322c:	lsr	x21, x19, #5
    3230:	mov	w0, #0x3c6f                	// #15471
    3234:	lsr	x1, x1, #5
    3238:	movk	w0, #0x1, lsl #16
    323c:	lsr	x23, x26, #1
    3240:	adrp	x22, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    3244:	mul	w21, w21, w0
    3248:	add	x22, x22, #0x0
    324c:	mul	w1, w1, w0
    3250:	mov	w3, w0
    3254:	orr	x23, x23, #0x8000000000000000
    3258:	add	x25, x26, #0xd8
    325c:	lsr	w2, w21, #16
    3260:	add	x4, x22, #0x80
    3264:	lsr	w20, w1, #16
    3268:	ldr	x0, [x22, #256]
    326c:	lsl	x24, x2, #3
    3270:	add	x0, x0, x24
    3274:	ldr	x0, [x0]
    3278:	cmp	x23, x0
    327c:	b.eq	32e0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWDEPKd+0xf0>  // b.none
    3280:	tbnz	x0, #63, 3344 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWDEPKd+0x154>
    3284:	cmp	x28, x0, lsr #3
    3288:	b.cc	3354 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWDEPKd+0x164>  // b.lo, b.ul, b.last
    328c:	ldr	x1, [x22, #256]
    3290:	add	x1, x1, x24
    3294:	ldaxr	x6, [x1]
    3298:	cmp	x6, x0
    329c:	b.ne	32a8 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWDEPKd+0xb8>  // b.any
    32a0:	stxr	w2, x23, [x1]
    32a4:	cbnz	w2, 3294 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWDEPKd+0xa4>
    32a8:	b.ne	3344 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWDEPKd+0x154>  // b.any
    32ac:	dmb	ish
    32b0:	ldp	x1, x0, [x25]
    32b4:	cmp	x0, x1
    32b8:	b.eq	3398 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWDEPKd+0x1a8>  // b.none
    32bc:	ldr	x5, [x25, #16]
    32c0:	lsl	x1, x0, #4
    32c4:	ldr	x2, [x22, #256]
    32c8:	add	x7, x5, x1
    32cc:	add	x0, x0, #0x1
    32d0:	str	x0, [x25, #8]
    32d4:	add	x2, x2, x24
    32d8:	str	x2, [x5, x1]
    32dc:	str	x6, [x7, #8]
    32e0:	add	w21, w21, w3
    32e4:	cmp	w20, w21, lsr #16
    32e8:	lsr	w2, w21, #16
    32ec:	b.ne	3268 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWDEPKd+0x78>  // b.any
    32f0:	ldr	x2, [x26, #176]
    32f4:	add	x20, x26, #0xa8
    32f8:	ldr	x1, [x26, #168]
    32fc:	add	x0, x2, #0x3
    3300:	cmp	x0, x1
    3304:	b.hi	33b8 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWDEPKd+0x1c8>  // b.pmore
    3308:	ldr	x1, [x20, #16]
    330c:	str	x0, [x20, #8]
    3310:	mov	x3, #0x8                   	// #8
    3314:	ldr	x4, [x19]
    3318:	add	x0, x1, x2, lsl #3
    331c:	str	x4, [x1, x2, lsl #3]
    3320:	ldr	d0, [x19]
    3324:	ldp	x21, x22, [sp, #32]
    3328:	ldp	x23, x24, [sp, #48]
    332c:	ldp	x25, x26, [sp, #64]
    3330:	ldp	x27, x28, [sp, #80]
    3334:	stp	x3, x19, [x0, #8]
    3338:	ldp	x19, x20, [sp, #16]
    333c:	ldp	x29, x30, [sp], #112
    3340:	ret
    3344:	mov	x0, x26
    3348:	mov	w2, #0x0                   	// #0
    334c:	mov	w1, #0x2                   	// #2
    3350:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    3354:	ldar	x28, [x4]
    3358:	ldp	x7, x1, [x26, #200]
    335c:	add	x7, x1, x7, lsl #4
    3360:	cmp	x1, x7
    3364:	b.eq	3390 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWDEPKd+0x1a0>  // b.none
    3368:	ldr	x2, [x1]
    336c:	ldr	x2, [x2]
    3370:	lsr	x5, x2, #3
    3374:	ldr	x6, [x1, #8]
    3378:	cmp	x5, x6, lsr #3
    337c:	ccmp	x23, x2, #0x4, ne  // ne = any
    3380:	b.ne	33d0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWDEPKd+0x1e0>  // b.any
    3384:	add	x1, x1, #0x10
    3388:	cmp	x7, x1
    338c:	b.ne	3368 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWDEPKd+0x178>  // b.any
    3390:	stlr	x28, [x27]
    3394:	b	328c <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWDEPKd+0x9c>
    3398:	mov	x0, x25
    339c:	stp	x6, x4, [sp, #96]
    33a0:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    33a4:	mov	w3, #0x3c6f                	// #15471
    33a8:	movk	w3, #0x1, lsl #16
    33ac:	ldr	x0, [x25, #8]
    33b0:	ldp	x6, x4, [sp, #96]
    33b4:	b	32bc <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWDEPKd+0xcc>
    33b8:	mov	x0, x20
    33bc:	mov	x1, #0x3                   	// #3
    33c0:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    33c4:	ldr	x2, [x20, #8]
    33c8:	add	x0, x2, #0x3
    33cc:	b	3308 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWDEPKd+0x118>
    33d0:	mov	x0, x26
    33d4:	mov	w2, #0x0                   	// #0
    33d8:	mov	w1, #0x3                   	// #3
    33dc:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

00000000000033e0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCDEPKCd>:
    33e0:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    33e4:	ldr	x0, [x0]
    33e8:	mrs	x2, tpidr_el0
    33ec:	stp	x29, x30, [sp, #-128]!
    33f0:	mov	x29, sp
    33f4:	stp	x19, x20, [sp, #16]
    33f8:	ldr	x20, [x2, x0]
    33fc:	stp	x21, x22, [sp, #32]
    3400:	add	x5, x20, #0x208
    3404:	stp	x23, x24, [sp, #48]
    3408:	ldr	x0, [x20, #200]
    340c:	stp	x25, x26, [sp, #64]
    3410:	mov	x25, x1
    3414:	stp	x27, x28, [sp, #80]
    3418:	str	x0, [sp, #112]
    341c:	ldr	x19, [x5]
    3420:	add	x21, x1, #0x2f
    3424:	lsr	x22, x1, #5
    3428:	mov	w0, #0x3c6f                	// #15471
    342c:	lsr	x28, x20, #1
    3430:	lsr	x21, x21, #5
    3434:	movk	w0, #0x1, lsl #16
    3438:	adrp	x27, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    343c:	add	x27, x27, #0x0
    3440:	mul	w22, w22, w0
    3444:	mov	w24, w0
    3448:	mul	w21, w21, w0
    344c:	orr	x28, x28, #0x8000000000000000
    3450:	add	x0, x27, #0x80
    3454:	add	x23, x20, #0xc0
    3458:	lsr	w26, w22, #16
    345c:	str	x0, [sp, #120]
    3460:	lsr	w21, w21, #16
    3464:	b	34a8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCDEPKCd+0xc8>
    3468:	ldp	x0, x2, [x23]
    346c:	cmp	x2, x0
    3470:	b.eq	34dc <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCDEPKCd+0xfc>  // b.none
    3474:	ldr	x7, [x23, #16]
    3478:	lsl	x3, x2, #4
    347c:	ldr	x0, [x27, #256]
    3480:	add	x8, x7, x3
    3484:	add	x2, x2, #0x1
    3488:	str	x2, [x23, #8]
    348c:	add	x26, x0, x26
    3490:	str	x26, [x7, x3]
    3494:	str	x1, [x8, #8]
    3498:	add	w22, w22, w24
    349c:	cmp	w21, w22, lsr #16
    34a0:	lsr	w26, w22, #16
    34a4:	b.eq	34f4 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCDEPKCd+0x114>  // b.none
    34a8:	ldr	x0, [x27, #256]
    34ac:	lsl	x26, x26, #3
    34b0:	add	x0, x0, x26
    34b4:	ldar	x1, [x0]
    34b8:	cmp	x19, x1, lsr #3
    34bc:	b.cs	3468 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCDEPKCd+0x88>  // b.hs, b.nlast
    34c0:	tbz	x1, #63, 3554 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCDEPKCd+0x174>
    34c4:	cmp	x28, x1
    34c8:	b.eq	3498 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCDEPKCd+0xb8>  // b.none
    34cc:	mov	x0, x20
    34d0:	mov	w2, #0x0                   	// #0
    34d4:	mov	w1, #0x1                   	// #1
    34d8:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    34dc:	mov	x0, x23
    34e0:	stp	x5, x1, [sp, #96]
    34e4:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    34e8:	ldr	x2, [x23, #8]
    34ec:	ldp	x5, x1, [sp, #96]
    34f0:	b	3474 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCDEPKCd+0x94>
    34f4:	ldp	d0, d1, [x25]
    34f8:	ldr	x0, [x20, #208]
    34fc:	dmb	ishld
    3500:	ldr	x1, [sp, #112]
    3504:	add	x0, x0, x1, lsl #4
    3508:	ldp	x1, x2, [x20, #200]
    350c:	add	x1, x2, x1, lsl #4
    3510:	cmp	x1, x0
    3514:	b.eq	3538 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCDEPKCd+0x158>  // b.none
    3518:	ldr	x2, [x0]
    351c:	ldr	x3, [x2]
    3520:	ldr	x2, [x0, #8]
    3524:	cmp	x3, x2
    3528:	b.ne	35a0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCDEPKCd+0x1c0>  // b.any
    352c:	add	x0, x0, #0x10
    3530:	cmp	x1, x0
    3534:	b.ne	3518 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCDEPKCd+0x138>  // b.any
    3538:	ldp	x19, x20, [sp, #16]
    353c:	ldp	x21, x22, [sp, #32]
    3540:	ldp	x23, x24, [sp, #48]
    3544:	ldp	x25, x26, [sp, #64]
    3548:	ldp	x27, x28, [sp, #80]
    354c:	ldp	x29, x30, [sp], #128
    3550:	ret
    3554:	ldr	x0, [sp, #120]
    3558:	ldar	x19, [x0]
    355c:	ldp	x3, x2, [x20, #200]
    3560:	add	x3, x2, x3, lsl #4
    3564:	cmp	x2, x3
    3568:	b.eq	3598 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCDEPKCd+0x1b8>  // b.none
    356c:	nop
    3570:	ldr	x0, [x2]
    3574:	ldr	x0, [x0]
    3578:	lsr	x7, x0, #3
    357c:	ldr	x8, [x2, #8]
    3580:	cmp	x7, x8, lsr #3
    3584:	ccmp	x28, x0, #0x4, ne  // ne = any
    3588:	b.ne	35a0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCDEPKCd+0x1c0>  // b.any
    358c:	add	x2, x2, #0x10
    3590:	cmp	x3, x2
    3594:	b.ne	3570 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCDEPKCd+0x190>  // b.any
    3598:	stlr	x19, [x5]
    359c:	b	3468 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCDEPKCd+0x88>
    35a0:	mov	x0, x20
    35a4:	mov	w2, #0x0                   	// #0
    35a8:	mov	w1, #0x3                   	// #3
    35ac:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

00000000000035b0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaWCFEPKCf>:
    35b0:	ldp	s0, s1, [x1]
    35b4:	ret

00000000000035b8 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWEEPKe>:
    35b8:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    35bc:	ldr	x0, [x0]
    35c0:	mrs	x2, tpidr_el0
    35c4:	stp	x29, x30, [sp, #-112]!
    35c8:	mov	x29, sp
    35cc:	stp	x25, x26, [sp, #64]
    35d0:	ldr	x26, [x2, x0]
    35d4:	stp	x19, x20, [sp, #16]
    35d8:	mov	x19, x1
    35dc:	stp	x21, x22, [sp, #32]
    35e0:	stp	x23, x24, [sp, #48]
    35e4:	stp	x27, x28, [sp, #80]
    35e8:	add	x27, x26, #0x208
    35ec:	ldr	x28, [x27]
    35f0:	add	x1, x1, #0x2f
    35f4:	lsr	x21, x19, #5
    35f8:	mov	w0, #0x3c6f                	// #15471
    35fc:	lsr	x1, x1, #5
    3600:	movk	w0, #0x1, lsl #16
    3604:	lsr	x23, x26, #1
    3608:	adrp	x22, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    360c:	mul	w21, w21, w0
    3610:	add	x22, x22, #0x0
    3614:	mul	w1, w1, w0
    3618:	mov	w3, w0
    361c:	orr	x23, x23, #0x8000000000000000
    3620:	add	x25, x26, #0xd8
    3624:	lsr	w2, w21, #16
    3628:	add	x4, x22, #0x80
    362c:	lsr	w20, w1, #16
    3630:	ldr	x0, [x22, #256]
    3634:	lsl	x24, x2, #3
    3638:	add	x0, x0, x24
    363c:	ldr	x0, [x0]
    3640:	cmp	x23, x0
    3644:	b.eq	36a8 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWEEPKe+0xf0>  // b.none
    3648:	tbnz	x0, #63, 370c <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWEEPKe+0x154>
    364c:	cmp	x28, x0, lsr #3
    3650:	b.cc	371c <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWEEPKe+0x164>  // b.lo, b.ul, b.last
    3654:	ldr	x1, [x22, #256]
    3658:	add	x1, x1, x24
    365c:	ldaxr	x6, [x1]
    3660:	cmp	x6, x0
    3664:	b.ne	3670 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWEEPKe+0xb8>  // b.any
    3668:	stxr	w2, x23, [x1]
    366c:	cbnz	w2, 365c <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWEEPKe+0xa4>
    3670:	b.ne	370c <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWEEPKe+0x154>  // b.any
    3674:	dmb	ish
    3678:	ldp	x1, x0, [x25]
    367c:	cmp	x0, x1
    3680:	b.eq	3760 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWEEPKe+0x1a8>  // b.none
    3684:	ldr	x5, [x25, #16]
    3688:	lsl	x1, x0, #4
    368c:	ldr	x2, [x22, #256]
    3690:	add	x7, x5, x1
    3694:	add	x0, x0, #0x1
    3698:	str	x0, [x25, #8]
    369c:	add	x2, x2, x24
    36a0:	str	x2, [x5, x1]
    36a4:	str	x6, [x7, #8]
    36a8:	add	w21, w21, w3
    36ac:	cmp	w20, w21, lsr #16
    36b0:	lsr	w2, w21, #16
    36b4:	b.ne	3630 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWEEPKe+0x78>  // b.any
    36b8:	ldr	x0, [x26, #176]
    36bc:	add	x20, x26, #0xa8
    36c0:	ldr	x2, [x26, #168]
    36c4:	add	x1, x0, #0x4
    36c8:	cmp	x1, x2
    36cc:	b.hi	3780 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWEEPKe+0x1c8>  // b.pmore
    36d0:	ldr	x4, [x20, #16]
    36d4:	str	x1, [x20, #8]
    36d8:	mov	x1, #0x10                  	// #16
    36dc:	ldp	x2, x3, [x19]
    36e0:	add	x0, x4, x0, lsl #3
    36e4:	stp	x2, x3, [x0]
    36e8:	ldr	q0, [x19]
    36ec:	ldp	x21, x22, [sp, #32]
    36f0:	ldp	x23, x24, [sp, #48]
    36f4:	ldp	x25, x26, [sp, #64]
    36f8:	ldp	x27, x28, [sp, #80]
    36fc:	stp	x1, x19, [x0, #16]
    3700:	ldp	x19, x20, [sp, #16]
    3704:	ldp	x29, x30, [sp], #112
    3708:	ret
    370c:	mov	x0, x26
    3710:	mov	w2, #0x0                   	// #0
    3714:	mov	w1, #0x2                   	// #2
    3718:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    371c:	ldar	x28, [x4]
    3720:	ldp	x7, x1, [x26, #200]
    3724:	add	x7, x1, x7, lsl #4
    3728:	cmp	x1, x7
    372c:	b.eq	3758 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWEEPKe+0x1a0>  // b.none
    3730:	ldr	x2, [x1]
    3734:	ldr	x2, [x2]
    3738:	lsr	x5, x2, #3
    373c:	ldr	x6, [x1, #8]
    3740:	cmp	x5, x6, lsr #3
    3744:	ccmp	x23, x2, #0x4, ne  // ne = any
    3748:	b.ne	3798 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWEEPKe+0x1e0>  // b.any
    374c:	add	x1, x1, #0x10
    3750:	cmp	x7, x1
    3754:	b.ne	3730 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWEEPKe+0x178>  // b.any
    3758:	stlr	x28, [x27]
    375c:	b	3654 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWEEPKe+0x9c>
    3760:	mov	x0, x25
    3764:	stp	x6, x4, [sp, #96]
    3768:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    376c:	mov	w3, #0x3c6f                	// #15471
    3770:	movk	w3, #0x1, lsl #16
    3774:	ldr	x0, [x25, #8]
    3778:	ldp	x6, x4, [sp, #96]
    377c:	b	3684 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWEEPKe+0xcc>
    3780:	mov	x0, x20
    3784:	mov	x1, #0x4                   	// #4
    3788:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    378c:	ldr	x0, [x20, #8]
    3790:	add	x1, x0, #0x4
    3794:	b	36d0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWEEPKe+0x118>
    3798:	mov	x0, x26
    379c:	mov	w2, #0x0                   	// #0
    37a0:	mov	w1, #0x3                   	// #3
    37a4:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

00000000000037a8 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaWDEPKd>:
    37a8:	ldr	d0, [x1]
    37ac:	ret

00000000000037b0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRFEPKf>:
    37b0:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    37b4:	ldr	x0, [x0]
    37b8:	mrs	x2, tpidr_el0
    37bc:	stp	x29, x30, [sp, #-128]!
    37c0:	mov	x29, sp
    37c4:	stp	x19, x20, [sp, #16]
    37c8:	ldr	x20, [x2, x0]
    37cc:	stp	x21, x22, [sp, #32]
    37d0:	add	x5, x20, #0x208
    37d4:	stp	x23, x24, [sp, #48]
    37d8:	ldr	x0, [x20, #200]
    37dc:	stp	x25, x26, [sp, #64]
    37e0:	stp	x27, x28, [sp, #80]
    37e4:	mov	x27, x1
    37e8:	str	x0, [sp, #112]
    37ec:	ldr	x19, [x5]
    37f0:	add	x21, x1, #0x23
    37f4:	lsr	x22, x1, #5
    37f8:	mov	w0, #0x3c6f                	// #15471
    37fc:	lsr	x28, x20, #1
    3800:	lsr	x21, x21, #5
    3804:	movk	w0, #0x1, lsl #16
    3808:	adrp	x26, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    380c:	add	x26, x26, #0x0
    3810:	mul	w22, w22, w0
    3814:	mov	w24, w0
    3818:	mul	w21, w21, w0
    381c:	orr	x28, x28, #0x8000000000000000
    3820:	add	x0, x26, #0x80
    3824:	add	x23, x20, #0xc0
    3828:	lsr	w25, w22, #16
    382c:	str	x0, [sp, #120]
    3830:	lsr	w21, w21, #16
    3834:	b	3878 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRFEPKf+0xc8>
    3838:	ldp	x0, x2, [x23]
    383c:	cmp	x2, x0
    3840:	b.eq	38ac <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRFEPKf+0xfc>  // b.none
    3844:	ldr	x7, [x23, #16]
    3848:	lsl	x3, x2, #4
    384c:	ldr	x0, [x26, #256]
    3850:	add	x8, x7, x3
    3854:	add	x2, x2, #0x1
    3858:	str	x2, [x23, #8]
    385c:	add	x25, x0, x25
    3860:	str	x25, [x7, x3]
    3864:	str	x1, [x8, #8]
    3868:	add	w22, w22, w24
    386c:	cmp	w21, w22, lsr #16
    3870:	lsr	w25, w22, #16
    3874:	b.eq	38c4 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRFEPKf+0x114>  // b.none
    3878:	ldr	x0, [x26, #256]
    387c:	lsl	x25, x25, #3
    3880:	add	x0, x0, x25
    3884:	ldar	x1, [x0]
    3888:	cmp	x19, x1, lsr #3
    388c:	b.cs	3838 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRFEPKf+0x88>  // b.hs, b.nlast
    3890:	tbz	x1, #63, 3924 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRFEPKf+0x174>
    3894:	cmp	x28, x1
    3898:	b.eq	3868 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRFEPKf+0xb8>  // b.none
    389c:	mov	x0, x20
    38a0:	mov	w2, #0x0                   	// #0
    38a4:	mov	w1, #0x1                   	// #1
    38a8:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    38ac:	mov	x0, x23
    38b0:	stp	x5, x1, [sp, #96]
    38b4:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    38b8:	ldr	x2, [x23, #8]
    38bc:	ldp	x5, x1, [sp, #96]
    38c0:	b	3844 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRFEPKf+0x94>
    38c4:	ldr	s0, [x27]
    38c8:	ldr	x0, [x20, #208]
    38cc:	dmb	ishld
    38d0:	ldr	x1, [sp, #112]
    38d4:	add	x0, x0, x1, lsl #4
    38d8:	ldp	x1, x2, [x20, #200]
    38dc:	add	x1, x2, x1, lsl #4
    38e0:	cmp	x1, x0
    38e4:	b.eq	3908 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRFEPKf+0x158>  // b.none
    38e8:	ldr	x2, [x0]
    38ec:	ldr	x3, [x2]
    38f0:	ldr	x2, [x0, #8]
    38f4:	cmp	x3, x2
    38f8:	b.ne	3970 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRFEPKf+0x1c0>  // b.any
    38fc:	add	x0, x0, #0x10
    3900:	cmp	x1, x0
    3904:	b.ne	38e8 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRFEPKf+0x138>  // b.any
    3908:	ldp	x19, x20, [sp, #16]
    390c:	ldp	x21, x22, [sp, #32]
    3910:	ldp	x23, x24, [sp, #48]
    3914:	ldp	x25, x26, [sp, #64]
    3918:	ldp	x27, x28, [sp, #80]
    391c:	ldp	x29, x30, [sp], #128
    3920:	ret
    3924:	ldr	x0, [sp, #120]
    3928:	ldar	x19, [x0]
    392c:	ldp	x3, x2, [x20, #200]
    3930:	add	x3, x2, x3, lsl #4
    3934:	cmp	x2, x3
    3938:	b.eq	3968 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRFEPKf+0x1b8>  // b.none
    393c:	nop
    3940:	ldr	x0, [x2]
    3944:	ldr	x0, [x0]
    3948:	lsr	x7, x0, #3
    394c:	ldr	x8, [x2, #8]
    3950:	cmp	x7, x8, lsr #3
    3954:	ccmp	x28, x0, #0x4, ne  // ne = any
    3958:	b.ne	3970 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRFEPKf+0x1c0>  // b.any
    395c:	add	x2, x2, #0x10
    3960:	cmp	x3, x2
    3964:	b.ne	3940 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRFEPKf+0x190>  // b.any
    3968:	stlr	x19, [x5]
    396c:	b	3838 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRFEPKf+0x88>
    3970:	mov	x0, x20
    3974:	mov	w2, #0x0                   	// #0
    3978:	mov	w1, #0x3                   	// #3
    397c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000003980 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU4EPKj>:
    3980:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    3984:	ldr	x0, [x0]
    3988:	mrs	x2, tpidr_el0
    398c:	stp	x29, x30, [sp, #-128]!
    3990:	mov	x29, sp
    3994:	stp	x19, x20, [sp, #16]
    3998:	ldr	x20, [x2, x0]
    399c:	stp	x21, x22, [sp, #32]
    39a0:	add	x5, x20, #0x208
    39a4:	stp	x23, x24, [sp, #48]
    39a8:	ldr	x0, [x20, #200]
    39ac:	stp	x25, x26, [sp, #64]
    39b0:	stp	x27, x28, [sp, #80]
    39b4:	mov	x27, x1
    39b8:	str	x0, [sp, #112]
    39bc:	ldr	x19, [x5]
    39c0:	add	x21, x1, #0x23
    39c4:	lsr	x22, x1, #5
    39c8:	mov	w0, #0x3c6f                	// #15471
    39cc:	lsr	x28, x20, #1
    39d0:	lsr	x21, x21, #5
    39d4:	movk	w0, #0x1, lsl #16
    39d8:	adrp	x26, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    39dc:	add	x26, x26, #0x0
    39e0:	mul	w22, w22, w0
    39e4:	mov	w24, w0
    39e8:	mul	w21, w21, w0
    39ec:	orr	x28, x28, #0x8000000000000000
    39f0:	add	x0, x26, #0x80
    39f4:	add	x23, x20, #0xc0
    39f8:	lsr	w25, w22, #16
    39fc:	str	x0, [sp, #120]
    3a00:	lsr	w21, w21, #16
    3a04:	b	3a48 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU4EPKj+0xc8>
    3a08:	ldp	x0, x2, [x23]
    3a0c:	cmp	x2, x0
    3a10:	b.eq	3a7c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU4EPKj+0xfc>  // b.none
    3a14:	ldr	x7, [x23, #16]
    3a18:	lsl	x3, x2, #4
    3a1c:	ldr	x0, [x26, #256]
    3a20:	add	x8, x7, x3
    3a24:	add	x2, x2, #0x1
    3a28:	str	x2, [x23, #8]
    3a2c:	add	x25, x0, x25
    3a30:	str	x25, [x7, x3]
    3a34:	str	x1, [x8, #8]
    3a38:	add	w22, w22, w24
    3a3c:	cmp	w21, w22, lsr #16
    3a40:	lsr	w25, w22, #16
    3a44:	b.eq	3a94 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU4EPKj+0x114>  // b.none
    3a48:	ldr	x0, [x26, #256]
    3a4c:	lsl	x25, x25, #3
    3a50:	add	x0, x0, x25
    3a54:	ldar	x1, [x0]
    3a58:	cmp	x19, x1, lsr #3
    3a5c:	b.cs	3a08 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU4EPKj+0x88>  // b.hs, b.nlast
    3a60:	tbz	x1, #63, 3af4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU4EPKj+0x174>
    3a64:	cmp	x28, x1
    3a68:	b.eq	3a38 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU4EPKj+0xb8>  // b.none
    3a6c:	mov	x0, x20
    3a70:	mov	w2, #0x0                   	// #0
    3a74:	mov	w1, #0x1                   	// #1
    3a78:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    3a7c:	mov	x0, x23
    3a80:	stp	x5, x1, [sp, #96]
    3a84:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    3a88:	ldr	x2, [x23, #8]
    3a8c:	ldp	x5, x1, [sp, #96]
    3a90:	b	3a14 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU4EPKj+0x94>
    3a94:	ldr	w0, [x27]
    3a98:	ldr	x1, [x20, #208]
    3a9c:	dmb	ishld
    3aa0:	ldr	x2, [sp, #112]
    3aa4:	add	x1, x1, x2, lsl #4
    3aa8:	ldp	x2, x3, [x20, #200]
    3aac:	add	x2, x3, x2, lsl #4
    3ab0:	cmp	x2, x1
    3ab4:	b.eq	3ad8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU4EPKj+0x158>  // b.none
    3ab8:	ldr	x3, [x1]
    3abc:	ldr	x4, [x3]
    3ac0:	ldr	x3, [x1, #8]
    3ac4:	cmp	x4, x3
    3ac8:	b.ne	3b40 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU4EPKj+0x1c0>  // b.any
    3acc:	add	x1, x1, #0x10
    3ad0:	cmp	x2, x1
    3ad4:	b.ne	3ab8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU4EPKj+0x138>  // b.any
    3ad8:	ldp	x19, x20, [sp, #16]
    3adc:	ldp	x21, x22, [sp, #32]
    3ae0:	ldp	x23, x24, [sp, #48]
    3ae4:	ldp	x25, x26, [sp, #64]
    3ae8:	ldp	x27, x28, [sp, #80]
    3aec:	ldp	x29, x30, [sp], #128
    3af0:	ret
    3af4:	ldr	x0, [sp, #120]
    3af8:	ldar	x19, [x0]
    3afc:	ldp	x3, x2, [x20, #200]
    3b00:	add	x3, x2, x3, lsl #4
    3b04:	cmp	x2, x3
    3b08:	b.eq	3b38 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU4EPKj+0x1b8>  // b.none
    3b0c:	nop
    3b10:	ldr	x0, [x2]
    3b14:	ldr	x0, [x0]
    3b18:	lsr	x7, x0, #3
    3b1c:	ldr	x8, [x2, #8]
    3b20:	cmp	x7, x8, lsr #3
    3b24:	ccmp	x28, x0, #0x4, ne  // ne = any
    3b28:	b.ne	3b40 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU4EPKj+0x1c0>  // b.any
    3b2c:	add	x2, x2, #0x10
    3b30:	cmp	x3, x2
    3b34:	b.ne	3b10 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU4EPKj+0x190>  // b.any
    3b38:	stlr	x19, [x5]
    3b3c:	b	3a08 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU4EPKj+0x88>
    3b40:	mov	x0, x20
    3b44:	mov	w2, #0x0                   	// #0
    3b48:	mov	w1, #0x3                   	// #3
    3b4c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000003b50 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_REEPKe>:
    3b50:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    3b54:	ldr	x0, [x0]
    3b58:	mrs	x2, tpidr_el0
    3b5c:	stp	x29, x30, [sp, #-128]!
    3b60:	mov	x29, sp
    3b64:	stp	x19, x20, [sp, #16]
    3b68:	ldr	x20, [x2, x0]
    3b6c:	stp	x21, x22, [sp, #32]
    3b70:	add	x5, x20, #0x208
    3b74:	stp	x23, x24, [sp, #48]
    3b78:	ldr	x0, [x20, #200]
    3b7c:	stp	x25, x26, [sp, #64]
    3b80:	stp	x27, x28, [sp, #80]
    3b84:	mov	x27, x1
    3b88:	str	x0, [sp, #112]
    3b8c:	ldr	x19, [x5]
    3b90:	add	x21, x1, #0x2f
    3b94:	lsr	x22, x1, #5
    3b98:	mov	w0, #0x3c6f                	// #15471
    3b9c:	lsr	x28, x20, #1
    3ba0:	lsr	x21, x21, #5
    3ba4:	movk	w0, #0x1, lsl #16
    3ba8:	adrp	x26, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    3bac:	add	x26, x26, #0x0
    3bb0:	mul	w22, w22, w0
    3bb4:	mov	w24, w0
    3bb8:	mul	w21, w21, w0
    3bbc:	orr	x28, x28, #0x8000000000000000
    3bc0:	add	x0, x26, #0x80
    3bc4:	add	x23, x20, #0xc0
    3bc8:	lsr	w25, w22, #16
    3bcc:	str	x0, [sp, #120]
    3bd0:	lsr	w21, w21, #16
    3bd4:	b	3c18 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_REEPKe+0xc8>
    3bd8:	ldp	x0, x2, [x23]
    3bdc:	cmp	x2, x0
    3be0:	b.eq	3c4c <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_REEPKe+0xfc>  // b.none
    3be4:	ldr	x7, [x23, #16]
    3be8:	lsl	x3, x2, #4
    3bec:	ldr	x0, [x26, #256]
    3bf0:	add	x8, x7, x3
    3bf4:	add	x2, x2, #0x1
    3bf8:	str	x2, [x23, #8]
    3bfc:	add	x25, x0, x25
    3c00:	str	x25, [x7, x3]
    3c04:	str	x1, [x8, #8]
    3c08:	add	w22, w22, w24
    3c0c:	cmp	w21, w22, lsr #16
    3c10:	lsr	w25, w22, #16
    3c14:	b.eq	3c64 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_REEPKe+0x114>  // b.none
    3c18:	ldr	x0, [x26, #256]
    3c1c:	lsl	x25, x25, #3
    3c20:	add	x0, x0, x25
    3c24:	ldar	x1, [x0]
    3c28:	cmp	x19, x1, lsr #3
    3c2c:	b.cs	3bd8 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_REEPKe+0x88>  // b.hs, b.nlast
    3c30:	tbz	x1, #63, 3cc4 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_REEPKe+0x174>
    3c34:	cmp	x28, x1
    3c38:	b.eq	3c08 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_REEPKe+0xb8>  // b.none
    3c3c:	mov	x0, x20
    3c40:	mov	w2, #0x0                   	// #0
    3c44:	mov	w1, #0x1                   	// #1
    3c48:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    3c4c:	mov	x0, x23
    3c50:	stp	x5, x1, [sp, #96]
    3c54:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    3c58:	ldr	x2, [x23, #8]
    3c5c:	ldp	x5, x1, [sp, #96]
    3c60:	b	3be4 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_REEPKe+0x94>
    3c64:	ldr	q0, [x27]
    3c68:	ldr	x0, [x20, #208]
    3c6c:	dmb	ishld
    3c70:	ldr	x1, [sp, #112]
    3c74:	add	x0, x0, x1, lsl #4
    3c78:	ldp	x1, x2, [x20, #200]
    3c7c:	add	x1, x2, x1, lsl #4
    3c80:	cmp	x1, x0
    3c84:	b.eq	3ca8 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_REEPKe+0x158>  // b.none
    3c88:	ldr	x2, [x0]
    3c8c:	ldr	x3, [x2]
    3c90:	ldr	x2, [x0, #8]
    3c94:	cmp	x3, x2
    3c98:	b.ne	3d10 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_REEPKe+0x1c0>  // b.any
    3c9c:	add	x0, x0, #0x10
    3ca0:	cmp	x1, x0
    3ca4:	b.ne	3c88 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_REEPKe+0x138>  // b.any
    3ca8:	ldp	x19, x20, [sp, #16]
    3cac:	ldp	x21, x22, [sp, #32]
    3cb0:	ldp	x23, x24, [sp, #48]
    3cb4:	ldp	x25, x26, [sp, #64]
    3cb8:	ldp	x27, x28, [sp, #80]
    3cbc:	ldp	x29, x30, [sp], #128
    3cc0:	ret
    3cc4:	ldr	x0, [sp, #120]
    3cc8:	ldar	x19, [x0]
    3ccc:	ldp	x3, x2, [x20, #200]
    3cd0:	add	x3, x2, x3, lsl #4
    3cd4:	cmp	x2, x3
    3cd8:	b.eq	3d08 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_REEPKe+0x1b8>  // b.none
    3cdc:	nop
    3ce0:	ldr	x0, [x2]
    3ce4:	ldr	x0, [x0]
    3ce8:	lsr	x7, x0, #3
    3cec:	ldr	x8, [x2, #8]
    3cf0:	cmp	x7, x8, lsr #3
    3cf4:	ccmp	x28, x0, #0x4, ne  // ne = any
    3cf8:	b.ne	3d10 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_REEPKe+0x1c0>  // b.any
    3cfc:	add	x2, x2, #0x10
    3d00:	cmp	x3, x2
    3d04:	b.ne	3ce0 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_REEPKe+0x190>  // b.any
    3d08:	stlr	x19, [x5]
    3d0c:	b	3bd8 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_REEPKe+0x88>
    3d10:	mov	x0, x20
    3d14:	mov	w2, #0x0                   	// #0
    3d18:	mov	w1, #0x3                   	// #3
    3d1c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000003d20 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRDEPKd>:
    3d20:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    3d24:	ldr	x0, [x0]
    3d28:	mrs	x2, tpidr_el0
    3d2c:	stp	x29, x30, [sp, #-128]!
    3d30:	mov	x29, sp
    3d34:	stp	x19, x20, [sp, #16]
    3d38:	ldr	x20, [x2, x0]
    3d3c:	stp	x21, x22, [sp, #32]
    3d40:	add	x5, x20, #0x208
    3d44:	stp	x23, x24, [sp, #48]
    3d48:	ldr	x0, [x20, #200]
    3d4c:	stp	x25, x26, [sp, #64]
    3d50:	stp	x27, x28, [sp, #80]
    3d54:	mov	x27, x1
    3d58:	str	x0, [sp, #112]
    3d5c:	ldr	x19, [x5]
    3d60:	add	x21, x1, #0x27
    3d64:	lsr	x22, x1, #5
    3d68:	mov	w0, #0x3c6f                	// #15471
    3d6c:	lsr	x28, x20, #1
    3d70:	lsr	x21, x21, #5
    3d74:	movk	w0, #0x1, lsl #16
    3d78:	adrp	x26, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    3d7c:	add	x26, x26, #0x0
    3d80:	mul	w22, w22, w0
    3d84:	mov	w24, w0
    3d88:	mul	w21, w21, w0
    3d8c:	orr	x28, x28, #0x8000000000000000
    3d90:	add	x0, x26, #0x80
    3d94:	add	x23, x20, #0xc0
    3d98:	lsr	w25, w22, #16
    3d9c:	str	x0, [sp, #120]
    3da0:	lsr	w21, w21, #16
    3da4:	b	3de8 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRDEPKd+0xc8>
    3da8:	ldp	x0, x2, [x23]
    3dac:	cmp	x2, x0
    3db0:	b.eq	3e1c <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRDEPKd+0xfc>  // b.none
    3db4:	ldr	x7, [x23, #16]
    3db8:	lsl	x3, x2, #4
    3dbc:	ldr	x0, [x26, #256]
    3dc0:	add	x8, x7, x3
    3dc4:	add	x2, x2, #0x1
    3dc8:	str	x2, [x23, #8]
    3dcc:	add	x25, x0, x25
    3dd0:	str	x25, [x7, x3]
    3dd4:	str	x1, [x8, #8]
    3dd8:	add	w22, w22, w24
    3ddc:	cmp	w21, w22, lsr #16
    3de0:	lsr	w25, w22, #16
    3de4:	b.eq	3e34 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRDEPKd+0x114>  // b.none
    3de8:	ldr	x0, [x26, #256]
    3dec:	lsl	x25, x25, #3
    3df0:	add	x0, x0, x25
    3df4:	ldar	x1, [x0]
    3df8:	cmp	x19, x1, lsr #3
    3dfc:	b.cs	3da8 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRDEPKd+0x88>  // b.hs, b.nlast
    3e00:	tbz	x1, #63, 3e94 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRDEPKd+0x174>
    3e04:	cmp	x28, x1
    3e08:	b.eq	3dd8 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRDEPKd+0xb8>  // b.none
    3e0c:	mov	x0, x20
    3e10:	mov	w2, #0x0                   	// #0
    3e14:	mov	w1, #0x1                   	// #1
    3e18:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    3e1c:	mov	x0, x23
    3e20:	stp	x5, x1, [sp, #96]
    3e24:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    3e28:	ldr	x2, [x23, #8]
    3e2c:	ldp	x5, x1, [sp, #96]
    3e30:	b	3db4 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRDEPKd+0x94>
    3e34:	ldr	d0, [x27]
    3e38:	ldr	x0, [x20, #208]
    3e3c:	dmb	ishld
    3e40:	ldr	x1, [sp, #112]
    3e44:	add	x0, x0, x1, lsl #4
    3e48:	ldp	x1, x2, [x20, #200]
    3e4c:	add	x1, x2, x1, lsl #4
    3e50:	cmp	x1, x0
    3e54:	b.eq	3e78 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRDEPKd+0x158>  // b.none
    3e58:	ldr	x2, [x0]
    3e5c:	ldr	x3, [x2]
    3e60:	ldr	x2, [x0, #8]
    3e64:	cmp	x3, x2
    3e68:	b.ne	3ee0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRDEPKd+0x1c0>  // b.any
    3e6c:	add	x0, x0, #0x10
    3e70:	cmp	x1, x0
    3e74:	b.ne	3e58 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRDEPKd+0x138>  // b.any
    3e78:	ldp	x19, x20, [sp, #16]
    3e7c:	ldp	x21, x22, [sp, #32]
    3e80:	ldp	x23, x24, [sp, #48]
    3e84:	ldp	x25, x26, [sp, #64]
    3e88:	ldp	x27, x28, [sp, #80]
    3e8c:	ldp	x29, x30, [sp], #128
    3e90:	ret
    3e94:	ldr	x0, [sp, #120]
    3e98:	ldar	x19, [x0]
    3e9c:	ldp	x3, x2, [x20, #200]
    3ea0:	add	x3, x2, x3, lsl #4
    3ea4:	cmp	x2, x3
    3ea8:	b.eq	3ed8 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRDEPKd+0x1b8>  // b.none
    3eac:	nop
    3eb0:	ldr	x0, [x2]
    3eb4:	ldr	x0, [x0]
    3eb8:	lsr	x7, x0, #3
    3ebc:	ldr	x8, [x2, #8]
    3ec0:	cmp	x7, x8, lsr #3
    3ec4:	ccmp	x28, x0, #0x4, ne  // ne = any
    3ec8:	b.ne	3ee0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRDEPKd+0x1c0>  // b.any
    3ecc:	add	x2, x2, #0x10
    3ed0:	cmp	x3, x2
    3ed4:	b.ne	3eb0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRDEPKd+0x190>  // b.any
    3ed8:	stlr	x19, [x5]
    3edc:	b	3da8 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRDEPKd+0x88>
    3ee0:	mov	x0, x20
    3ee4:	mov	w2, #0x0                   	// #0
    3ee8:	mov	w1, #0x3                   	// #3
    3eec:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000003ef0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU2EPKt>:
    3ef0:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    3ef4:	ldr	x0, [x0]
    3ef8:	mrs	x2, tpidr_el0
    3efc:	stp	x29, x30, [sp, #-112]!
    3f00:	mov	x29, sp
    3f04:	stp	x25, x26, [sp, #64]
    3f08:	ldr	x26, [x2, x0]
    3f0c:	stp	x19, x20, [sp, #16]
    3f10:	mov	x19, x1
    3f14:	stp	x21, x22, [sp, #32]
    3f18:	stp	x23, x24, [sp, #48]
    3f1c:	stp	x27, x28, [sp, #80]
    3f20:	add	x27, x26, #0x208
    3f24:	ldr	x28, [x27]
    3f28:	add	x1, x1, #0x21
    3f2c:	lsr	x21, x19, #5
    3f30:	mov	w0, #0x3c6f                	// #15471
    3f34:	lsr	x1, x1, #5
    3f38:	movk	w0, #0x1, lsl #16
    3f3c:	lsr	x23, x26, #1
    3f40:	adrp	x22, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    3f44:	mul	w21, w21, w0
    3f48:	add	x22, x22, #0x0
    3f4c:	mul	w1, w1, w0
    3f50:	mov	w3, w0
    3f54:	orr	x23, x23, #0x8000000000000000
    3f58:	add	x25, x26, #0xd8
    3f5c:	lsr	w2, w21, #16
    3f60:	add	x4, x22, #0x80
    3f64:	lsr	w20, w1, #16
    3f68:	ldr	x0, [x22, #256]
    3f6c:	lsl	x24, x2, #3
    3f70:	add	x0, x0, x24
    3f74:	ldr	x0, [x0]
    3f78:	cmp	x23, x0
    3f7c:	b.eq	3fe0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU2EPKt+0xf0>  // b.none
    3f80:	tbnz	x0, #63, 4048 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU2EPKt+0x158>
    3f84:	cmp	x28, x0, lsr #3
    3f88:	b.cc	4058 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU2EPKt+0x168>  // b.lo, b.ul, b.last
    3f8c:	ldr	x1, [x22, #256]
    3f90:	add	x1, x1, x24
    3f94:	ldaxr	x6, [x1]
    3f98:	cmp	x6, x0
    3f9c:	b.ne	3fa8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU2EPKt+0xb8>  // b.any
    3fa0:	stxr	w2, x23, [x1]
    3fa4:	cbnz	w2, 3f94 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU2EPKt+0xa4>
    3fa8:	b.ne	4048 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU2EPKt+0x158>  // b.any
    3fac:	dmb	ish
    3fb0:	ldp	x1, x0, [x25]
    3fb4:	cmp	x0, x1
    3fb8:	b.eq	40a0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU2EPKt+0x1b0>  // b.none
    3fbc:	ldr	x5, [x25, #16]
    3fc0:	lsl	x1, x0, #4
    3fc4:	ldr	x2, [x22, #256]
    3fc8:	add	x7, x5, x1
    3fcc:	add	x0, x0, #0x1
    3fd0:	str	x0, [x25, #8]
    3fd4:	add	x2, x2, x24
    3fd8:	str	x2, [x5, x1]
    3fdc:	str	x6, [x7, #8]
    3fe0:	add	w21, w21, w3
    3fe4:	cmp	w20, w21, lsr #16
    3fe8:	lsr	w2, w21, #16
    3fec:	b.ne	3f68 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU2EPKt+0x78>  // b.any
    3ff0:	ldr	x1, [x26, #176]
    3ff4:	add	x20, x26, #0xa8
    3ff8:	ldr	x2, [x26, #168]
    3ffc:	add	x0, x1, #0x3
    4000:	cmp	x0, x2
    4004:	b.hi	40c0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU2EPKt+0x1d0>  // b.pmore
    4008:	ldr	x2, [x20, #16]
    400c:	lsl	x1, x1, #3
    4010:	str	x0, [x20, #8]
    4014:	mov	x3, #0x2                   	// #2
    4018:	add	x0, x2, x1
    401c:	ldrh	w4, [x19]
    4020:	strh	w4, [x2, x1]
    4024:	ldp	x21, x22, [sp, #32]
    4028:	ldp	x23, x24, [sp, #48]
    402c:	ldp	x25, x26, [sp, #64]
    4030:	ldp	x27, x28, [sp, #80]
    4034:	stp	x3, x19, [x0, #8]
    4038:	ldrh	w0, [x19]
    403c:	ldp	x19, x20, [sp, #16]
    4040:	ldp	x29, x30, [sp], #112
    4044:	ret
    4048:	mov	x0, x26
    404c:	mov	w2, #0x0                   	// #0
    4050:	mov	w1, #0x2                   	// #2
    4054:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    4058:	ldar	x28, [x4]
    405c:	ldp	x7, x1, [x26, #200]
    4060:	add	x7, x1, x7, lsl #4
    4064:	cmp	x1, x7
    4068:	b.eq	4098 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU2EPKt+0x1a8>  // b.none
    406c:	nop
    4070:	ldr	x2, [x1]
    4074:	ldr	x2, [x2]
    4078:	lsr	x5, x2, #3
    407c:	ldr	x6, [x1, #8]
    4080:	cmp	x5, x6, lsr #3
    4084:	ccmp	x23, x2, #0x4, ne  // ne = any
    4088:	b.ne	40d8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU2EPKt+0x1e8>  // b.any
    408c:	add	x1, x1, #0x10
    4090:	cmp	x7, x1
    4094:	b.ne	4070 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU2EPKt+0x180>  // b.any
    4098:	stlr	x28, [x27]
    409c:	b	3f8c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU2EPKt+0x9c>
    40a0:	mov	x0, x25
    40a4:	stp	x6, x4, [sp, #96]
    40a8:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    40ac:	mov	w3, #0x3c6f                	// #15471
    40b0:	movk	w3, #0x1, lsl #16
    40b4:	ldr	x0, [x25, #8]
    40b8:	ldp	x6, x4, [sp, #96]
    40bc:	b	3fbc <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU2EPKt+0xcc>
    40c0:	mov	x0, x20
    40c4:	mov	x1, #0x3                   	// #3
    40c8:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    40cc:	ldr	x1, [x20, #8]
    40d0:	add	x0, x1, #0x3
    40d4:	b	4008 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU2EPKt+0x118>
    40d8:	mov	x0, x26
    40dc:	mov	w2, #0x0                   	// #0
    40e0:	mov	w1, #0x3                   	// #3
    40e4:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

00000000000040e8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCDEPKCd>:
    40e8:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    40ec:	ldr	x0, [x0]
    40f0:	mrs	x2, tpidr_el0
    40f4:	stp	x29, x30, [sp, #-112]!
    40f8:	mov	x29, sp
    40fc:	stp	x25, x26, [sp, #64]
    4100:	ldr	x26, [x2, x0]
    4104:	stp	x19, x20, [sp, #16]
    4108:	mov	x19, x1
    410c:	stp	x21, x22, [sp, #32]
    4110:	stp	x23, x24, [sp, #48]
    4114:	stp	x27, x28, [sp, #80]
    4118:	add	x27, x26, #0x208
    411c:	str	x1, [sp, #96]
    4120:	ldr	x28, [x27]
    4124:	add	x1, x1, #0x2f
    4128:	lsr	x21, x19, #5
    412c:	mov	w0, #0x3c6f                	// #15471
    4130:	lsr	x23, x26, #1
    4134:	lsr	x1, x1, #5
    4138:	movk	w0, #0x1, lsl #16
    413c:	adrp	x22, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    4140:	add	x22, x22, #0x0
    4144:	mul	w21, w21, w0
    4148:	mov	w3, w0
    414c:	mul	w1, w1, w0
    4150:	orr	x23, x23, #0x8000000000000000
    4154:	add	x25, x26, #0xd8
    4158:	add	x4, x22, #0x80
    415c:	lsr	w2, w21, #16
    4160:	lsr	w20, w1, #16
    4164:	ldr	x0, [x22, #256]
    4168:	lsl	x24, x2, #3
    416c:	add	x0, x0, x24
    4170:	ldr	x0, [x0]
    4174:	cmp	x23, x0
    4178:	b.eq	41dc <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCDEPKCd+0xf4>  // b.none
    417c:	tbnz	x0, #63, 4240 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCDEPKCd+0x158>
    4180:	cmp	x28, x0, lsr #3
    4184:	b.cc	4250 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCDEPKCd+0x168>  // b.lo, b.ul, b.last
    4188:	ldr	x1, [x22, #256]
    418c:	add	x1, x1, x24
    4190:	ldaxr	x6, [x1]
    4194:	cmp	x6, x0
    4198:	b.ne	41a4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCDEPKCd+0xbc>  // b.any
    419c:	stxr	w2, x23, [x1]
    41a0:	cbnz	w2, 4190 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCDEPKCd+0xa8>
    41a4:	b.ne	4240 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCDEPKCd+0x158>  // b.any
    41a8:	dmb	ish
    41ac:	ldp	x1, x0, [x25]
    41b0:	cmp	x0, x1
    41b4:	b.eq	4298 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCDEPKCd+0x1b0>  // b.none
    41b8:	ldr	x5, [x25, #16]
    41bc:	lsl	x1, x0, #4
    41c0:	ldr	x2, [x22, #256]
    41c4:	add	x7, x5, x1
    41c8:	add	x0, x0, #0x1
    41cc:	str	x0, [x25, #8]
    41d0:	add	x2, x2, x24
    41d4:	str	x2, [x5, x1]
    41d8:	str	x6, [x7, #8]
    41dc:	add	w21, w21, w3
    41e0:	cmp	w20, w21, lsr #16
    41e4:	lsr	w2, w21, #16
    41e8:	b.ne	4164 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCDEPKCd+0x7c>  // b.any
    41ec:	ldr	x0, [x26, #176]
    41f0:	add	x20, x26, #0xa8
    41f4:	ldr	x2, [x26, #168]
    41f8:	add	x1, x0, #0x4
    41fc:	cmp	x1, x2
    4200:	b.hi	42b8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCDEPKCd+0x1d0>  // b.pmore
    4204:	ldr	x4, [x20, #16]
    4208:	str	x1, [x20, #8]
    420c:	mov	x1, #0x10                  	// #16
    4210:	ldp	x2, x3, [x19]
    4214:	add	x0, x4, x0, lsl #3
    4218:	stp	x2, x3, [x0]
    421c:	ldp	d0, d1, [x19]
    4220:	ldp	x21, x22, [sp, #32]
    4224:	ldp	x23, x24, [sp, #48]
    4228:	ldp	x25, x26, [sp, #64]
    422c:	ldp	x27, x28, [sp, #80]
    4230:	stp	x1, x19, [x0, #16]
    4234:	ldp	x19, x20, [sp, #16]
    4238:	ldp	x29, x30, [sp], #112
    423c:	ret
    4240:	mov	x0, x26
    4244:	mov	w2, #0x0                   	// #0
    4248:	mov	w1, #0x2                   	// #2
    424c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    4250:	ldar	x28, [x4]
    4254:	ldp	x7, x1, [x26, #200]
    4258:	add	x7, x1, x7, lsl #4
    425c:	cmp	x1, x7
    4260:	b.eq	4290 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCDEPKCd+0x1a8>  // b.none
    4264:	nop
    4268:	ldr	x2, [x1]
    426c:	ldr	x2, [x2]
    4270:	lsr	x5, x2, #3
    4274:	ldr	x6, [x1, #8]
    4278:	cmp	x5, x6, lsr #3
    427c:	ccmp	x23, x2, #0x4, ne  // ne = any
    4280:	b.ne	42d0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCDEPKCd+0x1e8>  // b.any
    4284:	add	x1, x1, #0x10
    4288:	cmp	x7, x1
    428c:	b.ne	4268 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCDEPKCd+0x180>  // b.any
    4290:	stlr	x28, [x27]
    4294:	b	4188 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCDEPKCd+0xa0>
    4298:	mov	x0, x25
    429c:	stp	x6, x4, [sp, #96]
    42a0:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    42a4:	mov	w3, #0x3c6f                	// #15471
    42a8:	movk	w3, #0x1, lsl #16
    42ac:	ldr	x0, [x25, #8]
    42b0:	ldp	x6, x4, [sp, #96]
    42b4:	b	41b8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCDEPKCd+0xd0>
    42b8:	mov	x0, x20
    42bc:	mov	x1, #0x4                   	// #4
    42c0:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    42c4:	ldr	x0, [x20, #8]
    42c8:	add	x1, x0, #0x4
    42cc:	b	4204 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCDEPKCd+0x11c>
    42d0:	mov	x0, x26
    42d4:	mov	w2, #0x0                   	// #0
    42d8:	mov	w1, #0x3                   	// #3
    42dc:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

00000000000042e0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaWFEPKf>:
    42e0:	ldr	s0, [x1]
    42e4:	ret

00000000000042e8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCFEPKCf>:
    42e8:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    42ec:	ldr	x0, [x0]
    42f0:	mrs	x2, tpidr_el0
    42f4:	stp	x29, x30, [sp, #-128]!
    42f8:	mov	x29, sp
    42fc:	stp	x19, x20, [sp, #16]
    4300:	ldr	x20, [x2, x0]
    4304:	stp	x21, x22, [sp, #32]
    4308:	add	x5, x20, #0x208
    430c:	stp	x23, x24, [sp, #48]
    4310:	ldr	x0, [x20, #200]
    4314:	stp	x25, x26, [sp, #64]
    4318:	mov	x25, x1
    431c:	stp	x27, x28, [sp, #80]
    4320:	str	x0, [sp, #112]
    4324:	ldr	x19, [x5]
    4328:	add	x21, x1, #0x27
    432c:	lsr	x22, x1, #5
    4330:	mov	w0, #0x3c6f                	// #15471
    4334:	lsr	x28, x20, #1
    4338:	lsr	x21, x21, #5
    433c:	movk	w0, #0x1, lsl #16
    4340:	adrp	x27, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    4344:	add	x27, x27, #0x0
    4348:	mul	w22, w22, w0
    434c:	mov	w24, w0
    4350:	mul	w21, w21, w0
    4354:	orr	x28, x28, #0x8000000000000000
    4358:	add	x0, x27, #0x80
    435c:	add	x23, x20, #0xc0
    4360:	lsr	w26, w22, #16
    4364:	str	x0, [sp, #120]
    4368:	lsr	w21, w21, #16
    436c:	b	43b0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCFEPKCf+0xc8>
    4370:	ldp	x0, x2, [x23]
    4374:	cmp	x2, x0
    4378:	b.eq	43e4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCFEPKCf+0xfc>  // b.none
    437c:	ldr	x7, [x23, #16]
    4380:	lsl	x3, x2, #4
    4384:	ldr	x0, [x27, #256]
    4388:	add	x8, x7, x3
    438c:	add	x2, x2, #0x1
    4390:	str	x2, [x23, #8]
    4394:	add	x26, x0, x26
    4398:	str	x26, [x7, x3]
    439c:	str	x1, [x8, #8]
    43a0:	add	w22, w22, w24
    43a4:	cmp	w21, w22, lsr #16
    43a8:	lsr	w26, w22, #16
    43ac:	b.eq	43fc <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCFEPKCf+0x114>  // b.none
    43b0:	ldr	x0, [x27, #256]
    43b4:	lsl	x26, x26, #3
    43b8:	add	x0, x0, x26
    43bc:	ldar	x1, [x0]
    43c0:	cmp	x19, x1, lsr #3
    43c4:	b.cs	4370 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCFEPKCf+0x88>  // b.hs, b.nlast
    43c8:	tbz	x1, #63, 445c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCFEPKCf+0x174>
    43cc:	cmp	x28, x1
    43d0:	b.eq	43a0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCFEPKCf+0xb8>  // b.none
    43d4:	mov	x0, x20
    43d8:	mov	w2, #0x0                   	// #0
    43dc:	mov	w1, #0x1                   	// #1
    43e0:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    43e4:	mov	x0, x23
    43e8:	stp	x5, x1, [sp, #96]
    43ec:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    43f0:	ldr	x2, [x23, #8]
    43f4:	ldp	x5, x1, [sp, #96]
    43f8:	b	437c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCFEPKCf+0x94>
    43fc:	ldp	s0, s1, [x25]
    4400:	ldr	x0, [x20, #208]
    4404:	dmb	ishld
    4408:	ldr	x1, [sp, #112]
    440c:	add	x0, x0, x1, lsl #4
    4410:	ldp	x1, x2, [x20, #200]
    4414:	add	x1, x2, x1, lsl #4
    4418:	cmp	x1, x0
    441c:	b.eq	4440 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCFEPKCf+0x158>  // b.none
    4420:	ldr	x2, [x0]
    4424:	ldr	x3, [x2]
    4428:	ldr	x2, [x0, #8]
    442c:	cmp	x3, x2
    4430:	b.ne	44a8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCFEPKCf+0x1c0>  // b.any
    4434:	add	x0, x0, #0x10
    4438:	cmp	x1, x0
    443c:	b.ne	4420 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCFEPKCf+0x138>  // b.any
    4440:	ldp	x19, x20, [sp, #16]
    4444:	ldp	x21, x22, [sp, #32]
    4448:	ldp	x23, x24, [sp, #48]
    444c:	ldp	x25, x26, [sp, #64]
    4450:	ldp	x27, x28, [sp, #80]
    4454:	ldp	x29, x30, [sp], #128
    4458:	ret
    445c:	ldr	x0, [sp, #120]
    4460:	ldar	x19, [x0]
    4464:	ldp	x3, x2, [x20, #200]
    4468:	add	x3, x2, x3, lsl #4
    446c:	cmp	x2, x3
    4470:	b.eq	44a0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCFEPKCf+0x1b8>  // b.none
    4474:	nop
    4478:	ldr	x0, [x2]
    447c:	ldr	x0, [x0]
    4480:	lsr	x7, x0, #3
    4484:	ldr	x8, [x2, #8]
    4488:	cmp	x7, x8, lsr #3
    448c:	ccmp	x28, x0, #0x4, ne  // ne = any
    4490:	b.ne	44a8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCFEPKCf+0x1c0>  // b.any
    4494:	add	x2, x2, #0x10
    4498:	cmp	x3, x2
    449c:	b.ne	4478 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCFEPKCf+0x190>  // b.any
    44a0:	stlr	x19, [x5]
    44a4:	b	4370 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCFEPKCf+0x88>
    44a8:	mov	x0, x20
    44ac:	mov	w2, #0x0                   	// #0
    44b0:	mov	w1, #0x3                   	// #3
    44b4:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

00000000000044b8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU1EPKh>:
    44b8:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    44bc:	ldr	x0, [x0]
    44c0:	mrs	x2, tpidr_el0
    44c4:	stp	x29, x30, [sp, #-112]!
    44c8:	mov	x29, sp
    44cc:	stp	x25, x26, [sp, #64]
    44d0:	ldr	x26, [x2, x0]
    44d4:	stp	x19, x20, [sp, #16]
    44d8:	mov	x19, x1
    44dc:	stp	x21, x22, [sp, #32]
    44e0:	stp	x23, x24, [sp, #48]
    44e4:	stp	x27, x28, [sp, #80]
    44e8:	add	x27, x26, #0x208
    44ec:	ldr	x28, [x27]
    44f0:	add	x1, x1, #0x20
    44f4:	lsr	x21, x19, #5
    44f8:	mov	w0, #0x3c6f                	// #15471
    44fc:	lsr	x1, x1, #5
    4500:	movk	w0, #0x1, lsl #16
    4504:	lsr	x23, x26, #1
    4508:	adrp	x22, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    450c:	mul	w21, w21, w0
    4510:	add	x22, x22, #0x0
    4514:	mul	w1, w1, w0
    4518:	mov	w3, w0
    451c:	orr	x23, x23, #0x8000000000000000
    4520:	add	x25, x26, #0xd8
    4524:	lsr	w2, w21, #16
    4528:	add	x4, x22, #0x80
    452c:	lsr	w20, w1, #16
    4530:	ldr	x0, [x22, #256]
    4534:	lsl	x24, x2, #3
    4538:	add	x0, x0, x24
    453c:	ldr	x0, [x0]
    4540:	cmp	x23, x0
    4544:	b.eq	45a8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU1EPKh+0xf0>  // b.none
    4548:	tbnz	x0, #63, 4610 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU1EPKh+0x158>
    454c:	cmp	x28, x0, lsr #3
    4550:	b.cc	4620 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU1EPKh+0x168>  // b.lo, b.ul, b.last
    4554:	ldr	x1, [x22, #256]
    4558:	add	x1, x1, x24
    455c:	ldaxr	x6, [x1]
    4560:	cmp	x6, x0
    4564:	b.ne	4570 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU1EPKh+0xb8>  // b.any
    4568:	stxr	w2, x23, [x1]
    456c:	cbnz	w2, 455c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU1EPKh+0xa4>
    4570:	b.ne	4610 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU1EPKh+0x158>  // b.any
    4574:	dmb	ish
    4578:	ldp	x1, x0, [x25]
    457c:	cmp	x0, x1
    4580:	b.eq	4668 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU1EPKh+0x1b0>  // b.none
    4584:	ldr	x5, [x25, #16]
    4588:	lsl	x1, x0, #4
    458c:	ldr	x2, [x22, #256]
    4590:	add	x7, x5, x1
    4594:	add	x0, x0, #0x1
    4598:	str	x0, [x25, #8]
    459c:	add	x2, x2, x24
    45a0:	str	x2, [x5, x1]
    45a4:	str	x6, [x7, #8]
    45a8:	add	w21, w21, w3
    45ac:	cmp	w20, w21, lsr #16
    45b0:	lsr	w2, w21, #16
    45b4:	b.ne	4530 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU1EPKh+0x78>  // b.any
    45b8:	ldr	x1, [x26, #176]
    45bc:	add	x20, x26, #0xa8
    45c0:	ldr	x2, [x26, #168]
    45c4:	add	x0, x1, #0x3
    45c8:	cmp	x0, x2
    45cc:	b.hi	4688 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU1EPKh+0x1d0>  // b.pmore
    45d0:	ldr	x2, [x20, #16]
    45d4:	lsl	x1, x1, #3
    45d8:	str	x0, [x20, #8]
    45dc:	mov	x3, #0x1                   	// #1
    45e0:	add	x0, x2, x1
    45e4:	ldrb	w4, [x19]
    45e8:	strb	w4, [x2, x1]
    45ec:	ldp	x21, x22, [sp, #32]
    45f0:	ldp	x23, x24, [sp, #48]
    45f4:	ldp	x25, x26, [sp, #64]
    45f8:	ldp	x27, x28, [sp, #80]
    45fc:	stp	x3, x19, [x0, #8]
    4600:	ldrb	w0, [x19]
    4604:	ldp	x19, x20, [sp, #16]
    4608:	ldp	x29, x30, [sp], #112
    460c:	ret
    4610:	mov	x0, x26
    4614:	mov	w2, #0x0                   	// #0
    4618:	mov	w1, #0x2                   	// #2
    461c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    4620:	ldar	x28, [x4]
    4624:	ldp	x7, x1, [x26, #200]
    4628:	add	x7, x1, x7, lsl #4
    462c:	cmp	x1, x7
    4630:	b.eq	4660 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU1EPKh+0x1a8>  // b.none
    4634:	nop
    4638:	ldr	x2, [x1]
    463c:	ldr	x2, [x2]
    4640:	lsr	x5, x2, #3
    4644:	ldr	x6, [x1, #8]
    4648:	cmp	x5, x6, lsr #3
    464c:	ccmp	x23, x2, #0x4, ne  // ne = any
    4650:	b.ne	46a0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU1EPKh+0x1e8>  // b.any
    4654:	add	x1, x1, #0x10
    4658:	cmp	x7, x1
    465c:	b.ne	4638 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU1EPKh+0x180>  // b.any
    4660:	stlr	x28, [x27]
    4664:	b	4554 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU1EPKh+0x9c>
    4668:	mov	x0, x25
    466c:	stp	x6, x4, [sp, #96]
    4670:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    4674:	mov	w3, #0x3c6f                	// #15471
    4678:	movk	w3, #0x1, lsl #16
    467c:	ldr	x0, [x25, #8]
    4680:	ldp	x6, x4, [sp, #96]
    4684:	b	4584 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU1EPKh+0xcc>
    4688:	mov	x0, x20
    468c:	mov	x1, #0x3                   	// #3
    4690:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    4694:	ldr	x1, [x20, #8]
    4698:	add	x0, x1, #0x3
    469c:	b	45d0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU1EPKh+0x118>
    46a0:	mov	x0, x26
    46a4:	mov	w2, #0x0                   	// #0
    46a8:	mov	w1, #0x3                   	// #3
    46ac:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

00000000000046b0 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RDEPKd>:
    46b0:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    46b4:	ldr	x0, [x0]
    46b8:	mrs	x2, tpidr_el0
    46bc:	stp	x29, x30, [sp, #-128]!
    46c0:	mov	x29, sp
    46c4:	stp	x19, x20, [sp, #16]
    46c8:	ldr	x20, [x2, x0]
    46cc:	stp	x21, x22, [sp, #32]
    46d0:	add	x5, x20, #0x208
    46d4:	stp	x23, x24, [sp, #48]
    46d8:	ldr	x0, [x20, #200]
    46dc:	stp	x25, x26, [sp, #64]
    46e0:	stp	x27, x28, [sp, #80]
    46e4:	mov	x27, x1
    46e8:	str	x0, [sp, #112]
    46ec:	ldr	x19, [x5]
    46f0:	add	x21, x1, #0x27
    46f4:	lsr	x22, x1, #5
    46f8:	mov	w0, #0x3c6f                	// #15471
    46fc:	lsr	x28, x20, #1
    4700:	lsr	x21, x21, #5
    4704:	movk	w0, #0x1, lsl #16
    4708:	adrp	x26, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    470c:	add	x26, x26, #0x0
    4710:	mul	w22, w22, w0
    4714:	mov	w24, w0
    4718:	mul	w21, w21, w0
    471c:	orr	x28, x28, #0x8000000000000000
    4720:	add	x0, x26, #0x80
    4724:	add	x23, x20, #0xc0
    4728:	lsr	w25, w22, #16
    472c:	str	x0, [sp, #120]
    4730:	lsr	w21, w21, #16
    4734:	b	4778 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RDEPKd+0xc8>
    4738:	ldp	x0, x2, [x23]
    473c:	cmp	x2, x0
    4740:	b.eq	47ac <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RDEPKd+0xfc>  // b.none
    4744:	ldr	x7, [x23, #16]
    4748:	lsl	x3, x2, #4
    474c:	ldr	x0, [x26, #256]
    4750:	add	x8, x7, x3
    4754:	add	x2, x2, #0x1
    4758:	str	x2, [x23, #8]
    475c:	add	x25, x0, x25
    4760:	str	x25, [x7, x3]
    4764:	str	x1, [x8, #8]
    4768:	add	w22, w22, w24
    476c:	cmp	w21, w22, lsr #16
    4770:	lsr	w25, w22, #16
    4774:	b.eq	47c4 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RDEPKd+0x114>  // b.none
    4778:	ldr	x0, [x26, #256]
    477c:	lsl	x25, x25, #3
    4780:	add	x0, x0, x25
    4784:	ldar	x1, [x0]
    4788:	cmp	x19, x1, lsr #3
    478c:	b.cs	4738 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RDEPKd+0x88>  // b.hs, b.nlast
    4790:	tbz	x1, #63, 4824 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RDEPKd+0x174>
    4794:	cmp	x28, x1
    4798:	b.eq	4768 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RDEPKd+0xb8>  // b.none
    479c:	mov	x0, x20
    47a0:	mov	w2, #0x0                   	// #0
    47a4:	mov	w1, #0x1                   	// #1
    47a8:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    47ac:	mov	x0, x23
    47b0:	stp	x5, x1, [sp, #96]
    47b4:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    47b8:	ldr	x2, [x23, #8]
    47bc:	ldp	x5, x1, [sp, #96]
    47c0:	b	4744 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RDEPKd+0x94>
    47c4:	ldr	d0, [x27]
    47c8:	ldr	x0, [x20, #208]
    47cc:	dmb	ishld
    47d0:	ldr	x1, [sp, #112]
    47d4:	add	x0, x0, x1, lsl #4
    47d8:	ldp	x1, x2, [x20, #200]
    47dc:	add	x1, x2, x1, lsl #4
    47e0:	cmp	x1, x0
    47e4:	b.eq	4808 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RDEPKd+0x158>  // b.none
    47e8:	ldr	x2, [x0]
    47ec:	ldr	x3, [x2]
    47f0:	ldr	x2, [x0, #8]
    47f4:	cmp	x3, x2
    47f8:	b.ne	4870 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RDEPKd+0x1c0>  // b.any
    47fc:	add	x0, x0, #0x10
    4800:	cmp	x1, x0
    4804:	b.ne	47e8 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RDEPKd+0x138>  // b.any
    4808:	ldp	x19, x20, [sp, #16]
    480c:	ldp	x21, x22, [sp, #32]
    4810:	ldp	x23, x24, [sp, #48]
    4814:	ldp	x25, x26, [sp, #64]
    4818:	ldp	x27, x28, [sp, #80]
    481c:	ldp	x29, x30, [sp], #128
    4820:	ret
    4824:	ldr	x0, [sp, #120]
    4828:	ldar	x19, [x0]
    482c:	ldp	x3, x2, [x20, #200]
    4830:	add	x3, x2, x3, lsl #4
    4834:	cmp	x2, x3
    4838:	b.eq	4868 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RDEPKd+0x1b8>  // b.none
    483c:	nop
    4840:	ldr	x0, [x2]
    4844:	ldr	x0, [x0]
    4848:	lsr	x7, x0, #3
    484c:	ldr	x8, [x2, #8]
    4850:	cmp	x7, x8, lsr #3
    4854:	ccmp	x28, x0, #0x4, ne  // ne = any
    4858:	b.ne	4870 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RDEPKd+0x1c0>  // b.any
    485c:	add	x2, x2, #0x10
    4860:	cmp	x3, x2
    4864:	b.ne	4840 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RDEPKd+0x190>  // b.any
    4868:	stlr	x19, [x5]
    486c:	b	4738 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RDEPKd+0x88>
    4870:	mov	x0, x20
    4874:	mov	w2, #0x0                   	// #0
    4878:	mov	w1, #0x3                   	// #3
    487c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000004880 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU2EPKt>:
    4880:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    4884:	ldr	x0, [x0]
    4888:	mrs	x2, tpidr_el0
    488c:	stp	x29, x30, [sp, #-128]!
    4890:	mov	x29, sp
    4894:	stp	x19, x20, [sp, #16]
    4898:	ldr	x20, [x2, x0]
    489c:	stp	x21, x22, [sp, #32]
    48a0:	add	x5, x20, #0x208
    48a4:	stp	x23, x24, [sp, #48]
    48a8:	ldr	x0, [x20, #200]
    48ac:	stp	x25, x26, [sp, #64]
    48b0:	stp	x27, x28, [sp, #80]
    48b4:	mov	x27, x1
    48b8:	str	x1, [sp, #96]
    48bc:	str	x0, [sp, #112]
    48c0:	ldr	x19, [x5]
    48c4:	add	x21, x1, #0x21
    48c8:	lsr	x22, x1, #5
    48cc:	mov	w0, #0x3c6f                	// #15471
    48d0:	lsr	x28, x20, #1
    48d4:	lsr	x21, x21, #5
    48d8:	movk	w0, #0x1, lsl #16
    48dc:	adrp	x26, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    48e0:	add	x26, x26, #0x0
    48e4:	mul	w22, w22, w0
    48e8:	mov	w24, w0
    48ec:	mul	w21, w21, w0
    48f0:	orr	x28, x28, #0x8000000000000000
    48f4:	add	x0, x26, #0x80
    48f8:	add	x23, x20, #0xc0
    48fc:	lsr	w25, w22, #16
    4900:	str	x0, [sp, #120]
    4904:	lsr	w21, w21, #16
    4908:	b	494c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU2EPKt+0xcc>
    490c:	ldp	x0, x1, [x23]
    4910:	cmp	x1, x0
    4914:	b.eq	4980 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU2EPKt+0x100>  // b.none
    4918:	ldr	x7, [x23, #16]
    491c:	lsl	x3, x1, #4
    4920:	ldr	x0, [x26, #256]
    4924:	add	x8, x7, x3
    4928:	add	x1, x1, #0x1
    492c:	str	x1, [x23, #8]
    4930:	add	x25, x0, x25
    4934:	str	x25, [x7, x3]
    4938:	str	x2, [x8, #8]
    493c:	add	w22, w22, w24
    4940:	cmp	w21, w22, lsr #16
    4944:	lsr	w25, w22, #16
    4948:	b.eq	4998 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU2EPKt+0x118>  // b.none
    494c:	ldr	x0, [x26, #256]
    4950:	lsl	x25, x25, #3
    4954:	add	x0, x0, x25
    4958:	ldar	x2, [x0]
    495c:	cmp	x19, x2, lsr #3
    4960:	b.cs	490c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU2EPKt+0x8c>  // b.hs, b.nlast
    4964:	tbz	x2, #63, 49fc <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU2EPKt+0x17c>
    4968:	cmp	x28, x2
    496c:	b.eq	493c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU2EPKt+0xbc>  // b.none
    4970:	mov	x0, x20
    4974:	mov	w2, #0x0                   	// #0
    4978:	mov	w1, #0x1                   	// #1
    497c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    4980:	mov	x0, x23
    4984:	stp	x5, x2, [sp, #96]
    4988:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    498c:	ldr	x1, [x23, #8]
    4990:	ldp	x5, x2, [sp, #96]
    4994:	b	4918 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU2EPKt+0x98>
    4998:	ldrh	w0, [x27]
    499c:	ldr	x1, [x20, #208]
    49a0:	dmb	ishld
    49a4:	ldr	x2, [sp, #112]
    49a8:	add	x1, x1, x2, lsl #4
    49ac:	ldp	x2, x3, [x20, #200]
    49b0:	add	x2, x3, x2, lsl #4
    49b4:	cmp	x2, x1
    49b8:	b.eq	49e0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU2EPKt+0x160>  // b.none
    49bc:	nop
    49c0:	ldr	x3, [x1]
    49c4:	ldr	x4, [x3]
    49c8:	ldr	x3, [x1, #8]
    49cc:	cmp	x4, x3
    49d0:	b.ne	4a48 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU2EPKt+0x1c8>  // b.any
    49d4:	add	x1, x1, #0x10
    49d8:	cmp	x2, x1
    49dc:	b.ne	49c0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU2EPKt+0x140>  // b.any
    49e0:	ldp	x19, x20, [sp, #16]
    49e4:	ldp	x21, x22, [sp, #32]
    49e8:	ldp	x23, x24, [sp, #48]
    49ec:	ldp	x25, x26, [sp, #64]
    49f0:	ldp	x27, x28, [sp, #80]
    49f4:	ldp	x29, x30, [sp], #128
    49f8:	ret
    49fc:	ldr	x0, [sp, #120]
    4a00:	ldar	x19, [x0]
    4a04:	ldp	x3, x1, [x20, #200]
    4a08:	add	x3, x1, x3, lsl #4
    4a0c:	cmp	x1, x3
    4a10:	b.eq	4a40 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU2EPKt+0x1c0>  // b.none
    4a14:	nop
    4a18:	ldr	x0, [x1]
    4a1c:	ldr	x0, [x0]
    4a20:	lsr	x7, x0, #3
    4a24:	ldr	x8, [x1, #8]
    4a28:	cmp	x7, x8, lsr #3
    4a2c:	ccmp	x28, x0, #0x4, ne  // ne = any
    4a30:	b.ne	4a48 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU2EPKt+0x1c8>  // b.any
    4a34:	add	x1, x1, #0x10
    4a38:	cmp	x3, x1
    4a3c:	b.ne	4a18 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU2EPKt+0x198>  // b.any
    4a40:	stlr	x19, [x5]
    4a44:	b	490c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU2EPKt+0x8c>
    4a48:	mov	x0, x20
    4a4c:	mov	w2, #0x0                   	// #0
    4a50:	mov	w1, #0x3                   	// #3
    4a54:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000004a58 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU1EPKh>:
    4a58:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    4a5c:	ldr	x0, [x0]
    4a60:	mrs	x2, tpidr_el0
    4a64:	stp	x29, x30, [sp, #-128]!
    4a68:	mov	x29, sp
    4a6c:	stp	x19, x20, [sp, #16]
    4a70:	ldr	x20, [x2, x0]
    4a74:	stp	x21, x22, [sp, #32]
    4a78:	add	x5, x20, #0x208
    4a7c:	stp	x23, x24, [sp, #48]
    4a80:	ldr	x0, [x20, #200]
    4a84:	stp	x25, x26, [sp, #64]
    4a88:	stp	x27, x28, [sp, #80]
    4a8c:	mov	x27, x1
    4a90:	str	x0, [sp, #112]
    4a94:	ldr	x19, [x5]
    4a98:	add	x21, x1, #0x20
    4a9c:	lsr	x22, x1, #5
    4aa0:	mov	w0, #0x3c6f                	// #15471
    4aa4:	lsr	x28, x20, #1
    4aa8:	lsr	x21, x21, #5
    4aac:	movk	w0, #0x1, lsl #16
    4ab0:	adrp	x26, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    4ab4:	add	x26, x26, #0x0
    4ab8:	mul	w22, w22, w0
    4abc:	mov	w24, w0
    4ac0:	mul	w21, w21, w0
    4ac4:	orr	x28, x28, #0x8000000000000000
    4ac8:	add	x0, x26, #0x80
    4acc:	add	x23, x20, #0xc0
    4ad0:	lsr	w25, w22, #16
    4ad4:	str	x0, [sp, #120]
    4ad8:	lsr	w21, w21, #16
    4adc:	b	4b20 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU1EPKh+0xc8>
    4ae0:	ldp	x0, x2, [x23]
    4ae4:	cmp	x2, x0
    4ae8:	b.eq	4b54 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU1EPKh+0xfc>  // b.none
    4aec:	ldr	x7, [x23, #16]
    4af0:	lsl	x3, x2, #4
    4af4:	ldr	x0, [x26, #256]
    4af8:	add	x8, x7, x3
    4afc:	add	x2, x2, #0x1
    4b00:	str	x2, [x23, #8]
    4b04:	add	x25, x0, x25
    4b08:	str	x25, [x7, x3]
    4b0c:	str	x1, [x8, #8]
    4b10:	add	w22, w22, w24
    4b14:	cmp	w21, w22, lsr #16
    4b18:	lsr	w25, w22, #16
    4b1c:	b.eq	4b6c <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU1EPKh+0x114>  // b.none
    4b20:	ldr	x0, [x26, #256]
    4b24:	lsl	x25, x25, #3
    4b28:	add	x0, x0, x25
    4b2c:	ldar	x1, [x0]
    4b30:	cmp	x19, x1, lsr #3
    4b34:	b.cs	4ae0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU1EPKh+0x88>  // b.hs, b.nlast
    4b38:	tbz	x1, #63, 4bcc <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU1EPKh+0x174>
    4b3c:	cmp	x28, x1
    4b40:	b.eq	4b10 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU1EPKh+0xb8>  // b.none
    4b44:	mov	x0, x20
    4b48:	mov	w2, #0x0                   	// #0
    4b4c:	mov	w1, #0x1                   	// #1
    4b50:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    4b54:	mov	x0, x23
    4b58:	stp	x5, x1, [sp, #96]
    4b5c:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    4b60:	ldr	x2, [x23, #8]
    4b64:	ldp	x5, x1, [sp, #96]
    4b68:	b	4aec <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU1EPKh+0x94>
    4b6c:	ldrb	w0, [x27]
    4b70:	ldr	x1, [x20, #208]
    4b74:	dmb	ishld
    4b78:	ldr	x2, [sp, #112]
    4b7c:	add	x1, x1, x2, lsl #4
    4b80:	ldp	x2, x3, [x20, #200]
    4b84:	add	x2, x3, x2, lsl #4
    4b88:	cmp	x2, x1
    4b8c:	b.eq	4bb0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU1EPKh+0x158>  // b.none
    4b90:	ldr	x3, [x1]
    4b94:	ldr	x4, [x3]
    4b98:	ldr	x3, [x1, #8]
    4b9c:	cmp	x4, x3
    4ba0:	b.ne	4c18 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU1EPKh+0x1c0>  // b.any
    4ba4:	add	x1, x1, #0x10
    4ba8:	cmp	x2, x1
    4bac:	b.ne	4b90 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU1EPKh+0x138>  // b.any
    4bb0:	ldp	x19, x20, [sp, #16]
    4bb4:	ldp	x21, x22, [sp, #32]
    4bb8:	ldp	x23, x24, [sp, #48]
    4bbc:	ldp	x25, x26, [sp, #64]
    4bc0:	ldp	x27, x28, [sp, #80]
    4bc4:	ldp	x29, x30, [sp], #128
    4bc8:	ret
    4bcc:	ldr	x0, [sp, #120]
    4bd0:	ldar	x19, [x0]
    4bd4:	ldp	x3, x2, [x20, #200]
    4bd8:	add	x3, x2, x3, lsl #4
    4bdc:	cmp	x2, x3
    4be0:	b.eq	4c10 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU1EPKh+0x1b8>  // b.none
    4be4:	nop
    4be8:	ldr	x0, [x2]
    4bec:	ldr	x0, [x0]
    4bf0:	lsr	x7, x0, #3
    4bf4:	ldr	x8, [x2, #8]
    4bf8:	cmp	x7, x8, lsr #3
    4bfc:	ccmp	x28, x0, #0x4, ne  // ne = any
    4c00:	b.ne	4c18 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU1EPKh+0x1c0>  // b.any
    4c04:	add	x2, x2, #0x10
    4c08:	cmp	x3, x2
    4c0c:	b.ne	4be8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU1EPKh+0x190>  // b.any
    4c10:	stlr	x19, [x5]
    4c14:	b	4ae0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU1EPKh+0x88>
    4c18:	mov	x0, x20
    4c1c:	mov	w2, #0x0                   	// #0
    4c20:	mov	w1, #0x3                   	// #3
    4c24:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000004c28 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaWU2EPKt>:
    4c28:	ldrh	w0, [x1]
    4c2c:	ret

0000000000004c30 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU2EPKt>:
    4c30:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    4c34:	ldr	x0, [x0]
    4c38:	mrs	x2, tpidr_el0
    4c3c:	stp	x29, x30, [sp, #-128]!
    4c40:	mov	x29, sp
    4c44:	stp	x19, x20, [sp, #16]
    4c48:	ldr	x20, [x2, x0]
    4c4c:	stp	x21, x22, [sp, #32]
    4c50:	add	x5, x20, #0x208
    4c54:	stp	x23, x24, [sp, #48]
    4c58:	ldr	x0, [x20, #200]
    4c5c:	stp	x25, x26, [sp, #64]
    4c60:	stp	x27, x28, [sp, #80]
    4c64:	mov	x27, x1
    4c68:	str	x0, [sp, #112]
    4c6c:	ldr	x19, [x5]
    4c70:	add	x21, x1, #0x21
    4c74:	lsr	x22, x1, #5
    4c78:	mov	w0, #0x3c6f                	// #15471
    4c7c:	lsr	x28, x20, #1
    4c80:	lsr	x21, x21, #5
    4c84:	movk	w0, #0x1, lsl #16
    4c88:	adrp	x26, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    4c8c:	add	x26, x26, #0x0
    4c90:	mul	w22, w22, w0
    4c94:	mov	w24, w0
    4c98:	mul	w21, w21, w0
    4c9c:	orr	x28, x28, #0x8000000000000000
    4ca0:	add	x0, x26, #0x80
    4ca4:	add	x23, x20, #0xc0
    4ca8:	lsr	w25, w22, #16
    4cac:	str	x0, [sp, #120]
    4cb0:	lsr	w21, w21, #16
    4cb4:	b	4cf8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU2EPKt+0xc8>
    4cb8:	ldp	x0, x2, [x23]
    4cbc:	cmp	x2, x0
    4cc0:	b.eq	4d2c <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU2EPKt+0xfc>  // b.none
    4cc4:	ldr	x7, [x23, #16]
    4cc8:	lsl	x3, x2, #4
    4ccc:	ldr	x0, [x26, #256]
    4cd0:	add	x8, x7, x3
    4cd4:	add	x2, x2, #0x1
    4cd8:	str	x2, [x23, #8]
    4cdc:	add	x25, x0, x25
    4ce0:	str	x25, [x7, x3]
    4ce4:	str	x1, [x8, #8]
    4ce8:	add	w22, w22, w24
    4cec:	cmp	w21, w22, lsr #16
    4cf0:	lsr	w25, w22, #16
    4cf4:	b.eq	4d44 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU2EPKt+0x114>  // b.none
    4cf8:	ldr	x0, [x26, #256]
    4cfc:	lsl	x25, x25, #3
    4d00:	add	x0, x0, x25
    4d04:	ldar	x1, [x0]
    4d08:	cmp	x19, x1, lsr #3
    4d0c:	b.cs	4cb8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU2EPKt+0x88>  // b.hs, b.nlast
    4d10:	tbz	x1, #63, 4da4 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU2EPKt+0x174>
    4d14:	cmp	x28, x1
    4d18:	b.eq	4ce8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU2EPKt+0xb8>  // b.none
    4d1c:	mov	x0, x20
    4d20:	mov	w2, #0x0                   	// #0
    4d24:	mov	w1, #0x1                   	// #1
    4d28:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    4d2c:	mov	x0, x23
    4d30:	stp	x5, x1, [sp, #96]
    4d34:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    4d38:	ldr	x2, [x23, #8]
    4d3c:	ldp	x5, x1, [sp, #96]
    4d40:	b	4cc4 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU2EPKt+0x94>
    4d44:	ldrh	w0, [x27]
    4d48:	ldr	x1, [x20, #208]
    4d4c:	dmb	ishld
    4d50:	ldr	x2, [sp, #112]
    4d54:	add	x1, x1, x2, lsl #4
    4d58:	ldp	x2, x3, [x20, #200]
    4d5c:	add	x2, x3, x2, lsl #4
    4d60:	cmp	x2, x1
    4d64:	b.eq	4d88 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU2EPKt+0x158>  // b.none
    4d68:	ldr	x3, [x1]
    4d6c:	ldr	x4, [x3]
    4d70:	ldr	x3, [x1, #8]
    4d74:	cmp	x4, x3
    4d78:	b.ne	4df0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU2EPKt+0x1c0>  // b.any
    4d7c:	add	x1, x1, #0x10
    4d80:	cmp	x2, x1
    4d84:	b.ne	4d68 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU2EPKt+0x138>  // b.any
    4d88:	ldp	x19, x20, [sp, #16]
    4d8c:	ldp	x21, x22, [sp, #32]
    4d90:	ldp	x23, x24, [sp, #48]
    4d94:	ldp	x25, x26, [sp, #64]
    4d98:	ldp	x27, x28, [sp, #80]
    4d9c:	ldp	x29, x30, [sp], #128
    4da0:	ret
    4da4:	ldr	x0, [sp, #120]
    4da8:	ldar	x19, [x0]
    4dac:	ldp	x3, x2, [x20, #200]
    4db0:	add	x3, x2, x3, lsl #4
    4db4:	cmp	x2, x3
    4db8:	b.eq	4de8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU2EPKt+0x1b8>  // b.none
    4dbc:	nop
    4dc0:	ldr	x0, [x2]
    4dc4:	ldr	x0, [x0]
    4dc8:	lsr	x7, x0, #3
    4dcc:	ldr	x8, [x2, #8]
    4dd0:	cmp	x7, x8, lsr #3
    4dd4:	ccmp	x28, x0, #0x4, ne  // ne = any
    4dd8:	b.ne	4df0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU2EPKt+0x1c0>  // b.any
    4ddc:	add	x2, x2, #0x10
    4de0:	cmp	x3, x2
    4de4:	b.ne	4dc0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU2EPKt+0x190>  // b.any
    4de8:	stlr	x19, [x5]
    4dec:	b	4cb8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU2EPKt+0x88>
    4df0:	mov	x0, x20
    4df4:	mov	w2, #0x0                   	// #0
    4df8:	mov	w1, #0x3                   	// #3
    4dfc:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000004e00 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU1EPKh>:
    4e00:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    4e04:	ldr	x0, [x0]
    4e08:	mrs	x2, tpidr_el0
    4e0c:	stp	x29, x30, [sp, #-128]!
    4e10:	mov	x29, sp
    4e14:	stp	x19, x20, [sp, #16]
    4e18:	ldr	x20, [x2, x0]
    4e1c:	stp	x21, x22, [sp, #32]
    4e20:	add	x5, x20, #0x208
    4e24:	stp	x23, x24, [sp, #48]
    4e28:	ldr	x0, [x20, #200]
    4e2c:	stp	x25, x26, [sp, #64]
    4e30:	stp	x27, x28, [sp, #80]
    4e34:	mov	x27, x1
    4e38:	str	x0, [sp, #112]
    4e3c:	ldr	x19, [x5]
    4e40:	add	x21, x1, #0x20
    4e44:	lsr	x22, x1, #5
    4e48:	mov	w0, #0x3c6f                	// #15471
    4e4c:	lsr	x28, x20, #1
    4e50:	lsr	x21, x21, #5
    4e54:	movk	w0, #0x1, lsl #16
    4e58:	adrp	x26, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    4e5c:	add	x26, x26, #0x0
    4e60:	mul	w22, w22, w0
    4e64:	mov	w24, w0
    4e68:	mul	w21, w21, w0
    4e6c:	orr	x28, x28, #0x8000000000000000
    4e70:	add	x0, x26, #0x80
    4e74:	add	x23, x20, #0xc0
    4e78:	lsr	w25, w22, #16
    4e7c:	str	x0, [sp, #120]
    4e80:	lsr	w21, w21, #16
    4e84:	b	4ec8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU1EPKh+0xc8>
    4e88:	ldp	x0, x2, [x23]
    4e8c:	cmp	x2, x0
    4e90:	b.eq	4efc <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU1EPKh+0xfc>  // b.none
    4e94:	ldr	x7, [x23, #16]
    4e98:	lsl	x3, x2, #4
    4e9c:	ldr	x0, [x26, #256]
    4ea0:	add	x8, x7, x3
    4ea4:	add	x2, x2, #0x1
    4ea8:	str	x2, [x23, #8]
    4eac:	add	x25, x0, x25
    4eb0:	str	x25, [x7, x3]
    4eb4:	str	x1, [x8, #8]
    4eb8:	add	w22, w22, w24
    4ebc:	cmp	w21, w22, lsr #16
    4ec0:	lsr	w25, w22, #16
    4ec4:	b.eq	4f14 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU1EPKh+0x114>  // b.none
    4ec8:	ldr	x0, [x26, #256]
    4ecc:	lsl	x25, x25, #3
    4ed0:	add	x0, x0, x25
    4ed4:	ldar	x1, [x0]
    4ed8:	cmp	x19, x1, lsr #3
    4edc:	b.cs	4e88 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU1EPKh+0x88>  // b.hs, b.nlast
    4ee0:	tbz	x1, #63, 4f74 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU1EPKh+0x174>
    4ee4:	cmp	x28, x1
    4ee8:	b.eq	4eb8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU1EPKh+0xb8>  // b.none
    4eec:	mov	x0, x20
    4ef0:	mov	w2, #0x0                   	// #0
    4ef4:	mov	w1, #0x1                   	// #1
    4ef8:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    4efc:	mov	x0, x23
    4f00:	stp	x5, x1, [sp, #96]
    4f04:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    4f08:	ldr	x2, [x23, #8]
    4f0c:	ldp	x5, x1, [sp, #96]
    4f10:	b	4e94 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU1EPKh+0x94>
    4f14:	ldrb	w0, [x27]
    4f18:	ldr	x1, [x20, #208]
    4f1c:	dmb	ishld
    4f20:	ldr	x2, [sp, #112]
    4f24:	add	x1, x1, x2, lsl #4
    4f28:	ldp	x2, x3, [x20, #200]
    4f2c:	add	x2, x3, x2, lsl #4
    4f30:	cmp	x2, x1
    4f34:	b.eq	4f58 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU1EPKh+0x158>  // b.none
    4f38:	ldr	x3, [x1]
    4f3c:	ldr	x4, [x3]
    4f40:	ldr	x3, [x1, #8]
    4f44:	cmp	x4, x3
    4f48:	b.ne	4fc0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU1EPKh+0x1c0>  // b.any
    4f4c:	add	x1, x1, #0x10
    4f50:	cmp	x2, x1
    4f54:	b.ne	4f38 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU1EPKh+0x138>  // b.any
    4f58:	ldp	x19, x20, [sp, #16]
    4f5c:	ldp	x21, x22, [sp, #32]
    4f60:	ldp	x23, x24, [sp, #48]
    4f64:	ldp	x25, x26, [sp, #64]
    4f68:	ldp	x27, x28, [sp, #80]
    4f6c:	ldp	x29, x30, [sp], #128
    4f70:	ret
    4f74:	ldr	x0, [sp, #120]
    4f78:	ldar	x19, [x0]
    4f7c:	ldp	x3, x2, [x20, #200]
    4f80:	add	x3, x2, x3, lsl #4
    4f84:	cmp	x2, x3
    4f88:	b.eq	4fb8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU1EPKh+0x1b8>  // b.none
    4f8c:	nop
    4f90:	ldr	x0, [x2]
    4f94:	ldr	x0, [x0]
    4f98:	lsr	x7, x0, #3
    4f9c:	ldr	x8, [x2, #8]
    4fa0:	cmp	x7, x8, lsr #3
    4fa4:	ccmp	x28, x0, #0x4, ne  // ne = any
    4fa8:	b.ne	4fc0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU1EPKh+0x1c0>  // b.any
    4fac:	add	x2, x2, #0x10
    4fb0:	cmp	x3, x2
    4fb4:	b.ne	4f90 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU1EPKh+0x190>  // b.any
    4fb8:	stlr	x19, [x5]
    4fbc:	b	4e88 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU1EPKh+0x88>
    4fc0:	mov	x0, x20
    4fc4:	mov	w2, #0x0                   	// #0
    4fc8:	mov	w1, #0x3                   	// #3
    4fcc:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000004fd0 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RFEPKf>:
    4fd0:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    4fd4:	ldr	x0, [x0]
    4fd8:	mrs	x2, tpidr_el0
    4fdc:	stp	x29, x30, [sp, #-128]!
    4fe0:	mov	x29, sp
    4fe4:	stp	x19, x20, [sp, #16]
    4fe8:	ldr	x20, [x2, x0]
    4fec:	stp	x21, x22, [sp, #32]
    4ff0:	add	x5, x20, #0x208
    4ff4:	stp	x23, x24, [sp, #48]
    4ff8:	ldr	x0, [x20, #200]
    4ffc:	stp	x25, x26, [sp, #64]
    5000:	stp	x27, x28, [sp, #80]
    5004:	mov	x27, x1
    5008:	str	x0, [sp, #112]
    500c:	ldr	x19, [x5]
    5010:	add	x21, x1, #0x23
    5014:	lsr	x22, x1, #5
    5018:	mov	w0, #0x3c6f                	// #15471
    501c:	lsr	x28, x20, #1
    5020:	lsr	x21, x21, #5
    5024:	movk	w0, #0x1, lsl #16
    5028:	adrp	x26, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    502c:	add	x26, x26, #0x0
    5030:	mul	w22, w22, w0
    5034:	mov	w24, w0
    5038:	mul	w21, w21, w0
    503c:	orr	x28, x28, #0x8000000000000000
    5040:	add	x0, x26, #0x80
    5044:	add	x23, x20, #0xc0
    5048:	lsr	w25, w22, #16
    504c:	str	x0, [sp, #120]
    5050:	lsr	w21, w21, #16
    5054:	b	5098 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RFEPKf+0xc8>
    5058:	ldp	x0, x2, [x23]
    505c:	cmp	x2, x0
    5060:	b.eq	50cc <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RFEPKf+0xfc>  // b.none
    5064:	ldr	x7, [x23, #16]
    5068:	lsl	x3, x2, #4
    506c:	ldr	x0, [x26, #256]
    5070:	add	x8, x7, x3
    5074:	add	x2, x2, #0x1
    5078:	str	x2, [x23, #8]
    507c:	add	x25, x0, x25
    5080:	str	x25, [x7, x3]
    5084:	str	x1, [x8, #8]
    5088:	add	w22, w22, w24
    508c:	cmp	w21, w22, lsr #16
    5090:	lsr	w25, w22, #16
    5094:	b.eq	50e4 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RFEPKf+0x114>  // b.none
    5098:	ldr	x0, [x26, #256]
    509c:	lsl	x25, x25, #3
    50a0:	add	x0, x0, x25
    50a4:	ldar	x1, [x0]
    50a8:	cmp	x19, x1, lsr #3
    50ac:	b.cs	5058 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RFEPKf+0x88>  // b.hs, b.nlast
    50b0:	tbz	x1, #63, 5144 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RFEPKf+0x174>
    50b4:	cmp	x28, x1
    50b8:	b.eq	5088 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RFEPKf+0xb8>  // b.none
    50bc:	mov	x0, x20
    50c0:	mov	w2, #0x0                   	// #0
    50c4:	mov	w1, #0x1                   	// #1
    50c8:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    50cc:	mov	x0, x23
    50d0:	stp	x5, x1, [sp, #96]
    50d4:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    50d8:	ldr	x2, [x23, #8]
    50dc:	ldp	x5, x1, [sp, #96]
    50e0:	b	5064 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RFEPKf+0x94>
    50e4:	ldr	s0, [x27]
    50e8:	ldr	x0, [x20, #208]
    50ec:	dmb	ishld
    50f0:	ldr	x1, [sp, #112]
    50f4:	add	x0, x0, x1, lsl #4
    50f8:	ldp	x1, x2, [x20, #200]
    50fc:	add	x1, x2, x1, lsl #4
    5100:	cmp	x1, x0
    5104:	b.eq	5128 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RFEPKf+0x158>  // b.none
    5108:	ldr	x2, [x0]
    510c:	ldr	x3, [x2]
    5110:	ldr	x2, [x0, #8]
    5114:	cmp	x3, x2
    5118:	b.ne	5190 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RFEPKf+0x1c0>  // b.any
    511c:	add	x0, x0, #0x10
    5120:	cmp	x1, x0
    5124:	b.ne	5108 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RFEPKf+0x138>  // b.any
    5128:	ldp	x19, x20, [sp, #16]
    512c:	ldp	x21, x22, [sp, #32]
    5130:	ldp	x23, x24, [sp, #48]
    5134:	ldp	x25, x26, [sp, #64]
    5138:	ldp	x27, x28, [sp, #80]
    513c:	ldp	x29, x30, [sp], #128
    5140:	ret
    5144:	ldr	x0, [sp, #120]
    5148:	ldar	x19, [x0]
    514c:	ldp	x3, x2, [x20, #200]
    5150:	add	x3, x2, x3, lsl #4
    5154:	cmp	x2, x3
    5158:	b.eq	5188 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RFEPKf+0x1b8>  // b.none
    515c:	nop
    5160:	ldr	x0, [x2]
    5164:	ldr	x0, [x0]
    5168:	lsr	x7, x0, #3
    516c:	ldr	x8, [x2, #8]
    5170:	cmp	x7, x8, lsr #3
    5174:	ccmp	x28, x0, #0x4, ne  // ne = any
    5178:	b.ne	5190 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RFEPKf+0x1c0>  // b.any
    517c:	add	x2, x2, #0x10
    5180:	cmp	x3, x2
    5184:	b.ne	5160 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RFEPKf+0x190>  // b.any
    5188:	stlr	x19, [x5]
    518c:	b	5058 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RFEPKf+0x88>
    5190:	mov	x0, x20
    5194:	mov	w2, #0x0                   	// #0
    5198:	mov	w1, #0x3                   	// #3
    519c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

00000000000051a0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU8EPKm>:
    51a0:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    51a4:	ldr	x0, [x0]
    51a8:	mrs	x2, tpidr_el0
    51ac:	stp	x29, x30, [sp, #-112]!
    51b0:	mov	x29, sp
    51b4:	stp	x25, x26, [sp, #64]
    51b8:	ldr	x26, [x2, x0]
    51bc:	stp	x19, x20, [sp, #16]
    51c0:	mov	x19, x1
    51c4:	stp	x21, x22, [sp, #32]
    51c8:	stp	x23, x24, [sp, #48]
    51cc:	stp	x27, x28, [sp, #80]
    51d0:	add	x27, x26, #0x208
    51d4:	ldr	x28, [x27]
    51d8:	add	x1, x1, #0x27
    51dc:	lsr	x21, x19, #5
    51e0:	mov	w0, #0x3c6f                	// #15471
    51e4:	lsr	x1, x1, #5
    51e8:	movk	w0, #0x1, lsl #16
    51ec:	lsr	x23, x26, #1
    51f0:	adrp	x22, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    51f4:	mul	w21, w21, w0
    51f8:	add	x22, x22, #0x0
    51fc:	mul	w1, w1, w0
    5200:	mov	w3, w0
    5204:	orr	x23, x23, #0x8000000000000000
    5208:	add	x25, x26, #0xd8
    520c:	lsr	w2, w21, #16
    5210:	add	x4, x22, #0x80
    5214:	lsr	w20, w1, #16
    5218:	ldr	x0, [x22, #256]
    521c:	lsl	x24, x2, #3
    5220:	add	x0, x0, x24
    5224:	ldr	x0, [x0]
    5228:	cmp	x23, x0
    522c:	b.eq	5290 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU8EPKm+0xf0>  // b.none
    5230:	tbnz	x0, #63, 52f4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU8EPKm+0x154>
    5234:	cmp	x28, x0, lsr #3
    5238:	b.cc	5304 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU8EPKm+0x164>  // b.lo, b.ul, b.last
    523c:	ldr	x1, [x22, #256]
    5240:	add	x1, x1, x24
    5244:	ldaxr	x6, [x1]
    5248:	cmp	x6, x0
    524c:	b.ne	5258 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU8EPKm+0xb8>  // b.any
    5250:	stxr	w2, x23, [x1]
    5254:	cbnz	w2, 5244 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU8EPKm+0xa4>
    5258:	b.ne	52f4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU8EPKm+0x154>  // b.any
    525c:	dmb	ish
    5260:	ldp	x1, x0, [x25]
    5264:	cmp	x0, x1
    5268:	b.eq	5348 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU8EPKm+0x1a8>  // b.none
    526c:	ldr	x5, [x25, #16]
    5270:	lsl	x1, x0, #4
    5274:	ldr	x2, [x22, #256]
    5278:	add	x7, x5, x1
    527c:	add	x0, x0, #0x1
    5280:	str	x0, [x25, #8]
    5284:	add	x2, x2, x24
    5288:	str	x2, [x5, x1]
    528c:	str	x6, [x7, #8]
    5290:	add	w21, w21, w3
    5294:	cmp	w20, w21, lsr #16
    5298:	lsr	w2, w21, #16
    529c:	b.ne	5218 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU8EPKm+0x78>  // b.any
    52a0:	ldr	x2, [x26, #176]
    52a4:	add	x20, x26, #0xa8
    52a8:	ldr	x1, [x26, #168]
    52ac:	add	x0, x2, #0x3
    52b0:	cmp	x0, x1
    52b4:	b.hi	5368 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU8EPKm+0x1c8>  // b.pmore
    52b8:	ldr	x1, [x20, #16]
    52bc:	str	x0, [x20, #8]
    52c0:	mov	x3, #0x8                   	// #8
    52c4:	ldr	x4, [x19]
    52c8:	add	x0, x1, x2, lsl #3
    52cc:	str	x4, [x1, x2, lsl #3]
    52d0:	ldp	x21, x22, [sp, #32]
    52d4:	ldp	x23, x24, [sp, #48]
    52d8:	ldp	x25, x26, [sp, #64]
    52dc:	ldp	x27, x28, [sp, #80]
    52e0:	stp	x3, x19, [x0, #8]
    52e4:	ldr	x0, [x19]
    52e8:	ldp	x19, x20, [sp, #16]
    52ec:	ldp	x29, x30, [sp], #112
    52f0:	ret
    52f4:	mov	x0, x26
    52f8:	mov	w2, #0x0                   	// #0
    52fc:	mov	w1, #0x2                   	// #2
    5300:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    5304:	ldar	x28, [x4]
    5308:	ldp	x7, x1, [x26, #200]
    530c:	add	x7, x1, x7, lsl #4
    5310:	cmp	x1, x7
    5314:	b.eq	5340 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU8EPKm+0x1a0>  // b.none
    5318:	ldr	x2, [x1]
    531c:	ldr	x2, [x2]
    5320:	lsr	x5, x2, #3
    5324:	ldr	x6, [x1, #8]
    5328:	cmp	x5, x6, lsr #3
    532c:	ccmp	x23, x2, #0x4, ne  // ne = any
    5330:	b.ne	5380 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU8EPKm+0x1e0>  // b.any
    5334:	add	x1, x1, #0x10
    5338:	cmp	x7, x1
    533c:	b.ne	5318 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU8EPKm+0x178>  // b.any
    5340:	stlr	x28, [x27]
    5344:	b	523c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU8EPKm+0x9c>
    5348:	mov	x0, x25
    534c:	stp	x6, x4, [sp, #96]
    5350:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    5354:	mov	w3, #0x3c6f                	// #15471
    5358:	movk	w3, #0x1, lsl #16
    535c:	ldr	x0, [x25, #8]
    5360:	ldp	x6, x4, [sp, #96]
    5364:	b	526c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU8EPKm+0xcc>
    5368:	mov	x0, x20
    536c:	mov	x1, #0x3                   	// #3
    5370:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    5374:	ldr	x2, [x20, #8]
    5378:	add	x0, x2, #0x3
    537c:	b	52b8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU8EPKm+0x118>
    5380:	mov	x0, x26
    5384:	mov	w2, #0x0                   	// #0
    5388:	mov	w1, #0x3                   	// #3
    538c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000005390 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaWEEPKe>:
    5390:	ldr	q0, [x1]
    5394:	ret

0000000000005398 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCEEPKCe>:
    5398:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    539c:	ldr	x0, [x0]
    53a0:	mrs	x2, tpidr_el0
    53a4:	stp	x29, x30, [sp, #-112]!
    53a8:	mov	x29, sp
    53ac:	stp	x25, x26, [sp, #64]
    53b0:	ldr	x26, [x2, x0]
    53b4:	stp	x19, x20, [sp, #16]
    53b8:	mov	x19, x1
    53bc:	stp	x21, x22, [sp, #32]
    53c0:	stp	x23, x24, [sp, #48]
    53c4:	stp	x27, x28, [sp, #80]
    53c8:	add	x27, x26, #0x208
    53cc:	ldr	x28, [x27]
    53d0:	add	x1, x1, #0x3f
    53d4:	lsr	x21, x19, #5
    53d8:	mov	w0, #0x3c6f                	// #15471
    53dc:	lsr	x1, x1, #5
    53e0:	movk	w0, #0x1, lsl #16
    53e4:	lsr	x23, x26, #1
    53e8:	adrp	x22, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    53ec:	mul	w21, w21, w0
    53f0:	add	x22, x22, #0x0
    53f4:	mul	w1, w1, w0
    53f8:	mov	w3, w0
    53fc:	orr	x23, x23, #0x8000000000000000
    5400:	add	x25, x26, #0xd8
    5404:	lsr	w2, w21, #16
    5408:	add	x4, x22, #0x80
    540c:	lsr	w20, w1, #16
    5410:	ldr	x0, [x22, #256]
    5414:	lsl	x24, x2, #3
    5418:	add	x0, x0, x24
    541c:	ldr	x0, [x0]
    5420:	cmp	x23, x0
    5424:	b.eq	5488 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCEEPKCe+0xf0>  // b.none
    5428:	tbnz	x0, #63, 54f8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCEEPKCe+0x160>
    542c:	cmp	x28, x0, lsr #3
    5430:	b.cc	5508 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCEEPKCe+0x170>  // b.lo, b.ul, b.last
    5434:	ldr	x1, [x22, #256]
    5438:	add	x1, x1, x24
    543c:	ldaxr	x6, [x1]
    5440:	cmp	x6, x0
    5444:	b.ne	5450 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCEEPKCe+0xb8>  // b.any
    5448:	stxr	w2, x23, [x1]
    544c:	cbnz	w2, 543c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCEEPKCe+0xa4>
    5450:	b.ne	54f8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCEEPKCe+0x160>  // b.any
    5454:	dmb	ish
    5458:	ldp	x1, x0, [x25]
    545c:	cmp	x0, x1
    5460:	b.eq	5550 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCEEPKCe+0x1b8>  // b.none
    5464:	ldr	x5, [x25, #16]
    5468:	lsl	x1, x0, #4
    546c:	ldr	x2, [x22, #256]
    5470:	add	x7, x5, x1
    5474:	add	x0, x0, #0x1
    5478:	str	x0, [x25, #8]
    547c:	add	x2, x2, x24
    5480:	str	x2, [x5, x1]
    5484:	str	x6, [x7, #8]
    5488:	add	w21, w21, w3
    548c:	cmp	w20, w21, lsr #16
    5490:	lsr	w2, w21, #16
    5494:	b.ne	5410 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCEEPKCe+0x78>  // b.any
    5498:	ldr	x0, [x26, #176]
    549c:	add	x20, x26, #0xa8
    54a0:	ldr	x2, [x26, #168]
    54a4:	add	x1, x0, #0x6
    54a8:	cmp	x1, x2
    54ac:	b.hi	5570 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCEEPKCe+0x1d8>  // b.pmore
    54b0:	ldr	x4, [x20, #16]
    54b4:	str	x1, [x20, #8]
    54b8:	mov	x1, #0x20                  	// #32
    54bc:	ldp	x2, x3, [x19]
    54c0:	add	x0, x4, x0, lsl #3
    54c4:	stp	x2, x3, [x0]
    54c8:	ldp	x2, x3, [x19, #16]
    54cc:	stp	x2, x3, [x0, #16]
    54d0:	ldr	q0, [x19]
    54d4:	ldr	q1, [x19, #16]
    54d8:	ldp	x21, x22, [sp, #32]
    54dc:	ldp	x23, x24, [sp, #48]
    54e0:	ldp	x25, x26, [sp, #64]
    54e4:	ldp	x27, x28, [sp, #80]
    54e8:	stp	x1, x19, [x0, #32]
    54ec:	ldp	x19, x20, [sp, #16]
    54f0:	ldp	x29, x30, [sp], #112
    54f4:	ret
    54f8:	mov	x0, x26
    54fc:	mov	w2, #0x0                   	// #0
    5500:	mov	w1, #0x2                   	// #2
    5504:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    5508:	ldar	x28, [x4]
    550c:	ldp	x7, x1, [x26, #200]
    5510:	add	x7, x1, x7, lsl #4
    5514:	cmp	x1, x7
    5518:	b.eq	5548 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCEEPKCe+0x1b0>  // b.none
    551c:	nop
    5520:	ldr	x2, [x1]
    5524:	ldr	x2, [x2]
    5528:	lsr	x5, x2, #3
    552c:	ldr	x6, [x1, #8]
    5530:	cmp	x5, x6, lsr #3
    5534:	ccmp	x23, x2, #0x4, ne  // ne = any
    5538:	b.ne	5588 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCEEPKCe+0x1f0>  // b.any
    553c:	add	x1, x1, #0x10
    5540:	cmp	x7, x1
    5544:	b.ne	5520 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCEEPKCe+0x188>  // b.any
    5548:	stlr	x28, [x27]
    554c:	b	5434 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCEEPKCe+0x9c>
    5550:	mov	x0, x25
    5554:	stp	x6, x4, [sp, #96]
    5558:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    555c:	mov	w3, #0x3c6f                	// #15471
    5560:	movk	w3, #0x1, lsl #16
    5564:	ldr	x0, [x25, #8]
    5568:	ldp	x6, x4, [sp, #96]
    556c:	b	5464 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCEEPKCe+0xcc>
    5570:	mov	x0, x20
    5574:	mov	x1, #0x6                   	// #6
    5578:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    557c:	ldr	x0, [x20, #8]
    5580:	add	x1, x0, #0x6
    5584:	b	54b0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCEEPKCe+0x118>
    5588:	mov	x0, x26
    558c:	mov	w2, #0x0                   	// #0
    5590:	mov	w1, #0x3                   	// #3
    5594:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000005598 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCEEPKCe>:
    5598:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    559c:	ldr	x0, [x0]
    55a0:	mrs	x2, tpidr_el0
    55a4:	stp	x29, x30, [sp, #-128]!
    55a8:	mov	x29, sp
    55ac:	stp	x19, x20, [sp, #16]
    55b0:	ldr	x20, [x2, x0]
    55b4:	stp	x21, x22, [sp, #32]
    55b8:	add	x5, x20, #0x208
    55bc:	stp	x23, x24, [sp, #48]
    55c0:	ldr	x0, [x20, #200]
    55c4:	stp	x25, x26, [sp, #64]
    55c8:	mov	x25, x1
    55cc:	stp	x27, x28, [sp, #80]
    55d0:	str	x0, [sp, #112]
    55d4:	ldr	x19, [x5]
    55d8:	add	x21, x1, #0x3f
    55dc:	lsr	x22, x1, #5
    55e0:	mov	w0, #0x3c6f                	// #15471
    55e4:	lsr	x28, x20, #1
    55e8:	lsr	x21, x21, #5
    55ec:	movk	w0, #0x1, lsl #16
    55f0:	adrp	x27, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    55f4:	add	x27, x27, #0x0
    55f8:	mul	w22, w22, w0
    55fc:	mov	w24, w0
    5600:	mul	w21, w21, w0
    5604:	orr	x28, x28, #0x8000000000000000
    5608:	add	x0, x27, #0x80
    560c:	add	x23, x20, #0xc0
    5610:	lsr	w26, w22, #16
    5614:	str	x0, [sp, #120]
    5618:	lsr	w21, w21, #16
    561c:	b	5660 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCEEPKCe+0xc8>
    5620:	ldp	x0, x2, [x23]
    5624:	cmp	x2, x0
    5628:	b.eq	5694 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCEEPKCe+0xfc>  // b.none
    562c:	ldr	x7, [x23, #16]
    5630:	lsl	x3, x2, #4
    5634:	ldr	x0, [x27, #256]
    5638:	add	x8, x7, x3
    563c:	add	x2, x2, #0x1
    5640:	str	x2, [x23, #8]
    5644:	add	x26, x0, x26
    5648:	str	x26, [x7, x3]
    564c:	str	x1, [x8, #8]
    5650:	add	w22, w22, w24
    5654:	cmp	w21, w22, lsr #16
    5658:	lsr	w26, w22, #16
    565c:	b.eq	56ac <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCEEPKCe+0x114>  // b.none
    5660:	ldr	x0, [x27, #256]
    5664:	lsl	x26, x26, #3
    5668:	add	x0, x0, x26
    566c:	ldar	x1, [x0]
    5670:	cmp	x19, x1, lsr #3
    5674:	b.cs	5620 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCEEPKCe+0x88>  // b.hs, b.nlast
    5678:	tbz	x1, #63, 5714 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCEEPKCe+0x17c>
    567c:	cmp	x28, x1
    5680:	b.eq	5650 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCEEPKCe+0xb8>  // b.none
    5684:	mov	x0, x20
    5688:	mov	w2, #0x0                   	// #0
    568c:	mov	w1, #0x1                   	// #1
    5690:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    5694:	mov	x0, x23
    5698:	stp	x5, x1, [sp, #96]
    569c:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    56a0:	ldr	x2, [x23, #8]
    56a4:	ldp	x5, x1, [sp, #96]
    56a8:	b	562c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCEEPKCe+0x94>
    56ac:	ldr	q0, [x25]
    56b0:	ldr	q1, [x25, #16]
    56b4:	ldr	x0, [x20, #208]
    56b8:	dmb	ishld
    56bc:	ldr	x1, [sp, #112]
    56c0:	add	x0, x0, x1, lsl #4
    56c4:	ldp	x1, x2, [x20, #200]
    56c8:	add	x1, x2, x1, lsl #4
    56cc:	cmp	x1, x0
    56d0:	b.eq	56f8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCEEPKCe+0x160>  // b.none
    56d4:	nop
    56d8:	ldr	x2, [x0]
    56dc:	ldr	x3, [x2]
    56e0:	ldr	x2, [x0, #8]
    56e4:	cmp	x3, x2
    56e8:	b.ne	5760 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCEEPKCe+0x1c8>  // b.any
    56ec:	add	x0, x0, #0x10
    56f0:	cmp	x1, x0
    56f4:	b.ne	56d8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCEEPKCe+0x140>  // b.any
    56f8:	ldp	x19, x20, [sp, #16]
    56fc:	ldp	x21, x22, [sp, #32]
    5700:	ldp	x23, x24, [sp, #48]
    5704:	ldp	x25, x26, [sp, #64]
    5708:	ldp	x27, x28, [sp, #80]
    570c:	ldp	x29, x30, [sp], #128
    5710:	ret
    5714:	ldr	x0, [sp, #120]
    5718:	ldar	x19, [x0]
    571c:	ldp	x3, x2, [x20, #200]
    5720:	add	x3, x2, x3, lsl #4
    5724:	cmp	x2, x3
    5728:	b.eq	5758 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCEEPKCe+0x1c0>  // b.none
    572c:	nop
    5730:	ldr	x0, [x2]
    5734:	ldr	x0, [x0]
    5738:	lsr	x7, x0, #3
    573c:	ldr	x8, [x2, #8]
    5740:	cmp	x7, x8, lsr #3
    5744:	ccmp	x28, x0, #0x4, ne  // ne = any
    5748:	b.ne	5760 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCEEPKCe+0x1c8>  // b.any
    574c:	add	x2, x2, #0x10
    5750:	cmp	x3, x2
    5754:	b.ne	5730 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCEEPKCe+0x198>  // b.any
    5758:	stlr	x19, [x5]
    575c:	b	5620 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCEEPKCe+0x88>
    5760:	mov	x0, x20
    5764:	mov	w2, #0x0                   	// #0
    5768:	mov	w1, #0x3                   	// #3
    576c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000005770 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaWCEEPKCe>:
    5770:	ldr	q0, [x1]
    5774:	ldr	q1, [x1, #16]
    5778:	ret
    577c:	nop

0000000000005780 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCEEPKCe>:
    5780:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    5784:	ldr	x0, [x0]
    5788:	mrs	x2, tpidr_el0
    578c:	stp	x29, x30, [sp, #-128]!
    5790:	mov	x29, sp
    5794:	stp	x19, x20, [sp, #16]
    5798:	ldr	x20, [x2, x0]
    579c:	stp	x21, x22, [sp, #32]
    57a0:	add	x5, x20, #0x208
    57a4:	stp	x23, x24, [sp, #48]
    57a8:	ldr	x0, [x20, #200]
    57ac:	stp	x25, x26, [sp, #64]
    57b0:	mov	x25, x1
    57b4:	stp	x27, x28, [sp, #80]
    57b8:	str	x0, [sp, #112]
    57bc:	ldr	x19, [x5]
    57c0:	add	x21, x1, #0x3f
    57c4:	lsr	x22, x1, #5
    57c8:	mov	w0, #0x3c6f                	// #15471
    57cc:	lsr	x28, x20, #1
    57d0:	lsr	x21, x21, #5
    57d4:	movk	w0, #0x1, lsl #16
    57d8:	adrp	x27, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    57dc:	add	x27, x27, #0x0
    57e0:	mul	w22, w22, w0
    57e4:	mov	w24, w0
    57e8:	mul	w21, w21, w0
    57ec:	orr	x28, x28, #0x8000000000000000
    57f0:	add	x0, x27, #0x80
    57f4:	add	x23, x20, #0xc0
    57f8:	lsr	w26, w22, #16
    57fc:	str	x0, [sp, #120]
    5800:	lsr	w21, w21, #16
    5804:	b	5848 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCEEPKCe+0xc8>
    5808:	ldp	x0, x2, [x23]
    580c:	cmp	x2, x0
    5810:	b.eq	587c <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCEEPKCe+0xfc>  // b.none
    5814:	ldr	x7, [x23, #16]
    5818:	lsl	x3, x2, #4
    581c:	ldr	x0, [x27, #256]
    5820:	add	x8, x7, x3
    5824:	add	x2, x2, #0x1
    5828:	str	x2, [x23, #8]
    582c:	add	x26, x0, x26
    5830:	str	x26, [x7, x3]
    5834:	str	x1, [x8, #8]
    5838:	add	w22, w22, w24
    583c:	cmp	w21, w22, lsr #16
    5840:	lsr	w26, w22, #16
    5844:	b.eq	5894 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCEEPKCe+0x114>  // b.none
    5848:	ldr	x0, [x27, #256]
    584c:	lsl	x26, x26, #3
    5850:	add	x0, x0, x26
    5854:	ldar	x1, [x0]
    5858:	cmp	x19, x1, lsr #3
    585c:	b.cs	5808 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCEEPKCe+0x88>  // b.hs, b.nlast
    5860:	tbz	x1, #63, 58fc <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCEEPKCe+0x17c>
    5864:	cmp	x28, x1
    5868:	b.eq	5838 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCEEPKCe+0xb8>  // b.none
    586c:	mov	x0, x20
    5870:	mov	w2, #0x0                   	// #0
    5874:	mov	w1, #0x1                   	// #1
    5878:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    587c:	mov	x0, x23
    5880:	stp	x5, x1, [sp, #96]
    5884:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    5888:	ldr	x2, [x23, #8]
    588c:	ldp	x5, x1, [sp, #96]
    5890:	b	5814 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCEEPKCe+0x94>
    5894:	ldr	q0, [x25]
    5898:	ldr	q1, [x25, #16]
    589c:	ldr	x0, [x20, #208]
    58a0:	dmb	ishld
    58a4:	ldr	x1, [sp, #112]
    58a8:	add	x0, x0, x1, lsl #4
    58ac:	ldp	x1, x2, [x20, #200]
    58b0:	add	x1, x2, x1, lsl #4
    58b4:	cmp	x1, x0
    58b8:	b.eq	58e0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCEEPKCe+0x160>  // b.none
    58bc:	nop
    58c0:	ldr	x2, [x0]
    58c4:	ldr	x3, [x2]
    58c8:	ldr	x2, [x0, #8]
    58cc:	cmp	x3, x2
    58d0:	b.ne	5948 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCEEPKCe+0x1c8>  // b.any
    58d4:	add	x0, x0, #0x10
    58d8:	cmp	x1, x0
    58dc:	b.ne	58c0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCEEPKCe+0x140>  // b.any
    58e0:	ldp	x19, x20, [sp, #16]
    58e4:	ldp	x21, x22, [sp, #32]
    58e8:	ldp	x23, x24, [sp, #48]
    58ec:	ldp	x25, x26, [sp, #64]
    58f0:	ldp	x27, x28, [sp, #80]
    58f4:	ldp	x29, x30, [sp], #128
    58f8:	ret
    58fc:	ldr	x0, [sp, #120]
    5900:	ldar	x19, [x0]
    5904:	ldp	x3, x2, [x20, #200]
    5908:	add	x3, x2, x3, lsl #4
    590c:	cmp	x2, x3
    5910:	b.eq	5940 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCEEPKCe+0x1c0>  // b.none
    5914:	nop
    5918:	ldr	x0, [x2]
    591c:	ldr	x0, [x0]
    5920:	lsr	x7, x0, #3
    5924:	ldr	x8, [x2, #8]
    5928:	cmp	x7, x8, lsr #3
    592c:	ccmp	x28, x0, #0x4, ne  // ne = any
    5930:	b.ne	5948 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCEEPKCe+0x1c8>  // b.any
    5934:	add	x2, x2, #0x10
    5938:	cmp	x3, x2
    593c:	b.ne	5918 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCEEPKCe+0x198>  // b.any
    5940:	stlr	x19, [x5]
    5944:	b	5808 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCEEPKCe+0x88>
    5948:	mov	x0, x20
    594c:	mov	w2, #0x0                   	// #0
    5950:	mov	w1, #0x3                   	// #3
    5954:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

Disassembly of section .text._ZN3GTM12abi_dispatch26closed_nesting_alternativeEv:

0000000000000000 <_ZN3GTM12abi_dispatch26closed_nesting_alternativeEv>:
   0:	mov	x0, #0x0                   	// #0
   4:	ret

Disassembly of section .text._ZN3GTM6vectorImLb1EE15resize_noinlineEm:

0000000000000000 <_ZN3GTM6vectorImLb1EE15resize_noinlineEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	ldr	x2, [x0]
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	add	x1, x1, x2
  18:	cmp	x1, #0x800
  1c:	b.ls	60 <_ZN3GTM6vectorImLb1EE15resize_noinlineEm+0x60>  // b.plast
  20:	add	x1, x1, #0x7ff
  24:	and	x2, x1, #0xfffffffffffff800
  28:	str	x2, [x0]
  2c:	lsl	x1, x2, #3
  30:	cmp	x2, #0x1f
  34:	b.hi	44 <_ZN3GTM6vectorImLb1EE15resize_noinlineEm+0x44>  // b.pmore
  38:	mov	x0, #0x20                  	// #32
  3c:	mov	x1, #0x100                 	// #256
  40:	str	x0, [x19]
  44:	ldr	x0, [x19, #16]
  48:	mov	w2, #0x1                   	// #1
  4c:	bl	0 <_ZN3GTM8xreallocEPvmb>
  50:	str	x0, [x19, #16]
  54:	ldr	x19, [sp, #16]
  58:	ldp	x29, x30, [sp], #32
  5c:	ret
  60:	cmp	x2, x1
  64:	b.cs	2c <_ZN3GTM6vectorImLb1EE15resize_noinlineEm+0x2c>  // b.hs, b.nlast
  68:	lsl	x2, x2, #1
  6c:	cmp	x1, x2
  70:	b.hi	68 <_ZN3GTM6vectorImLb1EE15resize_noinlineEm+0x68>  // b.pmore
  74:	str	x2, [x19]
  78:	b	2c <_ZN3GTM6vectorImLb1EE15resize_noinlineEm+0x2c>

Disassembly of section .text._ZN3GTM6vectorINS_15gtm_rwlog_entryELb1EE15resize_noinlineEv:

0000000000000000 <_ZN3GTM6vectorINS_15gtm_rwlog_entryELb1EE15resize_noinlineEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	ldr	x1, [x0]
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	add	x0, x1, #0x1
  18:	cmp	x0, #0x800
  1c:	b.ls	5c <_ZN3GTM6vectorINS_15gtm_rwlog_entryELb1EE15resize_noinlineEv+0x5c>  // b.plast
  20:	add	x1, x1, #0x800
  24:	and	x1, x1, #0xfffffffffffff800
  28:	str	x1, [x19]
  2c:	cmp	x1, #0x1f
  30:	b.hi	80 <_ZN3GTM6vectorINS_15gtm_rwlog_entryELb1EE15resize_noinlineEv+0x80>  // b.pmore
  34:	mov	x0, #0x20                  	// #32
  38:	str	x0, [x19]
  3c:	ldr	x0, [x19, #16]
  40:	mov	x1, #0x200                 	// #512
  44:	mov	w2, #0x1                   	// #1
  48:	bl	0 <_ZN3GTM8xreallocEPvmb>
  4c:	str	x0, [x19, #16]
  50:	ldr	x19, [sp, #16]
  54:	ldp	x29, x30, [sp], #32
  58:	ret
  5c:	cmp	x1, x0
  60:	b.cs	a0 <_ZN3GTM6vectorINS_15gtm_rwlog_entryELb1EE15resize_noinlineEv+0xa0>  // b.hs, b.nlast
  64:	nop
  68:	lsl	x1, x1, #1
  6c:	cmp	x0, x1
  70:	b.hi	68 <_ZN3GTM6vectorINS_15gtm_rwlog_entryELb1EE15resize_noinlineEv+0x68>  // b.pmore
  74:	str	x1, [x19]
  78:	cmp	x1, #0x1f
  7c:	b.ls	34 <_ZN3GTM6vectorINS_15gtm_rwlog_entryELb1EE15resize_noinlineEv+0x34>  // b.plast
  80:	lsl	x1, x1, #4
  84:	ldr	x0, [x19, #16]
  88:	mov	w2, #0x1                   	// #1
  8c:	bl	0 <_ZN3GTM8xreallocEPvmb>
  90:	str	x0, [x19, #16]
  94:	ldr	x19, [sp, #16]
  98:	ldp	x29, x30, [sp], #32
  9c:	ret
  a0:	mov	x1, #0xffffffffffffffff    	// #-1
  a4:	lsl	x1, x1, #4
  a8:	b	84 <_ZN3GTM6vectorINS_15gtm_rwlog_entryELb1EE15resize_noinlineEv+0x84>

Disassembly of section .text.startup:

0000000000000000 <_GLOBAL__sub_I__ZN3GTM14dispatch_ml_wtEv>:
   0:	adrp	x3, 0 <_GLOBAL__sub_I__ZN3GTM14dispatch_ml_wtEv>
   4:	add	x1, x3, #0x0
   8:	adrp	x0, 0 <_GLOBAL__sub_I__ZN3GTM14dispatch_ml_wtEv>
   c:	add	x0, x0, #0x0
  10:	add	x5, x0, #0x10
  14:	mov	x4, #0x100                 	// #256
  18:	add	x0, x0, #0x38
  1c:	str	x5, [x3]
  20:	stp	x0, x4, [x1, #384]
  24:	str	x1, [x1, #400]
  28:	ret

futex.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3GTM10futex_waitEPSt6atomicIiEi>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	w3, w1
   8:	mov	w4, #0x0                   	// #0
   c:	mov	x29, sp
  10:	str	x21, [sp, #32]
  14:	adrp	x21, 0 <_ZN3GTM10futex_waitEPSt6atomicIiEi>
  18:	stp	x19, x20, [sp, #16]
  1c:	mov	x19, x0
  20:	ldr	w2, [x21]
  24:	mov	w20, w1
  28:	mov	x1, x0
  2c:	mov	x0, #0x62                  	// #98
  30:	bl	0 <syscall>
  34:	cmn	x0, #0x1
  38:	b.eq	cc <_ZN3GTM10futex_waitEPSt6atomicIiEi+0xcc>  // b.none
  3c:	cmn	x0, #0x26
  40:	b.eq	58 <_ZN3GTM10futex_waitEPSt6atomicIiEi+0x58>  // b.none
  44:	tbnz	x0, #63, a0 <_ZN3GTM10futex_waitEPSt6atomicIiEi+0xa0>
  48:	ldp	x19, x20, [sp, #16]
  4c:	ldr	x21, [sp, #32]
  50:	ldp	x29, x30, [sp], #48
  54:	ret
  58:	add	x5, x21, #0x0
  5c:	mov	w6, #0x1                   	// #1
  60:	mov	w3, w20
  64:	mov	x1, x19
  68:	str	wzr, [x21]
  6c:	mov	w4, #0x0                   	// #0
  70:	mov	w2, #0x0                   	// #0
  74:	mov	x0, #0x62                  	// #98
  78:	str	w6, [x5, #4]
  7c:	bl	0 <syscall>
  80:	cmn	x0, #0x1
  84:	b.ne	44 <_ZN3GTM10futex_waitEPSt6atomicIiEi+0x44>  // b.any
  88:	bl	0 <__errno_location>
  8c:	ldr	w2, [x0]
  90:	neg	w2, w2
  94:	sxtw	x0, w2
  98:	tbz	x0, #63, 48 <_ZN3GTM10futex_waitEPSt6atomicIiEi+0x48>
  9c:	nop
  a0:	cmn	x0, #0x6e
  a4:	ccmn	x0, #0xb, #0x4, ne  // ne = any
  a8:	b.eq	48 <_ZN3GTM10futex_waitEPSt6atomicIiEi+0x48>  // b.none
  ac:	cmn	x0, #0xe
  b0:	b.eq	e0 <_ZN3GTM10futex_waitEPSt6atomicIiEi+0xe0>  // b.none
  b4:	neg	w0, w0
  b8:	bl	0 <strerror>
  bc:	adrp	x2, 0 <_ZN3GTM10futex_waitEPSt6atomicIiEi>
  c0:	mov	x1, x0
  c4:	add	x0, x2, #0x0
  c8:	bl	0 <_ZN3GTM9GTM_fatalEPKcz>
  cc:	bl	0 <__errno_location>
  d0:	ldr	w2, [x0]
  d4:	neg	w2, w2
  d8:	sxtw	x0, w2
  dc:	b	3c <_ZN3GTM10futex_waitEPSt6atomicIiEi+0x3c>
  e0:	adrp	x0, 0 <_ZN3GTM10futex_waitEPSt6atomicIiEi>
  e4:	mov	x1, x19
  e8:	add	x0, x0, #0x0
  ec:	bl	0 <_ZN3GTM9GTM_fatalEPKcz>

00000000000000f0 <_ZN3GTM10futex_wakeEPSt6atomicIiEi>:
  f0:	stp	x29, x30, [sp, #-48]!
  f4:	mov	w3, w1
  f8:	mov	w4, #0x0                   	// #0
  fc:	mov	x29, sp
 100:	stp	x21, x22, [sp, #32]
 104:	adrp	x22, 0 <_ZN3GTM10futex_waitEPSt6atomicIiEi>
 108:	add	x21, x22, #0x0
 10c:	stp	x19, x20, [sp, #16]
 110:	mov	x19, x0
 114:	mov	w20, w1
 118:	ldr	w2, [x21, #4]
 11c:	mov	x1, x0
 120:	mov	x0, #0x62                  	// #98
 124:	bl	0 <syscall>
 128:	cmn	x0, #0x1
 12c:	b.eq	1a0 <_ZN3GTM10futex_wakeEPSt6atomicIiEi+0xb0>  // b.none
 130:	cmn	x0, #0x26
 134:	b.eq	14c <_ZN3GTM10futex_wakeEPSt6atomicIiEi+0x5c>  // b.none
 138:	tbnz	x0, #63, 188 <_ZN3GTM10futex_wakeEPSt6atomicIiEi+0x98>
 13c:	ldp	x19, x20, [sp, #16]
 140:	ldp	x21, x22, [sp, #32]
 144:	ldp	x29, x30, [sp], #48
 148:	ret
 14c:	mov	w2, #0x1                   	// #1
 150:	mov	w3, w20
 154:	mov	x1, x19
 158:	str	wzr, [x22]
 15c:	mov	w4, #0x0                   	// #0
 160:	mov	x0, #0x62                  	// #98
 164:	str	w2, [x21, #4]
 168:	bl	0 <syscall>
 16c:	cmn	x0, #0x1
 170:	b.ne	138 <_ZN3GTM10futex_wakeEPSt6atomicIiEi+0x48>  // b.any
 174:	bl	0 <__errno_location>
 178:	ldr	w0, [x0]
 17c:	neg	w0, w0
 180:	sxtw	x0, w0
 184:	tbz	x0, #63, 13c <_ZN3GTM10futex_wakeEPSt6atomicIiEi+0x4c>
 188:	neg	w0, w0
 18c:	bl	0 <strerror>
 190:	adrp	x2, 0 <_ZN3GTM10futex_waitEPSt6atomicIiEi>
 194:	mov	x1, x0
 198:	add	x0, x2, #0x0
 19c:	bl	0 <_ZN3GTM9GTM_fatalEPKcz>
 1a0:	bl	0 <__errno_location>
 1a4:	ldr	w2, [x0]
 1a8:	neg	w2, w2
 1ac:	sxtw	x0, w2
 1b0:	b	130 <_ZN3GTM10futex_wakeEPSt6atomicIiEi+0x40>
