SISO Shift Register - SystemVerilog Project

🧩 Overview
This project implements a **Serial-In Serial-Out (SISO) Shift Register** using **SystemVerilog**.  
A SISO register accepts serial input data on each clock cycle and shifts it through internal flip-flops, producing a serial output.  
This design demonstrates **sequential logic**, **flip-flop behavior**, and **clock-driven data movement** — fundamental concepts in digital design.

📁 Project Structure
├── siso.sv # Main SystemVerilog design file
├── tb_siso.sv # Testbench for simulation
└── README.md # Project documentation


