# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1880 3.2e-05 4096 4.56613e-41 2520 769344 148.583 7339.45 4282.23 11773.1 11773.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1880 3.2e-05 4096 4.56431e-41 2520 769320 150.306 8267.79 4286.38 12704.6 12704.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1880 3.2e-05 4096 4.56669e-41 2520 769360 144.134 8604.69 4281.65 13030.6 13030.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1880 3.2e-05 4096 4.55758e-41 2520 769344 143.18 8022.65 4257.96 12423.9 12424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1880 3.2e-05 4096 4.58757e-41 2520 769300 143.169 8114.32 4277.29 12534.9 12535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1880 3.2e-05 4096 4.58365e-41 2520 769328 143.214 8287.55 4274.44 12705.3 12705.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1880 3.2e-05 4096 4.58211e-41 2520 769320 143.168 8362.25 4259.65 12765.2 12765.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1880 3.2e-05 4096 4.58042e-41 2520 769280 143.169 8088.19 4276.97 12508.4 12508.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1880 3.2e-05 4096 4.56949e-41 2520 769152 143.194 8161.86 4257.54 12562.7 12562.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1880 3.2e-05 4096 4.57202e-41 2520 769200 143.168 8634.96 4274.72 13052.9 13053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1880 3.2e-05 4096 4.57692e-41 2520 769024 143.195 10158.8 4274.41 14576.5 14576.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1880 3.2e-05 4096 4.56557e-41 2520 769408 143.178 7092.75 4254.69 11490.7 11490.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1880 3.2e-05 4096 4.56879e-41 2520 769400 143.196 7134.76 4257.09 11535.1 11535.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1880 3.2e-05 4096 4.57552e-41 2520 769392 143.173 7118.66 4273.16 11535.1 11535.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1880 3.2e-05 4096 4.58084e-41 2520 769384 143.195 7248.91 4273.73 11665.9 11666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1880 3.2e-05 4096 4.56991e-41 2520 769344 143.153 7460.02 4276.82 11880.1 11880.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1880 3.2e-05 4096 4.56949e-41 2520 769320 143.136 8353.97 4253.86 12751.1 12751.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1880 3.2e-05 4096 4.58211e-41 2520 769360 143.192 8156.46 4273.64 12573.4 12573.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1880 3.2e-05 4096 4.57692e-41 2520 769344 143.214 8683.85 4257.5 13084.7 13084.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1880 3.2e-05 4096 4.58407e-41 2520 769300 143.141 8609.25 4273.73 13026.2 13026.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1880 3.2e-05 4096 4.56669e-41 2520 769328 143.191 8693.91 4273.78 13111 13111.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1880 3.2e-05 4096 4.57552e-41 2520 769320 143.182 8578.21 4274.1 12995.6 12995.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1880 3.2e-05 4096 4.56543e-41 2520 769280 143.184 8226.05 4255.04 12624.4 12624.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1880 3.2e-05 4096 4.58141e-41 2520 769152 143.161 9520.9 4257.9 13922.1 13922.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1880 3.2e-05 4096 4.56571e-41 2520 769200 143.177 9556.8 4253.69 13953.8 13953.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1880 3.2e-05 4096 4.58771e-41 2520 769024 143.168 8764.64 4258.36 13166.3 13166.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1880 3.2e-05 4096 4.57622e-41 2520 769408 143.181 6664.3 4273.44 11081 11081.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1880 3.2e-05 4096 4.5559e-41 2520 769400 143.184 7482.24 4276.92 11902.4 11902.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1880 3.2e-05 4096 4.56935e-41 2520 769392 143.184 6968.24 4277.11 11388.6 11388.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1880 3.2e-05 4096 4.5566e-41 2520 769384 143.183 7062.79 4273.67 11479.7 11479.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1880 3.2e-05 4096 4.58337e-41 2520 769344 143.163 7216.31 4277.33 11636.9 11637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1880 3.2e-05 4096 4.57328e-41 2520 769320 143.166 8731.39 4273.45 13148.1 13148.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1880 3.2e-05 4096 4.58421e-41 2520 769248 143.172 6062.49 4277.61 10483.4 10483.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1880 3.2e-05 4096 4.56417e-41 2520 769360 143.183 8453.57 4277.07 12873.9 12874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1880 3.2e-05 4096 4.57454e-41 2520 769280 143.198 5903.54 4274.23 10321.1 10321.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1880 3.2e-05 4096 4.58575e-41 2520 769344 143.177 7949.55 4277.19 12370 12370.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1880 3.2e-05 4096 4.58169e-41 2520 769152 143.175 5645.79 4277.58 10066.6 10066.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1880 3.2e-05 4096 4.56165e-41 2520 769300 143.16 8264.07 4254.92 12662.3 12662.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1880 3.2e-05 4096 4.56039e-41 2520 769200 143.176 5801.22 4254.83 10199.3 10199.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1880 3.2e-05 4096 4.56837e-41 2520 769328 143.191 10505.1 4258.16 14906.6 14906.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1880 3.2e-05 4096 4.56207e-41 2520 769216 143.259 6919.45 4258.69 11321.5 11321.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1880 3.2e-05 4096 4.57005e-41 2520 769320 143.202 10110.2 4277.61 14531.1 14531.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1880 3.2e-05 4096 4.5772e-41 2520 769200 143.211 6832.52 4255.23 11231.1 11231.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1880 3.2e-05 4096 4.55884e-41 2520 769280 143.18 9845.53 4277.68 14266.5 14266.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1880 3.2e-05 4096 4.58028e-41 2520 769024 143.2 6608.88 4254.48 11006.7 11006.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1880 3.2e-05 4096 4.57482e-41 2520 769152 143.198 8622.3 4273.79 13039.4 13039.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1880 3.2e-05 4096 4.56361e-41 2520 768768 143.169 5993.38 4273.96 10410.6 10410.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1880 3.2e-05 4096 4.57033e-41 2520 769200 143.19 8819.46 4254.83 13217.6 13217.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1880 3.2e-05 4096 4.56263e-41 2520 768800 143.236 6253.23 4258.82 10655.4 10655.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1880 3.2e-05 4096 4.573e-41 2520 769408 143.165 6601.11 4277.11 11021.5 11021.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1880 3.2e-05 4096 4.58337e-41 2520 769400 143.2 6944.9 4276.47 11364.7 11364.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1880 3.2e-05 4096 4.58645e-41 2520 769392 143.19 6847.55 4274.11 11264.9 11265.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1880 3.2e-05 4096 4.56683e-41 2520 769344 143.184 4416.92 4258.49 8818.7 8818.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1880 3.2e-05 4096 4.57398e-41 2520 769384 143.191 7954.24 4257.03 12354.6 12354.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1880 3.2e-05 4096 4.56851e-41 2520 769328 143.193 4991.24 4276.95 9411.49 9411.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1880 3.2e-05 4096 4.57706e-41 2520 769344 143.17 7718.51 4273.98 12135.8 12135.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1880 3.2e-05 4096 4.56389e-41 2520 769280 143.193 5121.62 4257.87 9522.79 9522.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1880 3.2e-05 4096 4.57216e-41 2520 769320 143.168 8393.81 4274.16 12811.2 12811.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1880 3.2e-05 4096 4.59065e-41 2520 769248 143.187 5865.62 4273.32 10282.2 10282.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1880 3.2e-05 4096 4.56193e-41 2520 769360 143.181 7996.61 4277.54 12417.4 12417.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1880 3.2e-05 4096 4.57188e-41 2520 769280 143.196 5698.29 4278.21 10119.8 10119.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1880 3.2e-05 4096 4.58799e-41 2520 769344 143.231 10178.2 4274.09 14595.6 14595.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1880 3.2e-05 4096 4.59093e-41 2520 769152 143.181 6579.67 4254.36 10977.3 10977.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1880 3.2e-05 4096 4.58365e-41 2520 769300 143.162 10054.1 4254.1 14451.5 14451.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1880 3.2e-05 4096 4.58981e-41 2520 769200 143.194 6809.07 4258.49 11210.9 11211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1880 3.2e-05 4096 4.55646e-41 2520 769328 143.215 9863.95 4277.71 14285 14285.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1880 3.2e-05 4096 4.59065e-41 2520 769216 143.268 6494.7 4255.68 10893.8 10893.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1880 3.2e-05 4096 4.5566e-41 2520 769320 143.178 9518.32 4277.83 13939.4 13939.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1880 3.2e-05 4096 4.58225e-41 2520 769200 143.202 6135.14 4255.76 10534.2 10534.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1880 3.2e-05 4096 4.57146e-41 2520 769280 143.187 9105.84 4289.24 13538.4 13538.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1880 3.2e-05 4096 4.56081e-41 2520 769024 143.181 6165 4254.89 10563.2 10563.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1880 3.2e-05 4096 4.55562e-41 2525 769376 142.961 7452.69 4276.09 11871.8 11871.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1880 3.2e-05 4096 4.58939e-41 2525 769360 142.76 6691.32 4268.15 11102.3 11102.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1880 3.2e-05 4096 4.55814e-41 2525 769280 142.978 4312.83 4276.62 8732.53 8732.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1880 3.2e-05 4096 4.58673e-41 2525 769344 142.991 7135.24 4277.3 11555.6 11555.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1880 3.2e-05 4096 4.56907e-41 2525 769248 143.003 4603.06 4269.13 9015.29 9015.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1880 3.2e-05 4096 4.57033e-41 2525 769328 142.763 7660.37 4273.7 12076.9 12077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1880 3.2e-05 4096 4.58295e-41 2525 769216 142.946 4809.02 4257.3 9209.38 9209.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1880 3.2e-05 4096 4.59023e-41 2525 769344 142.984 7947.77 4273.82 12364.7 12364.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1880 3.2e-05 4096 4.58729e-41 2525 769280 142.998 5292.37 4274.69 9710.15 9710.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1880 3.2e-05 4096 4.5772e-41 2525 769320 142.861 8403.27 4273.6 12819.8 12819.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1880 3.2e-05 4096 4.58925e-41 2525 769248 143.018 5992.86 4254.62 10390.6 10390.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1880 3.2e-05 4096 4.57188e-41 2525 769280 142.987 8171.07 4299.21 12613.4 12613.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1880 3.2e-05 4096 4.55842e-41 2525 769120 142.971 5726.1 4257.94 10127.1 10127.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1880 3.2e-05 4096 4.58407e-41 2525 769248 142.981 9947.87 4272.68 14363.6 14363.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1880 3.2e-05 4096 4.56333e-41 2525 769152 142.996 6685.51 4254.6 11083.2 11083.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1880 3.2e-05 4096 4.57902e-41 2525 769300 142.846 9995.69 4276.96 14415.6 14415.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1880 3.2e-05 4096 4.57356e-41 2525 769200 142.816 6682.11 4266.35 11091.4 11091.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1880 3.2e-05 4096 4.58645e-41 2525 769216 142.945 9634.06 4273.52 14050.6 14050.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1880 3.2e-05 4096 4.57846e-41 2525 768992 142.937 6310.21 4264.99 10718.2 10718.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1880 3.2e-05 4096 4.58365e-41 2525 769200 142.958 9319.74 4273.18 13736 13736.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1880 3.2e-05 4096 4.55646e-41 2525 768960 142.967 6207.22 4264.03 10614.3 10614.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1880 3.2e-05 4096 4.56235e-41 2525 769280 143.024 8938.05 4258.18 13339.4 13339.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1880 3.2e-05 4096 4.58575e-41 2525 769024 143.014 6381.13 4269.73 10794 10794.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1880 3.2e-05 4096 4.56823e-41 2528 769344 143.16 6530.46 4276.68 10950.4 10950.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1880 3.2e-05 4096 4.57216e-41 2528 769280 143.126 4197.87 4276.95 8618.05 8618.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1880 3.2e-05 4096 4.5559e-41 2528 769360 143.172 6688.42 4272.84 11104.5 11104.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1880 3.2e-05 4096 4.55632e-41 2528 769280 143.132 4294.18 4277.48 8714.89 8714.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1880 3.2e-05 4096 4.56935e-41 2528 769344 143.155 7238.79 4277.05 11659.1 11659.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1880 3.2e-05 4096 4.56221e-41 2528 769248 143.142 4605.31 4265.69 9014.25 9014.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1880 3.2e-05 4096 4.57678e-41 2528 769328 143.152 7091.46 4273.55 11508.3 11508.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1880 3.2e-05 4096 4.58953e-41 2528 769216 143.139 4534.73 4273.49 8951.46 8951.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1880 3.2e-05 4096 4.57342e-41 2528 769104 143.154 3735.1 4263.15 8141.51 8141.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1880 3.2e-05 4096 4.58841e-41 2528 769280 143.133 7271.79 4277.46 11692.5 11692.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1880 3.2e-05 4096 4.57482e-41 2528 769152 143.122 4927.33 4276.92 9347.47 9347.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1880 3.2e-05 4096 4.56417e-41 2528 769152 143.167 4053.61 4274.19 8471.06 8471.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1880 3.2e-05 4096 4.56879e-41 2528 769320 143.141 10207.2 4274.66 14625.1 14625.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1880 3.2e-05 4096 4.58953e-41 2528 769248 143.197 6542.59 4254.9 10940.8 10940.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1880 3.2e-05 4096 4.55856e-41 2528 769176 143.197 5338.78 4277.42 9759.5 9759.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1880 3.2e-05 4096 4.58351e-41 2528 769280 143.141 9614.25 4277.09 14034.6 14034.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1880 3.2e-05 4096 4.58533e-41 2528 769120 143.182 6461.1 4271.04 10875.4 10875.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1880 3.2e-05 4096 4.56403e-41 2528 768960 143.139 5439.41 4270.96 9853.61 9853.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1880 3.2e-05 4096 4.56627e-41 2528 769248 143.139 9054.01 4258.31 13455.6 13455.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1880 3.2e-05 4096 4.58547e-41 2528 769152 143.176 5895.45 4257.59 10296.3 10296.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1880 3.2e-05 4096 4.58267e-41 2528 768960 143.166 5100.32 4277.4 9520.99 9521.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1880 3.2e-05 4096 4.56585e-41 2528 769300 143.172 8919.89 4273.95 13337.1 13337.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1880 3.2e-05 4096 4.56347e-41 2528 769200 143.201 6273.56 4259.3 10676.2 10676.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1880 3.2e-05 4096 4.59037e-41 2528 768900 143.177 5172.59 4268.53 9584.39 9584.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1880 3.2e-05 4096 4.56445e-41 2528 769216 143.13 8723.29 4258.34 13124.9 13125.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1880 3.2e-05 4096 4.5737e-41 2528 768992 143.131 6083.9 4272.96 10500.1 10500.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1880 3.2e-05 4096 4.56879e-41 2528 768768 143.166 4989.56 4277.48 9410.3 9410.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1880 3.2e-05 4096 4.55954e-41 2528 769200 143.126 8631 4273.65 13047.9 13048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1880 3.2e-05 4096 4.57888e-41 2528 768960 143.147 6078.12 4257.04 10478.4 10478.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1880 3.2e-05 4096 4.58477e-41 2528 768960 143.235 5077.61 4275.55 9496.5 9496.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1880 3.2e-05 4096 4.56837e-41 2528 769152 143.145 8555.16 4273.01 12971.4 12971.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1880 3.2e-05 4096 4.56207e-41 2528 769024 143.175 5795.38 4254.76 10193.4 10193.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1880 3.2e-05 4096 4.58967e-41 2528 768768 143.163 5305.18 4255.24 9703.69 9703.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1880 3.2e-05 4096 4.58869e-41 2520 769408 143.171 6622.78 4277.32 11043.4 11043.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1880 3.2e-05 4096 4.56683e-41 2520 769344 143.168 4248.71 4277.23 8669.2 8669.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1880 3.2e-05 4096 4.58435e-41 2520 769400 143.171 7565.85 4276.82 11985.9 11986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1880 3.2e-05 4096 4.58617e-41 2520 769360 143.177 4771.9 4269.05 9184.23 9184.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1880 3.2e-05 4096 4.58295e-41 2520 769320 143.176 3893.09 4269.57 8305.94 8306.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1880 3.2e-05 4096 4.55632e-41 2520 769392 143.197 6941.47 4272.04 11356.8 11356.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1880 3.2e-05 4096 4.56991e-41 2520 769344 143.163 4519.3 4277.62 8940.19 8940.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1880 3.2e-05 4096 4.57468e-41 2520 769248 143.181 3705.72 4273.21 8122.21 8122.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1880 3.2e-05 4096 4.57062e-41 2520 769384 143.172 9862.13 4277 14282.4 14282.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1880 3.2e-05 4096 4.58239e-41 2520 769328 143.196 6201.38 4266.88 10611.6 10611.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1880 3.2e-05 4096 4.57188e-41 2520 769272 143.186 5045.34 4265.22 9453.84 9453.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1880 3.2e-05 4096 4.57118e-41 2520 769344 143.152 9194.72 4257.6 13595.6 13595.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1880 3.2e-05 4096 4.57398e-41 2520 769280 143.216 5920.25 4265.51 10329.1 10329.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1880 3.2e-05 4096 4.57762e-41 2520 769152 143.188 4790.08 4266.28 9199.65 9199.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1880 3.2e-05 4096 4.58771e-41 2520 769320 143.147 9413.36 4268.62 13825.2 13825.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1880 3.2e-05 4096 4.55828e-41 2520 769248 143.176 6111.97 4257.4 10512.7 10512.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1880 3.2e-05 4096 4.57636e-41 2520 769176 143.17 5399.32 4266.45 9809.03 9809.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1880 3.2e-05 4096 4.56557e-41 2520 768960 143.181 4804.3 4277.28 9224.85 9224.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1880 3.2e-05 4096 4.58547e-41 2520 769360 143.174 8850 4274.34 13267.6 13267.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1880 3.2e-05 4096 4.57846e-41 2520 769280 143.181 6049.67 4277.01 10470 10470.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1880 3.2e-05 4096 4.55983e-41 2520 769200 143.215 5056.38 4273.34 9473.04 9473.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1880 3.2e-05 4096 4.58561e-41 2520 768960 143.223 5064.49 4277.4 9485.21 9485.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1880 3.2e-05 4096 4.57384e-41 2520 769344 143.182 8423.05 4254.4 12820.7 12820.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1880 3.2e-05 4096 4.59079e-41 2520 769152 143.188 5950.57 4258.56 10352.4 10352.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1880 3.2e-05 4096 4.56277e-41 2520 768960 143.194 4905.42 4277.61 9326.32 9326.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1880 3.2e-05 4096 4.56487e-41 2520 768768 143.182 4581.75 4274.18 8999.21 8999.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1880 3.2e-05 4096 4.56347e-41 2520 769300 143.165 8657.67 4273.54 13074.5 13074.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1880 3.2e-05 4096 4.58112e-41 2520 769200 143.211 5884.46 4255.34 10283.1 10283.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1880 3.2e-05 4096 4.57524e-41 2520 768900 143.201 5263.27 4274.11 9680.68 9680.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1880 3.2e-05 4096 4.56991e-41 2520 768800 143.22 4673.45 4273.9 9090.68 9090.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1880 3.2e-05 4096 4.56795e-41 2544 769280 143.174 7225.86 4277.39 11646.5 11646.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1880 3.2e-05 4096 4.57482e-41 2544 769216 143.178 4605.33 4274.37 9022.98 9023.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1880 3.2e-05 4096 4.58281e-41 2544 769152 143.225 3809.65 4269.53 8222.51 8222.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1880 3.2e-05 4096 4.57888e-41 2544 769280 143.212 6983.16 4277.44 11403.9 11404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1880 3.2e-05 4096 4.56207e-41 2544 769200 143.19 4551.33 4277.33 8971.96 8972.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1880 3.2e-05 4096 4.58687e-41 2544 769200 143.203 3711.05 4274.44 8128.8 8128.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1880 3.2e-05 4096 4.58e-41 2544 769248 143.201 9666.22 4273.93 14083.5 14083.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1880 3.2e-05 4096 4.58323e-41 2544 769152 143.198 6087.07 4274.36 10504.7 10504.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1880 3.2e-05 4096 4.58056e-41 2544 769104 143.193 4904.48 4257.99 9305.77 9305.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1880 3.2e-05 4096 4.59009e-41 2544 768960 143.205 4142.26 4274.36 8559.92 8560.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1880 3.2e-05 4096 4.5793e-41 2544 769272 143.171 8926.4 4273.17 13342.8 13342.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1880 3.2e-05 4096 4.56529e-41 2544 769216 143.244 5646.86 4258.78 10049 10049.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1880 3.2e-05 4096 4.56389e-41 2544 769104 143.224 4642.55 4277.16 9063.03 9063.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1880 3.2e-05 4096 4.58561e-41 2544 768992 143.204 4181.05 4274.37 8598.72 8598.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1880 3.2e-05 4096 4.58323e-41 2544 769216 143.217 8706.4 4272.18 13121.9 13122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1880 3.2e-05 4096 4.5716e-41 2544 769152 143.188 5646.31 4254.81 10044.4 10044.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1880 3.2e-05 4096 4.58449e-41 2544 768960 143.193 4740.26 4264.88 9148.44 9148.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1880 3.2e-05 4096 4.57468e-41 2544 769024 143.21 4181.61 4274.69 8599.61 8599.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1880 3.2e-05 4096 4.58813e-41 2544 769248 143.217 8593.68 4273.99 13011 13011.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1880 3.2e-05 4096 4.57202e-41 2544 769104 143.212 5938.09 4255.45 10336.9 10337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1880 3.2e-05 4096 4.58981e-41 2544 768960 143.224 5004.18 4274.02 9421.52 9421.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1880 3.2e-05 4096 4.57328e-41 2544 768960 143.254 5007.61 4278.24 9429.21 9429.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1880 3.2e-05 4096 4.57622e-41 2544 769200 143.217 8525.65 4277.97 12946.9 12947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1880 3.2e-05 4096 4.58351e-41 2544 769120 143.242 6051.67 4278.06 10473.1 10473.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1880 3.2e-05 4096 4.58561e-41 2544 768960 143.24 4983.9 4258.52 9385.76 9385.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1880 3.2e-05 4096 4.55758e-41 2544 768960 143.272 4631 4278.23 9052.6 9052.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1880 3.2e-05 4096 4.58183e-41 2550 769248 143.184 7564.14 4273.94 11981.4 11981.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1880 3.2e-05 4096 4.56543e-41 2550 769216 143.186 4798.45 4277.65 9219.38 9219.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1880 3.2e-05 4096 4.5559e-41 2550 769152 143.194 3926.59 4274.14 8344.02 8344.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1880 3.2e-05 4096 4.58939e-41 2550 769240 143.196 7030.98 4274.07 11448.4 11448.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1880 3.2e-05 4096 4.58225e-41 2550 769200 143.184 4506.21 4278.02 8927.52 8927.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1880 3.2e-05 4096 4.57594e-41 2550 769080 143.175 3749.76 4272.96 8165.99 8166.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1880 3.2e-05 4096 4.55674e-41 2550 769120 143.223 3239.74 4272.36 7655.43 7655.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1880 3.2e-05 4096 4.57944e-41 2550 769248 143.211 9547.05 4288.75 13979.1 13979.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1880 3.2e-05 4096 4.56473e-41 2550 769152 143.187 5932.42 4254.43 10330.1 10330.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1880 3.2e-05 4096 4.56165e-41 2550 769104 143.205 4840.02 4277.53 9260.85 9260.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1880 3.2e-05 4096 4.56543e-41 2550 768960 143.229 4116.65 4274.38 8534.36 8534.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1880 3.2e-05 4096 4.5758e-41 2550 769216 143.161 8769.1 4274.83 13187.2 13187.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1880 3.2e-05 4096 4.57706e-41 2550 769104 143.199 5559.13 4258.36 9960.8 9960.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1880 3.2e-05 4096 4.57412e-41 2550 769104 143.245 4558.86 4274.51 8976.71 8976.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1880 3.2e-05 4096 4.56711e-41 2550 768992 143.216 4105.85 4278.06 8527.22 8527.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1880 3.2e-05 4096 4.56431e-41 2550 769216 143.246 8705.47 4277.57 13126.4 13126.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1880 3.2e-05 4096 4.59037e-41 2550 769152 143.239 5660.7 4258.26 10062.3 10062.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1880 3.2e-05 4096 4.56837e-41 2550 768960 143.227 4794.88 4274 9212.21 9212.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1880 3.2e-05 4096 4.57188e-41 2550 769024 143.26 4285.38 4275.68 8704.42 8704.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1880 3.2e-05 4096 4.57356e-41 2550 769176 143.179 8951.39 4274.79 13369.5 13369.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1880 3.2e-05 4096 4.58239e-41 2550 769104 143.208 6360.78 4278.37 10782.5 10782.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1880 3.2e-05 4096 4.57692e-41 2550 768960 143.247 5228.75 4283.1 9655.2 9655.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1880 3.2e-05 4096 4.56361e-41 2550 768960 143.247 4942.34 4279.04 9364.72 9364.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1880 3.2e-05 4096 4.58547e-41 2550 768600 143.239 4506.75 4277.35 8927.44 8927.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1880 3.2e-05 4096 4.58519e-41 2550 769200 143.198 8660.74 4277.44 13081.5 13081.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1880 3.2e-05 4096 4.57076e-41 2550 769120 143.246 5932.05 4273.93 10349.3 10349.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1880 3.2e-05 4096 4.57314e-41 2550 768960 143.276 5107.95 4274.65 9525.98 9526.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1880 3.2e-05 4096 4.57874e-41 2550 768960 143.297 4650.5 4278.9 9072.79 9072.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1880 3.2e-05 4096 4.58239e-41 2550 768800 143.248 4493.21 4278.53 8915.1 8915.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1880 3.2e-05 4096 4.55716e-41 2520 769408 143.15 6892.4 4277.32 11313 11313.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1880 3.2e-05 4096 4.55828e-41 2520 769344 143.139 4486 4257.2 8886.44 8886.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1880 3.2e-05 4096 4.57328e-41 2520 769344 143.161 3621.4 4277.32 8041.98 8042.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1880 3.2e-05 4096 4.56235e-41 2520 769280 143.208 3156.79 4257.26 7557.36 7557.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1880 3.2e-05 4096 4.56599e-41 2520 769400 143.154 9433.92 4292.6 13869.8 13869.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1880 3.2e-05 4096 4.58547e-41 2520 769360 143.185 5864.44 4277.52 10285.2 10285.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1880 3.2e-05 4096 4.5594e-41 2520 769320 143.159 4783.45 4273.55 9200.27 9200.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1880 3.2e-05 4096 4.56767e-41 2520 769280 143.219 4047.2 4277.63 8468.15 8468.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1880 3.2e-05 4096 4.56025e-41 2520 769392 143.175 8674.24 4274.09 13091.6 13091.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1880 3.2e-05 4096 4.58841e-41 2520 769344 143.196 5428.94 4275.19 9847.44 9847.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1880 3.2e-05 4096 4.57608e-41 2520 769248 143.166 4463.44 4274.11 8880.82 8880.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1880 3.2e-05 4096 4.57762e-41 2520 769152 143.169 4028.31 4277.2 8448.78 8448.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1880 3.2e-05 4096 4.56459e-41 2520 769200 143.225 3488.31 4277.45 7909.09 7909.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1880 3.2e-05 4096 4.57062e-41 2520 769384 143.182 8287.56 4257.23 12688.1 12688.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1880 3.2e-05 4096 4.57048e-41 2520 769328 143.168 5247.9 4258.91 9650.09 9650.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1880 3.2e-05 4096 4.57986e-41 2520 769272 143.215 4403.28 4273.94 8820.53 8820.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1880 3.2e-05 4096 4.55828e-41 2520 769216 143.221 3870.42 4274.26 8288 8288.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1880 3.2e-05 4096 4.5779e-41 2520 769160 143.249 3412.22 4270.26 7825.83 7825.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1880 3.2e-05 4096 4.59093e-41 2520 769344 143.195 7892.62 4259.71 12295.6 12295.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1880 3.2e-05 4096 4.58855e-41 2520 769280 143.188 5396.52 4254.3 9794.11 9794.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1880 3.2e-05 4096 4.58491e-41 2520 769152 143.188 4479.72 4273.73 8896.73 8896.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1880 3.2e-05 4096 4.58014e-41 2520 769024 143.19 4151.69 4277.03 8572.01 8572.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1880 3.2e-05 4096 4.58155e-41 2520 768960 143.208 3776.54 4273.97 8193.82 8193.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1880 3.2e-05 4096 4.5772e-41 2560 769216 143.099 6886.31 4259.23 11288.7 11288.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1880 3.2e-05 4096 4.56641e-41 2560 769152 143.113 4405.25 4275.28 8823.75 8823.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1880 3.2e-05 4096 4.58449e-41 2560 769152 143.105 3618.21 4277.7 8039.12 8039.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1880 3.2e-05 4096 4.56319e-41 2560 769024 143.109 3148.26 4274.11 7565.57 7565.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1880 3.2e-05 4096 4.58127e-41 2560 769200 143.097 9232.25 4255.68 13631.1 13631.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1880 3.2e-05 4096 4.57019e-41 2560 769120 143.11 5607.41 4257.99 10008.6 10008.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1880 3.2e-05 4096 4.58953e-41 2560 769080 143.088 4646.59 4278.27 9068.06 9068.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1880 3.2e-05 4096 4.55814e-41 2560 768960 143.088 3986.2 4278.28 8407.67 8407.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1880 3.2e-05 4096 4.57972e-41 2560 769000 143.151 3641.63 4278.73 8063.62 8063.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1880 3.2e-05 4096 4.56389e-41 2560 769200 143.104 8506.47 4265.79 12915.5 12915.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1880 3.2e-05 4096 4.55632e-41 2560 769152 143.123 5314.07 4267.2 9724.49 9724.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1880 3.2e-05 4096 4.58491e-41 2560 769104 143.176 4368.36 4269.73 8781.36 8781.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1880 3.2e-05 4096 4.56459e-41 2560 768960 143.135 3878.22 4278.48 8299.94 8300.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1880 3.2e-05 4096 4.55576e-41 2560 768960 143.218 3410.26 4279.18 7832.76 7832.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1880 3.2e-05 4096 4.58323e-41 2560 769160 143.129 7989.87 4255.81 12388.9 12389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1880 3.2e-05 4096 4.56963e-41 2560 769104 143.126 5077.75 4275.14 9496.11 9496.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1880 3.2e-05 4096 4.57874e-41 2560 768936 143.134 4283.3 4265.97 8692.51 8692.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1880 3.2e-05 4096 4.58351e-41 2560 768992 143.181 3762.45 4278.36 8184.09 8184.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1880 3.2e-05 4096 4.558e-41 2560 768880 143.176 3331.05 4277.83 7752.16 7752.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1880 3.2e-05 4096 4.56501e-41 2560 769152 143.126 7942.36 4278.21 12363.8 12363.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1880 3.2e-05 4096 4.55983e-41 2560 769024 143.115 5356.46 4278.08 9777.76 9777.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1880 3.2e-05 4096 4.57706e-41 2560 768960 143.106 4447.81 4269.95 8860.96 8861.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1880 3.2e-05 4096 4.58463e-41 2560 768768 143.123 4092.05 4273.19 8508.46 8508.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1880 3.2e-05 4096 4.56851e-41 2560 768640 143.124 3774.39 4277.67 8195.28 8195.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1880 3.2e-05 4096 4.5765e-41 2560 768768 143.225 3580.95 4275.37 7999.64 7999.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1880 3.2e-05 4096 4.58771e-41 2560 769232 143.088 12968.4 4278.15 17389.7 17389.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1880 3.2e-05 4096 4.5566e-41 2560 769216 143.135 7638.86 4277.85 12059.9 12060
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1880 3.2e-05 4096 4.58911e-41 2560 769152 143.109 4923.28 4255.62 9322.11 9322.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1880 3.2e-05 4096 4.57566e-41 2560 769152 143.12 4029.14 4274.69 8447.05 8447.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1880 3.2e-05 4096 4.58813e-41 2560 769024 143.138 3595.33 4274.16 8012.72 8012.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1880 3.2e-05 4096 4.58841e-41 2560 768960 143.104 3291.28 4278.16 7712.65 7712.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1880 3.2e-05 4096 4.5758e-41 2560 768960 143.125 3042.56 4258.7 7444.49 7444.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1880 3.2e-05 4096 4.56613e-41 2560 768992 143.175 2856.43 4259.33 7259.04 7259.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1880 3.2e-05 4096 4.57118e-41 2560 768768 143.085 2718.93 4274.56 7136.68 7136.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1880 3.2e-05 4096 4.57286e-41 2520 769216 143.239 12051.4 4274.45 16469.2 16469.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1880 3.2e-05 4096 4.56025e-41 2560 768992 143.171 12153.2 4272.71 16569.2 16569.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1880 3.2e-05 4096 4.56403e-41 2550 768880 143.225 12469.9 4254.33 16867.6 16867.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1880 3.2e-05 4096 4.5779e-41 2544 768880 143.244 12317.7 4254.62 16715.6 16715.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1880 3.2e-05 4096 4.5723e-41 2528 769152 143.141 12049.2 4260.92 16453.4 16453.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1880 3.2e-05 4096 4.58701e-41 2528 768480 143.171 4569.87 4257.66 8970.81 8970.92
