Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Dec  8 18:50:14 2023
| Host         : seshanpc running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             6.767ns  (required time - arrival time)
  Source:                 new_clk_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            new_clk_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        3.282ns  (logic 0.993ns (30.256%)  route 2.289ns (69.744%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=20, estimated)       1.566     5.074    clk_100mhz_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  new_clk_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  new_clk_reg[19]/Q
                         net (fo=1, estimated)        0.701     6.293    new_clk_reg[19]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.389 r  new_clk_reg_BUFG[19]_inst/O
                         net (fo=1611, estimated)     1.588     7.977    new_clk_reg_BUFG[19]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.379     8.356 r  new_clk_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.356    new_clk_reg[16]_i_1_n_4
    SLICE_X34Y46         FDRE                                         r  new_clk_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=20, estimated)       1.447    14.782    clk_100mhz_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  new_clk_reg[19]/C
                         clock pessimism              0.268    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)        0.109    15.123    new_clk_reg[19]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -8.356    
  -------------------------------------------------------------------
                         slack                                  6.767    




