<HTML>
<HEAD>
<TITLE>Map Report</TITLE>
<link href="file:///C:/lscc/radiant/2022.1/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///C:/lscc/radiant/2022.1/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" onclick="hideTocList()"><PRE>
<A name="Mrp"></A>                         Lattice Mapping Report File
Design:  top_vga
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2022.1.0.52.3
Mapped on: Mon Jan  2 20:24:08 2023


<A name="mrp_di"></A><B><U><big>Design Information</big></U></B>

Command line:   map -i tron_impl_1_syn.udb -pdc C:/Users/Alexander
     Lea/Downloads/ES4_FINAL/final_project - Dec 8th 3_16PM (Demo Victory -
     final)/top_level.pdc -o tron_impl_1_map.udb -mp tron_impl_1.mrp -hierrpt
     -gui

<A name="mrp_ds"></A><B><U><big>Design Summary</big></U></B>
   Number of slice registers: 158 out of  5280 (3%)
   Number of I/O registers:      2 out of   117 (2%)
   Number of LUT4s:           541 out of  5280 (10%)
      Number of logic LUT4s:             381
      Number of inserted feedthru LUT4s:  33
      Number of replicated LUT4s:         11
      Number of ripple logic:             58 (116 LUT4s)
   Number of IO sites used:   14 out of 39 (36%)
      Number of IO sites used for general PIO: 14
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 14 out of 36 (39%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 14 out of 39 (36%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             1 out of 30 (3%)
   Number of PLLs:             1 out of 1 (100%)
   Number of Clocks:  6
      Net clk_sig: 70 loads, 70 rising, 0 falling (Driver: Pin
     pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL)
      Net vga_comms.frame_clk_sig: 3 loads, 3 rising, 0 falling (Driver: Pin
     vga_comms.i566_4_lut/Z)
      Net game_clk_sig: 42 loads, 42 rising, 0 falling (Driver: Pin
     vga_comms.gameBC_466__i3/Q)
      Net NES_inst.NESclk: 10 loads, 10 rising, 0 falling (Driver: Pin
     NES_inst.count_468_553__i8/Q)
      Net NES_inst.CLK: 11 loads, 11 rising, 0 falling (Driver: Pin
     NES_inst.HSOSC_instance/CLKHF)
      Net ref_clk_in_c: 1 loads, 1 rising, 0 falling (Driver: Port ref_clk_in)

   Number of Clock Enables:  18
      Net VCC_net: 4 loads, 0 SLICEs
      Net direction_P2.n10633: 1 loads, 1 SLICEs
      Net direction_P2.n2859: 1 loads, 1 SLICEs
      Net vga_comms.n2869: 6 loads, 6 SLICEs
      Net n3120: 1 loads, 1 SLICEs
      Net n2446: 1 loads, 1 SLICEs
      Net n2858: 6 loads, 6 SLICEs
      Net n2861: 12 loads, 12 SLICEs
      Net flag_adj_642: 11 loads, 11 SLICEs
      Net n3140: 4 loads, 4 SLICEs
      Net NES_inst.output1_7__N_508: 10 loads, 8 SLICEs
      Net flag_adj_636: 11 loads, 11 SLICEs
      Net color.n52: 2 loads, 2 SLICEs
      Net mem_N_466: 1 loads, 0 SLICEs
      Net n3137: 4 loads, 4 SLICEs
      Net n3132: 4 loads, 4 SLICEs
      Net direction_P1.n9367: 1 loads, 1 SLICEs
      Net velocity_P1.n2886: 4 loads, 4 SLICEs
   Number of LSRs:  12
      Net direction_P2.n9248: 1 loads, 1 SLICEs
      Net direction_P2.n2347: 1 loads, 1 SLICEs
      Net vga_comms.n2869: 6 loads, 6 SLICEs
      Net vga_comms.n3073: 6 loads, 6 SLICEs
      Net valid_N_101: 3 loads, 3 SLICEs
      Net val_sig: 1 loads, 1 SLICEs
      Net n5438: 6 loads, 6 SLICEs
      Net n536: 1 loads, 1 SLICEs
      Net color.n2185: 1 loads, 1 SLICEs
      Net color.n35_c: 1 loads, 1 SLICEs
      Net velocity_P2.n2873: 9 loads, 9 SLICEs
      Net velocity_P1.n2855: 9 loads, 9 SLICEs
   Top 10 highest fanout non-clock nets:
      Net row_sig[9]: 24 loads
      Net col_sig[4]: 23 loads
      Net n525: 23 loads
      Net color.n4797: 22 loads
      Net row_sig[3]: 22 loads
      Net col_sig[3]: 21 loads
      Net col_sig[5]: 20 loads
      Net row_sig[5]: 20 loads
      Net col_sig[8]: 19 loads
      Net row_sig[4]: 19 loads




   Number of warnings:  12
   Number of errors:    0




<A name="mrp_dwe"></A><B><U><big>Design Errors/Warnings</big></U></B>

WARNING - map: C:/Users/Alexander Lea/Downloads/ES4_FINAL/final_project - Dec
     8th 3_16PM (Demo Victory - final)/top_level.pdc (11) : No port matched
     &apos;east_in&apos;.
WARNING - map: C:/Users/Alexander Lea/Downloads/ES4_FINAL/final_project - Dec

     8th 3_16PM (Demo Victory - final)/top_level.pdc (12) : No port matched
     &apos;west_in&apos;.
WARNING - map: C:/Users/Alexander Lea/Downloads/ES4_FINAL/final_project - Dec
     8th 3_16PM (Demo Victory - final)/top_level.pdc (13) : No port matched
     &apos;data_in&apos;.
WARNING - map: No port matched &apos;east_in&apos;.
WARNING - map: Can&apos;t resolve object &apos;east_in&apos; in constraint &apos;ldc_set_location
     -site {13} [get_ports east_in]&apos;.
WARNING - map: No port matched &apos;west_in&apos;.
WARNING - map: Can&apos;t resolve object &apos;west_in&apos; in constraint &apos;ldc_set_location
     -site {21} [get_ports west_in]&apos;.
WARNING - map: No port matched &apos;data_in&apos;.
WARNING - map: Can&apos;t resolve object &apos;data_in&apos; in constraint &apos;ldc_set_location
     -site {4} [get_ports data_in]&apos;.
WARNING - map: Remove invalid constraint &apos;ldc_set_location -site {13} [get_ports
     east_in]&apos;.
WARNING - map: Remove invalid constraint &apos;ldc_set_location -site {21} [get_ports
     west_in]&apos;.
WARNING - map: Remove invalid constraint &apos;ldc_set_location -site {4} [get_ports
     data_in]&apos;.



<A name="mrp_ioa"></A><B><U><big>IO (PIO) Attributes</big></U></B>

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb_out[3]          | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb_out[4]          | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb_out[5]          | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| vsync_out           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| hsync_out           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb_out[2]          | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb_out[1]          | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb_out[0]          | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| pll_out             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| continCLK_out       | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| latch_out           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ref_clk_in          | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| data_in_one         | INPUT     |           | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| data_in_two         | INPUT     |           | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+




<A name="mrp_rm"></A><B><U><big>Removed logic</big></U></B>

Block i1 was optimized away.



<A name="mrp_pll"></A><B><U><big>PLL/DLL Summary</big></U></B>
---------------

PLL 1:                                 Pin/Node Value
  PLL Instance Name:                            pll/lscc_pll_inst/u_PLL_B
  Input Reference Clock:               PIN      ref_clk_in_c
  Output Clock(CoreA):                 PIN      pll_out_c
  Output Clock(GlobalA):               NODE     clk_sig
  Output Clock(CoreB):                          NONE
  Output Clock(GlobalB):                        NONE
  Feedback input:                      NODE     pll.lscc_pll_inst.feedback_w
  Internal Feedback output:            NODE     pll.lscc_pll_inst.feedback_w
  BYPASS signal:                                GND
  LATCH signal:                                 GND
  Lock Signal:                                  NONE
  Input Clock Frequency (MHz):                  NA
  Reference Divider:                            0
  Feedback Divider:                             66
  VCO Divider:                                  5
  ENABLE_ICEGATE_PORTA:                         0
  ENABLE_ICEGATE_PORTB:                         0
  PLLOUT_SELECT_PORTA:                          GENCLK
  PLLOUT_SELECT_PORTB:                          GENCLK
  SHIFTREG_DIV_MODE:                            0
  DELAY_ADJUSTMENT_MODE_RELATIVE:               FIXED
  FDA_RELATIVE:                                 0
  FEEDBACK_PATH:                                SIMPLE
  DELAY_ADJUSTMENT_MODE_FEEDBACK:               FIXED
  FDA_FEEDBACK:                                 0
  FILTER_RANGE:                                 1
  EXTERNAL_DIVIDE_FACTOR:                       NONE
  TEST Mode:                                    0

OSC Summary
-----------

OSC 1:                                 Pin/Node Value
  OSC Instance Name:                            NES_inst/HSOSC_instance
  Power UP:                            NODE     VCC_net
  Enable Signal:                       NODE     VCC_net
  OSC Output:                          NODE     NES_inst.CLK
  DIV Setting:                                  00



<A name="mrp_asic"></A><B><U><big>ASIC Components</big></U></B>
---------------

Instance Name: NES_inst/output2_i0_i0
         Type: IOLOGIC
Instance Name: NES_inst/HSOSC_instance
         Type: HFOSC
Instance Name: NES_inst/output1_i0_i0
         Type: IOLOGIC
Instance Name: pll/lscc_pll_inst/u_PLL_B
         Type: PLL

Instance Name: RAM/mem0
         Type: EBR



<A name="mrp_consum"></A><B><U><big>Constraint Summary</big></U></B>
------------------

   Total number of constraints: 20
   Total number of constraints dropped: 3



<A name="mrp_runtime"></A><B><U><big>Run Time and Memory Usage</big></U></B>
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 64 MB













































Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&amp;T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor
     Corporation,  All rights reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"><span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#mrp_di>Design Information</A></LI>
<LI><A href=#mrp_ds>Design Summary</A></LI>
<LI><A href=#mrp_dwe>Design Errors/Warnings</A></LI>
<LI><A href=#mrp_ioa>IO (PIO) Attributes</A></LI>
<LI><A href=#mrp_rm>Removed logic</A></LI>
<LI><A href=#mrp_pll>PLL/DLL Summary</A></LI>
<LI><A href=#mrp_asic>ASIC Components</A></LI>
<LI><A href=#mrp_consum>Constraint Summary</A></LI>
<LI><A href=#mrp_runtime>Run Time and Memory Usage</A></LI>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
  var funScroll = function() {
    var top = document.body.scrollTop;
    if (top == 0) {
      scrollStep = 0;
      return;
    }
    if (scrollStep == 0)
      scrollStep = top/20 + 1;
    top -= scrollStep;
    if (top < 0)
      top = 0;
    document.body.scrollTop = top;
    requestAnimationFrame(funScroll);
  };
  funScroll();
}

window.addEventListener('scroll', function(e) {
  var backToTop = document.getElementById('back_to_top')
  if (document.body.scrollTop > 0) {
    backToTop.style.display = 'block';
  } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
  bottom:20px; right:20px;
  width:30px; height:30px;
  font-size: 20px;
  padding: 2px 5px 2px 5px;
  position:fixed;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
  display:none;
  -webkit-transform: rotate(90deg);
  -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
  outline-width:0px;
}
</style>

</BODY>

