$date
	Fri Oct 22 21:49:19 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module result_testbench $end
$var wire 1 ! valid_out $end
$var wire 1 " valid $end
$var wire 1 # reset $end
$var wire 8 $ parallel_data [7:0] $end
$var wire 1 % data_out_serial $end
$var wire 8 & data_in_8b [7:0] $end
$var wire 1 ' clk_f $end
$var wire 1 ( clk_4f $end
$var wire 1 ) clk_2f $end
$var wire 1 * clk $end
$scope module gen_clk $end
$var wire 1 # reset $end
$var wire 1 * clk $end
$var reg 1 ) clk_2f $end
$var reg 1 ( clk_4f $end
$var reg 1 ' clk_f $end
$upscope $end
$scope module p_s_inst $end
$var wire 1 ' clk_f $end
$var wire 1 " valid $end
$var wire 1 # reset $end
$var wire 8 + data_in_8b [7:0] $end
$var wire 1 * clk $end
$var reg 3 , counter [2:0] $end
$var reg 8 - data_bus [7:0] $end
$var reg 1 % data_out_serial $end
$upscope $end
$scope module p_s_tb $end
$var wire 1 % data_out_serial $end
$var reg 1 * clk $end
$var reg 8 . data_in_8b [7:0] $end
$var reg 1 # reset $end
$var reg 1 " valid $end
$upscope $end
$scope module s_p_inst $end
$var wire 1 * clk $end
$var wire 1 ' clk_f $end
$var wire 1 % data_serial_in $end
$var wire 1 # reset $end
$var reg 8 / BC_counter [7:0] $end
$var reg 1 0 active $end
$var reg 3 1 counter [2:0] $end
$var reg 8 2 data_bus [7:0] $end
$var reg 8 3 ff_data_bus [7:0] $end
$var reg 1 4 ff_data_in $end
$var reg 8 5 parallel_data [7:0] $end
$var reg 1 ! valid_out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 5
x4
b0 3
b0 2
b111 1
00
b0 /
b100011 .
bx -
b111 ,
b100011 +
0*
x)
x(
x'
b100011 &
0%
bx $
1#
0"
x!
$end
#2000
b10111100 $
b10111100 5
0!
b10111100 -
0(
0)
0'
0#
04
1*
#4000
b0 1
b110 ,
1%
0*
#6000
b1 /
b10 2
1'
1)
1(
b101 ,
0%
b1 1
14
1*
#8000
b10 1
04
b10 3
b100 ,
1%
0*
#10000
b1010 2
0(
b11 ,
b11 1
14
1*
#12000
b11010 2
b100 1
b1010 3
b10 ,
0*
#14000
b111010 2
0)
1(
b1 ,
b101 1
b11010 3
1*
#16000
b1111010 2
b110 1
b111010 3
b0 ,
0%
0*
#18000
0(
b111 ,
b111 1
04
b1111010 3
1*
#20000
b0 1
b110 ,
1%
0*
#22000
b10 /
0'
1)
1(
b101 ,
0%
b1 1
14
1*
#24000
b10 1
04
b100 ,
1%
0*
#26000
0(
b11 ,
b11 1
14
1*
#28000
b100 1
b10 ,
0*
#30000
0)
1(
b1 ,
b101 1
1*
#32000
b110 1
b0 ,
0%
0*
#34000
0(
b111 ,
b111 1
04
1*
#36000
b0 1
b110 ,
1%
0*
#38000
b11 /
1'
1)
1(
b101 ,
0%
b1 1
14
1*
#40000
b10 1
04
b100 ,
1%
0*
#42000
0(
b11 ,
b11 1
14
1*
#44000
b100 1
b10 ,
0*
#46000
0)
1(
b1 ,
b101 1
1*
#48000
b110 1
b0 ,
0%
0*
#50000
0(
b10101010 &
b10101010 +
b10101010 .
1"
b111 ,
b111 1
04
1*
#52000
b0 1
b110 ,
1%
0*
#54000
b100 /
b10101010 -
0'
1)
1(
b101 ,
0%
b1 1
14
1*
#56000
b10 1
04
b100 ,
1%
0*
#58000
0(
b11 ,
0%
b11 1
14
1*
#60000
b1101010 2
b100 1
04
b10 ,
1%
0*
#62000
0)
1(
b1 ,
0%
b101 1
14
b1101010 3
1*
#64000
b101010 2
b110 1
04
b0 ,
1%
0*
#66000
b10101010 2
0(
b111 ,
0%
b111 1
14
b101010 3
1*
#68000
b0 1
04
b10101010 3
b110 ,
1%
0*
#70000
10
b101 /
1'
1)
1(
b101 ,
0%
b1 1
14
1*
#72000
b10 1
04
b100 ,
1%
0*
#74000
0(
b11 ,
0%
b11 1
14
1*
#76000
b100 1
04
b10 ,
1%
0*
#78000
0)
1(
b1 ,
0%
b101 1
14
1*
#80000
b110 1
04
b0 ,
1%
0*
#82000
0(
b111 ,
0%
b111 1
14
1*
#84000
b0 1
04
b110 ,
1%
0*
#86000
b10101010 $
b10101010 5
1!
b110 /
0'
1)
1(
b101 ,
0%
b1 1
14
1*
#88000
b10 1
04
b100 ,
1%
0*
#90000
0(
b11 ,
0%
b11 1
14
1*
#92000
b100 1
04
b10 ,
1%
0*
#94000
b10101011 &
b10101011 +
b10101011 .
0)
1(
b1 ,
0%
b101 1
14
1*
#96000
b110 1
04
b0 ,
1%
0*
#98000
0(
b111 ,
0%
b111 1
14
1*
#100000
b0 1
04
b110 ,
1%
0*
#102000
b10101011 -
1'
1)
1(
b101 ,
0%
b1 1
14
1*
#104000
b10 1
04
b100 ,
1%
0*
#106000
0(
b11 ,
0%
b11 1
14
1*
#108000
b100 1
04
b10 ,
1%
0*
#110000
0)
1(
b1 ,
0%
b101 1
14
1*
#112000
b110 1
04
b0 ,
1%
0*
#114000
0(
b111 ,
b111 1
14
1*
#116000
b10101011 2
b0 1
b110 ,
0*
#118000
b10101011 $
b10101011 5
0'
1)
1(
b101 ,
0%
b1 1
b10101011 3
1*
#120000
b10 1
04
b100 ,
1%
0*
#122000
0(
b11 ,
0%
b11 1
14
1*
#124000
b100 1
04
b10 ,
1%
0*
#126000
0)
1(
b1 ,
0%
b101 1
14
1*
#128000
b110 1
04
b0 ,
1%
0*
#130000
0(
b111 ,
b111 1
14
1*
#132000
b0 1
b110 ,
0*
#134000
1'
1)
1(
b101 ,
0%
b1 1
1*
#136000
b10 1
04
b100 ,
1%
0*
#138000
0(
b11 ,
0%
b11 1
14
1*
