$date
	Wed Jan 29 21:45:45 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module CU $end
$var wire 9 ! IR [8:0] $end
$var wire 1 " resetn $end
$var wire 1 # run $end
$var wire 2 $ state [1:0] $end
$var wire 3 % ry [2:0] $end
$var wire 3 & rx [2:0] $end
$var wire 3 ' opcode [2:0] $end
$var parameter 3 ( add_state $end
$var parameter 3 ) mv $end
$var parameter 3 * mvi $end
$var parameter 2 + state_0 $end
$var parameter 2 , state_1 $end
$var parameter 2 - state_2 $end
$var parameter 2 . state_3 $end
$var parameter 3 / sub_state $end
$var reg 1 0 IRin $end
$var reg 1 1 ain $end
$var reg 16 2 buswires [15:0] $end
$var reg 1 3 clear $end
$var reg 1 4 din_enable $end
$var reg 1 5 done $end
$var reg 1 6 gin $end
$var reg 1 7 gout $end
$var reg 8 8 rin [7:0] $end
$var reg 3 9 rout [2:0] $end
$var reg 1 : sub $end
$scope function rin_mux $end
$var reg 3 ; rx [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 /
b11 .
b10 -
b1 ,
b0 +
b1 *
b0 )
b10 (
$end
#0
$dumpvars
bx ;
0:
b0 9
b0 8
07
06
05
04
13
bx 2
01
00
b1 '
b0 &
b0 %
bz $
0#
0"
b1000000 !
$end
#10000
1"
#20000
10
03
b0 $
1#
#31000
15
14
13
b1 8
b0 ;
b1 $
#42000
05
04
b0 8
00
0"
#53000
10
03
1"
b0 $
#54000
b0 '
b1 &
b1 %
b1001 !
#64000
15
13
b10 8
b1 ;
b1 9
b1 $
#75000
05
b0 9
b0 8
00
0"
#86000
10
03
b0 $
1"
#87000
b10 '
b11 &
b100 %
b10011100 !
#97000
00
11
b1000 8
b11 ;
b11 9
b1 $
#108000
16
b100 9
01
b100 2
b10 $
#119000
b11 9
06
15
13
17
b11 $
#140000
05
07
b0 9
b0 8
0"
#151000
10
03
b0 $
1"
#152000
b11 '
b100 &
b101 %
b11100101 !
#162000
00
11
b10000 8
b100 ;
b100 9
b1 $
#173000
16
1:
b101 9
01
b101 2
b10 $
#184000
b100 9
06
15
13
17
b11 $
#195001
