
****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source tcl/vivado_batch_run.tcl
# read_verilog -sv $argv
# synth_design -top top -part xc7k70tfbg676-1
Command: synth_design -top top -part xc7k70tfbg676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 459629
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3094.270 ; gain = 0.000 ; free physical = 7817 ; free virtual = 456677
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:67]
INFO: [Synth 8-6157] synthesizing module 'I' [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'I' (0#1) [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:10]
INFO: [Synth 8-6157] synthesizing module 'I' [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'I' (0#1) [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:10]
INFO: [Synth 8-6157] synthesizing module 'I' [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'I' (0#1) [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:10]
INFO: [Synth 8-6157] synthesizing module 'I' [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'I' (0#1) [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:10]
INFO: [Synth 8-6157] synthesizing module 'I' [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'I' (0#1) [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:10]
INFO: [Synth 8-6157] synthesizing module 'I' [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'I' (0#1) [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:10]
INFO: [Synth 8-6157] synthesizing module 'I' [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'I' (0#1) [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:10]
INFO: [Synth 8-6157] synthesizing module 'I' [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'I' (0#1) [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:10]
INFO: [Synth 8-6157] synthesizing module 'M1' [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:29]
WARNING: [Synth 8-6104] Input port 'p1[0]\.x' has an internal driver [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:37]
WARNING: [Synth 8-6104] Input port 'p1[1]\.x' has an internal driver [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:37]
WARNING: [Synth 8-6104] Input port 'p1[2]\.x' has an internal driver [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:37]
WARNING: [Synth 8-6104] Input port 'p1[3]\.x' has an internal driver [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:37]
WARNING: [Synth 8-6104] Input port 'p1[4]\.x' has an internal driver [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:37]
WARNING: [Synth 8-6104] Input port 'p1[5]\.x' has an internal driver [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:37]
WARNING: [Synth 8-6104] Input port 'p1[6]\.x' has an internal driver [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:37]
WARNING: [Synth 8-6104] Input port 'p1[7]\.x' has an internal driver [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'M1' (0#1) [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:29]
WARNING: [Synth 8-6104] Input port 'en' has an internal driver [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:80]
WARNING: [Synth 8-6104] Input port 'i_arst' has an internal driver [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:81]
INFO: [Synth 8-6157] synthesizing module 'M2' [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:50]
INFO: [Synth 8-6155] done synthesizing module 'M2' (0#1) [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:50]
WARNING: [Synth 8-6104] Input port 'en' has an internal driver [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:87]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:67]
WARNING: [Synth 8-3848] Net en in module/entity M1 does not have driver. [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:32]
WARNING: [Synth 8-3848] Net i_arst in module/entity M1 does not have driver. [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:33]
WARNING: [Synth 8-3848] Net en in module/entity M2 does not have driver. [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:53]
WARNING: [Synth 8-3848] Net u_I\.x in module/entity top does not have driver. [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:13]
WARNING: [Synth 8-3848] Net u_I\.x in module/entity top does not have driver. [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:13]
WARNING: [Synth 8-3848] Net u_I\.x in module/entity top does not have driver. [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:13]
WARNING: [Synth 8-3848] Net u_I\.x in module/entity top does not have driver. [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:13]
WARNING: [Synth 8-3848] Net u_I\.x in module/entity top does not have driver. [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:13]
WARNING: [Synth 8-3848] Net u_I\.x in module/entity top does not have driver. [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:13]
WARNING: [Synth 8-3848] Net u_I\.x in module/entity top does not have driver. [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:13]
WARNING: [Synth 8-3848] Net u_I\.x in module/entity top does not have driver. [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:13]
WARNING: [Synth 8-7129] Port p2[7]\.x in module M2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port p2[6]\.x in module M2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port p2[5]\.x in module M2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port p2[4]\.x in module M2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port p2[3]\.x in module M2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port p2[2]\.x in module M2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port p2[1]\.x in module M2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port p2[0]\.x in module M2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port p1[7]\.w in module M1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port p1[6]\.w in module M1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port p1[5]\.w in module M1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port p1[4]\.w in module M1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port p1[3]\.w in module M1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port p1[2]\.w in module M1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port p1[1]\.w in module M1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port p1[0]\.w in module M1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3094.270 ; gain = 0.000 ; free physical = 8769 ; free virtual = 457812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3094.270 ; gain = 0.000 ; free physical = 8759 ; free virtual = 457804
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbg676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbg676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3102.270 ; gain = 8.000 ; free physical = 8758 ; free virtual = 457803
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'genblk1[7].p1[7]\.y_reg' [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:40]
WARNING: [Synth 8-327] inferring latch for variable 'genblk1[6].p1[6]\.y_reg' [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:40]
WARNING: [Synth 8-327] inferring latch for variable 'genblk1[5].p1[5]\.y_reg' [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:40]
WARNING: [Synth 8-327] inferring latch for variable 'genblk1[4].p1[4]\.y_reg' [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:40]
WARNING: [Synth 8-327] inferring latch for variable 'genblk1[3].p1[3]\.y_reg' [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:40]
WARNING: [Synth 8-327] inferring latch for variable 'genblk1[2].p1[2]\.y_reg' [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:40]
WARNING: [Synth 8-327] inferring latch for variable 'genblk1[1].p1[1]\.y_reg' [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:40]
WARNING: [Synth 8-327] inferring latch for variable 'genblk1[0].p1[0]\.y_reg' [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:40]
WARNING: [Synth 8-327] inferring latch for variable 'genblk1[7].p2[7]\.w_reg' [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:59]
WARNING: [Synth 8-327] inferring latch for variable 'genblk1[6].p2[6]\.w_reg' [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:59]
WARNING: [Synth 8-327] inferring latch for variable 'genblk1[5].p2[5]\.w_reg' [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:59]
WARNING: [Synth 8-327] inferring latch for variable 'genblk1[4].p2[4]\.w_reg' [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:59]
WARNING: [Synth 8-327] inferring latch for variable 'genblk1[3].p2[3]\.w_reg' [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:59]
WARNING: [Synth 8-327] inferring latch for variable 'genblk1[2].p2[2]\.w_reg' [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:59]
WARNING: [Synth 8-327] inferring latch for variable 'genblk1[1].p2[1]\.w_reg' [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:59]
WARNING: [Synth 8-327] inferring latch for variable 'genblk1[0].p2[0]\.w_reg' [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_noproceduralLoop.sv:59]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3102.270 ; gain = 8.000 ; free physical = 8736 ; free virtual = 457783
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port i_clk in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 3102.270 ; gain = 8.000 ; free physical = 8483 ; free virtual = 457533
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 3102.270 ; gain = 8.000 ; free physical = 8480 ; free virtual = 457530
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 3102.270 ; gain = 8.000 ; free physical = 8480 ; free virtual = 457530
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 3102.270 ; gain = 8.000 ; free physical = 8481 ; free virtual = 457531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 3102.270 ; gain = 8.000 ; free physical = 8481 ; free virtual = 457531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 3102.270 ; gain = 8.000 ; free physical = 8481 ; free virtual = 457531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 3102.270 ; gain = 8.000 ; free physical = 8481 ; free virtual = 457531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 3102.270 ; gain = 8.000 ; free physical = 8481 ; free virtual = 457531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 3102.270 ; gain = 8.000 ; free physical = 8481 ; free virtual = 457531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LD   |     1|
|4     |LDC  |     1|
|5     |IBUF |     2|
|6     |OBUF |    16|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    22|
|2     |  u_M1   |M1     |     2|
|3     |  u_M2   |M2     |     1|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 3102.270 ; gain = 8.000 ; free physical = 8481 ; free virtual = 457531
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 57 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 3102.270 ; gain = 8.000 ; free physical = 8482 ; free virtual = 457532
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 3102.277 ; gain = 8.000 ; free physical = 8484 ; free virtual = 457534
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3102.477 ; gain = 0.000 ; free physical = 8579 ; free virtual = 457630
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3102.477 ; gain = 0.000 ; free physical = 8491 ; free virtual = 457541
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 1 instance 
  LDC => LDCE: 1 instance 

Synth Design complete, checksum: e5f559ae
INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 57 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 3102.477 ; gain = 8.211 ; free physical = 8695 ; free virtual = 457745
INFO: [Common 17-206] Exiting Vivado at Tue May 30 02:24:28 2023...
