{
    "code": "module TopModule (\n    input  logic clk,\n    input  logic reset,\n    output logic shift_ena\n);\n\n    logic [2:0] cycle_count;\n\n    always @(posedge clk) begin\n        if (reset) begin\n            cycle_count <= 3'b000;\n            shift_ena <= 1'b1;\n        end else if (shift_ena) begin\n            if (cycle_count < 3'b011) begin\n                cycle_count <= cycle_count + 1'b1;\n            end else begin\n                shift_ena <= 1'b0;\n            end\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}