# FPGA-Lab-Project
Simulating a Railway Handcar on a Zynq-7000 FPGA Development Board in Verilog
