$date
	Tue May 11 10:51:02 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_JK_ff $end
$var wire 1 ! q $end
$var wire 1 " Q $end
$var reg 1 # J $end
$var reg 1 $ K $end
$var reg 1 % clk $end
$scope module U1 $end
$var wire 1 # J $end
$var wire 1 $ K $end
$var wire 1 % clk $end
$var wire 1 ! q $end
$var reg 1 " Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
1$
1#
x"
x!
$end
#10
0$
#12
0!
1"
0%
#14
1$
1%
#30
1!
0"
0#
0%
#42
1#
1%
#50
0!
1"
0%
#52
0$
1%
#54
1$
#60
