Partition Merge report for de10nanoTop
Sun Feb  2 21:50:10 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Partition Merge Rapid Recompile Summary
  5. Partition Merge Partition Pin Processing
  6. Partition Merge Resource Usage Summary
  7. Partition Merge RAM Summary
  8. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Partition Merge Summary                                                           ;
+---------------------------------+-------------------------------------------------+
; Partition Merge Status          ; Successful - Sun Feb  2 21:50:10 2020           ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                   ; de10nanoTop                                     ;
; Top-level Entity Name           ; de10nanoTop                                     ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; 1,864 / 32,070 ( 6 % )                          ;
; Total registers                 ; 2349                                            ;
; Total pins                      ; 22 / 457 ( 5 % )                                ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 1,051,648 / 4,065,280 ( 26 % )                  ;
; Total DSP Blocks                ; 0 / 87 ( 0 % )                                  ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1 / 6 ( 17 % )                                  ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                                   ;
+--------------------------------+----------------+--------------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used        ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+--------------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Hybrid (Rapid Recompile) ; Source File            ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Hybrid (Rapid Recompile) ; Post-Synthesis         ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Hybrid (Rapid Recompile) ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+--------------------------+------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Summary                                                                                          ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+
; Partition Name                 ; Rapid Recompile Status ; Netlist Preservation Requested ; Netlist Preservation Achieved ; Notes ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+
; Top                            ; Engaged                ; 100.00% (5326 / 5326)          ; 100.00% (5326 / 5326)         ;       ;
; sld_hub:auto_hub               ; Engaged                ; 100.00% (272 / 272)            ; 100.00% (272 / 272)           ;       ;
; hard_block:auto_generated_inst ; Engaged                ; 100.00% (37 / 37)              ; 100.00% (37 / 37)             ;       ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                                ;
+-------------------------------------------------------------------------------------------+-----------+---------------+-------------------+---------------------------------------------+
; Name                                                                                      ; Partition ; Type          ; Location          ; Status                                      ;
+-------------------------------------------------------------------------------------------+-----------+---------------+-------------------+---------------------------------------------+
; altera_reserved_tck                                                                       ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- altera_reserved_tck                                                                ; Top       ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- altera_reserved_tck~input                                                          ; Top       ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;                                                                                           ;           ;               ;                   ;                                             ;
; altera_reserved_tdi                                                                       ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- altera_reserved_tdi                                                                ; Top       ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- altera_reserved_tdi~input                                                          ; Top       ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;                                                                                           ;           ;               ;                   ;                                             ;
; altera_reserved_tdo                                                                       ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- altera_reserved_tdo                                                                ; Top       ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- altera_reserved_tdo~output                                                         ; Top       ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                           ;           ;               ;                   ;                                             ;
; altera_reserved_tms                                                                       ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- altera_reserved_tms                                                                ; Top       ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- altera_reserved_tms~input                                                          ; Top       ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;                                                                                           ;           ;               ;                   ;                                             ;
; clk                                                                                       ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- clk                                                                                ; Top       ; Input Pad     ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- clk~input                                                                          ; Top       ; Input Buffer  ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                           ;           ;               ;                   ;                                             ;
; jtag.bp.rV_system_jtag_uart_soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic_clr            ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                           ;           ;               ;                   ;                                             ;
; jtag.bp.rV_system_jtag_uart_soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic_ena            ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                           ;           ;               ;                   ;                                             ;
; jtag.bp.rV_system_jtag_uart_soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic_ir_in_0_       ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                           ;           ;               ;                   ;                                             ;
; jtag.bp.rV_system_jtag_uart_soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic_ir_out_0_      ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                           ;           ;               ;                   ;                                             ;
; jtag.bp.rV_system_jtag_uart_soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic_jtag_state_cdr ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                           ;           ;               ;                   ;                                             ;
; jtag.bp.rV_system_jtag_uart_soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic_jtag_state_rti ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                           ;           ;               ;                   ;                                             ;
; jtag.bp.rV_system_jtag_uart_soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic_jtag_state_sdr ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                           ;           ;               ;                   ;                                             ;
; jtag.bp.rV_system_jtag_uart_soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic_jtag_state_udr ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                           ;           ;               ;                   ;                                             ;
; jtag.bp.rV_system_jtag_uart_soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic_raw_tck        ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                           ;           ;               ;                   ;                                             ;
; jtag.bp.rV_system_jtag_uart_soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic_tdi            ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                           ;           ;               ;                   ;                                             ;
; jtag.bp.rV_system_jtag_uart_soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic_tdo            ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                           ;           ;               ;                   ;                                             ;
; jtag.bp.rV_system_jtag_uart_soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic_usr1           ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                           ;           ;               ;                   ;                                             ;
; leds[0]                                                                                   ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- leds[0]                                                                            ; Top       ; Output Pad    ; IOPAD_X52_Y0_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- leds[0]~output                                                                     ; Top       ; Output Buffer ; IOOBUF_X52_Y0_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                           ;           ;               ;                   ;                                             ;
; leds[1]                                                                                   ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- leds[1]                                                                            ; Top       ; Output Pad    ; IOPAD_X52_Y0_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- leds[1]~output                                                                     ; Top       ; Output Buffer ; IOOBUF_X52_Y0_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                           ;           ;               ;                   ;                                             ;
; leds[2]                                                                                   ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- leds[2]                                                                            ; Top       ; Output Pad    ; IOPAD_X60_Y0_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- leds[2]~output                                                                     ; Top       ; Output Buffer ; IOOBUF_X60_Y0_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                           ;           ;               ;                   ;                                             ;
; leds[3]                                                                                   ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- leds[3]                                                                            ; Top       ; Output Pad    ; IOPAD_X80_Y0_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- leds[3]~output                                                                     ; Top       ; Output Buffer ; IOOBUF_X80_Y0_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                           ;           ;               ;                   ;                                             ;
; leds[4]                                                                                   ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- leds[4]                                                                            ; Top       ; Output Pad    ; IOPAD_X60_Y0_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- leds[4]~output                                                                     ; Top       ; Output Buffer ; IOOBUF_X60_Y0_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                           ;           ;               ;                   ;                                             ;
; leds[5]                                                                                   ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- leds[5]                                                                            ; Top       ; Output Pad    ; IOPAD_X80_Y0_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- leds[5]~output                                                                     ; Top       ; Output Buffer ; IOOBUF_X80_Y0_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                           ;           ;               ;                   ;                                             ;
; leds[6]                                                                                   ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- leds[6]                                                                            ; Top       ; Output Pad    ; IOPAD_X84_Y0_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- leds[6]~output                                                                     ; Top       ; Output Buffer ; IOOBUF_X84_Y0_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                           ;           ;               ;                   ;                                             ;
; leds[7]                                                                                   ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- leds[7]                                                                            ; Top       ; Output Pad    ; IOPAD_X89_Y6_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- leds[7]~output                                                                     ; Top       ; Output Buffer ; IOOBUF_X89_Y6_N5  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                           ;           ;               ;                   ;                                             ;
; leds[8]                                                                                   ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- leds[8]                                                                            ; Top       ; Output Pad    ; IOPAD_X89_Y8_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- leds[8]~output                                                                     ; Top       ; Output Buffer ; IOOBUF_X89_Y8_N5  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                           ;           ;               ;                   ;                                             ;
; leds[9]                                                                                   ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- leds[9]                                                                            ; Top       ; Output Pad    ; IOPAD_X89_Y6_N20  ; Preserved from Post-Fit or Imported Netlist ;
;     -- leds[9]~output                                                                     ; Top       ; Output Buffer ; IOOBUF_X89_Y6_N22 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                           ;           ;               ;                   ;                                             ;
; rstn                                                                                      ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- rstn                                                                               ; Top       ; Input Pad     ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- rstn~input                                                                         ; Top       ; Input Buffer  ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                           ;           ;               ;                   ;                                             ;
; switches[0]                                                                               ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- switches[0]                                                                        ; Top       ; Input Pad     ; IOPAD_X12_Y0_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- switches[0]~input                                                                  ; Top       ; Input Buffer  ; IOIBUF_X12_Y0_N18 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                           ;           ;               ;                   ;                                             ;
; switches[1]                                                                               ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- switches[1]                                                                        ; Top       ; Input Pad     ; IOPAD_X16_Y0_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- switches[1]~input                                                                  ; Top       ; Input Buffer  ; IOIBUF_X16_Y0_N1  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                           ;           ;               ;                   ;                                             ;
; switches[2]                                                                               ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- switches[2]                                                                        ; Top       ; Input Pad     ; IOPAD_X8_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- switches[2]~input                                                                  ; Top       ; Input Buffer  ; IOIBUF_X8_Y0_N35  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                           ;           ;               ;                   ;                                             ;
; switches[3]                                                                               ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- switches[3]                                                                        ; Top       ; Input Pad     ; IOPAD_X4_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- switches[3]~input                                                                  ; Top       ; Input Buffer  ; IOIBUF_X4_Y0_N52  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                           ;           ;               ;                   ;                                             ;
; switches[4]                                                                               ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- switches[4]                                                                        ; Top       ; Input Pad     ; IOPAD_X2_Y0_N40   ; Preserved from Post-Fit or Imported Netlist ;
;     -- switches[4]~input                                                                  ; Top       ; Input Buffer  ; IOIBUF_X2_Y0_N41  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                           ;           ;               ;                   ;                                             ;
; switches[5]                                                                               ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- switches[5]                                                                        ; Top       ; Input Pad     ; IOPAD_X16_Y0_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- switches[5]~input                                                                  ; Top       ; Input Buffer  ; IOIBUF_X16_Y0_N18 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                           ;           ;               ;                   ;                                             ;
; switches[6]                                                                               ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- switches[6]                                                                        ; Top       ; Input Pad     ; IOPAD_X4_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- switches[6]~input                                                                  ; Top       ; Input Buffer  ; IOIBUF_X4_Y0_N35  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                           ;           ;               ;                   ;                                             ;
; switches[7]                                                                               ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- switches[7]                                                                        ; Top       ; Input Pad     ; IOPAD_X4_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- switches[7]~input                                                                  ; Top       ; Input Buffer  ; IOIBUF_X4_Y0_N1   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                           ;           ;               ;                   ;                                             ;
; switches[8]                                                                               ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- switches[8]                                                                        ; Top       ; Input Pad     ; IOPAD_X4_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- switches[8]~input                                                                  ; Top       ; Input Buffer  ; IOIBUF_X4_Y0_N18  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                           ;           ;               ;                   ;                                             ;
; switches[9]                                                                               ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- switches[9]                                                                        ; Top       ; Input Pad     ; IOPAD_X2_Y0_N57   ; Preserved from Post-Fit or Imported Netlist ;
;     -- switches[9]~input                                                                  ; Top       ; Input Buffer  ; IOIBUF_X2_Y0_N58  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                           ;           ;               ;                   ;                                             ;
; ~GND~0                                                                                    ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                           ;           ;               ;                   ;                                             ;
+-------------------------------------------------------------------------------------------+-----------+---------------+-------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                                                                                                             ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 2179                                                                                                                 ;
;                                             ;                                                                                                                      ;
; Combinational ALUT usage for logic          ; 2558                                                                                                                 ;
;     -- 7 input functions                    ; 6                                                                                                                    ;
;     -- 6 input functions                    ; 720                                                                                                                  ;
;     -- 5 input functions                    ; 537                                                                                                                  ;
;     -- 4 input functions                    ; 498                                                                                                                  ;
;     -- <=3 input functions                  ; 797                                                                                                                  ;
;                                             ;                                                                                                                      ;
; Dedicated logic registers                   ; 2349                                                                                                                 ;
;                                             ;                                                                                                                      ;
; I/O pins                                    ; 22                                                                                                                   ;
; Total MLAB memory bits                      ; 0                                                                                                                    ;
; Total block memory bits                     ; 1051648                                                                                                              ;
;                                             ;                                                                                                                      ;
; Total DSP Blocks                            ; 0                                                                                                                    ;
;                                             ;                                                                                                                      ;
; Total PLLs                                  ; 1                                                                                                                    ;
;     -- Fractional PLLs                      ; 1                                                                                                                    ;
;                                             ;                                                                                                                      ;
; Maximum fan-out node                        ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_PLL_50_150:pll_50_150|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 ;
; Maximum fan-out                             ; 2360                                                                                                                 ;
; Total fan-out                               ; 22811                                                                                                                ;
; Average fan-out                             ; 4.17                                                                                                                 ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-----------------+
; Name                                                                                                                                                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-----------------+
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_5io1:auto_generated|ALTSYNCRAM                                                                                                         ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None            ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__2|altsyncram_5io1:auto_generated|ALTSYNCRAM                                                                                                         ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None            ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_r:the_soc_simple_De1_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None            ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None            ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_b6m1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Single Port      ; 32768        ; 32           ; --           ; --           ; 1048576 ; hex/program.mif ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-----------------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Sun Feb  2 21:50:06 2020
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off de10nanoTop -c de10nanoTop --merge=on --recompile=on
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "Top"
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_hub:auto_hub"
Info (35002): Resolved and merged 2 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4313 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 11 output pins
    Info (21061): Implemented 4149 logic cells
    Info (21064): Implemented 132 RAM segments
Info: Quartus Prime Partition Merge was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 1471 megabytes
    Info: Processing ended: Sun Feb  2 21:50:10 2020
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


