Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Oct  8 04:38:04 2024
| Host         : DESKTOP-268GC47 running 64-bit major release  (build 9200)
| Command      : report_methodology -file lab5_methodology_drc_routed.rpt -pb lab5_methodology_drc_routed.pb -rpx lab5_methodology_drc_routed.rpx
| Design       : lab5
| Device       : xc7a35ticsg324-1L
| Speed File   : -1L
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 113
+-----------+------------------+--------------------------------+------------+
| Rule      | Severity         | Description                    | Violations |
+-----------+------------------+--------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell    | 28         |
| LUTAR-1   | Warning          | LUT drives async reset alert   | 48         |
| TIMING-18 | Warning          | Missing input or output delay  | 12         |
| TIMING-20 | Warning          | Non-clocked latch              | 24         |
| LATCH-1   | Advisory         | Existing latches in the design | 1          |
+-----------+------------------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin col1_curr_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin col1_curr_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin col1_curr_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin col1_curr_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin col1_next_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin col1_next_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin col1_next_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin col1_next_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin col2_curr_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin col2_curr_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin col2_curr_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin col2_curr_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin col2_next_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin col2_next_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin col2_next_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin col2_next_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin col3_curr_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin col3_curr_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin col3_curr_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin col3_curr_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin col3_index_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin col3_index_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin col3_index_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin col3_index_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin col3_next_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin col3_next_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin col3_next_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin col3_next_reg[3]/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell row_A_reg[32]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_A_reg[32]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell row_A_reg[32]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_A_reg[32]_C/CLR, row_A_reg[32]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell row_A_reg[33]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_A_reg[33]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell row_A_reg[33]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_A_reg[33]_C/CLR, row_A_reg[33]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell row_A_reg[34]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_A_reg[34]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell row_A_reg[34]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_A_reg[34]_C/CLR, row_A_reg[34]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell row_A_reg[35]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_A_reg[35]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell row_A_reg[35]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_A_reg[35]_C/CLR, row_A_reg[35]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell row_A_reg[64]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_A_reg[64]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell row_A_reg[64]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_A_reg[64]_C/CLR, row_A_reg[64]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell row_A_reg[65]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_A_reg[65]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell row_A_reg[65]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_A_reg[65]_C/CLR, row_A_reg[65]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell row_A_reg[66]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_A_reg[66]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell row_A_reg[66]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_A_reg[66]_C/CLR, row_A_reg[66]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell row_A_reg[67]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_A_reg[67]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell row_A_reg[67]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_A_reg[67]_C/CLR, row_A_reg[67]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell row_A_reg[96]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_A_reg[96]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell row_A_reg[96]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_A_reg[96]_C/CLR, row_A_reg[96]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell row_A_reg[97]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_A_reg[97]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell row_A_reg[97]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_A_reg[97]_C/CLR, row_A_reg[97]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell row_A_reg[98]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_A_reg[98]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell row_A_reg[98]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_A_reg[98]_C/CLR, row_A_reg[98]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell row_A_reg[99]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_A_reg[99]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell row_A_reg[99]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_A_reg[99]_C/CLR, row_A_reg[99]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell row_B_reg[32]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_B_reg[32]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell row_B_reg[32]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_B_reg[32]_C/CLR, row_B_reg[32]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell row_B_reg[33]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_B_reg[33]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell row_B_reg[33]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_B_reg[33]_C/CLR, row_B_reg[33]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#29 Warning
LUT drives async reset alert  
LUT cell row_B_reg[34]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_B_reg[34]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#30 Warning
LUT drives async reset alert  
LUT cell row_B_reg[34]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_B_reg[34]_C/CLR, row_B_reg[34]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#31 Warning
LUT drives async reset alert  
LUT cell row_B_reg[35]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_B_reg[35]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#32 Warning
LUT drives async reset alert  
LUT cell row_B_reg[35]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_B_reg[35]_C/CLR, row_B_reg[35]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#33 Warning
LUT drives async reset alert  
LUT cell row_B_reg[64]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_B_reg[64]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#34 Warning
LUT drives async reset alert  
LUT cell row_B_reg[64]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_B_reg[64]_C/CLR, row_B_reg[64]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#35 Warning
LUT drives async reset alert  
LUT cell row_B_reg[65]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_B_reg[65]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#36 Warning
LUT drives async reset alert  
LUT cell row_B_reg[65]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_B_reg[65]_C/CLR, row_B_reg[65]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#37 Warning
LUT drives async reset alert  
LUT cell row_B_reg[66]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_B_reg[66]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#38 Warning
LUT drives async reset alert  
LUT cell row_B_reg[66]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_B_reg[66]_C/CLR, row_B_reg[66]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#39 Warning
LUT drives async reset alert  
LUT cell row_B_reg[67]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_B_reg[67]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#40 Warning
LUT drives async reset alert  
LUT cell row_B_reg[67]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_B_reg[67]_C/CLR, row_B_reg[67]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#41 Warning
LUT drives async reset alert  
LUT cell row_B_reg[96]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_B_reg[96]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#42 Warning
LUT drives async reset alert  
LUT cell row_B_reg[96]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_B_reg[96]_C/CLR, row_B_reg[96]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#43 Warning
LUT drives async reset alert  
LUT cell row_B_reg[97]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_B_reg[97]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#44 Warning
LUT drives async reset alert  
LUT cell row_B_reg[97]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_B_reg[97]_C/CLR, row_B_reg[97]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#45 Warning
LUT drives async reset alert  
LUT cell row_B_reg[98]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_B_reg[98]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#46 Warning
LUT drives async reset alert  
LUT cell row_B_reg[98]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_B_reg[98]_C/CLR, row_B_reg[98]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#47 Warning
LUT drives async reset alert  
LUT cell row_B_reg[99]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_B_reg[99]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#48 Warning
LUT drives async reset alert  
LUT cell row_B_reg[99]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) row_B_reg[99]_C/CLR, row_B_reg[99]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset_n relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on usr_sw[0] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on usr_sw[1] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on usr_sw[2] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on usr_sw[3] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on LCD_D[0] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on LCD_D[1] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on LCD_D[2] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on LCD_D[3] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on LCD_E relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on LCD_RS relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on LCD_RW relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch row_A_reg[32]_LDC cannot be properly analyzed as its control pin row_A_reg[32]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch row_A_reg[33]_LDC cannot be properly analyzed as its control pin row_A_reg[33]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch row_A_reg[34]_LDC cannot be properly analyzed as its control pin row_A_reg[34]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch row_A_reg[35]_LDC cannot be properly analyzed as its control pin row_A_reg[35]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch row_A_reg[64]_LDC cannot be properly analyzed as its control pin row_A_reg[64]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch row_A_reg[65]_LDC cannot be properly analyzed as its control pin row_A_reg[65]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch row_A_reg[66]_LDC cannot be properly analyzed as its control pin row_A_reg[66]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch row_A_reg[67]_LDC cannot be properly analyzed as its control pin row_A_reg[67]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch row_A_reg[96]_LDC cannot be properly analyzed as its control pin row_A_reg[96]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch row_A_reg[97]_LDC cannot be properly analyzed as its control pin row_A_reg[97]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch row_A_reg[98]_LDC cannot be properly analyzed as its control pin row_A_reg[98]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch row_A_reg[99]_LDC cannot be properly analyzed as its control pin row_A_reg[99]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch row_B_reg[32]_LDC cannot be properly analyzed as its control pin row_B_reg[32]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch row_B_reg[33]_LDC cannot be properly analyzed as its control pin row_B_reg[33]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch row_B_reg[34]_LDC cannot be properly analyzed as its control pin row_B_reg[34]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch row_B_reg[35]_LDC cannot be properly analyzed as its control pin row_B_reg[35]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch row_B_reg[64]_LDC cannot be properly analyzed as its control pin row_B_reg[64]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch row_B_reg[65]_LDC cannot be properly analyzed as its control pin row_B_reg[65]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch row_B_reg[66]_LDC cannot be properly analyzed as its control pin row_B_reg[66]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch row_B_reg[67]_LDC cannot be properly analyzed as its control pin row_B_reg[67]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch row_B_reg[96]_LDC cannot be properly analyzed as its control pin row_B_reg[96]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch row_B_reg[97]_LDC cannot be properly analyzed as its control pin row_B_reg[97]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch row_B_reg[98]_LDC cannot be properly analyzed as its control pin row_B_reg[98]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch row_B_reg[99]_LDC cannot be properly analyzed as its control pin row_B_reg[99]_LDC/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 24 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


