INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Documents/Lab_3/Lab_3.srcs/sources_1/new/bcd_7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Documents/Lab_3/Lab_3.srcs/sim_1/new/tb_bcd_7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_bcd_7seg
