// Seed: 2774639494
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = id_5;
  module_0(
      id_3, id_1, id_3, id_2
  );
endmodule
module module_2 (
    input  uwire id_0,
    input  tri0  id_1,
    output tri   id_2,
    output wor   id_3,
    output tri1  id_4
);
  assign id_4 = id_0;
  wire id_6, id_7;
  module_0(
      id_7, id_6, id_7, id_6
  );
endmodule
