$date
	Sun Oct 23 01:42:25 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#800611
b11100 !
1"
#800614
b11100 &
b11100 %
1$
#800615
0"
#800618
b1110 &
b1110 %
#800622
b111 &
b111 %
#800626
b10110 &
b10110 %
#800630
b1011 &
b1011 %
#800634
b100010 &
b100010 %
#800638
b10001 &
b10001 %
#800642
b110100 &
b110100 %
#800646
b11010 &
b11010 %
#800650
b1101 &
b1101 %
#800654
b101000 &
b101000 %
#800658
b10100 &
b10100 %
#800662
b1010 &
b1010 %
#800666
b101 &
b101 %
#800670
b10000 &
b10000 %
#800674
b1000 &
b1000 %
#800678
b100 &
b100 %
#800682
b10 &
b10 %
#800686
b1 &
1#
b1 %
#800690
b0 &
b0 %
0#
0$
#1820505
b11000 !
1"
#1820506
b11000 &
b11000 %
1$
#1820507
0"
#1820510
b1100 &
b1100 %
#1820514
b110 &
b110 %
#1820518
b11 &
b11 %
#1820522
b1010 &
b1010 %
#1820526
b101 &
b101 %
#1820530
b10000 &
b10000 %
#1820534
b1000 &
b1000 %
#1820538
b100 &
b100 %
#1820542
b10 &
b10 %
#1820546
b1 &
b1 %
1#
#1820550
b0 &
0#
b0 %
0$
#2832135
b10110 !
1"
#2832138
b10110 &
b10110 %
1$
#2832139
0"
#2832142
b1011 &
b1011 %
#2832146
b100010 &
b100010 %
#2832150
b10001 &
b10001 %
#2832154
b110100 &
b110100 %
#2832158
b11010 &
b11010 %
#2832162
b1101 &
b1101 %
#2832166
b101000 &
b101000 %
#2832170
b10100 &
b10100 %
#2832174
b1010 &
b1010 %
#2832178
b101 &
b101 %
#2832182
b10000 &
b10000 %
#2832186
b1000 &
b1000 %
#2832190
b100 &
b100 %
#2832194
b10 &
b10 %
#2832198
b1 &
1#
b1 %
#2832202
b0 &
b0 %
0#
0$
#4500012
