// Seed: 1756432784
`define pp_3 0
module module_0 (
    input logic id_0,
    output id_1,
    input logic id_2
);
  generate
    assign id_1 = 1;
  endgenerate
endmodule
