Model {
  Name			  "sampleModel53"
  System {
    Name		    "sampleModel53"
    Location		    [93, 84, 907, 617]
    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
    Open		    on
    PortBlocksUseCompactNotation off
    SetExecutionDomain	    off
    ExecutionDomainType	    "Deduce"
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "8"
    SimulinkSubDomain	    "Simulink"
    Block {
      BlockType		      Sqrt
      Name		      "cfblk1"
      SID		      "1"
      Position		      [30, 30, 90, 90]
      ZOrder		      1
    }
    Block {
      BlockType		      Assignment
      Name		      "cfblk2"
      SID		      "2"
      Ports		      [2, 1]
      Position		      [190, 30, 250, 90]
      ZOrder		      2
      DiagnosticForDimensions "Warning"
      IndexOptions	      "Index vector (dialog)"
      Indices		      "1"
      OutputSizes	      "1"
    }
    Block {
      BlockType		      Sin
      Name		      "cfblk3"
      SID		      "3"
      Ports		      [1, 1]
      Position		      [350, 30, 410, 90]
      ZOrder		      3
      TimeSource	      "Use external signal"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Rounding
      Name		      "cfblk4"
      SID		      "4"
      Position		      [510, 30, 570, 90]
      ZOrder		      4
    }
    Block {
      BlockType		      Terminator
      Name		      "cfblk5"
      SID		      "5"
      Position		      [670, 30, 730, 90]
      ZOrder		      5
    }
    Block {
      BlockType		      Step
      Name		      "cfblk6"
      SID		      "6"
      Position		      [830, 30, 890, 90]
      ZOrder		      6
      Time		      "[30.000000]"
      Before		      "[-532870581.568911]"
      After		      "[-935343323.586061]"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk7"
      SID		      "7"
      Ports		      [0, 1]
      Position		      [990, 30, 1050, 90]
      ZOrder		      7
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Sources/Band-Limited\nWhite Noise"
      SourceType	      "Band-Limited White Noise."
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      Cov		      "[5798592638.172906]"
      Ts		      "0.1"
      seed		      "[8421981523.000000]"
      VectorParams1D	      on
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk8"
      SID		      "8"
      Ports		      [1, 1]
      Position		      [1150, 30, 1210, 90]
      ZOrder		      8
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Line {
      ZOrder		      1
      SrcBlock		      "cfblk7"
      SrcPort		      1
      Points		      [0, -35; -720, 0]
      DstBlock		      "cfblk3"
      DstPort		      1
    }
    Line {
      ZOrder		      3
      SrcBlock		      "cfblk1"
      SrcPort		      1
      Points		      [40, 0; 0, -15]
      DstBlock		      "cfblk2"
      DstPort		      1
    }
    Line {
      ZOrder		      4
      SrcBlock		      "cfblk6"
      SrcPort		      1
      Points		      [0, 35; -720, 0]
      DstBlock		      "cfblk2"
      DstPort		      2
    }
    Line {
      ZOrder		      5
      SrcBlock		      "cfblk3"
      SrcPort		      1
      Points		      [85, 0; 0, -35; 155, 0]
      DstBlock		      "cfblk5"
      DstPort		      1
    }
    Line {
      ZOrder		      6
      SrcBlock		      "cfblk2"
      SrcPort		      1
      Points		      [75, 0; 0, -35; 165, 0]
      DstBlock		      "cfblk4"
      DstPort		      1
    }
    Line {
      ZOrder		      7
      SrcBlock		      "cfblk4"
      SrcPort		      1
      Points		      [75, 0; 0, -35; 485, 0]
      DstBlock		      "cfblk8"
      DstPort		      1
    }
    Line {
      ZOrder		      8
      SrcBlock		      "cfblk8"
      SrcPort		      1
      Points		      [0, -45; -1200, 0]
      DstBlock		      "cfblk1"
      DstPort		      1
    }
  }
}
