# Development Environment

- vscode 1.91.1
- vscode extension Digital-IDE 0.2.6
- vivado 2018.3

# File Structure

```
ðŸ“¦user
 â”£ ðŸ“‚data
 â”ƒ â”£ ðŸ“‚in --------------- Model parameter files
 â”ƒ â”ƒ â”£ ðŸ“‚coe
 â”ƒ â”ƒ â”£ ðŸ“‚fp16
 â”ƒ â”ƒ â”— ðŸ“‚fp32
 â”ƒ â”— ðŸ“œmap.xdc ---------- Constraints file
 â”£ ðŸ“‚ip ----------------- Xilinx IP files
 â”ƒ â”£ ðŸ“‚clk_25m 
 â”£ ðŸ“‚sim ---------------- Simulation files
 â”ƒ â”£ ðŸ“‚math
 â”ƒ â”£ ðŸ“‚RL
 â”ƒ â”ƒ â”£ ðŸ“‚out
 â”ƒ â”£ ðŸ“‚VIP
 â”ƒ â”ƒ â”£ ðŸ“‚data
 â”ƒ â”— ðŸ“œtestbench.v
 â”— ðŸ“‚src ---------------- Source files
 â”ƒ â”£ ðŸ“‚driver
 â”ƒ â”ƒ â”— ðŸ“‚uart
 â”ƒ â”£ ðŸ“‚process
 â”ƒ â”ƒ â”— ðŸ“‚RL
 â”ƒ â”ƒ â”ƒ â”£ ðŸ“‚AXI_Lite
 â”ƒ â”ƒ â”ƒ â”£ ðŸ“‚ROM
 â”ƒ â”£ ðŸ“‚system
 â”ƒ â”£ ðŸ“‚utils 
 â”ƒ â”ƒ â”£ ðŸ“‚math
 â”ƒ â”ƒ â”ƒ â”£ ðŸ“‚comb
 â”ƒ â”ƒ â”ƒ â”£ ðŸ“‚timing
 â”ƒ â”— ðŸ“œRL_top.v --------- top design
```

# Quick Start
[Plugin Tutorial](https://sterben.nitcloud.cn/)
```
// property.json
{
	"TOOL_CHAIN": "xilinx",
	"PRJ_NAME": {
		"FPGA": "Tactical-helmet"
	},
	"SOC_MODE": {
		"soc": "none"
	},
	"enableShowlog": false,
	"Device": "xc7z010clg400-1"
}
```

1. launch ------ to start the whole project
2. build ------- to build the whole project and finally output the bit stream file
3. program ----- download the bitstream file to the FPGA/zynq board