# RISCV-Processor
Verilog code of a RISC-V processor with multi-stage pipelining with BRAM predictor and DMEM delay simulator. Link for RISCV ISA interpretation: https://rv8.io/isa.html.
