{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 13 15:52:55 2015 " "Info: Processing started: Fri Mar 13 15:52:55 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off full_adder -c full_adder --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off full_adder -c full_adder --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "full_adder.v 2 2 " "Warning: Using design file full_adder.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1bit " "Info: Found entity 1: full_adder_1bit" {  } { { "full_adder.v" "" { Text "D:/1023349/full_adder(Gate level)/full_adder.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 full_adder " "Info: Found entity 2: full_adder" {  } { { "full_adder.v" "" { Text "D:/1023349/full_adder(Gate level)/full_adder.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "sum packed full_adder.v(22) " "Warning (10227): Verilog HDL Port Declaration warning at full_adder.v(22): data type declaration for \"sum\" declares packed dimensions but the port declaration declaration does not" {  } { { "full_adder.v" "" { Text "D:/1023349/full_adder(Gate level)/full_adder.v" 22 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "sum full_adder.v(19) " "Info (10499): HDL info at full_adder.v(19): see declaration for object \"sum\"" {  } { { "full_adder.v" "" { Text "D:/1023349/full_adder(Gate level)/full_adder.v" 19 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "a packed full_adder.v(22) " "Warning (10227): Verilog HDL Port Declaration warning at full_adder.v(22): data type declaration for \"a\" declares packed dimensions but the port declaration declaration does not" {  } { { "full_adder.v" "" { Text "D:/1023349/full_adder(Gate level)/full_adder.v" 22 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "a full_adder.v(20) " "Info (10499): HDL info at full_adder.v(20): see declaration for object \"a\"" {  } { { "full_adder.v" "" { Text "D:/1023349/full_adder(Gate level)/full_adder.v" 20 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "b packed full_adder.v(22) " "Warning (10227): Verilog HDL Port Declaration warning at full_adder.v(22): data type declaration for \"b\" declares packed dimensions but the port declaration declaration does not" {  } { { "full_adder.v" "" { Text "D:/1023349/full_adder(Gate level)/full_adder.v" 22 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "b full_adder.v(20) " "Info (10499): HDL info at full_adder.v(20): see declaration for object \"b\"" {  } { { "full_adder.v" "" { Text "D:/1023349/full_adder(Gate level)/full_adder.v" 20 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "full_adder " "Info: Elaborating entity \"full_adder\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_1bit full_adder_1bit:adder1 " "Info: Elaborating entity \"full_adder_1bit\" for hierarchy \"full_adder_1bit:adder1\"" {  } { { "full_adder.v" "adder1" { Text "D:/1023349/full_adder(Gate level)/full_adder.v" 25 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 4 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "160 " "Info: Peak virtual memory: 160 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 13 15:52:56 2015 " "Info: Processing ended: Fri Mar 13 15:52:56 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
