# 18-341 Synopsys DC Script
# Project 4
# 10/25/2012
# Brian Osbun <bosbun@andrew.cmu.edu>

# ================================ SETUP =================================

set target_library /afs/ece/class/ece341/setup/Artisan/typical.db
set link_library /afs/ece/class/ece341/setup/Artisan/typical.db

define_design_lib WORK -path "./work"

analyze -format sverilog "ham.sv"
elaborate "ham_decoder"
current_design ham_decoder

link
uniquify


# =============================== CLOCKING ===============================

set_max_delay 20 [all_outputs]
set_max_area 0
remove_unconnected_ports -blast_buses [get_cells -hierarchical *]

set_fix_multiple_port_nets -all -constants -buffer_constants [get_designs *]
# =============================== REPORTS ================================

check_design
set_ultra_optimization -f
compile_ultra
compile_ultra
compile_ultra

report_area > ./small/area_hs.rpt
report_timing > ./small/timing_hs.rpt
report_power > ./small/power_hs.rpt
write -format verilog -output ./small/netlist_hs.sv

exit
