# USCI40_demo

## Overview

This is a cut-down version of the firmware I wrote to demonstrate the MSP430G2553 USCI40 erratum. The original version was used to generate the series of logic analyser captures shown as animations in the following forum post:

https://e2e.ti.com/support/microcontrollers/msp430/f/166/t/363755

## Details

### Delay 8 SPI clocks
![captureA](https://user-images.githubusercontent.com/42620235/149661197-a8edb8ae-c189-4462-8a17-0ccc815dd186.png)

### Delay 8 - 8.5 SPI clocks
![captureB](https://user-images.githubusercontent.com/42620235/149661199-cddcf5ad-5511-43ee-b0f6-2cef7c4348ac.png)

### Delay 8.5 - 9 SPI clocks
![captureC](https://user-images.githubusercontent.com/42620235/149661200-1c531749-d8a1-4f2a-a25e-68021733c7b4.png)

### Delay 9 - 10 SPI clocks
![captureD](https://user-images.githubusercontent.com/42620235/149661201-09c9d16d-54fb-49c4-9223-10a9d1ebca4a.png)

### Delay 10 SPI clocks
![captureE](https://user-images.githubusercontent.com/42620235/149661202-9727db4d-c056-4968-837f-10757eb61fca.png)

### Delay 10 - 17 SPI clocks
![captureF](https://user-images.githubusercontent.com/42620235/149661203-8f909958-1f0a-4aae-865a-2a7dd3014d32.png)
