library ieee; 
use ieee.std_logic_1164.all; 
use ieee.numeric_std.all; 
use ieee.std_logic_misc.all;
use work.common_types.all;
entity SubDim is 
	port(	
		Clk: in std_logic;
		OpA: in std_logic_vector(DIM_WIDTH-1 downto 0); 
		OpB : in std_logic_vector(DIM_WIDTH-1 downto 0);
		Overflow: out std_logic;
		Result: out std_logic_vector(DIM_WIDTH-1 downto 0)
	);		
end SubDim;

architecture Behavioral of SubDim is 

	signal ResultxD:std_logic_vector(DIM_WIDTH-1 downto 0);
	
	begin 
		process(Clk)
		begin
			if(rising_edge(Clk)) then
				ResultxD <= std_logic_vector((signed(OpA) - signed(OpB)));	
			end if;
		end process;
		Result<= ResultxD; 
		-- there is overflow only when the signs are different and only if the result has the same sign as the subtrahend 
		Overflow <= (OpA(DIM_WIDTH-1) xor OpB(DIM_WIDTH-1)) and ((OpB(DIM_WIDTH-1) xnor ResultxD(DIM_WIDTH-1));
		--(ResultxD(DIM_WIDTH-1) and (not(OpADelxD(DIM_WIDTH-1)) and OpBDelxD(DIM_WIDTH-1))) or (not(ResultxD(DIM_WIDTH-1)) and (OpADelxD(DIM_WIDTH-1) and not(OpBDelxD(DIM_WIDTH-1))));
		
end Behavioral; 

