/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  wire celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [9:0] celloutsig_0_13z;
  wire [9:0] celloutsig_0_14z;
  wire [10:0] celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire [8:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [33:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [32:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_14z;
  wire [4:0] celloutsig_1_15z;
  wire [6:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire [11:0] celloutsig_1_3z;
  wire [15:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire [15:0] celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[90] ? in_data[36] : in_data[69];
  assign celloutsig_0_12z = celloutsig_0_10z[5] ? celloutsig_0_8z[29] : celloutsig_0_8z[23];
  assign celloutsig_0_1z = celloutsig_0_0z ? celloutsig_0_0z : in_data[93];
  assign celloutsig_1_0z = in_data[190] ? in_data[126] : in_data[152];
  assign celloutsig_0_5z = !(in_data[54] ? celloutsig_0_2z[1] : in_data[35]);
  assign celloutsig_0_6z = !(celloutsig_0_1z ? celloutsig_0_4z : celloutsig_0_2z[7]);
  assign celloutsig_0_7z = !(celloutsig_0_6z ? celloutsig_0_0z : celloutsig_0_5z);
  assign celloutsig_0_13z = { in_data[25:17], celloutsig_0_12z } + { in_data[11:3], celloutsig_0_4z };
  assign celloutsig_1_2z = { in_data[153:149], celloutsig_1_0z } + { in_data[114:112], celloutsig_1_1z };
  assign celloutsig_1_9z = celloutsig_1_6z[7:3] + { celloutsig_1_3z[4:1], celloutsig_1_0z };
  reg [17:0] _11_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _11_ <= 18'h00000;
    else _11_ <= { celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_6z };
  assign out_data[49:32] = _11_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 6'h00;
    else _00_ <= celloutsig_1_2z;
  assign celloutsig_1_3z = in_data[131:120] % { 1'h1, celloutsig_1_2z[2:0], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_5z = celloutsig_1_4z[8:3] % { 1'h1, celloutsig_1_4z[14:10] };
  assign celloutsig_1_14z = - { celloutsig_1_1z, celloutsig_1_12z };
  assign celloutsig_1_12z = ^ { _00_[4:0], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_9z };
  assign celloutsig_0_4z = ^ { in_data[23], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_1_18z = { celloutsig_1_14z[1:0], celloutsig_1_9z } >> celloutsig_1_4z[8:2];
  assign celloutsig_1_19z = celloutsig_1_15z[2:0] >> { celloutsig_1_11z[15:14], celloutsig_1_0z };
  assign celloutsig_0_10z = { celloutsig_0_8z[10:1], celloutsig_0_7z } >>> { celloutsig_0_8z[26:20], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_16z = { out_data[43:35], celloutsig_0_7z, celloutsig_0_4z } >>> { celloutsig_0_10z[3], celloutsig_0_14z };
  assign celloutsig_0_2z = { in_data[10:6], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } >>> { in_data[4:0], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_11z = { celloutsig_1_9z[2:1], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_1z } >>> { celloutsig_1_6z[7:1], _00_, _00_, _00_, celloutsig_1_9z, celloutsig_1_1z };
  assign celloutsig_1_15z = celloutsig_1_11z[15:11] - celloutsig_1_8z[8:4];
  assign celloutsig_0_8z = { in_data[69:44], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_6z } - { in_data[74:47], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_14z = { celloutsig_0_10z[8:0], celloutsig_0_3z } - { celloutsig_0_8z[16:9], celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_1_1z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } - { in_data[178:177], celloutsig_1_0z };
  assign celloutsig_1_4z = { in_data[155:150], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z } - { in_data[113:99], celloutsig_1_0z };
  assign celloutsig_1_6z = { celloutsig_1_3z[9:8], celloutsig_1_5z } - { celloutsig_1_2z[5:4], celloutsig_1_5z };
  assign celloutsig_1_8z = { celloutsig_1_6z[3:0], celloutsig_1_3z } - { celloutsig_1_4z[13:1], celloutsig_1_1z };
  assign celloutsig_0_3z = ~((in_data[88] & celloutsig_0_2z[6]) | (celloutsig_0_1z & celloutsig_0_0z));
  assign { out_data[134:128], out_data[98:96], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z };
endmodule
