#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17cfbb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17cfd40 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x17c7950 .functor NOT 1, L_0x1800570, C4<0>, C4<0>, C4<0>;
L_0x1800300 .functor XOR 1, L_0x18001a0, L_0x1800260, C4<0>, C4<0>;
L_0x1800460 .functor XOR 1, L_0x1800300, L_0x18003c0, C4<0>, C4<0>;
v0x17fd940_0 .net *"_ivl_10", 0 0, L_0x18003c0;  1 drivers
v0x17fda40_0 .net *"_ivl_12", 0 0, L_0x1800460;  1 drivers
v0x17fdb20_0 .net *"_ivl_2", 0 0, L_0x1800100;  1 drivers
v0x17fdbe0_0 .net *"_ivl_4", 0 0, L_0x18001a0;  1 drivers
v0x17fdcc0_0 .net *"_ivl_6", 0 0, L_0x1800260;  1 drivers
v0x17fddf0_0 .net *"_ivl_8", 0 0, L_0x1800300;  1 drivers
v0x17fded0_0 .net "a", 0 0, v0x17fbdd0_0;  1 drivers
v0x17fdf70_0 .net "b", 0 0, v0x17fbe70_0;  1 drivers
v0x17fe010_0 .net "c", 0 0, v0x17fbf10_0;  1 drivers
v0x17fe0b0_0 .var "clk", 0 0;
v0x17fe150_0 .net "d", 0 0, v0x17fc080_0;  1 drivers
v0x17fe1f0_0 .net "out_dut", 0 0, L_0x17fffa0;  1 drivers
v0x17fe290_0 .net "out_ref", 0 0, L_0x17ff260;  1 drivers
v0x17fe330_0 .var/2u "stats1", 159 0;
v0x17fe3d0_0 .var/2u "strobe", 0 0;
v0x17fe470_0 .net "tb_match", 0 0, L_0x1800570;  1 drivers
v0x17fe530_0 .net "tb_mismatch", 0 0, L_0x17c7950;  1 drivers
v0x17fe700_0 .net "wavedrom_enable", 0 0, v0x17fc170_0;  1 drivers
v0x17fe7a0_0 .net "wavedrom_title", 511 0, v0x17fc210_0;  1 drivers
L_0x1800100 .concat [ 1 0 0 0], L_0x17ff260;
L_0x18001a0 .concat [ 1 0 0 0], L_0x17ff260;
L_0x1800260 .concat [ 1 0 0 0], L_0x17fffa0;
L_0x18003c0 .concat [ 1 0 0 0], L_0x17ff260;
L_0x1800570 .cmp/eeq 1, L_0x1800100, L_0x1800460;
S_0x17cfed0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x17cfd40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x17d0650 .functor NOT 1, v0x17fbf10_0, C4<0>, C4<0>, C4<0>;
L_0x17c8ff0 .functor NOT 1, v0x17fbe70_0, C4<0>, C4<0>, C4<0>;
L_0x17fe9b0 .functor AND 1, L_0x17d0650, L_0x17c8ff0, C4<1>, C4<1>;
L_0x17fea50 .functor NOT 1, v0x17fc080_0, C4<0>, C4<0>, C4<0>;
L_0x17feb80 .functor NOT 1, v0x17fbdd0_0, C4<0>, C4<0>, C4<0>;
L_0x17fec80 .functor AND 1, L_0x17fea50, L_0x17feb80, C4<1>, C4<1>;
L_0x17fed60 .functor OR 1, L_0x17fe9b0, L_0x17fec80, C4<0>, C4<0>;
L_0x17fee20 .functor AND 1, v0x17fbdd0_0, v0x17fbf10_0, C4<1>, C4<1>;
L_0x17feee0 .functor AND 1, L_0x17fee20, v0x17fc080_0, C4<1>, C4<1>;
L_0x17fefa0 .functor OR 1, L_0x17fed60, L_0x17feee0, C4<0>, C4<0>;
L_0x17ff110 .functor AND 1, v0x17fbe70_0, v0x17fbf10_0, C4<1>, C4<1>;
L_0x17ff180 .functor AND 1, L_0x17ff110, v0x17fc080_0, C4<1>, C4<1>;
L_0x17ff260 .functor OR 1, L_0x17fefa0, L_0x17ff180, C4<0>, C4<0>;
v0x17c7bc0_0 .net *"_ivl_0", 0 0, L_0x17d0650;  1 drivers
v0x17c7c60_0 .net *"_ivl_10", 0 0, L_0x17fec80;  1 drivers
v0x17fa5c0_0 .net *"_ivl_12", 0 0, L_0x17fed60;  1 drivers
v0x17fa680_0 .net *"_ivl_14", 0 0, L_0x17fee20;  1 drivers
v0x17fa760_0 .net *"_ivl_16", 0 0, L_0x17feee0;  1 drivers
v0x17fa890_0 .net *"_ivl_18", 0 0, L_0x17fefa0;  1 drivers
v0x17fa970_0 .net *"_ivl_2", 0 0, L_0x17c8ff0;  1 drivers
v0x17faa50_0 .net *"_ivl_20", 0 0, L_0x17ff110;  1 drivers
v0x17fab30_0 .net *"_ivl_22", 0 0, L_0x17ff180;  1 drivers
v0x17fac10_0 .net *"_ivl_4", 0 0, L_0x17fe9b0;  1 drivers
v0x17facf0_0 .net *"_ivl_6", 0 0, L_0x17fea50;  1 drivers
v0x17fadd0_0 .net *"_ivl_8", 0 0, L_0x17feb80;  1 drivers
v0x17faeb0_0 .net "a", 0 0, v0x17fbdd0_0;  alias, 1 drivers
v0x17faf70_0 .net "b", 0 0, v0x17fbe70_0;  alias, 1 drivers
v0x17fb030_0 .net "c", 0 0, v0x17fbf10_0;  alias, 1 drivers
v0x17fb0f0_0 .net "d", 0 0, v0x17fc080_0;  alias, 1 drivers
v0x17fb1b0_0 .net "out", 0 0, L_0x17ff260;  alias, 1 drivers
S_0x17fb310 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x17cfd40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x17fbdd0_0 .var "a", 0 0;
v0x17fbe70_0 .var "b", 0 0;
v0x17fbf10_0 .var "c", 0 0;
v0x17fbfe0_0 .net "clk", 0 0, v0x17fe0b0_0;  1 drivers
v0x17fc080_0 .var "d", 0 0;
v0x17fc170_0 .var "wavedrom_enable", 0 0;
v0x17fc210_0 .var "wavedrom_title", 511 0;
S_0x17fb5b0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x17fb310;
 .timescale -12 -12;
v0x17fb810_0 .var/2s "count", 31 0;
E_0x17cab00/0 .event negedge, v0x17fbfe0_0;
E_0x17cab00/1 .event posedge, v0x17fbfe0_0;
E_0x17cab00 .event/or E_0x17cab00/0, E_0x17cab00/1;
E_0x17cad50 .event negedge, v0x17fbfe0_0;
E_0x17b59f0 .event posedge, v0x17fbfe0_0;
S_0x17fb910 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x17fb310;
 .timescale -12 -12;
v0x17fbb10_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x17fbbf0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x17fb310;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x17fc370 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x17cfd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x17ff3c0 .functor NOT 1, v0x17fbf10_0, C4<0>, C4<0>, C4<0>;
L_0x17ff430 .functor NOT 1, v0x17fbe70_0, C4<0>, C4<0>, C4<0>;
L_0x17ff4c0 .functor AND 1, L_0x17ff3c0, L_0x17ff430, C4<1>, C4<1>;
L_0x17ff5d0 .functor NOT 1, v0x17fc080_0, C4<0>, C4<0>, C4<0>;
L_0x17ff670 .functor NOT 1, v0x17fbdd0_0, C4<0>, C4<0>, C4<0>;
L_0x17ff6e0 .functor AND 1, L_0x17ff5d0, L_0x17ff670, C4<1>, C4<1>;
L_0x17ff830 .functor OR 1, L_0x17ff4c0, L_0x17ff6e0, C4<0>, C4<0>;
L_0x17ff940 .functor AND 1, v0x17fbdd0_0, v0x17fbf10_0, C4<1>, C4<1>;
L_0x17ffb10 .functor AND 1, L_0x17ff940, v0x17fc080_0, C4<1>, C4<1>;
L_0x17ffce0 .functor OR 1, L_0x17ff830, L_0x17ffb10, C4<0>, C4<0>;
L_0x17ffe50 .functor AND 1, v0x17fbe70_0, v0x17fbf10_0, C4<1>, C4<1>;
L_0x17ffec0 .functor AND 1, L_0x17ffe50, v0x17fc080_0, C4<1>, C4<1>;
L_0x17fffa0 .functor OR 1, L_0x17ffce0, L_0x17ffec0, C4<0>, C4<0>;
v0x17fc660_0 .net *"_ivl_0", 0 0, L_0x17ff3c0;  1 drivers
v0x17fc740_0 .net *"_ivl_10", 0 0, L_0x17ff6e0;  1 drivers
v0x17fc820_0 .net *"_ivl_12", 0 0, L_0x17ff830;  1 drivers
v0x17fc910_0 .net *"_ivl_14", 0 0, L_0x17ff940;  1 drivers
v0x17fc9f0_0 .net *"_ivl_16", 0 0, L_0x17ffb10;  1 drivers
v0x17fcb20_0 .net *"_ivl_18", 0 0, L_0x17ffce0;  1 drivers
v0x17fcc00_0 .net *"_ivl_2", 0 0, L_0x17ff430;  1 drivers
v0x17fcce0_0 .net *"_ivl_20", 0 0, L_0x17ffe50;  1 drivers
v0x17fcdc0_0 .net *"_ivl_22", 0 0, L_0x17ffec0;  1 drivers
v0x17fcea0_0 .net *"_ivl_4", 0 0, L_0x17ff4c0;  1 drivers
v0x17fcf80_0 .net *"_ivl_6", 0 0, L_0x17ff5d0;  1 drivers
v0x17fd060_0 .net *"_ivl_8", 0 0, L_0x17ff670;  1 drivers
v0x17fd140_0 .net "a", 0 0, v0x17fbdd0_0;  alias, 1 drivers
v0x17fd1e0_0 .net "b", 0 0, v0x17fbe70_0;  alias, 1 drivers
v0x17fd2d0_0 .net "c", 0 0, v0x17fbf10_0;  alias, 1 drivers
v0x17fd3c0_0 .net "d", 0 0, v0x17fc080_0;  alias, 1 drivers
v0x17fd4b0_0 .net "out", 0 0, L_0x17fffa0;  alias, 1 drivers
S_0x17fd720 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x17cfd40;
 .timescale -12 -12;
E_0x17ca8a0 .event anyedge, v0x17fe3d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17fe3d0_0;
    %nor/r;
    %assign/vec4 v0x17fe3d0_0, 0;
    %wait E_0x17ca8a0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17fb310;
T_3 ;
    %fork t_1, S_0x17fb5b0;
    %jmp t_0;
    .scope S_0x17fb5b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17fb810_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17fc080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17fbf10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17fbe70_0, 0;
    %assign/vec4 v0x17fbdd0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17b59f0;
    %load/vec4 v0x17fb810_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x17fb810_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x17fc080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17fbf10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17fbe70_0, 0;
    %assign/vec4 v0x17fbdd0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x17cad50;
    %fork TD_tb.stim1.wavedrom_stop, S_0x17fbbf0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17cab00;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x17fbdd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17fbe70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17fbf10_0, 0;
    %assign/vec4 v0x17fc080_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x17fb310;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x17cfd40;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17fe0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17fe3d0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x17cfd40;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x17fe0b0_0;
    %inv;
    %store/vec4 v0x17fe0b0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x17cfd40;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17fbfe0_0, v0x17fe530_0, v0x17fded0_0, v0x17fdf70_0, v0x17fe010_0, v0x17fe150_0, v0x17fe290_0, v0x17fe1f0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x17cfd40;
T_7 ;
    %load/vec4 v0x17fe330_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x17fe330_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17fe330_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x17fe330_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17fe330_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17fe330_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17fe330_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x17cfd40;
T_8 ;
    %wait E_0x17cab00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17fe330_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17fe330_0, 4, 32;
    %load/vec4 v0x17fe470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x17fe330_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17fe330_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17fe330_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17fe330_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x17fe290_0;
    %load/vec4 v0x17fe290_0;
    %load/vec4 v0x17fe1f0_0;
    %xor;
    %load/vec4 v0x17fe290_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x17fe330_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17fe330_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x17fe330_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17fe330_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can10_depth0/machine/kmap2/iter0/response8/top_module.sv";
