# TCL File Generated by Component Editor 12.1
# Thu Mar 20 14:19:59 CET 2014
# DO NOT MODIFY


# 
# traffic_gen "traffic_gen" v0
# null 2014.03.20.14:19:59
# 
# 

# 
# request TCL package from ACDS 11.0
# 
package require -exact sopc 11.0


# 
# module traffic_gen
# 
set_module_property NAME traffic_gen
set_module_property VERSION 0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP TUM
set_module_property DISPLAY_NAME traffic_gen
set_module_property TOP_LEVEL_HDL_FILE traffic_gen.vhd
set_module_property TOP_LEVEL_HDL_MODULE traffic_gen
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property ANALYZE_HDL AUTO
set_module_property STATIC_TOP_LEVEL_MODULE_NAME traffic_gen
set_module_property FIX_110_VIP_PATH false
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false


# 
# files
# 
add_file traffic_gen.vhd {SYNTHESIS SIMULATION}


# 
# file sets
# 

# 
# parameters
# 
add_parameter SLAVE_ADDR_WIDTH INTEGER 26
set_parameter_property SLAVE_ADDR_WIDTH DEFAULT_VALUE 26
set_parameter_property SLAVE_ADDR_WIDTH DISPLAY_NAME SLAVE_ADDR_WIDTH
set_parameter_property SLAVE_ADDR_WIDTH TYPE INTEGER
set_parameter_property SLAVE_ADDR_WIDTH UNITS None
set_parameter_property SLAVE_ADDR_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property SLAVE_ADDR_WIDTH HDL_PARAMETER true
add_parameter DATA_WIDTH INTEGER 32
set_parameter_property DATA_WIDTH DEFAULT_VALUE 32
set_parameter_property DATA_WIDTH DISPLAY_NAME DATA_WIDTH
set_parameter_property DATA_WIDTH TYPE INTEGER
set_parameter_property DATA_WIDTH UNITS None
set_parameter_property DATA_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property DATA_WIDTH HDL_PARAMETER true
add_parameter MASTER_ADDR_WIDTH INTEGER 28
set_parameter_property MASTER_ADDR_WIDTH DEFAULT_VALUE 28
set_parameter_property MASTER_ADDR_WIDTH DISPLAY_NAME MASTER_ADDR_WIDTH
set_parameter_property MASTER_ADDR_WIDTH TYPE INTEGER
set_parameter_property MASTER_ADDR_WIDTH UNITS None
set_parameter_property MASTER_ADDR_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property MASTER_ADDR_WIDTH HDL_PARAMETER true
add_parameter BYTE_ENABLE_BITS INTEGER 4
set_parameter_property BYTE_ENABLE_BITS DEFAULT_VALUE 4
set_parameter_property BYTE_ENABLE_BITS DISPLAY_NAME BYTE_ENABLE_BITS
set_parameter_property BYTE_ENABLE_BITS TYPE INTEGER
set_parameter_property BYTE_ENABLE_BITS UNITS None
set_parameter_property BYTE_ENABLE_BITS ALLOWED_RANGES -2147483648:2147483647
set_parameter_property BYTE_ENABLE_BITS HDL_PARAMETER true
add_parameter BURST_COUNT_BITS INTEGER 4
set_parameter_property BURST_COUNT_BITS DEFAULT_VALUE 4
set_parameter_property BURST_COUNT_BITS DISPLAY_NAME BURST_COUNT_BITS
set_parameter_property BURST_COUNT_BITS TYPE INTEGER
set_parameter_property BURST_COUNT_BITS UNITS None
set_parameter_property BURST_COUNT_BITS ALLOWED_RANGES -2147483648:2147483647
set_parameter_property BURST_COUNT_BITS HDL_PARAMETER true
add_parameter BURST_LENGTH INTEGER 8
set_parameter_property BURST_LENGTH DEFAULT_VALUE 8
set_parameter_property BURST_LENGTH DISPLAY_NAME BURST_LENGTH
set_parameter_property BURST_LENGTH TYPE INTEGER
set_parameter_property BURST_LENGTH UNITS None
set_parameter_property BURST_LENGTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property BURST_LENGTH HDL_PARAMETER true
add_parameter NUM_OF_MASTERS INTEGER 4
set_parameter_property NUM_OF_MASTERS DEFAULT_VALUE 4
set_parameter_property NUM_OF_MASTERS DISPLAY_NAME NUM_OF_MASTERS
set_parameter_property NUM_OF_MASTERS TYPE INTEGER
set_parameter_property NUM_OF_MASTERS UNITS None
set_parameter_property NUM_OF_MASTERS ALLOWED_RANGES -2147483648:2147483647
set_parameter_property NUM_OF_MASTERS HDL_PARAMETER true
add_parameter master_index INTEGER 0
set_parameter_property master_index DEFAULT_VALUE 0
set_parameter_property master_index DISPLAY_NAME master_index
set_parameter_property master_index TYPE INTEGER
set_parameter_property master_index UNITS None
set_parameter_property master_index ALLOWED_RANGES -2147483648:2147483647
set_parameter_property master_index HDL_PARAMETER true
add_parameter sopc_enable INTEGER 1
set_parameter_property sopc_enable DEFAULT_VALUE 1
set_parameter_property sopc_enable DISPLAY_NAME sopc_enable
set_parameter_property sopc_enable TYPE INTEGER
set_parameter_property sopc_enable UNITS None
set_parameter_property sopc_enable ALLOWED_RANGES -2147483648:2147483647
set_parameter_property sopc_enable HDL_PARAMETER true


# 
# display items
# 


# 
# connection point avalon_master_0
# 
add_interface avalon_master_0 avalon start
set_interface_property avalon_master_0 addressUnits SYMBOLS
set_interface_property avalon_master_0 associatedClock clock_sink
set_interface_property avalon_master_0 associatedReset reset_sink
set_interface_property avalon_master_0 burstOnBurstBoundariesOnly false
set_interface_property avalon_master_0 doStreamReads false
set_interface_property avalon_master_0 doStreamWrites false
set_interface_property avalon_master_0 linewrapBursts false
set_interface_property avalon_master_0 readLatency 0
set_interface_property avalon_master_0 ENABLED true

add_interface_port avalon_master_0 MASTER_ADDRES_AVM address Output master_addr_width
add_interface_port avalon_master_0 MASTER_READ_AVM read Output 1
add_interface_port avalon_master_0 MASTER_WRITE_AVM write Output 1
add_interface_port avalon_master_0 MASTER_WRITEDATA_AVM writedata Output data_width
add_interface_port avalon_master_0 MASTER_BYTEENABLE_AVM byteenable Output byte_enable_bits
add_interface_port avalon_master_0 MASTER_READ_DATA_AVM readdata Input data_width
add_interface_port avalon_master_0 MASTER_WAITREQUEST_AVM waitrequest Input 1
add_interface_port avalon_master_0 MASTER_READDATAVALID_AVM readdatavalid Input 1
add_interface_port avalon_master_0 MASTER_BURSTCOUNT_AVM burstcount Output burst_count_bits


# 
# connection point clock_sink
# 
add_interface clock_sink clock end
set_interface_property clock_sink clockRate 0
set_interface_property clock_sink ENABLED true

add_interface_port clock_sink iCLOCK clk Input 1


# 
# connection point reset_sink
# 
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock clock_sink
set_interface_property reset_sink synchronousEdges DEASSERT
set_interface_property reset_sink ENABLED true

add_interface_port reset_sink iRESET reset_n Input 1


# 
# connection point conduit_end
# 
add_interface conduit_end conduit end
set_interface_property conduit_end associatedClock clock_sink
set_interface_property conduit_end associatedReset reset_sink
set_interface_property conduit_end ENABLED true

add_interface_port conduit_end ENABLE export Input 1
add_interface_port conduit_end precharge export Output 1
add_interface_port conduit_end refresh export Output 1

