Analysis & Synthesis Status : Successful - Sat Nov 03 15:08:13 2018
Quartus II Version : 9.0 Build 184 04/29/2009 SP 1 SJ Web Edition
Revision Name : mydecoder3_8_1
Top-level Entity Name : mydecoder3_8_1
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 8
    Dedicated logic registers : 0
Total registers : 0
Total pins : 11
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
