============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 13 2024  10:39:23 am
  Module:                 proj_top
  Technology libraries:   sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 1
                          sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 1
                          sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 1
                          physical_cells 
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

-------------------------------------------------------------------------------
Sequential clock pins without clock waveform

The following sequential clock pins have no clock waveform driving them.  No    
timing constraints will be derived for paths leading to or from these pins.     
(Pin | Source | Reason)                                                         

{pin:proj_top/u_sorter/smallest_idx_next_reg[0][index][0]/ena} {pin:proj_top/u_sorter/new_pack_r_reg[signature][20]/q} {Disabled timing*}
{pin:proj_top/u_sorter/smallest_idx_next_reg[0][index][1]/ena} {pin:proj_top/u_sorter/new_pack_r_reg[signature][20]/q} {Disabled timing*}
{pin:proj_top/u_sorter/smallest_idx_next_reg[0][index][2]/ena} {pin:proj_top/u_sorter/new_pack_r_reg[signature][20]/q} {Disabled timing*}
{pin:proj_top/u_sorter/smallest_idx_next_reg[0][index][3]/ena} {pin:proj_top/u_sorter/new_pack_r_reg[signature][20]/q} {Disabled timing*}
{pin:proj_top/u_sorter/smallest_idx_next_reg[0][index][4]/ena} {pin:proj_top/u_sorter/new_pack_r_reg[signature][20]/q} {Disabled timing*}
{pin:proj_top/u_sorter/smallest_idx_next_reg[0][index][5]/ena} {pin:proj_top/u_sorter/new_pack_r_reg[signature][20]/q} {Disabled timing*}
{pin:proj_top/u_sorter/smallest_idx_next_reg[0][index][6]/ena} {pin:proj_top/u_sorter/new_pack_r_reg[signature][20]/q} {Disabled timing*}
{pin:proj_top/u_sorter/smallest_idx_next_reg[0][index][7]/ena} {pin:proj_top/u_sorter/new_pack_r_reg[signature][20]/q} {Disabled timing*}
{pin:proj_top/u_sorter/smallest_idx_next_reg[0][index][8]/ena} {pin:proj_top/u_sorter/new_pack_r_reg[signature][20]/q} {Disabled timing*}
{pin:proj_top/u_sorter/smallest_idx_next_reg[0][signature][0]/ena} {pin:proj_top/u_sorter/new_pack_r_reg[signature][20]/q} {Disabled timing*}
{pin:proj_top/u_sorter/smallest_idx_next_reg[0][signature][10]/ena} {pin:proj_top/u_sorter/new_pack_r_reg[signature][20]/q} {Disabled timing*}
{pin:proj_top/u_sorter/smallest_idx_next_reg[0][signature][11]/ena} {pin:proj_top/u_sorter/new_pack_r_reg[signature][20]/q} {Disabled timing*}
{pin:proj_top/u_sorter/smallest_idx_next_reg[0][signature][12]/ena} {pin:proj_top/u_sorter/new_pack_r_reg[signature][20]/q} {Disabled timing*}
{pin:proj_top/u_sorter/smallest_idx_next_reg[0][signature][13]/ena} {pin:proj_top/u_sorter/new_pack_r_reg[signature][20]/q} {Disabled timing*}
{pin:proj_top/u_sorter/smallest_idx_next_reg[0][signature][14]/ena} {pin:proj_top/u_sorter/new_pack_r_reg[signature][20]/q} {Disabled timing*}
{pin:proj_top/u_sorter/smallest_idx_next_reg[0][signature][15]/ena} {pin:proj_top/u_sorter/new_pack_r_reg[signature][20]/q} {Disabled timing*}
{pin:proj_top/u_sorter/smallest_idx_next_reg[0][signature][16]/ena} {pin:proj_top/u_sorter/new_pack_r_reg[signature][20]/q} {Disabled timing*}
{pin:proj_top/u_sorter/smallest_idx_next_reg[0][signature][17]/ena} {pin:proj_top/u_sorter/new_pack_r_reg[signature][20]/q} {Disabled timing*}
{pin:proj_top/u_sorter/smallest_idx_next_reg[0][signature][18]/ena} {pin:proj_top/u_sorter/new_pack_r_reg[signature][20]/q} {Disabled timing*}
{pin:proj_top/u_sorter/smallest_idx_next_reg[0][signature][19]/ena} {pin:proj_top/u_sorter/new_pack_r_reg[signature][20]/q} {Disabled timing*}
{pin:proj_top/u_sorter/smallest_idx_next_reg[0][signature][1]/ena} {pin:proj_top/u_sorter/new_pack_r_reg[signature][20]/q} {Disabled timing*}
{pin:proj_top/u_sorter/smallest_idx_next_reg[0][signature][20]/ena} {pin:proj_top/u_sorter/new_pack_r_reg[signature][20]/q} {Disabled timing*}
{pin:proj_top/u_sorter/smallest_idx_next_reg[0][signature][21]/ena} {pin:proj_top/u_sorter/new_pack_r_reg[signature][20]/q} {Disabled timing*}
{pin:proj_top/u_sorter/smallest_idx_next_reg[0][signature][22]/ena} {pin:proj_top/u_sorter/new_pack_r_reg[signature][20]/q} {Disabled timing*}
{pin:proj_top/u_sorter/smallest_idx_next_reg[0][signature][23]/ena} {pin:proj_top/u_sorter/new_pack_r_reg[signature][20]/q} {Disabled timing*}
{pin:proj_top/u_sorter/smallest_idx_next_reg[0][signature][24]/ena} {pin:proj_top/u_sorter/new_pack_r_reg[signature][20]/q} {Disabled timing*}
{pin:proj_top/u_sorter/smallest_idx_next_reg[0][signature][25]/ena} {pin:proj_top/u_sorter/new_pack_r_reg[signature][20]/q} {Disabled timing*}
{pin:proj_top/u_sorter/smallest_idx_next_reg[0][signature][26]/ena} {pin:proj_top/u_sorter/new_pack_r_reg[signature][20]/q} {Disabled timing*}
{pin:proj_top/u_sorter/smallest_idx_next_reg[0][signature][27]/ena} {pin:proj_top/u_sorter/new_pack_r_reg[signature][20]/q} {Disabled timing*}
{pin:proj_top/u_sorter/smallest_idx_next_reg[0][signature][28]/ena} {pin:proj_top/u_sorter/new_pack_r_reg[signature][20]/q} {Disabled timing*}
{pin:proj_top/u_sorter/smallest_idx_next_reg[0][signature][29]/ena} {pin:proj_top/u_sorter/new_pack_r_reg[signature][20]/q} {Disabled timing*}
{pin:proj_top/u_sorter/smallest_idx_next_reg[0][signature][2]/ena} {pin:proj_top/u_sorter/new_pack_r_reg[signature][20]/q} {Disabled timing*}
{pin:proj_top/u_sorter/smallest_idx_next_reg[0][signature][30]/ena} {pin:proj_top/u_sorter/new_pack_r_reg[signature][20]/q} {Disabled timing*}
{pin:proj_top/u_sorter/smallest_idx_next_reg[0][signature][31]/ena} {pin:proj_top/u_sorter/new_pack_r_reg[signature][20]/q} {Disabled timing*}
{pin:proj_top/u_sorter/smallest_idx_next_reg[0][signature][3]/ena} {pin:proj_top/u_sorter/new_pack_r_reg[signature][20]/q} {Disabled timing*}
{pin:proj_top/u_sorter/smallest_idx_next_reg[0][signature][4]/ena} {pin:proj_top/u_sorter/new_pack_r_reg[signature][20]/q} {Disabled timing*}
{pin:proj_top/u_sorter/smallest_idx_next_reg[0][signature][5]/ena} {pin:proj_top/u_sorter/new_pack_r_reg[signature][20]/q} {Disabled timing*}
{pin:proj_top/u_sorter/smallest_idx_next_reg[0][signature][6]/ena} {pin:proj_top/u_sorter/new_pack_r_reg[signature][20]/q} {Disabled timing*}
{pin:proj_top/u_sorter/smallest_idx_next_reg[0][signature][7]/ena} {pin:proj_top/u_sorter/new_pack_r_reg[signature][20]/q} {Disabled timing*}
{pin:proj_top/u_sorter/smallest_idx_next_reg[0][signature][8]/ena} {pin:proj_top/u_sorter/new_pack_r_reg[signature][20]/q} {Disabled timing*}
{pin:proj_top/u_sorter/smallest_idx_next_reg[0][signature][9]/ena} {pin:proj_top/u_sorter/new_pack_r_reg[signature][20]/q} {Disabled timing*}
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Nets with multiple drivers

The following nets have multiple drivers and at least one of the drivers is     
non-tristate:                                                                   

hnet:proj_top/fm_fragment[0]
hnet:proj_top/fm_fragment[10]
hnet:proj_top/fm_fragment[11]
hnet:proj_top/fm_fragment[12]
hnet:proj_top/fm_fragment[13]
hnet:proj_top/fm_fragment[14]
hnet:proj_top/fm_fragment[15]
hnet:proj_top/fm_fragment[16]
hnet:proj_top/fm_fragment[17]
hnet:proj_top/fm_fragment[18]
hnet:proj_top/fm_fragment[19]
hnet:proj_top/fm_fragment[1]
hnet:proj_top/fm_fragment[20]
hnet:proj_top/fm_fragment[21]
hnet:proj_top/fm_fragment[22]
hnet:proj_top/fm_fragment[23]
hnet:proj_top/fm_fragment[24]
hnet:proj_top/fm_fragment[25]
hnet:proj_top/fm_fragment[26]
hnet:proj_top/fm_fragment[27]
hnet:proj_top/fm_fragment[28]
hnet:proj_top/fm_fragment[29]
hnet:proj_top/fm_fragment[2]
hnet:proj_top/fm_fragment[30]
hnet:proj_top/fm_fragment[31]
hnet:proj_top/fm_fragment[32]
hnet:proj_top/fm_fragment[33]
hnet:proj_top/fm_fragment[34]
hnet:proj_top/fm_fragment[35]
hnet:proj_top/fm_fragment[36]
hnet:proj_top/fm_fragment[37]
hnet:proj_top/fm_fragment[38]
hnet:proj_top/fm_fragment[39]
hnet:proj_top/fm_fragment[3]
hnet:proj_top/fm_fragment[40]
hnet:proj_top/fm_fragment[41]
hnet:proj_top/fm_fragment[42]
hnet:proj_top/fm_fragment[43]
hnet:proj_top/fm_fragment[44]
hnet:proj_top/fm_fragment[45]
hnet:proj_top/fm_fragment[46]
hnet:proj_top/fm_fragment[47]
hnet:proj_top/fm_fragment[48]
hnet:proj_top/fm_fragment[49]
hnet:proj_top/fm_fragment[4]
hnet:proj_top/fm_fragment[50]
hnet:proj_top/fm_fragment[51]
hnet:proj_top/fm_fragment[52]
hnet:proj_top/fm_fragment[53]
hnet:proj_top/fm_fragment[54]
hnet:proj_top/fm_fragment[55]
hnet:proj_top/fm_fragment[56]
hnet:proj_top/fm_fragment[57]
hnet:proj_top/fm_fragment[58]
hnet:proj_top/fm_fragment[59]
hnet:proj_top/fm_fragment[5]
hnet:proj_top/fm_fragment[60]
hnet:proj_top/fm_fragment[61]
hnet:proj_top/fm_fragment[62]
hnet:proj_top/fm_fragment[63]
hnet:proj_top/fm_fragment[6]
hnet:proj_top/fm_fragment[7]
hnet:proj_top/fm_fragment[8]
hnet:proj_top/fm_fragment[9]
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Timing exceptions with no effect

The following timing exceptions are not currently affecting timing in the       
design.  Either no paths in the design satisfy the exception's path             
specification, or all paths that satisfy the path specification also satisfy an 
exception with a higher priority.  You can improve runtime and memory usage by  
removing these exceptions if they are not truly needed.  To see if there is a   
path in the design that satisfies the path specification for an exception, or   
to see what other exception is overriding an exception because of priority, use 
the command:                                                                    
  report timing -paths [eval [::legacy::get_attribute paths <exception>]]

exception:proj_top/proj.sdc_line_18
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                    41
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                      64
 Timing exceptions with no effect                                 1
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        0
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:        106

