Analysis & Synthesis report for RS65816
Mon Jun 06 01:25:10 2022
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |RS65816|cpuState
 11. State Machine - |RS65816|ramState
 12. State Machine - |RS65816|uart:mouse|rx_fsm
 13. State Machine - |RS65816|uart:mouse|tx_fsm
 14. State Machine - |RS65816|uart:uart|rx_fsm
 15. State Machine - |RS65816|uart:uart|tx_fsm
 16. State Machine - |RS65816|sdram_simple:u5|state_r
 17. State Machine - |RS65816|Display:u4|dmaState
 18. State Machine - |RS65816|RS65C816:u0|afterAlu
 19. State Machine - |RS65816|RS65C816:u0|afterPushLo
 20. State Machine - |RS65816|RS65C816:u0|procState
 21. Registers Removed During Synthesis
 22. Removed Registers Triggering Further Register Optimizations
 23. General Register Statistics
 24. Inverted Register Statistics
 25. Multiplexer Restructuring Statistics (Restructuring Performed)
 26. Source assignments for RS65C816:u0|opcodes:u2|altsyncram:altsyncram_component|altsyncram_lls3:auto_generated
 27. Source assignments for kernel:kernel|altsyncram:altsyncram_component|altsyncram_ko04:auto_generated|altsyncram_c913:altsyncram1
 28. Source assignments for myos:myos|altsyncram:altsyncram_component|altsyncram_j0u3:auto_generated
 29. Source assignments for Display:u4|palette:palette|altsyncram:altsyncram_component|altsyncram_31q3:auto_generated
 30. Source assignments for Display:u4|spritePalette:spritePalette|altsyncram:altsyncram_component|altsyncram_tls3:auto_generated
 31. Source assignments for Display:u4|lineram:lineRam|altsyncram:altsyncram_component|altsyncram_13q3:auto_generated
 32. Source assignments for Display:u4|colorRam:colorRam|altsyncram:altsyncram_component|altsyncram_9fo3:auto_generated
 33. Source assignments for Display:u4|fontRam:fontRam|altsyncram:altsyncram_component|altsyncram_ojr3:auto_generated
 34. Parameter Settings for User Entity Instance: RS65C816:u0|add16:addPCper|lpm_add_sub:LPM_ADD_SUB_component
 35. Parameter Settings for User Entity Instance: RS65C816:u0|add16:addPCbranch|lpm_add_sub:LPM_ADD_SUB_component
 36. Parameter Settings for User Entity Instance: RS65C816:u0|add16:pcPlus1|lpm_add_sub:LPM_ADD_SUB_component
 37. Parameter Settings for User Entity Instance: RS65C816:u0|add16:stackPlus1|lpm_add_sub:LPM_ADD_SUB_component
 38. Parameter Settings for User Entity Instance: RS65C816:u0|add16:stackMinus1|lpm_add_sub:LPM_ADD_SUB_component
 39. Parameter Settings for User Entity Instance: RS65C816:u0|add24_1:addrPlusOne|lpm_add_sub:LPM_ADD_SUB_component
 40. Parameter Settings for User Entity Instance: RS65C816:u0|sub24_1:addrMinusOne|lpm_add_sub:LPM_ADD_SUB_component
 41. Parameter Settings for User Entity Instance: RS65C816:u0|opcodes:u2|altsyncram:altsyncram_component
 42. Parameter Settings for User Entity Instance: kernel:kernel|altsyncram:altsyncram_component
 43. Parameter Settings for User Entity Instance: myos:myos|altsyncram:altsyncram_component
 44. Parameter Settings for User Entity Instance: pll:u3|altpll:altpll_component
 45. Parameter Settings for User Entity Instance: Display:u4|palette:palette|altsyncram:altsyncram_component
 46. Parameter Settings for User Entity Instance: Display:u4|spritePalette:spritePalette|altsyncram:altsyncram_component
 47. Parameter Settings for User Entity Instance: Display:u4|lineram:lineRam|altsyncram:altsyncram_component
 48. Parameter Settings for User Entity Instance: Display:u4|colorRam:colorRam|altsyncram:altsyncram_component
 49. Parameter Settings for User Entity Instance: Display:u4|fontRam:fontRam|altsyncram:altsyncram_component
 50. Parameter Settings for User Entity Instance: uart:uart
 51. Parameter Settings for User Entity Instance: uart:mouse
 52. Parameter Settings for User Entity Instance: spi_master:u6
 53. Parameter Settings for User Entity Instance: my6502keyboard:u8|ps2_intf:ps2
 54. altsyncram Parameter Settings by Entity Instance
 55. altpll Parameter Settings by Entity Instance
 56. Port Connectivity Checks: "my6502keyboard:u8|ps2_intf:ps2"
 57. Port Connectivity Checks: "special:special"
 58. Port Connectivity Checks: "uart:mouse"
 59. Port Connectivity Checks: "uart:uart"
 60. Port Connectivity Checks: "sdram_simple:u5"
 61. Port Connectivity Checks: "Display:u4|fontRam:fontRam"
 62. Port Connectivity Checks: "Display:u4|lineram:lineRam"
 63. Port Connectivity Checks: "Display:u4|spritePalette:spritePalette"
 64. Port Connectivity Checks: "Display:u4|palette:palette"
 65. Port Connectivity Checks: "Display:u4"
 66. Port Connectivity Checks: "RS65C816:u0|opcodes:u2"
 67. Port Connectivity Checks: "RS65C816:u0|add16:stackMinus1"
 68. Port Connectivity Checks: "RS65C816:u0|add16:stackPlus1"
 69. Port Connectivity Checks: "RS65C816:u0|add16:pcPlus1"
 70. Port Connectivity Checks: "RS65C816:u0|add16:addPCbranch"
 71. Port Connectivity Checks: "RS65C816:u0|add16:addPCper"
 72. Port Connectivity Checks: "RS65C816:u0"
 73. In-System Memory Content Editor Settings
 74. Post-Synthesis Netlist Statistics for Top Partition
 75. Elapsed Time Per Partition
 76. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jun 06 01:25:09 2022       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; RS65816                                     ;
; Top-level Entity Name              ; RS65816                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,813                                       ;
;     Total combinational functions  ; 4,052                                       ;
;     Dedicated logic registers      ; 1,934                                       ;
; Total registers                    ; 1934                                        ;
; Total pins                         ; 77                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 163,584                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; RS65816            ; RS65816            ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation              ; 4                  ;                    ;
; Preserve fewer node names                                        ; Off                ; On                 ;
; VHDL Show LMF Mapping Messages                                   ; Off                ;                    ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                        ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                              ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------+-------------+
; ../fpga-components/special/special.vhd                             ; yes             ; User VHDL File                               ; C:/github/fpga-components/special/special.vhd                                             ;             ;
; ../fpga-components/sdram/sdram_simple.vhd                          ; yes             ; User VHDL File                               ; C:/github/fpga-components/sdram/sdram_simple.vhd                                          ;             ;
; ../fpga-components/rs232_interface/trunk/uart.vhd                  ; yes             ; User VHDL File                               ; C:/github/fpga-components/rs232_interface/trunk/uart.vhd                                  ;             ;
; ../fpga-components/SPI/spi_master.vhd                              ; yes             ; User VHDL File                               ; C:/github/fpga-components/SPI/spi_master.vhd                                              ;             ;
; ../fpga-components/PS2KB/ps2_intf.vhd                              ; yes             ; User VHDL File                               ; C:/github/fpga-components/PS2KB/ps2_intf.vhd                                              ;             ;
; ../fpga-components/PS2KB/my6502keyboard.vhd                        ; yes             ; User VHDL File                               ; C:/github/fpga-components/PS2KB/my6502keyboard.vhd                                        ;             ;
; lineram.vhd                                                        ; yes             ; User Wizard-Generated File                   ; C:/github/fpga-my65818/lineram.vhd                                                        ;             ;
; spritePalette.vhd                                                  ; yes             ; User Wizard-Generated File                   ; C:/github/fpga-my65818/spritePalette.vhd                                                  ;             ;
; palette.vhd                                                        ; yes             ; User Wizard-Generated File                   ; C:/github/fpga-my65818/palette.vhd                                                        ;             ;
; fontRam.vhd                                                        ; yes             ; User Wizard-Generated File                   ; C:/github/fpga-my65818/fontRam.vhd                                                        ;             ;
; display.vhd                                                        ; yes             ; User VHDL File                               ; C:/github/fpga-my65818/display.vhd                                                        ;             ;
; RS65816.vhd                                                        ; yes             ; User VHDL File                               ; C:/github/fpga-my65818/RS65816.vhd                                                        ;             ;
; pll.vhd                                                            ; yes             ; User Wizard-Generated File                   ; C:/github/fpga-my65818/pll.vhd                                                            ;             ;
; RS65C816.vhd                                                       ; yes             ; User VHDL File                               ; C:/github/fpga-my65818/RS65C816.vhd                                                       ;             ;
; kernel.vhd                                                         ; yes             ; User Wizard-Generated File                   ; C:/github/fpga-my65818/kernel.vhd                                                         ;             ;
; opcodes.vhd                                                        ; yes             ; User Wizard-Generated File                   ; C:/github/fpga-my65818/opcodes.vhd                                                        ;             ;
; add16.vhd                                                          ; yes             ; User Wizard-Generated File                   ; C:/github/fpga-my65818/add16.vhd                                                          ;             ;
; add24_1.vhd                                                        ; yes             ; User Wizard-Generated File                   ; C:/github/fpga-my65818/add24_1.vhd                                                        ;             ;
; sub24_1.vhd                                                        ; yes             ; User Wizard-Generated File                   ; C:/github/fpga-my65818/sub24_1.vhd                                                        ;             ;
; colorRam.vhd                                                       ; yes             ; User Wizard-Generated File                   ; C:/github/fpga-my65818/colorRam.vhd                                                       ;             ;
; myos.vhd                                                           ; yes             ; User Wizard-Generated File                   ; C:/github/fpga-my65818/myos.vhd                                                           ;             ;
; lpm_add_sub.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                    ;             ;
; addcore.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/addcore.inc                        ;             ;
; look_add.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/look_add.inc                       ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                       ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                       ;             ;
; alt_stratix_add_sub.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc            ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                     ;             ;
; db/add_sub_2ki.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/github/fpga-my65818/db/add_sub_2ki.tdf                                                 ;             ;
; db/add_sub_0uh.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/github/fpga-my65818/db/add_sub_0uh.tdf                                                 ;             ;
; db/add_sub_1vh.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/github/fpga-my65818/db/add_sub_1vh.tdf                                                 ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                     ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc              ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                        ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                     ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                      ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                         ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                         ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                       ;             ;
; db/altsyncram_lls3.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/github/fpga-my65818/db/altsyncram_lls3.tdf                                             ;             ;
; opcodes_test.mif                                                   ; yes             ; Auto-Found Memory Initialization File        ; C:/github/fpga-my65818/opcodes_test.mif                                                   ;             ;
; db/altsyncram_ko04.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/github/fpga-my65818/db/altsyncram_ko04.tdf                                             ;             ;
; db/altsyncram_c913.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/github/fpga-my65818/db/altsyncram_c913.tdf                                             ;             ;
; ../atari-my65816/release/kernelstart_00.hex                        ; yes             ; Auto-Found Memory Initialization File        ; C:/github/atari-my65816/release/kernelstart_00.hex                                        ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd      ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv  ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                     ;             ;
; db/altsyncram_j0u3.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/github/fpga-my65818/db/altsyncram_j0u3.tdf                                             ;             ;
; ../atari-my65816/release/myos_00.hex                               ; yes             ; Auto-Found Memory Initialization File        ; C:/github/atari-my65816/release/myos_00.hex                                               ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf                         ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc                    ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc                  ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc                  ;             ;
; db/pll_altpll.v                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/github/fpga-my65818/db/pll_altpll.v                                                    ;             ;
; db/altsyncram_31q3.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/github/fpga-my65818/db/altsyncram_31q3.tdf                                             ;             ;
; db/altsyncram_tls3.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/github/fpga-my65818/db/altsyncram_tls3.tdf                                             ;             ;
; ../atari-my65816/res/palette.mif                                   ; yes             ; Auto-Found Memory Initialization File        ; C:/github/atari-my65816/res/palette.mif                                                   ;             ;
; db/altsyncram_13q3.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/github/fpga-my65818/db/altsyncram_13q3.tdf                                             ;             ;
; db/altsyncram_9fo3.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/github/fpga-my65818/db/altsyncram_9fo3.tdf                                             ;             ;
; db/altsyncram_ojr3.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/github/fpga-my65818/db/altsyncram_ojr3.tdf                                             ;             ;
; ../atari-my65816/release/font.hex                                  ; yes             ; Auto-Found Memory Initialization File        ; C:/github/atari-my65816/release/font.hex                                                  ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                        ; altera_sld  ;
; db/ip/sld61b13950/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/github/fpga-my65818/db/ip/sld61b13950/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld61b13950/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/github/fpga-my65818/db/ip/sld61b13950/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld61b13950/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/github/fpga-my65818/db/ip/sld61b13950/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld61b13950/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/github/fpga-my65818/db/ip/sld61b13950/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld61b13950/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/github/fpga-my65818/db/ip/sld61b13950/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld61b13950/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/github/fpga-my65818/db/ip/sld61b13950/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                   ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                             ;
+---------------------------------------------+---------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                     ;
+---------------------------------------------+---------------------------------------------------------------------------+
; Estimated Total logic elements              ; 4,813                                                                     ;
;                                             ;                                                                           ;
; Total combinational functions               ; 4052                                                                      ;
; Logic element usage by number of LUT inputs ;                                                                           ;
;     -- 4 input functions                    ; 2179                                                                      ;
;     -- 3 input functions                    ; 916                                                                       ;
;     -- <=2 input functions                  ; 957                                                                       ;
;                                             ;                                                                           ;
; Logic elements by mode                      ;                                                                           ;
;     -- normal mode                          ; 3201                                                                      ;
;     -- arithmetic mode                      ; 851                                                                       ;
;                                             ;                                                                           ;
; Total registers                             ; 1934                                                                      ;
;     -- Dedicated logic registers            ; 1934                                                                      ;
;     -- I/O registers                        ; 0                                                                         ;
;                                             ;                                                                           ;
; I/O pins                                    ; 77                                                                        ;
; Total memory bits                           ; 163584                                                                    ;
;                                             ;                                                                           ;
; Embedded Multiplier 9-bit elements          ; 0                                                                         ;
;                                             ;                                                                           ;
; Total PLLs                                  ; 1                                                                         ;
;     -- PLLs                                 ; 1                                                                         ;
;                                             ;                                                                           ;
; Maximum fan-out node                        ; pll:u3|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 1890                                                                      ;
; Total fan-out                               ; 20885                                                                     ;
; Average fan-out                             ; 3.34                                                                      ;
+---------------------------------------------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                 ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |RS65816                                                                                                                                ; 4052 (272)          ; 1934 (150)                ; 163584      ; 0            ; 0       ; 0         ; 77   ; 0            ; |RS65816                                                                                                                                                                                                                                                                                                                                            ; RS65816                           ; work         ;
;    |Display:u4|                                                                                                                         ; 679 (679)           ; 576 (576)                 ; 25856       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|Display:u4                                                                                                                                                                                                                                                                                                                                 ; Display                           ; work         ;
;       |colorRam:colorRam|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|Display:u4|colorRam:colorRam                                                                                                                                                                                                                                                                                                               ; colorRam                          ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|Display:u4|colorRam:colorRam|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                               ; altsyncram                        ; work         ;
;             |altsyncram_9fo3:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|Display:u4|colorRam:colorRam|altsyncram:altsyncram_component|altsyncram_9fo3:auto_generated                                                                                                                                                                                                                                                ; altsyncram_9fo3                   ; work         ;
;       |fontRam:fontRam|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|Display:u4|fontRam:fontRam                                                                                                                                                                                                                                                                                                                 ; fontRam                           ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|Display:u4|fontRam:fontRam|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                 ; altsyncram                        ; work         ;
;             |altsyncram_ojr3:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|Display:u4|fontRam:fontRam|altsyncram:altsyncram_component|altsyncram_ojr3:auto_generated                                                                                                                                                                                                                                                  ; altsyncram_ojr3                   ; work         ;
;       |lineram:lineRam|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|Display:u4|lineram:lineRam                                                                                                                                                                                                                                                                                                                 ; lineram                           ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|Display:u4|lineram:lineRam|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                 ; altsyncram                        ; work         ;
;             |altsyncram_13q3:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|Display:u4|lineram:lineRam|altsyncram:altsyncram_component|altsyncram_13q3:auto_generated                                                                                                                                                                                                                                                  ; altsyncram_13q3                   ; work         ;
;       |palette:palette|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|Display:u4|palette:palette                                                                                                                                                                                                                                                                                                                 ; palette                           ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|Display:u4|palette:palette|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                 ; altsyncram                        ; work         ;
;             |altsyncram_31q3:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|Display:u4|palette:palette|altsyncram:altsyncram_component|altsyncram_31q3:auto_generated                                                                                                                                                                                                                                                  ; altsyncram_31q3                   ; work         ;
;       |spritePalette:spritePalette|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|Display:u4|spritePalette:spritePalette                                                                                                                                                                                                                                                                                                     ; spritePalette                     ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|Display:u4|spritePalette:spritePalette|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;             |altsyncram_tls3:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|Display:u4|spritePalette:spritePalette|altsyncram:altsyncram_component|altsyncram_tls3:auto_generated                                                                                                                                                                                                                                      ; altsyncram_tls3                   ; work         ;
;    |RS65C816:u0|                                                                                                                        ; 2041 (1889)         ; 421 (421)                 ; 6656        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|RS65C816:u0                                                                                                                                                                                                                                                                                                                                ; RS65C816                          ; work         ;
;       |add16:addPCbranch|                                                                                                               ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|RS65C816:u0|add16:addPCbranch                                                                                                                                                                                                                                                                                                              ; add16                             ; work         ;
;          |lpm_add_sub:LPM_ADD_SUB_component|                                                                                            ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|RS65C816:u0|add16:addPCbranch|lpm_add_sub:LPM_ADD_SUB_component                                                                                                                                                                                                                                                                            ; lpm_add_sub                       ; work         ;
;             |add_sub_2ki:auto_generated|                                                                                                ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|RS65C816:u0|add16:addPCbranch|lpm_add_sub:LPM_ADD_SUB_component|add_sub_2ki:auto_generated                                                                                                                                                                                                                                                 ; add_sub_2ki                       ; work         ;
;       |add16:addPCper|                                                                                                                  ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|RS65C816:u0|add16:addPCper                                                                                                                                                                                                                                                                                                                 ; add16                             ; work         ;
;          |lpm_add_sub:LPM_ADD_SUB_component|                                                                                            ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|RS65C816:u0|add16:addPCper|lpm_add_sub:LPM_ADD_SUB_component                                                                                                                                                                                                                                                                               ; lpm_add_sub                       ; work         ;
;             |add_sub_2ki:auto_generated|                                                                                                ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|RS65C816:u0|add16:addPCper|lpm_add_sub:LPM_ADD_SUB_component|add_sub_2ki:auto_generated                                                                                                                                                                                                                                                    ; add_sub_2ki                       ; work         ;
;       |add16:pcPlus1|                                                                                                                   ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|RS65C816:u0|add16:pcPlus1                                                                                                                                                                                                                                                                                                                  ; add16                             ; work         ;
;          |lpm_add_sub:LPM_ADD_SUB_component|                                                                                            ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|RS65C816:u0|add16:pcPlus1|lpm_add_sub:LPM_ADD_SUB_component                                                                                                                                                                                                                                                                                ; lpm_add_sub                       ; work         ;
;             |add_sub_2ki:auto_generated|                                                                                                ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|RS65C816:u0|add16:pcPlus1|lpm_add_sub:LPM_ADD_SUB_component|add_sub_2ki:auto_generated                                                                                                                                                                                                                                                     ; add_sub_2ki                       ; work         ;
;       |add16:stackMinus1|                                                                                                               ; 32 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|RS65C816:u0|add16:stackMinus1                                                                                                                                                                                                                                                                                                              ; add16                             ; work         ;
;          |lpm_add_sub:LPM_ADD_SUB_component|                                                                                            ; 32 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|RS65C816:u0|add16:stackMinus1|lpm_add_sub:LPM_ADD_SUB_component                                                                                                                                                                                                                                                                            ; lpm_add_sub                       ; work         ;
;             |add_sub_2ki:auto_generated|                                                                                                ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|RS65C816:u0|add16:stackMinus1|lpm_add_sub:LPM_ADD_SUB_component|add_sub_2ki:auto_generated                                                                                                                                                                                                                                                 ; add_sub_2ki                       ; work         ;
;       |add16:stackPlus1|                                                                                                                ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|RS65C816:u0|add16:stackPlus1                                                                                                                                                                                                                                                                                                               ; add16                             ; work         ;
;          |lpm_add_sub:LPM_ADD_SUB_component|                                                                                            ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|RS65C816:u0|add16:stackPlus1|lpm_add_sub:LPM_ADD_SUB_component                                                                                                                                                                                                                                                                             ; lpm_add_sub                       ; work         ;
;             |add_sub_2ki:auto_generated|                                                                                                ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|RS65C816:u0|add16:stackPlus1|lpm_add_sub:LPM_ADD_SUB_component|add_sub_2ki:auto_generated                                                                                                                                                                                                                                                  ; add_sub_2ki                       ; work         ;
;       |add24_1:addrPlusOne|                                                                                                             ; 24 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|RS65C816:u0|add24_1:addrPlusOne                                                                                                                                                                                                                                                                                                            ; add24_1                           ; work         ;
;          |lpm_add_sub:LPM_ADD_SUB_component|                                                                                            ; 24 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|RS65C816:u0|add24_1:addrPlusOne|lpm_add_sub:LPM_ADD_SUB_component                                                                                                                                                                                                                                                                          ; lpm_add_sub                       ; work         ;
;             |add_sub_0uh:auto_generated|                                                                                                ; 24 (24)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|RS65C816:u0|add24_1:addrPlusOne|lpm_add_sub:LPM_ADD_SUB_component|add_sub_0uh:auto_generated                                                                                                                                                                                                                                               ; add_sub_0uh                       ; work         ;
;       |opcodes:u2|                                                                                                                      ; 0 (0)               ; 0 (0)                     ; 6656        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|RS65C816:u0|opcodes:u2                                                                                                                                                                                                                                                                                                                     ; opcodes                           ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 6656        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|RS65C816:u0|opcodes:u2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;             |altsyncram_lls3:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 6656        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|RS65C816:u0|opcodes:u2|altsyncram:altsyncram_component|altsyncram_lls3:auto_generated                                                                                                                                                                                                                                                      ; altsyncram_lls3                   ; work         ;
;       |sub24_1:addrMinusOne|                                                                                                            ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|RS65C816:u0|sub24_1:addrMinusOne                                                                                                                                                                                                                                                                                                           ; sub24_1                           ; work         ;
;          |lpm_add_sub:LPM_ADD_SUB_component|                                                                                            ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|RS65C816:u0|sub24_1:addrMinusOne|lpm_add_sub:LPM_ADD_SUB_component                                                                                                                                                                                                                                                                         ; lpm_add_sub                       ; work         ;
;             |add_sub_1vh:auto_generated|                                                                                                ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|RS65C816:u0|sub24_1:addrMinusOne|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1vh:auto_generated                                                                                                                                                                                                                                              ; add_sub_1vh                       ; work         ;
;    |kernel:kernel|                                                                                                                      ; 62 (0)              ; 42 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|kernel:kernel                                                                                                                                                                                                                                                                                                                              ; kernel                            ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 62 (0)              ; 42 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|kernel:kernel|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                              ; altsyncram                        ; work         ;
;          |altsyncram_ko04:auto_generated|                                                                                               ; 62 (0)              ; 42 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|kernel:kernel|altsyncram:altsyncram_component|altsyncram_ko04:auto_generated                                                                                                                                                                                                                                                               ; altsyncram_ko04                   ; work         ;
;             |altsyncram_c913:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|kernel:kernel|altsyncram:altsyncram_component|altsyncram_ko04:auto_generated|altsyncram_c913:altsyncram1                                                                                                                                                                                                                                   ; altsyncram_c913                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 62 (40)             ; 42 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|kernel:kernel|altsyncram:altsyncram_component|altsyncram_ko04:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                     ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 22 (22)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|kernel:kernel|altsyncram:altsyncram_component|altsyncram_ko04:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                  ; sld_rom_sr                        ; work         ;
;    |my6502keyboard:u8|                                                                                                                  ; 27 (3)              ; 43 (9)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|my6502keyboard:u8                                                                                                                                                                                                                                                                                                                          ; my6502keyboard                    ; work         ;
;       |ps2_intf:ps2|                                                                                                                    ; 24 (24)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|my6502keyboard:u8|ps2_intf:ps2                                                                                                                                                                                                                                                                                                             ; ps2_intf                          ; work         ;
;    |myos:myos|                                                                                                                          ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|myos:myos                                                                                                                                                                                                                                                                                                                                  ; myos                              ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|myos:myos|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;          |altsyncram_j0u3:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|myos:myos|altsyncram:altsyncram_component|altsyncram_j0u3:auto_generated                                                                                                                                                                                                                                                                   ; altsyncram_j0u3                   ; work         ;
;    |pll:u3|                                                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|pll:u3                                                                                                                                                                                                                                                                                                                                     ; pll                               ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|pll:u3|altpll:altpll_component                                                                                                                                                                                                                                                                                                             ; altpll                            ; work         ;
;          |pll_altpll:auto_generated|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|pll:u3|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                                                                                   ; pll_altpll                        ; work         ;
;    |sdram_simple:u5|                                                                                                                    ; 112 (112)           ; 85 (85)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|sdram_simple:u5                                                                                                                                                                                                                                                                                                                            ; sdram_simple                      ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 118 (1)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 117 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 117 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 117 (1)             ; 86 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 116 (0)             ; 81 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 116 (80)            ; 81 (53)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 18 (18)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |special:special|                                                                                                                    ; 203 (203)           ; 172 (172)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|special:special                                                                                                                                                                                                                                                                                                                            ; special                           ; work         ;
;    |spi_master:u6|                                                                                                                      ; 87 (87)             ; 50 (50)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|spi_master:u6                                                                                                                                                                                                                                                                                                                              ; spi_master                        ; work         ;
;    |uart:mouse|                                                                                                                         ; 229 (229)           ; 153 (153)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|uart:mouse                                                                                                                                                                                                                                                                                                                                 ; uart                              ; work         ;
;    |uart:uart|                                                                                                                          ; 222 (222)           ; 156 (156)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RS65816|uart:uart                                                                                                                                                                                                                                                                                                                                  ; uart                              ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------+
; Name                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                         ;
+---------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------+
; Display:u4|colorRam:colorRam|altsyncram:altsyncram_component|altsyncram_9fo3:auto_generated|ALTSYNCRAM              ; AUTO ; Simple Dual Port ; 64           ; 16           ; 128          ; 8            ; 1024  ; None                                        ;
; Display:u4|fontRam:fontRam|altsyncram:altsyncram_component|altsyncram_ojr3:auto_generated|ALTSYNCRAM                ; AUTO ; True Dual Port   ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; ../atari-my65816/release/font.hex           ;
; Display:u4|lineram:lineRam|altsyncram:altsyncram_component|altsyncram_13q3:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; 256          ; 16           ; 512          ; 8            ; 4096  ; None                                        ;
; Display:u4|palette:palette|altsyncram:altsyncram_component|altsyncram_31q3:auto_generated|ALTSYNCRAM                ; AUTO ; True Dual Port   ; 512          ; 8            ; 256          ; 16           ; 4096  ; None                                        ;
; Display:u4|spritePalette:spritePalette|altsyncram:altsyncram_component|altsyncram_tls3:auto_generated|ALTSYNCRAM    ; AUTO ; True Dual Port   ; 32           ; 8            ; 16           ; 16           ; 256   ; ../atari-my65816/res/palette.mif            ;
; RS65C816:u0|opcodes:u2|altsyncram:altsyncram_component|altsyncram_lls3:auto_generated|ALTSYNCRAM                    ; AUTO ; ROM              ; 256          ; 26           ; --           ; --           ; 6656  ; opcodes_test.mif                            ;
; kernel:kernel|altsyncram:altsyncram_component|altsyncram_ko04:auto_generated|altsyncram_c913:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; 8192         ; 8            ; 8192         ; 8            ; 65536 ; ../atari-my65816/release/kernelstart_00.hex ;
; myos:myos|altsyncram:altsyncram_component|altsyncram_j0u3:auto_generated|ALTSYNCRAM                                 ; AUTO ; ROM              ; 8192         ; 8            ; --           ; --           ; 65536 ; ../atari-my65816/release/myos_00.hex        ;
+---------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                              ; IP Include File   ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |RS65816|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |RS65816|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |RS65816|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |RS65816|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |RS65816|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                   ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |RS65816|kernel:kernel                                                                                                                                                                                                                                                       ; kernel.vhd        ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |RS65816|myos:myos                                                                                                                                                                                                                                                           ; myos.vhd          ;
; Altera ; LPM_ADD_SUB  ; 20.1    ; N/A          ; N/A          ; |RS65816|RS65C816:u0|add16:addPCbranch                                                                                                                                                                                                                                       ; add16.vhd         ;
; Altera ; LPM_ADD_SUB  ; 20.1    ; N/A          ; N/A          ; |RS65816|RS65C816:u0|add16:addPCper                                                                                                                                                                                                                                          ; add16.vhd         ;
; Altera ; LPM_ADD_SUB  ; 20.1    ; N/A          ; N/A          ; |RS65816|RS65C816:u0|sub24_1:addrMinusOne                                                                                                                                                                                                                                    ; sub24_1.vhd       ;
; Altera ; LPM_ADD_SUB  ; 20.1    ; N/A          ; N/A          ; |RS65816|RS65C816:u0|add24_1:addrPlusOne                                                                                                                                                                                                                                     ; add24_1.vhd       ;
; Altera ; LPM_ADD_SUB  ; 20.1    ; N/A          ; N/A          ; |RS65816|RS65C816:u0|add16:pcPlus1                                                                                                                                                                                                                                           ; add16.vhd         ;
; Altera ; LPM_ADD_SUB  ; 20.1    ; N/A          ; N/A          ; |RS65816|RS65C816:u0|add16:stackMinus1                                                                                                                                                                                                                                       ; add16.vhd         ;
; Altera ; LPM_ADD_SUB  ; 20.1    ; N/A          ; N/A          ; |RS65816|RS65C816:u0|add16:stackPlus1                                                                                                                                                                                                                                        ; add16.vhd         ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |RS65816|RS65C816:u0|opcodes:u2                                                                                                                                                                                                                                              ; opcodes.vhd       ;
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |RS65816|pll:u3                                                                                                                                                                                                                                                              ; pll.vhd           ;
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |RS65816|Display:u4|colorRam:colorRam                                                                                                                                                                                                                                        ; colorRam.vhd      ;
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |RS65816|Display:u4|fontRam:fontRam                                                                                                                                                                                                                                          ; fontRam.vhd       ;
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |RS65816|Display:u4|lineram:lineRam                                                                                                                                                                                                                                          ; lineram.vhd       ;
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |RS65816|Display:u4|palette:palette                                                                                                                                                                                                                                          ; palette.vhd       ;
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |RS65816|Display:u4|spritePalette:spritePalette                                                                                                                                                                                                                              ; spritePalette.vhd ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RS65816|cpuState                                                                                                   ;
+--------------------+-----------------+-----------------+----------------+--------------------+------------------+-------------------+
; Name               ; cpuState.CPUIO2 ; cpuState.CPUIO1 ; cpuState.CPUIO ; cpuState.CPUDECODE ; cpuState.CPUWORK ; cpuState.CPUCLOCK ;
+--------------------+-----------------+-----------------+----------------+--------------------+------------------+-------------------+
; cpuState.CPUCLOCK  ; 0               ; 0               ; 0              ; 0                  ; 0                ; 0                 ;
; cpuState.CPUWORK   ; 0               ; 0               ; 0              ; 0                  ; 1                ; 1                 ;
; cpuState.CPUDECODE ; 0               ; 0               ; 0              ; 1                  ; 0                ; 1                 ;
; cpuState.CPUIO     ; 0               ; 0               ; 1              ; 0                  ; 0                ; 1                 ;
; cpuState.CPUIO1    ; 0               ; 1               ; 0              ; 0                  ; 0                ; 1                 ;
; cpuState.CPUIO2    ; 1               ; 0               ; 0              ; 0                  ; 0                ; 1                 ;
+--------------------+-----------------+-----------------+----------------+--------------------+------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RS65816|ramState                                                                                         ;
+---------------------+---------------------+--------------------+------------------+--------------------+------------------+
; Name                ; ramState.REFRESHACC ; ramState.DMAACCESS ; ramState.RAMWAIT ; ramState.RAMACCESS ; ramState.RAMIDLE ;
+---------------------+---------------------+--------------------+------------------+--------------------+------------------+
; ramState.RAMIDLE    ; 0                   ; 0                  ; 0                ; 0                  ; 0                ;
; ramState.RAMACCESS  ; 0                   ; 0                  ; 0                ; 1                  ; 1                ;
; ramState.RAMWAIT    ; 0                   ; 0                  ; 1                ; 0                  ; 1                ;
; ramState.DMAACCESS  ; 0                   ; 1                  ; 0                ; 0                  ; 1                ;
; ramState.REFRESHACC ; 1                   ; 0                  ; 0                ; 0                  ; 1                ;
+---------------------+---------------------+--------------------+------------------+--------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |RS65816|uart:mouse|rx_fsm                                              ;
+---------------+--------------+--------------+---------------+-------------+-------------+
; Name          ; rx_fsm.stop2 ; rx_fsm.stop1 ; rx_fsm.parity ; rx_fsm.data ; rx_fsm.idle ;
+---------------+--------------+--------------+---------------+-------------+-------------+
; rx_fsm.idle   ; 0            ; 0            ; 0             ; 0           ; 0           ;
; rx_fsm.data   ; 0            ; 0            ; 0             ; 1           ; 1           ;
; rx_fsm.parity ; 0            ; 0            ; 1             ; 0           ; 1           ;
; rx_fsm.stop1  ; 0            ; 1            ; 0             ; 0           ; 1           ;
; rx_fsm.stop2  ; 1            ; 0            ; 0             ; 0           ; 1           ;
+---------------+--------------+--------------+---------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |RS65816|uart:mouse|tx_fsm                                              ;
+---------------+--------------+--------------+---------------+-------------+-------------+
; Name          ; tx_fsm.stop2 ; tx_fsm.stop1 ; tx_fsm.parity ; tx_fsm.data ; tx_fsm.idle ;
+---------------+--------------+--------------+---------------+-------------+-------------+
; tx_fsm.idle   ; 0            ; 0            ; 0             ; 0           ; 0           ;
; tx_fsm.data   ; 0            ; 0            ; 0             ; 1           ; 1           ;
; tx_fsm.parity ; 0            ; 0            ; 1             ; 0           ; 1           ;
; tx_fsm.stop1  ; 0            ; 1            ; 0             ; 0           ; 1           ;
; tx_fsm.stop2  ; 1            ; 0            ; 0             ; 0           ; 1           ;
+---------------+--------------+--------------+---------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |RS65816|uart:uart|rx_fsm                                               ;
+---------------+--------------+--------------+---------------+-------------+-------------+
; Name          ; rx_fsm.stop2 ; rx_fsm.stop1 ; rx_fsm.parity ; rx_fsm.data ; rx_fsm.idle ;
+---------------+--------------+--------------+---------------+-------------+-------------+
; rx_fsm.idle   ; 0            ; 0            ; 0             ; 0           ; 0           ;
; rx_fsm.data   ; 0            ; 0            ; 0             ; 1           ; 1           ;
; rx_fsm.parity ; 0            ; 0            ; 1             ; 0           ; 1           ;
; rx_fsm.stop1  ; 0            ; 1            ; 0             ; 0           ; 1           ;
; rx_fsm.stop2  ; 1            ; 0            ; 0             ; 0           ; 1           ;
+---------------+--------------+--------------+---------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |RS65816|uart:uart|tx_fsm                                               ;
+---------------+--------------+--------------+---------------+-------------+-------------+
; Name          ; tx_fsm.stop2 ; tx_fsm.stop1 ; tx_fsm.parity ; tx_fsm.data ; tx_fsm.idle ;
+---------------+--------------+--------------+---------------+-------------+-------------+
; tx_fsm.idle   ; 0            ; 0            ; 0             ; 0           ; 0           ;
; tx_fsm.data   ; 0            ; 0            ; 0             ; 1           ; 1           ;
; tx_fsm.parity ; 0            ; 0            ; 1             ; 0           ; 1           ;
; tx_fsm.stop1  ; 0            ; 1            ; 0             ; 0           ; 1           ;
; tx_fsm.stop2  ; 1            ; 0            ; 0             ; 0           ; 1           ;
+---------------+--------------+--------------+---------------+-------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RS65816|sdram_simple:u5|state_r                                                                                                                                                                                                                                                                   ;
+---------------------------+----------------------+-----------------+-----------------+---------------+----------------+---------------------+--------------------+-----------------+--------------------------+----------------------+--------------------------+---------------------------+----------------------+
; Name                      ; state_r.ST_PRECHARGE ; state_r.ST_RAS2 ; state_r.ST_RAS1 ; state_r.ST_RW ; state_r.ST_RCD ; state_r.ST_ACTIVATE ; state_r.ST_REFRESH ; state_r.ST_IDLE ; state_r.ST_INIT_REFRESH2 ; state_r.ST_INIT_MODE ; state_r.ST_INIT_REFRESH1 ; state_r.ST_INIT_PRECHARGE ; state_r.ST_INIT_WAIT ;
+---------------------------+----------------------+-----------------+-----------------+---------------+----------------+---------------------+--------------------+-----------------+--------------------------+----------------------+--------------------------+---------------------------+----------------------+
; state_r.ST_INIT_WAIT      ; 0                    ; 0               ; 0               ; 0             ; 0              ; 0                   ; 0                  ; 0               ; 0                        ; 0                    ; 0                        ; 0                         ; 0                    ;
; state_r.ST_INIT_PRECHARGE ; 0                    ; 0               ; 0               ; 0             ; 0              ; 0                   ; 0                  ; 0               ; 0                        ; 0                    ; 0                        ; 1                         ; 1                    ;
; state_r.ST_INIT_REFRESH1  ; 0                    ; 0               ; 0               ; 0             ; 0              ; 0                   ; 0                  ; 0               ; 0                        ; 0                    ; 1                        ; 0                         ; 1                    ;
; state_r.ST_INIT_MODE      ; 0                    ; 0               ; 0               ; 0             ; 0              ; 0                   ; 0                  ; 0               ; 0                        ; 1                    ; 0                        ; 0                         ; 1                    ;
; state_r.ST_INIT_REFRESH2  ; 0                    ; 0               ; 0               ; 0             ; 0              ; 0                   ; 0                  ; 0               ; 1                        ; 0                    ; 0                        ; 0                         ; 1                    ;
; state_r.ST_IDLE           ; 0                    ; 0               ; 0               ; 0             ; 0              ; 0                   ; 0                  ; 1               ; 0                        ; 0                    ; 0                        ; 0                         ; 1                    ;
; state_r.ST_REFRESH        ; 0                    ; 0               ; 0               ; 0             ; 0              ; 0                   ; 1                  ; 0               ; 0                        ; 0                    ; 0                        ; 0                         ; 1                    ;
; state_r.ST_ACTIVATE       ; 0                    ; 0               ; 0               ; 0             ; 0              ; 1                   ; 0                  ; 0               ; 0                        ; 0                    ; 0                        ; 0                         ; 1                    ;
; state_r.ST_RCD            ; 0                    ; 0               ; 0               ; 0             ; 1              ; 0                   ; 0                  ; 0               ; 0                        ; 0                    ; 0                        ; 0                         ; 1                    ;
; state_r.ST_RW             ; 0                    ; 0               ; 0               ; 1             ; 0              ; 0                   ; 0                  ; 0               ; 0                        ; 0                    ; 0                        ; 0                         ; 1                    ;
; state_r.ST_RAS1           ; 0                    ; 0               ; 1               ; 0             ; 0              ; 0                   ; 0                  ; 0               ; 0                        ; 0                    ; 0                        ; 0                         ; 1                    ;
; state_r.ST_RAS2           ; 0                    ; 1               ; 0               ; 0             ; 0              ; 0                   ; 0                  ; 0               ; 0                        ; 0                    ; 0                        ; 0                         ; 1                    ;
; state_r.ST_PRECHARGE      ; 1                    ; 0               ; 0               ; 0             ; 0              ; 0                   ; 0                  ; 0               ; 0                        ; 0                    ; 0                        ; 0                         ; 1                    ;
+---------------------------+----------------------+-----------------+-----------------+---------------+----------------+---------------------+--------------------+-----------------+--------------------------+----------------------+--------------------------+---------------------------+----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |RS65816|Display:u4|dmaState                                       ;
+----------------------+----------------------+------------------+-------------------+
; Name                 ; dmaState.REFRESHWAIT ; dmaState.DMAWAIT ; dmaState.DMACLOCK ;
+----------------------+----------------------+------------------+-------------------+
; dmaState.DMACLOCK    ; 0                    ; 0                ; 0                 ;
; dmaState.DMAWAIT     ; 0                    ; 1                ; 1                 ;
; dmaState.REFRESHWAIT ; 1                    ; 0                ; 1                 ;
+----------------------+----------------------+------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RS65816|RS65C816:u0|afterAlu                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+-----------------------+----------------------+------------------+---------------------------+-----------------------+--------------------+-------------------+-------------------+--------------------+------------------+-----------------------+--------------------+-------------------+-----------------------+---------------------+---------------+------------------+----------------+------------------+------------------+-------------------+------------------+----------------+----------------+------------------+-------------------+-----------------+-----------------+---------------------+--------------------------+---------------------------+-------------------------+-------------------------+----------------------+----------------------+---------------------+-----------------------+---------------------+-----------------------------+-----------------------------+-----------------------+----------------------+
; Name                        ; afterAlu.doALUdflagHi ; afterAlu.fetchRelHiA ; afterAlu.dpageXY ; afterAlu.decodeOpcodeLen2 ; afterAlu.restoreFlags ; afterAlu.readPCEnd ; afterAlu.readPCHi ; afterAlu.readPCLo ; afterAlu.pushFlags ; afterAlu.startUp ; afterAlu.fetchSrcBank ; afterAlu.writeByte ; afterAlu.readByte ; afterAlu.fetchImmBank ; afterAlu.fetchImmHi ; afterAlu.dead ; afterAlu.doFlags ; afterAlu.doALU ; afterAlu.storeHi ; afterAlu.storeLo ; afterAlu.popFlags ; afterAlu.popBank ; afterAlu.popHi ; afterAlu.popLo ; afterAlu.pushEnd ; afterAlu.pushBank ; afterAlu.pushHi ; afterAlu.pushLo ; afterAlu.doALUdflag ; afterAlu.fetchIndirectHi ; afterAlu.readIndirectBank ; afterAlu.readIndirectHi ; afterAlu.readIndirectLo ; afterAlu.rwAbsDataHi ; afterAlu.rwAbsDataLo ; afterAlu.fetchRelHi ; afterAlu.fetchAbsBank ; afterAlu.fetchAbsHi ; afterAlu.decodeOpcodeDummyB ; afterAlu.decodeOpcodeDummyA ; afterAlu.decodeOpcode ; afterAlu.fetchOpcode ;
+-----------------------------+-----------------------+----------------------+------------------+---------------------------+-----------------------+--------------------+-------------------+-------------------+--------------------+------------------+-----------------------+--------------------+-------------------+-----------------------+---------------------+---------------+------------------+----------------+------------------+------------------+-------------------+------------------+----------------+----------------+------------------+-------------------+-----------------+-----------------+---------------------+--------------------------+---------------------------+-------------------------+-------------------------+----------------------+----------------------+---------------------+-----------------------+---------------------+-----------------------------+-----------------------------+-----------------------+----------------------+
; afterAlu.fetchOpcode        ; 0                     ; 0                    ; 0                ; 0                         ; 0                     ; 0                  ; 0                 ; 0                 ; 0                  ; 0                ; 0                     ; 0                  ; 0                 ; 0                     ; 0                   ; 0             ; 0                ; 0              ; 0                ; 0                ; 0                 ; 0                ; 0              ; 0              ; 0                ; 0                 ; 0               ; 0               ; 0                   ; 0                        ; 0                         ; 0                       ; 0                       ; 0                    ; 0                    ; 0                   ; 0                     ; 0                   ; 0                           ; 0                           ; 0                     ; 0                    ;
; afterAlu.decodeOpcode       ; 0                     ; 0                    ; 0                ; 0                         ; 0                     ; 0                  ; 0                 ; 0                 ; 0                  ; 0                ; 0                     ; 0                  ; 0                 ; 0                     ; 0                   ; 0             ; 0                ; 0              ; 0                ; 0                ; 0                 ; 0                ; 0              ; 0              ; 0                ; 0                 ; 0               ; 0               ; 0                   ; 0                        ; 0                         ; 0                       ; 0                       ; 0                    ; 0                    ; 0                   ; 0                     ; 0                   ; 0                           ; 0                           ; 1                     ; 1                    ;
; afterAlu.decodeOpcodeDummyA ; 0                     ; 0                    ; 0                ; 0                         ; 0                     ; 0                  ; 0                 ; 0                 ; 0                  ; 0                ; 0                     ; 0                  ; 0                 ; 0                     ; 0                   ; 0             ; 0                ; 0              ; 0                ; 0                ; 0                 ; 0                ; 0              ; 0              ; 0                ; 0                 ; 0               ; 0               ; 0                   ; 0                        ; 0                         ; 0                       ; 0                       ; 0                    ; 0                    ; 0                   ; 0                     ; 0                   ; 0                           ; 1                           ; 0                     ; 1                    ;
; afterAlu.decodeOpcodeDummyB ; 0                     ; 0                    ; 0                ; 0                         ; 0                     ; 0                  ; 0                 ; 0                 ; 0                  ; 0                ; 0                     ; 0                  ; 0                 ; 0                     ; 0                   ; 0             ; 0                ; 0              ; 0                ; 0                ; 0                 ; 0                ; 0              ; 0              ; 0                ; 0                 ; 0               ; 0               ; 0                   ; 0                        ; 0                         ; 0                       ; 0                       ; 0                    ; 0                    ; 0                   ; 0                     ; 0                   ; 1                           ; 0                           ; 0                     ; 1                    ;
; afterAlu.fetchAbsHi         ; 0                     ; 0                    ; 0                ; 0                         ; 0                     ; 0                  ; 0                 ; 0                 ; 0                  ; 0                ; 0                     ; 0                  ; 0                 ; 0                     ; 0                   ; 0             ; 0                ; 0              ; 0                ; 0                ; 0                 ; 0                ; 0              ; 0              ; 0                ; 0                 ; 0               ; 0               ; 0                   ; 0                        ; 0                         ; 0                       ; 0                       ; 0                    ; 0                    ; 0                   ; 0                     ; 1                   ; 0                           ; 0                           ; 0                     ; 1                    ;
; afterAlu.fetchAbsBank       ; 0                     ; 0                    ; 0                ; 0                         ; 0                     ; 0                  ; 0                 ; 0                 ; 0                  ; 0                ; 0                     ; 0                  ; 0                 ; 0                     ; 0                   ; 0             ; 0                ; 0              ; 0                ; 0                ; 0                 ; 0                ; 0              ; 0              ; 0                ; 0                 ; 0               ; 0               ; 0                   ; 0                        ; 0                         ; 0                       ; 0                       ; 0                    ; 0                    ; 0                   ; 1                     ; 0                   ; 0                           ; 0                           ; 0                     ; 1                    ;
; afterAlu.fetchRelHi         ; 0                     ; 0                    ; 0                ; 0                         ; 0                     ; 0                  ; 0                 ; 0                 ; 0                  ; 0                ; 0                     ; 0                  ; 0                 ; 0                     ; 0                   ; 0             ; 0                ; 0              ; 0                ; 0                ; 0                 ; 0                ; 0              ; 0              ; 0                ; 0                 ; 0               ; 0               ; 0                   ; 0                        ; 0                         ; 0                       ; 0                       ; 0                    ; 0                    ; 1                   ; 0                     ; 0                   ; 0                           ; 0                           ; 0                     ; 1                    ;
; afterAlu.rwAbsDataLo        ; 0                     ; 0                    ; 0                ; 0                         ; 0                     ; 0                  ; 0                 ; 0                 ; 0                  ; 0                ; 0                     ; 0                  ; 0                 ; 0                     ; 0                   ; 0             ; 0                ; 0              ; 0                ; 0                ; 0                 ; 0                ; 0              ; 0              ; 0                ; 0                 ; 0               ; 0               ; 0                   ; 0                        ; 0                         ; 0                       ; 0                       ; 0                    ; 1                    ; 0                   ; 0                     ; 0                   ; 0                           ; 0                           ; 0                     ; 1                    ;
; afterAlu.rwAbsDataHi        ; 0                     ; 0                    ; 0                ; 0                         ; 0                     ; 0                  ; 0                 ; 0                 ; 0                  ; 0                ; 0                     ; 0                  ; 0                 ; 0                     ; 0                   ; 0             ; 0                ; 0              ; 0                ; 0                ; 0                 ; 0                ; 0              ; 0              ; 0                ; 0                 ; 0               ; 0               ; 0                   ; 0                        ; 0                         ; 0                       ; 0                       ; 1                    ; 0                    ; 0                   ; 0                     ; 0                   ; 0                           ; 0                           ; 0                     ; 1                    ;
; afterAlu.readIndirectLo     ; 0                     ; 0                    ; 0                ; 0                         ; 0                     ; 0                  ; 0                 ; 0                 ; 0                  ; 0                ; 0                     ; 0                  ; 0                 ; 0                     ; 0                   ; 0             ; 0                ; 0              ; 0                ; 0                ; 0                 ; 0                ; 0              ; 0              ; 0                ; 0                 ; 0               ; 0               ; 0                   ; 0                        ; 0                         ; 0                       ; 1                       ; 0                    ; 0                    ; 0                   ; 0                     ; 0                   ; 0                           ; 0                           ; 0                     ; 1                    ;
; afterAlu.readIndirectHi     ; 0                     ; 0                    ; 0                ; 0                         ; 0                     ; 0                  ; 0                 ; 0                 ; 0                  ; 0                ; 0                     ; 0                  ; 0                 ; 0                     ; 0                   ; 0             ; 0                ; 0              ; 0                ; 0                ; 0                 ; 0                ; 0              ; 0              ; 0                ; 0                 ; 0               ; 0               ; 0                   ; 0                        ; 0                         ; 1                       ; 0                       ; 0                    ; 0                    ; 0                   ; 0                     ; 0                   ; 0                           ; 0                           ; 0                     ; 1                    ;
; afterAlu.readIndirectBank   ; 0                     ; 0                    ; 0                ; 0                         ; 0                     ; 0                  ; 0                 ; 0                 ; 0                  ; 0                ; 0                     ; 0                  ; 0                 ; 0                     ; 0                   ; 0             ; 0                ; 0              ; 0                ; 0                ; 0                 ; 0                ; 0              ; 0              ; 0                ; 0                 ; 0               ; 0               ; 0                   ; 0                        ; 1                         ; 0                       ; 0                       ; 0                    ; 0                    ; 0                   ; 0                     ; 0                   ; 0                           ; 0                           ; 0                     ; 1                    ;
; afterAlu.fetchIndirectHi    ; 0                     ; 0                    ; 0                ; 0                         ; 0                     ; 0                  ; 0                 ; 0                 ; 0                  ; 0                ; 0                     ; 0                  ; 0                 ; 0                     ; 0                   ; 0             ; 0                ; 0              ; 0                ; 0                ; 0                 ; 0                ; 0              ; 0              ; 0                ; 0                 ; 0               ; 0               ; 0                   ; 1                        ; 0                         ; 0                       ; 0                       ; 0                    ; 0                    ; 0                   ; 0                     ; 0                   ; 0                           ; 0                           ; 0                     ; 1                    ;
; afterAlu.doALUdflag         ; 0                     ; 0                    ; 0                ; 0                         ; 0                     ; 0                  ; 0                 ; 0                 ; 0                  ; 0                ; 0                     ; 0                  ; 0                 ; 0                     ; 0                   ; 0             ; 0                ; 0              ; 0                ; 0                ; 0                 ; 0                ; 0              ; 0              ; 0                ; 0                 ; 0               ; 0               ; 1                   ; 0                        ; 0                         ; 0                       ; 0                       ; 0                    ; 0                    ; 0                   ; 0                     ; 0                   ; 0                           ; 0                           ; 0                     ; 1                    ;
; afterAlu.pushLo             ; 0                     ; 0                    ; 0                ; 0                         ; 0                     ; 0                  ; 0                 ; 0                 ; 0                  ; 0                ; 0                     ; 0                  ; 0                 ; 0                     ; 0                   ; 0             ; 0                ; 0              ; 0                ; 0                ; 0                 ; 0                ; 0              ; 0              ; 0                ; 0                 ; 0               ; 1               ; 0                   ; 0                        ; 0                         ; 0                       ; 0                       ; 0                    ; 0                    ; 0                   ; 0                     ; 0                   ; 0                           ; 0                           ; 0                     ; 1                    ;
; afterAlu.pushHi             ; 0                     ; 0                    ; 0                ; 0                         ; 0                     ; 0                  ; 0                 ; 0                 ; 0                  ; 0                ; 0                     ; 0                  ; 0                 ; 0                     ; 0                   ; 0             ; 0                ; 0              ; 0                ; 0                ; 0                 ; 0                ; 0              ; 0              ; 0                ; 0                 ; 1               ; 0               ; 0                   ; 0                        ; 0                         ; 0                       ; 0                       ; 0                    ; 0                    ; 0                   ; 0                     ; 0                   ; 0                           ; 0                           ; 0                     ; 1                    ;
; afterAlu.pushBank           ; 0                     ; 0                    ; 0                ; 0                         ; 0                     ; 0                  ; 0                 ; 0                 ; 0                  ; 0                ; 0                     ; 0                  ; 0                 ; 0                     ; 0                   ; 0             ; 0                ; 0              ; 0                ; 0                ; 0                 ; 0                ; 0              ; 0              ; 0                ; 1                 ; 0               ; 0               ; 0                   ; 0                        ; 0                         ; 0                       ; 0                       ; 0                    ; 0                    ; 0                   ; 0                     ; 0                   ; 0                           ; 0                           ; 0                     ; 1                    ;
; afterAlu.pushEnd            ; 0                     ; 0                    ; 0                ; 0                         ; 0                     ; 0                  ; 0                 ; 0                 ; 0                  ; 0                ; 0                     ; 0                  ; 0                 ; 0                     ; 0                   ; 0             ; 0                ; 0              ; 0                ; 0                ; 0                 ; 0                ; 0              ; 0              ; 1                ; 0                 ; 0               ; 0               ; 0                   ; 0                        ; 0                         ; 0                       ; 0                       ; 0                    ; 0                    ; 0                   ; 0                     ; 0                   ; 0                           ; 0                           ; 0                     ; 1                    ;
; afterAlu.popLo              ; 0                     ; 0                    ; 0                ; 0                         ; 0                     ; 0                  ; 0                 ; 0                 ; 0                  ; 0                ; 0                     ; 0                  ; 0                 ; 0                     ; 0                   ; 0             ; 0                ; 0              ; 0                ; 0                ; 0                 ; 0                ; 0              ; 1              ; 0                ; 0                 ; 0               ; 0               ; 0                   ; 0                        ; 0                         ; 0                       ; 0                       ; 0                    ; 0                    ; 0                   ; 0                     ; 0                   ; 0                           ; 0                           ; 0                     ; 1                    ;
; afterAlu.popHi              ; 0                     ; 0                    ; 0                ; 0                         ; 0                     ; 0                  ; 0                 ; 0                 ; 0                  ; 0                ; 0                     ; 0                  ; 0                 ; 0                     ; 0                   ; 0             ; 0                ; 0              ; 0                ; 0                ; 0                 ; 0                ; 1              ; 0              ; 0                ; 0                 ; 0               ; 0               ; 0                   ; 0                        ; 0                         ; 0                       ; 0                       ; 0                    ; 0                    ; 0                   ; 0                     ; 0                   ; 0                           ; 0                           ; 0                     ; 1                    ;
; afterAlu.popBank            ; 0                     ; 0                    ; 0                ; 0                         ; 0                     ; 0                  ; 0                 ; 0                 ; 0                  ; 0                ; 0                     ; 0                  ; 0                 ; 0                     ; 0                   ; 0             ; 0                ; 0              ; 0                ; 0                ; 0                 ; 1                ; 0              ; 0              ; 0                ; 0                 ; 0               ; 0               ; 0                   ; 0                        ; 0                         ; 0                       ; 0                       ; 0                    ; 0                    ; 0                   ; 0                     ; 0                   ; 0                           ; 0                           ; 0                     ; 1                    ;
; afterAlu.popFlags           ; 0                     ; 0                    ; 0                ; 0                         ; 0                     ; 0                  ; 0                 ; 0                 ; 0                  ; 0                ; 0                     ; 0                  ; 0                 ; 0                     ; 0                   ; 0             ; 0                ; 0              ; 0                ; 0                ; 1                 ; 0                ; 0              ; 0              ; 0                ; 0                 ; 0               ; 0               ; 0                   ; 0                        ; 0                         ; 0                       ; 0                       ; 0                    ; 0                    ; 0                   ; 0                     ; 0                   ; 0                           ; 0                           ; 0                     ; 1                    ;
; afterAlu.storeLo            ; 0                     ; 0                    ; 0                ; 0                         ; 0                     ; 0                  ; 0                 ; 0                 ; 0                  ; 0                ; 0                     ; 0                  ; 0                 ; 0                     ; 0                   ; 0             ; 0                ; 0              ; 0                ; 1                ; 0                 ; 0                ; 0              ; 0              ; 0                ; 0                 ; 0               ; 0               ; 0                   ; 0                        ; 0                         ; 0                       ; 0                       ; 0                    ; 0                    ; 0                   ; 0                     ; 0                   ; 0                           ; 0                           ; 0                     ; 1                    ;
; afterAlu.storeHi            ; 0                     ; 0                    ; 0                ; 0                         ; 0                     ; 0                  ; 0                 ; 0                 ; 0                  ; 0                ; 0                     ; 0                  ; 0                 ; 0                     ; 0                   ; 0             ; 0                ; 0              ; 1                ; 0                ; 0                 ; 0                ; 0              ; 0              ; 0                ; 0                 ; 0               ; 0               ; 0                   ; 0                        ; 0                         ; 0                       ; 0                       ; 0                    ; 0                    ; 0                   ; 0                     ; 0                   ; 0                           ; 0                           ; 0                     ; 1                    ;
; afterAlu.doALU              ; 0                     ; 0                    ; 0                ; 0                         ; 0                     ; 0                  ; 0                 ; 0                 ; 0                  ; 0                ; 0                     ; 0                  ; 0                 ; 0                     ; 0                   ; 0             ; 0                ; 1              ; 0                ; 0                ; 0                 ; 0                ; 0              ; 0              ; 0                ; 0                 ; 0               ; 0               ; 0                   ; 0                        ; 0                         ; 0                       ; 0                       ; 0                    ; 0                    ; 0                   ; 0                     ; 0                   ; 0                           ; 0                           ; 0                     ; 1                    ;
; afterAlu.doFlags            ; 0                     ; 0                    ; 0                ; 0                         ; 0                     ; 0                  ; 0                 ; 0                 ; 0                  ; 0                ; 0                     ; 0                  ; 0                 ; 0                     ; 0                   ; 0             ; 1                ; 0              ; 0                ; 0                ; 0                 ; 0                ; 0              ; 0              ; 0                ; 0                 ; 0               ; 0               ; 0                   ; 0                        ; 0                         ; 0                       ; 0                       ; 0                    ; 0                    ; 0                   ; 0                     ; 0                   ; 0                           ; 0                           ; 0                     ; 1                    ;
; afterAlu.dead               ; 0                     ; 0                    ; 0                ; 0                         ; 0                     ; 0                  ; 0                 ; 0                 ; 0                  ; 0                ; 0                     ; 0                  ; 0                 ; 0                     ; 0                   ; 1             ; 0                ; 0              ; 0                ; 0                ; 0                 ; 0                ; 0              ; 0              ; 0                ; 0                 ; 0               ; 0               ; 0                   ; 0                        ; 0                         ; 0                       ; 0                       ; 0                    ; 0                    ; 0                   ; 0                     ; 0                   ; 0                           ; 0                           ; 0                     ; 1                    ;
; afterAlu.fetchImmHi         ; 0                     ; 0                    ; 0                ; 0                         ; 0                     ; 0                  ; 0                 ; 0                 ; 0                  ; 0                ; 0                     ; 0                  ; 0                 ; 0                     ; 1                   ; 0             ; 0                ; 0              ; 0                ; 0                ; 0                 ; 0                ; 0              ; 0              ; 0                ; 0                 ; 0               ; 0               ; 0                   ; 0                        ; 0                         ; 0                       ; 0                       ; 0                    ; 0                    ; 0                   ; 0                     ; 0                   ; 0                           ; 0                           ; 0                     ; 1                    ;
; afterAlu.fetchImmBank       ; 0                     ; 0                    ; 0                ; 0                         ; 0                     ; 0                  ; 0                 ; 0                 ; 0                  ; 0                ; 0                     ; 0                  ; 0                 ; 1                     ; 0                   ; 0             ; 0                ; 0              ; 0                ; 0                ; 0                 ; 0                ; 0              ; 0              ; 0                ; 0                 ; 0               ; 0               ; 0                   ; 0                        ; 0                         ; 0                       ; 0                       ; 0                    ; 0                    ; 0                   ; 0                     ; 0                   ; 0                           ; 0                           ; 0                     ; 1                    ;
; afterAlu.readByte           ; 0                     ; 0                    ; 0                ; 0                         ; 0                     ; 0                  ; 0                 ; 0                 ; 0                  ; 0                ; 0                     ; 0                  ; 1                 ; 0                     ; 0                   ; 0             ; 0                ; 0              ; 0                ; 0                ; 0                 ; 0                ; 0              ; 0              ; 0                ; 0                 ; 0               ; 0               ; 0                   ; 0                        ; 0                         ; 0                       ; 0                       ; 0                    ; 0                    ; 0                   ; 0                     ; 0                   ; 0                           ; 0                           ; 0                     ; 1                    ;
; afterAlu.writeByte          ; 0                     ; 0                    ; 0                ; 0                         ; 0                     ; 0                  ; 0                 ; 0                 ; 0                  ; 0                ; 0                     ; 1                  ; 0                 ; 0                     ; 0                   ; 0             ; 0                ; 0              ; 0                ; 0                ; 0                 ; 0                ; 0              ; 0              ; 0                ; 0                 ; 0               ; 0               ; 0                   ; 0                        ; 0                         ; 0                       ; 0                       ; 0                    ; 0                    ; 0                   ; 0                     ; 0                   ; 0                           ; 0                           ; 0                     ; 1                    ;
; afterAlu.fetchSrcBank       ; 0                     ; 0                    ; 0                ; 0                         ; 0                     ; 0                  ; 0                 ; 0                 ; 0                  ; 0                ; 1                     ; 0                  ; 0                 ; 0                     ; 0                   ; 0             ; 0                ; 0              ; 0                ; 0                ; 0                 ; 0                ; 0              ; 0              ; 0                ; 0                 ; 0               ; 0               ; 0                   ; 0                        ; 0                         ; 0                       ; 0                       ; 0                    ; 0                    ; 0                   ; 0                     ; 0                   ; 0                           ; 0                           ; 0                     ; 1                    ;
; afterAlu.startUp            ; 0                     ; 0                    ; 0                ; 0                         ; 0                     ; 0                  ; 0                 ; 0                 ; 0                  ; 1                ; 0                     ; 0                  ; 0                 ; 0                     ; 0                   ; 0             ; 0                ; 0              ; 0                ; 0                ; 0                 ; 0                ; 0              ; 0              ; 0                ; 0                 ; 0               ; 0               ; 0                   ; 0                        ; 0                         ; 0                       ; 0                       ; 0                    ; 0                    ; 0                   ; 0                     ; 0                   ; 0                           ; 0                           ; 0                     ; 1                    ;
; afterAlu.pushFlags          ; 0                     ; 0                    ; 0                ; 0                         ; 0                     ; 0                  ; 0                 ; 0                 ; 1                  ; 0                ; 0                     ; 0                  ; 0                 ; 0                     ; 0                   ; 0             ; 0                ; 0              ; 0                ; 0                ; 0                 ; 0                ; 0              ; 0              ; 0                ; 0                 ; 0               ; 0               ; 0                   ; 0                        ; 0                         ; 0                       ; 0                       ; 0                    ; 0                    ; 0                   ; 0                     ; 0                   ; 0                           ; 0                           ; 0                     ; 1                    ;
; afterAlu.readPCLo           ; 0                     ; 0                    ; 0                ; 0                         ; 0                     ; 0                  ; 0                 ; 1                 ; 0                  ; 0                ; 0                     ; 0                  ; 0                 ; 0                     ; 0                   ; 0             ; 0                ; 0              ; 0                ; 0                ; 0                 ; 0                ; 0              ; 0              ; 0                ; 0                 ; 0               ; 0               ; 0                   ; 0                        ; 0                         ; 0                       ; 0                       ; 0                    ; 0                    ; 0                   ; 0                     ; 0                   ; 0                           ; 0                           ; 0                     ; 1                    ;
; afterAlu.readPCHi           ; 0                     ; 0                    ; 0                ; 0                         ; 0                     ; 0                  ; 1                 ; 0                 ; 0                  ; 0                ; 0                     ; 0                  ; 0                 ; 0                     ; 0                   ; 0             ; 0                ; 0              ; 0                ; 0                ; 0                 ; 0                ; 0              ; 0              ; 0                ; 0                 ; 0               ; 0               ; 0                   ; 0                        ; 0                         ; 0                       ; 0                       ; 0                    ; 0                    ; 0                   ; 0                     ; 0                   ; 0                           ; 0                           ; 0                     ; 1                    ;
; afterAlu.readPCEnd          ; 0                     ; 0                    ; 0                ; 0                         ; 0                     ; 1                  ; 0                 ; 0                 ; 0                  ; 0                ; 0                     ; 0                  ; 0                 ; 0                     ; 0                   ; 0             ; 0                ; 0              ; 0                ; 0                ; 0                 ; 0                ; 0              ; 0              ; 0                ; 0                 ; 0               ; 0               ; 0                   ; 0                        ; 0                         ; 0                       ; 0                       ; 0                    ; 0                    ; 0                   ; 0                     ; 0                   ; 0                           ; 0                           ; 0                     ; 1                    ;
; afterAlu.restoreFlags       ; 0                     ; 0                    ; 0                ; 0                         ; 1                     ; 0                  ; 0                 ; 0                 ; 0                  ; 0                ; 0                     ; 0                  ; 0                 ; 0                     ; 0                   ; 0             ; 0                ; 0              ; 0                ; 0                ; 0                 ; 0                ; 0              ; 0              ; 0                ; 0                 ; 0               ; 0               ; 0                   ; 0                        ; 0                         ; 0                       ; 0                       ; 0                    ; 0                    ; 0                   ; 0                     ; 0                   ; 0                           ; 0                           ; 0                     ; 1                    ;
; afterAlu.decodeOpcodeLen2   ; 0                     ; 0                    ; 0                ; 1                         ; 0                     ; 0                  ; 0                 ; 0                 ; 0                  ; 0                ; 0                     ; 0                  ; 0                 ; 0                     ; 0                   ; 0             ; 0                ; 0              ; 0                ; 0                ; 0                 ; 0                ; 0              ; 0              ; 0                ; 0                 ; 0               ; 0               ; 0                   ; 0                        ; 0                         ; 0                       ; 0                       ; 0                    ; 0                    ; 0                   ; 0                     ; 0                   ; 0                           ; 0                           ; 0                     ; 1                    ;
; afterAlu.dpageXY            ; 0                     ; 0                    ; 1                ; 0                         ; 0                     ; 0                  ; 0                 ; 0                 ; 0                  ; 0                ; 0                     ; 0                  ; 0                 ; 0                     ; 0                   ; 0             ; 0                ; 0              ; 0                ; 0                ; 0                 ; 0                ; 0              ; 0              ; 0                ; 0                 ; 0               ; 0               ; 0                   ; 0                        ; 0                         ; 0                       ; 0                       ; 0                    ; 0                    ; 0                   ; 0                     ; 0                   ; 0                           ; 0                           ; 0                     ; 1                    ;
; afterAlu.fetchRelHiA        ; 0                     ; 1                    ; 0                ; 0                         ; 0                     ; 0                  ; 0                 ; 0                 ; 0                  ; 0                ; 0                     ; 0                  ; 0                 ; 0                     ; 0                   ; 0             ; 0                ; 0              ; 0                ; 0                ; 0                 ; 0                ; 0              ; 0              ; 0                ; 0                 ; 0               ; 0               ; 0                   ; 0                        ; 0                         ; 0                       ; 0                       ; 0                    ; 0                    ; 0                   ; 0                     ; 0                   ; 0                           ; 0                           ; 0                     ; 1                    ;
; afterAlu.doALUdflagHi       ; 1                     ; 0                    ; 0                ; 0                         ; 0                     ; 0                  ; 0                 ; 0                 ; 0                  ; 0                ; 0                     ; 0                  ; 0                 ; 0                     ; 0                   ; 0             ; 0                ; 0              ; 0                ; 0                ; 0                 ; 0                ; 0              ; 0              ; 0                ; 0                 ; 0               ; 0               ; 0                   ; 0                        ; 0                         ; 0                       ; 0                       ; 0                    ; 0                    ; 0                   ; 0                     ; 0                   ; 0                           ; 0                           ; 0                     ; 1                    ;
+-----------------------------+-----------------------+----------------------+------------------+---------------------------+-----------------------+--------------------+-------------------+-------------------+--------------------+------------------+-----------------------+--------------------+-------------------+-----------------------+---------------------+---------------+------------------+----------------+------------------+------------------+-------------------+------------------+----------------+----------------+------------------+-------------------+-----------------+-----------------+---------------------+--------------------------+---------------------------+-------------------------+-------------------------+----------------------+----------------------+---------------------+-----------------------+---------------------+-----------------------------+-----------------------------+-----------------------+----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RS65816|RS65C816:u0|afterPushLo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------+--------------------------+-------------------------+---------------------+------------------------------+--------------------------+-----------------------+----------------------+----------------------+-----------------------+---------------------+--------------------------+-----------------------+----------------------+--------------------------+------------------------+------------------+---------------------+-------------------+---------------------+---------------------+----------------------+---------------------+-------------------+-------------------+---------------------+----------------------+--------------------+--------------------+------------------------+-----------------------------+------------------------------+----------------------------+----------------------------+-------------------------+-------------------------+------------------------+--------------------------+------------------------+--------------------------------+--------------------------------+--------------------------+-------------------------+
; Name                           ; afterPushLo.doALUdflagHi ; afterPushLo.fetchRelHiA ; afterPushLo.dpageXY ; afterPushLo.decodeOpcodeLen2 ; afterPushLo.restoreFlags ; afterPushLo.readPCEnd ; afterPushLo.readPCHi ; afterPushLo.readPCLo ; afterPushLo.pushFlags ; afterPushLo.startUp ; afterPushLo.fetchSrcBank ; afterPushLo.writeByte ; afterPushLo.readByte ; afterPushLo.fetchImmBank ; afterPushLo.fetchImmHi ; afterPushLo.dead ; afterPushLo.doFlags ; afterPushLo.doALU ; afterPushLo.storeHi ; afterPushLo.storeLo ; afterPushLo.popFlags ; afterPushLo.popBank ; afterPushLo.popHi ; afterPushLo.popLo ; afterPushLo.pushEnd ; afterPushLo.pushBank ; afterPushLo.pushHi ; afterPushLo.pushLo ; afterPushLo.doALUdflag ; afterPushLo.fetchIndirectHi ; afterPushLo.readIndirectBank ; afterPushLo.readIndirectHi ; afterPushLo.readIndirectLo ; afterPushLo.rwAbsDataHi ; afterPushLo.rwAbsDataLo ; afterPushLo.fetchRelHi ; afterPushLo.fetchAbsBank ; afterPushLo.fetchAbsHi ; afterPushLo.decodeOpcodeDummyB ; afterPushLo.decodeOpcodeDummyA ; afterPushLo.decodeOpcode ; afterPushLo.fetchOpcode ;
+--------------------------------+--------------------------+-------------------------+---------------------+------------------------------+--------------------------+-----------------------+----------------------+----------------------+-----------------------+---------------------+--------------------------+-----------------------+----------------------+--------------------------+------------------------+------------------+---------------------+-------------------+---------------------+---------------------+----------------------+---------------------+-------------------+-------------------+---------------------+----------------------+--------------------+--------------------+------------------------+-----------------------------+------------------------------+----------------------------+----------------------------+-------------------------+-------------------------+------------------------+--------------------------+------------------------+--------------------------------+--------------------------------+--------------------------+-------------------------+
; afterPushLo.fetchOpcode        ; 0                        ; 0                       ; 0                   ; 0                            ; 0                        ; 0                     ; 0                    ; 0                    ; 0                     ; 0                   ; 0                        ; 0                     ; 0                    ; 0                        ; 0                      ; 0                ; 0                   ; 0                 ; 0                   ; 0                   ; 0                    ; 0                   ; 0                 ; 0                 ; 0                   ; 0                    ; 0                  ; 0                  ; 0                      ; 0                           ; 0                            ; 0                          ; 0                          ; 0                       ; 0                       ; 0                      ; 0                        ; 0                      ; 0                              ; 0                              ; 0                        ; 0                       ;
; afterPushLo.decodeOpcode       ; 0                        ; 0                       ; 0                   ; 0                            ; 0                        ; 0                     ; 0                    ; 0                    ; 0                     ; 0                   ; 0                        ; 0                     ; 0                    ; 0                        ; 0                      ; 0                ; 0                   ; 0                 ; 0                   ; 0                   ; 0                    ; 0                   ; 0                 ; 0                 ; 0                   ; 0                    ; 0                  ; 0                  ; 0                      ; 0                           ; 0                            ; 0                          ; 0                          ; 0                       ; 0                       ; 0                      ; 0                        ; 0                      ; 0                              ; 0                              ; 1                        ; 1                       ;
; afterPushLo.decodeOpcodeDummyA ; 0                        ; 0                       ; 0                   ; 0                            ; 0                        ; 0                     ; 0                    ; 0                    ; 0                     ; 0                   ; 0                        ; 0                     ; 0                    ; 0                        ; 0                      ; 0                ; 0                   ; 0                 ; 0                   ; 0                   ; 0                    ; 0                   ; 0                 ; 0                 ; 0                   ; 0                    ; 0                  ; 0                  ; 0                      ; 0                           ; 0                            ; 0                          ; 0                          ; 0                       ; 0                       ; 0                      ; 0                        ; 0                      ; 0                              ; 1                              ; 0                        ; 1                       ;
; afterPushLo.decodeOpcodeDummyB ; 0                        ; 0                       ; 0                   ; 0                            ; 0                        ; 0                     ; 0                    ; 0                    ; 0                     ; 0                   ; 0                        ; 0                     ; 0                    ; 0                        ; 0                      ; 0                ; 0                   ; 0                 ; 0                   ; 0                   ; 0                    ; 0                   ; 0                 ; 0                 ; 0                   ; 0                    ; 0                  ; 0                  ; 0                      ; 0                           ; 0                            ; 0                          ; 0                          ; 0                       ; 0                       ; 0                      ; 0                        ; 0                      ; 1                              ; 0                              ; 0                        ; 1                       ;
; afterPushLo.fetchAbsHi         ; 0                        ; 0                       ; 0                   ; 0                            ; 0                        ; 0                     ; 0                    ; 0                    ; 0                     ; 0                   ; 0                        ; 0                     ; 0                    ; 0                        ; 0                      ; 0                ; 0                   ; 0                 ; 0                   ; 0                   ; 0                    ; 0                   ; 0                 ; 0                 ; 0                   ; 0                    ; 0                  ; 0                  ; 0                      ; 0                           ; 0                            ; 0                          ; 0                          ; 0                       ; 0                       ; 0                      ; 0                        ; 1                      ; 0                              ; 0                              ; 0                        ; 1                       ;
; afterPushLo.fetchAbsBank       ; 0                        ; 0                       ; 0                   ; 0                            ; 0                        ; 0                     ; 0                    ; 0                    ; 0                     ; 0                   ; 0                        ; 0                     ; 0                    ; 0                        ; 0                      ; 0                ; 0                   ; 0                 ; 0                   ; 0                   ; 0                    ; 0                   ; 0                 ; 0                 ; 0                   ; 0                    ; 0                  ; 0                  ; 0                      ; 0                           ; 0                            ; 0                          ; 0                          ; 0                       ; 0                       ; 0                      ; 1                        ; 0                      ; 0                              ; 0                              ; 0                        ; 1                       ;
; afterPushLo.fetchRelHi         ; 0                        ; 0                       ; 0                   ; 0                            ; 0                        ; 0                     ; 0                    ; 0                    ; 0                     ; 0                   ; 0                        ; 0                     ; 0                    ; 0                        ; 0                      ; 0                ; 0                   ; 0                 ; 0                   ; 0                   ; 0                    ; 0                   ; 0                 ; 0                 ; 0                   ; 0                    ; 0                  ; 0                  ; 0                      ; 0                           ; 0                            ; 0                          ; 0                          ; 0                       ; 0                       ; 1                      ; 0                        ; 0                      ; 0                              ; 0                              ; 0                        ; 1                       ;
; afterPushLo.rwAbsDataLo        ; 0                        ; 0                       ; 0                   ; 0                            ; 0                        ; 0                     ; 0                    ; 0                    ; 0                     ; 0                   ; 0                        ; 0                     ; 0                    ; 0                        ; 0                      ; 0                ; 0                   ; 0                 ; 0                   ; 0                   ; 0                    ; 0                   ; 0                 ; 0                 ; 0                   ; 0                    ; 0                  ; 0                  ; 0                      ; 0                           ; 0                            ; 0                          ; 0                          ; 0                       ; 1                       ; 0                      ; 0                        ; 0                      ; 0                              ; 0                              ; 0                        ; 1                       ;
; afterPushLo.rwAbsDataHi        ; 0                        ; 0                       ; 0                   ; 0                            ; 0                        ; 0                     ; 0                    ; 0                    ; 0                     ; 0                   ; 0                        ; 0                     ; 0                    ; 0                        ; 0                      ; 0                ; 0                   ; 0                 ; 0                   ; 0                   ; 0                    ; 0                   ; 0                 ; 0                 ; 0                   ; 0                    ; 0                  ; 0                  ; 0                      ; 0                           ; 0                            ; 0                          ; 0                          ; 1                       ; 0                       ; 0                      ; 0                        ; 0                      ; 0                              ; 0                              ; 0                        ; 1                       ;
; afterPushLo.readIndirectLo     ; 0                        ; 0                       ; 0                   ; 0                            ; 0                        ; 0                     ; 0                    ; 0                    ; 0                     ; 0                   ; 0                        ; 0                     ; 0                    ; 0                        ; 0                      ; 0                ; 0                   ; 0                 ; 0                   ; 0                   ; 0                    ; 0                   ; 0                 ; 0                 ; 0                   ; 0                    ; 0                  ; 0                  ; 0                      ; 0                           ; 0                            ; 0                          ; 1                          ; 0                       ; 0                       ; 0                      ; 0                        ; 0                      ; 0                              ; 0                              ; 0                        ; 1                       ;
; afterPushLo.readIndirectHi     ; 0                        ; 0                       ; 0                   ; 0                            ; 0                        ; 0                     ; 0                    ; 0                    ; 0                     ; 0                   ; 0                        ; 0                     ; 0                    ; 0                        ; 0                      ; 0                ; 0                   ; 0                 ; 0                   ; 0                   ; 0                    ; 0                   ; 0                 ; 0                 ; 0                   ; 0                    ; 0                  ; 0                  ; 0                      ; 0                           ; 0                            ; 1                          ; 0                          ; 0                       ; 0                       ; 0                      ; 0                        ; 0                      ; 0                              ; 0                              ; 0                        ; 1                       ;
; afterPushLo.readIndirectBank   ; 0                        ; 0                       ; 0                   ; 0                            ; 0                        ; 0                     ; 0                    ; 0                    ; 0                     ; 0                   ; 0                        ; 0                     ; 0                    ; 0                        ; 0                      ; 0                ; 0                   ; 0                 ; 0                   ; 0                   ; 0                    ; 0                   ; 0                 ; 0                 ; 0                   ; 0                    ; 0                  ; 0                  ; 0                      ; 0                           ; 1                            ; 0                          ; 0                          ; 0                       ; 0                       ; 0                      ; 0                        ; 0                      ; 0                              ; 0                              ; 0                        ; 1                       ;
; afterPushLo.fetchIndirectHi    ; 0                        ; 0                       ; 0                   ; 0                            ; 0                        ; 0                     ; 0                    ; 0                    ; 0                     ; 0                   ; 0                        ; 0                     ; 0                    ; 0                        ; 0                      ; 0                ; 0                   ; 0                 ; 0                   ; 0                   ; 0                    ; 0                   ; 0                 ; 0                 ; 0                   ; 0                    ; 0                  ; 0                  ; 0                      ; 1                           ; 0                            ; 0                          ; 0                          ; 0                       ; 0                       ; 0                      ; 0                        ; 0                      ; 0                              ; 0                              ; 0                        ; 1                       ;
; afterPushLo.doALUdflag         ; 0                        ; 0                       ; 0                   ; 0                            ; 0                        ; 0                     ; 0                    ; 0                    ; 0                     ; 0                   ; 0                        ; 0                     ; 0                    ; 0                        ; 0                      ; 0                ; 0                   ; 0                 ; 0                   ; 0                   ; 0                    ; 0                   ; 0                 ; 0                 ; 0                   ; 0                    ; 0                  ; 0                  ; 1                      ; 0                           ; 0                            ; 0                          ; 0                          ; 0                       ; 0                       ; 0                      ; 0                        ; 0                      ; 0                              ; 0                              ; 0                        ; 1                       ;
; afterPushLo.pushLo             ; 0                        ; 0                       ; 0                   ; 0                            ; 0                        ; 0                     ; 0                    ; 0                    ; 0                     ; 0                   ; 0                        ; 0                     ; 0                    ; 0                        ; 0                      ; 0                ; 0                   ; 0                 ; 0                   ; 0                   ; 0                    ; 0                   ; 0                 ; 0                 ; 0                   ; 0                    ; 0                  ; 1                  ; 0                      ; 0                           ; 0                            ; 0                          ; 0                          ; 0                       ; 0                       ; 0                      ; 0                        ; 0                      ; 0                              ; 0                              ; 0                        ; 1                       ;
; afterPushLo.pushHi             ; 0                        ; 0                       ; 0                   ; 0                            ; 0                        ; 0                     ; 0                    ; 0                    ; 0                     ; 0                   ; 0                        ; 0                     ; 0                    ; 0                        ; 0                      ; 0                ; 0                   ; 0                 ; 0                   ; 0                   ; 0                    ; 0                   ; 0                 ; 0                 ; 0                   ; 0                    ; 1                  ; 0                  ; 0                      ; 0                           ; 0                            ; 0                          ; 0                          ; 0                       ; 0                       ; 0                      ; 0                        ; 0                      ; 0                              ; 0                              ; 0                        ; 1                       ;
; afterPushLo.pushBank           ; 0                        ; 0                       ; 0                   ; 0                            ; 0                        ; 0                     ; 0                    ; 0                    ; 0                     ; 0                   ; 0                        ; 0                     ; 0                    ; 0                        ; 0                      ; 0                ; 0                   ; 0                 ; 0                   ; 0                   ; 0                    ; 0                   ; 0                 ; 0                 ; 0                   ; 1                    ; 0                  ; 0                  ; 0                      ; 0                           ; 0                            ; 0                          ; 0                          ; 0                       ; 0                       ; 0                      ; 0                        ; 0                      ; 0                              ; 0                              ; 0                        ; 1                       ;
; afterPushLo.pushEnd            ; 0                        ; 0                       ; 0                   ; 0                            ; 0                        ; 0                     ; 0                    ; 0                    ; 0                     ; 0                   ; 0                        ; 0                     ; 0                    ; 0                        ; 0                      ; 0                ; 0                   ; 0                 ; 0                   ; 0                   ; 0                    ; 0                   ; 0                 ; 0                 ; 1                   ; 0                    ; 0                  ; 0                  ; 0                      ; 0                           ; 0                            ; 0                          ; 0                          ; 0                       ; 0                       ; 0                      ; 0                        ; 0                      ; 0                              ; 0                              ; 0                        ; 1                       ;
; afterPushLo.popLo              ; 0                        ; 0                       ; 0                   ; 0                            ; 0                        ; 0                     ; 0                    ; 0                    ; 0                     ; 0                   ; 0                        ; 0                     ; 0                    ; 0                        ; 0                      ; 0                ; 0                   ; 0                 ; 0                   ; 0                   ; 0                    ; 0                   ; 0                 ; 1                 ; 0                   ; 0                    ; 0                  ; 0                  ; 0                      ; 0                           ; 0                            ; 0                          ; 0                          ; 0                       ; 0                       ; 0                      ; 0                        ; 0                      ; 0                              ; 0                              ; 0                        ; 1                       ;
; afterPushLo.popHi              ; 0                        ; 0                       ; 0                   ; 0                            ; 0                        ; 0                     ; 0                    ; 0                    ; 0                     ; 0                   ; 0                        ; 0                     ; 0                    ; 0                        ; 0                      ; 0                ; 0                   ; 0                 ; 0                   ; 0                   ; 0                    ; 0                   ; 1                 ; 0                 ; 0                   ; 0                    ; 0                  ; 0                  ; 0                      ; 0                           ; 0                            ; 0                          ; 0                          ; 0                       ; 0                       ; 0                      ; 0                        ; 0                      ; 0                              ; 0                              ; 0                        ; 1                       ;
; afterPushLo.popBank            ; 0                        ; 0                       ; 0                   ; 0                            ; 0                        ; 0                     ; 0                    ; 0                    ; 0                     ; 0                   ; 0                        ; 0                     ; 0                    ; 0                        ; 0                      ; 0                ; 0                   ; 0                 ; 0                   ; 0                   ; 0                    ; 1                   ; 0                 ; 0                 ; 0                   ; 0                    ; 0                  ; 0                  ; 0                      ; 0                           ; 0                            ; 0                          ; 0                          ; 0                       ; 0                       ; 0                      ; 0                        ; 0                      ; 0                              ; 0                              ; 0                        ; 1                       ;
; afterPushLo.popFlags           ; 0                        ; 0                       ; 0                   ; 0                            ; 0                        ; 0                     ; 0                    ; 0                    ; 0                     ; 0                   ; 0                        ; 0                     ; 0                    ; 0                        ; 0                      ; 0                ; 0                   ; 0                 ; 0                   ; 0                   ; 1                    ; 0                   ; 0                 ; 0                 ; 0                   ; 0                    ; 0                  ; 0                  ; 0                      ; 0                           ; 0                            ; 0                          ; 0                          ; 0                       ; 0                       ; 0                      ; 0                        ; 0                      ; 0                              ; 0                              ; 0                        ; 1                       ;
; afterPushLo.storeLo            ; 0                        ; 0                       ; 0                   ; 0                            ; 0                        ; 0                     ; 0                    ; 0                    ; 0                     ; 0                   ; 0                        ; 0                     ; 0                    ; 0                        ; 0                      ; 0                ; 0                   ; 0                 ; 0                   ; 1                   ; 0                    ; 0                   ; 0                 ; 0                 ; 0                   ; 0                    ; 0                  ; 0                  ; 0                      ; 0                           ; 0                            ; 0                          ; 0                          ; 0                       ; 0                       ; 0                      ; 0                        ; 0                      ; 0                              ; 0                              ; 0                        ; 1                       ;
; afterPushLo.storeHi            ; 0                        ; 0                       ; 0                   ; 0                            ; 0                        ; 0                     ; 0                    ; 0                    ; 0                     ; 0                   ; 0                        ; 0                     ; 0                    ; 0                        ; 0                      ; 0                ; 0                   ; 0                 ; 1                   ; 0                   ; 0                    ; 0                   ; 0                 ; 0                 ; 0                   ; 0                    ; 0                  ; 0                  ; 0                      ; 0                           ; 0                            ; 0                          ; 0                          ; 0                       ; 0                       ; 0                      ; 0                        ; 0                      ; 0                              ; 0                              ; 0                        ; 1                       ;
; afterPushLo.doALU              ; 0                        ; 0                       ; 0                   ; 0                            ; 0                        ; 0                     ; 0                    ; 0                    ; 0                     ; 0                   ; 0                        ; 0                     ; 0                    ; 0                        ; 0                      ; 0                ; 0                   ; 1                 ; 0                   ; 0                   ; 0                    ; 0                   ; 0                 ; 0                 ; 0                   ; 0                    ; 0                  ; 0                  ; 0                      ; 0                           ; 0                            ; 0                          ; 0                          ; 0                       ; 0                       ; 0                      ; 0                        ; 0                      ; 0                              ; 0                              ; 0                        ; 1                       ;
; afterPushLo.doFlags            ; 0                        ; 0                       ; 0                   ; 0                            ; 0                        ; 0                     ; 0                    ; 0                    ; 0                     ; 0                   ; 0                        ; 0                     ; 0                    ; 0                        ; 0                      ; 0                ; 1                   ; 0                 ; 0                   ; 0                   ; 0                    ; 0                   ; 0                 ; 0                 ; 0                   ; 0                    ; 0                  ; 0                  ; 0                      ; 0                           ; 0                            ; 0                          ; 0                          ; 0                       ; 0                       ; 0                      ; 0                        ; 0                      ; 0                              ; 0                              ; 0                        ; 1                       ;
; afterPushLo.dead               ; 0                        ; 0                       ; 0                   ; 0                            ; 0                        ; 0                     ; 0                    ; 0                    ; 0                     ; 0                   ; 0                        ; 0                     ; 0                    ; 0                        ; 0                      ; 1                ; 0                   ; 0                 ; 0                   ; 0                   ; 0                    ; 0                   ; 0                 ; 0                 ; 0                   ; 0                    ; 0                  ; 0                  ; 0                      ; 0                           ; 0                            ; 0                          ; 0                          ; 0                       ; 0                       ; 0                      ; 0                        ; 0                      ; 0                              ; 0                              ; 0                        ; 1                       ;
; afterPushLo.fetchImmHi         ; 0                        ; 0                       ; 0                   ; 0                            ; 0                        ; 0                     ; 0                    ; 0                    ; 0                     ; 0                   ; 0                        ; 0                     ; 0                    ; 0                        ; 1                      ; 0                ; 0                   ; 0                 ; 0                   ; 0                   ; 0                    ; 0                   ; 0                 ; 0                 ; 0                   ; 0                    ; 0                  ; 0                  ; 0                      ; 0                           ; 0                            ; 0                          ; 0                          ; 0                       ; 0                       ; 0                      ; 0                        ; 0                      ; 0                              ; 0                              ; 0                        ; 1                       ;
; afterPushLo.fetchImmBank       ; 0                        ; 0                       ; 0                   ; 0                            ; 0                        ; 0                     ; 0                    ; 0                    ; 0                     ; 0                   ; 0                        ; 0                     ; 0                    ; 1                        ; 0                      ; 0                ; 0                   ; 0                 ; 0                   ; 0                   ; 0                    ; 0                   ; 0                 ; 0                 ; 0                   ; 0                    ; 0                  ; 0                  ; 0                      ; 0                           ; 0                            ; 0                          ; 0                          ; 0                       ; 0                       ; 0                      ; 0                        ; 0                      ; 0                              ; 0                              ; 0                        ; 1                       ;
; afterPushLo.readByte           ; 0                        ; 0                       ; 0                   ; 0                            ; 0                        ; 0                     ; 0                    ; 0                    ; 0                     ; 0                   ; 0                        ; 0                     ; 1                    ; 0                        ; 0                      ; 0                ; 0                   ; 0                 ; 0                   ; 0                   ; 0                    ; 0                   ; 0                 ; 0                 ; 0                   ; 0                    ; 0                  ; 0                  ; 0                      ; 0                           ; 0                            ; 0                          ; 0                          ; 0                       ; 0                       ; 0                      ; 0                        ; 0                      ; 0                              ; 0                              ; 0                        ; 1                       ;
; afterPushLo.writeByte          ; 0                        ; 0                       ; 0                   ; 0                            ; 0                        ; 0                     ; 0                    ; 0                    ; 0                     ; 0                   ; 0                        ; 1                     ; 0                    ; 0                        ; 0                      ; 0                ; 0                   ; 0                 ; 0                   ; 0                   ; 0                    ; 0                   ; 0                 ; 0                 ; 0                   ; 0                    ; 0                  ; 0                  ; 0                      ; 0                           ; 0                            ; 0                          ; 0                          ; 0                       ; 0                       ; 0                      ; 0                        ; 0                      ; 0                              ; 0                              ; 0                        ; 1                       ;
; afterPushLo.fetchSrcBank       ; 0                        ; 0                       ; 0                   ; 0                            ; 0                        ; 0                     ; 0                    ; 0                    ; 0                     ; 0                   ; 1                        ; 0                     ; 0                    ; 0                        ; 0                      ; 0                ; 0                   ; 0                 ; 0                   ; 0                   ; 0                    ; 0                   ; 0                 ; 0                 ; 0                   ; 0                    ; 0                  ; 0                  ; 0                      ; 0                           ; 0                            ; 0                          ; 0                          ; 0                       ; 0                       ; 0                      ; 0                        ; 0                      ; 0                              ; 0                              ; 0                        ; 1                       ;
; afterPushLo.startUp            ; 0                        ; 0                       ; 0                   ; 0                            ; 0                        ; 0                     ; 0                    ; 0                    ; 0                     ; 1                   ; 0                        ; 0                     ; 0                    ; 0                        ; 0                      ; 0                ; 0                   ; 0                 ; 0                   ; 0                   ; 0                    ; 0                   ; 0                 ; 0                 ; 0                   ; 0                    ; 0                  ; 0                  ; 0                      ; 0                           ; 0                            ; 0                          ; 0                          ; 0                       ; 0                       ; 0                      ; 0                        ; 0                      ; 0                              ; 0                              ; 0                        ; 1                       ;
; afterPushLo.pushFlags          ; 0                        ; 0                       ; 0                   ; 0                            ; 0                        ; 0                     ; 0                    ; 0                    ; 1                     ; 0                   ; 0                        ; 0                     ; 0                    ; 0                        ; 0                      ; 0                ; 0                   ; 0                 ; 0                   ; 0                   ; 0                    ; 0                   ; 0                 ; 0                 ; 0                   ; 0                    ; 0                  ; 0                  ; 0                      ; 0                           ; 0                            ; 0                          ; 0                          ; 0                       ; 0                       ; 0                      ; 0                        ; 0                      ; 0                              ; 0                              ; 0                        ; 1                       ;
; afterPushLo.readPCLo           ; 0                        ; 0                       ; 0                   ; 0                            ; 0                        ; 0                     ; 0                    ; 1                    ; 0                     ; 0                   ; 0                        ; 0                     ; 0                    ; 0                        ; 0                      ; 0                ; 0                   ; 0                 ; 0                   ; 0                   ; 0                    ; 0                   ; 0                 ; 0                 ; 0                   ; 0                    ; 0                  ; 0                  ; 0                      ; 0                           ; 0                            ; 0                          ; 0                          ; 0                       ; 0                       ; 0                      ; 0                        ; 0                      ; 0                              ; 0                              ; 0                        ; 1                       ;
; afterPushLo.readPCHi           ; 0                        ; 0                       ; 0                   ; 0                            ; 0                        ; 0                     ; 1                    ; 0                    ; 0                     ; 0                   ; 0                        ; 0                     ; 0                    ; 0                        ; 0                      ; 0                ; 0                   ; 0                 ; 0                   ; 0                   ; 0                    ; 0                   ; 0                 ; 0                 ; 0                   ; 0                    ; 0                  ; 0                  ; 0                      ; 0                           ; 0                            ; 0                          ; 0                          ; 0                       ; 0                       ; 0                      ; 0                        ; 0                      ; 0                              ; 0                              ; 0                        ; 1                       ;
; afterPushLo.readPCEnd          ; 0                        ; 0                       ; 0                   ; 0                            ; 0                        ; 1                     ; 0                    ; 0                    ; 0                     ; 0                   ; 0                        ; 0                     ; 0                    ; 0                        ; 0                      ; 0                ; 0                   ; 0                 ; 0                   ; 0                   ; 0                    ; 0                   ; 0                 ; 0                 ; 0                   ; 0                    ; 0                  ; 0                  ; 0                      ; 0                           ; 0                            ; 0                          ; 0                          ; 0                       ; 0                       ; 0                      ; 0                        ; 0                      ; 0                              ; 0                              ; 0                        ; 1                       ;
; afterPushLo.restoreFlags       ; 0                        ; 0                       ; 0                   ; 0                            ; 1                        ; 0                     ; 0                    ; 0                    ; 0                     ; 0                   ; 0                        ; 0                     ; 0                    ; 0                        ; 0                      ; 0                ; 0                   ; 0                 ; 0                   ; 0                   ; 0                    ; 0                   ; 0                 ; 0                 ; 0                   ; 0                    ; 0                  ; 0                  ; 0                      ; 0                           ; 0                            ; 0                          ; 0                          ; 0                       ; 0                       ; 0                      ; 0                        ; 0                      ; 0                              ; 0                              ; 0                        ; 1                       ;
; afterPushLo.decodeOpcodeLen2   ; 0                        ; 0                       ; 0                   ; 1                            ; 0                        ; 0                     ; 0                    ; 0                    ; 0                     ; 0                   ; 0                        ; 0                     ; 0                    ; 0                        ; 0                      ; 0                ; 0                   ; 0                 ; 0                   ; 0                   ; 0                    ; 0                   ; 0                 ; 0                 ; 0                   ; 0                    ; 0                  ; 0                  ; 0                      ; 0                           ; 0                            ; 0                          ; 0                          ; 0                       ; 0                       ; 0                      ; 0                        ; 0                      ; 0                              ; 0                              ; 0                        ; 1                       ;
; afterPushLo.dpageXY            ; 0                        ; 0                       ; 1                   ; 0                            ; 0                        ; 0                     ; 0                    ; 0                    ; 0                     ; 0                   ; 0                        ; 0                     ; 0                    ; 0                        ; 0                      ; 0                ; 0                   ; 0                 ; 0                   ; 0                   ; 0                    ; 0                   ; 0                 ; 0                 ; 0                   ; 0                    ; 0                  ; 0                  ; 0                      ; 0                           ; 0                            ; 0                          ; 0                          ; 0                       ; 0                       ; 0                      ; 0                        ; 0                      ; 0                              ; 0                              ; 0                        ; 1                       ;
; afterPushLo.fetchRelHiA        ; 0                        ; 1                       ; 0                   ; 0                            ; 0                        ; 0                     ; 0                    ; 0                    ; 0                     ; 0                   ; 0                        ; 0                     ; 0                    ; 0                        ; 0                      ; 0                ; 0                   ; 0                 ; 0                   ; 0                   ; 0                    ; 0                   ; 0                 ; 0                 ; 0                   ; 0                    ; 0                  ; 0                  ; 0                      ; 0                           ; 0                            ; 0                          ; 0                          ; 0                       ; 0                       ; 0                      ; 0                        ; 0                      ; 0                              ; 0                              ; 0                        ; 1                       ;
; afterPushLo.doALUdflagHi       ; 1                        ; 0                       ; 0                   ; 0                            ; 0                        ; 0                     ; 0                    ; 0                    ; 0                     ; 0                   ; 0                        ; 0                     ; 0                    ; 0                        ; 0                      ; 0                ; 0                   ; 0                 ; 0                   ; 0                   ; 0                    ; 0                   ; 0                 ; 0                 ; 0                   ; 0                    ; 0                  ; 0                  ; 0                      ; 0                           ; 0                            ; 0                          ; 0                          ; 0                       ; 0                       ; 0                      ; 0                        ; 0                      ; 0                              ; 0                              ; 0                        ; 1                       ;
+--------------------------------+--------------------------+-------------------------+---------------------+------------------------------+--------------------------+-----------------------+----------------------+----------------------+-----------------------+---------------------+--------------------------+-----------------------+----------------------+--------------------------+------------------------+------------------+---------------------+-------------------+---------------------+---------------------+----------------------+---------------------+-------------------+-------------------+---------------------+----------------------+--------------------+--------------------+------------------------+-----------------------------+------------------------------+----------------------------+----------------------------+-------------------------+-------------------------+------------------------+--------------------------+------------------------+--------------------------------+--------------------------------+--------------------------+-------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RS65816|RS65C816:u0|procState                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------+------------------------+-----------------------+-------------------+----------------------------+------------------------+---------------------+--------------------+--------------------+---------------------+-------------------+------------------------+---------------------+--------------------+------------------------+----------------------+----------------+-------------------+-----------------+-------------------+-------------------+--------------------+-------------------+-----------------+-----------------+-------------------+--------------------+------------------+------------------+----------------------+---------------------------+----------------------------+--------------------------+--------------------------+-----------------------+-----------------------+----------------------+------------------------+----------------------+------------------------------+-----------------------+------------------------+------------------------------+
; Name                         ; procState.doALUdflagHi ; procState.fetchRelHiA ; procState.dpageXY ; procState.decodeOpcodeLen2 ; procState.restoreFlags ; procState.readPCEnd ; procState.readPCHi ; procState.readPCLo ; procState.pushFlags ; procState.startUp ; procState.fetchSrcBank ; procState.writeByte ; procState.readByte ; procState.fetchImmBank ; procState.fetchImmHi ; procState.dead ; procState.doFlags ; procState.doALU ; procState.storeHi ; procState.storeLo ; procState.popFlags ; procState.popBank ; procState.popHi ; procState.popLo ; procState.pushEnd ; procState.pushBank ; procState.pushHi ; procState.pushLo ; procState.doALUdflag ; procState.fetchIndirectHi ; procState.readIndirectBank ; procState.readIndirectHi ; procState.readIndirectLo ; procState.rwAbsDataHi ; procState.rwAbsDataLo ; procState.fetchRelHi ; procState.fetchAbsBank ; procState.fetchAbsHi ; procState.decodeOpcodeDummyB ; procState.fetchOpcode ; procState.decodeOpcode ; procState.decodeOpcodeDummyA ;
+------------------------------+------------------------+-----------------------+-------------------+----------------------------+------------------------+---------------------+--------------------+--------------------+---------------------+-------------------+------------------------+---------------------+--------------------+------------------------+----------------------+----------------+-------------------+-----------------+-------------------+-------------------+--------------------+-------------------+-----------------+-----------------+-------------------+--------------------+------------------+------------------+----------------------+---------------------------+----------------------------+--------------------------+--------------------------+-----------------------+-----------------------+----------------------+------------------------+----------------------+------------------------------+-----------------------+------------------------+------------------------------+
; procState.decodeOpcodeDummyA ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                   ; 0                  ; 0                  ; 0                   ; 0                 ; 0                      ; 0                   ; 0                  ; 0                      ; 0                    ; 0              ; 0                 ; 0               ; 0                 ; 0                 ; 0                  ; 0                 ; 0               ; 0               ; 0                 ; 0                  ; 0                ; 0                ; 0                    ; 0                         ; 0                          ; 0                        ; 0                        ; 0                     ; 0                     ; 0                    ; 0                      ; 0                    ; 0                            ; 0                     ; 0                      ; 0                            ;
; procState.decodeOpcode       ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                   ; 0                  ; 0                  ; 0                   ; 0                 ; 0                      ; 0                   ; 0                  ; 0                      ; 0                    ; 0              ; 0                 ; 0               ; 0                 ; 0                 ; 0                  ; 0                 ; 0               ; 0               ; 0                 ; 0                  ; 0                ; 0                ; 0                    ; 0                         ; 0                          ; 0                        ; 0                        ; 0                     ; 0                     ; 0                    ; 0                      ; 0                    ; 0                            ; 0                     ; 1                      ; 1                            ;
; procState.fetchOpcode        ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                   ; 0                  ; 0                  ; 0                   ; 0                 ; 0                      ; 0                   ; 0                  ; 0                      ; 0                    ; 0              ; 0                 ; 0               ; 0                 ; 0                 ; 0                  ; 0                 ; 0               ; 0               ; 0                 ; 0                  ; 0                ; 0                ; 0                    ; 0                         ; 0                          ; 0                        ; 0                        ; 0                     ; 0                     ; 0                    ; 0                      ; 0                    ; 0                            ; 1                     ; 0                      ; 1                            ;
; procState.decodeOpcodeDummyB ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                   ; 0                  ; 0                  ; 0                   ; 0                 ; 0                      ; 0                   ; 0                  ; 0                      ; 0                    ; 0              ; 0                 ; 0               ; 0                 ; 0                 ; 0                  ; 0                 ; 0               ; 0               ; 0                 ; 0                  ; 0                ; 0                ; 0                    ; 0                         ; 0                          ; 0                        ; 0                        ; 0                     ; 0                     ; 0                    ; 0                      ; 0                    ; 1                            ; 0                     ; 0                      ; 1                            ;
; procState.fetchAbsHi         ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                   ; 0                  ; 0                  ; 0                   ; 0                 ; 0                      ; 0                   ; 0                  ; 0                      ; 0                    ; 0              ; 0                 ; 0               ; 0                 ; 0                 ; 0                  ; 0                 ; 0               ; 0               ; 0                 ; 0                  ; 0                ; 0                ; 0                    ; 0                         ; 0                          ; 0                        ; 0                        ; 0                     ; 0                     ; 0                    ; 0                      ; 1                    ; 0                            ; 0                     ; 0                      ; 1                            ;
; procState.fetchAbsBank       ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                   ; 0                  ; 0                  ; 0                   ; 0                 ; 0                      ; 0                   ; 0                  ; 0                      ; 0                    ; 0              ; 0                 ; 0               ; 0                 ; 0                 ; 0                  ; 0                 ; 0               ; 0               ; 0                 ; 0                  ; 0                ; 0                ; 0                    ; 0                         ; 0                          ; 0                        ; 0                        ; 0                     ; 0                     ; 0                    ; 1                      ; 0                    ; 0                            ; 0                     ; 0                      ; 1                            ;
; procState.fetchRelHi         ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                   ; 0                  ; 0                  ; 0                   ; 0                 ; 0                      ; 0                   ; 0                  ; 0                      ; 0                    ; 0              ; 0                 ; 0               ; 0                 ; 0                 ; 0                  ; 0                 ; 0               ; 0               ; 0                 ; 0                  ; 0                ; 0                ; 0                    ; 0                         ; 0                          ; 0                        ; 0                        ; 0                     ; 0                     ; 1                    ; 0                      ; 0                    ; 0                            ; 0                     ; 0                      ; 1                            ;
; procState.rwAbsDataLo        ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                   ; 0                  ; 0                  ; 0                   ; 0                 ; 0                      ; 0                   ; 0                  ; 0                      ; 0                    ; 0              ; 0                 ; 0               ; 0                 ; 0                 ; 0                  ; 0                 ; 0               ; 0               ; 0                 ; 0                  ; 0                ; 0                ; 0                    ; 0                         ; 0                          ; 0                        ; 0                        ; 0                     ; 1                     ; 0                    ; 0                      ; 0                    ; 0                            ; 0                     ; 0                      ; 1                            ;
; procState.rwAbsDataHi        ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                   ; 0                  ; 0                  ; 0                   ; 0                 ; 0                      ; 0                   ; 0                  ; 0                      ; 0                    ; 0              ; 0                 ; 0               ; 0                 ; 0                 ; 0                  ; 0                 ; 0               ; 0               ; 0                 ; 0                  ; 0                ; 0                ; 0                    ; 0                         ; 0                          ; 0                        ; 0                        ; 1                     ; 0                     ; 0                    ; 0                      ; 0                    ; 0                            ; 0                     ; 0                      ; 1                            ;
; procState.readIndirectLo     ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                   ; 0                  ; 0                  ; 0                   ; 0                 ; 0                      ; 0                   ; 0                  ; 0                      ; 0                    ; 0              ; 0                 ; 0               ; 0                 ; 0                 ; 0                  ; 0                 ; 0               ; 0               ; 0                 ; 0                  ; 0                ; 0                ; 0                    ; 0                         ; 0                          ; 0                        ; 1                        ; 0                     ; 0                     ; 0                    ; 0                      ; 0                    ; 0                            ; 0                     ; 0                      ; 1                            ;
; procState.readIndirectHi     ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                   ; 0                  ; 0                  ; 0                   ; 0                 ; 0                      ; 0                   ; 0                  ; 0                      ; 0                    ; 0              ; 0                 ; 0               ; 0                 ; 0                 ; 0                  ; 0                 ; 0               ; 0               ; 0                 ; 0                  ; 0                ; 0                ; 0                    ; 0                         ; 0                          ; 1                        ; 0                        ; 0                     ; 0                     ; 0                    ; 0                      ; 0                    ; 0                            ; 0                     ; 0                      ; 1                            ;
; procState.readIndirectBank   ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                   ; 0                  ; 0                  ; 0                   ; 0                 ; 0                      ; 0                   ; 0                  ; 0                      ; 0                    ; 0              ; 0                 ; 0               ; 0                 ; 0                 ; 0                  ; 0                 ; 0               ; 0               ; 0                 ; 0                  ; 0                ; 0                ; 0                    ; 0                         ; 1                          ; 0                        ; 0                        ; 0                     ; 0                     ; 0                    ; 0                      ; 0                    ; 0                            ; 0                     ; 0                      ; 1                            ;
; procState.fetchIndirectHi    ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                   ; 0                  ; 0                  ; 0                   ; 0                 ; 0                      ; 0                   ; 0                  ; 0                      ; 0                    ; 0              ; 0                 ; 0               ; 0                 ; 0                 ; 0                  ; 0                 ; 0               ; 0               ; 0                 ; 0                  ; 0                ; 0                ; 0                    ; 1                         ; 0                          ; 0                        ; 0                        ; 0                     ; 0                     ; 0                    ; 0                      ; 0                    ; 0                            ; 0                     ; 0                      ; 1                            ;
; procState.doALUdflag         ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                   ; 0                  ; 0                  ; 0                   ; 0                 ; 0                      ; 0                   ; 0                  ; 0                      ; 0                    ; 0              ; 0                 ; 0               ; 0                 ; 0                 ; 0                  ; 0                 ; 0               ; 0               ; 0                 ; 0                  ; 0                ; 0                ; 1                    ; 0                         ; 0                          ; 0                        ; 0                        ; 0                     ; 0                     ; 0                    ; 0                      ; 0                    ; 0                            ; 0                     ; 0                      ; 1                            ;
; procState.pushLo             ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                   ; 0                  ; 0                  ; 0                   ; 0                 ; 0                      ; 0                   ; 0                  ; 0                      ; 0                    ; 0              ; 0                 ; 0               ; 0                 ; 0                 ; 0                  ; 0                 ; 0               ; 0               ; 0                 ; 0                  ; 0                ; 1                ; 0                    ; 0                         ; 0                          ; 0                        ; 0                        ; 0                     ; 0                     ; 0                    ; 0                      ; 0                    ; 0                            ; 0                     ; 0                      ; 1                            ;
; procState.pushHi             ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                   ; 0                  ; 0                  ; 0                   ; 0                 ; 0                      ; 0                   ; 0                  ; 0                      ; 0                    ; 0              ; 0                 ; 0               ; 0                 ; 0                 ; 0                  ; 0                 ; 0               ; 0               ; 0                 ; 0                  ; 1                ; 0                ; 0                    ; 0                         ; 0                          ; 0                        ; 0                        ; 0                     ; 0                     ; 0                    ; 0                      ; 0                    ; 0                            ; 0                     ; 0                      ; 1                            ;
; procState.pushBank           ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                   ; 0                  ; 0                  ; 0                   ; 0                 ; 0                      ; 0                   ; 0                  ; 0                      ; 0                    ; 0              ; 0                 ; 0               ; 0                 ; 0                 ; 0                  ; 0                 ; 0               ; 0               ; 0                 ; 1                  ; 0                ; 0                ; 0                    ; 0                         ; 0                          ; 0                        ; 0                        ; 0                     ; 0                     ; 0                    ; 0                      ; 0                    ; 0                            ; 0                     ; 0                      ; 1                            ;
; procState.pushEnd            ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                   ; 0                  ; 0                  ; 0                   ; 0                 ; 0                      ; 0                   ; 0                  ; 0                      ; 0                    ; 0              ; 0                 ; 0               ; 0                 ; 0                 ; 0                  ; 0                 ; 0               ; 0               ; 1                 ; 0                  ; 0                ; 0                ; 0                    ; 0                         ; 0                          ; 0                        ; 0                        ; 0                     ; 0                     ; 0                    ; 0                      ; 0                    ; 0                            ; 0                     ; 0                      ; 1                            ;
; procState.popLo              ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                   ; 0                  ; 0                  ; 0                   ; 0                 ; 0                      ; 0                   ; 0                  ; 0                      ; 0                    ; 0              ; 0                 ; 0               ; 0                 ; 0                 ; 0                  ; 0                 ; 0               ; 1               ; 0                 ; 0                  ; 0                ; 0                ; 0                    ; 0                         ; 0                          ; 0                        ; 0                        ; 0                     ; 0                     ; 0                    ; 0                      ; 0                    ; 0                            ; 0                     ; 0                      ; 1                            ;
; procState.popHi              ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                   ; 0                  ; 0                  ; 0                   ; 0                 ; 0                      ; 0                   ; 0                  ; 0                      ; 0                    ; 0              ; 0                 ; 0               ; 0                 ; 0                 ; 0                  ; 0                 ; 1               ; 0               ; 0                 ; 0                  ; 0                ; 0                ; 0                    ; 0                         ; 0                          ; 0                        ; 0                        ; 0                     ; 0                     ; 0                    ; 0                      ; 0                    ; 0                            ; 0                     ; 0                      ; 1                            ;
; procState.popBank            ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                   ; 0                  ; 0                  ; 0                   ; 0                 ; 0                      ; 0                   ; 0                  ; 0                      ; 0                    ; 0              ; 0                 ; 0               ; 0                 ; 0                 ; 0                  ; 1                 ; 0               ; 0               ; 0                 ; 0                  ; 0                ; 0                ; 0                    ; 0                         ; 0                          ; 0                        ; 0                        ; 0                     ; 0                     ; 0                    ; 0                      ; 0                    ; 0                            ; 0                     ; 0                      ; 1                            ;
; procState.popFlags           ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                   ; 0                  ; 0                  ; 0                   ; 0                 ; 0                      ; 0                   ; 0                  ; 0                      ; 0                    ; 0              ; 0                 ; 0               ; 0                 ; 0                 ; 1                  ; 0                 ; 0               ; 0               ; 0                 ; 0                  ; 0                ; 0                ; 0                    ; 0                         ; 0                          ; 0                        ; 0                        ; 0                     ; 0                     ; 0                    ; 0                      ; 0                    ; 0                            ; 0                     ; 0                      ; 1                            ;
; procState.storeLo            ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                   ; 0                  ; 0                  ; 0                   ; 0                 ; 0                      ; 0                   ; 0                  ; 0                      ; 0                    ; 0              ; 0                 ; 0               ; 0                 ; 1                 ; 0                  ; 0                 ; 0               ; 0               ; 0                 ; 0                  ; 0                ; 0                ; 0                    ; 0                         ; 0                          ; 0                        ; 0                        ; 0                     ; 0                     ; 0                    ; 0                      ; 0                    ; 0                            ; 0                     ; 0                      ; 1                            ;
; procState.storeHi            ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                   ; 0                  ; 0                  ; 0                   ; 0                 ; 0                      ; 0                   ; 0                  ; 0                      ; 0                    ; 0              ; 0                 ; 0               ; 1                 ; 0                 ; 0                  ; 0                 ; 0               ; 0               ; 0                 ; 0                  ; 0                ; 0                ; 0                    ; 0                         ; 0                          ; 0                        ; 0                        ; 0                     ; 0                     ; 0                    ; 0                      ; 0                    ; 0                            ; 0                     ; 0                      ; 1                            ;
; procState.doALU              ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                   ; 0                  ; 0                  ; 0                   ; 0                 ; 0                      ; 0                   ; 0                  ; 0                      ; 0                    ; 0              ; 0                 ; 1               ; 0                 ; 0                 ; 0                  ; 0                 ; 0               ; 0               ; 0                 ; 0                  ; 0                ; 0                ; 0                    ; 0                         ; 0                          ; 0                        ; 0                        ; 0                     ; 0                     ; 0                    ; 0                      ; 0                    ; 0                            ; 0                     ; 0                      ; 1                            ;
; procState.doFlags            ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                   ; 0                  ; 0                  ; 0                   ; 0                 ; 0                      ; 0                   ; 0                  ; 0                      ; 0                    ; 0              ; 1                 ; 0               ; 0                 ; 0                 ; 0                  ; 0                 ; 0               ; 0               ; 0                 ; 0                  ; 0                ; 0                ; 0                    ; 0                         ; 0                          ; 0                        ; 0                        ; 0                     ; 0                     ; 0                    ; 0                      ; 0                    ; 0                            ; 0                     ; 0                      ; 1                            ;
; procState.dead               ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                   ; 0                  ; 0                  ; 0                   ; 0                 ; 0                      ; 0                   ; 0                  ; 0                      ; 0                    ; 1              ; 0                 ; 0               ; 0                 ; 0                 ; 0                  ; 0                 ; 0               ; 0               ; 0                 ; 0                  ; 0                ; 0                ; 0                    ; 0                         ; 0                          ; 0                        ; 0                        ; 0                     ; 0                     ; 0                    ; 0                      ; 0                    ; 0                            ; 0                     ; 0                      ; 1                            ;
; procState.fetchImmHi         ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                   ; 0                  ; 0                  ; 0                   ; 0                 ; 0                      ; 0                   ; 0                  ; 0                      ; 1                    ; 0              ; 0                 ; 0               ; 0                 ; 0                 ; 0                  ; 0                 ; 0               ; 0               ; 0                 ; 0                  ; 0                ; 0                ; 0                    ; 0                         ; 0                          ; 0                        ; 0                        ; 0                     ; 0                     ; 0                    ; 0                      ; 0                    ; 0                            ; 0                     ; 0                      ; 1                            ;
; procState.fetchImmBank       ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                   ; 0                  ; 0                  ; 0                   ; 0                 ; 0                      ; 0                   ; 0                  ; 1                      ; 0                    ; 0              ; 0                 ; 0               ; 0                 ; 0                 ; 0                  ; 0                 ; 0               ; 0               ; 0                 ; 0                  ; 0                ; 0                ; 0                    ; 0                         ; 0                          ; 0                        ; 0                        ; 0                     ; 0                     ; 0                    ; 0                      ; 0                    ; 0                            ; 0                     ; 0                      ; 1                            ;
; procState.readByte           ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                   ; 0                  ; 0                  ; 0                   ; 0                 ; 0                      ; 0                   ; 1                  ; 0                      ; 0                    ; 0              ; 0                 ; 0               ; 0                 ; 0                 ; 0                  ; 0                 ; 0               ; 0               ; 0                 ; 0                  ; 0                ; 0                ; 0                    ; 0                         ; 0                          ; 0                        ; 0                        ; 0                     ; 0                     ; 0                    ; 0                      ; 0                    ; 0                            ; 0                     ; 0                      ; 1                            ;
; procState.writeByte          ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                   ; 0                  ; 0                  ; 0                   ; 0                 ; 0                      ; 1                   ; 0                  ; 0                      ; 0                    ; 0              ; 0                 ; 0               ; 0                 ; 0                 ; 0                  ; 0                 ; 0               ; 0               ; 0                 ; 0                  ; 0                ; 0                ; 0                    ; 0                         ; 0                          ; 0                        ; 0                        ; 0                     ; 0                     ; 0                    ; 0                      ; 0                    ; 0                            ; 0                     ; 0                      ; 1                            ;
; procState.fetchSrcBank       ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                   ; 0                  ; 0                  ; 0                   ; 0                 ; 1                      ; 0                   ; 0                  ; 0                      ; 0                    ; 0              ; 0                 ; 0               ; 0                 ; 0                 ; 0                  ; 0                 ; 0               ; 0               ; 0                 ; 0                  ; 0                ; 0                ; 0                    ; 0                         ; 0                          ; 0                        ; 0                        ; 0                     ; 0                     ; 0                    ; 0                      ; 0                    ; 0                            ; 0                     ; 0                      ; 1                            ;
; procState.startUp            ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                   ; 0                  ; 0                  ; 0                   ; 1                 ; 0                      ; 0                   ; 0                  ; 0                      ; 0                    ; 0              ; 0                 ; 0               ; 0                 ; 0                 ; 0                  ; 0                 ; 0               ; 0               ; 0                 ; 0                  ; 0                ; 0                ; 0                    ; 0                         ; 0                          ; 0                        ; 0                        ; 0                     ; 0                     ; 0                    ; 0                      ; 0                    ; 0                            ; 0                     ; 0                      ; 1                            ;
; procState.pushFlags          ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                   ; 0                  ; 0                  ; 1                   ; 0                 ; 0                      ; 0                   ; 0                  ; 0                      ; 0                    ; 0              ; 0                 ; 0               ; 0                 ; 0                 ; 0                  ; 0                 ; 0               ; 0               ; 0                 ; 0                  ; 0                ; 0                ; 0                    ; 0                         ; 0                          ; 0                        ; 0                        ; 0                     ; 0                     ; 0                    ; 0                      ; 0                    ; 0                            ; 0                     ; 0                      ; 1                            ;
; procState.readPCLo           ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                   ; 0                  ; 1                  ; 0                   ; 0                 ; 0                      ; 0                   ; 0                  ; 0                      ; 0                    ; 0              ; 0                 ; 0               ; 0                 ; 0                 ; 0                  ; 0                 ; 0               ; 0               ; 0                 ; 0                  ; 0                ; 0                ; 0                    ; 0                         ; 0                          ; 0                        ; 0                        ; 0                     ; 0                     ; 0                    ; 0                      ; 0                    ; 0                            ; 0                     ; 0                      ; 1                            ;
; procState.readPCHi           ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                   ; 1                  ; 0                  ; 0                   ; 0                 ; 0                      ; 0                   ; 0                  ; 0                      ; 0                    ; 0              ; 0                 ; 0               ; 0                 ; 0                 ; 0                  ; 0                 ; 0               ; 0               ; 0                 ; 0                  ; 0                ; 0                ; 0                    ; 0                         ; 0                          ; 0                        ; 0                        ; 0                     ; 0                     ; 0                    ; 0                      ; 0                    ; 0                            ; 0                     ; 0                      ; 1                            ;
; procState.readPCEnd          ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 1                   ; 0                  ; 0                  ; 0                   ; 0                 ; 0                      ; 0                   ; 0                  ; 0                      ; 0                    ; 0              ; 0                 ; 0               ; 0                 ; 0                 ; 0                  ; 0                 ; 0               ; 0               ; 0                 ; 0                  ; 0                ; 0                ; 0                    ; 0                         ; 0                          ; 0                        ; 0                        ; 0                     ; 0                     ; 0                    ; 0                      ; 0                    ; 0                            ; 0                     ; 0                      ; 1                            ;
; procState.restoreFlags       ; 0                      ; 0                     ; 0                 ; 0                          ; 1                      ; 0                   ; 0                  ; 0                  ; 0                   ; 0                 ; 0                      ; 0                   ; 0                  ; 0                      ; 0                    ; 0              ; 0                 ; 0               ; 0                 ; 0                 ; 0                  ; 0                 ; 0               ; 0               ; 0                 ; 0                  ; 0                ; 0                ; 0                    ; 0                         ; 0                          ; 0                        ; 0                        ; 0                     ; 0                     ; 0                    ; 0                      ; 0                    ; 0                            ; 0                     ; 0                      ; 1                            ;
; procState.decodeOpcodeLen2   ; 0                      ; 0                     ; 0                 ; 1                          ; 0                      ; 0                   ; 0                  ; 0                  ; 0                   ; 0                 ; 0                      ; 0                   ; 0                  ; 0                      ; 0                    ; 0              ; 0                 ; 0               ; 0                 ; 0                 ; 0                  ; 0                 ; 0               ; 0               ; 0                 ; 0                  ; 0                ; 0                ; 0                    ; 0                         ; 0                          ; 0                        ; 0                        ; 0                     ; 0                     ; 0                    ; 0                      ; 0                    ; 0                            ; 0                     ; 0                      ; 1                            ;
; procState.dpageXY            ; 0                      ; 0                     ; 1                 ; 0                          ; 0                      ; 0                   ; 0                  ; 0                  ; 0                   ; 0                 ; 0                      ; 0                   ; 0                  ; 0                      ; 0                    ; 0              ; 0                 ; 0               ; 0                 ; 0                 ; 0                  ; 0                 ; 0               ; 0               ; 0                 ; 0                  ; 0                ; 0                ; 0                    ; 0                         ; 0                          ; 0                        ; 0                        ; 0                     ; 0                     ; 0                    ; 0                      ; 0                    ; 0                            ; 0                     ; 0                      ; 1                            ;
; procState.fetchRelHiA        ; 0                      ; 1                     ; 0                 ; 0                          ; 0                      ; 0                   ; 0                  ; 0                  ; 0                   ; 0                 ; 0                      ; 0                   ; 0                  ; 0                      ; 0                    ; 0              ; 0                 ; 0               ; 0                 ; 0                 ; 0                  ; 0                 ; 0               ; 0               ; 0                 ; 0                  ; 0                ; 0                ; 0                    ; 0                         ; 0                          ; 0                        ; 0                        ; 0                     ; 0                     ; 0                    ; 0                      ; 0                    ; 0                            ; 0                     ; 0                      ; 1                            ;
; procState.doALUdflagHi       ; 1                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                   ; 0                  ; 0                  ; 0                   ; 0                 ; 0                      ; 0                   ; 0                  ; 0                      ; 0                    ; 0              ; 0                 ; 0               ; 0                 ; 0                 ; 0                  ; 0                 ; 0               ; 0               ; 0                 ; 0                  ; 0                ; 0                ; 0                    ; 0                         ; 0                          ; 0                        ; 0                        ; 0                     ; 0                     ; 0                    ; 0                      ; 0                    ; 0                            ; 0                     ; 0                      ; 1                            ;
+------------------------------+------------------------+-----------------------+-------------------+----------------------------+------------------------+---------------------+--------------------+--------------------+---------------------+-------------------+------------------------+---------------------+--------------------+------------------------+----------------------+----------------+-------------------+-----------------+-------------------+-------------------+--------------------+-------------------+-----------------+-----------------+-------------------+--------------------+------------------+------------------+----------------------+---------------------------+----------------------------+--------------------------+--------------------------+-----------------------+-----------------------+----------------------+------------------------+----------------------+------------------------------+-----------------------+------------------------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+
; Register name                                                                                                                         ; Reason for Removal                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+
; spi_master:u6|status[1..7]                                                                                                            ; Stuck at GND due to stuck port data_in               ;
; sdram_simple:u5|cmd_r[3]                                                                                                              ; Stuck at GND due to stuck port data_in               ;
; Display:u4|status_int[0..6]                                                                                                           ; Stuck at GND due to stuck port data_in               ;
; oddAddress[0]                                                                                                                         ; Stuck at VCC due to stuck port data_in               ;
; oddAddress[23]                                                                                                                        ; Stuck at GND due to stuck port data_in               ;
; uart:mouse|intn                                                                                                                       ; Merged with uart:mouse|iir[0]                        ;
; sdramDataIn[8]                                                                                                                        ; Merged with sdramDataIn[0]                           ;
; sdramDataIn[9]                                                                                                                        ; Merged with sdramDataIn[1]                           ;
; sdramDataIn[2]                                                                                                                        ; Merged with sdramDataIn[10]                          ;
; sdramDataIn[3]                                                                                                                        ; Merged with sdramDataIn[11]                          ;
; sdramDataIn[4]                                                                                                                        ; Merged with sdramDataIn[12]                          ;
; sdramDataIn[5]                                                                                                                        ; Merged with sdramDataIn[13]                          ;
; sdramDataIn[6]                                                                                                                        ; Merged with sdramDataIn[14]                          ;
; sdramDataIn[7]                                                                                                                        ; Merged with sdramDataIn[15]                          ;
; uart:mouse|iir[1]                                                                                                                     ; Stuck at GND due to stuck port data_in               ;
; uart:uart|iir[1]                                                                                                                      ; Stuck at GND due to stuck port data_in               ;
; RS65C816:u0|procState.doFlags                                                                                                         ; Merged with RS65C816:u0|procState.decodeOpcodeDummyB ;
; RS65C816:u0|procState.startUp                                                                                                         ; Merged with RS65C816:u0|procState.decodeOpcodeDummyB ;
; RS65C816:u0|afterAlu.decodeOpcode                                                                                                     ; Merged with RS65C816:u0|afterAlu.dead                ;
; RS65C816:u0|afterAlu.decodeOpcodeDummyA                                                                                               ; Merged with RS65C816:u0|afterAlu.dead                ;
; RS65C816:u0|afterAlu.decodeOpcodeDummyB                                                                                               ; Merged with RS65C816:u0|afterAlu.dead                ;
; RS65C816:u0|afterAlu.decodeOpcodeLen2                                                                                                 ; Merged with RS65C816:u0|afterAlu.dead                ;
; RS65C816:u0|afterAlu.doALU                                                                                                            ; Merged with RS65C816:u0|afterAlu.dead                ;
; RS65C816:u0|afterAlu.doALUdflag                                                                                                       ; Merged with RS65C816:u0|afterAlu.dead                ;
; RS65C816:u0|afterAlu.doALUdflagHi                                                                                                     ; Merged with RS65C816:u0|afterAlu.dead                ;
; RS65C816:u0|afterAlu.doFlags                                                                                                          ; Merged with RS65C816:u0|afterAlu.dead                ;
; RS65C816:u0|afterAlu.dpageXY                                                                                                          ; Merged with RS65C816:u0|afterAlu.dead                ;
; RS65C816:u0|afterAlu.fetchAbsBank                                                                                                     ; Merged with RS65C816:u0|afterAlu.dead                ;
; RS65C816:u0|afterAlu.fetchAbsHi                                                                                                       ; Merged with RS65C816:u0|afterAlu.dead                ;
; RS65C816:u0|afterAlu.fetchImmBank                                                                                                     ; Merged with RS65C816:u0|afterAlu.dead                ;
; RS65C816:u0|afterAlu.fetchImmHi                                                                                                       ; Merged with RS65C816:u0|afterAlu.dead                ;
; RS65C816:u0|afterAlu.fetchIndirectHi                                                                                                  ; Merged with RS65C816:u0|afterAlu.dead                ;
; RS65C816:u0|afterAlu.fetchRelHi                                                                                                       ; Merged with RS65C816:u0|afterAlu.dead                ;
; RS65C816:u0|afterAlu.fetchRelHiA                                                                                                      ; Merged with RS65C816:u0|afterAlu.dead                ;
; RS65C816:u0|afterAlu.fetchSrcBank                                                                                                     ; Merged with RS65C816:u0|afterAlu.dead                ;
; RS65C816:u0|afterAlu.popBank                                                                                                          ; Merged with RS65C816:u0|afterAlu.dead                ;
; RS65C816:u0|afterAlu.popFlags                                                                                                         ; Merged with RS65C816:u0|afterAlu.dead                ;
; RS65C816:u0|afterAlu.popHi                                                                                                            ; Merged with RS65C816:u0|afterAlu.dead                ;
; RS65C816:u0|afterAlu.popLo                                                                                                            ; Merged with RS65C816:u0|afterAlu.dead                ;
; RS65C816:u0|afterAlu.pushBank                                                                                                         ; Merged with RS65C816:u0|afterAlu.dead                ;
; RS65C816:u0|afterAlu.pushEnd                                                                                                          ; Merged with RS65C816:u0|afterAlu.dead                ;
; RS65C816:u0|afterAlu.pushFlags                                                                                                        ; Merged with RS65C816:u0|afterAlu.dead                ;
; RS65C816:u0|afterAlu.pushHi                                                                                                           ; Merged with RS65C816:u0|afterAlu.dead                ;
; RS65C816:u0|afterAlu.pushLo                                                                                                           ; Merged with RS65C816:u0|afterAlu.dead                ;
; RS65C816:u0|afterAlu.readByte                                                                                                         ; Merged with RS65C816:u0|afterAlu.dead                ;
; RS65C816:u0|afterAlu.readIndirectBank                                                                                                 ; Merged with RS65C816:u0|afterAlu.dead                ;
; RS65C816:u0|afterAlu.readIndirectHi                                                                                                   ; Merged with RS65C816:u0|afterAlu.dead                ;
; RS65C816:u0|afterAlu.readIndirectLo                                                                                                   ; Merged with RS65C816:u0|afterAlu.dead                ;
; RS65C816:u0|afterAlu.readPCEnd                                                                                                        ; Merged with RS65C816:u0|afterAlu.dead                ;
; RS65C816:u0|afterAlu.readPCHi                                                                                                         ; Merged with RS65C816:u0|afterAlu.dead                ;
; RS65C816:u0|afterAlu.readPCLo                                                                                                         ; Merged with RS65C816:u0|afterAlu.dead                ;
; RS65C816:u0|afterAlu.rwAbsDataHi                                                                                                      ; Merged with RS65C816:u0|afterAlu.dead                ;
; RS65C816:u0|afterAlu.rwAbsDataLo                                                                                                      ; Merged with RS65C816:u0|afterAlu.dead                ;
; RS65C816:u0|afterAlu.startUp                                                                                                          ; Merged with RS65C816:u0|afterAlu.dead                ;
; RS65C816:u0|afterAlu.storeHi                                                                                                          ; Merged with RS65C816:u0|afterAlu.dead                ;
; RS65C816:u0|afterAlu.writeByte                                                                                                        ; Merged with RS65C816:u0|afterAlu.dead                ;
; RS65C816:u0|afterPushLo.decodeOpcode                                                                                                  ; Merged with RS65C816:u0|afterPushLo.dead             ;
; RS65C816:u0|afterPushLo.decodeOpcodeDummyA                                                                                            ; Merged with RS65C816:u0|afterPushLo.dead             ;
; RS65C816:u0|afterPushLo.decodeOpcodeDummyB                                                                                            ; Merged with RS65C816:u0|afterPushLo.dead             ;
; RS65C816:u0|afterPushLo.decodeOpcodeLen2                                                                                              ; Merged with RS65C816:u0|afterPushLo.dead             ;
; RS65C816:u0|afterPushLo.doALU                                                                                                         ; Merged with RS65C816:u0|afterPushLo.dead             ;
; RS65C816:u0|afterPushLo.doALUdflag                                                                                                    ; Merged with RS65C816:u0|afterPushLo.dead             ;
; RS65C816:u0|afterPushLo.doALUdflagHi                                                                                                  ; Merged with RS65C816:u0|afterPushLo.dead             ;
; RS65C816:u0|afterPushLo.doFlags                                                                                                       ; Merged with RS65C816:u0|afterPushLo.dead             ;
; RS65C816:u0|afterPushLo.dpageXY                                                                                                       ; Merged with RS65C816:u0|afterPushLo.dead             ;
; RS65C816:u0|afterPushLo.fetchAbsBank                                                                                                  ; Merged with RS65C816:u0|afterPushLo.dead             ;
; RS65C816:u0|afterPushLo.fetchAbsHi                                                                                                    ; Merged with RS65C816:u0|afterPushLo.dead             ;
; RS65C816:u0|afterPushLo.fetchImmBank                                                                                                  ; Merged with RS65C816:u0|afterPushLo.dead             ;
; RS65C816:u0|afterPushLo.fetchImmHi                                                                                                    ; Merged with RS65C816:u0|afterPushLo.dead             ;
; RS65C816:u0|afterPushLo.fetchIndirectHi                                                                                               ; Merged with RS65C816:u0|afterPushLo.dead             ;
; RS65C816:u0|afterPushLo.fetchRelHi                                                                                                    ; Merged with RS65C816:u0|afterPushLo.dead             ;
; RS65C816:u0|afterPushLo.fetchRelHiA                                                                                                   ; Merged with RS65C816:u0|afterPushLo.dead             ;
; RS65C816:u0|afterPushLo.fetchSrcBank                                                                                                  ; Merged with RS65C816:u0|afterPushLo.dead             ;
; RS65C816:u0|afterPushLo.popBank                                                                                                       ; Merged with RS65C816:u0|afterPushLo.dead             ;
; RS65C816:u0|afterPushLo.popFlags                                                                                                      ; Merged with RS65C816:u0|afterPushLo.dead             ;
; RS65C816:u0|afterPushLo.popHi                                                                                                         ; Merged with RS65C816:u0|afterPushLo.dead             ;
; RS65C816:u0|afterPushLo.popLo                                                                                                         ; Merged with RS65C816:u0|afterPushLo.dead             ;
; RS65C816:u0|afterPushLo.pushBank                                                                                                      ; Merged with RS65C816:u0|afterPushLo.dead             ;
; RS65C816:u0|afterPushLo.pushHi                                                                                                        ; Merged with RS65C816:u0|afterPushLo.dead             ;
; RS65C816:u0|afterPushLo.pushLo                                                                                                        ; Merged with RS65C816:u0|afterPushLo.dead             ;
; RS65C816:u0|afterPushLo.readByte                                                                                                      ; Merged with RS65C816:u0|afterPushLo.dead             ;
; RS65C816:u0|afterPushLo.readIndirectBank                                                                                              ; Merged with RS65C816:u0|afterPushLo.dead             ;
; RS65C816:u0|afterPushLo.readIndirectHi                                                                                                ; Merged with RS65C816:u0|afterPushLo.dead             ;
; RS65C816:u0|afterPushLo.readIndirectLo                                                                                                ; Merged with RS65C816:u0|afterPushLo.dead             ;
; RS65C816:u0|afterPushLo.readPCEnd                                                                                                     ; Merged with RS65C816:u0|afterPushLo.dead             ;
; RS65C816:u0|afterPushLo.readPCHi                                                                                                      ; Merged with RS65C816:u0|afterPushLo.dead             ;
; RS65C816:u0|afterPushLo.readPCLo                                                                                                      ; Merged with RS65C816:u0|afterPushLo.dead             ;
; RS65C816:u0|afterPushLo.restoreFlags                                                                                                  ; Merged with RS65C816:u0|afterPushLo.dead             ;
; RS65C816:u0|afterPushLo.rwAbsDataHi                                                                                                   ; Merged with RS65C816:u0|afterPushLo.dead             ;
; RS65C816:u0|afterPushLo.rwAbsDataLo                                                                                                   ; Merged with RS65C816:u0|afterPushLo.dead             ;
; RS65C816:u0|afterPushLo.startUp                                                                                                       ; Merged with RS65C816:u0|afterPushLo.dead             ;
; RS65C816:u0|afterPushLo.storeHi                                                                                                       ; Merged with RS65C816:u0|afterPushLo.dead             ;
; RS65C816:u0|afterPushLo.storeLo                                                                                                       ; Merged with RS65C816:u0|afterPushLo.dead             ;
; RS65C816:u0|afterPushLo.writeByte                                                                                                     ; Merged with RS65C816:u0|afterPushLo.dead             ;
; uart:uart|tx_fsm.parity                                                                                                               ; Stuck at GND due to stuck port data_in               ;
; RS65C816:u0|afterAlu.dead                                                                                                             ; Stuck at GND due to stuck port data_in               ;
; RS65C816:u0|afterPushLo.dead                                                                                                          ; Stuck at GND due to stuck port data_in               ;
; uart:uart|rx_fsm.parity                                                                                                               ; Stuck at GND due to stuck port data_in               ;
; uart:mouse|rx_fsm.parity                                                                                                              ; Stuck at GND due to stuck port data_in               ;
; uart:mouse|tx_fsm.parity                                                                                                              ; Stuck at GND due to stuck port data_in               ;
; RS65C816:u0|procState.decodeOpcodeDummyB                                                                                              ; Stuck at GND due to stuck port data_in               ;
; uart:uart|rx_fsm.stop1                                                                                                                ; Stuck at GND due to stuck port data_in               ;
; uart:mouse|rx_fsm.stop1                                                                                                               ; Stuck at GND due to stuck port data_in               ;
; uart:uart|tx_par_bit                                                                                                                  ; Lost fanout                                          ;
; Display:u4|dmaState.REFRESHWAIT                                                                                                       ; Lost fanout                                          ;
; Display:u4|colorAddr[22,23]                                                                                                           ; Lost fanout                                          ;
; Display:u4|screenAddr[22,23]                                                                                                          ; Lost fanout                                          ;
; uart:mouse|iir[0]                                                                                                                     ; Merged with uart:mouse|iir[2]                        ;
; uart:uart|iir[0]                                                                                                                      ; Merged with uart:uart|iir[2]                         ;
; kernel:kernel|altsyncram:altsyncram_component|altsyncram_ko04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in               ;
; Total Number of Removed Registers = 124                                                                                               ;                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                      ;
+---------------------------+---------------------------+------------------------------------------+
; Register name             ; Reason for Removal        ; Registers Removed due to This Register   ;
+---------------------------+---------------------------+------------------------------------------+
; uart:uart|tx_fsm.parity   ; Stuck at GND              ; uart:uart|tx_par_bit                     ;
;                           ; due to stuck port data_in ;                                          ;
; RS65C816:u0|afterAlu.dead ; Stuck at GND              ; RS65C816:u0|procState.decodeOpcodeDummyB ;
;                           ; due to stuck port data_in ;                                          ;
; uart:uart|rx_fsm.parity   ; Stuck at GND              ; uart:uart|rx_fsm.stop1                   ;
;                           ; due to stuck port data_in ;                                          ;
; uart:mouse|rx_fsm.parity  ; Stuck at GND              ; uart:mouse|rx_fsm.stop1                  ;
;                           ; due to stuck port data_in ;                                          ;
+---------------------------+---------------------------+------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1934  ;
; Number of registers using Synchronous Clear  ; 251   ;
; Number of registers using Synchronous Load   ; 195   ;
; Number of registers using Asynchronous Clear ; 93    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1545  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; special:special|seg7shift[1]                                                                                                                                                                                                                                                                                                    ; 4       ;
; special:special|seg7shift[0]                                                                                                                                                                                                                                                                                                    ; 4       ;
; special:special|seg7shift[2]                                                                                                                                                                                                                                                                                                    ; 4       ;
; spi_master:u6|ss_reg[0]                                                                                                                                                                                                                                                                                                         ; 2       ;
; spi_master:u6|tx_data[2]                                                                                                                                                                                                                                                                                                        ; 1       ;
; spi_master:u6|tx_data[1]                                                                                                                                                                                                                                                                                                        ; 1       ;
; spi_master:u6|tx_data[3]                                                                                                                                                                                                                                                                                                        ; 1       ;
; spi_master:u6|tx_data[0]                                                                                                                                                                                                                                                                                                        ; 1       ;
; spi_master:u6|tx_data[5]                                                                                                                                                                                                                                                                                                        ; 1       ;
; spi_master:u6|tx_data[6]                                                                                                                                                                                                                                                                                                        ; 1       ;
; spi_master:u6|tx_data[7]                                                                                                                                                                                                                                                                                                        ; 1       ;
; spi_master:u6|tx_data[4]                                                                                                                                                                                                                                                                                                        ; 1       ;
; spi_master:u6|control[1]                                                                                                                                                                                                                                                                                                        ; 2       ;
; spi_master:u6|control[2]                                                                                                                                                                                                                                                                                                        ; 2       ;
; spi_master:u6|control[4]                                                                                                                                                                                                                                                                                                        ; 2       ;
; spi_master:u6|control[7]                                                                                                                                                                                                                                                                                                        ; 2       ;
; spi_master:u6|ss_reg[3]                                                                                                                                                                                                                                                                                                         ; 1       ;
; reset_in_int                                                                                                                                                                                                                                                                                                                    ; 35      ;
; spi_master:u6|ss_reg[7]                                                                                                                                                                                                                                                                                                         ; 1       ;
; spi_master:u6|ss_reg[6]                                                                                                                                                                                                                                                                                                         ; 1       ;
; spi_master:u6|ss_reg[5]                                                                                                                                                                                                                                                                                                         ; 1       ;
; spi_master:u6|ss_reg[4]                                                                                                                                                                                                                                                                                                         ; 1       ;
; spi_master:u6|ss_reg[2]                                                                                                                                                                                                                                                                                                         ; 1       ;
; spi_master:u6|ss_reg[1]                                                                                                                                                                                                                                                                                                         ; 1       ;
; my6502keyboard:u8|KEYavail                                                                                                                                                                                                                                                                                                      ; 5       ;
; uart:uart|counter[31]                                                                                                                                                                                                                                                                                                           ; 3       ;
; my6502keyboard:u8|ps2_intf:ps2|ps2_dat_in                                                                                                                                                                                                                                                                                       ; 4       ;
; uart:mouse|counter[31]                                                                                                                                                                                                                                                                                                          ; 3       ;
; my6502keyboard:u8|ps2_intf:ps2|clk_filter[7]                                                                                                                                                                                                                                                                                    ; 3       ;
; my6502keyboard:u8|ps2_intf:ps2|clk_filter[6]                                                                                                                                                                                                                                                                                    ; 3       ;
; my6502keyboard:u8|ps2_intf:ps2|clk_filter[5]                                                                                                                                                                                                                                                                                    ; 3       ;
; my6502keyboard:u8|ps2_intf:ps2|clk_filter[4]                                                                                                                                                                                                                                                                                    ; 3       ;
; my6502keyboard:u8|ps2_intf:ps2|clk_filter[3]                                                                                                                                                                                                                                                                                    ; 3       ;
; my6502keyboard:u8|ps2_intf:ps2|clk_filter[2]                                                                                                                                                                                                                                                                                    ; 3       ;
; my6502keyboard:u8|ps2_intf:ps2|clk_filter[1]                                                                                                                                                                                                                                                                                    ; 3       ;
; my6502keyboard:u8|ps2_intf:ps2|clk_filter[0]                                                                                                                                                                                                                                                                                    ; 2       ;
; my6502keyboard:u8|ps2_intf:ps2|ps2_clk_in                                                                                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 39                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RS65816|oddData[6]                                                                                                                                                                ;
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |RS65816|sdramAddr[0]                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |RS65816|dramDMALatch[7]                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |RS65816|uart:mouse|rx_data_cnt[1]                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |RS65816|uart:uart|rx_data_cnt[2]                                                                                                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |RS65816|sdram_simple:u5|addr_r[11]                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |RS65816|Display:u4|wrenline                                                                                                                                                       ;
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |RS65816|Display:u4|dmaAddr[16]                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |RS65816|spi_master:u6|rising                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |RS65816|spi_master:u6|count[4]                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |RS65816|kernel:kernel|altsyncram:altsyncram_component|altsyncram_ko04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RS65816|kernel:kernel|altsyncram:altsyncram_component|altsyncram_ko04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |RS65816|uart:mouse|\rx_clk_gen:counter[0]                                                                                                                                         ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |RS65816|uart:mouse|\tx_clk_gen:counter[16]                                                                                                                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |RS65816|uart:uart|\rx_clk_gen:counter[9]                                                                                                                                          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |RS65816|uart:uart|\tx_clk_gen:counter[7]                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RS65816|Display:u4|displayRegs[9][5]                                                                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |RS65816|Display:u4|colorAdr[3]                                                                                                                                                    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |RS65816|Display:u4|colorAdrRead[1]                                                                                                                                                ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |RS65816|Display:u4|lineAdrRead[6]                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RS65816|Display:u4|lineAdr[0]                                                                                                                                                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |RS65816|CSps2kbd                                                                                                                                                                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |RS65816|special:special|regs[3][4]                                                                                                                                                ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |RS65816|kernel:kernel|altsyncram:altsyncram_component|altsyncram_ko04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RS65816|RS65C816:u0|opcode[4]                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RS65816|uart:mouse|ier[6]                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |RS65816|my6502keyboard:u8|ps2_intf:ps2|bit_count[3]                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RS65816|uart:uart|ier[4]                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RS65816|special:special|regs[1][3]                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RS65816|special:special|regs[2][0]                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RS65816|Display:u4|displayRegs[0][0]                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RS65816|Display:u4|displayRegs[1][4]                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RS65816|special:special|regs[0][3]                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RS65816|Display:u4|displayRegs[40][2]                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RS65816|Display:u4|displayRegs[39][1]                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RS65816|Display:u4|displayRegs[38][6]                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RS65816|Display:u4|displayRegs[37][1]                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RS65816|Display:u4|displayRegs[36][1]                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RS65816|Display:u4|displayRegs[35][0]                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RS65816|Display:u4|displayRegs[34][0]                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RS65816|Display:u4|displayRegs[33][2]                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RS65816|Display:u4|displayRegs[32][2]                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RS65816|Display:u4|displayRegs[28][5]                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RS65816|Display:u4|displayRegs[27][1]                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RS65816|Display:u4|displayRegs[26][1]                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RS65816|Display:u4|displayRegs[25][1]                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RS65816|Display:u4|displayRegs[24][1]                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RS65816|Display:u4|displayRegs[23][1]                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RS65816|Display:u4|displayRegs[22][1]                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RS65816|Display:u4|displayRegs[21][1]                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RS65816|Display:u4|displayRegs[20][1]                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RS65816|Display:u4|displayRegs[19][1]                                                                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |RS65816|Display:u4|displayRegs[16][2]                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RS65816|Display:u4|displayRegs[15][0]                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RS65816|Display:u4|displayRegs[13][4]                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RS65816|Display:u4|displayRegs[12][4]                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RS65816|Display:u4|displayRegs[11][1]                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RS65816|Display:u4|displayRegs[10][6]                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RS65816|Display:u4|displayRegs[8][2]                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RS65816|Display:u4|displayRegs[7][6]                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RS65816|Display:u4|displayRegs[6][6]                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RS65816|Display:u4|displayRegs[2][1]                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RS65816|special:special|regs[4][1]                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RS65816|special:special|regs[5][1]                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RS65816|special:special|regs[6][2]                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RS65816|uart:mouse|rx_data_tmp[1]                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RS65816|uart:uart|rx_data_tmp[5]                                                                                                                                                  ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |RS65816|Display:u4|colorAddr[1]                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |RS65816|Display:u4|dispAddr[0]                                                                                                                                                    ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |RS65816|Display:u4|screenAddr[2]                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |RS65816|sdramMldq                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |RS65816|special:special|timerCnt[5]                                                                                                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |RS65816|spi_master:u6|bitcnt[0]                                                                                                                                                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |RS65816|Display:u4|busCnt[8]                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |RS65816|uart:mouse|iir[0]                                                                                                                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |RS65816|kernel:kernel|altsyncram:altsyncram_component|altsyncram_ko04:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |RS65816|uart:uart|iir[0]                                                                                                                                                          ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |RS65816|Display:u4|displayRegs[14][5]                                                                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |RS65816|Display:u4|paletteAddrB[0]                                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |RS65816|spi_master:u6|control[3]                                                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |RS65816|RS65C816:u0|direct[3]                                                                                                                                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |RS65816|Display:u4|spritePaletteWrenA                                                                                                                                             ;
; 16:1               ; 8 bits    ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; Yes        ; |RS65816|special:special|dataOut[4]                                                                                                                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |RS65816|RS65C816:u0|wdm[0]                                                                                                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |RS65816|special:special|timerCnt[13]                                                                                                                                              ;
; 5:1                ; 12 bits   ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |RS65816|Display:u4|dispAddr[15]                                                                                                                                                   ;
; 5:1                ; 31 bits   ; 93 LEs        ; 31 LEs               ; 62 LEs                 ; Yes        ; |RS65816|uart:mouse|counter[28]                                                                                                                                                    ;
; 5:1                ; 31 bits   ; 93 LEs        ; 31 LEs               ; 62 LEs                 ; Yes        ; |RS65816|uart:uart|counter[20]                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |RS65816|sdram_simple:u5|refcnt_r[1]                                                                                                                                               ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |RS65816|RS65C816:u0|tempRes[0]                                                                                                                                                    ;
; 15:1               ; 2 bits    ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |RS65816|RS65C816:u0|carrys[3]                                                                                                                                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |RS65816|RS65C816:u0|val16[13]                                                                                                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |RS65816|uart:mouse|rx_data[0]                                                                                                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |RS65816|uart:uart|rx_data[0]                                                                                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |RS65816|RS65C816:u0|val16[0]                                                                                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |RS65816|RS65C816:u0|X16[4]                                                                                                                                                        ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |RS65816|RS65C816:u0|Y16[4]                                                                                                                                                        ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |RS65816|uart:mouse|tx_data_cnt[1]                                                                                                                                                 ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |RS65816|uart:uart|tx_data_cnt[2]                                                                                                                                                  ;
; 7:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |RS65816|uart:uart|tx_data_tmp[4]                                                                                                                                                  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |RS65816|RS65C816:u0|pc[16]                                                                                                                                                        ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |RS65816|RS65C816:u0|flags[5]                                                                                                                                                      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |RS65816|RS65C816:u0|X16[10]                                                                                                                                                       ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |RS65816|RS65C816:u0|Y16[8]                                                                                                                                                        ;
; 12:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |RS65816|RS65C816:u0|absBase[20]                                                                                                                                                   ;
; 26:1               ; 4 bits    ; 68 LEs        ; 52 LEs               ; 16 LEs                 ; Yes        ; |RS65816|kernel:kernel|altsyncram:altsyncram_component|altsyncram_ko04:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |RS65816|RS65C816:u0|dataBank[6]                                                                                                                                                   ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |RS65816|RS65C816:u0|A16[2]                                                                                                                                                        ;
; 18:1               ; 16 bits   ; 192 LEs       ; 16 LEs               ; 176 LEs                ; Yes        ; |RS65816|RS65C816:u0|yInd[3]                                                                                                                                                       ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |RS65816|RS65C816:u0|opB[13]                                                                                                                                                       ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; Yes        ; |RS65816|sdram_simple:u5|timer_r[4]                                                                                                                                                ;
; 36:1               ; 2 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; Yes        ; |RS65816|RS65C816:u0|interrupt[1]                                                                                                                                                  ;
; 36:1               ; 8 bits    ; 192 LEs       ; 0 LEs                ; 192 LEs                ; Yes        ; |RS65816|RS65C816:u0|progBankTemp[1]                                                                                                                                               ;
; 21:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |RS65816|RS65C816:u0|opB[1]                                                                                                                                                        ;
; 9:1                ; 5 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |RS65816|sdram_simple:u5|timer_r[14]                                                                                                                                               ;
; 52:1               ; 8 bits    ; 272 LEs       ; 272 LEs              ; 0 LEs                  ; Yes        ; |RS65816|Display:u4|dataOut[1]                                                                                                                                                     ;
; 10:1               ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |RS65816|RS65C816:u0|A16[13]                                                                                                                                                       ;
; 10:1               ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |RS65816|RS65C816:u0|A16[11]                                                                                                                                                       ;
; 10:1               ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |RS65816|RS65C816:u0|A16[5]                                                                                                                                                        ;
; 15:1               ; 16 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |RS65816|RS65C816:u0|stackp[12]                                                                                                                                                    ;
; 47:1               ; 8 bits    ; 248 LEs       ; 56 LEs               ; 192 LEs                ; Yes        ; |RS65816|RS65C816:u0|opA[9]                                                                                                                                                        ;
; 45:1               ; 5 bits    ; 150 LEs       ; 50 LEs               ; 100 LEs                ; Yes        ; |RS65816|cpuDataIn[7]                                                                                                                                                              ;
; 52:1               ; 8 bits    ; 272 LEs       ; 56 LEs               ; 216 LEs                ; Yes        ; |RS65816|RS65C816:u0|D_OUT[3]                                                                                                                                                      ;
; 41:1               ; 8 bits    ; 216 LEs       ; 72 LEs               ; 144 LEs                ; Yes        ; |RS65816|RS65C816:u0|opA[0]                                                                                                                                                        ;
; 37:1               ; 8 bits    ; 192 LEs       ; 48 LEs               ; 144 LEs                ; Yes        ; |RS65816|RS65C816:u0|pc[2]                                                                                                                                                         ;
; 37:1               ; 8 bits    ; 192 LEs       ; 48 LEs               ; 144 LEs                ; Yes        ; |RS65816|RS65C816:u0|pc[8]                                                                                                                                                         ;
; 62:1               ; 8 bits    ; 328 LEs       ; 72 LEs               ; 256 LEs                ; Yes        ; |RS65816|RS65C816:u0|addr[17]                                                                                                                                                      ;
; 46:1               ; 13 bits   ; 390 LEs       ; 156 LEs              ; 234 LEs                ; Yes        ; |RS65816|RS65C816:u0|addr[13]                                                                                                                                                      ;
; 46:1               ; 3 bits    ; 90 LEs        ; 36 LEs               ; 54 LEs                 ; Yes        ; |RS65816|RS65C816:u0|addr[2]                                                                                                                                                       ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |RS65816|Display:u4|video_int[0]                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RS65816|spi_master:u6|ss_reg[1]                                                                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |RS65816|spi_master:u6|control[7]                                                                                                                                                  ;
; 18:1               ; 8 bits    ; 96 LEs        ; 8 LEs                ; 88 LEs                 ; Yes        ; |RS65816|spi_master:u6|tx_data[6]                                                                                                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |RS65816|uart:mouse|rx_fsm                                                                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |RS65816|uart:uart|rx_fsm                                                                                                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |RS65816|RS65C816:u0|Mux402                                                                                                                                                        ;
; 16:1               ; 8 bits    ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; No         ; |RS65816|special:special|Mux71                                                                                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |RS65816|cpuState                                                                                                                                                                  ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |RS65816|Display:u4|Selector0                                                                                                                                                      ;
; 7:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; No         ; |RS65816|RS65C816:u0|Mux711                                                                                                                                                        ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |RS65816|RS65C816:u0|Mux592                                                                                                                                                        ;
; 11:1               ; 16 bits   ; 112 LEs       ; 32 LEs               ; 80 LEs                 ; No         ; |RS65816|RS65C816:u0|Mux280                                                                                                                                                        ;
; 7:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; No         ; |RS65816|RS65C816:u0|Mux592                                                                                                                                                        ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |RS65816|uart:mouse|rx_fsm                                                                                                                                                         ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |RS65816|uart:uart|rx_fsm                                                                                                                                                          ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |RS65816|uart:mouse|tx_fsm                                                                                                                                                         ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |RS65816|uart:uart|tx_fsm                                                                                                                                                          ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; No         ; |RS65816|sdram_simple:u5|state_r                                                                                                                                                   ;
; 8:1                ; 5 bits    ; 25 LEs        ; 20 LEs               ; 5 LEs                  ; No         ; |RS65816|ramState                                                                                                                                                                  ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |RS65816|uart:mouse|tx_fsm                                                                                                                                                         ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |RS65816|uart:uart|tx_fsm                                                                                                                                                          ;
; 9:1                ; 42 bits   ; 252 LEs       ; 84 LEs               ; 168 LEs                ; No         ; |RS65816|RS65C816:u0|afterAlu                                                                                                                                                      ;
; 14:1               ; 7 bits    ; 63 LEs        ; 42 LEs               ; 21 LEs                 ; No         ; |RS65816|RS65C816:u0|Mux582                                                                                                                                                        ;
; 38:1               ; 42 bits   ; 1050 LEs      ; 84 LEs               ; 966 LEs                ; No         ; |RS65816|RS65C816:u0|afterPushLo                                                                                                                                                   ;
; 58:1               ; 8 bits    ; 304 LEs       ; 48 LEs               ; 256 LEs                ; No         ; |RS65816|RS65C816:u0|procState                                                                                                                                                     ;
; 59:1               ; 6 bits    ; 234 LEs       ; 24 LEs               ; 210 LEs                ; No         ; |RS65816|RS65C816:u0|procState                                                                                                                                                     ;
; 1:1                ; 16 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |RS65816|RS65C816:u0|Add2                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for RS65C816:u0|opcodes:u2|altsyncram:altsyncram_component|altsyncram_lls3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for kernel:kernel|altsyncram:altsyncram_component|altsyncram_ko04:auto_generated|altsyncram_c913:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for myos:myos|altsyncram:altsyncram_component|altsyncram_j0u3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for Display:u4|palette:palette|altsyncram:altsyncram_component|altsyncram_31q3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Display:u4|spritePalette:spritePalette|altsyncram:altsyncram_component|altsyncram_tls3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for Display:u4|lineram:lineRam|altsyncram:altsyncram_component|altsyncram_13q3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for Display:u4|colorRam:colorRam|altsyncram:altsyncram_component|altsyncram_9fo3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for Display:u4|fontRam:fontRam|altsyncram:altsyncram_component|altsyncram_ojr3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RS65C816:u0|add16:addPCper|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+--------------+-------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                              ;
+------------------------+--------------+-------------------------------------------------------------------+
; LPM_WIDTH              ; 16           ; Signed Integer                                                    ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                           ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                           ;
; LPM_PIPELINE           ; 0            ; Untyped                                                           ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                           ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                           ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                           ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                           ;
; USE_WYS                ; OFF          ; Untyped                                                           ;
; STYLE                  ; FAST         ; Untyped                                                           ;
; CBXI_PARAMETER         ; add_sub_2ki  ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                    ;
+------------------------+--------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RS65C816:u0|add16:addPCbranch|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+--------------+----------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                 ;
+------------------------+--------------+----------------------------------------------------------------------+
; LPM_WIDTH              ; 16           ; Signed Integer                                                       ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                              ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                              ;
; LPM_PIPELINE           ; 0            ; Untyped                                                              ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                              ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                              ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                              ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                              ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                   ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                              ;
; USE_WYS                ; OFF          ; Untyped                                                              ;
; STYLE                  ; FAST         ; Untyped                                                              ;
; CBXI_PARAMETER         ; add_sub_2ki  ; Untyped                                                              ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                       ;
+------------------------+--------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RS65C816:u0|add16:pcPlus1|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+--------------+------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                             ;
+------------------------+--------------+------------------------------------------------------------------+
; LPM_WIDTH              ; 16           ; Signed Integer                                                   ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                          ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                          ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                          ;
; LPM_PIPELINE           ; 0            ; Untyped                                                          ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                          ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                          ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                          ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                          ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                               ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                          ;
; USE_WYS                ; OFF          ; Untyped                                                          ;
; STYLE                  ; FAST         ; Untyped                                                          ;
; CBXI_PARAMETER         ; add_sub_2ki  ; Untyped                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                   ;
+------------------------+--------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RS65C816:u0|add16:stackPlus1|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+--------------+---------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                ;
+------------------------+--------------+---------------------------------------------------------------------+
; LPM_WIDTH              ; 16           ; Signed Integer                                                      ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                             ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                             ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                             ;
; LPM_PIPELINE           ; 0            ; Untyped                                                             ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                             ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                             ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                             ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                             ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                             ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                  ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                             ;
; USE_WYS                ; OFF          ; Untyped                                                             ;
; STYLE                  ; FAST         ; Untyped                                                             ;
; CBXI_PARAMETER         ; add_sub_2ki  ; Untyped                                                             ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                      ;
+------------------------+--------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RS65C816:u0|add16:stackMinus1|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+--------------+----------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                 ;
+------------------------+--------------+----------------------------------------------------------------------+
; LPM_WIDTH              ; 16           ; Signed Integer                                                       ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                              ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                              ;
; LPM_PIPELINE           ; 0            ; Untyped                                                              ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                              ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                              ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                              ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                              ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                   ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                              ;
; USE_WYS                ; OFF          ; Untyped                                                              ;
; STYLE                  ; FAST         ; Untyped                                                              ;
; CBXI_PARAMETER         ; add_sub_2ki  ; Untyped                                                              ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                       ;
+------------------------+--------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RS65C816:u0|add24_1:addrPlusOne|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+--------------+------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                   ;
+------------------------+--------------+------------------------------------------------------------------------+
; LPM_WIDTH              ; 24           ; Signed Integer                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                                ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                ;
; ONE_INPUT_IS_CONSTANT  ; YES          ; Untyped                                                                ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                     ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                ;
; USE_WYS                ; OFF          ; Untyped                                                                ;
; STYLE                  ; FAST         ; Untyped                                                                ;
; CBXI_PARAMETER         ; add_sub_0uh  ; Untyped                                                                ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                         ;
+------------------------+--------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RS65C816:u0|sub24_1:addrMinusOne|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+--------------+-------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                    ;
+------------------------+--------------+-------------------------------------------------------------------------+
; LPM_WIDTH              ; 24           ; Signed Integer                                                          ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                                 ;
; LPM_DIRECTION          ; SUB          ; Untyped                                                                 ;
; ONE_INPUT_IS_CONSTANT  ; YES          ; Untyped                                                                 ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                 ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                 ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                 ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                 ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                 ;
; USE_WYS                ; OFF          ; Untyped                                                                 ;
; STYLE                  ; FAST         ; Untyped                                                                 ;
; CBXI_PARAMETER         ; add_sub_1vh  ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                          ;
+------------------------+--------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RS65C816:u0|opcodes:u2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                 ;
; WIDTH_A                            ; 26                   ; Signed Integer                          ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                          ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 1                    ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; opcodes_test.mif     ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_lls3      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: kernel:kernel|altsyncram:altsyncram_component        ;
+------------------------------------+---------------------------------------------+----------------+
; Parameter Name                     ; Value                                       ; Type           ;
+------------------------------------+---------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                           ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                          ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                         ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                          ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                         ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                           ; Untyped        ;
; OPERATION_MODE                     ; ROM                                         ; Untyped        ;
; WIDTH_A                            ; 8                                           ; Signed Integer ;
; WIDTHAD_A                          ; 13                                          ; Signed Integer ;
; NUMWORDS_A                         ; 8192                                        ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                        ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                        ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                        ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                        ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                        ; Untyped        ;
; WIDTH_B                            ; 1                                           ; Signed Integer ;
; WIDTHAD_B                          ; 1                                           ; Signed Integer ;
; NUMWORDS_B                         ; 0                                           ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                      ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                      ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                      ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                      ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                      ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                        ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                        ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                        ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                        ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                        ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                        ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                           ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                           ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                        ; Untyped        ;
; BYTE_SIZE                          ; 8                                           ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                        ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                        ; Untyped        ;
; INIT_FILE                          ; ../atari-my65816/release/kernelstart_00.hex ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                      ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                           ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                      ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                             ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                             ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                       ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                       ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                           ; Signed Integer ;
; DEVICE_FAMILY                      ; Cyclone IV E                                ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_ko04                             ; Untyped        ;
+------------------------------------+---------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myos:myos|altsyncram:altsyncram_component     ;
+------------------------------------+--------------------------------------+----------------+
; Parameter Name                     ; Value                                ; Type           ;
+------------------------------------+--------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped        ;
; OPERATION_MODE                     ; ROM                                  ; Untyped        ;
; WIDTH_A                            ; 8                                    ; Signed Integer ;
; WIDTHAD_A                          ; 13                                   ; Signed Integer ;
; NUMWORDS_A                         ; 8192                                 ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped        ;
; WIDTH_B                            ; 1                                    ; Signed Integer ;
; WIDTHAD_B                          ; 1                                    ; Signed Integer ;
; NUMWORDS_B                         ; 0                                    ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped        ;
; BYTE_SIZE                          ; 8                                    ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped        ;
; INIT_FILE                          ; ../atari-my65816/release/myos_00.hex ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                    ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Signed Integer ;
; DEVICE_FAMILY                      ; Cyclone IV E                         ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_j0u3                      ; Untyped        ;
+------------------------------------+--------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:u3|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------+
; Parameter Name                ; Value                 ; Type                ;
+-------------------------------+-----------------------+---------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped             ;
; PLL_TYPE                      ; AUTO                  ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped             ;
; SCAN_CHAIN                    ; LONG                  ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped             ;
; LOCK_HIGH                     ; 1                     ; Untyped             ;
; LOCK_LOW                      ; 1                     ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped             ;
; SKIP_VCO                      ; OFF                   ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped             ;
; BANDWIDTH                     ; 0                     ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped             ;
; DOWN_SPREAD                   ; 0                     ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 3                     ; Signed Integer      ;
; CLK1_MULTIPLY_BY              ; 2                     ; Signed Integer      ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped             ;
; CLK2_DIVIDE_BY                ; 10                    ; Signed Integer      ;
; CLK1_DIVIDE_BY                ; 1                     ; Signed Integer      ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer      ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer      ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped             ;
; DPA_DIVIDER                   ; 0                     ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped             ;
; VCO_MIN                       ; 0                     ; Untyped             ;
; VCO_MAX                       ; 0                     ; Untyped             ;
; VCO_CENTER                    ; 0                     ; Untyped             ;
; PFD_MIN                       ; 0                     ; Untyped             ;
; PFD_MAX                       ; 0                     ; Untyped             ;
; M_INITIAL                     ; 0                     ; Untyped             ;
; M                             ; 0                     ; Untyped             ;
; N                             ; 1                     ; Untyped             ;
; M2                            ; 1                     ; Untyped             ;
; N2                            ; 1                     ; Untyped             ;
; SS                            ; 1                     ; Untyped             ;
; C0_HIGH                       ; 0                     ; Untyped             ;
; C1_HIGH                       ; 0                     ; Untyped             ;
; C2_HIGH                       ; 0                     ; Untyped             ;
; C3_HIGH                       ; 0                     ; Untyped             ;
; C4_HIGH                       ; 0                     ; Untyped             ;
; C5_HIGH                       ; 0                     ; Untyped             ;
; C6_HIGH                       ; 0                     ; Untyped             ;
; C7_HIGH                       ; 0                     ; Untyped             ;
; C8_HIGH                       ; 0                     ; Untyped             ;
; C9_HIGH                       ; 0                     ; Untyped             ;
; C0_LOW                        ; 0                     ; Untyped             ;
; C1_LOW                        ; 0                     ; Untyped             ;
; C2_LOW                        ; 0                     ; Untyped             ;
; C3_LOW                        ; 0                     ; Untyped             ;
; C4_LOW                        ; 0                     ; Untyped             ;
; C5_LOW                        ; 0                     ; Untyped             ;
; C6_LOW                        ; 0                     ; Untyped             ;
; C7_LOW                        ; 0                     ; Untyped             ;
; C8_LOW                        ; 0                     ; Untyped             ;
; C9_LOW                        ; 0                     ; Untyped             ;
; C0_INITIAL                    ; 0                     ; Untyped             ;
; C1_INITIAL                    ; 0                     ; Untyped             ;
; C2_INITIAL                    ; 0                     ; Untyped             ;
; C3_INITIAL                    ; 0                     ; Untyped             ;
; C4_INITIAL                    ; 0                     ; Untyped             ;
; C5_INITIAL                    ; 0                     ; Untyped             ;
; C6_INITIAL                    ; 0                     ; Untyped             ;
; C7_INITIAL                    ; 0                     ; Untyped             ;
; C8_INITIAL                    ; 0                     ; Untyped             ;
; C9_INITIAL                    ; 0                     ; Untyped             ;
; C0_MODE                       ; BYPASS                ; Untyped             ;
; C1_MODE                       ; BYPASS                ; Untyped             ;
; C2_MODE                       ; BYPASS                ; Untyped             ;
; C3_MODE                       ; BYPASS                ; Untyped             ;
; C4_MODE                       ; BYPASS                ; Untyped             ;
; C5_MODE                       ; BYPASS                ; Untyped             ;
; C6_MODE                       ; BYPASS                ; Untyped             ;
; C7_MODE                       ; BYPASS                ; Untyped             ;
; C8_MODE                       ; BYPASS                ; Untyped             ;
; C9_MODE                       ; BYPASS                ; Untyped             ;
; C0_PH                         ; 0                     ; Untyped             ;
; C1_PH                         ; 0                     ; Untyped             ;
; C2_PH                         ; 0                     ; Untyped             ;
; C3_PH                         ; 0                     ; Untyped             ;
; C4_PH                         ; 0                     ; Untyped             ;
; C5_PH                         ; 0                     ; Untyped             ;
; C6_PH                         ; 0                     ; Untyped             ;
; C7_PH                         ; 0                     ; Untyped             ;
; C8_PH                         ; 0                     ; Untyped             ;
; C9_PH                         ; 0                     ; Untyped             ;
; L0_HIGH                       ; 1                     ; Untyped             ;
; L1_HIGH                       ; 1                     ; Untyped             ;
; G0_HIGH                       ; 1                     ; Untyped             ;
; G1_HIGH                       ; 1                     ; Untyped             ;
; G2_HIGH                       ; 1                     ; Untyped             ;
; G3_HIGH                       ; 1                     ; Untyped             ;
; E0_HIGH                       ; 1                     ; Untyped             ;
; E1_HIGH                       ; 1                     ; Untyped             ;
; E2_HIGH                       ; 1                     ; Untyped             ;
; E3_HIGH                       ; 1                     ; Untyped             ;
; L0_LOW                        ; 1                     ; Untyped             ;
; L1_LOW                        ; 1                     ; Untyped             ;
; G0_LOW                        ; 1                     ; Untyped             ;
; G1_LOW                        ; 1                     ; Untyped             ;
; G2_LOW                        ; 1                     ; Untyped             ;
; G3_LOW                        ; 1                     ; Untyped             ;
; E0_LOW                        ; 1                     ; Untyped             ;
; E1_LOW                        ; 1                     ; Untyped             ;
; E2_LOW                        ; 1                     ; Untyped             ;
; E3_LOW                        ; 1                     ; Untyped             ;
; L0_INITIAL                    ; 1                     ; Untyped             ;
; L1_INITIAL                    ; 1                     ; Untyped             ;
; G0_INITIAL                    ; 1                     ; Untyped             ;
; G1_INITIAL                    ; 1                     ; Untyped             ;
; G2_INITIAL                    ; 1                     ; Untyped             ;
; G3_INITIAL                    ; 1                     ; Untyped             ;
; E0_INITIAL                    ; 1                     ; Untyped             ;
; E1_INITIAL                    ; 1                     ; Untyped             ;
; E2_INITIAL                    ; 1                     ; Untyped             ;
; E3_INITIAL                    ; 1                     ; Untyped             ;
; L0_MODE                       ; BYPASS                ; Untyped             ;
; L1_MODE                       ; BYPASS                ; Untyped             ;
; G0_MODE                       ; BYPASS                ; Untyped             ;
; G1_MODE                       ; BYPASS                ; Untyped             ;
; G2_MODE                       ; BYPASS                ; Untyped             ;
; G3_MODE                       ; BYPASS                ; Untyped             ;
; E0_MODE                       ; BYPASS                ; Untyped             ;
; E1_MODE                       ; BYPASS                ; Untyped             ;
; E2_MODE                       ; BYPASS                ; Untyped             ;
; E3_MODE                       ; BYPASS                ; Untyped             ;
; L0_PH                         ; 0                     ; Untyped             ;
; L1_PH                         ; 0                     ; Untyped             ;
; G0_PH                         ; 0                     ; Untyped             ;
; G1_PH                         ; 0                     ; Untyped             ;
; G2_PH                         ; 0                     ; Untyped             ;
; G3_PH                         ; 0                     ; Untyped             ;
; E0_PH                         ; 0                     ; Untyped             ;
; E1_PH                         ; 0                     ; Untyped             ;
; E2_PH                         ; 0                     ; Untyped             ;
; E3_PH                         ; 0                     ; Untyped             ;
; M_PH                          ; 0                     ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped             ;
; CLK0_COUNTER                  ; G0                    ; Untyped             ;
; CLK1_COUNTER                  ; G0                    ; Untyped             ;
; CLK2_COUNTER                  ; G0                    ; Untyped             ;
; CLK3_COUNTER                  ; G0                    ; Untyped             ;
; CLK4_COUNTER                  ; G0                    ; Untyped             ;
; CLK5_COUNTER                  ; G0                    ; Untyped             ;
; CLK6_COUNTER                  ; E0                    ; Untyped             ;
; CLK7_COUNTER                  ; E1                    ; Untyped             ;
; CLK8_COUNTER                  ; E2                    ; Untyped             ;
; CLK9_COUNTER                  ; E3                    ; Untyped             ;
; L0_TIME_DELAY                 ; 0                     ; Untyped             ;
; L1_TIME_DELAY                 ; 0                     ; Untyped             ;
; G0_TIME_DELAY                 ; 0                     ; Untyped             ;
; G1_TIME_DELAY                 ; 0                     ; Untyped             ;
; G2_TIME_DELAY                 ; 0                     ; Untyped             ;
; G3_TIME_DELAY                 ; 0                     ; Untyped             ;
; E0_TIME_DELAY                 ; 0                     ; Untyped             ;
; E1_TIME_DELAY                 ; 0                     ; Untyped             ;
; E2_TIME_DELAY                 ; 0                     ; Untyped             ;
; E3_TIME_DELAY                 ; 0                     ; Untyped             ;
; M_TIME_DELAY                  ; 0                     ; Untyped             ;
; N_TIME_DELAY                  ; 0                     ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped             ;
; ENABLE0_COUNTER               ; L0                    ; Untyped             ;
; ENABLE1_COUNTER               ; L0                    ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped             ;
; LOOP_FILTER_C                 ; 5                     ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped             ;
; VCO_POST_SCALE                ; 0                     ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK0                     ; PORT_USED             ; Untyped             ;
; PORT_CLK1                     ; PORT_USED             ; Untyped             ;
; PORT_CLK2                     ; PORT_USED             ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped             ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped             ;
; M_TEST_SOURCE                 ; 5                     ; Untyped             ;
; C0_TEST_SOURCE                ; 5                     ; Untyped             ;
; C1_TEST_SOURCE                ; 5                     ; Untyped             ;
; C2_TEST_SOURCE                ; 5                     ; Untyped             ;
; C3_TEST_SOURCE                ; 5                     ; Untyped             ;
; C4_TEST_SOURCE                ; 5                     ; Untyped             ;
; C5_TEST_SOURCE                ; 5                     ; Untyped             ;
; C6_TEST_SOURCE                ; 5                     ; Untyped             ;
; C7_TEST_SOURCE                ; 5                     ; Untyped             ;
; C8_TEST_SOURCE                ; 5                     ; Untyped             ;
; C9_TEST_SOURCE                ; 5                     ; Untyped             ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped             ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped             ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE      ;
+-------------------------------+-----------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:u4|palette:palette|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                     ;
; WIDTH_A                            ; 8                    ; Signed Integer                              ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                              ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                              ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 16                   ; Signed Integer                              ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                              ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                     ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_31q3      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:u4|spritePalette:spritePalette|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------+---------------------------------------------+
; Parameter Name                     ; Value                            ; Type                                        ;
+------------------------------------+----------------------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                  ; Untyped                                     ;
; WIDTH_A                            ; 8                                ; Signed Integer                              ;
; WIDTHAD_A                          ; 5                                ; Signed Integer                              ;
; NUMWORDS_A                         ; 32                               ; Signed Integer                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                     ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped                                     ;
; WIDTH_B                            ; 16                               ; Signed Integer                              ;
; WIDTHAD_B                          ; 4                                ; Signed Integer                              ;
; NUMWORDS_B                         ; 16                               ; Signed Integer                              ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1                           ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                                ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                                ; Signed Integer                              ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped                                     ;
; BYTE_SIZE                          ; 8                                ; Signed Integer                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA                         ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; OLD_DATA                         ; Untyped                                     ;
; INIT_FILE                          ; ../atari-my65816/res/palette.mif ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                                ; Signed Integer                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                           ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                           ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                           ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                           ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                            ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                                ; Signed Integer                              ;
; DEVICE_FAMILY                      ; Cyclone IV E                     ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_tls3                  ; Untyped                                     ;
+------------------------------------+----------------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:u4|lineram:lineRam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                     ;
; WIDTH_A                            ; 16                   ; Signed Integer                              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 8                    ; Signed Integer                              ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                              ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                     ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_13q3      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:u4|colorRam:colorRam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                       ;
; WIDTH_A                            ; 16                   ; Signed Integer                                ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 8                    ; Signed Integer                                ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                       ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_9fo3      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:u4|fontRam:fontRam|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+--------------------------------+
; Parameter Name                     ; Value                             ; Type                           ;
+------------------------------------+-----------------------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                   ; Untyped                        ;
; WIDTH_A                            ; 8                                 ; Signed Integer                 ;
; WIDTHAD_A                          ; 11                                ; Signed Integer                 ;
; NUMWORDS_A                         ; 2048                              ; Signed Integer                 ;
; OUTDATA_REG_A                      ; CLOCK0                            ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                        ;
; WIDTH_B                            ; 8                                 ; Signed Integer                 ;
; WIDTHAD_B                          ; 11                                ; Signed Integer                 ;
; NUMWORDS_B                         ; 2048                              ; Signed Integer                 ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                        ;
; OUTDATA_REG_B                      ; CLOCK1                            ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Signed Integer                 ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                        ;
; BYTE_SIZE                          ; 8                                 ; Signed Integer                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA                          ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; OLD_DATA                          ; Untyped                        ;
; INIT_FILE                          ; ../atari-my65816/release/font.hex ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                                 ; Signed Integer                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                            ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                            ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Signed Integer                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                      ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_ojr3                   ; Untyped                        ;
+------------------------------------+-----------------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:uart ;
+----------------+--------+------------------------------+
; Parameter Name ; Value  ; Type                         ;
+----------------+--------+------------------------------+
; clk_freq       ; 100    ; Signed Integer               ;
; ser_freq       ; 115200 ; Signed Integer               ;
+----------------+--------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:mouse ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; clk_freq       ; 100   ; Signed Integer                 ;
; ser_freq       ; 1200  ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_master:u6 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; slaves         ; 1     ; Signed Integer                    ;
; d_width        ; 8     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my6502keyboard:u8|ps2_intf:ps2 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; filter_length  ; 8     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                   ;
+-------------------------------------------+------------------------------------------------------------------------+
; Name                                      ; Value                                                                  ;
+-------------------------------------------+------------------------------------------------------------------------+
; Number of entity instances                ; 8                                                                      ;
; Entity Instance                           ; RS65C816:u0|opcodes:u2|altsyncram:altsyncram_component                 ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 26                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                 ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; kernel:kernel|altsyncram:altsyncram_component                          ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 8192                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; myos:myos|altsyncram:altsyncram_component                              ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 8192                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; Display:u4|palette:palette|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                 ;
;     -- WIDTH_B                            ; 16                                                                     ;
;     -- NUMWORDS_B                         ; 256                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; Display:u4|spritePalette:spritePalette|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 32                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 16                                                                     ;
;     -- NUMWORDS_B                         ; 16                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; Display:u4|lineram:lineRam|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                              ;
;     -- WIDTH_A                            ; 16                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 8                                                                      ;
;     -- NUMWORDS_B                         ; 512                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; Display:u4|colorRam:colorRam|altsyncram:altsyncram_component           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                              ;
;     -- WIDTH_A                            ; 16                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 8                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; Display:u4|fontRam:fontRam|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                 ;
;     -- WIDTH_B                            ; 8                                                                      ;
;     -- NUMWORDS_B                         ; 2048                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
+-------------------------------------------+------------------------------------------------------------------------+


+----------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                   ;
+-------------------------------+--------------------------------+
; Name                          ; Value                          ;
+-------------------------------+--------------------------------+
; Number of entity instances    ; 1                              ;
; Entity Instance               ; pll:u3|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                         ;
;     -- PLL_TYPE               ; AUTO                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                              ;
;     -- VCO_MULTIPLY_BY        ; 0                              ;
;     -- VCO_DIVIDE_BY          ; 0                              ;
+-------------------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my6502keyboard:u8|ps2_intf:ps2"                                                      ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "special:special"                                                                     ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; debug ; Input  ; Info     ; Stuck at VCC                                                                        ;
; slow  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart:mouse"                                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; tx   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart:uart"                                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; intn ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_simple:u5"                                                                     ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "Display:u4|fontRam:fontRam" ;
+--------+-------+----------+----------------------------+
; Port   ; Type  ; Severity ; Details                    ;
+--------+-------+----------+----------------------------+
; wren_b ; Input ; Info     ; Stuck at GND               ;
+--------+-------+----------+----------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "Display:u4|lineram:lineRam" ;
+-----------+-------+----------+-------------------------+
; Port      ; Type  ; Severity ; Details                 ;
+-----------+-------+----------+-------------------------+
; rdclocken ; Input ; Info     ; Stuck at VCC            ;
; wrclocken ; Input ; Info     ; Stuck at VCC            ;
+-----------+-------+----------+-------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Display:u4|spritePalette:spritePalette"                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; wren_b ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_b    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Display:u4|palette:palette"                                                               ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; wren_b     ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_b[15..9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Display:u4"                                                                                    ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; intr            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dmaaddr[23..22] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "RS65C816:u0|opcodes:u2" ;
+-------+-------+----------+-------------------------+
; Port  ; Type  ; Severity ; Details                 ;
+-------+-------+----------+-------------------------+
; clken ; Input ; Info     ; Stuck at VCC            ;
+-------+-------+----------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RS65C816:u0|add16:stackMinus1"                                                       ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; cin   ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cout  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RS65C816:u0|add16:stackPlus1"                                                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; cin          ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab[15..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cout         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RS65C816:u0|add16:pcPlus1"                                                                  ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; cin          ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab[15..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cout         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RS65C816:u0|add16:addPCbranch"                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cin  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RS65C816:u0|add16:addPCper"                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cin  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RS65C816:u0"                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; nmi_n   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; abort_n ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rdy_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mlb     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vpb     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pflags  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cpuslow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                 ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                           ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------+
; 0              ; KERN        ; 8     ; 8192  ; Read/Write ; kernel:kernel|altsyncram:altsyncram_component|altsyncram_ko04:auto_generated ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 104                         ;
; cycloneiii_ff         ; 1848                        ;
;     CLR               ; 22                          ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 1153                        ;
;     ENA CLR           ; 24                          ;
;     ENA CLR SLD       ; 13                          ;
;     ENA SCLR          ; 133                         ;
;     ENA SCLR SLD      ; 5                           ;
;     ENA SLD           ; 159                         ;
;     SCLR              ; 100                         ;
;     SCLR SLD          ; 1                           ;
;     SLD               ; 6                           ;
;     plain             ; 231                         ;
; cycloneiii_io_obuf    ; 25                          ;
; cycloneiii_lcell_comb ; 3940                        ;
;     arith             ; 843                         ;
;         2 data inputs ; 508                         ;
;         3 data inputs ; 335                         ;
;     normal            ; 3097                        ;
;         0 data inputs ; 7                           ;
;         1 data inputs ; 68                          ;
;         2 data inputs ; 344                         ;
;         3 data inputs ; 551                         ;
;         4 data inputs ; 2127                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 82                          ;
;                       ;                             ;
; Max LUT depth         ; 13.00                       ;
; Average LUT depth     ; 4.79                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:17     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Mon Jun 06 01:24:20 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RS65816 -c RS65816
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 2 design units, including 1 entities, in source file /github/fpga-components/special/special.vhd
    Info (12022): Found design unit 1: special-Behavioral File: C:/github/fpga-components/special/special.vhd Line: 34
    Info (12023): Found entity 1: special File: C:/github/fpga-components/special/special.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /github/fpga-components/sdram/sdram_simple.vhd
    Info (12022): Found design unit 1: sdram_simple-rtl File: C:/github/fpga-components/sdram/sdram_simple.vhd Line: 89
    Info (12023): Found entity 1: sdram_simple File: C:/github/fpga-components/sdram/sdram_simple.vhd Line: 58
Info (12021): Found 2 design units, including 1 entities, in source file /github/fpga-components/rs232_interface/trunk/uart.vhd
    Info (12022): Found design unit 1: uart-Behavioral File: C:/github/fpga-components/rs232_interface/trunk/uart.vhd Line: 35
    Info (12023): Found entity 1: uart File: C:/github/fpga-components/rs232_interface/trunk/uart.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /github/fpga-components/spi/spi_master.vhd
    Info (12022): Found design unit 1: spi_master-logic File: C:/github/fpga-components/SPI/spi_master.vhd Line: 50
    Info (12023): Found entity 1: spi_master File: C:/github/fpga-components/SPI/spi_master.vhd Line: 30
Info (12021): Found 2 design units, including 1 entities, in source file /github/fpga-components/ps2kb/ps2_intf.vhd
    Info (12022): Found design unit 1: ps2_intf-ps2_intf_arch File: C:/github/fpga-components/PS2KB/ps2_intf.vhd Line: 64
    Info (12023): Found entity 1: ps2_intf File: C:/github/fpga-components/PS2KB/ps2_intf.vhd Line: 46
Info (12021): Found 2 design units, including 1 entities, in source file /github/fpga-components/ps2kb/my6502keyboard.vhd
    Info (12022): Found design unit 1: my6502keyboard-logic File: C:/github/fpga-components/PS2KB/my6502keyboard.vhd Line: 46
    Info (12023): Found entity 1: my6502keyboard File: C:/github/fpga-components/PS2KB/my6502keyboard.vhd Line: 30
Info (12021): Found 2 design units, including 1 entities, in source file lineram.vhd
    Info (12022): Found design unit 1: lineram-SYN File: C:/github/fpga-my65818/lineram.vhd Line: 59
    Info (12023): Found entity 1: lineram File: C:/github/fpga-my65818/lineram.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file spriteram.vhd
    Info (12022): Found design unit 1: spriteram-SYN File: C:/github/fpga-my65818/spriteRam.vhd Line: 60
    Info (12023): Found entity 1: spriteRam File: C:/github/fpga-my65818/spriteRam.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file spritepalette.vhd
    Info (12022): Found design unit 1: spritepalette-SYN File: C:/github/fpga-my65818/spritePalette.vhd Line: 60
    Info (12023): Found entity 1: spritePalette File: C:/github/fpga-my65818/spritePalette.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file palette.vhd
    Info (12022): Found design unit 1: palette-SYN File: C:/github/fpga-my65818/palette.vhd Line: 60
    Info (12023): Found entity 1: palette File: C:/github/fpga-my65818/palette.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file fontram.vhd
    Info (12022): Found design unit 1: fontram-SYN File: C:/github/fpga-my65818/fontRam.vhd Line: 60
    Info (12023): Found entity 1: fontRam File: C:/github/fpga-my65818/fontRam.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file display.vhd
    Info (12022): Found design unit 1: Display-rtl File: C:/github/fpga-my65818/display.vhd Line: 48
    Info (12023): Found entity 1: Display File: C:/github/fpga-my65818/display.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file rs65816.vhd
    Info (12022): Found design unit 1: RS65816-struct File: C:/github/fpga-my65818/RS65816.vhd Line: 54
    Info (12023): Found entity 1: RS65816 File: C:/github/fpga-my65818/RS65816.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-SYN File: C:/github/fpga-my65818/pll.vhd Line: 54
    Info (12023): Found entity 1: pll File: C:/github/fpga-my65818/pll.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file rs65c816.vhd
    Info (12022): Found design unit 1: RS65C816-rtl File: C:/github/fpga-my65818/RS65C816.vhd Line: 38
    Info (12023): Found entity 1: RS65C816 File: C:/github/fpga-my65818/RS65C816.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file kernel.vhd
    Info (12022): Found design unit 1: kernel-SYN File: C:/github/fpga-my65818/kernel.vhd Line: 53
    Info (12023): Found entity 1: kernel File: C:/github/fpga-my65818/kernel.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file sysram.vhd
    Info (12022): Found design unit 1: sysram-SYN File: C:/github/fpga-my65818/sysram.vhd Line: 55
    Info (12023): Found entity 1: sysram File: C:/github/fpga-my65818/sysram.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file opcodes.vhd
    Info (12022): Found design unit 1: opcodes-SYN File: C:/github/fpga-my65818/opcodes.vhd Line: 54
    Info (12023): Found entity 1: opcodes File: C:/github/fpga-my65818/opcodes.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file add16.vhd
    Info (12022): Found design unit 1: add16-SYN File: C:/github/fpga-my65818/add16.vhd Line: 55
    Info (12023): Found entity 1: add16 File: C:/github/fpga-my65818/add16.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file add24_1.vhd
    Info (12022): Found design unit 1: add24_1-SYN File: C:/github/fpga-my65818/add24_1.vhd Line: 52
    Info (12023): Found entity 1: add24_1 File: C:/github/fpga-my65818/add24_1.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file sub24_1.vhd
    Info (12022): Found design unit 1: sub24_1-SYN File: C:/github/fpga-my65818/sub24_1.vhd Line: 52
    Info (12023): Found entity 1: sub24_1 File: C:/github/fpga-my65818/sub24_1.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file add16dinx.vhd
    Info (12022): Found design unit 1: add16dinx-SYN File: C:/github/fpga-my65818/add16DinX.vhd Line: 59
    Info (12023): Found entity 1: add16DinX File: C:/github/fpga-my65818/add16DinX.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file add8.vhd
    Info (12022): Found design unit 1: add8-SYN File: C:/github/fpga-my65818/add8.vhd Line: 55
    Info (12023): Found entity 1: add8 File: C:/github/fpga-my65818/add8.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file colorram.vhd
    Info (12022): Found design unit 1: colorram-SYN File: C:/github/fpga-my65818/colorRam.vhd Line: 57
    Info (12023): Found entity 1: colorRam File: C:/github/fpga-my65818/colorRam.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file myos.vhd
    Info (12022): Found design unit 1: myos-SYN File: C:/github/fpga-my65818/myos.vhd Line: 53
    Info (12023): Found entity 1: myos File: C:/github/fpga-my65818/myos.vhd Line: 43
Info (12127): Elaborating entity "RS65816" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at RS65816.vhd(72): used implicit default value for signal "sysramData" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/github/fpga-my65818/RS65816.vhd Line: 72
Warning (10036): Verilog HDL or VHDL warning at RS65816.vhd(99): object "CSsdram" assigned a value but never read File: C:/github/fpga-my65818/RS65816.vhd Line: 99
Warning (10036): Verilog HDL or VHDL warning at RS65816.vhd(113): object "testClock" assigned a value but never read File: C:/github/fpga-my65818/RS65816.vhd Line: 113
Warning (10036): Verilog HDL or VHDL warning at RS65816.vhd(115): object "addrEna" assigned a value but never read File: C:/github/fpga-my65818/RS65816.vhd Line: 115
Warning (10036): Verilog HDL or VHDL warning at RS65816.vhd(121): object "slow" assigned a value but never read File: C:/github/fpga-my65818/RS65816.vhd Line: 121
Warning (10036): Verilog HDL or VHDL warning at RS65816.vhd(122): object "slowPrg" assigned a value but never read File: C:/github/fpga-my65818/RS65816.vhd Line: 122
Warning (10036): Verilog HDL or VHDL warning at RS65816.vhd(131): object "sdramValid" assigned a value but never read File: C:/github/fpga-my65818/RS65816.vhd Line: 131
Warning (10036): Verilog HDL or VHDL warning at RS65816.vhd(151): object "n_irq_disp" assigned a value but never read File: C:/github/fpga-my65818/RS65816.vhd Line: 151
Warning (10036): Verilog HDL or VHDL warning at RS65816.vhd(164): object "pFlags" assigned a value but never read File: C:/github/fpga-my65818/RS65816.vhd Line: 164
Warning (10036): Verilog HDL or VHDL warning at RS65816.vhd(167): object "cpuSlow" assigned a value but never read File: C:/github/fpga-my65818/RS65816.vhd Line: 167
Warning (10541): VHDL Signal Declaration warning at RS65816.vhd(168): used implicit default value for signal "debugData" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/github/fpga-my65818/RS65816.vhd Line: 168
Info (12128): Elaborating entity "RS65C816" for hierarchy "RS65C816:u0" File: C:/github/fpga-my65818/RS65816.vhd Line: 435
Warning (10541): VHDL Signal Declaration warning at RS65C816.vhd(28): used implicit default value for signal "RDY_OUT" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/github/fpga-my65818/RS65C816.vhd Line: 28
Warning (10541): VHDL Signal Declaration warning at RS65C816.vhd(31): used implicit default value for signal "MLB" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/github/fpga-my65818/RS65C816.vhd Line: 31
Warning (10541): VHDL Signal Declaration warning at RS65C816.vhd(32): used implicit default value for signal "VPB" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/github/fpga-my65818/RS65C816.vhd Line: 32
Warning (10541): VHDL Signal Declaration warning at RS65C816.vhd(33): used implicit default value for signal "pFlags" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/github/fpga-my65818/RS65C816.vhd Line: 33
Info (12128): Elaborating entity "add16" for hierarchy "RS65C816:u0|add16:addPCper" File: C:/github/fpga-my65818/RS65C816.vhd Line: 228
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "RS65C816:u0|add16:addPCper|lpm_add_sub:LPM_ADD_SUB_component" File: C:/github/fpga-my65818/add16.vhd Line: 83
Info (12130): Elaborated megafunction instantiation "RS65C816:u0|add16:addPCper|lpm_add_sub:LPM_ADD_SUB_component" File: C:/github/fpga-my65818/add16.vhd Line: 83
Info (12133): Instantiated megafunction "RS65C816:u0|add16:addPCper|lpm_add_sub:LPM_ADD_SUB_component" with the following parameter: File: C:/github/fpga-my65818/add16.vhd Line: 83
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_2ki.tdf
    Info (12023): Found entity 1: add_sub_2ki File: C:/github/fpga-my65818/db/add_sub_2ki.tdf Line: 23
Info (12128): Elaborating entity "add_sub_2ki" for hierarchy "RS65C816:u0|add16:addPCper|lpm_add_sub:LPM_ADD_SUB_component|add_sub_2ki:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "add24_1" for hierarchy "RS65C816:u0|add24_1:addrPlusOne" File: C:/github/fpga-my65818/RS65C816.vhd Line: 268
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "RS65C816:u0|add24_1:addrPlusOne|lpm_add_sub:LPM_ADD_SUB_component" File: C:/github/fpga-my65818/add24_1.vhd Line: 80
Info (12130): Elaborated megafunction instantiation "RS65C816:u0|add24_1:addrPlusOne|lpm_add_sub:LPM_ADD_SUB_component" File: C:/github/fpga-my65818/add24_1.vhd Line: 80
Info (12133): Instantiated megafunction "RS65C816:u0|add24_1:addrPlusOne|lpm_add_sub:LPM_ADD_SUB_component" with the following parameter: File: C:/github/fpga-my65818/add24_1.vhd Line: 80
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "24"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_0uh.tdf
    Info (12023): Found entity 1: add_sub_0uh File: C:/github/fpga-my65818/db/add_sub_0uh.tdf Line: 23
Info (12128): Elaborating entity "add_sub_0uh" for hierarchy "RS65C816:u0|add24_1:addrPlusOne|lpm_add_sub:LPM_ADD_SUB_component|add_sub_0uh:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "sub24_1" for hierarchy "RS65C816:u0|sub24_1:addrMinusOne" File: C:/github/fpga-my65818/RS65C816.vhd Line: 274
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "RS65C816:u0|sub24_1:addrMinusOne|lpm_add_sub:LPM_ADD_SUB_component" File: C:/github/fpga-my65818/sub24_1.vhd Line: 80
Info (12130): Elaborated megafunction instantiation "RS65C816:u0|sub24_1:addrMinusOne|lpm_add_sub:LPM_ADD_SUB_component" File: C:/github/fpga-my65818/sub24_1.vhd Line: 80
Info (12133): Instantiated megafunction "RS65C816:u0|sub24_1:addrMinusOne|lpm_add_sub:LPM_ADD_SUB_component" with the following parameter: File: C:/github/fpga-my65818/sub24_1.vhd Line: 80
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "24"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_1vh.tdf
    Info (12023): Found entity 1: add_sub_1vh File: C:/github/fpga-my65818/db/add_sub_1vh.tdf Line: 23
Info (12128): Elaborating entity "add_sub_1vh" for hierarchy "RS65C816:u0|sub24_1:addrMinusOne|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1vh:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "opcodes" for hierarchy "RS65C816:u0|opcodes:u2" File: C:/github/fpga-my65818/RS65C816.vhd Line: 280
Info (12128): Elaborating entity "altsyncram" for hierarchy "RS65C816:u0|opcodes:u2|altsyncram:altsyncram_component" File: C:/github/fpga-my65818/opcodes.vhd Line: 61
Info (12130): Elaborated megafunction instantiation "RS65C816:u0|opcodes:u2|altsyncram:altsyncram_component" File: C:/github/fpga-my65818/opcodes.vhd Line: 61
Info (12133): Instantiated megafunction "RS65C816:u0|opcodes:u2|altsyncram:altsyncram_component" with the following parameter: File: C:/github/fpga-my65818/opcodes.vhd Line: 61
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "opcodes_test.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "26"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lls3.tdf
    Info (12023): Found entity 1: altsyncram_lls3 File: C:/github/fpga-my65818/db/altsyncram_lls3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_lls3" for hierarchy "RS65C816:u0|opcodes:u2|altsyncram:altsyncram_component|altsyncram_lls3:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "kernel" for hierarchy "kernel:kernel" File: C:/github/fpga-my65818/RS65816.vhd Line: 464
Info (12128): Elaborating entity "altsyncram" for hierarchy "kernel:kernel|altsyncram:altsyncram_component" File: C:/github/fpga-my65818/kernel.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "kernel:kernel|altsyncram:altsyncram_component" File: C:/github/fpga-my65818/kernel.vhd Line: 60
Info (12133): Instantiated megafunction "kernel:kernel|altsyncram:altsyncram_component" with the following parameter: File: C:/github/fpga-my65818/kernel.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../atari-my65816/release/kernelstart_00.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=KERN"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ko04.tdf
    Info (12023): Found entity 1: altsyncram_ko04 File: C:/github/fpga-my65818/db/altsyncram_ko04.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ko04" for hierarchy "kernel:kernel|altsyncram:altsyncram_component|altsyncram_ko04:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c913.tdf
    Info (12023): Found entity 1: altsyncram_c913 File: C:/github/fpga-my65818/db/altsyncram_c913.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_c913" for hierarchy "kernel:kernel|altsyncram:altsyncram_component|altsyncram_ko04:auto_generated|altsyncram_c913:altsyncram1" File: C:/github/fpga-my65818/db/altsyncram_ko04.tdf Line: 35
Warning (113015): Width of data items in "kernelstart_00.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 257 warnings, reporting 10 File: C:/github/atari-my65816/release/kernelstart_00.hex Line: 1
    Warning (113009): Data at line (1) of memory initialization file "kernelstart_00.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/github/atari-my65816/release/kernelstart_00.hex Line: 1
    Warning (113009): Data at line (2) of memory initialization file "kernelstart_00.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/github/atari-my65816/release/kernelstart_00.hex Line: 2
    Warning (113009): Data at line (3) of memory initialization file "kernelstart_00.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/github/atari-my65816/release/kernelstart_00.hex Line: 3
    Warning (113009): Data at line (4) of memory initialization file "kernelstart_00.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/github/atari-my65816/release/kernelstart_00.hex Line: 4
    Warning (113009): Data at line (5) of memory initialization file "kernelstart_00.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/github/atari-my65816/release/kernelstart_00.hex Line: 5
    Warning (113009): Data at line (6) of memory initialization file "kernelstart_00.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/github/atari-my65816/release/kernelstart_00.hex Line: 6
    Warning (113009): Data at line (7) of memory initialization file "kernelstart_00.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/github/atari-my65816/release/kernelstart_00.hex Line: 7
    Warning (113009): Data at line (8) of memory initialization file "kernelstart_00.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/github/atari-my65816/release/kernelstart_00.hex Line: 8
    Warning (113009): Data at line (9) of memory initialization file "kernelstart_00.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/github/atari-my65816/release/kernelstart_00.hex Line: 9
    Warning (113009): Data at line (10) of memory initialization file "kernelstart_00.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/github/atari-my65816/release/kernelstart_00.hex Line: 10
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "kernel:kernel|altsyncram:altsyncram_component|altsyncram_ko04:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/github/fpga-my65818/db/altsyncram_ko04.tdf Line: 36
Info (12130): Elaborated megafunction instantiation "kernel:kernel|altsyncram:altsyncram_component|altsyncram_ko04:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/github/fpga-my65818/db/altsyncram_ko04.tdf Line: 36
Info (12133): Instantiated megafunction "kernel:kernel|altsyncram:altsyncram_component|altsyncram_ko04:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/github/fpga-my65818/db/altsyncram_ko04.tdf Line: 36
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1262834254"
    Info (12134): Parameter "NUMWORDS" = "8192"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "13"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "kernel:kernel|altsyncram:altsyncram_component|altsyncram_ko04:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "kernel:kernel|altsyncram:altsyncram_component|altsyncram_ko04:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "kernel:kernel|altsyncram:altsyncram_component|altsyncram_ko04:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "myos" for hierarchy "myos:myos" File: C:/github/fpga-my65818/RS65816.vhd Line: 471
Info (12128): Elaborating entity "altsyncram" for hierarchy "myos:myos|altsyncram:altsyncram_component" File: C:/github/fpga-my65818/myos.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "myos:myos|altsyncram:altsyncram_component" File: C:/github/fpga-my65818/myos.vhd Line: 60
Info (12133): Instantiated megafunction "myos:myos|altsyncram:altsyncram_component" with the following parameter: File: C:/github/fpga-my65818/myos.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../atari-my65816/release/myos_00.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j0u3.tdf
    Info (12023): Found entity 1: altsyncram_j0u3 File: C:/github/fpga-my65818/db/altsyncram_j0u3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_j0u3" for hierarchy "myos:myos|altsyncram:altsyncram_component|altsyncram_j0u3:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (113015): Width of data items in "myos_00.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 256 warnings, reporting 10 File: C:/github/atari-my65816/release/myos_00.hex Line: 1
    Warning (113009): Data at line (1) of memory initialization file "myos_00.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/github/atari-my65816/release/myos_00.hex Line: 1
    Warning (113009): Data at line (2) of memory initialization file "myos_00.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/github/atari-my65816/release/myos_00.hex Line: 2
    Warning (113009): Data at line (3) of memory initialization file "myos_00.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/github/atari-my65816/release/myos_00.hex Line: 3
    Warning (113009): Data at line (4) of memory initialization file "myos_00.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/github/atari-my65816/release/myos_00.hex Line: 4
    Warning (113009): Data at line (5) of memory initialization file "myos_00.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/github/atari-my65816/release/myos_00.hex Line: 5
    Warning (113009): Data at line (6) of memory initialization file "myos_00.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/github/atari-my65816/release/myos_00.hex Line: 6
    Warning (113009): Data at line (7) of memory initialization file "myos_00.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/github/atari-my65816/release/myos_00.hex Line: 7
    Warning (113009): Data at line (8) of memory initialization file "myos_00.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/github/atari-my65816/release/myos_00.hex Line: 8
    Warning (113009): Data at line (9) of memory initialization file "myos_00.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/github/atari-my65816/release/myos_00.hex Line: 9
    Warning (113009): Data at line (10) of memory initialization file "myos_00.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/github/atari-my65816/release/myos_00.hex Line: 10
Info (12128): Elaborating entity "pll" for hierarchy "pll:u3" File: C:/github/fpga-my65818/RS65816.vhd Line: 480
Info (12128): Elaborating entity "altpll" for hierarchy "pll:u3|altpll:altpll_component" File: C:/github/fpga-my65818/pll.vhd Line: 150
Info (12130): Elaborated megafunction instantiation "pll:u3|altpll:altpll_component" File: C:/github/fpga-my65818/pll.vhd Line: 150
Info (12133): Instantiated megafunction "pll:u3|altpll:altpll_component" with the following parameter: File: C:/github/fpga-my65818/pll.vhd Line: 150
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "10"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "3"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: C:/github/fpga-my65818/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:u3|altpll:altpll_component|pll_altpll:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "Display" for hierarchy "Display:u4" File: C:/github/fpga-my65818/RS65816.vhd Line: 489
Warning (10036): Verilog HDL or VHDL warning at display.vhd(75): object "spriteAddr" assigned a value but never read File: C:/github/fpga-my65818/display.vhd Line: 75
Warning (10541): VHDL Signal Declaration warning at display.vhd(104): used implicit default value for signal "paletteDataB" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/github/fpga-my65818/display.vhd Line: 104
Warning (10541): VHDL Signal Declaration warning at display.vhd(111): used implicit default value for signal "spritePaletteAddrB" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/github/fpga-my65818/display.vhd Line: 111
Warning (10541): VHDL Signal Declaration warning at display.vhd(113): used implicit default value for signal "spritePaletteDatab" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/github/fpga-my65818/display.vhd Line: 113
Warning (10036): Verilog HDL or VHDL warning at display.vhd(117): object "spritePaletteQB" assigned a value but never read File: C:/github/fpga-my65818/display.vhd Line: 117
Warning (10036): Verilog HDL or VHDL warning at display.vhd(120): object "spriteAddrA" assigned a value but never read File: C:/github/fpga-my65818/display.vhd Line: 120
Warning (10541): VHDL Signal Declaration warning at display.vhd(130): used implicit default value for signal "fontDataB" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/github/fpga-my65818/display.vhd Line: 130
Warning (10036): Verilog HDL or VHDL warning at display.vhd(142): object "spriteNo" assigned a value but never read File: C:/github/fpga-my65818/display.vhd Line: 142
Warning (10036): Verilog HDL or VHDL warning at display.vhd(143): object "wordNo" assigned a value but never read File: C:/github/fpga-my65818/display.vhd Line: 143
Warning (10036): Verilog HDL or VHDL warning at display.vhd(144): object "spriteNoBus" assigned a value but never read File: C:/github/fpga-my65818/display.vhd Line: 144
Warning (10036): Verilog HDL or VHDL warning at display.vhd(145): object "wordNoBus" assigned a value but never read File: C:/github/fpga-my65818/display.vhd Line: 145
Info (12128): Elaborating entity "palette" for hierarchy "Display:u4|palette:palette" File: C:/github/fpga-my65818/display.vhd Line: 236
Info (12128): Elaborating entity "altsyncram" for hierarchy "Display:u4|palette:palette|altsyncram:altsyncram_component" File: C:/github/fpga-my65818/palette.vhd Line: 69
Info (12130): Elaborated megafunction instantiation "Display:u4|palette:palette|altsyncram:altsyncram_component" File: C:/github/fpga-my65818/palette.vhd Line: 69
Info (12133): Instantiated megafunction "Display:u4|palette:palette|altsyncram:altsyncram_component" with the following parameter: File: C:/github/fpga-my65818/palette.vhd Line: 69
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_31q3.tdf
    Info (12023): Found entity 1: altsyncram_31q3 File: C:/github/fpga-my65818/db/altsyncram_31q3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_31q3" for hierarchy "Display:u4|palette:palette|altsyncram:altsyncram_component|altsyncram_31q3:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "spritePalette" for hierarchy "Display:u4|spritePalette:spritePalette" File: C:/github/fpga-my65818/display.vhd Line: 251
Info (12128): Elaborating entity "altsyncram" for hierarchy "Display:u4|spritePalette:spritePalette|altsyncram:altsyncram_component" File: C:/github/fpga-my65818/spritePalette.vhd Line: 69
Info (12130): Elaborated megafunction instantiation "Display:u4|spritePalette:spritePalette|altsyncram:altsyncram_component" File: C:/github/fpga-my65818/spritePalette.vhd Line: 69
Info (12133): Instantiated megafunction "Display:u4|spritePalette:spritePalette|altsyncram:altsyncram_component" with the following parameter: File: C:/github/fpga-my65818/spritePalette.vhd Line: 69
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../atari-my65816/res/palette.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "16"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_b" = "OLD_DATA"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tls3.tdf
    Info (12023): Found entity 1: altsyncram_tls3 File: C:/github/fpga-my65818/db/altsyncram_tls3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_tls3" for hierarchy "Display:u4|spritePalette:spritePalette|altsyncram:altsyncram_component|altsyncram_tls3:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "lineram" for hierarchy "Display:u4|lineram:lineRam" File: C:/github/fpga-my65818/display.vhd Line: 267
Info (12128): Elaborating entity "altsyncram" for hierarchy "Display:u4|lineram:lineRam|altsyncram:altsyncram_component" File: C:/github/fpga-my65818/lineram.vhd Line: 66
Info (12130): Elaborated megafunction instantiation "Display:u4|lineram:lineRam|altsyncram:altsyncram_component" File: C:/github/fpga-my65818/lineram.vhd Line: 66
Info (12133): Instantiated megafunction "Display:u4|lineram:lineRam|altsyncram:altsyncram_component" with the following parameter: File: C:/github/fpga-my65818/lineram.vhd Line: 66
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_13q3.tdf
    Info (12023): Found entity 1: altsyncram_13q3 File: C:/github/fpga-my65818/db/altsyncram_13q3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_13q3" for hierarchy "Display:u4|lineram:lineRam|altsyncram:altsyncram_component|altsyncram_13q3:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "colorRam" for hierarchy "Display:u4|colorRam:colorRam" File: C:/github/fpga-my65818/display.vhd Line: 283
Info (12128): Elaborating entity "altsyncram" for hierarchy "Display:u4|colorRam:colorRam|altsyncram:altsyncram_component" File: C:/github/fpga-my65818/colorRam.vhd Line: 64
Info (12130): Elaborated megafunction instantiation "Display:u4|colorRam:colorRam|altsyncram:altsyncram_component" File: C:/github/fpga-my65818/colorRam.vhd Line: 64
Info (12133): Instantiated megafunction "Display:u4|colorRam:colorRam|altsyncram:altsyncram_component" with the following parameter: File: C:/github/fpga-my65818/colorRam.vhd Line: 64
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9fo3.tdf
    Info (12023): Found entity 1: altsyncram_9fo3 File: C:/github/fpga-my65818/db/altsyncram_9fo3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_9fo3" for hierarchy "Display:u4|colorRam:colorRam|altsyncram:altsyncram_component|altsyncram_9fo3:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "fontRam" for hierarchy "Display:u4|fontRam:fontRam" File: C:/github/fpga-my65818/display.vhd Line: 296
Info (12128): Elaborating entity "altsyncram" for hierarchy "Display:u4|fontRam:fontRam|altsyncram:altsyncram_component" File: C:/github/fpga-my65818/fontRam.vhd Line: 69
Info (12130): Elaborated megafunction instantiation "Display:u4|fontRam:fontRam|altsyncram:altsyncram_component" File: C:/github/fpga-my65818/fontRam.vhd Line: 69
Info (12133): Instantiated megafunction "Display:u4|fontRam:fontRam|altsyncram:altsyncram_component" with the following parameter: File: C:/github/fpga-my65818/fontRam.vhd Line: 69
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../atari-my65816/release/font.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_b" = "OLD_DATA"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ojr3.tdf
    Info (12023): Found entity 1: altsyncram_ojr3 File: C:/github/fpga-my65818/db/altsyncram_ojr3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ojr3" for hierarchy "Display:u4|fontRam:fontRam|altsyncram:altsyncram_component|altsyncram_ojr3:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (113015): Width of data items in "font.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 64 warnings, reporting 10 File: C:/github/atari-my65816/release/font.hex Line: 1
    Warning (113009): Data at line (1) of memory initialization file "font.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/github/atari-my65816/release/font.hex Line: 1
    Warning (113009): Data at line (2) of memory initialization file "font.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/github/atari-my65816/release/font.hex Line: 2
    Warning (113009): Data at line (3) of memory initialization file "font.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/github/atari-my65816/release/font.hex Line: 3
    Warning (113009): Data at line (4) of memory initialization file "font.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/github/atari-my65816/release/font.hex Line: 4
    Warning (113009): Data at line (5) of memory initialization file "font.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/github/atari-my65816/release/font.hex Line: 5
    Warning (113009): Data at line (6) of memory initialization file "font.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/github/atari-my65816/release/font.hex Line: 6
    Warning (113009): Data at line (7) of memory initialization file "font.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/github/atari-my65816/release/font.hex Line: 7
    Warning (113009): Data at line (8) of memory initialization file "font.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/github/atari-my65816/release/font.hex Line: 8
    Warning (113009): Data at line (9) of memory initialization file "font.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/github/atari-my65816/release/font.hex Line: 9
    Warning (113009): Data at line (10) of memory initialization file "font.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/github/atari-my65816/release/font.hex Line: 10
Info (12128): Elaborating entity "sdram_simple" for hierarchy "sdram_simple:u5" File: C:/github/fpga-my65818/RS65816.vhd Line: 520
Info (12128): Elaborating entity "uart" for hierarchy "uart:uart" File: C:/github/fpga-my65818/RS65816.vhd Line: 561
Warning (10037): Verilog HDL or VHDL warning at uart.vhd(147): conditional expression evaluates to a constant File: C:/github/fpga-components/rs232_interface/trunk/uart.vhd Line: 147
Warning (10037): Verilog HDL or VHDL warning at uart.vhd(293): conditional expression evaluates to a constant File: C:/github/fpga-components/rs232_interface/trunk/uart.vhd Line: 293
Warning (10037): Verilog HDL or VHDL warning at uart.vhd(304): conditional expression evaluates to a constant File: C:/github/fpga-components/rs232_interface/trunk/uart.vhd Line: 304
Info (12128): Elaborating entity "uart" for hierarchy "uart:mouse" File: C:/github/fpga-my65818/RS65816.vhd Line: 584
Warning (10037): Verilog HDL or VHDL warning at uart.vhd(147): conditional expression evaluates to a constant File: C:/github/fpga-components/rs232_interface/trunk/uart.vhd Line: 147
Warning (10037): Verilog HDL or VHDL warning at uart.vhd(293): conditional expression evaluates to a constant File: C:/github/fpga-components/rs232_interface/trunk/uart.vhd Line: 293
Warning (10037): Verilog HDL or VHDL warning at uart.vhd(304): conditional expression evaluates to a constant File: C:/github/fpga-components/rs232_interface/trunk/uart.vhd Line: 304
Info (12128): Elaborating entity "special" for hierarchy "special:special" File: C:/github/fpga-my65818/RS65816.vhd Line: 606
Warning (10540): VHDL Signal Declaration warning at special.vhd(39): used explicit default value for signal "nibbles" because signal was never assigned a value File: C:/github/fpga-components/special/special.vhd Line: 39
Info (12128): Elaborating entity "spi_master" for hierarchy "spi_master:u6" File: C:/github/fpga-my65818/RS65816.vhd Line: 625
Info (12128): Elaborating entity "my6502keyboard" for hierarchy "my6502keyboard:u8" File: C:/github/fpga-my65818/RS65816.vhd Line: 643
Info (12128): Elaborating entity "ps2_intf" for hierarchy "my6502keyboard:u8|ps2_intf:ps2" File: C:/github/fpga-components/PS2KB/my6502keyboard.vhd Line: 58
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.06.06.01:24:41 Progress: Loading sld61b13950/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld61b13950/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/github/fpga-my65818/db/ip/sld61b13950/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld61b13950/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/github/fpga-my65818/db/ip/sld61b13950/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld61b13950/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/github/fpga-my65818/db/ip/sld61b13950/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld61b13950/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/github/fpga-my65818/db/ip/sld61b13950/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld61b13950/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/github/fpga-my65818/db/ip/sld61b13950/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/github/fpga-my65818/db/ip/sld61b13950/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld61b13950/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/github/fpga-my65818/db/ip/sld61b13950/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (13000): Registers with preset signals will power-up high File: C:/github/fpga-components/PS2KB/my6502keyboard.vhd Line: 69
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "seg7[0]" is stuck at GND File: C:/github/fpga-my65818/RS65816.vhd Line: 11
    Warning (13410): Pin "seg7[1]" is stuck at GND File: C:/github/fpga-my65818/RS65816.vhd Line: 11
    Warning (13410): Pin "seg7[2]" is stuck at GND File: C:/github/fpga-my65818/RS65816.vhd Line: 11
    Warning (13410): Pin "seg7[3]" is stuck at GND File: C:/github/fpga-my65818/RS65816.vhd Line: 11
    Warning (13410): Pin "seg7[4]" is stuck at GND File: C:/github/fpga-my65818/RS65816.vhd Line: 11
    Warning (13410): Pin "seg7[5]" is stuck at GND File: C:/github/fpga-my65818/RS65816.vhd Line: 11
    Warning (13410): Pin "seg7[6]" is stuck at VCC File: C:/github/fpga-my65818/RS65816.vhd Line: 11
    Warning (13410): Pin "led3" is stuck at VCC File: C:/github/fpga-my65818/RS65816.vhd Line: 15
    Warning (13410): Pin "led4" is stuck at VCC File: C:/github/fpga-my65818/RS65816.vhd Line: 16
    Warning (13410): Pin "sdram_cs_n" is stuck at GND File: C:/github/fpga-my65818/RS65816.vhd Line: 35
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "key1" File: C:/github/fpga-my65818/RS65816.vhd Line: 24
    Warning (15610): No output dependent on input pin "key2" File: C:/github/fpga-my65818/RS65816.vhd Line: 25
Info (21057): Implemented 5053 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 53 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 4888 logic cells
    Info (21064): Implemented 82 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 80 warnings
    Info: Peak virtual memory: 4872 megabytes
    Info: Processing ended: Mon Jun 06 01:25:10 2022
    Info: Elapsed time: 00:00:50
    Info: Total CPU time (on all processors): 00:01:20


