
---------- Begin Simulation Statistics ----------
final_tick                                24073590000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    259                       # Simulator instruction rate (inst/s)
host_mem_usage                                8565868                       # Number of bytes of host memory used
host_op_rate                                      265                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 30415.09                       # Real time elapsed on the host
host_tick_rate                                 670590                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7863605                       # Number of instructions simulated
sim_ops                                       8069197                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020396                       # Number of seconds simulated
sim_ticks                                 20396050625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.692546                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  312110                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               322786                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                466                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4943                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            330091                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3550                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4178                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              628                       # Number of indirect misses.
system.cpu.branchPred.lookups                  365196                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13189                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          747                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2251977                       # Number of instructions committed
system.cpu.committedOps                       2291945                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.098512                       # CPI: cycles per instruction
system.cpu.discardedOps                         11882                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1287119                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             89329                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           583880                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2244872                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.322736                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      404                       # number of quiesce instructions executed
system.cpu.numCycles                          6977778                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       404                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1596293     69.65%     69.65% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1428      0.06%     69.71% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::MemRead                  92936      4.05%     73.77% # Class of committed instruction
system.cpu.op_class_0::MemWrite                601288     26.23%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2291945                       # Class of committed instruction
system.cpu.quiesceCycles                     25655903                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4732906                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1175                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4546                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        546412                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              177902                       # Transaction distribution
system.membus.trans_dist::ReadResp             182469                       # Transaction distribution
system.membus.trans_dist::WriteReq              95190                       # Transaction distribution
system.membus.trans_dist::WriteResp             95190                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          213                       # Transaction distribution
system.membus.trans_dist::WriteClean               21                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4295                       # Transaction distribution
system.membus.trans_dist::ReadExReq               153                       # Transaction distribution
system.membus.trans_dist::ReadExResp              153                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           4333                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           235                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       268586                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        268586                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        12790                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        12790                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           57                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       538295                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       547364                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       537172                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       537172                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1097326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       277248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       277248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        38208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9980                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        53404                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     17189020                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     17189020                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17519672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            815132                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001462                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038213                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  813940     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                    1192      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              815132                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1362984250                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               6.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9150750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            12360124                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1812000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7159065                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1080691175                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              5.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy           22538250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       222720                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       222720                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       398948                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       398948                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          434                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2700                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3584                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7204                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        73824                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       110688                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1048576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1081344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1243336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          364                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          682                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2970                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5632                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         9980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1180820                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1770644                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     16777216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     17301504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     19787672                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2049179625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             10.0                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1680573696                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          8.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1068644000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          5.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3213171                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4819757                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      6426342                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     14459270                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      6426342                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4819757                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     11246099                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3213171                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     11246099                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     11246099                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     25705369                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2409878                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     11246099                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2409878                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       16065855                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4819757                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1657184                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6476940                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2409878                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     16065855                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      4067062                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      22542796                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       177450                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       177450                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        91136                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        91136                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        18480                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       507904                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       537172                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       590996                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     16252928                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     17189020                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       329453                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       329453    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       329453                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    758483250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          3.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    978367000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          4.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     37706912                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       327680                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       524288                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     38558880                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       851968                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       853140                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1705108                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      9426728                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      9453352                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       212992                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        26672                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       239664                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1848735949                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     16065855                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     25705369                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1890507173                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     41771224                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     41828686                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     83599910                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1890507173                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     57894542                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     25705369                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1974107083                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     15925248                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5308416                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     21823488                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8847360                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     11468800                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     20316160                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3981312                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       165888                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4165632                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2211840                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       358400                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2570240                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      3213171                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     25705369                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    780800572                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    260266857                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1069985969                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    433778096                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    562304939                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    996083035                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      3213171                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     25705369                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1214578668                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    822571796                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2066069004                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0      9539886                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma       803293                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     10343179                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      4016464                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      3213171                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total      7229635                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     13556350                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      4016464                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     17572814                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     12454176                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      3213171                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     15667347                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      3213171                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma      6426342                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total      9639513                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     15667347                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma      6426342                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      3213171                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     25306860                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       277312                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       278912                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       277312                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       277312                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         4333                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         4358                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     13596358                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        78447                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       13674804                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     13596358                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     13596358                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     13596358                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        78447                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      13674804                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       263316                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     10944512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          23232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11379548                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        14976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       327680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5308416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5847680                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         4120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       171008                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             363                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              177813                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          234                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         5120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        82944                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              91370                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      3213171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma     12910146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    536599570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      2409878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1657184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1139044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             557928994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         734260                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     16065855                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma       803293                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    260266857                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      6426342                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2409878                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            286706486                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         734260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      3213171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     28976002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma       803293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    796866428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      8836220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      4067062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1139044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            844635480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       234.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1007.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      9240.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    253759.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2801.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       358.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006468968500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          279                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          279                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              325670                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              96935                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      177813                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      91370                       # Number of write requests accepted
system.mem_ctrls.readBursts                    177813                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    91370                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    230                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5714                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.70                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5725825820                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  887915000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10387379570                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32243.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58493.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       136                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   165622                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   85071                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                177811                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                91370                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     514                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  156402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    6394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    6202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    6179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    291                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        18269                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    942.263288                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   866.952166                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   231.014503                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          464      2.54%      2.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          386      2.11%      4.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          243      1.33%      5.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          232      1.27%      7.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          473      2.59%      9.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          228      1.25%     11.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          216      1.18%     12.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          306      1.67%     13.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15721     86.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        18269                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          279                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     636.562724                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1120.580956                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           191     68.46%     68.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.36%     68.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.36%     69.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           30     10.75%     79.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.36%     80.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            5      1.79%     82.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           33     11.83%     93.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            7      2.51%     96.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            2      0.72%     97.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.36%     97.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.72%     98.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            5      1.79%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           279                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          279                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     327.519713                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     98.119205                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    434.486589                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            136     48.75%     48.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            18      6.45%     55.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            17      6.09%     61.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            9      3.23%     64.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.36%     64.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.72%     65.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      1.43%     67.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            6      2.15%     69.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.36%     69.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.36%     69.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      0.72%     70.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            2      0.72%     71.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.36%     71.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.36%     72.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            2      0.72%     72.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.36%     73.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            8      2.87%     75.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           67     24.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           279                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11365312                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14720                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5848192                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11379548                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5847680                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       557.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       286.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    557.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    286.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   20396066250                       # Total gap between requests
system.mem_ctrls.avgGap                      75770.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       263316                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     10932160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        48192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        22912                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        16576                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       327680                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5307328                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 3159827.418794711120                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 12910146.422035565600                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 535993962.801805913448                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 2362810.373736263718                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1657183.570557057392                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1123354.732798914192                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 812706.356969046872                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 16065855.396453743801                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 803292.769822687260                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 260213513.762054622173                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 6426342.158581498079                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2409878.309468061663                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         4120                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       171008                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          363                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          234                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         5120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        82944                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     58971905                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    241508545                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   9987510405                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     43738940                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     37635715                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     18014060                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  31648782695                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   5767758125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma  39815889000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 309299083250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2581325125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma   1206943375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57589.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58618.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58403.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     56951.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     71010.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     49625.51                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 135251208.10                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1126515.26                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma 155530816.41                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   3729010.94                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1260412.66                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1571540.85                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  15997381425                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1103340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3296386575                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 808                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           404                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     39690839.418317                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    206418506.569825                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          404    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       537375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545319375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             404                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      8038490875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  16035099125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1073057                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1073057                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1073057                       # number of overall hits
system.cpu.icache.overall_hits::total         1073057                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4333                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4333                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4333                       # number of overall misses
system.cpu.icache.overall_misses::total          4333                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    189669375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    189669375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    189669375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    189669375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1077390                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1077390                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1077390                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1077390                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004022                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004022                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004022                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004022                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43773.222940                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43773.222940                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43773.222940                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43773.222940                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         4333                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4333                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4333                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4333                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    182991125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    182991125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    182991125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    182991125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004022                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004022                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004022                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004022                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42231.969767                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42231.969767                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42231.969767                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42231.969767                       # average overall mshr miss latency
system.cpu.icache.replacements                   4125                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1073057                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1073057                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4333                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4333                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    189669375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    189669375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1077390                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1077390                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43773.222940                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43773.222940                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4333                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4333                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    182991125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    182991125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004022                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004022                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42231.969767                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42231.969767                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           428.222328                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1504412                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4125                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            364.705939                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   428.222328                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.836372                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.836372                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          433                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          410                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.845703                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2159112                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2159112                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       154519                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           154519                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       154519                       # number of overall hits
system.cpu.dcache.overall_hits::total          154519                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          516                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            516                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          516                       # number of overall misses
system.cpu.dcache.overall_misses::total           516                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     41961375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     41961375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     41961375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     41961375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       155035                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       155035                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       155035                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       155035                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003328                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003328                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003328                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003328                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 81320.494186                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81320.494186                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 81320.494186                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81320.494186                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          213                       # number of writebacks
system.cpu.dcache.writebacks::total               213                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          128                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          128                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          128                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          128                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          388                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          388                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          388                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          388                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4506                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4506                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     30871375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     30871375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     30871375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     30871375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      9828000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      9828000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002503                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002503                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002503                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002503                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 79565.399485                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79565.399485                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 79565.399485                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79565.399485                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2181.091877                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2181.091877                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    383                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        94916                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           94916                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          246                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           246                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19440875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19440875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        95162                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        95162                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002585                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002585                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 79027.947154                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79027.947154                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          235                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          235                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          452                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          452                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     18456500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     18456500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      9828000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      9828000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002469                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002469                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78538.297872                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78538.297872                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21743.362832                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21743.362832                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        59603                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          59603                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          270                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          270                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     22520500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     22520500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        59873                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        59873                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004510                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004510                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83409.259259                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83409.259259                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          117                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          117                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          153                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          153                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4054                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4054                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12414875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12414875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002555                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002555                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81142.973856                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81142.973856                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       268586                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       268586                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2798018625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2798018625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10417.589245                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10417.589245                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        63899                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        63899                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       204687                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       204687                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2713424500                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2713424500                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13256.457420                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13256.457420                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           500.168397                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                7573                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               404                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.745050                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   500.168397                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.976891                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.976891                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          496                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          460                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2769216                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2769216                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  24073590000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                24073780625                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    259                       # Simulator instruction rate (inst/s)
host_mem_usage                                8565868                       # Number of bytes of host memory used
host_op_rate                                      265                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 30415.27                       # Real time elapsed on the host
host_tick_rate                                 670592                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7863614                       # Number of instructions simulated
sim_ops                                       8069212                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020396                       # Number of seconds simulated
sim_ticks                                 20396241250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.691657                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  312111                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               322790                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                467                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4945                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            330092                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3550                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4179                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              629                       # Number of indirect misses.
system.cpu.branchPred.lookups                  365203                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13192                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          747                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2251986                       # Number of instructions committed
system.cpu.committedOps                       2291960                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.098635                       # CPI: cycles per instruction
system.cpu.discardedOps                         11887                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1287135                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             89330                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           583882                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2245120                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.322723                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      404                       # number of quiesce instructions executed
system.cpu.numCycles                          6978083                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       404                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1596301     69.65%     69.65% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1428      0.06%     69.71% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.71% # Class of committed instruction
system.cpu.op_class_0::MemRead                  92942      4.06%     73.77% # Class of committed instruction
system.cpu.op_class_0::MemWrite                601288     26.23%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2291960                       # Class of committed instruction
system.cpu.quiesceCycles                     25655903                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4732963                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1175                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4549                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        546417                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              177902                       # Transaction distribution
system.membus.trans_dist::ReadResp             182472                       # Transaction distribution
system.membus.trans_dist::WriteReq              95190                       # Transaction distribution
system.membus.trans_dist::WriteResp             95190                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          214                       # Transaction distribution
system.membus.trans_dist::WriteClean               21                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4297                       # Transaction distribution
system.membus.trans_dist::ReadExReq               153                       # Transaction distribution
system.membus.trans_dist::ReadExResp              153                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           4333                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           237                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       268586                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        268586                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        12792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        12792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           57                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       538301                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       547370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       537172                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       537172                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1097334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       277312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       277312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        38400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9980                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        53596                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     17189020                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     17189020                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17519928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            815134                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001462                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038213                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  813942     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                    1192      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              815134                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1362994250                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               6.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9150750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            12361499                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1812000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7170565                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1080691175                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              5.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy           22543250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       222720                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       222720                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       398948                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       398948                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          434                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2700                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3584                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7204                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        73824                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       110688                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1048576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1081344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1243336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          364                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          682                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2970                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5632                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         9980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1180820                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1770644                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     16777216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     17301504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     19787672                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2049179625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             10.0                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1680573696                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          8.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1068644000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          5.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3213141                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4819712                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      6426282                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     14459135                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      6426282                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4819712                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     11245994                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3213141                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     11245994                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     11245994                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     25705128                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2409856                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     11245994                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2409856                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       16065705                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4819712                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1657168                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6476880                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2409856                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     16065705                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      4067024                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      22542585                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       177450                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       177450                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        91136                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        91136                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        18480                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       507904                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       537172                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       590996                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     16252928                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     17189020                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       329453                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       329453    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       329453                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    758483250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          3.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    978367000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          4.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     37706912                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       327680                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       524288                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     38558880                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       851968                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       853140                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1705108                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      9426728                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      9453352                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       212992                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        26672                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       239664                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1848718670                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     16065705                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     25705128                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1890489504                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     41770834                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     41828295                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     83599129                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1890489504                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     57894000                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     25705128                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1974088633                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     15925248                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5308416                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     21823488                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8847360                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     11468800                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     20316160                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3981312                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       165888                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4165632                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2211840                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       358400                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2570240                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      3213141                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     25705128                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    780793275                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    260264425                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1069975969                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    433774042                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    562299684                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    996073725                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      3213141                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     25705128                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1214567316                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    822564108                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2066049694                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0      9539797                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma       803285                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     10343082                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      4016426                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      3213141                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total      7229567                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     13556223                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      4016426                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     17572650                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     12454059                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      3213141                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     15667200                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      3213141                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma      6426282                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total      9639423                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     15667200                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma      6426282                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      3213141                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     25306624                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       277312                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       278912                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       277312                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       277312                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         4333                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         4358                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     13596231                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        78446                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       13674676                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     13596231                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     13596231                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     13596231                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        78446                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      13674676                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       263316                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     10944512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          23360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11379676                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        15040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       327680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5308416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5847744                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         4120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       171008                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             365                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              177815                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          235                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         5120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        82944                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              91371                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      3213141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma     12910026                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    536594555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      2409856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1657168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1145309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             557930055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         737391                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     16065705                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma       803285                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    260264425                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      6426282                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2409856                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            286706944                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         737391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      3213141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     28975731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma       803285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    796858980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      8836138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      4067024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1145309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            844636999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       235.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1007.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      9240.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    253759.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2801.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       360.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006468968500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          279                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          279                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              325675                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              96935                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      177815                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      91371                       # Number of write requests accepted
system.mem_ctrls.readBursts                    177815                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    91371                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    230                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5714                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.70                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5725825820                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  887925000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10387432070                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32242.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58492.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       136                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   165624                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   85071                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                177813                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                91371                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  156402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    6394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    6202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    6179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    291                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        18269                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    942.263288                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   866.952166                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   231.014503                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          464      2.54%      2.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          386      2.11%      4.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          243      1.33%      5.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          232      1.27%      7.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          473      2.59%      9.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          228      1.25%     11.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          216      1.18%     12.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          306      1.67%     13.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15721     86.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        18269                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          279                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     636.562724                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1120.580956                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           191     68.46%     68.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.36%     68.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.36%     69.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           30     10.75%     79.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.36%     80.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            5      1.79%     82.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           33     11.83%     93.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            7      2.51%     96.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            2      0.72%     97.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.36%     97.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.72%     98.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            5      1.79%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           279                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          279                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     327.519713                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     98.119205                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    434.486589                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            136     48.75%     48.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            18      6.45%     55.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            17      6.09%     61.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            9      3.23%     64.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.36%     64.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.72%     65.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      1.43%     67.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            6      2.15%     69.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.36%     69.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.36%     69.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      0.72%     70.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            2      0.72%     71.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.36%     71.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.36%     72.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            2      0.72%     72.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.36%     73.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            8      2.87%     75.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           67     24.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           279                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11365440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14720                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5848192                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11379676                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5847744                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       557.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       286.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    557.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    286.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   20396433125                       # Total gap between requests
system.mem_ctrls.avgGap                      75770.78                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       263316                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     10932160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        48192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        23040                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        16576                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       327680                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5307328                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 3159797.886779751629                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 12910025.762712530792                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 535988953.356785833836                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 2362788.290710181929                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1657168.082378904102                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1129619.899941122858                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 812698.761346530053                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 16065705.243607079610                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 803285.262180353981                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 260211081.784493029118                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 6426282.097442831844                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2409855.786541061942                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         4120                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       171008                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          365                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          235                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         5120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        82944                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     58971905                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    241508545                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   9987510405                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     43738940                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     37635715                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     18066560                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  31648782695                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   5767758125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma  39815889000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 309299083250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2581325125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma   1206943375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57589.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58618.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58403.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     56951.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     71010.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     49497.42                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 134675671.04                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1126515.26                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma 155530816.41                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   3729010.94                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1260412.66                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1571540.85                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  15997381425                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1103340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3296577200                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 808                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           404                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     39690839.418317                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    206418506.569825                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          404    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       537375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545319375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             404                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      8038681500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  16035099125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1073071                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1073071                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1073071                       # number of overall hits
system.cpu.icache.overall_hits::total         1073071                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4333                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4333                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4333                       # number of overall misses
system.cpu.icache.overall_misses::total          4333                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    189712500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    189712500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    189712500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    189712500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1077404                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1077404                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1077404                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1077404                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004022                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004022                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004022                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004022                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43783.175629                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43783.175629                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43783.175629                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43783.175629                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         4333                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4333                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4333                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4333                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    183032625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    183032625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    183032625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    183032625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004022                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004022                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004022                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004022                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42241.547427                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42241.547427                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42241.547427                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42241.547427                       # average overall mshr miss latency
system.cpu.icache.replacements                   4126                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1073071                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1073071                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4333                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4333                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    189712500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    189712500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1077404                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1077404                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43783.175629                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43783.175629                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4333                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4333                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    183032625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    183032625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004022                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004022                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42241.547427                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42241.547427                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           428.222373                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2691620                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4559                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            590.397017                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   428.222373                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.836372                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.836372                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          433                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          409                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.845703                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2159141                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2159141                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       154524                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           154524                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       154524                       # number of overall hits
system.cpu.dcache.overall_hits::total          154524                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          518                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            518                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          518                       # number of overall misses
system.cpu.dcache.overall_misses::total           518                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     42081375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     42081375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     42081375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     42081375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       155042                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       155042                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       155042                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       155042                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003341                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003341                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003341                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003341                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 81238.175676                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81238.175676                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 81238.175676                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81238.175676                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          214                       # number of writebacks
system.cpu.dcache.writebacks::total               214                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          128                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          128                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          128                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          128                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          390                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          390                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          390                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          390                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4506                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4506                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     30988625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     30988625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     30988625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     30988625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      9828000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      9828000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002515                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002515                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002515                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002515                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 79458.012821                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79458.012821                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 79458.012821                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79458.012821                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2181.091877                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2181.091877                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    385                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        94921                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           94921                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          248                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           248                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19560875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19560875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        95169                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        95169                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002606                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002606                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78874.495968                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78874.495968                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          237                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          237                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          452                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          452                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     18573750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     18573750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      9828000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      9828000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002490                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002490                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78370.253165                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78370.253165                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21743.362832                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21743.362832                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        59603                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          59603                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          270                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          270                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     22520500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     22520500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        59873                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        59873                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004510                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004510                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83409.259259                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83409.259259                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          117                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          117                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          153                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          153                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4054                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4054                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12414875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12414875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002555                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002555                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81142.973856                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81142.973856                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       268586                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       268586                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2798018625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2798018625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10417.589245                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10417.589245                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        63899                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        63899                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       204687                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       204687                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2713424500                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2713424500                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13256.457420                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13256.457420                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           500.168358                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              158893                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               902                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            176.156319                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   500.168358                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.976891                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.976891                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          496                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          458                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2769246                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2769246                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  24073780625                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
