{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713801222574 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus Prime " "Running Quartus Prime Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713801222574 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 22 16:53:42 2024 " "Processing started: Mon Apr 22 16:53:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713801222574 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1713801222574 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PROJ300_Edmonds -c PROJ300_Edmonds --generate_symbol=\"C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/Q_EPISODE_COUNT.sv\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off PROJ300_Edmonds -c PROJ300_Edmonds --generate_symbol=\"C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/Q_EPISODE_COUNT.sv\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1713801222574 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PWM_SERVO_CONTROL.sv(43) " "Verilog HDL information at PWM_SERVO_CONTROL.sv(43): always construct contains both blocking and non-blocking assignments" {  } { { "PWM_SERVO_CONTROL.sv" "" { Text "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/PWM_SERVO_CONTROL.sv" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1713801222727 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "servo1 ANGLE_PWM_COMBINED_TB.sv(21) " "Verilog HDL Implicit Net warning at ANGLE_PWM_COMBINED_TB.sv(21): created implicit net for \"servo1\"" {  } { { "ANGLE_PWM_COMBINED_TB.sv" "" { Text "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_PWM_COMBINED_TB.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1713801222732 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "servo2 ANGLE_PWM_COMBINED_TB.sv(21) " "Verilog HDL Implicit Net warning at ANGLE_PWM_COMBINED_TB.sv(21): created implicit net for \"servo2\"" {  } { { "ANGLE_PWM_COMBINED_TB.sv" "" { Text "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_PWM_COMBINED_TB.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1713801222732 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "servo3 ANGLE_PWM_COMBINED_TB.sv(21) " "Verilog HDL Implicit Net warning at ANGLE_PWM_COMBINED_TB.sv(21): created implicit net for \"servo3\"" {  } { { "ANGLE_PWM_COMBINED_TB.sv" "" { Text "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_PWM_COMBINED_TB.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1713801222732 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "servo4 ANGLE_PWM_COMBINED_TB.sv(21) " "Verilog HDL Implicit Net warning at ANGLE_PWM_COMBINED_TB.sv(21): created implicit net for \"servo4\"" {  } { { "ANGLE_PWM_COMBINED_TB.sv" "" { Text "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_PWM_COMBINED_TB.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1713801222732 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create Symbol File 0 s 4 s Quartus Prime " "Quartus Prime Create Symbol File was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4663 " "Peak virtual memory: 4663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713801222736 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 22 16:53:42 2024 " "Processing ended: Mon Apr 22 16:53:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713801222736 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713801222736 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713801222736 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1713801222736 ""}
