0.7
2020.2
May  7 2023
15:10:42
/home/vittorio/GitHub/CustomCPU/customCPU.gen/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0_sim_netlist.vhdl,1688415806,vhdl,,,,\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized10\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized11\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized12\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized13\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized14\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized15\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized16\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized17\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized18\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized19\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized20\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized21\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized22\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized23\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized24\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized25\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized26\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized27\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized28\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized29\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized30\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized31\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized32\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized33\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized34\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized35\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized36\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized37\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized38\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized39\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized40\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized41\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized42\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized43\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized44\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized45\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized46\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized47\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized48\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized49\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized50\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized51\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized7\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized8\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized9\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized10\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized11\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized12\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized13\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized14\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized15\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized16\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized17\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized18\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized19\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized20\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized21\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized22\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized23\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized24\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized25\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized26\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized27\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized28\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized29\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized30\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized31\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized32\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized33\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized34\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized35\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized36\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized37\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized38\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized39\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized40\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized41\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized42\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized43\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized44\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized45\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized46\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized47\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized48\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized49\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized4\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized50\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized51\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized5\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized6\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized7\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized8\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized9\;blk_mem_gen_0;blk_mem_gen_0_bindec;blk_mem_gen_0_blk_mem_gen_generic_cstr;blk_mem_gen_0_blk_mem_gen_mux;blk_mem_gen_0_blk_mem_gen_prim_width;blk_mem_gen_0_blk_mem_gen_prim_wrapper_init;blk_mem_gen_0_blk_mem_gen_top;blk_mem_gen_0_blk_mem_gen_v8_4_6;blk_mem_gen_0_blk_mem_gen_v8_4_6_synth,,,,,,,,
/home/vittorio/GitHub/CustomCPU/customCPU.gen/sources_1/ip/register_array/register_array_sim_netlist.vhdl,1688552190,vhdl,,,,register_array;register_array_dist_mem_gen_v8_0_13;register_array_dist_mem_gen_v8_0_13_synth;register_array_dpram,,,,,,,,
/home/vittorio/GitHub/CustomCPU/customCPU.srcs/sim_1/new/cpu_fetch_testbench.vhd,1688415996,vhdl,,,,cpu_fetch_testbench,,,,,,,,
/home/vittorio/GitHub/CustomCPU/customCPU.srcs/sim_1/new/decode_stage_testbench.vhd,1688566695,vhdl,,,,decode_stage_testbench,,,,,,,,
/home/vittorio/GitHub/CustomCPU/customCPU.srcs/sim_1/new/fetch_stage_testbench.vhd,1688572225,vhdl,,,,fetch_stage_testbench,,,,,,,,
/home/vittorio/GitHub/CustomCPU/customCPU.srcs/sim_1/new/register_file_testbench.vhd,1688464552,vhdl,,,,register_file_testbench,,,,,,,,
/home/vittorio/GitHub/CustomCPU/customCPU.srcs/sources_1/new/CPU.vhd,1688574086,vhdl,,,,cpu,,,,,,,,
/home/vittorio/GitHub/CustomCPU/customCPU.srcs/sources_1/new/decode.vhd,1688551630,vhdl,,,,decode,,,,,,,,
/home/vittorio/GitHub/CustomCPU/customCPU.srcs/sources_1/new/decode_stage.vhd,1688573460,vhdl,,,,decode_stage,,,,,,,,
/home/vittorio/GitHub/CustomCPU/customCPU.srcs/sources_1/new/fetch_stage_controller.vhd,1688401509,vhdl,,,,fetch_stage_controller,,,,,,,,
/home/vittorio/GitHub/CustomCPU/customCPU.srcs/sources_1/new/memory_interface.vhd,1688572741,vhdl,,,,memory_interface,,,,,,,,
/home/vittorio/GitHub/CustomCPU/customCPU.srcs/sources_1/new/program_counter.vhd,1688398708,vhdl,,,,program_counter,,,,,,,,
/home/vittorio/GitHub/CustomCPU/customCPU.srcs/sources_1/new/register_file.vhd,1688568692,vhdl,,,,register_file,,,,,,,,
