/*******************************************************************************
* File Name: cyfitter_gpio.h
* 
* PSoC Creator  4.3
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_GPIO_H
#define INCLUDED_CYFITTER_GPIO_H
#include "cy_device_headers.h"

/* CompM_0 */
#define CompM_0_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define CompM_0_0_INBUF_ENABLED 0u
#define CompM_0_0_INIT_DRIVESTATE 1u
#define CompM_0_0_INIT_MUXSEL 0u
#define CompM_0_0_INPUT_SYNC 2u
#define CompM_0_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CompM_0_0_NUM 3u
#define CompM_0_0_PORT GPIO_PRT6
#define CompM_0_0_SLEWRATE CY_GPIO_SLEW_FAST
#define CompM_0_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CompM_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define CompM_0_INBUF_ENABLED 0u
#define CompM_0_INIT_DRIVESTATE 1u
#define CompM_0_INIT_MUXSEL 0u
#define CompM_0_INPUT_SYNC 2u
#define CompM_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CompM_0_NUM 3u
#define CompM_0_PORT GPIO_PRT6
#define CompM_0_SLEWRATE CY_GPIO_SLEW_FAST
#define CompM_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* CompM_1 */
#define CompM_1_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define CompM_1_0_INBUF_ENABLED 0u
#define CompM_1_0_INIT_DRIVESTATE 1u
#define CompM_1_0_INIT_MUXSEL 0u
#define CompM_1_0_INPUT_SYNC 2u
#define CompM_1_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CompM_1_0_NUM 7u
#define CompM_1_0_PORT GPIO_PRT5
#define CompM_1_0_SLEWRATE CY_GPIO_SLEW_FAST
#define CompM_1_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CompM_1_DRIVEMODE CY_GPIO_DM_ANALOG
#define CompM_1_INBUF_ENABLED 0u
#define CompM_1_INIT_DRIVESTATE 1u
#define CompM_1_INIT_MUXSEL 0u
#define CompM_1_INPUT_SYNC 2u
#define CompM_1_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CompM_1_NUM 7u
#define CompM_1_PORT GPIO_PRT5
#define CompM_1_SLEWRATE CY_GPIO_SLEW_FAST
#define CompM_1_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* CompP_0 */
#define CompP_0_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define CompP_0_0_INBUF_ENABLED 0u
#define CompP_0_0_INIT_DRIVESTATE 1u
#define CompP_0_0_INIT_MUXSEL 0u
#define CompP_0_0_INPUT_SYNC 2u
#define CompP_0_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CompP_0_0_NUM 2u
#define CompP_0_0_PORT GPIO_PRT6
#define CompP_0_0_SLEWRATE CY_GPIO_SLEW_FAST
#define CompP_0_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CompP_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define CompP_0_INBUF_ENABLED 0u
#define CompP_0_INIT_DRIVESTATE 1u
#define CompP_0_INIT_MUXSEL 0u
#define CompP_0_INPUT_SYNC 2u
#define CompP_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CompP_0_NUM 2u
#define CompP_0_PORT GPIO_PRT6
#define CompP_0_SLEWRATE CY_GPIO_SLEW_FAST
#define CompP_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* CompP_1 */
#define CompP_1_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define CompP_1_0_INBUF_ENABLED 0u
#define CompP_1_0_INIT_DRIVESTATE 1u
#define CompP_1_0_INIT_MUXSEL 0u
#define CompP_1_0_INPUT_SYNC 2u
#define CompP_1_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CompP_1_0_NUM 6u
#define CompP_1_0_PORT GPIO_PRT5
#define CompP_1_0_SLEWRATE CY_GPIO_SLEW_FAST
#define CompP_1_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CompP_1_DRIVEMODE CY_GPIO_DM_ANALOG
#define CompP_1_INBUF_ENABLED 0u
#define CompP_1_INIT_DRIVESTATE 1u
#define CompP_1_INIT_MUXSEL 0u
#define CompP_1_INPUT_SYNC 2u
#define CompP_1_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CompP_1_NUM 6u
#define CompP_1_PORT GPIO_PRT5
#define CompP_1_SLEWRATE CY_GPIO_SLEW_FAST
#define CompP_1_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* LED_RED */
#define LED_RED_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define LED_RED_0_INBUF_ENABLED 0u
#define LED_RED_0_INIT_DRIVESTATE 1u
#define LED_RED_0_INIT_MUXSEL 0u
#define LED_RED_0_INPUT_SYNC 2u
#define LED_RED_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define LED_RED_0_NUM 3u
#define LED_RED_0_PORT GPIO_PRT0
#define LED_RED_0_SLEWRATE CY_GPIO_SLEW_FAST
#define LED_RED_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define LED_RED_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define LED_RED_INBUF_ENABLED 0u
#define LED_RED_INIT_DRIVESTATE 1u
#define LED_RED_INIT_MUXSEL 0u
#define LED_RED_INPUT_SYNC 2u
#define LED_RED_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define LED_RED_NUM 3u
#define LED_RED_PORT GPIO_PRT0
#define LED_RED_SLEWRATE CY_GPIO_SLEW_FAST
#define LED_RED_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* UART_tx */
#define UART_tx_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define UART_tx_0_INBUF_ENABLED 0u
#define UART_tx_0_INIT_DRIVESTATE 1u
#define UART_tx_0_INIT_MUXSEL 18u
#define UART_tx_0_INPUT_SYNC 2u
#define UART_tx_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_tx_0_NUM 1u
#define UART_tx_0_PORT GPIO_PRT5
#define UART_tx_0_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_tx_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define UART_tx_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define UART_tx_INBUF_ENABLED 0u
#define UART_tx_INIT_DRIVESTATE 1u
#define UART_tx_INIT_MUXSEL 18u
#define UART_tx_INPUT_SYNC 2u
#define UART_tx_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_tx_NUM 1u
#define UART_tx_PORT GPIO_PRT5
#define UART_tx_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_tx_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* I2CM_scl */
#define I2CM_scl_0_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define I2CM_scl_0_INBUF_ENABLED 1u
#define I2CM_scl_0_INIT_DRIVESTATE 1u
#define I2CM_scl_0_INIT_MUXSEL 19u
#define I2CM_scl_0_INPUT_SYNC 2u
#define I2CM_scl_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define I2CM_scl_0_NUM 0u
#define I2CM_scl_0_PORT GPIO_PRT2
#define I2CM_scl_0_SLEWRATE CY_GPIO_SLEW_FAST
#define I2CM_scl_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define I2CM_scl_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define I2CM_scl_INBUF_ENABLED 1u
#define I2CM_scl_INIT_DRIVESTATE 1u
#define I2CM_scl_INIT_MUXSEL 19u
#define I2CM_scl_INPUT_SYNC 2u
#define I2CM_scl_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define I2CM_scl_NUM 0u
#define I2CM_scl_PORT GPIO_PRT2
#define I2CM_scl_SLEWRATE CY_GPIO_SLEW_FAST
#define I2CM_scl_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* I2CM_sda */
#define I2CM_sda_0_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define I2CM_sda_0_INBUF_ENABLED 1u
#define I2CM_sda_0_INIT_DRIVESTATE 1u
#define I2CM_sda_0_INIT_MUXSEL 19u
#define I2CM_sda_0_INPUT_SYNC 2u
#define I2CM_sda_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define I2CM_sda_0_NUM 1u
#define I2CM_sda_0_PORT GPIO_PRT2
#define I2CM_sda_0_SLEWRATE CY_GPIO_SLEW_FAST
#define I2CM_sda_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define I2CM_sda_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define I2CM_sda_INBUF_ENABLED 1u
#define I2CM_sda_INIT_DRIVESTATE 1u
#define I2CM_sda_INIT_MUXSEL 19u
#define I2CM_sda_INPUT_SYNC 2u
#define I2CM_sda_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define I2CM_sda_NUM 1u
#define I2CM_sda_PORT GPIO_PRT2
#define I2CM_sda_SLEWRATE CY_GPIO_SLEW_FAST
#define I2CM_sda_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* I2CS_scl */
#define I2CS_scl_0_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define I2CS_scl_0_INBUF_ENABLED 1u
#define I2CS_scl_0_INIT_DRIVESTATE 1u
#define I2CS_scl_0_INIT_MUXSEL 19u
#define I2CS_scl_0_INPUT_SYNC 2u
#define I2CS_scl_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define I2CS_scl_0_NUM 0u
#define I2CS_scl_0_PORT GPIO_PRT6
#define I2CS_scl_0_SLEWRATE CY_GPIO_SLEW_FAST
#define I2CS_scl_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define I2CS_scl_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define I2CS_scl_INBUF_ENABLED 1u
#define I2CS_scl_INIT_DRIVESTATE 1u
#define I2CS_scl_INIT_MUXSEL 19u
#define I2CS_scl_INPUT_SYNC 2u
#define I2CS_scl_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define I2CS_scl_NUM 0u
#define I2CS_scl_PORT GPIO_PRT6
#define I2CS_scl_SLEWRATE CY_GPIO_SLEW_FAST
#define I2CS_scl_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* I2CS_sda */
#define I2CS_sda_0_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define I2CS_sda_0_INBUF_ENABLED 1u
#define I2CS_sda_0_INIT_DRIVESTATE 1u
#define I2CS_sda_0_INIT_MUXSEL 19u
#define I2CS_sda_0_INPUT_SYNC 2u
#define I2CS_sda_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define I2CS_sda_0_NUM 1u
#define I2CS_sda_0_PORT GPIO_PRT6
#define I2CS_sda_0_SLEWRATE CY_GPIO_SLEW_FAST
#define I2CS_sda_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define I2CS_sda_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define I2CS_sda_INBUF_ENABLED 1u
#define I2CS_sda_INIT_DRIVESTATE 1u
#define I2CS_sda_INIT_MUXSEL 19u
#define I2CS_sda_INPUT_SYNC 2u
#define I2CS_sda_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define I2CS_sda_NUM 1u
#define I2CS_sda_PORT GPIO_PRT6
#define I2CS_sda_SLEWRATE CY_GPIO_SLEW_FAST
#define I2CS_sda_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* LED_GREEN */
#define LED_GREEN_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define LED_GREEN_0_INBUF_ENABLED 0u
#define LED_GREEN_0_INIT_DRIVESTATE 1u
#define LED_GREEN_0_INIT_MUXSEL 0u
#define LED_GREEN_0_INPUT_SYNC 2u
#define LED_GREEN_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define LED_GREEN_0_NUM 1u
#define LED_GREEN_0_PORT GPIO_PRT1
#define LED_GREEN_0_SLEWRATE CY_GPIO_SLEW_FAST
#define LED_GREEN_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define LED_GREEN_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define LED_GREEN_INBUF_ENABLED 0u
#define LED_GREEN_INIT_DRIVESTATE 1u
#define LED_GREEN_INIT_MUXSEL 0u
#define LED_GREEN_INPUT_SYNC 2u
#define LED_GREEN_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define LED_GREEN_NUM 1u
#define LED_GREEN_PORT GPIO_PRT1
#define LED_GREEN_SLEWRATE CY_GPIO_SLEW_FAST
#define LED_GREEN_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* SPIS_ss_s */
#define SPIS_ss_s_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define SPIS_ss_s_0_INBUF_ENABLED 1u
#define SPIS_ss_s_0_INIT_DRIVESTATE 1u
#define SPIS_ss_s_0_INIT_MUXSEL 20u
#define SPIS_ss_s_0_INPUT_SYNC 2u
#define SPIS_ss_s_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SPIS_ss_s_0_NUM 3u
#define SPIS_ss_s_0_PORT GPIO_PRT7
#define SPIS_ss_s_0_SLEWRATE CY_GPIO_SLEW_FAST
#define SPIS_ss_s_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define SPIS_ss_s_DRIVEMODE CY_GPIO_DM_HIGHZ
#define SPIS_ss_s_INBUF_ENABLED 1u
#define SPIS_ss_s_INIT_DRIVESTATE 1u
#define SPIS_ss_s_INIT_MUXSEL 20u
#define SPIS_ss_s_INPUT_SYNC 2u
#define SPIS_ss_s_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SPIS_ss_s_NUM 3u
#define SPIS_ss_s_PORT GPIO_PRT7
#define SPIS_ss_s_SLEWRATE CY_GPIO_SLEW_FAST
#define SPIS_ss_s_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* SPIM_ss0_m */
#define SPIM_ss0_m_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define SPIM_ss0_m_0_INBUF_ENABLED 0u
#define SPIM_ss0_m_0_INIT_DRIVESTATE 1u
#define SPIM_ss0_m_0_INIT_MUXSEL 20u
#define SPIM_ss0_m_0_INPUT_SYNC 2u
#define SPIM_ss0_m_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SPIM_ss0_m_0_NUM 3u
#define SPIM_ss0_m_0_PORT GPIO_PRT3
#define SPIM_ss0_m_0_SLEWRATE CY_GPIO_SLEW_FAST
#define SPIM_ss0_m_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define SPIM_ss0_m_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define SPIM_ss0_m_INBUF_ENABLED 0u
#define SPIM_ss0_m_INIT_DRIVESTATE 1u
#define SPIM_ss0_m_INIT_MUXSEL 20u
#define SPIM_ss0_m_INPUT_SYNC 2u
#define SPIM_ss0_m_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SPIM_ss0_m_NUM 3u
#define SPIM_ss0_m_PORT GPIO_PRT3
#define SPIM_ss0_m_SLEWRATE CY_GPIO_SLEW_FAST
#define SPIM_ss0_m_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Wakeup_Pin */
#define Wakeup_Pin_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define Wakeup_Pin_0_INBUF_ENABLED 1u
#define Wakeup_Pin_0_INIT_DRIVESTATE 1u
#define Wakeup_Pin_0_INIT_MUXSEL 0u
#define Wakeup_Pin_0_INPUT_SYNC 2u
#define Wakeup_Pin_0_INTERRUPT_MODE CY_GPIO_INTR_FALLING
#define Wakeup_Pin_0_NUM 0u
#define Wakeup_Pin_0_PORT GPIO_PRT0
#define Wakeup_Pin_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Wakeup_Pin_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Wakeup_Pin_DRIVEMODE CY_GPIO_DM_HIGHZ
#define Wakeup_Pin_INBUF_ENABLED 1u
#define Wakeup_Pin_INIT_DRIVESTATE 1u
#define Wakeup_Pin_INIT_MUXSEL 0u
#define Wakeup_Pin_INPUT_SYNC 2u
#define Wakeup_Pin_INTERRUPT_MODE CY_GPIO_INTR_FALLING
#define Wakeup_Pin_NUM 0u
#define Wakeup_Pin_PORT GPIO_PRT0
#define Wakeup_Pin_SLEWRATE CY_GPIO_SLEW_FAST
#define Wakeup_Pin_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* EZI2C_1_scl */
#define EZI2C_1_scl_0_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define EZI2C_1_scl_0_INBUF_ENABLED 1u
#define EZI2C_1_scl_0_INIT_DRIVESTATE 1u
#define EZI2C_1_scl_0_INIT_MUXSEL 19u
#define EZI2C_1_scl_0_INPUT_SYNC 2u
#define EZI2C_1_scl_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define EZI2C_1_scl_0_NUM 4u
#define EZI2C_1_scl_0_PORT GPIO_PRT6
#define EZI2C_1_scl_0_SLEWRATE CY_GPIO_SLEW_FAST
#define EZI2C_1_scl_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define EZI2C_1_scl_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define EZI2C_1_scl_INBUF_ENABLED 1u
#define EZI2C_1_scl_INIT_DRIVESTATE 1u
#define EZI2C_1_scl_INIT_MUXSEL 19u
#define EZI2C_1_scl_INPUT_SYNC 2u
#define EZI2C_1_scl_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define EZI2C_1_scl_NUM 4u
#define EZI2C_1_scl_PORT GPIO_PRT6
#define EZI2C_1_scl_SLEWRATE CY_GPIO_SLEW_FAST
#define EZI2C_1_scl_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* EZI2C_1_sda */
#define EZI2C_1_sda_0_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define EZI2C_1_sda_0_INBUF_ENABLED 1u
#define EZI2C_1_sda_0_INIT_DRIVESTATE 1u
#define EZI2C_1_sda_0_INIT_MUXSEL 19u
#define EZI2C_1_sda_0_INPUT_SYNC 2u
#define EZI2C_1_sda_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define EZI2C_1_sda_0_NUM 5u
#define EZI2C_1_sda_0_PORT GPIO_PRT6
#define EZI2C_1_sda_0_SLEWRATE CY_GPIO_SLEW_FAST
#define EZI2C_1_sda_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define EZI2C_1_sda_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define EZI2C_1_sda_INBUF_ENABLED 1u
#define EZI2C_1_sda_INIT_DRIVESTATE 1u
#define EZI2C_1_sda_INIT_MUXSEL 19u
#define EZI2C_1_sda_INPUT_SYNC 2u
#define EZI2C_1_sda_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define EZI2C_1_sda_NUM 5u
#define EZI2C_1_sda_PORT GPIO_PRT6
#define EZI2C_1_sda_SLEWRATE CY_GPIO_SLEW_FAST
#define EZI2C_1_sda_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* SPIM_miso_m */
#define SPIM_miso_m_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define SPIM_miso_m_0_INBUF_ENABLED 1u
#define SPIM_miso_m_0_INIT_DRIVESTATE 1u
#define SPIM_miso_m_0_INIT_MUXSEL 20u
#define SPIM_miso_m_0_INPUT_SYNC 2u
#define SPIM_miso_m_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SPIM_miso_m_0_NUM 1u
#define SPIM_miso_m_0_PORT GPIO_PRT3
#define SPIM_miso_m_0_SLEWRATE CY_GPIO_SLEW_FAST
#define SPIM_miso_m_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define SPIM_miso_m_DRIVEMODE CY_GPIO_DM_HIGHZ
#define SPIM_miso_m_INBUF_ENABLED 1u
#define SPIM_miso_m_INIT_DRIVESTATE 1u
#define SPIM_miso_m_INIT_MUXSEL 20u
#define SPIM_miso_m_INPUT_SYNC 2u
#define SPIM_miso_m_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SPIM_miso_m_NUM 1u
#define SPIM_miso_m_PORT GPIO_PRT3
#define SPIM_miso_m_SLEWRATE CY_GPIO_SLEW_FAST
#define SPIM_miso_m_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* SPIM_mosi_m */
#define SPIM_mosi_m_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define SPIM_mosi_m_0_INBUF_ENABLED 0u
#define SPIM_mosi_m_0_INIT_DRIVESTATE 1u
#define SPIM_mosi_m_0_INIT_MUXSEL 20u
#define SPIM_mosi_m_0_INPUT_SYNC 2u
#define SPIM_mosi_m_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SPIM_mosi_m_0_NUM 0u
#define SPIM_mosi_m_0_PORT GPIO_PRT3
#define SPIM_mosi_m_0_SLEWRATE CY_GPIO_SLEW_FAST
#define SPIM_mosi_m_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define SPIM_mosi_m_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define SPIM_mosi_m_INBUF_ENABLED 0u
#define SPIM_mosi_m_INIT_DRIVESTATE 1u
#define SPIM_mosi_m_INIT_MUXSEL 20u
#define SPIM_mosi_m_INPUT_SYNC 2u
#define SPIM_mosi_m_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SPIM_mosi_m_NUM 0u
#define SPIM_mosi_m_PORT GPIO_PRT3
#define SPIM_mosi_m_SLEWRATE CY_GPIO_SLEW_FAST
#define SPIM_mosi_m_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* SPIM_sclk_m */
#define SPIM_sclk_m_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define SPIM_sclk_m_0_INBUF_ENABLED 0u
#define SPIM_sclk_m_0_INIT_DRIVESTATE 1u
#define SPIM_sclk_m_0_INIT_MUXSEL 20u
#define SPIM_sclk_m_0_INPUT_SYNC 2u
#define SPIM_sclk_m_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SPIM_sclk_m_0_NUM 2u
#define SPIM_sclk_m_0_PORT GPIO_PRT3
#define SPIM_sclk_m_0_SLEWRATE CY_GPIO_SLEW_FAST
#define SPIM_sclk_m_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define SPIM_sclk_m_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define SPIM_sclk_m_INBUF_ENABLED 0u
#define SPIM_sclk_m_INIT_DRIVESTATE 1u
#define SPIM_sclk_m_INIT_MUXSEL 20u
#define SPIM_sclk_m_INPUT_SYNC 2u
#define SPIM_sclk_m_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SPIM_sclk_m_NUM 2u
#define SPIM_sclk_m_PORT GPIO_PRT3
#define SPIM_sclk_m_SLEWRATE CY_GPIO_SLEW_FAST
#define SPIM_sclk_m_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* SPIS_miso_s */
#define SPIS_miso_s_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define SPIS_miso_s_0_INBUF_ENABLED 0u
#define SPIS_miso_s_0_INIT_DRIVESTATE 1u
#define SPIS_miso_s_0_INIT_MUXSEL 20u
#define SPIS_miso_s_0_INPUT_SYNC 2u
#define SPIS_miso_s_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SPIS_miso_s_0_NUM 1u
#define SPIS_miso_s_0_PORT GPIO_PRT7
#define SPIS_miso_s_0_SLEWRATE CY_GPIO_SLEW_FAST
#define SPIS_miso_s_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define SPIS_miso_s_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define SPIS_miso_s_INBUF_ENABLED 0u
#define SPIS_miso_s_INIT_DRIVESTATE 1u
#define SPIS_miso_s_INIT_MUXSEL 20u
#define SPIS_miso_s_INPUT_SYNC 2u
#define SPIS_miso_s_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SPIS_miso_s_NUM 1u
#define SPIS_miso_s_PORT GPIO_PRT7
#define SPIS_miso_s_SLEWRATE CY_GPIO_SLEW_FAST
#define SPIS_miso_s_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* SPIS_mosi_s */
#define SPIS_mosi_s_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define SPIS_mosi_s_0_INBUF_ENABLED 1u
#define SPIS_mosi_s_0_INIT_DRIVESTATE 1u
#define SPIS_mosi_s_0_INIT_MUXSEL 20u
#define SPIS_mosi_s_0_INPUT_SYNC 2u
#define SPIS_mosi_s_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SPIS_mosi_s_0_NUM 0u
#define SPIS_mosi_s_0_PORT GPIO_PRT7
#define SPIS_mosi_s_0_SLEWRATE CY_GPIO_SLEW_FAST
#define SPIS_mosi_s_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define SPIS_mosi_s_DRIVEMODE CY_GPIO_DM_HIGHZ
#define SPIS_mosi_s_INBUF_ENABLED 1u
#define SPIS_mosi_s_INIT_DRIVESTATE 1u
#define SPIS_mosi_s_INIT_MUXSEL 20u
#define SPIS_mosi_s_INPUT_SYNC 2u
#define SPIS_mosi_s_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SPIS_mosi_s_NUM 0u
#define SPIS_mosi_s_PORT GPIO_PRT7
#define SPIS_mosi_s_SLEWRATE CY_GPIO_SLEW_FAST
#define SPIS_mosi_s_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* SPIS_sclk_s */
#define SPIS_sclk_s_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define SPIS_sclk_s_0_INBUF_ENABLED 1u
#define SPIS_sclk_s_0_INIT_DRIVESTATE 1u
#define SPIS_sclk_s_0_INIT_MUXSEL 20u
#define SPIS_sclk_s_0_INPUT_SYNC 2u
#define SPIS_sclk_s_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SPIS_sclk_s_0_NUM 2u
#define SPIS_sclk_s_0_PORT GPIO_PRT7
#define SPIS_sclk_s_0_SLEWRATE CY_GPIO_SLEW_FAST
#define SPIS_sclk_s_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define SPIS_sclk_s_DRIVEMODE CY_GPIO_DM_HIGHZ
#define SPIS_sclk_s_INBUF_ENABLED 1u
#define SPIS_sclk_s_INIT_DRIVESTATE 1u
#define SPIS_sclk_s_INIT_MUXSEL 20u
#define SPIS_sclk_s_INPUT_SYNC 2u
#define SPIS_sclk_s_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SPIS_sclk_s_NUM 2u
#define SPIS_sclk_s_PORT GPIO_PRT7
#define SPIS_sclk_s_SLEWRATE CY_GPIO_SLEW_FAST
#define SPIS_sclk_s_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* CH0_VM_P10_1 */
#define CH0_VM_P10_1_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define CH0_VM_P10_1_0_INBUF_ENABLED 0u
#define CH0_VM_P10_1_0_INIT_DRIVESTATE 1u
#define CH0_VM_P10_1_0_INIT_MUXSEL 0u
#define CH0_VM_P10_1_0_INPUT_SYNC 2u
#define CH0_VM_P10_1_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CH0_VM_P10_1_0_NUM 1u
#define CH0_VM_P10_1_0_PORT GPIO_PRT10
#define CH0_VM_P10_1_0_SLEWRATE CY_GPIO_SLEW_FAST
#define CH0_VM_P10_1_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CH0_VM_P10_1_DRIVEMODE CY_GPIO_DM_ANALOG
#define CH0_VM_P10_1_INBUF_ENABLED 0u
#define CH0_VM_P10_1_INIT_DRIVESTATE 1u
#define CH0_VM_P10_1_INIT_MUXSEL 0u
#define CH0_VM_P10_1_INPUT_SYNC 2u
#define CH0_VM_P10_1_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CH0_VM_P10_1_NUM 1u
#define CH0_VM_P10_1_PORT GPIO_PRT10
#define CH0_VM_P10_1_SLEWRATE CY_GPIO_SLEW_FAST
#define CH0_VM_P10_1_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* CH0_VP_P10_0 */
#define CH0_VP_P10_0_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define CH0_VP_P10_0_0_INBUF_ENABLED 0u
#define CH0_VP_P10_0_0_INIT_DRIVESTATE 1u
#define CH0_VP_P10_0_0_INIT_MUXSEL 0u
#define CH0_VP_P10_0_0_INPUT_SYNC 2u
#define CH0_VP_P10_0_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CH0_VP_P10_0_0_NUM 0u
#define CH0_VP_P10_0_0_PORT GPIO_PRT10
#define CH0_VP_P10_0_0_SLEWRATE CY_GPIO_SLEW_FAST
#define CH0_VP_P10_0_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CH0_VP_P10_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define CH0_VP_P10_0_INBUF_ENABLED 0u
#define CH0_VP_P10_0_INIT_DRIVESTATE 1u
#define CH0_VP_P10_0_INIT_MUXSEL 0u
#define CH0_VP_P10_0_INPUT_SYNC 2u
#define CH0_VP_P10_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CH0_VP_P10_0_NUM 0u
#define CH0_VP_P10_0_PORT GPIO_PRT10
#define CH0_VP_P10_0_SLEWRATE CY_GPIO_SLEW_FAST
#define CH0_VP_P10_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* CH1_VM_P10_3 */
#define CH1_VM_P10_3_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define CH1_VM_P10_3_0_INBUF_ENABLED 0u
#define CH1_VM_P10_3_0_INIT_DRIVESTATE 1u
#define CH1_VM_P10_3_0_INIT_MUXSEL 0u
#define CH1_VM_P10_3_0_INPUT_SYNC 2u
#define CH1_VM_P10_3_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CH1_VM_P10_3_0_NUM 3u
#define CH1_VM_P10_3_0_PORT GPIO_PRT10
#define CH1_VM_P10_3_0_SLEWRATE CY_GPIO_SLEW_FAST
#define CH1_VM_P10_3_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CH1_VM_P10_3_DRIVEMODE CY_GPIO_DM_ANALOG
#define CH1_VM_P10_3_INBUF_ENABLED 0u
#define CH1_VM_P10_3_INIT_DRIVESTATE 1u
#define CH1_VM_P10_3_INIT_MUXSEL 0u
#define CH1_VM_P10_3_INPUT_SYNC 2u
#define CH1_VM_P10_3_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CH1_VM_P10_3_NUM 3u
#define CH1_VM_P10_3_PORT GPIO_PRT10
#define CH1_VM_P10_3_SLEWRATE CY_GPIO_SLEW_FAST
#define CH1_VM_P10_3_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* CH1_VP_P10_2 */
#define CH1_VP_P10_2_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define CH1_VP_P10_2_0_INBUF_ENABLED 0u
#define CH1_VP_P10_2_0_INIT_DRIVESTATE 1u
#define CH1_VP_P10_2_0_INIT_MUXSEL 0u
#define CH1_VP_P10_2_0_INPUT_SYNC 2u
#define CH1_VP_P10_2_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CH1_VP_P10_2_0_NUM 2u
#define CH1_VP_P10_2_0_PORT GPIO_PRT10
#define CH1_VP_P10_2_0_SLEWRATE CY_GPIO_SLEW_FAST
#define CH1_VP_P10_2_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CH1_VP_P10_2_DRIVEMODE CY_GPIO_DM_ANALOG
#define CH1_VP_P10_2_INBUF_ENABLED 0u
#define CH1_VP_P10_2_INIT_DRIVESTATE 1u
#define CH1_VP_P10_2_INIT_MUXSEL 0u
#define CH1_VP_P10_2_INPUT_SYNC 2u
#define CH1_VP_P10_2_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CH1_VP_P10_2_NUM 2u
#define CH1_VP_P10_2_PORT GPIO_PRT10
#define CH1_VP_P10_2_SLEWRATE CY_GPIO_SLEW_FAST
#define CH1_VP_P10_2_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* CapSense_Sns */
#define CapSense_Sns_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define CapSense_Sns_0_INBUF_ENABLED 0u
#define CapSense_Sns_0_INIT_DRIVESTATE 1u
#define CapSense_Sns_0_INIT_MUXSEL 0u
#define CapSense_Sns_0_INPUT_SYNC 2u
#define CapSense_Sns_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CapSense_Sns_0_NUM 1u
#define CapSense_Sns_0_PORT GPIO_PRT8
#define CapSense_Sns_0_SLEWRATE CY_GPIO_SLEW_FAST
#define CapSense_Sns_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CapSense_Sns_DRIVEMODE CY_GPIO_DM_ANALOG
#define CapSense_Sns_INBUF_ENABLED 0u
#define CapSense_Sns_INIT_DRIVESTATE 1u
#define CapSense_Sns_INIT_MUXSEL 0u
#define CapSense_Sns_INPUT_SYNC 2u
#define CapSense_Sns_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CapSense_Sns_NUM 1u
#define CapSense_Sns_PORT GPIO_PRT8
#define CapSense_Sns_SLEWRATE CY_GPIO_SLEW_FAST
#define CapSense_Sns_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* CapSense_Cmod */
#define CapSense_Cmod_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define CapSense_Cmod_0_INBUF_ENABLED 0u
#define CapSense_Cmod_0_INIT_DRIVESTATE 1u
#define CapSense_Cmod_0_INIT_MUXSEL 0u
#define CapSense_Cmod_0_INPUT_SYNC 2u
#define CapSense_Cmod_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CapSense_Cmod_0_NUM 7u
#define CapSense_Cmod_0_PORT GPIO_PRT7
#define CapSense_Cmod_0_SLEWRATE CY_GPIO_SLEW_FAST
#define CapSense_Cmod_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CapSense_Cmod_DRIVEMODE CY_GPIO_DM_ANALOG
#define CapSense_Cmod_INBUF_ENABLED 0u
#define CapSense_Cmod_INIT_DRIVESTATE 1u
#define CapSense_Cmod_INIT_MUXSEL 0u
#define CapSense_Cmod_INPUT_SYNC 2u
#define CapSense_Cmod_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CapSense_Cmod_NUM 7u
#define CapSense_Cmod_PORT GPIO_PRT7
#define CapSense_Cmod_SLEWRATE CY_GPIO_SLEW_FAST
#define CapSense_Cmod_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

#endif /* INCLUDED_CYFITTER_GPIO_H */
