# Hello Arty Part 1

This folder contains the SystemVerilog designs to accompany [Hello Arty - Part 1](https://projectf.io/posts/hello-arty-1/).

* [constraints](arty.xdc)
* [top 1A](A/top.sv)
* [top 1B](B/top.sv)
* [top 1C](C/top.sv)
