// Seed: 3668449731
module module_0 (
    output tri1 id_0,
    input supply1 id_1,
    input supply0 id_2
    , id_6,
    output wand id_3,
    output tri1 id_4
);
  assign id_4 = 1;
  assign module_1.id_0 = 0;
  always @(posedge (-1'b0) or posedge id_1) begin : LABEL_0
    id_6 = #id_7 id_2 != id_6;
  end
endmodule
module module_1 (
    input  wor id_0,
    output tri id_1
);
  assign id_1 = 1;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_1,
      id_1
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_2;
endmodule
module module_3 #(
    parameter id_0 = 32'd33,
    parameter id_1 = 32'd87,
    parameter id_2 = 32'd88,
    parameter id_4 = 32'd38
) (
    input  tri  _id_0,
    input  wand _id_1,
    output wand _id_2
);
  wire _id_4;
  ;
  logic [7:0][-1  ==?  id_1 : -1] id_5;
  logic id_6;
  module_2 modCall_1 (
      id_6,
      id_6
  );
  assign id_5[-1'b0] = 1;
  logic [(  id_0  ==  id_4  )  <=  id_2 : id_2  ===  id_4] id_7;
  ;
endmodule
