{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1643053763755 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643053763759 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 24 22:49:23 2022 " "Processing started: Mon Jan 24 22:49:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643053763759 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643053763759 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TEST_OY -c TEST_OY " "Command: quartus_map --read_settings_files=on --write_settings_files=off TEST_OY -c TEST_OY" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643053763759 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1643053763932 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1643053763932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_oy/oy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_oy/oy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OY-struct " "Found design unit 1: OY-struct" {  } { { "MY_OY/OY.vhd" "" { Text "C:/_OEVM/stand_last/MY_OY/OY.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643053770278 ""} { "Info" "ISGN_ENTITY_NAME" "1 OY " "Found entity 1: OY" {  } { { "MY_OY/OY.vhd" "" { Text "C:/_OEVM/stand_last/MY_OY/OY.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643053770278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643053770278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_oy/operationautomat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_oy/operationautomat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OperationAutomat-behav1 " "Found design unit 1: OperationAutomat-behav1" {  } { { "MY_OY/OperationAutomat.vhd" "" { Text "C:/_OEVM/stand_last/MY_OY/OperationAutomat.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643053770279 ""} { "Info" "ISGN_ENTITY_NAME" "1 OperationAutomat " "Found entity 1: OperationAutomat" {  } { { "MY_OY/OperationAutomat.vhd" "" { Text "C:/_OEVM/stand_last/MY_OY/OperationAutomat.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643053770279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643053770279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_oy/mk_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file my_oy/mk_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mk_pack " "Found design unit 1: mk_pack" {  } { { "MY_OY/mk_pack.vhd" "" { Text "C:/_OEVM/stand_last/MY_OY/mk_pack.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643053770280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643053770280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_oy/controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_oy/controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-behav1 " "Found design unit 1: ControlUnit-behav1" {  } { { "MY_OY/ControlUnit.vhd" "" { Text "C:/_OEVM/stand_last/MY_OY/ControlUnit.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643053770281 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "MY_OY/ControlUnit.vhd" "" { Text "C:/_OEVM/stand_last/MY_OY/ControlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643053770281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643053770281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_oy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_oy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TEST_OY-bdf_type " "Found design unit 1: TEST_OY-bdf_type" {  } { { "TEST_OY.vhd" "" { Text "C:/_OEVM/stand_last/TEST_OY.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643053770282 ""} { "Info" "ISGN_ENTITY_NAME" "1 TEST_OY " "Found entity 1: TEST_OY" {  } { { "TEST_OY.vhd" "" { Text "C:/_OEVM/stand_last/TEST_OY.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643053770282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643053770282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config.vhd 1 0 " "Found 1 design units, including 0 entities, in source file config.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Operation_Device_for_stand " "Found design unit 1: Operation_Device_for_stand" {  } { { "config.vhd" "" { Text "C:/_OEVM/stand_last/config.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643053770283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643053770283 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TEST_OY " "Elaborating entity \"TEST_OY\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1643053770316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "OY OY:uut A:struct " "Elaborating entity \"OY\" using architecture \"A:struct\" for hierarchy \"OY:uut\"" {  } { { "TEST_OY.vhd" "uut" { Text "C:/_OEVM/stand_last/TEST_OY.vhd" 171 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643053770317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OperationAutomat OY:uut\|OperationAutomat:unit_OA " "Elaborating entity \"OperationAutomat\" for hierarchy \"OY:uut\|OperationAutomat:unit_OA\"" {  } { { "MY_OY/OY.vhd" "unit_OA" { Text "C:/_OEVM/stand_last/MY_OY/OY.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643053770318 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ra OperationAutomat.vhd(72) " "VHDL Process Statement warning at OperationAutomat.vhd(72): signal \"ra\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MY_OY/OperationAutomat.vhd" "" { Text "C:/_OEVM/stand_last/MY_OY/OperationAutomat.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643053770319 "|TEST_OY|OY:uut|OperationAutomat:unit_OA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rb OperationAutomat.vhd(73) " "VHDL Process Statement warning at OperationAutomat.vhd(73): signal \"rb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MY_OY/OperationAutomat.vhd" "" { Text "C:/_OEVM/stand_last/MY_OY/OperationAutomat.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643053770320 "|TEST_OY|OY:uut|OperationAutomat:unit_OA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cx OperationAutomat.vhd(16) " "Output port \"cx\" at OperationAutomat.vhd(16) has no driver" {  } { { "MY_OY/OperationAutomat.vhd" "" { Text "C:/_OEVM/stand_last/MY_OY/OperationAutomat.vhd" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643053770322 "|TEST_OY|OY:uut|OperationAutomat:unit_OA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit OY:uut\|ControlUnit:unit_YA " "Elaborating entity \"ControlUnit\" for hierarchy \"OY:uut\|ControlUnit:unit_YA\"" {  } { { "MY_OY/OY.vhd" "unit_YA" { Text "C:/_OEVM/stand_last/MY_OY/OY.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643053770330 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state ControlUnit.vhd(37) " "VHDL Process Statement warning at ControlUnit.vhd(37): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "MY_OY/ControlUnit.vhd" "" { Text "C:/_OEVM/stand_last/MY_OY/ControlUnit.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1643053770330 "|TEST_OY|OY:uut|ControlUnit:unit_YA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y ControlUnit.vhd(37) " "VHDL Process Statement warning at ControlUnit.vhd(37): inferring latch(es) for signal or variable \"y\", which holds its previous value in one or more paths through the process" {  } { { "MY_OY/ControlUnit.vhd" "" { Text "C:/_OEVM/stand_last/MY_OY/ControlUnit.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1643053770330 "|TEST_OY|OY:uut|ControlUnit:unit_YA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] ControlUnit.vhd(37) " "Inferred latch for \"y\[0\]\" at ControlUnit.vhd(37)" {  } { { "MY_OY/ControlUnit.vhd" "" { Text "C:/_OEVM/stand_last/MY_OY/ControlUnit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643053770331 "|TEST_OY|OY:uut|ControlUnit:unit_YA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] ControlUnit.vhd(37) " "Inferred latch for \"y\[1\]\" at ControlUnit.vhd(37)" {  } { { "MY_OY/ControlUnit.vhd" "" { Text "C:/_OEVM/stand_last/MY_OY/ControlUnit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643053770331 "|TEST_OY|OY:uut|ControlUnit:unit_YA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] ControlUnit.vhd(37) " "Inferred latch for \"y\[2\]\" at ControlUnit.vhd(37)" {  } { { "MY_OY/ControlUnit.vhd" "" { Text "C:/_OEVM/stand_last/MY_OY/ControlUnit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643053770331 "|TEST_OY|OY:uut|ControlUnit:unit_YA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] ControlUnit.vhd(37) " "Inferred latch for \"y\[3\]\" at ControlUnit.vhd(37)" {  } { { "MY_OY/ControlUnit.vhd" "" { Text "C:/_OEVM/stand_last/MY_OY/ControlUnit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643053770331 "|TEST_OY|OY:uut|ControlUnit:unit_YA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] ControlUnit.vhd(37) " "Inferred latch for \"y\[4\]\" at ControlUnit.vhd(37)" {  } { { "MY_OY/ControlUnit.vhd" "" { Text "C:/_OEVM/stand_last/MY_OY/ControlUnit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643053770331 "|TEST_OY|OY:uut|ControlUnit:unit_YA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] ControlUnit.vhd(37) " "Inferred latch for \"y\[5\]\" at ControlUnit.vhd(37)" {  } { { "MY_OY/ControlUnit.vhd" "" { Text "C:/_OEVM/stand_last/MY_OY/ControlUnit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643053770331 "|TEST_OY|OY:uut|ControlUnit:unit_YA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] ControlUnit.vhd(37) " "Inferred latch for \"y\[6\]\" at ControlUnit.vhd(37)" {  } { { "MY_OY/ControlUnit.vhd" "" { Text "C:/_OEVM/stand_last/MY_OY/ControlUnit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643053770331 "|TEST_OY|OY:uut|ControlUnit:unit_YA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] ControlUnit.vhd(37) " "Inferred latch for \"y\[7\]\" at ControlUnit.vhd(37)" {  } { { "MY_OY/ControlUnit.vhd" "" { Text "C:/_OEVM/stand_last/MY_OY/ControlUnit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643053770331 "|TEST_OY|OY:uut|ControlUnit:unit_YA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[8\] ControlUnit.vhd(37) " "Inferred latch for \"y\[8\]\" at ControlUnit.vhd(37)" {  } { { "MY_OY/ControlUnit.vhd" "" { Text "C:/_OEVM/stand_last/MY_OY/ControlUnit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643053770331 "|TEST_OY|OY:uut|ControlUnit:unit_YA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[9\] ControlUnit.vhd(37) " "Inferred latch for \"y\[9\]\" at ControlUnit.vhd(37)" {  } { { "MY_OY/ControlUnit.vhd" "" { Text "C:/_OEVM/stand_last/MY_OY/ControlUnit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643053770331 "|TEST_OY|OY:uut|ControlUnit:unit_YA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s4 ControlUnit.vhd(37) " "Inferred latch for \"next_state.s4\" at ControlUnit.vhd(37)" {  } { { "MY_OY/ControlUnit.vhd" "" { Text "C:/_OEVM/stand_last/MY_OY/ControlUnit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643053770331 "|TEST_OY|OY:uut|ControlUnit:unit_YA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s3 ControlUnit.vhd(37) " "Inferred latch for \"next_state.s3\" at ControlUnit.vhd(37)" {  } { { "MY_OY/ControlUnit.vhd" "" { Text "C:/_OEVM/stand_last/MY_OY/ControlUnit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643053770331 "|TEST_OY|OY:uut|ControlUnit:unit_YA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s2 ControlUnit.vhd(37) " "Inferred latch for \"next_state.s2\" at ControlUnit.vhd(37)" {  } { { "MY_OY/ControlUnit.vhd" "" { Text "C:/_OEVM/stand_last/MY_OY/ControlUnit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643053770331 "|TEST_OY|OY:uut|ControlUnit:unit_YA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s1 ControlUnit.vhd(37) " "Inferred latch for \"next_state.s1\" at ControlUnit.vhd(37)" {  } { { "MY_OY/ControlUnit.vhd" "" { Text "C:/_OEVM/stand_last/MY_OY/ControlUnit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643053770331 "|TEST_OY|OY:uut|ControlUnit:unit_YA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s0 ControlUnit.vhd(37) " "Inferred latch for \"next_state.s0\" at ControlUnit.vhd(37)" {  } { { "MY_OY/ControlUnit.vhd" "" { Text "C:/_OEVM/stand_last/MY_OY/ControlUnit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643053770331 "|TEST_OY|OY:uut|ControlUnit:unit_YA"}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "x OY:uut\|ControlUnit:unit_YA 3 5 " "Actual width (3) of port \"x\" on instance \"OY:uut\|ControlUnit:unit_YA\" is not compatible with the formal port width (5) declared by the instantiated entity" {  } { { "MY_OY/OY.vhd" "unit_YA" { Text "C:/_OEVM/stand_last/MY_OY/OY.vhd" 60 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1643053770355 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "x OY:uut\|OperationAutomat:unit_OA 3 5 " "Actual width (3) of port \"x\" on instance \"OY:uut\|OperationAutomat:unit_OA\" is not compatible with the formal port width (5) declared by the instantiated entity" {  } { { "MY_OY/OY.vhd" "unit_OA" { Text "C:/_OEVM/stand_last/MY_OY/OY.vhd" 56 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1643053770356 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1643053770359 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643053770453 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jan 24 22:49:30 2022 " "Processing ended: Mon Jan 24 22:49:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643053770453 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643053770453 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643053770453 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1643053770453 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1643053771036 ""}
