{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/mohit/microlab337/MicroLab/datapath.vhd " "Source file: /home/mohit/microlab337/MicroLab/datapath.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1510182412535 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1510182412535 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/mohit/microlab337/MicroLab/datapath.vhd " "Source file: /home/mohit/microlab337/MicroLab/datapath.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1510182412544 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1510182412544 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/mohit/microlab337/MicroLab/datapath.vhd " "Source file: /home/mohit/microlab337/MicroLab/datapath.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1510182412553 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1510182412553 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1510182413490 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510182413491 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  9 04:36:53 2017 " "Processing started: Thu Nov  9 04:36:53 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510182413491 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510182413491 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510182413491 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1510182413667 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1510182413668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mohit/microlab337/Components/registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mohit/microlab337/Components/registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers-behav " "Found design unit 1: registers-behav" {  } { { "../Components/registers.vhd" "" { Text "/home/mohit/microlab337/Components/registers.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510182426215 ""} { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "../Components/registers.vhd" "" { Text "/home/mohit/microlab337/Components/registers.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510182426215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510182426215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mohit/microlab337/Components/TwosComplement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mohit/microlab337/Components/TwosComplement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TwosComplement-Behave " "Found design unit 1: TwosComplement-Behave" {  } { { "../Components/TwosComplement.vhd" "" { Text "/home/mohit/microlab337/Components/TwosComplement.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510182426216 ""} { "Info" "ISGN_ENTITY_NAME" "1 TwosComplement " "Found entity 1: TwosComplement" {  } { { "../Components/TwosComplement.vhd" "" { Text "/home/mohit/microlab337/Components/TwosComplement.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510182426216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510182426216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-rtl " "Found design unit 1: ram-rtl" {  } { { "ram.vhd" "" { Text "/home/mohit/microlab337/MicroLab/ram.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510182426217 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "/home/mohit/microlab337/MicroLab/ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510182426217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510182426217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trail_zero7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trail_zero7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trail_zero7-behav " "Found design unit 1: trail_zero7-behav" {  } { { "trail_zero7.vhd" "" { Text "/home/mohit/microlab337/MicroLab/trail_zero7.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510182426217 ""} { "Info" "ISGN_ENTITY_NAME" "1 trail_zero7 " "Found entity 1: trail_zero7" {  } { { "trail_zero7.vhd" "" { Text "/home/mohit/microlab337/MicroLab/trail_zero7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510182426217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510182426217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp_reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file temp_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 temp_reg-behav " "Found design unit 1: temp_reg-behav" {  } { { "temp_reg.vhdl" "" { Text "/home/mohit/microlab337/MicroLab/temp_reg.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510182426218 ""} { "Info" "ISGN_ENTITY_NAME" "1 temp_reg " "Found entity 1: temp_reg" {  } { { "temp_reg.vhdl" "" { Text "/home/mohit/microlab337/MicroLab/temp_reg.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510182426218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510182426218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_ext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_ext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_ext-rtl " "Found design unit 1: sign_ext-rtl" {  } { { "sign_ext.vhd" "" { Text "/home/mohit/microlab337/MicroLab/sign_ext.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510182426218 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_ext " "Found entity 1: sign_ext" {  } { { "sign_ext.vhd" "" { Text "/home/mohit/microlab337/MicroLab/sign_ext.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510182426218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510182426218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-behavioral " "Found design unit 1: register_file-behavioral" {  } { { "regfile.vhd" "" { Text "/home/mohit/microlab337/MicroLab/regfile.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510182426219 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "regfile.vhd" "" { Text "/home/mohit/microlab337/MicroLab/regfile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510182426219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510182426219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priorityEncoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file priorityEncoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 priorityEncoder-priority_enc_arc " "Found design unit 1: priorityEncoder-priority_enc_arc" {  } { { "priorityEncoder.vhd" "" { Text "/home/mohit/microlab337/MicroLab/priorityEncoder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510182426219 ""} { "Info" "ISGN_ENTITY_NAME" "1 priorityEncoder " "Found entity 1: priorityEncoder" {  } { { "priorityEncoder.vhd" "" { Text "/home/mohit/microlab337/MicroLab/priorityEncoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510182426219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510182426219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8to1-rtl " "Found design unit 1: mux8to1-rtl" {  } { { "mux8to1.vhd" "" { Text "/home/mohit/microlab337/MicroLab/mux8to1.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510182426220 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8to1 " "Found entity 1: mux8to1" {  } { { "mux8to1.vhd" "" { Text "/home/mohit/microlab337/MicroLab/mux8to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510182426220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510182426220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-rtl " "Found design unit 1: mux4to1-rtl" {  } { { "mux4to1.vhd" "" { Text "/home/mohit/microlab337/MicroLab/mux4to1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510182426220 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "mux4to1.vhd" "" { Text "/home/mohit/microlab337/MicroLab/mux4to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510182426220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510182426220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-rtl " "Found design unit 1: mux2to1-rtl" {  } { { "mux2to1.vhd" "" { Text "/home/mohit/microlab337/MicroLab/mux2to1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510182426221 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.vhd" "" { Text "/home/mohit/microlab337/MicroLab/mux2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510182426221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510182426221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instr_reg-behav " "Found design unit 1: instr_reg-behav" {  } { { "instr_reg.vhd" "" { Text "/home/mohit/microlab337/MicroLab/instr_reg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510182426221 ""} { "Info" "ISGN_ENTITY_NAME" "1 instr_reg " "Found entity 1: instr_reg" {  } { { "instr_reg.vhd" "" { Text "/home/mohit/microlab337/MicroLab/instr_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510182426221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510182426221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder3_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3_16-decoder3_16_arc " "Found design unit 1: decoder3_16-decoder3_16_arc" {  } { { "decoder3_16.vhd" "" { Text "/home/mohit/microlab337/MicroLab/decoder3_16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510182426221 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder3_16 " "Found entity 1: decoder3_16" {  } { { "decoder3_16.vhd" "" { Text "/home/mohit/microlab337/MicroLab/decoder3_16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510182426221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510182426221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Struct " "Found design unit 1: ALU-Struct" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510182426222 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510182426222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510182426222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-rtl " "Found design unit 1: datapath-rtl" {  } { { "datapath.vhd" "" { Text "/home/mohit/microlab337/MicroLab/datapath.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510182426223 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "/home/mohit/microlab337/MicroLab/datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510182426223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510182426223 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1510182426285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:t2_mux " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:t2_mux\"" {  } { { "datapath.vhd" "t2_mux" { Text "/home/mohit/microlab337/MicroLab/datapath.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510182426313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:muxt1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:muxt1\"" {  } { { "datapath.vhd" "muxt1" { Text "/home/mohit/microlab337/MicroLab/datapath.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510182426314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:a1_rf " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:a1_rf\"" {  } { { "datapath.vhd" "a1_rf" { Text "/home/mohit/microlab337/MicroLab/datapath.vhd" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510182426316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8to1 mux8to1:a3_rf " "Elaborating entity \"mux8to1\" for hierarchy \"mux8to1:a3_rf\"" {  } { { "datapath.vhd" "a3_rf" { Text "/home/mohit/microlab337/MicroLab/datapath.vhd" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510182426316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8to1 mux8to1:alu_a_mux " "Elaborating entity \"mux8to1\" for hierarchy \"mux8to1:alu_a_mux\"" {  } { { "datapath.vhd" "alu_a_mux" { Text "/home/mohit/microlab337/MicroLab/datapath.vhd" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510182426317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:my_alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:my_alu\"" {  } { { "datapath.vhd" "my_alu" { Text "/home/mohit/microlab337/MicroLab/datapath.vhd" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510182426318 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add1bit alu.vhd(58) " "VHDL Process Statement warning at alu.vhd(58): signal \"add1bit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510182426319 "|alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_out_read alu.vhd(53) " "VHDL Process Statement warning at alu.vhd(53): inferring latch(es) for signal or variable \"alu_out_read\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510182426319 "|alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "two_complement_add alu.vhd(53) " "VHDL Process Statement warning at alu.vhd(53): inferring latch(es) for signal or variable \"two_complement_add\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510182426319 "|alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cmp alu.vhd(53) " "VHDL Process Statement warning at alu.vhd(53): inferring latch(es) for signal or variable \"cmp\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510182426319 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmp alu.vhd(53) " "Inferred latch for \"cmp\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510182426319 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[0\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[0\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510182426319 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[1\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[1\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510182426319 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[2\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[2\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510182426319 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[3\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[3\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510182426319 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[4\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[4\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510182426319 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[5\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[5\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510182426319 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[6\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[6\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510182426319 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[7\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[7\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510182426319 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[8\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[8\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510182426320 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[9\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[9\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510182426320 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[10\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[10\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510182426320 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[11\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[11\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510182426320 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[12\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[12\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510182426320 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[13\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[13\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510182426320 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[14\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[14\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510182426320 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[0\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[0\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510182426320 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[1\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[1\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510182426320 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[2\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[2\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510182426320 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[3\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[3\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510182426320 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[4\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[4\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510182426320 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[5\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[5\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510182426320 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[6\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[6\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510182426320 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[7\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[7\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510182426320 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[8\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[8\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510182426320 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[9\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[9\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510182426320 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[10\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[10\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510182426320 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[11\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[11\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510182426320 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[12\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[12\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510182426320 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[13\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[13\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510182426320 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[14\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[14\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510182426320 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[15\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[15\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510182426320 "|alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwosComplement ALU:my_alu\|TwosComplement:two " "Elaborating entity \"TwosComplement\" for hierarchy \"ALU:my_alu\|TwosComplement:two\"" {  } { { "alu.vhd" "two" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510182426321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:car " "Elaborating entity \"registers\" for hierarchy \"registers:car\"" {  } { { "datapath.vhd" "car" { Text "/home/mohit/microlab337/MicroLab/datapath.vhd" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510182426322 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en registers.vhd(17) " "VHDL Process Statement warning at registers.vhd(17): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Components/registers.vhd" "" { Text "/home/mohit/microlab337/Components/registers.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510182426322 "|datapath|registers:car"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ext sign_ext:sign_ext7 " "Elaborating entity \"sign_ext\" for hierarchy \"sign_ext:sign_ext7\"" {  } { { "datapath.vhd" "sign_ext7" { Text "/home/mohit/microlab337/MicroLab/datapath.vhd" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510182426324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ext sign_ext:sign_ext8 " "Elaborating entity \"sign_ext\" for hierarchy \"sign_ext:sign_ext8\"" {  } { { "datapath.vhd" "sign_ext8" { Text "/home/mohit/microlab337/MicroLab/datapath.vhd" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510182426325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ext sign_ext:sign_ext10 " "Elaborating entity \"sign_ext\" for hierarchy \"sign_ext:sign_ext10\"" {  } { { "datapath.vhd" "sign_ext10" { Text "/home/mohit/microlab337/MicroLab/datapath.vhd" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510182426326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "priorityEncoder priorityEncoder:pr_enc " "Elaborating entity \"priorityEncoder\" for hierarchy \"priorityEncoder:pr_enc\"" {  } { { "datapath.vhd" "pr_enc" { Text "/home/mohit/microlab337/MicroLab/datapath.vhd" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510182426326 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dout priorityEncoder.vhd(18) " "VHDL Process Statement warning at priorityEncoder.vhd(18): inferring latch(es) for signal or variable \"dout\", which holds its previous value in one or more paths through the process" {  } { { "priorityEncoder.vhd" "" { Text "/home/mohit/microlab337/MicroLab/priorityEncoder.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510182426326 "|datapath|priorityEncoder:pr_enc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "valid priorityEncoder.vhd(18) " "VHDL Process Statement warning at priorityEncoder.vhd(18): inferring latch(es) for signal or variable \"valid\", which holds its previous value in one or more paths through the process" {  } { { "priorityEncoder.vhd" "" { Text "/home/mohit/microlab337/MicroLab/priorityEncoder.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510182426327 "|datapath|priorityEncoder:pr_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid priorityEncoder.vhd(18) " "Inferred latch for \"valid\" at priorityEncoder.vhd(18)" {  } { { "priorityEncoder.vhd" "" { Text "/home/mohit/microlab337/MicroLab/priorityEncoder.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510182426327 "|datapath|priorityEncoder:pr_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] priorityEncoder.vhd(18) " "Inferred latch for \"dout\[0\]\" at priorityEncoder.vhd(18)" {  } { { "priorityEncoder.vhd" "" { Text "/home/mohit/microlab337/MicroLab/priorityEncoder.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510182426327 "|datapath|priorityEncoder:pr_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] priorityEncoder.vhd(18) " "Inferred latch for \"dout\[1\]\" at priorityEncoder.vhd(18)" {  } { { "priorityEncoder.vhd" "" { Text "/home/mohit/microlab337/MicroLab/priorityEncoder.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510182426327 "|datapath|priorityEncoder:pr_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[2\] priorityEncoder.vhd(18) " "Inferred latch for \"dout\[2\]\" at priorityEncoder.vhd(18)" {  } { { "priorityEncoder.vhd" "" { Text "/home/mohit/microlab337/MicroLab/priorityEncoder.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510182426327 "|datapath|priorityEncoder:pr_enc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:memory " "Elaborating entity \"ram\" for hierarchy \"ram:memory\"" {  } { { "datapath.vhd" "memory" { Text "/home/mohit/microlab337/MicroLab/datapath.vhd" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510182426327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temp_reg temp_reg:instruction_reg " "Elaborating entity \"temp_reg\" for hierarchy \"temp_reg:instruction_reg\"" {  } { { "datapath.vhd" "instruction_reg" { Text "/home/mohit/microlab337/MicroLab/datapath.vhd" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510182426328 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en temp_reg.vhdl(20) " "VHDL Process Statement warning at temp_reg.vhdl(20): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "temp_reg.vhdl" "" { Text "/home/mohit/microlab337/MicroLab/temp_reg.vhdl" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510182426328 "|datapath|temp_reg:instruction_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trail_zero7 trail_zero7:trail_zero " "Elaborating entity \"trail_zero7\" for hierarchy \"trail_zero7:trail_zero\"" {  } { { "datapath.vhd" "trail_zero" { Text "/home/mohit/microlab337/MicroLab/datapath.vhd" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510182426330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3_16 decoder3_16:decoder " "Elaborating entity \"decoder3_16\" for hierarchy \"decoder3_16:decoder\"" {  } { { "datapath.vhd" "decoder" { Text "/home/mohit/microlab337/MicroLab/datapath.vhd" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510182426330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:reg_file " "Elaborating entity \"register_file\" for hierarchy \"register_file:reg_file\"" {  } { { "datapath.vhd" "reg_file" { Text "/home/mohit/microlab337/MicroLab/datapath.vhd" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510182426331 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "carry_flag my_alu " "Port \"carry_flag\" does not exist in macrofunction \"my_alu\"" {  } { { "datapath.vhd" "my_alu" { Text "/home/mohit/microlab337/MicroLab/datapath.vhd" 340 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510182426370 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "zero_flag my_alu " "Port \"zero_flag\" does not exist in macrofunction \"my_alu\"" {  } { { "datapath.vhd" "my_alu" { Text "/home/mohit/microlab337/MicroLab/datapath.vhd" 340 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510182426370 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1510182426376 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "951 " "Peak virtual memory: 951 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510182426468 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov  9 04:37:06 2017 " "Processing ended: Thu Nov  9 04:37:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510182426468 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510182426468 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510182426468 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1510182426468 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 10 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 10 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1510182426583 ""}
