Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2.1 (win64) Build 1957588 Wed Aug  9 16:32:24 MDT 2017
| Date         : Sat Nov 25 19:14:05 2017
| Host         : A205-07 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file game_top_control_sets_placed.rpt
| Design       : game_top
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              10 |            3 |
| Yes          | No                    | No                     |              21 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               9 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+----------------+---------------------------+------------------+----------------+
|       Clock Signal      |  Enable Signal |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+-------------------------+----------------+---------------------------+------------------+----------------+
|  disp_clk/inst/clk_out1 |                |                           |                5 |              5 |
|  disp_clk/inst/clk_out1 | display/vcount | display/vcount[9]_i_1_n_0 |                3 |              9 |
|  disp_clk/inst/clk_out1 |                | display/vcount            |                3 |             10 |
|  display/CLK            |                |                           |                9 |             21 |
|  disp_clk/inst/clk_out1 | display/pix_r1 |                           |                9 |             21 |
+-------------------------+----------------+---------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 5      |                     1 |
| 9      |                     1 |
| 10     |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


