/* Generated by Yosys 0.62 (git sha1 7326bb7d6641500ecb285c291a54a662cb1e76cf, g++ 14.3.0-16 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/conda/feedstock_root/build_artifacts/yosys_1770212898249/work=/usr/local/src/conda/yosys-0.62 -fdebug-prefix-map=/home/dp665/.conda/envs/synth-research=/usr/local/src/conda-prefix -fPIC -O3) */

module qrstu_flat(CLK, TMODE, RESET_D1_R_N, CFG_DWDISW, EXT_DWREQRAM_R, DW_GNTRAM_R, SEN, DISABLEC, DATAUPI_0, DATAUPI_1, DATAUPI_2, DATAUPI_3, DATAUPI_4, DATAUPI_5, DATAUPI_6, DATAUPI_7, DATAUPI_8, DATAUPI_9, DATAUPI_10, DATAUPI_11, DATAUPI_12
, DATAUPI_13, DATAUPI_14, DATAUPI_15, DATAUPI_16, DATAUPI_17, DATAUPI_18, DATAUPI_19, DATAUPI_20, DATAUPI_21, DATAUPI_22, DATAUPI_23, DATAUPI_24, DATAUPI_25, DATAUPI_26, DATAUPI_27, DATAUPI_28, DATAUPI_29, DATAUPI_30, DATAUPI_31, DW_DATAUPO_0, DW_DATAUPO_1
, DW_DATAUPO_2, DW_DATAUPO_3, DW_DATAUPO_4, DW_DATAUPO_5, DW_DATAUPO_6, DW_DATAUPO_7, DW_DATAUPO_8, DW_DATAUPO_9, DW_DATAUPO_10, DW_DATAUPO_11, DW_DATAUPO_12, DW_DATAUPO_13, DW_DATAUPO_14, DW_DATAUPO_15, DW_DATAUPO_16, DW_DATAUPO_17, DW_DATAUPO_18, DW_DATAUPO_19, DW_DATAUPO_20, DW_DATAUPO_21, DW_DATAUPO_22
, DW_DATAUPO_23, DW_DATAUPO_24, DW_DATAUPO_25, DW_DATAUPO_26, DW_DATAUPO_27, DW_DATAUPO_28, DW_DATAUPO_29, DW_DATAUPO_30, DW_DATAUPO_31, DATADOWNI_0, DATADOWNI_1, DATADOWNI_2, DATADOWNI_3, DATADOWNI_4, DATADOWNI_5, DATADOWNI_6, DATADOWNI_7, DATADOWNI_8, DATADOWNI_9, DATADOWNI_10, DATADOWNI_11
, DATADOWNI_12, DATADOWNI_13, DATADOWNI_14, DATADOWNI_15, DATADOWNI_16, DATADOWNI_17, DATADOWNI_18, DATADOWNI_19, DATADOWNI_20, DATADOWNI_21, DATADOWNI_22, DATADOWNI_23, DATADOWNI_24, DATADOWNI_25, DATADOWNI_26, DATADOWNI_27, DATADOWNI_28, DATADOWNI_29, DATADOWNI_30, DATADOWNI_31, DW_DATADOWNO_0
, DW_DATADOWNO_1, DW_DATADOWNO_2, DW_DATADOWNO_3, DW_DATADOWNO_4, DW_DATADOWNO_5, DW_DATADOWNO_6, DW_DATADOWNO_7, DW_DATADOWNO_8, DW_DATADOWNO_9, DW_DATADOWNO_10, DW_DATADOWNO_11, DW_DATADOWNO_12, DW_DATADOWNO_13, DW_DATADOWNO_14, DW_DATADOWNO_15, DW_DATADOWNO_16, DW_DATADOWNO_17, DW_DATADOWNO_18, DW_DATADOWNO_19, DW_DATADOWNO_20, DW_DATADOWNO_21
, DW_DATADOWNO_22, DW_DATADOWNO_23, DW_DATADOWNO_24, DW_DATADOWNO_25, DW_DATADOWNO_26, DW_DATADOWNO_27, DW_DATADOWNO_28, DW_DATADOWNO_29, DW_DATADOWNO_30, DW_DATADOWNO_31, NEXTADDR_0, NEXTADDR_1, NEXTADDR_2, NEXTADDR_3, NEXTADDR_4, NEXTADDR_5, NEXTADDR_6, NEXTADDR_7, NEXTADDR_8, NEXTADDR_9, NEXTADDR_10
, NEXTADDR_11, NEXTADDR_12, NEXTADDR_13, NEXTADDR_14, NEXTADDR_15, NEXTADDR_16, NEXTADDR_17, NEXTADDR_18, NEXTADDR_19, NEXTADDR_20, NEXTADDR_21, NEXTADDR_22, NEXTADDR_23, NEXTADDR_24, NEXTADDR_25, NEXTADDR_26, NEXTADDR_27, NEXTADDR_28, NEXTADDR_29, NEXTADDR_30, NEXTADDR_31
, NEXTRDOP, NEXTWROP, NEXTBE_0, NEXTBE_1, NEXTBE_2, NEXTBE_3, NEXTSX, DW_VAL, EXCP, DW_ACK, X_HALT_R_0, X_HALT_R_1, X_HALT_R_2, X_HALT_R_3, X_HALT_R_4, X_HALT_R_5, X_HALT_R_6, X_HALT_R_7, X_HALT_R_8, X_HALT_R_9, X_HALT_R_10
, X_HALT_R_11, X_HALT_R_12, X_HALT_R_13, DC_RPQUIETIFNBA, DC_RPQUIETIFB, DC_RPALGNIFNBNA, DC_RPALGNIFB, DW_HALT_W_R_0, DW_HALT_W_R_1, DW_HALT_W_R_2, DW_DATAINDEX_2, DW_DATAINDEX_3, DW_DATAINDEX_4, DW_DATAINDEX_5, DW_DATAINDEX_6, DW_DATAINDEX_7, DW_DATAINDEX_8, DW_DATAINDEX_9, DW_DATAINDEX_10, DW_DATAINDEX_11, DW_DATAINDEX_12
, DW_DATAINDEX_13, DW_DATAINDEX_14, DW_DATAINDEX_15, DWR_DATARD_0, DWR_DATARD_1, DWR_DATARD_2, DWR_DATARD_3, DWR_DATARD_4, DWR_DATARD_5, DWR_DATARD_6, DWR_DATARD_7, DWR_DATARD_8, DWR_DATARD_9, DWR_DATARD_10, DWR_DATARD_11, DWR_DATARD_12, DWR_DATARD_13, DWR_DATARD_14, DWR_DATARD_15, DWR_DATARD_16, DWR_DATARD_17
, DWR_DATARD_18, DWR_DATARD_19, DWR_DATARD_20, DWR_DATARD_21, DWR_DATARD_22, DWR_DATARD_23, DWR_DATARD_24, DWR_DATARD_25, DWR_DATARD_26, DWR_DATARD_27, DWR_DATARD_28, DWR_DATARD_29, DWR_DATARD_30, DWR_DATARD_31, DW_DATAWR_0, DW_DATAWR_1, DW_DATAWR_2, DW_DATAWR_3, DW_DATAWR_4, DW_DATAWR_5, DW_DATAWR_6
, DW_DATAWR_7, DW_DATAWR_8, DW_DATAWR_9, DW_DATAWR_10, DW_DATAWR_11, DW_DATAWR_12, DW_DATAWR_13, DW_DATAWR_14, DW_DATAWR_15, DW_DATAWR_16, DW_DATAWR_17, DW_DATAWR_18, DW_DATAWR_19, DW_DATAWR_20, DW_DATAWR_21, DW_DATAWR_22, DW_DATAWR_23, DW_DATAWR_24, DW_DATAWR_25, DW_DATAWR_26, DW_DATAWR_27
, DW_DATAWR_28, DW_DATAWR_29, DW_DATAWR_30, DW_DATAWR_31, DW_DATAWE, DW_DATAWEN, DW_DATARE, DW_DATAREN, DW_DATACS, DW_DATACSN, CONFIGBASE_10, CONFIGBASE_11, CONFIGBASE_12, CONFIGBASE_13, CONFIGBASE_14, CONFIGBASE_15, CONFIGBASE_16, CONFIGBASE_17, CONFIGBASE_18, CONFIGBASE_19, CONFIGBASE_20
, CONFIGBASE_21, CONFIGBASE_22, CONFIGBASE_23, CONFIGBASE_24, CONFIGBASE_25, CONFIGBASE_26, CONFIGBASE_27, CONFIGBASE_28, CONFIGBASE_29, CONFIGBASE_30, CONFIGBASE_31, CONFIGTOP_4, CONFIGTOP_5, CONFIGTOP_6, CONFIGTOP_7, CONFIGTOP_8, CONFIGTOP_9, CONFIGTOP_10, CONFIGTOP_11, CONFIGTOP_12, CONFIGTOP_13
, CONFIGTOP_14, CONFIGTOP_15);
  input CLK;
  wire CLK;
  input TMODE;
  wire TMODE;
  input RESET_D1_R_N;
  wire RESET_D1_R_N;
  input CFG_DWDISW;
  wire CFG_DWDISW;
  input EXT_DWREQRAM_R;
  wire EXT_DWREQRAM_R;
  output DW_GNTRAM_R;
  reg DW_GNTRAM_R;
  input SEN;
  wire SEN;
  input DISABLEC;
  wire DISABLEC;
  input DATAUPI_0;
  wire DATAUPI_0;
  input DATAUPI_1;
  wire DATAUPI_1;
  input DATAUPI_2;
  wire DATAUPI_2;
  input DATAUPI_3;
  wire DATAUPI_3;
  input DATAUPI_4;
  wire DATAUPI_4;
  input DATAUPI_5;
  wire DATAUPI_5;
  input DATAUPI_6;
  wire DATAUPI_6;
  input DATAUPI_7;
  wire DATAUPI_7;
  input DATAUPI_8;
  wire DATAUPI_8;
  input DATAUPI_9;
  wire DATAUPI_9;
  input DATAUPI_10;
  wire DATAUPI_10;
  input DATAUPI_11;
  wire DATAUPI_11;
  input DATAUPI_12;
  wire DATAUPI_12;
  input DATAUPI_13;
  wire DATAUPI_13;
  input DATAUPI_14;
  wire DATAUPI_14;
  input DATAUPI_15;
  wire DATAUPI_15;
  input DATAUPI_16;
  wire DATAUPI_16;
  input DATAUPI_17;
  wire DATAUPI_17;
  input DATAUPI_18;
  wire DATAUPI_18;
  input DATAUPI_19;
  wire DATAUPI_19;
  input DATAUPI_20;
  wire DATAUPI_20;
  input DATAUPI_21;
  wire DATAUPI_21;
  input DATAUPI_22;
  wire DATAUPI_22;
  input DATAUPI_23;
  wire DATAUPI_23;
  input DATAUPI_24;
  wire DATAUPI_24;
  input DATAUPI_25;
  wire DATAUPI_25;
  input DATAUPI_26;
  wire DATAUPI_26;
  input DATAUPI_27;
  wire DATAUPI_27;
  input DATAUPI_28;
  wire DATAUPI_28;
  input DATAUPI_29;
  wire DATAUPI_29;
  input DATAUPI_30;
  wire DATAUPI_30;
  input DATAUPI_31;
  wire DATAUPI_31;
  output DW_DATAUPO_0;
  wire DW_DATAUPO_0;
  output DW_DATAUPO_1;
  wire DW_DATAUPO_1;
  output DW_DATAUPO_2;
  wire DW_DATAUPO_2;
  output DW_DATAUPO_3;
  wire DW_DATAUPO_3;
  output DW_DATAUPO_4;
  wire DW_DATAUPO_4;
  output DW_DATAUPO_5;
  wire DW_DATAUPO_5;
  output DW_DATAUPO_6;
  wire DW_DATAUPO_6;
  output DW_DATAUPO_7;
  wire DW_DATAUPO_7;
  output DW_DATAUPO_8;
  wire DW_DATAUPO_8;
  output DW_DATAUPO_9;
  wire DW_DATAUPO_9;
  output DW_DATAUPO_10;
  wire DW_DATAUPO_10;
  output DW_DATAUPO_11;
  wire DW_DATAUPO_11;
  output DW_DATAUPO_12;
  wire DW_DATAUPO_12;
  output DW_DATAUPO_13;
  wire DW_DATAUPO_13;
  output DW_DATAUPO_14;
  wire DW_DATAUPO_14;
  output DW_DATAUPO_15;
  wire DW_DATAUPO_15;
  output DW_DATAUPO_16;
  wire DW_DATAUPO_16;
  output DW_DATAUPO_17;
  wire DW_DATAUPO_17;
  output DW_DATAUPO_18;
  wire DW_DATAUPO_18;
  output DW_DATAUPO_19;
  wire DW_DATAUPO_19;
  output DW_DATAUPO_20;
  wire DW_DATAUPO_20;
  output DW_DATAUPO_21;
  wire DW_DATAUPO_21;
  output DW_DATAUPO_22;
  wire DW_DATAUPO_22;
  output DW_DATAUPO_23;
  wire DW_DATAUPO_23;
  output DW_DATAUPO_24;
  wire DW_DATAUPO_24;
  output DW_DATAUPO_25;
  wire DW_DATAUPO_25;
  output DW_DATAUPO_26;
  wire DW_DATAUPO_26;
  output DW_DATAUPO_27;
  wire DW_DATAUPO_27;
  output DW_DATAUPO_28;
  wire DW_DATAUPO_28;
  output DW_DATAUPO_29;
  wire DW_DATAUPO_29;
  output DW_DATAUPO_30;
  wire DW_DATAUPO_30;
  output DW_DATAUPO_31;
  wire DW_DATAUPO_31;
  input DATADOWNI_0;
  wire DATADOWNI_0;
  input DATADOWNI_1;
  wire DATADOWNI_1;
  input DATADOWNI_2;
  wire DATADOWNI_2;
  input DATADOWNI_3;
  wire DATADOWNI_3;
  input DATADOWNI_4;
  wire DATADOWNI_4;
  input DATADOWNI_5;
  wire DATADOWNI_5;
  input DATADOWNI_6;
  wire DATADOWNI_6;
  input DATADOWNI_7;
  wire DATADOWNI_7;
  input DATADOWNI_8;
  wire DATADOWNI_8;
  input DATADOWNI_9;
  wire DATADOWNI_9;
  input DATADOWNI_10;
  wire DATADOWNI_10;
  input DATADOWNI_11;
  wire DATADOWNI_11;
  input DATADOWNI_12;
  wire DATADOWNI_12;
  input DATADOWNI_13;
  wire DATADOWNI_13;
  input DATADOWNI_14;
  wire DATADOWNI_14;
  input DATADOWNI_15;
  wire DATADOWNI_15;
  input DATADOWNI_16;
  wire DATADOWNI_16;
  input DATADOWNI_17;
  wire DATADOWNI_17;
  input DATADOWNI_18;
  wire DATADOWNI_18;
  input DATADOWNI_19;
  wire DATADOWNI_19;
  input DATADOWNI_20;
  wire DATADOWNI_20;
  input DATADOWNI_21;
  wire DATADOWNI_21;
  input DATADOWNI_22;
  wire DATADOWNI_22;
  input DATADOWNI_23;
  wire DATADOWNI_23;
  input DATADOWNI_24;
  wire DATADOWNI_24;
  input DATADOWNI_25;
  wire DATADOWNI_25;
  input DATADOWNI_26;
  wire DATADOWNI_26;
  input DATADOWNI_27;
  wire DATADOWNI_27;
  input DATADOWNI_28;
  wire DATADOWNI_28;
  input DATADOWNI_29;
  wire DATADOWNI_29;
  input DATADOWNI_30;
  wire DATADOWNI_30;
  input DATADOWNI_31;
  wire DATADOWNI_31;
  output DW_DATADOWNO_0;
  wire DW_DATADOWNO_0;
  output DW_DATADOWNO_1;
  wire DW_DATADOWNO_1;
  output DW_DATADOWNO_2;
  wire DW_DATADOWNO_2;
  output DW_DATADOWNO_3;
  wire DW_DATADOWNO_3;
  output DW_DATADOWNO_4;
  wire DW_DATADOWNO_4;
  output DW_DATADOWNO_5;
  wire DW_DATADOWNO_5;
  output DW_DATADOWNO_6;
  wire DW_DATADOWNO_6;
  output DW_DATADOWNO_7;
  wire DW_DATADOWNO_7;
  output DW_DATADOWNO_8;
  wire DW_DATADOWNO_8;
  output DW_DATADOWNO_9;
  wire DW_DATADOWNO_9;
  output DW_DATADOWNO_10;
  wire DW_DATADOWNO_10;
  output DW_DATADOWNO_11;
  wire DW_DATADOWNO_11;
  output DW_DATADOWNO_12;
  wire DW_DATADOWNO_12;
  output DW_DATADOWNO_13;
  wire DW_DATADOWNO_13;
  output DW_DATADOWNO_14;
  wire DW_DATADOWNO_14;
  output DW_DATADOWNO_15;
  wire DW_DATADOWNO_15;
  output DW_DATADOWNO_16;
  wire DW_DATADOWNO_16;
  output DW_DATADOWNO_17;
  wire DW_DATADOWNO_17;
  output DW_DATADOWNO_18;
  wire DW_DATADOWNO_18;
  output DW_DATADOWNO_19;
  wire DW_DATADOWNO_19;
  output DW_DATADOWNO_20;
  wire DW_DATADOWNO_20;
  output DW_DATADOWNO_21;
  wire DW_DATADOWNO_21;
  output DW_DATADOWNO_22;
  wire DW_DATADOWNO_22;
  output DW_DATADOWNO_23;
  wire DW_DATADOWNO_23;
  output DW_DATADOWNO_24;
  wire DW_DATADOWNO_24;
  output DW_DATADOWNO_25;
  wire DW_DATADOWNO_25;
  output DW_DATADOWNO_26;
  wire DW_DATADOWNO_26;
  output DW_DATADOWNO_27;
  wire DW_DATADOWNO_27;
  output DW_DATADOWNO_28;
  wire DW_DATADOWNO_28;
  output DW_DATADOWNO_29;
  wire DW_DATADOWNO_29;
  output DW_DATADOWNO_30;
  wire DW_DATADOWNO_30;
  output DW_DATADOWNO_31;
  wire DW_DATADOWNO_31;
  input NEXTADDR_0;
  wire NEXTADDR_0;
  input NEXTADDR_1;
  wire NEXTADDR_1;
  input NEXTADDR_2;
  wire NEXTADDR_2;
  input NEXTADDR_3;
  wire NEXTADDR_3;
  input NEXTADDR_4;
  wire NEXTADDR_4;
  input NEXTADDR_5;
  wire NEXTADDR_5;
  input NEXTADDR_6;
  wire NEXTADDR_6;
  input NEXTADDR_7;
  wire NEXTADDR_7;
  input NEXTADDR_8;
  wire NEXTADDR_8;
  input NEXTADDR_9;
  wire NEXTADDR_9;
  input NEXTADDR_10;
  wire NEXTADDR_10;
  input NEXTADDR_11;
  wire NEXTADDR_11;
  input NEXTADDR_12;
  wire NEXTADDR_12;
  input NEXTADDR_13;
  wire NEXTADDR_13;
  input NEXTADDR_14;
  wire NEXTADDR_14;
  input NEXTADDR_15;
  wire NEXTADDR_15;
  input NEXTADDR_16;
  wire NEXTADDR_16;
  input NEXTADDR_17;
  wire NEXTADDR_17;
  input NEXTADDR_18;
  wire NEXTADDR_18;
  input NEXTADDR_19;
  wire NEXTADDR_19;
  input NEXTADDR_20;
  wire NEXTADDR_20;
  input NEXTADDR_21;
  wire NEXTADDR_21;
  input NEXTADDR_22;
  wire NEXTADDR_22;
  input NEXTADDR_23;
  wire NEXTADDR_23;
  input NEXTADDR_24;
  wire NEXTADDR_24;
  input NEXTADDR_25;
  wire NEXTADDR_25;
  input NEXTADDR_26;
  wire NEXTADDR_26;
  input NEXTADDR_27;
  wire NEXTADDR_27;
  input NEXTADDR_28;
  wire NEXTADDR_28;
  input NEXTADDR_29;
  wire NEXTADDR_29;
  input NEXTADDR_30;
  wire NEXTADDR_30;
  input NEXTADDR_31;
  wire NEXTADDR_31;
  input NEXTRDOP;
  wire NEXTRDOP;
  input NEXTWROP;
  wire NEXTWROP;
  input NEXTBE_0;
  wire NEXTBE_0;
  input NEXTBE_1;
  wire NEXTBE_1;
  input NEXTBE_2;
  wire NEXTBE_2;
  input NEXTBE_3;
  wire NEXTBE_3;
  input NEXTSX;
  wire NEXTSX;
  output DW_VAL;
  wire DW_VAL;
  input EXCP;
  wire EXCP;
  output DW_ACK;
  wire DW_ACK;
  input X_HALT_R_0;
  wire X_HALT_R_0;
  input X_HALT_R_1;
  wire X_HALT_R_1;
  input X_HALT_R_2;
  wire X_HALT_R_2;
  input X_HALT_R_3;
  wire X_HALT_R_3;
  input X_HALT_R_4;
  wire X_HALT_R_4;
  input X_HALT_R_5;
  wire X_HALT_R_5;
  input X_HALT_R_6;
  wire X_HALT_R_6;
  input X_HALT_R_7;
  wire X_HALT_R_7;
  input X_HALT_R_8;
  wire X_HALT_R_8;
  input X_HALT_R_9;
  wire X_HALT_R_9;
  input X_HALT_R_10;
  wire X_HALT_R_10;
  input X_HALT_R_11;
  wire X_HALT_R_11;
  input X_HALT_R_12;
  wire X_HALT_R_12;
  input X_HALT_R_13;
  wire X_HALT_R_13;
  input DC_RPQUIETIFNBA;
  wire DC_RPQUIETIFNBA;
  input DC_RPQUIETIFB;
  wire DC_RPQUIETIFB;
  input DC_RPALGNIFNBNA;
  wire DC_RPALGNIFNBNA;
  input DC_RPALGNIFB;
  wire DC_RPALGNIFB;
  output DW_HALT_W_R_0;
  wire DW_HALT_W_R_0;
  output DW_HALT_W_R_1;
  wire DW_HALT_W_R_1;
  output DW_HALT_W_R_2;
  wire DW_HALT_W_R_2;
  output DW_DATAINDEX_2;
  wire DW_DATAINDEX_2;
  output DW_DATAINDEX_3;
  wire DW_DATAINDEX_3;
  output DW_DATAINDEX_4;
  wire DW_DATAINDEX_4;
  output DW_DATAINDEX_5;
  wire DW_DATAINDEX_5;
  output DW_DATAINDEX_6;
  wire DW_DATAINDEX_6;
  output DW_DATAINDEX_7;
  wire DW_DATAINDEX_7;
  output DW_DATAINDEX_8;
  wire DW_DATAINDEX_8;
  output DW_DATAINDEX_9;
  wire DW_DATAINDEX_9;
  output DW_DATAINDEX_10;
  wire DW_DATAINDEX_10;
  output DW_DATAINDEX_11;
  wire DW_DATAINDEX_11;
  output DW_DATAINDEX_12;
  wire DW_DATAINDEX_12;
  output DW_DATAINDEX_13;
  wire DW_DATAINDEX_13;
  output DW_DATAINDEX_14;
  wire DW_DATAINDEX_14;
  output DW_DATAINDEX_15;
  wire DW_DATAINDEX_15;
  input DWR_DATARD_0;
  wire DWR_DATARD_0;
  input DWR_DATARD_1;
  wire DWR_DATARD_1;
  input DWR_DATARD_2;
  wire DWR_DATARD_2;
  input DWR_DATARD_3;
  wire DWR_DATARD_3;
  input DWR_DATARD_4;
  wire DWR_DATARD_4;
  input DWR_DATARD_5;
  wire DWR_DATARD_5;
  input DWR_DATARD_6;
  wire DWR_DATARD_6;
  input DWR_DATARD_7;
  wire DWR_DATARD_7;
  input DWR_DATARD_8;
  wire DWR_DATARD_8;
  input DWR_DATARD_9;
  wire DWR_DATARD_9;
  input DWR_DATARD_10;
  wire DWR_DATARD_10;
  input DWR_DATARD_11;
  wire DWR_DATARD_11;
  input DWR_DATARD_12;
  wire DWR_DATARD_12;
  input DWR_DATARD_13;
  wire DWR_DATARD_13;
  input DWR_DATARD_14;
  wire DWR_DATARD_14;
  input DWR_DATARD_15;
  wire DWR_DATARD_15;
  input DWR_DATARD_16;
  wire DWR_DATARD_16;
  input DWR_DATARD_17;
  wire DWR_DATARD_17;
  input DWR_DATARD_18;
  wire DWR_DATARD_18;
  input DWR_DATARD_19;
  wire DWR_DATARD_19;
  input DWR_DATARD_20;
  wire DWR_DATARD_20;
  input DWR_DATARD_21;
  wire DWR_DATARD_21;
  input DWR_DATARD_22;
  wire DWR_DATARD_22;
  input DWR_DATARD_23;
  wire DWR_DATARD_23;
  input DWR_DATARD_24;
  wire DWR_DATARD_24;
  input DWR_DATARD_25;
  wire DWR_DATARD_25;
  input DWR_DATARD_26;
  wire DWR_DATARD_26;
  input DWR_DATARD_27;
  wire DWR_DATARD_27;
  input DWR_DATARD_28;
  wire DWR_DATARD_28;
  input DWR_DATARD_29;
  wire DWR_DATARD_29;
  input DWR_DATARD_30;
  wire DWR_DATARD_30;
  input DWR_DATARD_31;
  wire DWR_DATARD_31;
  output DW_DATAWR_0;
  wire DW_DATAWR_0;
  output DW_DATAWR_1;
  wire DW_DATAWR_1;
  output DW_DATAWR_2;
  wire DW_DATAWR_2;
  output DW_DATAWR_3;
  wire DW_DATAWR_3;
  output DW_DATAWR_4;
  wire DW_DATAWR_4;
  output DW_DATAWR_5;
  wire DW_DATAWR_5;
  output DW_DATAWR_6;
  wire DW_DATAWR_6;
  output DW_DATAWR_7;
  wire DW_DATAWR_7;
  output DW_DATAWR_8;
  wire DW_DATAWR_8;
  output DW_DATAWR_9;
  wire DW_DATAWR_9;
  output DW_DATAWR_10;
  wire DW_DATAWR_10;
  output DW_DATAWR_11;
  wire DW_DATAWR_11;
  output DW_DATAWR_12;
  wire DW_DATAWR_12;
  output DW_DATAWR_13;
  wire DW_DATAWR_13;
  output DW_DATAWR_14;
  wire DW_DATAWR_14;
  output DW_DATAWR_15;
  wire DW_DATAWR_15;
  output DW_DATAWR_16;
  wire DW_DATAWR_16;
  output DW_DATAWR_17;
  wire DW_DATAWR_17;
  output DW_DATAWR_18;
  wire DW_DATAWR_18;
  output DW_DATAWR_19;
  wire DW_DATAWR_19;
  output DW_DATAWR_20;
  wire DW_DATAWR_20;
  output DW_DATAWR_21;
  wire DW_DATAWR_21;
  output DW_DATAWR_22;
  wire DW_DATAWR_22;
  output DW_DATAWR_23;
  wire DW_DATAWR_23;
  output DW_DATAWR_24;
  wire DW_DATAWR_24;
  output DW_DATAWR_25;
  wire DW_DATAWR_25;
  output DW_DATAWR_26;
  wire DW_DATAWR_26;
  output DW_DATAWR_27;
  wire DW_DATAWR_27;
  output DW_DATAWR_28;
  wire DW_DATAWR_28;
  output DW_DATAWR_29;
  wire DW_DATAWR_29;
  output DW_DATAWR_30;
  wire DW_DATAWR_30;
  output DW_DATAWR_31;
  wire DW_DATAWR_31;
  output DW_DATAWE;
  wire DW_DATAWE;
  output DW_DATAWEN;
  wire DW_DATAWEN;
  output DW_DATARE;
  wire DW_DATARE;
  output DW_DATAREN;
  wire DW_DATAREN;
  output DW_DATACS;
  wire DW_DATACS;
  output DW_DATACSN;
  wire DW_DATACSN;
  input CONFIGBASE_10;
  wire CONFIGBASE_10;
  input CONFIGBASE_11;
  wire CONFIGBASE_11;
  input CONFIGBASE_12;
  wire CONFIGBASE_12;
  input CONFIGBASE_13;
  wire CONFIGBASE_13;
  input CONFIGBASE_14;
  wire CONFIGBASE_14;
  input CONFIGBASE_15;
  wire CONFIGBASE_15;
  input CONFIGBASE_16;
  wire CONFIGBASE_16;
  input CONFIGBASE_17;
  wire CONFIGBASE_17;
  input CONFIGBASE_18;
  wire CONFIGBASE_18;
  input CONFIGBASE_19;
  wire CONFIGBASE_19;
  input CONFIGBASE_20;
  wire CONFIGBASE_20;
  input CONFIGBASE_21;
  wire CONFIGBASE_21;
  input CONFIGBASE_22;
  wire CONFIGBASE_22;
  input CONFIGBASE_23;
  wire CONFIGBASE_23;
  input CONFIGBASE_24;
  wire CONFIGBASE_24;
  input CONFIGBASE_25;
  wire CONFIGBASE_25;
  input CONFIGBASE_26;
  wire CONFIGBASE_26;
  input CONFIGBASE_27;
  wire CONFIGBASE_27;
  input CONFIGBASE_28;
  wire CONFIGBASE_28;
  input CONFIGBASE_29;
  wire CONFIGBASE_29;
  input CONFIGBASE_30;
  wire CONFIGBASE_30;
  input CONFIGBASE_31;
  wire CONFIGBASE_31;
  input CONFIGTOP_4;
  wire CONFIGTOP_4;
  input CONFIGTOP_5;
  wire CONFIGTOP_5;
  input CONFIGTOP_6;
  wire CONFIGTOP_6;
  input CONFIGTOP_7;
  wire CONFIGTOP_7;
  input CONFIGTOP_8;
  wire CONFIGTOP_8;
  input CONFIGTOP_9;
  wire CONFIGTOP_9;
  input CONFIGTOP_10;
  wire CONFIGTOP_10;
  input CONFIGTOP_11;
  wire CONFIGTOP_11;
  input CONFIGTOP_12;
  wire CONFIGTOP_12;
  input CONFIGTOP_13;
  wire CONFIGTOP_13;
  input CONFIGTOP_14;
  wire CONFIGTOP_14;
  input CONFIGTOP_15;
  wire CONFIGTOP_15;
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire _123_;
  wire _124_;
  wire _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  wire _129_;
  wire _130_;
  wire _131_;
  wire _132_;
  wire _133_;
  wire _134_;
  wire _135_;
  wire _136_;
  wire _137_;
  wire _138_;
  wire _139_;
  wire _140_;
  wire _141_;
  wire _142_;
  wire _143_;
  wire _144_;
  wire _145_;
  wire _146_;
  wire _147_;
  wire _148_;
  wire _149_;
  wire _150_;
  wire _151_;
  wire _152_;
  wire _153_;
  wire _154_;
  wire _155_;
  wire _156_;
  wire _157_;
  wire _158_;
  wire _159_;
  wire _160_;
  wire _161_;
  wire _162_;
  wire _163_;
  wire _164_;
  wire _165_;
  wire _166_;
  wire _167_;
  wire _168_;
  wire _169_;
  wire _170_;
  wire _171_;
  wire _172_;
  wire _173_;
  wire _174_;
  wire _175_;
  wire _176_;
  wire _177_;
  wire _178_;
  wire _179_;
  wire _180_;
  wire _181_;
  wire _182_;
  wire _183_;
  wire _184_;
  wire _185_;
  wire _186_;
  wire _187_;
  wire _188_;
  wire _189_;
  wire _190_;
  wire _191_;
  wire _192_;
  wire _193_;
  wire _194_;
  wire _195_;
  wire _196_;
  wire _197_;
  wire _198_;
  wire _199_;
  wire _200_;
  wire _201_;
  wire _202_;
  wire _203_;
  wire _204_;
  wire _205_;
  wire _206_;
  wire _207_;
  wire _208_;
  wire _209_;
  wire _210_;
  wire _211_;
  wire _212_;
  wire _213_;
  wire _214_;
  wire _215_;
  wire _216_;
  wire _217_;
  wire _218_;
  wire _219_;
  wire _220_;
  wire _221_;
  wire _222_;
  wire _223_;
  wire _224_;
  wire _225_;
  wire _226_;
  wire _227_;
  wire _228_;
  wire _229_;
  wire _230_;
  wire _231_;
  wire _232_;
  wire _233_;
  wire _234_;
  wire _235_;
  wire _236_;
  wire _237_;
  wire _238_;
  wire _239_;
  wire _240_;
  wire _241_;
  wire _242_;
  wire _243_;
  wire _244_;
  wire _245_;
  wire _246_;
  wire _247_;
  wire _248_;
  wire _249_;
  wire _250_;
  wire _251_;
  wire _252_;
  wire _253_;
  wire _254_;
  wire _255_;
  wire _256_;
  wire _257_;
  wire _258_;
  wire _259_;
  wire _260_;
  wire _261_;
  wire _262_;
  wire _263_;
  wire _264_;
  wire _265_;
  wire _266_;
  wire _267_;
  wire _268_;
  wire _269_;
  wire _270_;
  wire _271_;
  wire _272_;
  wire _273_;
  wire _274_;
  wire _275_;
  wire _276_;
  wire _277_;
  wire _278_;
  wire _279_;
  wire _280_;
  wire _281_;
  wire _282_;
  wire _283_;
  wire _284_;
  wire _285_;
  wire _286_;
  wire _287_;
  wire _288_;
  wire _289_;
  wire _290_;
  wire _291_;
  wire _292_;
  wire _293_;
  wire _294_;
  wire _295_;
  wire _296_;
  wire _297_;
  wire _298_;
  wire _299_;
  wire _300_;
  wire _301_;
  wire _302_;
  wire _303_;
  wire _304_;
  wire _305_;
  wire _306_;
  wire _307_;
  wire _308_;
  wire _309_;
  wire _310_;
  wire _311_;
  wire _312_;
  wire _313_;
  wire _314_;
  wire _315_;
  wire _316_;
  wire _317_;
  wire _318_;
  wire DATAOD;
  wire DATAOE;
  wire DATAOUT_0;
  wire DATAOUT_1;
  wire DATAOUT_10;
  wire DATAOUT_11;
  wire DATAOUT_12;
  wire DATAOUT_13;
  wire DATAOUT_14;
  wire DATAOUT_15;
  wire DATAOUT_16;
  wire DATAOUT_17;
  wire DATAOUT_18;
  wire DATAOUT_19;
  wire DATAOUT_2;
  wire DATAOUT_20;
  wire DATAOUT_21;
  wire DATAOUT_22;
  wire DATAOUT_23;
  wire DATAOUT_24;
  wire DATAOUT_25;
  wire DATAOUT_26;
  wire DATAOUT_27;
  wire DATAOUT_28;
  wire DATAOUT_29;
  wire DATAOUT_3;
  wire DATAOUT_30;
  wire DATAOUT_31;
  wire DATAOUT_4;
  wire DATAOUT_5;
  wire DATAOUT_6;
  wire DATAOUT_7;
  wire DATAOUT_8;
  wire DATAOUT_9;
  wire \DRAM.BE_P_0 ;
  wire \DRAM.BE_P_1 ;
  wire \DRAM.BE_P_2 ;
  wire \DRAM.BE_P_3 ;
  wire \DRAM.BE_R_0 ;
  wire \DRAM.BE_R_1 ;
  wire \DRAM.BE_R_2 ;
  wire \DRAM.BE_R_3 ;
  wire \DRAM.BusyRAW_P ;
  reg \DRAM.BusyRAW_R ;
  wire \DRAM.BusyState_P ;
  wire \DRAM.COMPARE.ADDR_0 ;
  wire \DRAM.COMPARE.ADDR_1 ;
  wire \DRAM.COMPARE.ADDR_10 ;
  wire \DRAM.COMPARE.ADDR_11 ;
  wire \DRAM.COMPARE.ADDR_12 ;
  wire \DRAM.COMPARE.ADDR_13 ;
  wire \DRAM.COMPARE.ADDR_14 ;
  wire \DRAM.COMPARE.ADDR_15 ;
  wire \DRAM.COMPARE.ADDR_16 ;
  wire \DRAM.COMPARE.ADDR_17 ;
  wire \DRAM.COMPARE.ADDR_18 ;
  wire \DRAM.COMPARE.ADDR_19 ;
  wire \DRAM.COMPARE.ADDR_2 ;
  wire \DRAM.COMPARE.ADDR_20 ;
  wire \DRAM.COMPARE.ADDR_21 ;
  wire \DRAM.COMPARE.ADDR_22 ;
  wire \DRAM.COMPARE.ADDR_23 ;
  wire \DRAM.COMPARE.ADDR_24 ;
  wire \DRAM.COMPARE.ADDR_25 ;
  wire \DRAM.COMPARE.ADDR_26 ;
  wire \DRAM.COMPARE.ADDR_27 ;
  wire \DRAM.COMPARE.ADDR_28 ;
  wire \DRAM.COMPARE.ADDR_29 ;
  wire \DRAM.COMPARE.ADDR_3 ;
  wire \DRAM.COMPARE.ADDR_30 ;
  wire \DRAM.COMPARE.ADDR_31 ;
  wire \DRAM.COMPARE.ADDR_4 ;
  wire \DRAM.COMPARE.ADDR_5 ;
  wire \DRAM.COMPARE.ADDR_6 ;
  wire \DRAM.COMPARE.ADDR_7 ;
  wire \DRAM.COMPARE.ADDR_8 ;
  wire \DRAM.COMPARE.ADDR_9 ;
  wire \DRAM.COMPARE.BASE_10 ;
  wire \DRAM.COMPARE.BASE_11 ;
  wire \DRAM.COMPARE.BASE_12 ;
  wire \DRAM.COMPARE.BASE_13 ;
  wire \DRAM.COMPARE.BASE_14 ;
  wire \DRAM.COMPARE.BASE_15 ;
  wire \DRAM.COMPARE.BASE_16 ;
  wire \DRAM.COMPARE.BASE_17 ;
  wire \DRAM.COMPARE.BASE_18 ;
  wire \DRAM.COMPARE.BASE_19 ;
  wire \DRAM.COMPARE.BASE_20 ;
  wire \DRAM.COMPARE.BASE_21 ;
  wire \DRAM.COMPARE.BASE_22 ;
  wire \DRAM.COMPARE.BASE_23 ;
  wire \DRAM.COMPARE.BASE_24 ;
  wire \DRAM.COMPARE.BASE_25 ;
  wire \DRAM.COMPARE.BASE_26 ;
  wire \DRAM.COMPARE.BASE_27 ;
  wire \DRAM.COMPARE.BASE_28 ;
  wire \DRAM.COMPARE.BASE_29 ;
  wire \DRAM.COMPARE.BASE_30 ;
  wire \DRAM.COMPARE.BASE_31 ;
  wire \DRAM.COMPARE.BaseRangeCompare ;
  wire \DRAM.COMPARE.CMP ;
  wire \DRAM.COMPARE.TOP_10 ;
  wire \DRAM.COMPARE.TOP_11 ;
  wire \DRAM.COMPARE.TOP_12 ;
  wire \DRAM.COMPARE.TOP_13 ;
  wire \DRAM.COMPARE.TOP_14 ;
  wire \DRAM.COMPARE.TOP_15 ;
  wire \DRAM.COMPARE.TOP_4 ;
  wire \DRAM.COMPARE.TOP_5 ;
  wire \DRAM.COMPARE.TOP_6 ;
  wire \DRAM.COMPARE.TOP_7 ;
  wire \DRAM.COMPARE.TOP_8 ;
  wire \DRAM.COMPARE.TOP_9 ;
  wire \DRAM.CST_P_0 ;
  wire \DRAM.CST_P_1 ;
  wire \DRAM.CST_P_2 ;
  wire \DRAM.CST_P_3 ;
  wire \DRAM.CST_P_4 ;
  wire \DRAM.CST_P_5 ;
  wire \DRAM.CST_P_6 ;
  wire \DRAM.CST_P_7 ;
  wire \DRAM.CST_R_0 ;
  wire \DRAM.CST_R_1 ;
  wire \DRAM.CST_R_2 ;
  wire \DRAM.CST_R_3 ;
  wire \DRAM.CST_R_4 ;
  wire \DRAM.CST_R_5 ;
  wire \DRAM.CST_R_6 ;
  wire \DRAM.CST_R_7 ;
  wire \DRAM.DW_GNTRAM_P ;
  wire \DRAM.DW_HALT_W_P ;
  wire \DRAM.DataRd_R_0 ;
  wire \DRAM.DataRd_R_1 ;
  wire \DRAM.DataRd_R_10 ;
  wire \DRAM.DataRd_R_11 ;
  wire \DRAM.DataRd_R_12 ;
  wire \DRAM.DataRd_R_13 ;
  wire \DRAM.DataRd_R_14 ;
  wire \DRAM.DataRd_R_15 ;
  wire \DRAM.DataRd_R_16 ;
  wire \DRAM.DataRd_R_17 ;
  wire \DRAM.DataRd_R_18 ;
  wire \DRAM.DataRd_R_19 ;
  wire \DRAM.DataRd_R_2 ;
  wire \DRAM.DataRd_R_20 ;
  wire \DRAM.DataRd_R_21 ;
  wire \DRAM.DataRd_R_22 ;
  wire \DRAM.DataRd_R_23 ;
  wire \DRAM.DataRd_R_24 ;
  wire \DRAM.DataRd_R_25 ;
  wire \DRAM.DataRd_R_26 ;
  wire \DRAM.DataRd_R_27 ;
  wire \DRAM.DataRd_R_28 ;
  wire \DRAM.DataRd_R_29 ;
  wire \DRAM.DataRd_R_3 ;
  wire \DRAM.DataRd_R_30 ;
  wire \DRAM.DataRd_R_31 ;
  wire \DRAM.DataRd_R_4 ;
  wire \DRAM.DataRd_R_5 ;
  wire \DRAM.DataRd_R_6 ;
  wire \DRAM.DataRd_R_7 ;
  wire \DRAM.DataRd_R_8 ;
  wire \DRAM.DataRd_R_9 ;
  wire \DRAM.HoldBE_R_0 ;
  wire \DRAM.HoldBE_R_1 ;
  wire \DRAM.HoldBE_R_2 ;
  wire \DRAM.HoldBE_R_3 ;
  reg \DRAM.HoldSX_R ;
  wire \DRAM.LMI_ALIGN1.BFILL ;
  wire \DRAM.LMI_ALIGN1.BSHIFT ;
  wire \DRAM.LMI_ALIGN1.DA0_0 ;
  wire \DRAM.LMI_ALIGN1.DA0_1 ;
  wire \DRAM.LMI_ALIGN1.DA0_2 ;
  wire \DRAM.LMI_ALIGN1.DA0_3 ;
  wire \DRAM.LMI_ALIGN1.DA0_4 ;
  wire \DRAM.LMI_ALIGN1.DA0_5 ;
  wire \DRAM.LMI_ALIGN1.DA0_6 ;
  wire \DRAM.LMI_ALIGN1.DA0_7 ;
  wire \DRAM.LMI_ALIGN1.DA1_0 ;
  wire \DRAM.LMI_ALIGN1.DA1_1 ;
  wire \DRAM.LMI_ALIGN1.DA1_2 ;
  wire \DRAM.LMI_ALIGN1.DA1_3 ;
  wire \DRAM.LMI_ALIGN1.DA1_4 ;
  wire \DRAM.LMI_ALIGN1.DA1_5 ;
  wire \DRAM.LMI_ALIGN1.DA1_6 ;
  wire \DRAM.LMI_ALIGN1.DA1_7 ;
  wire \DRAM.LMI_ALIGN1.DA2_0 ;
  wire \DRAM.LMI_ALIGN1.DA2_1 ;
  wire \DRAM.LMI_ALIGN1.DA2_2 ;
  wire \DRAM.LMI_ALIGN1.DA2_3 ;
  wire \DRAM.LMI_ALIGN1.DA2_4 ;
  wire \DRAM.LMI_ALIGN1.DA2_5 ;
  wire \DRAM.LMI_ALIGN1.DA2_6 ;
  wire \DRAM.LMI_ALIGN1.DA2_7 ;
  wire \DRAM.LMI_ALIGN1.DA3_0 ;
  wire \DRAM.LMI_ALIGN1.DA3_1 ;
  wire \DRAM.LMI_ALIGN1.DA3_2 ;
  wire \DRAM.LMI_ALIGN1.DA3_3 ;
  wire \DRAM.LMI_ALIGN1.DA3_4 ;
  wire \DRAM.LMI_ALIGN1.DA3_5 ;
  wire \DRAM.LMI_ALIGN1.DA3_6 ;
  wire \DRAM.LMI_ALIGN1.DA3_7 ;
  wire \DRAM.LMI_ALIGN1.DB0_0 ;
  wire \DRAM.LMI_ALIGN1.DB0_1 ;
  wire \DRAM.LMI_ALIGN1.DB0_2 ;
  wire \DRAM.LMI_ALIGN1.DB0_3 ;
  wire \DRAM.LMI_ALIGN1.DB0_4 ;
  wire \DRAM.LMI_ALIGN1.DB0_5 ;
  wire \DRAM.LMI_ALIGN1.DB0_6 ;
  wire \DRAM.LMI_ALIGN1.DB0_7 ;
  wire \DRAM.LMI_ALIGN1.DB1_0 ;
  wire \DRAM.LMI_ALIGN1.DB1_1 ;
  wire \DRAM.LMI_ALIGN1.DB1_2 ;
  wire \DRAM.LMI_ALIGN1.DB1_3 ;
  wire \DRAM.LMI_ALIGN1.DB1_4 ;
  wire \DRAM.LMI_ALIGN1.DB1_5 ;
  wire \DRAM.LMI_ALIGN1.DB1_6 ;
  wire \DRAM.LMI_ALIGN1.DB1_7 ;
  wire \DRAM.LMI_ALIGN1.HFILL ;
  wire \DRAM.LMI_ALIGN1.HSHIFT ;
  wire \DRAM.LMI_ALIGN1.SF1 ;
  wire \DRAM.LMI_ALIGN1.SF2 ;
  wire \DRAM.LMI_ALIGN1.SF3 ;
  wire \DRAM.LMI_ALIGN1.SGN ;
  wire \DRAM.LMI_ALIGN1.SGN_SEL_0 ;
  wire \DRAM.LMI_ALIGN1.SGN_SEL_1 ;
  wire \DRAM.LogAddr_P_0 ;
  wire \DRAM.LogAddr_P_1 ;
  wire \DRAM.LogAddr_P_10 ;
  wire \DRAM.LogAddr_P_11 ;
  wire \DRAM.LogAddr_P_12 ;
  wire \DRAM.LogAddr_P_13 ;
  wire \DRAM.LogAddr_P_14 ;
  wire \DRAM.LogAddr_P_15 ;
  wire \DRAM.LogAddr_P_16 ;
  wire \DRAM.LogAddr_P_17 ;
  wire \DRAM.LogAddr_P_18 ;
  wire \DRAM.LogAddr_P_19 ;
  wire \DRAM.LogAddr_P_2 ;
  wire \DRAM.LogAddr_P_20 ;
  wire \DRAM.LogAddr_P_21 ;
  wire \DRAM.LogAddr_P_22 ;
  wire \DRAM.LogAddr_P_23 ;
  wire \DRAM.LogAddr_P_24 ;
  wire \DRAM.LogAddr_P_25 ;
  wire \DRAM.LogAddr_P_26 ;
  wire \DRAM.LogAddr_P_27 ;
  wire \DRAM.LogAddr_P_28 ;
  wire \DRAM.LogAddr_P_29 ;
  wire \DRAM.LogAddr_P_3 ;
  wire \DRAM.LogAddr_P_30 ;
  wire \DRAM.LogAddr_P_31 ;
  wire \DRAM.LogAddr_P_4 ;
  wire \DRAM.LogAddr_P_5 ;
  wire \DRAM.LogAddr_P_6 ;
  wire \DRAM.LogAddr_P_7 ;
  wire \DRAM.LogAddr_P_8 ;
  wire \DRAM.LogAddr_P_9 ;
  wire \DRAM.LogAddr_R_0 ;
  wire \DRAM.LogAddr_R_1 ;
  wire \DRAM.LogAddr_R_10 ;
  wire \DRAM.LogAddr_R_11 ;
  wire \DRAM.LogAddr_R_12 ;
  wire \DRAM.LogAddr_R_13 ;
  wire \DRAM.LogAddr_R_14 ;
  wire \DRAM.LogAddr_R_15 ;
  wire \DRAM.LogAddr_R_16 ;
  wire \DRAM.LogAddr_R_17 ;
  wire \DRAM.LogAddr_R_18 ;
  wire \DRAM.LogAddr_R_19 ;
  wire \DRAM.LogAddr_R_2 ;
  wire \DRAM.LogAddr_R_20 ;
  wire \DRAM.LogAddr_R_21 ;
  wire \DRAM.LogAddr_R_22 ;
  wire \DRAM.LogAddr_R_23 ;
  wire \DRAM.LogAddr_R_24 ;
  wire \DRAM.LogAddr_R_25 ;
  wire \DRAM.LogAddr_R_26 ;
  wire \DRAM.LogAddr_R_27 ;
  wire \DRAM.LogAddr_R_28 ;
  wire \DRAM.LogAddr_R_29 ;
  wire \DRAM.LogAddr_R_3 ;
  wire \DRAM.LogAddr_R_30 ;
  wire \DRAM.LogAddr_R_31 ;
  wire \DRAM.LogAddr_R_4 ;
  wire \DRAM.LogAddr_R_5 ;
  wire \DRAM.LogAddr_R_6 ;
  wire \DRAM.LogAddr_R_7 ;
  wire \DRAM.LogAddr_R_8 ;
  wire \DRAM.LogAddr_R_9 ;
  reg \DRAM.MyBusy_R ;
  wire \DRAM.Partial_P ;
  reg \DRAM.Partial_R ;
  reg \DRAM.RDOP_R ;
  wire \DRAM.RESET_D2_R_N ;
  reg \DRAM.RESET_X_R_N ;
  wire \DRAM.RPALGNC ;
  wire \DRAM.RPQUIETC ;
  wire \DRAM.RamOn ;
  wire \DRAM.RdOp_P ;
  wire \DRAM.RdPartialReq_P ;
  reg \DRAM.RdPartialReq_R ;
  wire \DRAM.SX_P ;
  reg \DRAM.SX_R ;
  reg \DRAM.WROP_R ;
  reg \DRAM.WasWrite_R ;
  wire \DRAM.WrOp_P ;
  wire \DRAM.WrPartialReq_P ;
  wire \DRAM.ack ;
  wire \DRAM.anyBusy ;
  wire \DRAM.cacheReady ;
  wire \DRAM.otherBusy ;
  wire \DRAM.otherBusyDC ;
  wire \DRAM.wrHit ;
  wire \DRAM.wrOp ;
  wire \DRAM.wrPartial ;
  wire \DRAM.wrPartialHit ;
  wire \DRAM.wrWord ;
  wire \DRAM.wrWordHit ;
  reg [2:0] \$flatten\DRAM.$auto$proc_rom.cc:155:do_switch$5091  [7:0];
  initial begin
    \$flatten\DRAM.$auto$proc_rom.cc:155:do_switch$5091 [0] = 3'h2;
    \$flatten\DRAM.$auto$proc_rom.cc:155:do_switch$5091 [1] = 3'h3;
    \$flatten\DRAM.$auto$proc_rom.cc:155:do_switch$5091 [2] = 3'h4;
    \$flatten\DRAM.$auto$proc_rom.cc:155:do_switch$5091 [3] = 3'h5;
    \$flatten\DRAM.$auto$proc_rom.cc:155:do_switch$5091 [4] = 3'h0;
    \$flatten\DRAM.$auto$proc_rom.cc:155:do_switch$5091 [5] = 3'h0;
    \$flatten\DRAM.$auto$proc_rom.cc:155:do_switch$5091 [6] = 3'h6;
    \$flatten\DRAM.$auto$proc_rom.cc:155:do_switch$5091 [7] = 3'h7;
  end
  assign { \DRAM.COMPARE.ADDR_31 , \DRAM.COMPARE.ADDR_30 , \DRAM.COMPARE.ADDR_29  } = \$flatten\DRAM.$auto$proc_rom.cc:155:do_switch$5091 [{ \DRAM.LogAddr_R_31 , \DRAM.LogAddr_R_30 , \DRAM.LogAddr_R_29  }];
  assign _127_ = _250_ & \DRAM.WROP_R ;
  assign \DRAM.wrOp  = _127_ & _196_;
  assign _128_ = NEXTBE_3 & NEXTBE_1;
  assign \DRAM.WrPartialReq_P  = NEXTWROP & _197_;
  assign _129_ = \DRAM.BE_R_3  & \DRAM.BE_R_1 ;
  assign \DRAM.wrPartial  = \DRAM.wrOp  & _198_;
  assign \DRAM.wrPartialHit  = \DRAM.wrPartial  & \DRAM.ack ;
  assign _130_ = \DRAM.wrOp  & \DRAM.BE_R_3 ;
  assign \DRAM.wrWord  = _130_ & \DRAM.BE_R_1 ;
  assign \DRAM.wrWordHit  = \DRAM.wrWord  & \DRAM.ack ;
  assign \DRAM.wrHit  = \DRAM.wrOp  & \DRAM.ack ;
  assign _131_ = _199_ & _200_;
  assign _132_ = _131_ & \DRAM.wrWordHit ;
  assign _133_ = _201_ & _202_;
  assign _134_ = _133_ & \DRAM.wrPartialHit ;
  assign _135_ = _134_ & _203_;
  assign _136_ = \DRAM.CST_R_1  & _253_;
  assign _137_ = _136_ & _204_;
  assign _138_ = \DRAM.CST_R_2  & _205_;
  assign DW_DATACSN = _206_ & _207_;
  assign _139_ = _208_ & _209_;
  assign _140_ = _139_ & _210_;
  assign _141_ = _140_ & _211_;
  assign \DRAM.BusyState_P  = _141_ & _212_;
  assign _142_ = \DRAM.RDOP_R  & _213_;
  assign _143_ = \DRAM.WROP_R  & _214_;
  assign _144_ = \DRAM.RdPartialReq_R  & _215_;
  assign _145_ = NEXTRDOP & _216_;
  assign _146_ = NEXTWROP & _217_;
  assign _147_ = NEXTBE_3 & NEXTBE_1;
  assign _148_ = NEXTBE_3 & NEXTBE_1;
  assign _149_ = NEXTRDOP & _219_;
  assign _150_ = _149_ & _220_;
  assign \DRAM.DW_GNTRAM_P  = EXT_DWREQRAM_R & \DRAM.CST_R_6 ;
  assign _151_ = _257_ & \DRAM.RDOP_R ;
  assign _152_ = _151_ & \DRAM.COMPARE.CMP ;
  assign _153_ = \DRAM.CST_R_1  & \DRAM.wrPartial ;
  assign _154_ = _153_ & _221_;
  assign _155_ = \DRAM.CST_R_1  & \DRAM.wrPartial ;
  assign _156_ = _155_ & _222_;
  assign _157_ = \DRAM.CST_R_1  & \DRAM.wrPartial ;
  assign _158_ = _157_ & _223_;
  assign _159_ = \DRAM.CST_R_1  & \DRAM.wrPartial ;
  assign _160_ = _159_ & _224_;
  assign _161_ = _261_ & _195_;
  assign DW_ACK = _161_ & \DRAM.COMPARE.CMP ;
  assign _162_ = DW_ACK & _228_;
  assign \DRAM.ack  = _162_ & _229_;
  assign _163_ = DC_RPQUIETIFB & \DRAM.otherBusyDC ;
  assign _164_ = DC_RPQUIETIFNBA & DW_ACK;
  assign _165_ = _164_ & _230_;
  assign _166_ = _165_ & _231_;
  assign _167_ = DC_RPALGNIFB & \DRAM.otherBusyDC ;
  assign _168_ = DC_RPALGNIFNBNA & _232_;
  assign _169_ = _168_ & _233_;
  assign _170_ = _169_ & _234_;
  assign _171_ = \DRAM.ack  & \DRAM.WROP_R ;
  assign _172_ = _171_ & _235_;
  assign _173_ = _236_ & _237_;
  assign _174_ = _173_ & _238_;
  assign _175_ = EXT_DWREQRAM_R & _239_;
  assign _176_ = _175_ & _240_;
  assign _177_ = _174_ & _241_;
  assign _178_ = \DRAM.ack  & \DRAM.WROP_R ;
  assign _179_ = _178_ & _242_;
  assign _180_ = EXT_DWREQRAM_R & _243_;
  assign _181_ = _180_ & _244_;
  assign _182_ = \DRAM.ack  & \DRAM.WROP_R ;
  assign _183_ = _182_ & _245_;
  assign _184_ = _183_ & _246_;
  assign _185_ = _192_ && DW_DATAWE;
  assign _186_ = _185_ && _193_;
  assign \DRAM.BusyRAW_P  = _186_ && \DRAM.RamOn ;
  assign _187_ = \DRAM.cacheReady  && _225_;
  assign _188_ = _187_ && _226_;
  assign _189_ = \DRAM.CST_R_1  && \DRAM.RdPartialReq_R ;
  assign _190_ = _189_ && \DRAM.ack ;
  assign _191_ = _188_ && _227_;
  assign _192_ = \DRAM.RdOp_P  || \DRAM.WrPartialReq_P ;
  assign _193_ = \DRAM.CST_P_1  || \DRAM.CST_P_2 ;
  assign _194_ = \DRAM.CST_R_1  || \DRAM.CST_R_2 ;
  assign _195_ = \DRAM.RDOP_R  || \DRAM.WROP_R ;
  assign \DRAM.RamOn  = ~ DISABLEC;
  assign _196_ = ~ \DRAM.otherBusy ;
  assign _197_ = ~ _128_;
  assign _198_ = ~ _129_;
  assign _199_ = ~ EXCP;
  assign _200_ = ~ CFG_DWDISW;
  assign _201_ = ~ EXCP;
  assign _202_ = ~ CFG_DWDISW;
  assign _203_ = ~ \DRAM.WasWrite_R ;
  assign DW_DATAWEN = ~ DW_DATAWE;
  assign _204_ = ~ DW_DATAWE;
  assign _205_ = ~ DW_DATAWE;
  assign DW_DATAREN = ~ DW_DATARE;
  assign _206_ = ~ DW_DATARE;
  assign _207_ = ~ DW_DATAWE;
  assign _208_ = ~ \DRAM.CST_P_1 ;
  assign _209_ = ~ \DRAM.CST_P_2 ;
  assign _210_ = ~ \DRAM.CST_P_3 ;
  assign _211_ = ~ \DRAM.CST_P_4 ;
  assign _212_ = ~ \DRAM.CST_P_5 ;
  assign _213_ = ~ EXCP;
  assign _214_ = ~ EXCP;
  assign _215_ = ~ EXCP;
  assign _216_ = ~ EXCP;
  assign _217_ = ~ EXCP;
  assign _218_ = ~ _147_;
  assign _219_ = ~ _148_;
  assign _220_ = ~ EXCP;
  assign _221_ = ~ \DRAM.BE_R_3 ;
  assign _222_ = ~ \DRAM.BE_R_2 ;
  assign _223_ = ~ \DRAM.BE_R_1 ;
  assign _224_ = ~ \DRAM.BE_R_0 ;
  assign _225_ = ~ \DRAM.wrHit ;
  assign _226_ = ~ \DRAM.anyBusy ;
  assign _227_ = ~ _190_;
  assign _228_ = ~ \DRAM.otherBusy ;
  assign _229_ = ~ EXCP;
  assign _230_ = ~ \DRAM.otherBusyDC ;
  assign _231_ = ~ EXCP;
  assign _232_ = ~ DW_ACK;
  assign _233_ = ~ \DRAM.otherBusyDC ;
  assign _234_ = ~ EXCP;
  assign _235_ = ~ EXCP;
  assign _236_ = ~ _172_;
  assign _237_ = ~ \DRAM.RPQUIETC ;
  assign _238_ = ~ \DRAM.RPALGNC ;
  assign _239_ = ~ \DRAM.RDOP_R ;
  assign _240_ = ~ \DRAM.WROP_R ;
  assign _241_ = ~ _176_;
  assign _242_ = ~ EXCP;
  assign _243_ = ~ \DRAM.RDOP_R ;
  assign _244_ = ~ \DRAM.WROP_R ;
  assign _245_ = ~ \DRAM.Partial_R ;
  assign _246_ = ~ EXCP;
  assign _247_ = ~ \DRAM.ack ;
  assign _248_ = ~ \DRAM.otherBusy ;
  assign _249_ = ~ EXT_DWREQRAM_R;
  assign \DRAM.RESET_D2_R_N  = \DRAM.RESET_X_R_N  | TMODE;
  assign \DRAM.anyBusy  = \DRAM.otherBusy  | \DRAM.MyBusy_R ;
  assign _250_ = \DRAM.CST_R_1  | \DRAM.CST_R_2 ;
  assign DW_DATAWE = _132_ | _135_;
  assign _251_ = NEXTRDOP | NEXTWROP;
  assign _252_ = _251_ | \DRAM.RDOP_R ;
  assign _253_ = _252_ | \DRAM.WROP_R ;
  assign _254_ = _137_ | _138_;
  assign _255_ = _254_ | \DRAM.CST_R_4 ;
  assign _256_ = _255_ | \DRAM.CST_R_5 ;
  assign DW_DATARE = _256_ | \DRAM.CST_R_7 ;
  assign DW_DATACS = DW_DATARE | DW_DATAWE;
  assign \DRAM.DW_HALT_W_P  = \DRAM.BusyState_P  | \DRAM.BusyRAW_P ;
  assign _257_ = \DRAM.CST_R_1  | \DRAM.CST_R_2 ;
  assign _258_ = _152_ | \DRAM.BusyRAW_R ;
  assign DATAOE = _258_ | \DRAM.CST_R_4 ;
  assign _259_ = \DRAM.CST_R_1  | \DRAM.CST_R_2 ;
  assign _260_ = _259_ | \DRAM.CST_R_4 ;
  assign \DRAM.cacheReady  = _260_ | \DRAM.CST_R_5 ;
  assign _261_ = \DRAM.CST_R_1  | \DRAM.CST_R_2 ;
  assign \DRAM.RPQUIETC  = _163_ | _166_;
  assign \DRAM.RPALGNC  = _167_ | _170_;
  assign _262_ = _247_ | \DRAM.RDOP_R ;
  assign _263_ = _262_ | \DRAM.Partial_R ;
  assign _264_ = _263_ | EXCP;
  reg [7:0] _485_;
  always @(posedge CLK)
    _485_ <= { _012_, _011_, _010_, _009_, _008_, _007_, _006_, _005_ };
  assign { \DRAM.CST_R_7 , \DRAM.CST_R_6 , \DRAM.CST_R_5 , \DRAM.CST_R_4 , \DRAM.CST_R_3 , \DRAM.CST_R_2 , \DRAM.CST_R_1 , \DRAM.CST_R_0  } = _485_;
  reg [3:0] _486_;
  always @(posedge CLK)
    _486_ <= { _086_, _085_, _084_, _083_ };
  assign { \DRAM.HoldBE_R_3 , \DRAM.HoldBE_R_2 , \DRAM.HoldBE_R_1 , \DRAM.HoldBE_R_0  } = _486_;
  always @(posedge CLK)
    \DRAM.HoldSX_R  <= _087_;
  reg [31:0] _488_;
  always @(posedge CLK)
    _488_ <= { _076_, _075_, _073_, _072_, _071_, _070_, _069_, _068_, _067_, _066_, _065_, _064_, _062_, _061_, _060_, _059_, _058_, _057_, _056_, _055_, _054_, _053_, _082_, _081_, _080_, _079_, _078_, _077_, _074_, _063_, _052_, _051_ };
  assign { \DRAM.DataRd_R_31 , \DRAM.DataRd_R_30 , \DRAM.DataRd_R_29 , \DRAM.DataRd_R_28 , \DRAM.DataRd_R_27 , \DRAM.DataRd_R_26 , \DRAM.DataRd_R_25 , \DRAM.DataRd_R_24 , \DRAM.DataRd_R_23 , \DRAM.DataRd_R_22 , \DRAM.DataRd_R_21 , \DRAM.DataRd_R_20 , \DRAM.DataRd_R_19 , \DRAM.DataRd_R_18 , \DRAM.DataRd_R_17 , \DRAM.DataRd_R_16 , \DRAM.DataRd_R_15 , \DRAM.DataRd_R_14 , \DRAM.DataRd_R_13 , \DRAM.DataRd_R_12 , \DRAM.DataRd_R_11 , \DRAM.DataRd_R_10 , \DRAM.DataRd_R_9 , \DRAM.DataRd_R_8 , \DRAM.DataRd_R_7 , \DRAM.DataRd_R_6 , \DRAM.DataRd_R_5 , \DRAM.DataRd_R_4 , \DRAM.DataRd_R_3 , \DRAM.DataRd_R_2 , \DRAM.DataRd_R_1 , \DRAM.DataRd_R_0  } = _488_;
  reg [31:0] _489_;
  always @(posedge CLK)
    _489_ <= { _113_, _112_, _110_, _109_, _108_, _107_, _106_, _105_, _104_, _103_, _102_, _101_, _099_, _098_, _097_, _096_, _095_, _094_, _093_, _092_, _091_, _090_, _119_, _118_, _117_, _116_, _115_, _114_, _111_, _100_, _089_, _088_ };
  assign { \DRAM.LogAddr_R_31 , \DRAM.LogAddr_R_30 , \DRAM.LogAddr_R_29 , \DRAM.LogAddr_R_28 , \DRAM.LogAddr_R_27 , \DRAM.LogAddr_R_26 , \DRAM.LogAddr_R_25 , \DRAM.LogAddr_R_24 , \DRAM.LogAddr_R_23 , \DRAM.LogAddr_R_22 , \DRAM.LogAddr_R_21 , \DRAM.LogAddr_R_20 , \DRAM.LogAddr_R_19 , \DRAM.LogAddr_R_18 , \DRAM.LogAddr_R_17 , \DRAM.LogAddr_R_16 , \DRAM.LogAddr_R_15 , \DRAM.LogAddr_R_14 , \DRAM.LogAddr_R_13 , \DRAM.LogAddr_R_12 , \DRAM.LogAddr_R_11 , \DRAM.LogAddr_R_10 , \DRAM.LogAddr_R_9 , \DRAM.LogAddr_R_8 , \DRAM.LogAddr_R_7 , \DRAM.LogAddr_R_6 , \DRAM.LogAddr_R_5 , \DRAM.LogAddr_R_4 , \DRAM.LogAddr_R_3 , \DRAM.LogAddr_R_2 , \DRAM.LogAddr_R_1 , \DRAM.LogAddr_R_0  } = _489_;
  always @(posedge CLK)
    DW_GNTRAM_R <= _047_;
  reg [3:0] _491_;
  always @(posedge CLK)
    _491_ <= { _003_, _002_, _001_, _000_ };
  assign { \DRAM.BE_R_3 , \DRAM.BE_R_2 , \DRAM.BE_R_1 , \DRAM.BE_R_0  } = _491_;
  always @(posedge CLK)
    \DRAM.RDOP_R  <= _122_;
  always @(posedge CLK)
    \DRAM.WROP_R  <= _125_;
  always @(posedge CLK)
    \DRAM.SX_R  <= _124_;
  always @(posedge CLK)
    \DRAM.Partial_R  <= _121_;
  always @(posedge CLK)
    \DRAM.RdPartialReq_R  <= _123_;
  always @(posedge CLK)
    \DRAM.MyBusy_R  <= _120_;
  reg [2:0] _498_;
  always @(posedge CLK)
    _498_ <= { _050_, _049_, _048_ };
  assign { DW_HALT_W_R_2, DW_HALT_W_R_1, DW_HALT_W_R_0 } = _498_;
  always @(posedge CLK)
    \DRAM.BusyRAW_R  <= _004_;
  always @(posedge CLK)
    \DRAM.WasWrite_R  <= _126_;
  reg [21:0] _501_;
  always @(posedge CLK)
    _501_ <= { _027_, _026_, _024_, _023_, _022_, _021_, _020_, _019_, _018_, _017_, _016_, _015_, _034_, _033_, _032_, _031_, _030_, _029_, _028_, _025_, _014_, _013_ };
  assign { \DRAM.COMPARE.BASE_31 , \DRAM.COMPARE.BASE_30 , \DRAM.COMPARE.BASE_29 , \DRAM.COMPARE.BASE_28 , \DRAM.COMPARE.BASE_27 , \DRAM.COMPARE.BASE_26 , \DRAM.COMPARE.BASE_25 , \DRAM.COMPARE.BASE_24 , \DRAM.COMPARE.BASE_23 , \DRAM.COMPARE.BASE_22 , \DRAM.COMPARE.BASE_21 , \DRAM.COMPARE.BASE_20 , \DRAM.COMPARE.BASE_19 , \DRAM.COMPARE.BASE_18 , \DRAM.COMPARE.BASE_17 , \DRAM.COMPARE.BASE_16 , \DRAM.COMPARE.BASE_15 , \DRAM.COMPARE.BASE_14 , \DRAM.COMPARE.BASE_13 , \DRAM.COMPARE.BASE_12 , \DRAM.COMPARE.BASE_11 , \DRAM.COMPARE.BASE_10  } = _501_;
  reg [11:0] _502_;
  always @(posedge CLK)
    _502_ <= { _038_, _037_, _046_, _045_, _044_, _043_, _042_, _041_, _040_, _039_, _036_, _035_ };
  assign { \DRAM.COMPARE.TOP_15 , \DRAM.COMPARE.TOP_14 , \DRAM.COMPARE.TOP_13 , \DRAM.COMPARE.TOP_12 , \DRAM.COMPARE.TOP_11 , \DRAM.COMPARE.TOP_10 , \DRAM.COMPARE.TOP_9 , \DRAM.COMPARE.TOP_8 , \DRAM.COMPARE.TOP_7 , \DRAM.COMPARE.TOP_6 , \DRAM.COMPARE.TOP_5 , \DRAM.COMPARE.TOP_4  } = _502_;
  always @(posedge CLK)
    \DRAM.RESET_X_R_N  <= RESET_D1_R_N;
  assign { _012_, _011_, _010_, _009_, _008_, _007_, _006_, _005_ } = \DRAM.RESET_D2_R_N  ? { \DRAM.CST_P_7 , \DRAM.CST_P_6 , \DRAM.CST_P_5 , \DRAM.CST_P_4 , \DRAM.CST_P_3 , \DRAM.CST_P_2 , \DRAM.CST_P_1 , 1'h0 } : 8'h01;
  assign { DW_DATAINDEX_15, DW_DATAINDEX_14, DW_DATAINDEX_13, DW_DATAINDEX_12, DW_DATAINDEX_11, DW_DATAINDEX_10, DW_DATAINDEX_9, DW_DATAINDEX_8, DW_DATAINDEX_7, DW_DATAINDEX_6, DW_DATAINDEX_5, DW_DATAINDEX_4, DW_DATAINDEX_3, DW_DATAINDEX_2 } = _191_ ? { NEXTADDR_15, NEXTADDR_14, NEXTADDR_13, NEXTADDR_12, NEXTADDR_11, NEXTADDR_10, NEXTADDR_9, NEXTADDR_8, NEXTADDR_7, NEXTADDR_6, NEXTADDR_5, NEXTADDR_4, NEXTADDR_3, NEXTADDR_2 } : { \DRAM.LogAddr_R_15 , \DRAM.LogAddr_R_14 , \DRAM.LogAddr_R_13 , \DRAM.LogAddr_R_12 , \DRAM.LogAddr_R_11 , \DRAM.LogAddr_R_10 , \DRAM.LogAddr_R_9 , \DRAM.LogAddr_R_8 , \DRAM.LogAddr_R_7 , \DRAM.LogAddr_R_6 , \DRAM.LogAddr_R_5 , \DRAM.LogAddr_R_4 , \DRAM.LogAddr_R_3 , \DRAM.LogAddr_R_2  };
  assign { DW_DATAWR_7, DW_DATAWR_6, DW_DATAWR_5, DW_DATAWR_4, DW_DATAWR_3, DW_DATAWR_2, DW_DATAWR_1, DW_DATAWR_0 } = _160_ ? { DWR_DATARD_7, DWR_DATARD_6, DWR_DATARD_5, DWR_DATARD_4, DWR_DATARD_3, DWR_DATARD_2, DWR_DATARD_1, DWR_DATARD_0 } : { DATADOWNI_7, DATADOWNI_6, DATADOWNI_5, DATADOWNI_4, DATADOWNI_3, DATADOWNI_2, DATADOWNI_1, DATADOWNI_0 };
  assign { DW_DATAWR_15, DW_DATAWR_14, DW_DATAWR_13, DW_DATAWR_12, DW_DATAWR_11, DW_DATAWR_10, DW_DATAWR_9, DW_DATAWR_8 } = _158_ ? { DWR_DATARD_15, DWR_DATARD_14, DWR_DATARD_13, DWR_DATARD_12, DWR_DATARD_11, DWR_DATARD_10, DWR_DATARD_9, DWR_DATARD_8 } : { DATADOWNI_15, DATADOWNI_14, DATADOWNI_13, DATADOWNI_12, DATADOWNI_11, DATADOWNI_10, DATADOWNI_9, DATADOWNI_8 };
  assign { DW_DATAWR_23, DW_DATAWR_22, DW_DATAWR_21, DW_DATAWR_20, DW_DATAWR_19, DW_DATAWR_18, DW_DATAWR_17, DW_DATAWR_16 } = _156_ ? { DWR_DATARD_23, DWR_DATARD_22, DWR_DATARD_21, DWR_DATARD_20, DWR_DATARD_19, DWR_DATARD_18, DWR_DATARD_17, DWR_DATARD_16 } : { DATADOWNI_23, DATADOWNI_22, DATADOWNI_21, DATADOWNI_20, DATADOWNI_19, DATADOWNI_18, DATADOWNI_17, DATADOWNI_16 };
  assign { DW_DATAWR_31, DW_DATAWR_30, DW_DATAWR_29, DW_DATAWR_28, DW_DATAWR_27, DW_DATAWR_26, DW_DATAWR_25, DW_DATAWR_24 } = _154_ ? { DWR_DATARD_31, DWR_DATARD_30, DWR_DATARD_29, DWR_DATARD_28, DWR_DATARD_27, DWR_DATARD_26, DWR_DATARD_25, DWR_DATARD_24 } : { DATADOWNI_31, DATADOWNI_30, DATADOWNI_29, DATADOWNI_28, DATADOWNI_27, DATADOWNI_26, DATADOWNI_25, DATADOWNI_24 };
  assign _265_ = _194_ ? \DRAM.SX_R  : \DRAM.HoldSX_R ;
  assign _087_ = \DRAM.RESET_D2_R_N  ? _265_ : 1'h0;
  assign { _269_, _268_, _267_, _266_ } = _194_ ? { \DRAM.BE_R_3 , \DRAM.BE_R_2 , \DRAM.BE_R_1 , \DRAM.BE_R_0  } : { \DRAM.HoldBE_R_3 , \DRAM.HoldBE_R_2 , \DRAM.HoldBE_R_1 , \DRAM.HoldBE_R_0  };
  assign { _086_, _085_, _084_, _083_ } = \DRAM.RESET_D2_R_N  ? { _269_, _268_, _267_, _266_ } : 4'hf;
  assign { _076_, _075_, _073_, _072_, _071_, _070_, _069_, _068_, _067_, _066_, _065_, _064_, _062_, _061_, _060_, _059_, _058_, _057_, _056_, _055_, _054_, _053_, _082_, _081_, _080_, _079_, _078_, _077_, _074_, _063_, _052_, _051_ } = \DRAM.RESET_D2_R_N  ? { DWR_DATARD_31, DWR_DATARD_30, DWR_DATARD_29, DWR_DATARD_28, DWR_DATARD_27, DWR_DATARD_26, DWR_DATARD_25, DWR_DATARD_24, DWR_DATARD_23, DWR_DATARD_22, DWR_DATARD_21, DWR_DATARD_20, DWR_DATARD_19, DWR_DATARD_18, DWR_DATARD_17, DWR_DATARD_16, DWR_DATARD_15, DWR_DATARD_14, DWR_DATARD_13, DWR_DATARD_12, DWR_DATARD_11, DWR_DATARD_10, DWR_DATARD_9, DWR_DATARD_8, DWR_DATARD_7, DWR_DATARD_6, DWR_DATARD_5, DWR_DATARD_4, DWR_DATARD_3, DWR_DATARD_2, DWR_DATARD_1, DWR_DATARD_0 } : 32'd0;
  assign _047_ = \DRAM.RESET_D2_R_N  ? \DRAM.DW_GNTRAM_P  : 1'h0;
  assign _123_ = \DRAM.RESET_D2_R_N  ? \DRAM.RdPartialReq_P  : 1'h0;
  assign _121_ = \DRAM.RESET_D2_R_N  ? \DRAM.Partial_P  : 1'h0;
  assign _124_ = \DRAM.RESET_D2_R_N  ? \DRAM.SX_P  : 1'h0;
  assign _125_ = \DRAM.RESET_D2_R_N  ? \DRAM.WrOp_P  : 1'h0;
  assign _122_ = \DRAM.RESET_D2_R_N  ? \DRAM.RdOp_P  : 1'h0;
  assign { _003_, _002_, _001_, _000_ } = \DRAM.RESET_D2_R_N  ? { \DRAM.BE_P_3 , \DRAM.BE_P_2 , \DRAM.BE_P_1 , \DRAM.BE_P_0  } : 4'hf;
  assign { _113_, _112_, _110_, _109_, _108_, _107_, _106_, _105_, _104_, _103_, _102_, _101_, _099_, _098_, _097_, _096_, _095_, _094_, _093_, _092_, _091_, _090_, _119_, _118_, _117_, _116_, _115_, _114_, _111_, _100_, _089_, _088_ } = \DRAM.RESET_D2_R_N  ? { \DRAM.LogAddr_P_31 , \DRAM.LogAddr_P_30 , \DRAM.LogAddr_P_29 , \DRAM.LogAddr_P_28 , \DRAM.LogAddr_P_27 , \DRAM.LogAddr_P_26 , \DRAM.LogAddr_P_25 , \DRAM.LogAddr_P_24 , \DRAM.LogAddr_P_23 , \DRAM.LogAddr_P_22 , \DRAM.LogAddr_P_21 , \DRAM.LogAddr_P_20 , \DRAM.LogAddr_P_19 , \DRAM.LogAddr_P_18 , \DRAM.LogAddr_P_17 , \DRAM.LogAddr_P_16 , \DRAM.LogAddr_P_15 , \DRAM.LogAddr_P_14 , \DRAM.LogAddr_P_13 , \DRAM.LogAddr_P_12 , \DRAM.LogAddr_P_11 , \DRAM.LogAddr_P_10 , \DRAM.LogAddr_P_9 , \DRAM.LogAddr_P_8 , \DRAM.LogAddr_P_7 , \DRAM.LogAddr_P_6 , \DRAM.LogAddr_P_5 , \DRAM.LogAddr_P_4 , \DRAM.LogAddr_P_3 , \DRAM.LogAddr_P_2 , \DRAM.LogAddr_P_1 , \DRAM.LogAddr_P_0  } : 32'd0;
  assign \DRAM.RdPartialReq_P  = \DRAM.anyBusy  ? _144_ : _150_;
  assign \DRAM.Partial_P  = \DRAM.anyBusy  ? \DRAM.Partial_R  : _218_;
  assign \DRAM.SX_P  = \DRAM.anyBusy  ? \DRAM.SX_R  : NEXTSX;
  assign \DRAM.WrOp_P  = \DRAM.anyBusy  ? _143_ : _146_;
  assign \DRAM.RdOp_P  = \DRAM.anyBusy  ? _142_ : _145_;
  assign { \DRAM.BE_P_3 , \DRAM.BE_P_2 , \DRAM.BE_P_1 , \DRAM.BE_P_0  } = \DRAM.anyBusy  ? { \DRAM.BE_R_3 , \DRAM.BE_R_2 , \DRAM.BE_R_1 , \DRAM.BE_R_0  } : { NEXTBE_3, NEXTBE_2, NEXTBE_1, NEXTBE_0 };
  assign { \DRAM.LogAddr_P_31 , \DRAM.LogAddr_P_30 , \DRAM.LogAddr_P_29 , \DRAM.LogAddr_P_28 , \DRAM.LogAddr_P_27 , \DRAM.LogAddr_P_26 , \DRAM.LogAddr_P_25 , \DRAM.LogAddr_P_24 , \DRAM.LogAddr_P_23 , \DRAM.LogAddr_P_22 , \DRAM.LogAddr_P_21 , \DRAM.LogAddr_P_20 , \DRAM.LogAddr_P_19 , \DRAM.LogAddr_P_18 , \DRAM.LogAddr_P_17 , \DRAM.LogAddr_P_16 , \DRAM.LogAddr_P_15 , \DRAM.LogAddr_P_14 , \DRAM.LogAddr_P_13 , \DRAM.LogAddr_P_12 , \DRAM.LogAddr_P_11 , \DRAM.LogAddr_P_10 , \DRAM.LogAddr_P_9 , \DRAM.LogAddr_P_8 , \DRAM.LogAddr_P_7 , \DRAM.LogAddr_P_6 , \DRAM.LogAddr_P_5 , \DRAM.LogAddr_P_4 , \DRAM.LogAddr_P_3 , \DRAM.LogAddr_P_2 , \DRAM.LogAddr_P_1 , \DRAM.LogAddr_P_0  } = \DRAM.anyBusy  ? { \DRAM.LogAddr_R_31 , \DRAM.LogAddr_R_30 , \DRAM.LogAddr_R_29 , \DRAM.LogAddr_R_28 , \DRAM.LogAddr_R_27 , \DRAM.LogAddr_R_26 , \DRAM.LogAddr_R_25 , \DRAM.LogAddr_R_24 , \DRAM.LogAddr_R_23 , \DRAM.LogAddr_R_22 , \DRAM.LogAddr_R_21 , \DRAM.LogAddr_R_20 , \DRAM.LogAddr_R_19 , \DRAM.LogAddr_R_18 , \DRAM.LogAddr_R_17 , \DRAM.LogAddr_R_16 , \DRAM.LogAddr_R_15 , \DRAM.LogAddr_R_14 , \DRAM.LogAddr_R_13 , \DRAM.LogAddr_R_12 , \DRAM.LogAddr_R_11 , \DRAM.LogAddr_R_10 , \DRAM.LogAddr_R_9 , \DRAM.LogAddr_R_8 , \DRAM.LogAddr_R_7 , \DRAM.LogAddr_R_6 , \DRAM.LogAddr_R_5 , \DRAM.LogAddr_R_4 , \DRAM.LogAddr_R_3 , \DRAM.LogAddr_R_2 , \DRAM.LogAddr_R_1 , \DRAM.LogAddr_R_0  } : { NEXTADDR_31, NEXTADDR_30, NEXTADDR_29, NEXTADDR_28, NEXTADDR_27, NEXTADDR_26, NEXTADDR_25, NEXTADDR_24, NEXTADDR_23, NEXTADDR_22, NEXTADDR_21, NEXTADDR_20, NEXTADDR_19, NEXTADDR_18, NEXTADDR_17, NEXTADDR_16, NEXTADDR_15, NEXTADDR_14, NEXTADDR_13, NEXTADDR_12, NEXTADDR_11, NEXTADDR_10, NEXTADDR_9, NEXTADDR_8, NEXTADDR_7, NEXTADDR_6, NEXTADDR_5, NEXTADDR_4, NEXTADDR_3, NEXTADDR_2, NEXTADDR_1, NEXTADDR_0 };
  assign { _050_, _049_, _048_ } = \DRAM.RESET_D2_R_N  ? { \DRAM.DW_HALT_W_P , \DRAM.DW_HALT_W_P , \DRAM.DW_HALT_W_P  } : 3'h0;
  assign _120_ = \DRAM.RESET_D2_R_N  ? \DRAM.DW_HALT_W_P  : 1'h0;
  assign _004_ = \DRAM.RESET_D2_R_N  ? \DRAM.BusyRAW_P  : 1'h0;
  assign _270_ = \DRAM.CST_R_6  ? _249_ : 1'h0;
  assign _271_ = \DRAM.CST_R_7  ? 1'h0 : _270_;
  assign _272_ = \DRAM.CST_R_5  ? 1'h0 : _271_;
  assign _273_ = \DRAM.CST_R_4  ? 1'h0 : _272_;
  assign _274_ = \DRAM.CST_R_2  ? 1'h0 : _273_;
  assign _275_ = \DRAM.CST_R_1  ? 1'h0 : _274_;
  assign \DRAM.CST_P_7  = \DRAM.CST_R_0  ? 1'h0 : _275_;
  assign _276_ = \DRAM.CST_R_4  ? \DRAM.otherBusy  : 1'h0;
  assign _277_ = \DRAM.CST_R_2  ? 1'h0 : _276_;
  assign _278_ = \DRAM.CST_R_1  ? \DRAM.RPQUIETC  : _277_;
  assign \DRAM.CST_P_4  = \DRAM.CST_R_0  ? 1'h0 : _278_;
  assign \DRAM.CST_P_3  = \DRAM.CST_R_0  ? DISABLEC : 1'h0;
  assign _279_ = \DRAM.CST_R_2  ? _184_ : 1'h0;
  assign _280_ = \DRAM.CST_R_1  ? _179_ : _279_;
  assign \DRAM.CST_P_2  = \DRAM.CST_R_0  ? 1'h0 : _280_;
  assign _281_ = \DRAM.CST_R_7  ? 1'h1 : 1'h0;
  assign _282_ = \DRAM.CST_R_5  ? 1'h1 : _281_;
  assign _283_ = \DRAM.CST_R_4  ? _248_ : _282_;
  assign _284_ = \DRAM.CST_R_2  ? _264_ : _283_;
  assign _285_ = \DRAM.CST_R_1  ? _177_ : _284_;
  assign \DRAM.CST_P_1  = \DRAM.CST_R_0  ? \DRAM.RamOn  : _285_;
  assign _286_ = \DRAM.CST_R_6  ? EXT_DWREQRAM_R : 1'h0;
  assign _287_ = \DRAM.CST_R_7  ? 1'h0 : _286_;
  assign _288_ = \DRAM.CST_R_5  ? 1'h0 : _287_;
  assign _289_ = \DRAM.CST_R_4  ? 1'h0 : _288_;
  assign _290_ = \DRAM.CST_R_2  ? 1'h0 : _289_;
  assign _291_ = \DRAM.CST_R_1  ? _181_ : _290_;
  assign \DRAM.CST_P_6  = \DRAM.CST_R_0  ? 1'h0 : _291_;
  assign _292_ = \DRAM.CST_R_1  ? \DRAM.RPALGNC  : 1'h0;
  assign \DRAM.CST_P_5  = \DRAM.CST_R_0  ? 1'h0 : _292_;
  assign _126_ = \DRAM.RESET_D2_R_N  ? DW_DATAWE : 1'h0;
  assign { _038_, _037_, _046_, _045_, _044_, _043_, _042_, _041_, _040_, _039_, _036_, _035_ } = \DRAM.RESET_D2_R_N  ? { CONFIGTOP_15, CONFIGTOP_14, CONFIGTOP_13, CONFIGTOP_12, CONFIGTOP_11, CONFIGTOP_10, CONFIGTOP_9, CONFIGTOP_8, CONFIGTOP_7, CONFIGTOP_6, CONFIGTOP_5, CONFIGTOP_4 } : 12'h000;
  assign { _027_, _026_, _024_, _023_, _022_, _021_, _020_, _019_, _018_, _017_, _016_, _015_, _034_, _033_, _032_, _031_, _030_, _029_, _028_, _025_, _014_, _013_ } = \DRAM.RESET_D2_R_N  ? { CONFIGBASE_31, CONFIGBASE_30, CONFIGBASE_29, CONFIGBASE_28, CONFIGBASE_27, CONFIGBASE_26, CONFIGBASE_25, CONFIGBASE_24, CONFIGBASE_23, CONFIGBASE_22, CONFIGBASE_21, CONFIGBASE_20, CONFIGBASE_19, CONFIGBASE_18, CONFIGBASE_17, CONFIGBASE_16, CONFIGBASE_15, CONFIGBASE_14, CONFIGBASE_13, CONFIGBASE_12, CONFIGBASE_11, CONFIGBASE_10 } : 22'h000000;
  assign \DRAM.otherBusy  = | { X_HALT_R_13, X_HALT_R_12, X_HALT_R_11, 1'h0, X_HALT_R_9, X_HALT_R_8, X_HALT_R_7, 1'h0, X_HALT_R_5, X_HALT_R_4, X_HALT_R_3, X_HALT_R_2, X_HALT_R_1, X_HALT_R_0 };
  assign \DRAM.otherBusyDC  = | { X_HALT_R_13, X_HALT_R_12, X_HALT_R_11, 1'h0, X_HALT_R_9, 2'h0, X_HALT_R_6, X_HALT_R_5, X_HALT_R_4, X_HALT_R_3, X_HALT_R_2, X_HALT_R_1, X_HALT_R_0 };
  assign { DATAOUT_31, DATAOUT_30, DATAOUT_29, DATAOUT_28, DATAOUT_27, DATAOUT_26, DATAOUT_25, DATAOUT_24, DATAOUT_23, DATAOUT_22, DATAOUT_21, DATAOUT_20, DATAOUT_19, DATAOUT_18, DATAOUT_17, DATAOUT_16, DATAOUT_15, DATAOUT_14, DATAOUT_13, DATAOUT_12, DATAOUT_11, DATAOUT_10, DATAOUT_9, DATAOUT_8, DATAOUT_7, DATAOUT_6, DATAOUT_5, DATAOUT_4, DATAOUT_3, DATAOUT_2, DATAOUT_1, DATAOUT_0 } = \DRAM.CST_R_4  ? { \DRAM.LMI_ALIGN1.DA3_7 , \DRAM.LMI_ALIGN1.DA3_6 , \DRAM.LMI_ALIGN1.DA3_5 , \DRAM.LMI_ALIGN1.DA3_4 , \DRAM.LMI_ALIGN1.DA3_3 , \DRAM.LMI_ALIGN1.DA3_2 , \DRAM.LMI_ALIGN1.DA3_1 , \DRAM.LMI_ALIGN1.DA3_0 , \DRAM.LMI_ALIGN1.DA2_7 , \DRAM.LMI_ALIGN1.DA2_6 , \DRAM.LMI_ALIGN1.DA2_5 , \DRAM.LMI_ALIGN1.DA2_4 , \DRAM.LMI_ALIGN1.DA2_3 , \DRAM.LMI_ALIGN1.DA2_2 , \DRAM.LMI_ALIGN1.DA2_1 , \DRAM.LMI_ALIGN1.DA2_0 , \DRAM.LMI_ALIGN1.DB1_7 , \DRAM.LMI_ALIGN1.DB1_6 , \DRAM.LMI_ALIGN1.DB1_5 , \DRAM.LMI_ALIGN1.DB1_4 , \DRAM.LMI_ALIGN1.DB1_3 , \DRAM.LMI_ALIGN1.DB1_2 , \DRAM.LMI_ALIGN1.DB1_1 , \DRAM.LMI_ALIGN1.DB1_0 , \DRAM.LMI_ALIGN1.DB0_7 , \DRAM.LMI_ALIGN1.DB0_6 , \DRAM.LMI_ALIGN1.DB0_5 , \DRAM.LMI_ALIGN1.DB0_4 , \DRAM.LMI_ALIGN1.DB0_3 , \DRAM.LMI_ALIGN1.DB0_2 , \DRAM.LMI_ALIGN1.DB0_1 , \DRAM.LMI_ALIGN1.DB0_0  } : { DWR_DATARD_31, DWR_DATARD_30, DWR_DATARD_29, DWR_DATARD_28, DWR_DATARD_27, DWR_DATARD_26, DWR_DATARD_25, DWR_DATARD_24, DWR_DATARD_23, DWR_DATARD_22, DWR_DATARD_21, DWR_DATARD_20, DWR_DATARD_19, DWR_DATARD_18, DWR_DATARD_17, DWR_DATARD_16, DWR_DATARD_15, DWR_DATARD_14, DWR_DATARD_13, DWR_DATARD_12, DWR_DATARD_11, DWR_DATARD_10, DWR_DATARD_9, DWR_DATARD_8, DWR_DATARD_7, DWR_DATARD_6, DWR_DATARD_5, DWR_DATARD_4, DWR_DATARD_3, DWR_DATARD_2, DWR_DATARD_1, DWR_DATARD_0 };
  assign _293_ = \DRAM.COMPARE.BaseRangeCompare  & _294_;
  assign \DRAM.COMPARE.CMP  = _293_ & _295_;
  assign _294_ = { \DRAM.COMPARE.ADDR_31 , \DRAM.COMPARE.ADDR_30 , \DRAM.COMPARE.ADDR_29 , \DRAM.LogAddr_R_28 , \DRAM.LogAddr_R_27 , \DRAM.LogAddr_R_26 , \DRAM.LogAddr_R_25 , \DRAM.LogAddr_R_24 , \DRAM.LogAddr_R_23 , \DRAM.LogAddr_R_22 , \DRAM.LogAddr_R_21 , \DRAM.LogAddr_R_20 , \DRAM.LogAddr_R_19 , \DRAM.LogAddr_R_18 , \DRAM.LogAddr_R_17 , \DRAM.LogAddr_R_16  } == { \DRAM.COMPARE.BASE_31 , \DRAM.COMPARE.BASE_30 , \DRAM.COMPARE.BASE_29 , \DRAM.COMPARE.BASE_28 , \DRAM.COMPARE.BASE_27 , \DRAM.COMPARE.BASE_26 , \DRAM.COMPARE.BASE_25 , \DRAM.COMPARE.BASE_24 , \DRAM.COMPARE.BASE_23 , \DRAM.COMPARE.BASE_22 , \DRAM.COMPARE.BASE_21 , \DRAM.COMPARE.BASE_20 , \DRAM.COMPARE.BASE_19 , \DRAM.COMPARE.BASE_18 , \DRAM.COMPARE.BASE_17 , \DRAM.COMPARE.BASE_16  };
  assign \DRAM.COMPARE.BaseRangeCompare  = { \DRAM.LogAddr_R_15 , \DRAM.LogAddr_R_14 , \DRAM.LogAddr_R_13 , \DRAM.LogAddr_R_12 , \DRAM.LogAddr_R_11 , \DRAM.LogAddr_R_10  } >= { \DRAM.COMPARE.BASE_15 , \DRAM.COMPARE.BASE_14 , \DRAM.COMPARE.BASE_13 , \DRAM.COMPARE.BASE_12 , \DRAM.COMPARE.BASE_11 , \DRAM.COMPARE.BASE_10  };
  assign _295_ = { \DRAM.LogAddr_R_15 , \DRAM.LogAddr_R_14 , \DRAM.LogAddr_R_13 , \DRAM.LogAddr_R_12 , \DRAM.LogAddr_R_11 , \DRAM.LogAddr_R_10 , \DRAM.LogAddr_R_9 , \DRAM.LogAddr_R_8 , \DRAM.LogAddr_R_7 , \DRAM.LogAddr_R_6 , \DRAM.LogAddr_R_5 , \DRAM.LogAddr_R_4  } <= { \DRAM.COMPARE.TOP_15 , \DRAM.COMPARE.TOP_14 , \DRAM.COMPARE.TOP_13 , \DRAM.COMPARE.TOP_12 , \DRAM.COMPARE.TOP_11 , \DRAM.COMPARE.TOP_10 , \DRAM.COMPARE.TOP_9 , \DRAM.COMPARE.TOP_8 , \DRAM.COMPARE.TOP_7 , \DRAM.COMPARE.TOP_6 , \DRAM.COMPARE.TOP_5 , \DRAM.COMPARE.TOP_4  };
  assign \DRAM.LMI_ALIGN1.SF3  = \DRAM.LMI_ALIGN1.SGN  & \DRAM.HoldSX_R ;
  assign \DRAM.LMI_ALIGN1.SF2  = \DRAM.LMI_ALIGN1.SGN  & \DRAM.HoldSX_R ;
  assign \DRAM.LMI_ALIGN1.SF1  = \DRAM.LMI_ALIGN1.SGN  & \DRAM.HoldSX_R ;
  assign \DRAM.LMI_ALIGN1.HSHIFT  = _296_ & _297_;
  assign \DRAM.LMI_ALIGN1.BSHIFT  = _298_ & _299_;
  assign \DRAM.LMI_ALIGN1.HFILL  = ! _304_;
  assign _296_ = ~ \DRAM.HoldBE_R_1 ;
  assign _297_ = ~ \DRAM.HoldBE_R_0 ;
  assign _298_ = ~ \DRAM.HoldBE_R_2 ;
  assign _299_ = ~ \DRAM.HoldBE_R_0 ;
  function [7:0] _584_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _584_ = b[7:0];
      2'b1?:
        _584_ = b[15:8];
      default:
        _584_ = a;
    endcase
  endfunction
  assign { \DRAM.LMI_ALIGN1.DB0_7 , \DRAM.LMI_ALIGN1.DB0_6 , \DRAM.LMI_ALIGN1.DB0_5 , \DRAM.LMI_ALIGN1.DB0_4 , \DRAM.LMI_ALIGN1.DB0_3 , \DRAM.LMI_ALIGN1.DB0_2 , \DRAM.LMI_ALIGN1.DB0_1 , \DRAM.LMI_ALIGN1.DB0_0  } = _584_(8'hxx, { \DRAM.LMI_ALIGN1.DA1_7 , \DRAM.LMI_ALIGN1.DA1_6 , \DRAM.LMI_ALIGN1.DA1_5 , \DRAM.LMI_ALIGN1.DA1_4 , \DRAM.LMI_ALIGN1.DA1_3 , \DRAM.LMI_ALIGN1.DA1_2 , \DRAM.LMI_ALIGN1.DA1_1 , \DRAM.LMI_ALIGN1.DA1_0 , \DRAM.LMI_ALIGN1.DA0_7 , \DRAM.LMI_ALIGN1.DA0_6 , \DRAM.LMI_ALIGN1.DA0_5 , \DRAM.LMI_ALIGN1.DA0_4 , \DRAM.LMI_ALIGN1.DA0_3 , \DRAM.LMI_ALIGN1.DA0_2 , \DRAM.LMI_ALIGN1.DA0_1 , \DRAM.LMI_ALIGN1.DA0_0  }, { \DRAM.LMI_ALIGN1.BSHIFT , _300_ });
  assign _300_ = ~ \DRAM.LMI_ALIGN1.BSHIFT ;
  function [7:0] _586_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _586_ = b[7:0];
      2'b1?:
        _586_ = b[15:8];
      default:
        _586_ = a;
    endcase
  endfunction
  assign { \DRAM.LMI_ALIGN1.DB1_7 , \DRAM.LMI_ALIGN1.DB1_6 , \DRAM.LMI_ALIGN1.DB1_5 , \DRAM.LMI_ALIGN1.DB1_4 , \DRAM.LMI_ALIGN1.DB1_3 , \DRAM.LMI_ALIGN1.DB1_2 , \DRAM.LMI_ALIGN1.DB1_1 , \DRAM.LMI_ALIGN1.DB1_0  } = _586_(8'hxx, { \DRAM.LMI_ALIGN1.SF1 , \DRAM.LMI_ALIGN1.SF1 , \DRAM.LMI_ALIGN1.SF1 , \DRAM.LMI_ALIGN1.SF1 , \DRAM.LMI_ALIGN1.SF1 , \DRAM.LMI_ALIGN1.SF1 , \DRAM.LMI_ALIGN1.SF1 , \DRAM.LMI_ALIGN1.SF1 , \DRAM.LMI_ALIGN1.DA1_7 , \DRAM.LMI_ALIGN1.DA1_6 , \DRAM.LMI_ALIGN1.DA1_5 , \DRAM.LMI_ALIGN1.DA1_4 , \DRAM.LMI_ALIGN1.DA1_3 , \DRAM.LMI_ALIGN1.DA1_2 , \DRAM.LMI_ALIGN1.DA1_1 , \DRAM.LMI_ALIGN1.DA1_0  }, { \DRAM.LMI_ALIGN1.BFILL , _301_ });
  assign _301_ = ~ \DRAM.LMI_ALIGN1.BFILL ;
  function [7:0] _588_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _588_ = b[7:0];
      2'b1?:
        _588_ = b[15:8];
      default:
        _588_ = a;
    endcase
  endfunction
  assign { \DRAM.LMI_ALIGN1.DA0_7 , \DRAM.LMI_ALIGN1.DA0_6 , \DRAM.LMI_ALIGN1.DA0_5 , \DRAM.LMI_ALIGN1.DA0_4 , \DRAM.LMI_ALIGN1.DA0_3 , \DRAM.LMI_ALIGN1.DA0_2 , \DRAM.LMI_ALIGN1.DA0_1 , \DRAM.LMI_ALIGN1.DA0_0  } = _588_(8'hxx, { \DRAM.DataRd_R_23 , \DRAM.DataRd_R_22 , \DRAM.DataRd_R_21 , \DRAM.DataRd_R_20 , \DRAM.DataRd_R_19 , \DRAM.DataRd_R_18 , \DRAM.DataRd_R_17 , \DRAM.DataRd_R_16 , \DRAM.DataRd_R_7 , \DRAM.DataRd_R_6 , \DRAM.DataRd_R_5 , \DRAM.DataRd_R_4 , \DRAM.DataRd_R_3 , \DRAM.DataRd_R_2 , \DRAM.DataRd_R_1 , \DRAM.DataRd_R_0  }, { \DRAM.LMI_ALIGN1.HSHIFT , _302_ });
  assign _302_ = ~ \DRAM.LMI_ALIGN1.HSHIFT ;
  function [7:0] _590_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _590_ = b[7:0];
      2'b1?:
        _590_ = b[15:8];
      default:
        _590_ = a;
    endcase
  endfunction
  assign { \DRAM.LMI_ALIGN1.DA1_7 , \DRAM.LMI_ALIGN1.DA1_6 , \DRAM.LMI_ALIGN1.DA1_5 , \DRAM.LMI_ALIGN1.DA1_4 , \DRAM.LMI_ALIGN1.DA1_3 , \DRAM.LMI_ALIGN1.DA1_2 , \DRAM.LMI_ALIGN1.DA1_1 , \DRAM.LMI_ALIGN1.DA1_0  } = _590_(8'hxx, { \DRAM.DataRd_R_31 , \DRAM.DataRd_R_30 , \DRAM.DataRd_R_29 , \DRAM.DataRd_R_28 , \DRAM.DataRd_R_27 , \DRAM.DataRd_R_26 , \DRAM.DataRd_R_25 , \DRAM.DataRd_R_24 , \DRAM.DataRd_R_15 , \DRAM.DataRd_R_14 , \DRAM.DataRd_R_13 , \DRAM.DataRd_R_12 , \DRAM.DataRd_R_11 , \DRAM.DataRd_R_10 , \DRAM.DataRd_R_9 , \DRAM.DataRd_R_8  }, { \DRAM.LMI_ALIGN1.HSHIFT , _303_ });
  assign _303_ = ~ \DRAM.LMI_ALIGN1.HSHIFT ;
  function [7:0] _592_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _592_ = b[7:0];
      2'b1?:
        _592_ = b[15:8];
      default:
        _592_ = a;
    endcase
  endfunction
  assign { \DRAM.LMI_ALIGN1.DA2_7 , \DRAM.LMI_ALIGN1.DA2_6 , \DRAM.LMI_ALIGN1.DA2_5 , \DRAM.LMI_ALIGN1.DA2_4 , \DRAM.LMI_ALIGN1.DA2_3 , \DRAM.LMI_ALIGN1.DA2_2 , \DRAM.LMI_ALIGN1.DA2_1 , \DRAM.LMI_ALIGN1.DA2_0  } = _592_(8'hxx, { \DRAM.LMI_ALIGN1.SF2 , \DRAM.LMI_ALIGN1.SF2 , \DRAM.LMI_ALIGN1.SF2 , \DRAM.LMI_ALIGN1.SF2 , \DRAM.LMI_ALIGN1.SF2 , \DRAM.LMI_ALIGN1.SF2 , \DRAM.LMI_ALIGN1.SF2 , \DRAM.LMI_ALIGN1.SF2 , \DRAM.DataRd_R_23 , \DRAM.DataRd_R_22 , \DRAM.DataRd_R_21 , \DRAM.DataRd_R_20 , \DRAM.DataRd_R_19 , \DRAM.DataRd_R_18 , \DRAM.DataRd_R_17 , \DRAM.DataRd_R_16  }, { \DRAM.LMI_ALIGN1.HFILL , _304_ });
  function [7:0] _593_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _593_ = b[7:0];
      2'b1?:
        _593_ = b[15:8];
      default:
        _593_ = a;
    endcase
  endfunction
  assign { \DRAM.LMI_ALIGN1.DA3_7 , \DRAM.LMI_ALIGN1.DA3_6 , \DRAM.LMI_ALIGN1.DA3_5 , \DRAM.LMI_ALIGN1.DA3_4 , \DRAM.LMI_ALIGN1.DA3_3 , \DRAM.LMI_ALIGN1.DA3_2 , \DRAM.LMI_ALIGN1.DA3_1 , \DRAM.LMI_ALIGN1.DA3_0  } = _593_(8'hxx, { \DRAM.LMI_ALIGN1.SF3 , \DRAM.LMI_ALIGN1.SF3 , \DRAM.LMI_ALIGN1.SF3 , \DRAM.LMI_ALIGN1.SF3 , \DRAM.LMI_ALIGN1.SF3 , \DRAM.LMI_ALIGN1.SF3 , \DRAM.LMI_ALIGN1.SF3 , \DRAM.LMI_ALIGN1.SF3 , \DRAM.DataRd_R_31 , \DRAM.DataRd_R_30 , \DRAM.DataRd_R_29 , \DRAM.DataRd_R_28 , \DRAM.DataRd_R_27 , \DRAM.DataRd_R_26 , \DRAM.DataRd_R_25 , \DRAM.DataRd_R_24  }, { \DRAM.LMI_ALIGN1.HFILL , _304_ });
  function [0:0] _594_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    casez (s) // synopsys parallel_case
      4'b???1:
        _594_ = b[0:0];
      4'b??1?:
        _594_ = b[1:1];
      4'b?1??:
        _594_ = b[2:2];
      4'b1???:
        _594_ = b[3:3];
      default:
        _594_ = a;
    endcase
  endfunction
  assign \DRAM.LMI_ALIGN1.SGN  = _594_(1'hx, { \DRAM.DataRd_R_7 , \DRAM.DataRd_R_15 , \DRAM.DataRd_R_23 , \DRAM.DataRd_R_31  }, { _308_, _307_, _306_, _305_ });
  assign _305_ = { \DRAM.LMI_ALIGN1.SGN_SEL_1 , \DRAM.LMI_ALIGN1.SGN_SEL_0  } == 2'h3;
  assign _306_ = { \DRAM.LMI_ALIGN1.SGN_SEL_1 , \DRAM.LMI_ALIGN1.SGN_SEL_0  } == 2'h2;
  assign _307_ = { \DRAM.LMI_ALIGN1.SGN_SEL_1 , \DRAM.LMI_ALIGN1.SGN_SEL_0  } == 2'h1;
  assign _308_ = ! { \DRAM.LMI_ALIGN1.SGN_SEL_1 , \DRAM.LMI_ALIGN1.SGN_SEL_0  };
  function [1:0] _599_;
    input [1:0] a;
    input [7:0] b;
    input [3:0] s;
    casez (s) // synopsys parallel_case
      4'b???1:
        _599_ = b[1:0];
      4'b??1?:
        _599_ = b[3:2];
      4'b?1??:
        _599_ = b[5:4];
      4'b1???:
        _599_ = b[7:6];
      default:
        _599_ = a;
    endcase
  endfunction
  assign { \DRAM.LMI_ALIGN1.SGN_SEL_1 , \DRAM.LMI_ALIGN1.SGN_SEL_0  } = _599_(2'hx, 8'h1b, { _311_, _310_, _309_, \DRAM.HoldBE_R_3  });
  assign _309_ = { \DRAM.HoldBE_R_3 , \DRAM.HoldBE_R_2  } == 2'h1;
  assign _310_ = { \DRAM.HoldBE_R_3 , \DRAM.HoldBE_R_2 , \DRAM.HoldBE_R_1  } == 3'h1;
  assign _311_ = ! { \DRAM.HoldBE_R_3 , \DRAM.HoldBE_R_2 , \DRAM.HoldBE_R_1  };
  assign _304_ = & { \DRAM.HoldBE_R_3 , \DRAM.HoldBE_R_2 , \DRAM.HoldBE_R_1 , \DRAM.HoldBE_R_0  };
  assign \DRAM.LMI_ALIGN1.BFILL  = ^ { \DRAM.HoldBE_R_3 , \DRAM.HoldBE_R_2 , \DRAM.HoldBE_R_1 , \DRAM.HoldBE_R_0  };
  assign _312_ = ~ DATAOE;
  assign _313_ = SEN | DATAOD;
  assign _314_ = _313_ | _312_;
  assign { DW_DATADOWNO_31, DW_DATADOWNO_30, DW_DATADOWNO_29, DW_DATADOWNO_28, DW_DATADOWNO_27, DW_DATADOWNO_26, DW_DATADOWNO_25, DW_DATADOWNO_24, DW_DATADOWNO_23, DW_DATADOWNO_22, DW_DATADOWNO_21, DW_DATADOWNO_20, DW_DATADOWNO_19, DW_DATADOWNO_18, DW_DATADOWNO_17, DW_DATADOWNO_16, DW_DATADOWNO_15, DW_DATADOWNO_14, DW_DATADOWNO_13, DW_DATADOWNO_12, DW_DATADOWNO_11, DW_DATADOWNO_10, DW_DATADOWNO_9, DW_DATADOWNO_8, DW_DATADOWNO_7, DW_DATADOWNO_6, DW_DATADOWNO_5, DW_DATADOWNO_4, DW_DATADOWNO_3, DW_DATADOWNO_2, DW_DATADOWNO_1, DW_DATADOWNO_0 } = _314_ ? { DATADOWNI_31, DATADOWNI_30, DATADOWNI_29, DATADOWNI_28, DATADOWNI_27, DATADOWNI_26, DATADOWNI_25, DATADOWNI_24, DATADOWNI_23, DATADOWNI_22, DATADOWNI_21, DATADOWNI_20, DATADOWNI_19, DATADOWNI_18, DATADOWNI_17, DATADOWNI_16, DATADOWNI_15, DATADOWNI_14, DATADOWNI_13, DATADOWNI_12, DATADOWNI_11, DATADOWNI_10, DATADOWNI_9, DATADOWNI_8, DATADOWNI_7, DATADOWNI_6, DATADOWNI_5, DATADOWNI_4, DATADOWNI_3, DATADOWNI_2, DATADOWNI_1, DATADOWNI_0 } : { DATAOUT_31, DATAOUT_30, DATAOUT_29, DATAOUT_28, DATAOUT_27, DATAOUT_26, DATAOUT_25, DATAOUT_24, DATAOUT_23, DATAOUT_22, DATAOUT_21, DATAOUT_20, DATAOUT_19, DATAOUT_18, DATAOUT_17, DATAOUT_16, DATAOUT_15, DATAOUT_14, DATAOUT_13, DATAOUT_12, DATAOUT_11, DATAOUT_10, DATAOUT_9, DATAOUT_8, DATAOUT_7, DATAOUT_6, DATAOUT_5, DATAOUT_4, DATAOUT_3, DATAOUT_2, DATAOUT_1, DATAOUT_0 };
  assign _315_ = ~ DATAOE;
  assign _316_ = SEN | DATAOD;
  assign _317_ = _316_ | _315_;
  assign { DW_DATAUPO_31, DW_DATAUPO_30, DW_DATAUPO_29, DW_DATAUPO_28, DW_DATAUPO_27, DW_DATAUPO_26, DW_DATAUPO_25, DW_DATAUPO_24, DW_DATAUPO_23, DW_DATAUPO_22, DW_DATAUPO_21, DW_DATAUPO_20, DW_DATAUPO_19, DW_DATAUPO_18, DW_DATAUPO_17, DW_DATAUPO_16, DW_DATAUPO_15, DW_DATAUPO_14, DW_DATAUPO_13, DW_DATAUPO_12, DW_DATAUPO_11, DW_DATAUPO_10, DW_DATAUPO_9, DW_DATAUPO_8, DW_DATAUPO_7, DW_DATAUPO_6, DW_DATAUPO_5, DW_DATAUPO_4, DW_DATAUPO_3, DW_DATAUPO_2, DW_DATAUPO_1, DW_DATAUPO_0 } = _317_ ? { DATAUPI_31, DATAUPI_30, DATAUPI_29, DATAUPI_28, DATAUPI_27, DATAUPI_26, DATAUPI_25, DATAUPI_24, DATAUPI_23, DATAUPI_22, DATAUPI_21, DATAUPI_20, DATAUPI_19, DATAUPI_18, DATAUPI_17, DATAUPI_16, DATAUPI_15, DATAUPI_14, DATAUPI_13, DATAUPI_12, DATAUPI_11, DATAUPI_10, DATAUPI_9, DATAUPI_8, DATAUPI_7, DATAUPI_6, DATAUPI_5, DATAUPI_4, DATAUPI_3, DATAUPI_2, DATAUPI_1, DATAUPI_0 } : { DATAOUT_31, DATAOUT_30, DATAOUT_29, DATAOUT_28, DATAOUT_27, DATAOUT_26, DATAOUT_25, DATAOUT_24, DATAOUT_23, DATAOUT_22, DATAOUT_21, DATAOUT_20, DATAOUT_19, DATAOUT_18, DATAOUT_17, DATAOUT_16, DATAOUT_15, DATAOUT_14, DATAOUT_13, DATAOUT_12, DATAOUT_11, DATAOUT_10, DATAOUT_9, DATAOUT_8, DATAOUT_7, DATAOUT_6, DATAOUT_5, DATAOUT_4, DATAOUT_3, DATAOUT_2, DATAOUT_1, DATAOUT_0 };
  assign _318_ = X_HALT_R_7 | X_HALT_R_8;
  assign DATAOD = _318_ | X_HALT_R_5;
  assign \DRAM.CST_P_0  = 1'h0;
  assign \DRAM.COMPARE.ADDR_0  = \DRAM.LogAddr_R_0 ;
  assign \DRAM.COMPARE.ADDR_1  = \DRAM.LogAddr_R_1 ;
  assign \DRAM.COMPARE.ADDR_2  = \DRAM.LogAddr_R_2 ;
  assign \DRAM.COMPARE.ADDR_3  = \DRAM.LogAddr_R_3 ;
  assign \DRAM.COMPARE.ADDR_4  = \DRAM.LogAddr_R_4 ;
  assign \DRAM.COMPARE.ADDR_5  = \DRAM.LogAddr_R_5 ;
  assign \DRAM.COMPARE.ADDR_6  = \DRAM.LogAddr_R_6 ;
  assign \DRAM.COMPARE.ADDR_7  = \DRAM.LogAddr_R_7 ;
  assign \DRAM.COMPARE.ADDR_8  = \DRAM.LogAddr_R_8 ;
  assign \DRAM.COMPARE.ADDR_9  = \DRAM.LogAddr_R_9 ;
  assign \DRAM.COMPARE.ADDR_10  = \DRAM.LogAddr_R_10 ;
  assign \DRAM.COMPARE.ADDR_11  = \DRAM.LogAddr_R_11 ;
  assign \DRAM.COMPARE.ADDR_12  = \DRAM.LogAddr_R_12 ;
  assign \DRAM.COMPARE.ADDR_13  = \DRAM.LogAddr_R_13 ;
  assign \DRAM.COMPARE.ADDR_14  = \DRAM.LogAddr_R_14 ;
  assign \DRAM.COMPARE.ADDR_15  = \DRAM.LogAddr_R_15 ;
  assign \DRAM.COMPARE.ADDR_16  = \DRAM.LogAddr_R_16 ;
  assign \DRAM.COMPARE.ADDR_17  = \DRAM.LogAddr_R_17 ;
  assign \DRAM.COMPARE.ADDR_18  = \DRAM.LogAddr_R_18 ;
  assign \DRAM.COMPARE.ADDR_19  = \DRAM.LogAddr_R_19 ;
  assign \DRAM.COMPARE.ADDR_20  = \DRAM.LogAddr_R_20 ;
  assign \DRAM.COMPARE.ADDR_21  = \DRAM.LogAddr_R_21 ;
  assign \DRAM.COMPARE.ADDR_22  = \DRAM.LogAddr_R_22 ;
  assign \DRAM.COMPARE.ADDR_23  = \DRAM.LogAddr_R_23 ;
  assign \DRAM.COMPARE.ADDR_24  = \DRAM.LogAddr_R_24 ;
  assign \DRAM.COMPARE.ADDR_25  = \DRAM.LogAddr_R_25 ;
  assign \DRAM.COMPARE.ADDR_26  = \DRAM.LogAddr_R_26 ;
  assign \DRAM.COMPARE.ADDR_27  = \DRAM.LogAddr_R_27 ;
  assign \DRAM.COMPARE.ADDR_28  = \DRAM.LogAddr_R_28 ;
  assign DW_VAL = 1'h0;
endmodule
