module TB_RISCV_core;
	logic clk, reset, enable;
	
	RISCV_core dut(.enable(enable), .clk(clk), .reset(reset));
	
	