{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1388340081701 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "HW4_serial_TxRx EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"HW4_serial_TxRx\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1388340081712 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1388340081759 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1388340081760 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1388340082094 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1388340082103 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1388340082405 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1388340082405 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1388340082405 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1388340082405 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 476 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1388340082406 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 477 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1388340082406 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 478 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1388340082406 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1388340082406 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "26 26 " "No exact pin location assignment(s) for 26 pins of 26 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sd " "Pin sd not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sd } } } { "S1.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S1.v" 10 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388340082457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB1_RW " "Pin RB1_RW not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB1_RW } } } { "S1.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S1.v" 6 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB1_RW } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388340082457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB1_A\[0\] " "Pin RB1_A\[0\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB1_A[0] } } } { "S1.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S1.v" 157 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB1_A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388340082457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB1_A\[1\] " "Pin RB1_A\[1\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB1_A[1] } } } { "S1.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S1.v" 157 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB1_A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388340082457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB1_A\[2\] " "Pin RB1_A\[2\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB1_A[2] } } } { "S1.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S1.v" 157 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB1_A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388340082457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB1_A\[3\] " "Pin RB1_A\[3\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB1_A[3] } } } { "S1.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S1.v" 157 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB1_A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388340082457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB1_A\[4\] " "Pin RB1_A\[4\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB1_A[4] } } } { "S1.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S1.v" 157 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB1_A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388340082457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB1_D\[0\] " "Pin RB1_D\[0\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB1_D[0] } } } { "S1.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S1.v" 8 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB1_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388340082457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB1_D\[1\] " "Pin RB1_D\[1\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB1_D[1] } } } { "S1.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S1.v" 8 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB1_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388340082457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB1_D\[2\] " "Pin RB1_D\[2\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB1_D[2] } } } { "S1.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S1.v" 8 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB1_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388340082457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB1_D\[3\] " "Pin RB1_D\[3\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB1_D[3] } } } { "S1.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S1.v" 8 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB1_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388340082457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB1_D\[4\] " "Pin RB1_D\[4\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB1_D[4] } } } { "S1.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S1.v" 8 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB1_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388340082457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB1_D\[5\] " "Pin RB1_D\[5\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB1_D[5] } } } { "S1.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S1.v" 8 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB1_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388340082457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB1_D\[6\] " "Pin RB1_D\[6\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB1_D[6] } } } { "S1.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S1.v" 8 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB1_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388340082457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB1_D\[7\] " "Pin RB1_D\[7\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB1_D[7] } } } { "S1.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S1.v" 8 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB1_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388340082457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sen " "Pin sen not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sen } } } { "S1.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S1.v" 10 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sen } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388340082457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "S1.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S1.v" 5 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388340082457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rst } } } { "S1.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S1.v" 5 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388340082457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB1_Q\[7\] " "Pin RB1_Q\[7\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB1_Q[7] } } } { "S1.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S1.v" 9 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB1_Q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388340082457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB1_Q\[1\] " "Pin RB1_Q\[1\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB1_Q[1] } } } { "S1.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S1.v" 9 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB1_Q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388340082457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB1_Q\[2\] " "Pin RB1_Q\[2\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB1_Q[2] } } } { "S1.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S1.v" 9 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB1_Q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388340082457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB1_Q\[3\] " "Pin RB1_Q\[3\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB1_Q[3] } } } { "S1.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S1.v" 9 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB1_Q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388340082457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB1_Q\[0\] " "Pin RB1_Q\[0\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB1_Q[0] } } } { "S1.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S1.v" 9 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB1_Q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388340082457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB1_Q\[5\] " "Pin RB1_Q\[5\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB1_Q[5] } } } { "S1.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S1.v" 9 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB1_Q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388340082457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB1_Q\[6\] " "Pin RB1_Q\[6\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB1_Q[6] } } } { "S1.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S1.v" 9 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB1_Q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388340082457 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB1_Q\[4\] " "Pin RB1_Q\[4\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB1_Q[4] } } } { "S1.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S1.v" 9 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB1_Q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388340082457 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1388340082457 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "TimeQuest Timing Analyzer is analyzing 18 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1388340082570 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "HW4_serial_TxRx.sdc " "Synopsys Design Constraints File file not found: 'HW4_serial_TxRx.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1388340082571 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1388340082571 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1388340082575 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1388340082597 ""}  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "S1.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S1.v" 5 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1388340082597 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst (placed in PIN M2 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node rst (placed in PIN M2 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1388340082597 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_shift_reg\[17\]~2 " "Destination node data_shift_reg\[17\]~2" {  } { { "S1.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S1.v" 125 -1 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_shift_reg[17]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1388340082597 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_shift_reg\[16\]~6 " "Destination node data_shift_reg\[16\]~6" {  } { { "S1.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S1.v" 125 -1 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_shift_reg[16]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 257 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1388340082597 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_shift_reg\[15\]~10 " "Destination node data_shift_reg\[15\]~10" {  } { { "S1.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S1.v" 125 -1 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_shift_reg[15]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1388340082597 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_shift_reg\[14\]~14 " "Destination node data_shift_reg\[14\]~14" {  } { { "S1.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S1.v" 125 -1 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_shift_reg[14]~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1388340082597 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_shift_reg\[13\]~18 " "Destination node data_shift_reg\[13\]~18" {  } { { "S1.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S1.v" 125 -1 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_shift_reg[13]~18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1388340082597 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_shift_reg\[12\]~22 " "Destination node data_shift_reg\[12\]~22" {  } { { "S1.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S1.v" 125 -1 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_shift_reg[12]~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1388340082597 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_shift_reg\[11\]~26 " "Destination node data_shift_reg\[11\]~26" {  } { { "S1.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S1.v" 125 -1 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_shift_reg[11]~26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1388340082597 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_shift_reg\[10\]~30 " "Destination node data_shift_reg\[10\]~30" {  } { { "S1.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S1.v" 125 -1 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_shift_reg[10]~30 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1388340082597 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_shift_reg\[9\]~34 " "Destination node data_shift_reg\[9\]~34" {  } { { "S1.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S1.v" 125 -1 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_shift_reg[9]~34 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1388340082597 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_shift_reg\[8\]~38 " "Destination node data_shift_reg\[8\]~38" {  } { { "S1.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S1.v" 125 -1 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_shift_reg[8]~38 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 289 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1388340082597 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1388340082597 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1388340082597 ""}  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rst } } } { "S1.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S1.v" 5 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1388340082597 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1388340082671 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1388340082672 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1388340082672 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1388340082672 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1388340082673 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1388340082673 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1388340082673 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1388340082674 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1388340082691 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1388340082691 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1388340082691 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "24 unused 3.3V 8 16 0 " "Number of I/O pins in group: 24 (unused VREF, 3.3V VCCIO, 8 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1388340082693 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1388340082693 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1388340082693 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1388340082694 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1388340082694 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1388340082694 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1388340082694 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1388340082694 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1388340082694 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1388340082694 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1388340082694 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1388340082694 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1388340082694 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1388340082706 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1388340083516 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1388340083646 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1388340083654 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1388340084286 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1388340084286 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1388340084364 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X12_Y14 X24_Y27 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } { { "loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} 12 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1388340085480 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1388340085480 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1388340086000 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1388340086003 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1388340086003 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.78 " "Total time spent on timing analysis during the Fitter is 0.78 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1388340086015 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1388340086018 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sd 0 " "Pin \"sd\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1388340086025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RB1_RW 0 " "Pin \"RB1_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1388340086025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RB1_A\[0\] 0 " "Pin \"RB1_A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1388340086025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RB1_A\[1\] 0 " "Pin \"RB1_A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1388340086025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RB1_A\[2\] 0 " "Pin \"RB1_A\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1388340086025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RB1_A\[3\] 0 " "Pin \"RB1_A\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1388340086025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RB1_A\[4\] 0 " "Pin \"RB1_A\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1388340086025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RB1_D\[0\] 0 " "Pin \"RB1_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1388340086025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RB1_D\[1\] 0 " "Pin \"RB1_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1388340086025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RB1_D\[2\] 0 " "Pin \"RB1_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1388340086025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RB1_D\[3\] 0 " "Pin \"RB1_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1388340086025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RB1_D\[4\] 0 " "Pin \"RB1_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1388340086025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RB1_D\[5\] 0 " "Pin \"RB1_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1388340086025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RB1_D\[6\] 0 " "Pin \"RB1_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1388340086025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RB1_D\[7\] 0 " "Pin \"RB1_D\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1388340086025 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sen 0 " "Pin \"sen\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1388340086025 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1388340086025 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1388340086147 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1388340086169 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1388340086287 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1388340086481 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1388340086531 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/output_files/HW4_serial_TxRx.fit.smsg " "Generated suppressed messages file C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/output_files/HW4_serial_TxRx.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1388340086612 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "637 " "Peak virtual memory: 637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1388340086785 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 30 02:01:26 2013 " "Processing ended: Mon Dec 30 02:01:26 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1388340086785 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1388340086785 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1388340086785 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1388340086785 ""}
