<!DOCTYPE html>
  <html>
  <head>
  <meta charset="UTF-8">
  <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.10.2/katex.min.css">
  <link rel="stylesheet" type="text/css" href="https://ccc-js.github.io/pp6/doc/main.css">
  <!-- 
  <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/9.15.8/styles/atom-one-light.min.css">
  <link rel="stylesheet" type="text/css" href="file:///D:/ccc/js/pp6/doc/main.css"> 
  -->
  </head>
  <body>
  <title></title>
  <header>
    <div style="float:left"><label class="toggle" onclick="toggleSidebar()">≡</label>&nbsp;&nbsp;</div>
    <div style="float:left"><p><a href="../../../陳鍾誠.html" alt="">陳鍾誠</a> / <a href="../../書籍.html" alt="">書籍</a> / <a href="../Verilog.html" alt="">Verilog</a></p>
</div>
  </header>
  <aside>
  <div>
  <h6> <a href="./課程/.html" alt="">課程</a></h6>
<ul>
    <li><a href="./課程/網頁設計.html" alt="">網頁設計</a></li>
    <li><a href="./課程/網站設計.html" alt="">網站設計進階</a></li>
    <li><a href="./課程/計算機結構.html" alt="">計算機結構</a></li>
    <li><a href="./課程/系統程式.html" alt="">系統程式</a></li>
    <li><a href="./課程/人工智慧.html" alt="">人工智慧</a></li>
    <li><a href="./課程/軟體工程.html" alt="">軟體工程</a></li>
</ul>
<h6> <a href="./書籍/.html" alt="">書籍</a></h6>
<ul>
    <li><a href="./書籍/演算法.html" alt="">演算法</a></li>
    <li><a href="./書籍/科學計算.html" alt="">科學計算</a></li>
    <li><a href="./書籍/機率統計.html" alt="">機率統計</a></li>
    <li><a href="./書籍/資料庫.html" alt="">資料庫</a></li>
    <li><a href="./書籍/JavaScript.html" alt="">JavaScript</a></li>
    <li><a href="./書籍/nand2tetris.html" alt="">nand2tetris</a></li>
    <li><a href="./書籍/C語言.html" alt="">C語言</a></li>
    <li><a href="./書籍/Verilog.html" alt="">Verilog</a></li>
    <li><a href="./書籍/圖靈獎.html" alt="">圖靈獎年表</a></li>
</ul>
<h6> <a href="./Home.html" alt="">陳鍾誠</a></h6>
<ul>
    <li><a href="./程式.html" alt="">程式</a></li>
    <li><a href="./作品.html" alt="">作品</a></li>
    <li><a href="./蒐藏.html" alt="">蒐藏</a></li>
</ul>
  </div>
  </aside>
  <article>
  <div class="header">
    
    
    
  </div>
  <h1> 計數器模組</h1>

<h2> 簡易計數器</h2>

<h3> 簡易計數器：流程版</h3>

<pre class="code"><code class="Verilog">module counter(input clk, rst, output reg [2:0] q);
    always @(posedge clk) begin
        if (rst)
            q = 3'b000;
        else
            q = q+1;
    end
endmodule

module main;
reg clk;
reg rst;
wire [2:0] q;

counter DUT (.clk(clk), .rst(rst), .q(q));

initial
begin
  $monitor("%4dns monitor: q=%d", $stime, q);
  clk = 0;
  rst = 1;
  #100 rst = 0;
  #1000 $finish;
end

always #50 begin
  clk=clk+1; 
end

endmodule
</code></pre>

<p>執行結果</p>

<pre class="code"><code class="">D:\oc\code&gt;vvp counter
   0ns monitor: q=x
  50ns monitor: q=0
 150ns monitor: q=1
 250ns monitor: q=2
 350ns monitor: q=3
 450ns monitor: q=4
 550ns monitor: q=5
 650ns monitor: q=6
 750ns monitor: q=7
 850ns monitor: q=0
 950ns monitor: q=1
1050ns monitor: q=2
</code></pre>

<h3> 簡易計數器：方塊版</h3>

<p><figure>
  <img src="../img/counter_block.jpg" alt=""></img>
<figcaption>電路設計圖</figcaption></figure>
</p>

<p>檔案：counter_block.v</p>

<pre class="code"><code class="Verilog">module inc(input [2:0] i, output [2:0] o);
  assign o = i + 1;
endmodule

module register(input clk, rst, input [2:0] r_in, output [2:0] r_out);
  reg [2:0] r;
  always @(posedge clk) begin
    if (rst)
      r = 3'b000;
    else
      r = r_in;
  end
  assign r_out = r;
endmodule

module counter;
reg clk;
reg rst;
wire [2:0] c_in, c_out;

register c(clk, rst, c_in, c_out);
inc inc1(c_out, c_in);

initial
begin
  $monitor("%4dns monitor: c.r=%d", $stime, c.r);
  clk = 0;
  rst = 1;
  #100 rst = 0;
  #1000 $finish;
end
always #50 begin
  clk=clk+1; 
end

endmodule

</code></pre>

<p>執行結果</p>

<pre class="code"><code class="">D:\oc\code&gt;iverilog -o counter_block counter_block.v

D:\oc\code&gt;vvp counter_block
   0ns monitor: c.r=x
  50ns monitor: c.r=0
 150ns monitor: c.r=1
 250ns monitor: c.r=2
 350ns monitor: c.r=3
 450ns monitor: c.r=4
 550ns monitor: c.r=5
 650ns monitor: c.r=6
 750ns monitor: c.r=7
 850ns monitor: c.r=0
 950ns monitor: c.r=1
1050ns monitor: c.r=2
</code></pre>

<h2> 程式計數器</h2>

<h3> 程式計數器：流程版</h3>

<p>檔案：pctick.v</p>

<pre class="code"><code class="Verilog">module pcTick(input clock, reset, output reg [31:0] pc, 
             output reg [2:0] tick);
    always @(posedge clock) begin
        if (reset) 
          begin
            pc = 0;
            tick = 0;
          end
        else begin
            tick = tick+1;
            if (tick == 6) begin
                tick = 0;
                pc = pc+4;
            end
            $monitor("%4dns %8x %1x", $stime, pc, tick);
        end
    end
endmodule

module main;
reg clock;
reg reset;
wire [2:0] tick;
wire [31:0] pc;

pcTick DUT (.clock(clock), .reset(reset), .pc(pc), .tick(tick));

initial
begin
  clock = 0;
  reset = 1;
  #100 reset=0;
  #2000 $finish;
end

always #50 clock=clock+1;
endmodule

</code></pre>

<p>執行結果：</p>

<pre class="code"><code class="">D:\Dropbox\Public\oc\code&gt;iverilog -o pctick pctick.v

D:\Dropbox\Public\oc\code&gt;vvp pctick
 150ns 00000000 1
 250ns 00000000 2
 350ns 00000000 3
 450ns 00000000 4
 550ns 00000000 5
 650ns 00000004 0
 750ns 00000004 1
 850ns 00000004 2
 950ns 00000004 3
1050ns 00000004 4
1150ns 00000004 5
1250ns 00000008 0
1350ns 00000008 1
1450ns 00000008 2
1550ns 00000008 3
1650ns 00000008 4
1750ns 00000008 5
1850ns 0000000c 0
1950ns 0000000c 1
2050ns 0000000c 2
</code></pre>
<p></p>

<h3> 程式計數器：方塊版</h3>

<p>檔案：pctick_block.v</p>

<pre class="code"><code class="Verilog">module pcTick(input clock, reset, input [31:0] pc_in, output [31:0] pc_out, output reg [2:0] tick);
  reg [31:0] pc;
  always @(posedge clock) begin
    if (reset) begin
      pc = 0;
      tick = 0;
    end else begin
      tick = tick+1;
      if (tick == 6) begin
        tick = 0;
        pc = pc_in;
      end
      $monitor("%4dns %8x %1x", $stime, pc, tick);
    end
  end
  assign pc_out = pc;
endmodule

module alu(input [31:0] a, input [31:0] b, input [3:0] op, output reg [31:0] y);
parameter [3:0] PASS=4'h2, ADD=4'h3, SUB=4'h4, MUL=4'h5, DIV=4'h6, AND=4'h8, OR=4'h9, XOR=4'hA, SHL=4'hE, SHR=4'hF; // ALU 運算碼
always@(a or b or op) begin
  case(op)
    PASS:y = a;
    ADD: y = a + b;
    SUB: y = a - b;
    MUL: y = a * b;
    DIV: y = a / b;
    AND: y = a &amp; b;
    OR : y = a | b;
    XOR: y = a ^ b;
    SHL: y = a &lt;&lt; b;
    SHR: y = a &gt;&gt; b;
  endcase
end
endmodule

module main;
reg clock;
reg reset;
wire [2:0] tick;
wire [31:0] pc_in, pc_out;

pcTick DUT (clock, reset, pc_in, pc_out, tick);
alu alu0(pc_out, 4, alu0.ADD, pc_in);

initial
begin
  clock = 0;
  reset = 1;
  #100 reset=0;
  #2000 $finish;
end

always #50 clock=clock+1;
endmodule

</code></pre>

<p>執行結果：</p>

<pre class="code"><code class="">D:\Dropbox\Public\oc\code&gt;iverilog -o pctick_block pctick_block.v

D:\Dropbox\Public\oc\code&gt;vvp pctick_block
 150ns 00000000 1
 250ns 00000000 2
 350ns 00000000 3
 450ns 00000000 4
 550ns 00000000 5
 650ns 00000004 0
 750ns 00000004 1
 850ns 00000004 2
 950ns 00000004 3
1050ns 00000004 4
1150ns 00000004 5
1250ns 00000008 0
1350ns 00000008 1
1450ns 00000008 2
1550ns 00000008 3
1650ns 00000008 4
1750ns 00000008 5
1850ns 0000000c 0
1950ns 0000000c 1
2050ns 0000000c 2
</code></pre>

  <div class="reference">
  
  </div>
  </article>
  <footer><p><a href="http://www.nqu.edu.tw/educsie/index.php?act=blog&code=list&ids=4" alt="">陳鍾誠</a> 於 <a href="http://www.nqu.edu.tw/" alt="">金門大學</a> <a href="http://www.nqu.edu.tw/educsie/index.php" alt="">資訊工程系</a> -- 本書衍生自 <a href="https://www.wikipedia.org/" alt="">維基百科</a> ，採用 <a href="https://zh.wikipedia.org/zh-hant/Wikipedia%3ACC_BY-SA_3.0%E5%8D%8F%E8%AE%AE%E6%96%87%E6%9C%AC" alt="">CC: BY-SA</a> 授權</p>
</footer>
  <script src="https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.10.2/katex.min.js"></script>
  <script src="https://ccc-js.github.io/pp6/doc/main.js"></script>
  <!--
  <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/9.15.8/highlight.min.js"></script>
  <script src="file:///D:/ccc/js/pp6/doc/main.js"></script>
  -->
  </script>
  </body>
  </html>
  