{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1512664582147 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "sc_computer 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"sc_computer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1512664582194 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1512664582257 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1512664582257 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1512664582554 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1512664583257 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1512664583335 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1512664592335 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1512664592350 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1512664592569 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock_and_mem_clock:inst\|clock_out~CLKENA0 1024 global CLKCTRL_G2 " "clock_and_mem_clock:inst\|clock_out~CLKENA0 with 1024 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1512664592585 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1512664592585 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "reset~inputCLKENA0 1024 global CLKCTRL_G4 " "reset~inputCLKENA0 with 1024 fanout uses global clock CLKCTRL_G4" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1512664592585 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1512664592585 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "sc_computer_main:inst4\|sc_datamem:dmem\|dmem_clk~CLKENA0 138 global CLKCTRL_G3 " "sc_computer_main:inst4\|sc_datamem:dmem\|dmem_clk~CLKENA0 with 138 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1512664592585 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1512664592585 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1512664592585 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1512664592788 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512664592788 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1512664594147 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sc_computer.sdc " "Synopsys Design Constraints File file not found: 'sc_computer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1512664594147 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1512664594147 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|Add0~10  from: cin  to: sumout " "Cell: inst4\|cpu\|al_unit\|Add0~10  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512664594225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|Add0~141  from: cin  to: sumout " "Cell: inst4\|cpu\|al_unit\|Add0~141  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512664594225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|Add0~14  from: cin  to: sumout " "Cell: inst4\|cpu\|al_unit\|Add0~14  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512664594225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|Add0~18  from: cin  to: sumout " "Cell: inst4\|cpu\|al_unit\|Add0~18  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512664594225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|Add0~22  from: cin  to: sumout " "Cell: inst4\|cpu\|al_unit\|Add0~22  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512664594225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|Add0~26  from: dataa  to: cout " "Cell: inst4\|cpu\|al_unit\|Add0~26  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512664594225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|Add0~26  from: dataf  to: sumout " "Cell: inst4\|cpu\|al_unit\|Add0~26  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512664594225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|Add0~2  from: cin  to: sumout " "Cell: inst4\|cpu\|al_unit\|Add0~2  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512664594225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|Add0~6  from: cin  to: sumout " "Cell: inst4\|cpu\|al_unit\|Add0~6  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512664594225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|Mux28~1  from: datae  to: combout " "Cell: inst4\|cpu\|al_unit\|Mux28~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512664594225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~14  from: datad  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512664594225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~19  from: datab  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~19  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512664594225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~21  from: datac  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~21  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512664594225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~22  from: datac  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~22  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512664594225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~24  from: datac  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~24  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512664594225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~25  from: datac  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~25  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512664594225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~27  from: datad  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~27  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512664594225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~20  from: datab  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512664594225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~21  from: datab  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~21  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512664594225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~22  from: datab  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512664594225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~23  from: datab  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~23  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512664594225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~2  from: datab  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512664594225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~30  from: datab  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~30  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512664594225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~35  from: datab  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~35  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512664594225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~37  from: datab  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~37  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512664594225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~38  from: datab  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~38  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512664594225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~39  from: datab  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~39  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512664594225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~3  from: datab  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512664594225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~40  from: datab  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~40  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512664594225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~43  from: datab  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~43  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512664594225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~47  from: datab  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~47  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512664594225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~48  from: datab  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~48  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512664594225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~49  from: datab  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~49  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512664594225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~50  from: datab  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~50  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512664594225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~56  from: datab  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~56  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512664594225 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~9  from: datab  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512664594225 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1512664594225 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1512664594241 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1512664594241 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1512664594241 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1512664594335 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1512664594335 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1512664594350 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1512664594366 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1512664594366 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1512664594366 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1512664594850 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1512664594866 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1512664594866 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512664595225 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1512664604288 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512664607408 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1512664607424 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1512664622561 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:15 " "Fitter placement operations ending: elapsed time is 00:00:15" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512664622561 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1512664624910 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 1.3% " "2e+03 ns of routing delay (approximately 1.3% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1512664640713 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "48 X33_Y35 X44_Y45 " "Router estimated peak interconnect usage is 48% of the available device resources in the region that extends from location X33_Y35 to location X44_Y45" {  } { { "loc" "" { Generic "C:/fpgaProject/sc_computer/" { { 1 { 0 "Router estimated peak interconnect usage is 48% of the available device resources in the region that extends from location X33_Y35 to location X44_Y45"} { { 11 { 0 "Router estimated peak interconnect usage is 48% of the available device resources in the region that extends from location X33_Y35 to location X44_Y45"} 33 35 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1512664644213 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1512664644213 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1512664891296 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:06:03 " "Fitter routing operations ending: elapsed time is 00:06:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512664994802 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1512664994802 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1512664994802 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "14.64 " "Total time spent on timing analysis during the Fitter is 14.64 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1512665001396 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1512665001583 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1512665001583 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1512665007052 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1512665007130 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1512665007130 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1512665012317 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:19 " "Fitter post-fit operations ending: elapsed time is 00:00:19" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512665020989 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/fpgaProject/sc_computer/output_files/sc_computer.fit.smsg " "Generated suppressed messages file C:/fpgaProject/sc_computer/output_files/sc_computer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1512665022333 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1884 " "Peak virtual memory: 1884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512665032526 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 08 00:43:52 2017 " "Processing ended: Fri Dec 08 00:43:52 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512665032526 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:07:31 " "Elapsed time: 00:07:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512665032526 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:53 " "Total CPU time (on all processors): 00:07:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512665032526 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1512665032526 ""}
