{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Web Edition " "Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug  3 23:18:44 2011 " "Info: Processing started: Wed Aug  3 23:18:44 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_demo -c vga " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga_demo -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Info: Found entity 1: vga" {  } { { "vga.v" "" { Text "/home/ali/Code/verilog/LetsHackStuff.com/DE1_demo/vga_demo/vga.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_demo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_demo " "Info: Found entity 1: vga_demo" {  } { { "vga_demo.v" "" { Text "/home/ali/Code/verilog/LetsHackStuff.com/DE1_demo/vga_demo/vga_demo.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b2seg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file b2seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 b2seg " "Info: Found entity 1: b2seg" {  } { { "b2seg.v" "" { Text "/home/ali/Code/verilog/LetsHackStuff.com/DE1_demo/vga_demo/b2seg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "display vga_demo.v(11) " "Warning (10236): Verilog HDL Implicit Net warning at vga_demo.v(11): created implicit net for \"display\"" {  } { { "vga_demo.v" "" { Text "/home/ali/Code/verilog/LetsHackStuff.com/DE1_demo/vga_demo/vga_demo.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga_demo.v(11) " "Critical Warning (10846): Verilog HDL Instantiation warning at vga_demo.v(11): instance has no name" {  } { { "vga_demo.v" "" { Text "/home/ali/Code/verilog/LetsHackStuff.com/DE1_demo/vga_demo/vga_demo.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga_demo.v(27) " "Critical Warning (10846): Verilog HDL Instantiation warning at vga_demo.v(27): instance has no name" {  } { { "vga_demo.v" "" { Text "/home/ali/Code/verilog/LetsHackStuff.com/DE1_demo/vga_demo/vga_demo.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga " "Info: Elaborating entity \"vga\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(9) " "Warning (10230): Verilog HDL assignment warning at vga.v(9): truncated value with size 32 to match size of target (10)" {  } { { "vga.v" "" { Text "/home/ali/Code/verilog/LetsHackStuff.com/DE1_demo/vga_demo/vga.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(10) " "Warning (10230): Verilog HDL assignment warning at vga.v(10): truncated value with size 32 to match size of target (10)" {  } { { "vga.v" "" { Text "/home/ali/Code/verilog/LetsHackStuff.com/DE1_demo/vga_demo/vga.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(18) " "Warning (10230): Verilog HDL assignment warning at vga.v(18): truncated value with size 32 to match size of target (10)" {  } { { "vga.v" "" { Text "/home/ali/Code/verilog/LetsHackStuff.com/DE1_demo/vga_demo/vga.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(23) " "Warning (10230): Verilog HDL assignment warning at vga.v(23): truncated value with size 32 to match size of target (10)" {  } { { "vga.v" "" { Text "/home/ali/Code/verilog/LetsHackStuff.com/DE1_demo/vga_demo/vga.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "109 " "Info: Implemented 109 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Info: Implemented 23 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "85 " "Info: Implemented 85 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "261 " "Info: Peak virtual memory: 261 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug  3 23:18:45 2011 " "Info: Processing ended: Wed Aug  3 23:18:45 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
