+====================+====================+===============================================================================================================================================================================+
| Launch Setup Clock | Launch Hold Clock  | Pin                                                                                                                                                                           |
+====================+====================+===============================================================================================================================================================================+
| clk_out1_clk_wiz_1 | clk_out1_clk_wiz_0 | UART_Transfer_i/clock_out_top_0/U0/xor_result_reg/D                                                                                                                           |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | UART_Transfer_i/clock_out_top_0/U0/type_hazard_reg/D                                                                                                                          |
| clk_out2_clk_wiz_1 | clk_out2_clk_wiz_1 | UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]/D |
| clk_out2_clk_wiz_1 | clk_out2_clk_wiz_1 | UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]/D |
| clk_out2_clk_wiz_1 | clk_out2_clk_wiz_1 | UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]/D |
| clk_out2_clk_wiz_1 | clk_out2_clk_wiz_1 | UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/shifted_data_in_reg[7][57]_srl8/D                                                                                |
| clk_out2_clk_wiz_1 | clk_out2_clk_wiz_1 | UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/shifted_data_in_reg[7][60]_srl8/D                                                                                |
| clk_out2_clk_wiz_1 | clk_out2_clk_wiz_1 | UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/shifted_data_in_reg[7][61]_srl8/D                                                                                |
| clk_out2_clk_wiz_1 | clk_out2_clk_wiz_1 | UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/shifted_data_in_reg[7][56]_srl8/D                                                                                |
| clk_out2_clk_wiz_1 | clk_out2_clk_wiz_1 | UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/shifted_data_in_reg[7][59]_srl8/D                                                                                |
| clk_out2_clk_wiz_1 | clk_out2_clk_wiz_1 | UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/shifted_data_in_reg[7][62]_srl8/D                                                                                |
| clk_out2_clk_wiz_1 | clk_out2_clk_wiz_1 | UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]/D |
| clk_out2_clk_wiz_1 | clk_out2_clk_wiz_1 | UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/shifted_data_in_reg[7][58]_srl8/D                                                                                |
| clk_out2_clk_wiz_1 | clk_out2_clk_wiz_1 | UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]/D |
| clk_out2_clk_wiz_1 | clk_out2_clk_wiz_1 | UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]/D |
| clk_out2_clk_wiz_1 | clk_out2_clk_wiz_1 | UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]/D |
+--------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
