{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1428640818600 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1428640818609 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 10 13:40:18 2015 " "Processing started: Fri Apr 10 13:40:18 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1428640818609 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1428640818609 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DDS_RIKEN -c DDS_RIKEN " "Command: quartus_map --read_settings_files=on --write_settings_files=off DDS_RIKEN -c DDS_RIKEN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1428640818609 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1428640819009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_riken.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dds_riken.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DDS_RIKEN-behaviour " "Found design unit 1: DDS_RIKEN-behaviour" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428640828011 ""} { "Info" "ISGN_ENTITY_NAME" "1 DDS_RIKEN " "Found entity 1: DDS_RIKEN" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428640828011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428640828011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dds_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dds_ram-SYN " "Found design unit 1: dds_ram-SYN" {  } { { "dds_ram.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_ram.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428640828014 ""} { "Info" "ISGN_ENTITY_NAME" "1 dds_ram " "Found entity 1: dds_ram" {  } { { "dds_ram.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_ram.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428640828014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428640828014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dds_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dds_pll-SYN " "Found design unit 1: dds_pll-SYN" {  } { { "dds_pll.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_pll.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428640828016 ""} { "Info" "ISGN_ENTITY_NAME" "1 dds_pll " "Found entity 1: dds_pll" {  } { { "dds_pll.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428640828016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428640828016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_compare.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dds_compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dds_compare-SYN " "Found design unit 1: dds_compare-SYN" {  } { { "dds_compare.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_compare.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428640828018 ""} { "Info" "ISGN_ENTITY_NAME" "1 dds_compare " "Found entity 1: dds_compare" {  } { { "dds_compare.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_compare.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428640828018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428640828018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_add_subtract.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dds_add_subtract.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dds_add_subtract-SYN " "Found design unit 1: dds_add_subtract-SYN" {  } { { "dds_add_subtract.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_add_subtract.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428640828020 ""} { "Info" "ISGN_ENTITY_NAME" "1 dds_add_subtract " "Found entity 1: dds_add_subtract" {  } { { "dds_add_subtract.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_add_subtract.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428640828020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428640828020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_14bit_compare.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dds_14bit_compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dds_14bit_compare-SYN " "Found design unit 1: dds_14bit_compare-SYN" {  } { { "dds_14bit_compare.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_14bit_compare.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428640828022 ""} { "Info" "ISGN_ENTITY_NAME" "1 dds_14bit_compare " "Found entity 1: dds_14bit_compare" {  } { { "dds_14bit_compare.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_14bit_compare.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428640828022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428640828022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_14bit_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dds_14bit_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dds_14bit_adder-SYN " "Found design unit 1: dds_14bit_adder-SYN" {  } { { "dds_14bit_adder.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_14bit_adder.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428640828024 ""} { "Info" "ISGN_ENTITY_NAME" "1 dds_14bit_adder " "Found entity 1: dds_14bit_adder" {  } { { "dds_14bit_adder.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_14bit_adder.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428640828024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428640828024 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DDS_RIKEN " "Elaborating entity \"DDS_RIKEN\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1428640828870 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_slow DDS_RIKEN.vhd(111) " "Verilog HDL or VHDL warning at DDS_RIKEN.vhd(111): object \"clk_slow\" assigned a value but never read" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1428640828872 "|DDS_RIKEN"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "comparer_aeb DDS_RIKEN.vhd(121) " "Verilog HDL or VHDL warning at DDS_RIKEN.vhd(121): object \"comparer_aeb\" assigned a value but never read" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1428640828872 "|DDS_RIKEN"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "comparer_alb DDS_RIKEN.vhd(123) " "Verilog HDL or VHDL warning at DDS_RIKEN.vhd(123): object \"comparer_alb\" assigned a value but never read" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1428640828872 "|DDS_RIKEN"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "comparer_aeb2 DDS_RIKEN.vhd(128) " "Verilog HDL or VHDL warning at DDS_RIKEN.vhd(128): object \"comparer_aeb2\" assigned a value but never read" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1428640828872 "|DDS_RIKEN"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "comparer_alb2 DDS_RIKEN.vhd(130) " "Verilog HDL or VHDL warning at DDS_RIKEN.vhd(130): object \"comparer_alb2\" assigned a value but never read" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1428640828872 "|DDS_RIKEN"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "amp_ramp_up DDS_RIKEN.vhd(231) " "Verilog HDL or VHDL warning at DDS_RIKEN.vhd(231): object \"amp_ramp_up\" assigned a value but never read" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 231 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1428640828874 "|DDS_RIKEN"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "dds_bus_out\[7..2\] DDS_RIKEN.vhd(35) " "Using initial value X (don't care) for net \"dds_bus_out\[7..2\]\" at DDS_RIKEN.vhd(35)" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 35 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428640828893 "|DDS_RIKEN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dds_pll dds_pll:pll " "Elaborating entity \"dds_pll\" for hierarchy \"dds_pll:pll\"" {  } { { "DDS_RIKEN.vhd" "pll" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll dds_pll:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"dds_pll:pll\|altpll:altpll_component\"" {  } { { "dds_pll.vhd" "altpll_component" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_pll.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829148 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dds_pll:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"dds_pll:pll\|altpll:altpll_component\"" {  } { { "dds_pll.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_pll.vhd" 142 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428640829152 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dds_pll:pll\|altpll:altpll_component " "Instantiated megafunction \"dds_pll:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 4 " "Parameter \"clk0_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1250 " "Parameter \"clk1_divide_by\" = \"1250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 8000 " "Parameter \"inclk0_input_frequency\" = \"8000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=dds_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=dds_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829156 ""}  } { { "dds_pll.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_pll.vhd" 142 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1428640829156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dds_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/dds_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 dds_pll_altpll " "Found entity 1: dds_pll_altpll" {  } { { "db/dds_pll_altpll.v" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/db/dds_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428640829195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428640829195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dds_pll_altpll dds_pll:pll\|altpll:altpll_component\|dds_pll_altpll:auto_generated " "Elaborating entity \"dds_pll_altpll\" for hierarchy \"dds_pll:pll\|altpll:altpll_component\|dds_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dds_14bit_compare dds_14bit_compare:comparer_14bit_1 " "Elaborating entity \"dds_14bit_compare\" for hierarchy \"dds_14bit_compare:comparer_14bit_1\"" {  } { { "DDS_RIKEN.vhd" "comparer_14bit_1" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare dds_14bit_compare:comparer_14bit_1\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"dds_14bit_compare:comparer_14bit_1\|lpm_compare:LPM_COMPARE_component\"" {  } { { "dds_14bit_compare.vhd" "LPM_COMPARE_component" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_14bit_compare.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829217 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dds_14bit_compare:comparer_14bit_1\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"dds_14bit_compare:comparer_14bit_1\|lpm_compare:LPM_COMPARE_component\"" {  } { { "dds_14bit_compare.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_14bit_compare.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428640829217 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dds_14bit_compare:comparer_14bit_1\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"dds_14bit_compare:comparer_14bit_1\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829218 ""}  } { { "dds_14bit_compare.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_14bit_compare.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1428640829218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_eng.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_eng.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_eng " "Found entity 1: cmpr_eng" {  } { { "db/cmpr_eng.tdf" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/db/cmpr_eng.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428640829253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428640829253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_eng dds_14bit_compare:comparer_14bit_1\|lpm_compare:LPM_COMPARE_component\|cmpr_eng:auto_generated " "Elaborating entity \"cmpr_eng\" for hierarchy \"dds_14bit_compare:comparer_14bit_1\|lpm_compare:LPM_COMPARE_component\|cmpr_eng:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dds_14bit_adder dds_14bit_adder:adder_14bit " "Elaborating entity \"dds_14bit_adder\" for hierarchy \"dds_14bit_adder:adder_14bit\"" {  } { { "DDS_RIKEN.vhd" "adder_14bit" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub dds_14bit_adder:adder_14bit\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"dds_14bit_adder:adder_14bit\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "dds_14bit_adder.vhd" "LPM_ADD_SUB_component" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_14bit_adder.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829275 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dds_14bit_adder:adder_14bit\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"dds_14bit_adder:adder_14bit\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "dds_14bit_adder.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_14bit_adder.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428640829297 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dds_14bit_adder:adder_14bit\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"dds_14bit_adder:adder_14bit\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829298 ""}  } { { "dds_14bit_adder.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_14bit_adder.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1428640829298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_urg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_urg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_urg " "Found entity 1: add_sub_urg" {  } { { "db/add_sub_urg.tdf" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/db/add_sub_urg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428640829336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428640829336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_urg dds_14bit_adder:adder_14bit\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_urg:auto_generated " "Elaborating entity \"add_sub_urg\" for hierarchy \"dds_14bit_adder:adder_14bit\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_urg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dds_compare dds_compare:comparer_1 " "Elaborating entity \"dds_compare\" for hierarchy \"dds_compare:comparer_1\"" {  } { { "DDS_RIKEN.vhd" "comparer_1" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare dds_compare:comparer_1\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"dds_compare:comparer_1\|lpm_compare:LPM_COMPARE_component\"" {  } { { "dds_compare.vhd" "LPM_COMPARE_component" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_compare.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829344 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dds_compare:comparer_1\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"dds_compare:comparer_1\|lpm_compare:LPM_COMPARE_component\"" {  } { { "dds_compare.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_compare.vhd" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428640829344 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dds_compare:comparer_1\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"dds_compare:comparer_1\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829345 ""}  } { { "dds_compare.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_compare.vhd" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1428640829345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ach.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ach.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ach " "Found entity 1: cmpr_ach" {  } { { "db/cmpr_ach.tdf" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/db/cmpr_ach.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428640829380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428640829380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ach dds_compare:comparer_1\|lpm_compare:LPM_COMPARE_component\|cmpr_ach:auto_generated " "Elaborating entity \"cmpr_ach\" for hierarchy \"dds_compare:comparer_1\|lpm_compare:LPM_COMPARE_component\|cmpr_ach:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dds_add_subtract dds_add_subtract:adder " "Elaborating entity \"dds_add_subtract\" for hierarchy \"dds_add_subtract:adder\"" {  } { { "DDS_RIKEN.vhd" "adder" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub dds_add_subtract:adder\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"dds_add_subtract:adder\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "dds_add_subtract.vhd" "LPM_ADD_SUB_component" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_add_subtract.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829390 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dds_add_subtract:adder\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"dds_add_subtract:adder\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "dds_add_subtract.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_add_subtract.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428640829414 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dds_add_subtract:adder\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"dds_add_subtract:adder\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829414 ""}  } { { "dds_add_subtract.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_add_subtract.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1428640829414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fog.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fog.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fog " "Found entity 1: add_sub_fog" {  } { { "db/add_sub_fog.tdf" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/db/add_sub_fog.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428640829451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428640829451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_fog dds_add_subtract:adder\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_fog:auto_generated " "Elaborating entity \"add_sub_fog\" for hierarchy \"dds_add_subtract:adder\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_fog:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dds_ram dds_ram:ram1 " "Elaborating entity \"dds_ram\" for hierarchy \"dds_ram:ram1\"" {  } { { "DDS_RIKEN.vhd" "ram1" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dds_ram:ram1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dds_ram:ram1\|altsyncram:altsyncram_component\"" {  } { { "dds_ram.vhd" "altsyncram_component" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_ram.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829482 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dds_ram:ram1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dds_ram:ram1\|altsyncram:altsyncram_component\"" {  } { { "dds_ram.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_ram.vhd" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428640829527 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dds_ram:ram1\|altsyncram:altsyncram_component " "Instantiated megafunction \"dds_ram:ram1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 128 " "Parameter \"width_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829530 ""}  } { { "dds_ram.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_ram.vhd" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1428640829530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kip3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kip3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kip3 " "Found entity 1: altsyncram_kip3" {  } { { "db/altsyncram_kip3.tdf" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/db/altsyncram_kip3.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428640829580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428640829580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kip3 dds_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_kip3:auto_generated " "Elaborating entity \"altsyncram_kip3\" for hierarchy \"dds_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_kip3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/db/decode_msa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428640829620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428640829620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_msa dds_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_kip3:auto_generated\|decode_msa:decode2 " "Elaborating entity \"decode_msa\" for hierarchy \"dds_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_kip3:auto_generated\|decode_msa:decode2\"" {  } { { "db/altsyncram_kip3.tdf" "decode2" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/db/altsyncram_kip3.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f8a " "Found entity 1: decode_f8a" {  } { { "db/decode_f8a.tdf" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/db/decode_f8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428640829660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428640829660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_f8a dds_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_kip3:auto_generated\|decode_f8a:rden_decode_b " "Elaborating entity \"decode_f8a\" for hierarchy \"dds_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_kip3:auto_generated\|decode_f8a:rden_decode_b\"" {  } { { "db/altsyncram_kip3.tdf" "rden_decode_b" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/db/altsyncram_kip3.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9qb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9qb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9qb " "Found entity 1: mux_9qb" {  } { { "db/mux_9qb.tdf" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/db/mux_9qb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428640829706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428640829706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9qb dds_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_kip3:auto_generated\|mux_9qb:mux3 " "Elaborating entity \"mux_9qb\" for hierarchy \"dds_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_kip3:auto_generated\|mux_9qb:mux3\"" {  } { { "db/altsyncram_kip3.tdf" "mux3" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/db/altsyncram_kip3.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640829707 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 21 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1428640831827 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1428640831827 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED_OE GND " "Pin \"LED_OE\" is stuck at GND" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428640832121 "|DDS_RIKEN|LED_OE"} { "Warning" "WMLS_MLS_STUCK_PIN" "dds_port\[0\] VCC " "Pin \"dds_port\[0\]\" is stuck at VCC" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428640832121 "|DDS_RIKEN|dds_port[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dds_port\[1\] GND " "Pin \"dds_port\[1\]\" is stuck at GND" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428640832121 "|DDS_RIKEN|dds_port[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dds_port\[3\] GND " "Pin \"dds_port\[3\]\" is stuck at GND" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428640832121 "|DDS_RIKEN|dds_port[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dds_port\[4\] GND " "Pin \"dds_port\[4\]\" is stuck at GND" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428640832121 "|DDS_RIKEN|dds_port[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dds_port\[5\] GND " "Pin \"dds_port\[5\]\" is stuck at GND" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428640832121 "|DDS_RIKEN|dds_port[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dds_port\[6\] GND " "Pin \"dds_port\[6\]\" is stuck at GND" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428640832121 "|DDS_RIKEN|dds_port[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dds_port\[7\] GND " "Pin \"dds_port\[7\]\" is stuck at GND" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428640832121 "|DDS_RIKEN|dds_port[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dds_port\[8\] VCC " "Pin \"dds_port\[8\]\" is stuck at VCC" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428640832121 "|DDS_RIKEN|dds_port[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dds_port\[14\] GND " "Pin \"dds_port\[14\]\" is stuck at GND" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428640832121 "|DDS_RIKEN|dds_port[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dds_port\[15\] GND " "Pin \"dds_port\[15\]\" is stuck at GND" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428640832121 "|DDS_RIKEN|dds_port[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dds_osk GND " "Pin \"dds_osk\" is stuck at GND" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428640832121 "|DDS_RIKEN|dds_osk"} { "Warning" "WMLS_MLS_STUCK_PIN" "dds_drhold GND " "Pin \"dds_drhold\" is stuck at GND" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428640832121 "|DDS_RIKEN|dds_drhold"} { "Warning" "WMLS_MLS_STUCK_PIN" "dds_drctl GND " "Pin \"dds_drctl\" is stuck at GND" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428640832121 "|DDS_RIKEN|dds_drctl"} { "Warning" "WMLS_MLS_STUCK_PIN" "f_pin\[0\] GND " "Pin \"f_pin\[0\]\" is stuck at GND" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428640832121 "|DDS_RIKEN|f_pin[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "f_pin\[1\] GND " "Pin \"f_pin\[1\]\" is stuck at GND" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428640832121 "|DDS_RIKEN|f_pin[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "f_pin\[2\] GND " "Pin \"f_pin\[2\]\" is stuck at GND" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428640832121 "|DDS_RIKEN|f_pin[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "f_pin\[3\] GND " "Pin \"f_pin\[3\]\" is stuck at GND" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428640832121 "|DDS_RIKEN|f_pin[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ps\[0\] GND " "Pin \"ps\[0\]\" is stuck at GND" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428640832121 "|DDS_RIKEN|ps[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ps\[1\] GND " "Pin \"ps\[1\]\" is stuck at GND" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428640832121 "|DDS_RIKEN|ps[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ps\[2\] GND " "Pin \"ps\[2\]\" is stuck at GND" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428640832121 "|DDS_RIKEN|ps[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dds_bus_out\[2\] GND " "Pin \"dds_bus_out\[2\]\" is stuck at GND" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428640832121 "|DDS_RIKEN|dds_bus_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dds_bus_out\[3\] GND " "Pin \"dds_bus_out\[3\]\" is stuck at GND" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428640832121 "|DDS_RIKEN|dds_bus_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dds_bus_out\[4\] GND " "Pin \"dds_bus_out\[4\]\" is stuck at GND" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428640832121 "|DDS_RIKEN|dds_bus_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dds_bus_out\[5\] GND " "Pin \"dds_bus_out\[5\]\" is stuck at GND" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428640832121 "|DDS_RIKEN|dds_bus_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dds_bus_out\[6\] GND " "Pin \"dds_bus_out\[6\]\" is stuck at GND" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428640832121 "|DDS_RIKEN|dds_bus_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dds_bus_out\[7\] GND " "Pin \"dds_bus_out\[7\]\" is stuck at GND" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428640832121 "|DDS_RIKEN|dds_bus_out[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1428640832121 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1428640832257 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1428640833814 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428640833814 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "dds_pll:pll\|altpll:altpll_component\|dds_pll_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"dds_pll:pll\|altpll:altpll_component\|dds_pll_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/dds_pll_altpll.v" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/db/dds_pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "dds_pll.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_pll.vhd" 142 0 0 } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 160 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1428640833900 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_in0 " "No output dependent on input pin \"clk_in0\"" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428640834003 "|DDS_RIKEN|clk_in0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dds_drover " "No output dependent on input pin \"dds_drover\"" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428640834003 "|DDS_RIKEN|dds_drover"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dds_bus_in\[16\] " "No output dependent on input pin \"dds_bus_in\[16\]\"" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428640834003 "|DDS_RIKEN|dds_bus_in[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dds_bus_in\[17\] " "No output dependent on input pin \"dds_bus_in\[17\]\"" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428640834003 "|DDS_RIKEN|dds_bus_in[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dds_bus_in\[18\] " "No output dependent on input pin \"dds_bus_in\[18\]\"" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428640834003 "|DDS_RIKEN|dds_bus_in[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dds_bus_in\[19\] " "No output dependent on input pin \"dds_bus_in\[19\]\"" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428640834003 "|DDS_RIKEN|dds_bus_in[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dds_bus_in\[20\] " "No output dependent on input pin \"dds_bus_in\[20\]\"" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428640834003 "|DDS_RIKEN|dds_bus_in[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dds_bus_in\[21\] " "No output dependent on input pin \"dds_bus_in\[21\]\"" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428640834003 "|DDS_RIKEN|dds_bus_in[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dds_bus_in\[22\] " "No output dependent on input pin \"dds_bus_in\[22\]\"" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428640834003 "|DDS_RIKEN|dds_bus_in[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dds_bus_in\[23\] " "No output dependent on input pin \"dds_bus_in\[23\]\"" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428640834003 "|DDS_RIKEN|dds_bus_in[23]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1428640834003 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1958 " "Implemented 1958 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "39 " "Implemented 39 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1428640834006 ""} { "Info" "ICUT_CUT_TM_OPINS" "73 " "Implemented 73 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1428640834006 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1781 " "Implemented 1781 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1428640834006 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1428640834006 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1428640834006 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1428640834006 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "707 " "Peak virtual memory: 707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1428640834078 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 10 13:40:34 2015 " "Processing ended: Fri Apr 10 13:40:34 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1428640834078 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1428640834078 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1428640834078 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1428640834078 ""}
