/* Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(EPCS4) Path("C:/intelFPGA_lite/Projects/Simple_DDS_Generator/") File("output_file.pof") MfrSpec(OpMask(3) Child_OpMask(1 3));

ChainEnd;

AlteraBegin;
	ChainType(asc);
AlteraEnd;
