// Seed: 1679530860
module module_0 (
    input  wire id_0,
    output wor  id_1,
    input  wor  id_2,
    input  tri  id_3
);
  logic id_5;
  ;
  parameter id_6 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd39
) (
    input tri1 id_0,
    output supply0 id_1,
    input wor _id_2,
    input wor id_3,
    input supply0 id_4,
    input wor id_5,
    input tri0 id_6,
    input uwire id_7,
    output supply0 id_8,
    input tri1 id_9,
    input supply0 id_10,
    output wor id_11,
    input tri0 id_12
    , id_19,
    output tri0 id_13,
    output supply0 id_14,
    output uwire id_15,
    output uwire id_16
    , id_20,
    input wor id_17
);
  wire id_21;
  logic [1 : id_2] id_22 = id_4, id_23;
  module_0 modCall_1 (
      id_9,
      id_16,
      id_4,
      id_4
  );
  assign modCall_1.id_2 = 0;
endmodule
