HelpInfo,C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\bin\mbin\assistant
Implementation;Synthesis;RootName:full_system
Implementation;Synthesis|| CL265 ||@W:Pruning bit 1 of shift_reg[1:0] -- not in use ...||full_system.srr(64);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/64||geig_data_handling.v(47);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v'/linenumber/47
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal ID_GEIG[7:0].||full_system.srr(66);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/66||geig_data_handling.v(24);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v'/linenumber/24
Implementation;Synthesis|| CL250 ||@W:All reachable assignments to ID_GEIG[7] assign 0, register removed by optimization||full_system.srr(67);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/67||geig_data_handling.v(24);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v'/linenumber/24
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to ID_GEIG[6] assign 1, register removed by optimization||full_system.srr(68);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/68||geig_data_handling.v(24);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v'/linenumber/24
Implementation;Synthesis|| CL250 ||@W:All reachable assignments to ID_GEIG[5:3] assign 0, register removed by optimization||full_system.srr(69);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/69||geig_data_handling.v(24);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v'/linenumber/24
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to ID_GEIG[2:0] assign 1, register removed by optimization||full_system.srr(70);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/70||geig_data_handling.v(24);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v'/linenumber/24
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit G_DATA_STACK[3] to a constant 0||full_system.srr(71);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/71||geig_data_handling.v(24);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v'/linenumber/24
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit G_DATA_STACK[4] to a constant 0||full_system.srr(72);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/72||geig_data_handling.v(24);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v'/linenumber/24
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit G_DATA_STACK[5] to a constant 0||full_system.srr(73);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/73||geig_data_handling.v(24);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v'/linenumber/24
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit G_DATA_STACK[7] to a constant 0||full_system.srr(74);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/74||geig_data_handling.v(24);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v'/linenumber/24
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit G_DATA_STACK[48] to a constant 0||full_system.srr(75);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/75||geig_data_handling.v(24);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v'/linenumber/24
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit G_DATA_STACK[50] to a constant 0||full_system.srr(76);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/76||geig_data_handling.v(24);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v'/linenumber/24
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit G_DATA_STACK[52] to a constant 0||full_system.srr(77);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/77||geig_data_handling.v(24);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v'/linenumber/24
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit G_DATA_STACK[54] to a constant 0||full_system.srr(78);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/78||geig_data_handling.v(24);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v'/linenumber/24
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit G_DATA_STACK[56] to a constant 0||full_system.srr(79);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/79||geig_data_handling.v(24);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v'/linenumber/24
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit G_DATA_STACK[58] to a constant 0||full_system.srr(80);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/80||geig_data_handling.v(24);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v'/linenumber/24
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit G_DATA_STACK[60] to a constant 0||full_system.srr(81);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/81||geig_data_handling.v(24);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v'/linenumber/24
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit G_DATA_STACK[62] to a constant 0||full_system.srr(82);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/82||geig_data_handling.v(24);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v'/linenumber/24
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit G_DATA_STACK[64] to a constant 0||full_system.srr(83);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/83||geig_data_handling.v(24);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v'/linenumber/24
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit G_DATA_STACK[66] to a constant 0||full_system.srr(84);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/84||geig_data_handling.v(24);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v'/linenumber/24
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit G_DATA_STACK[68] to a constant 0||full_system.srr(85);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/85||geig_data_handling.v(24);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v'/linenumber/24
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit G_DATA_STACK[70] to a constant 0||full_system.srr(86);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/86||geig_data_handling.v(24);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v'/linenumber/24
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit G_DATA_STACK[72] to a constant 0||full_system.srr(87);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/87||geig_data_handling.v(24);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v'/linenumber/24
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit G_DATA_STACK[74] to a constant 0||full_system.srr(88);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/88||geig_data_handling.v(24);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v'/linenumber/24
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit G_DATA_STACK[76] to a constant 0||full_system.srr(89);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/89||geig_data_handling.v(24);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v'/linenumber/24
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit G_DATA_STACK[78] to a constant 0||full_system.srr(90);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/90||geig_data_handling.v(24);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v'/linenumber/24
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 78 of G_DATA_STACK[79:0] ||full_system.srr(91);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/91||geig_data_handling.v(24);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v'/linenumber/24
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 76 of G_DATA_STACK[79:0] ||full_system.srr(93);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/93||geig_data_handling.v(24);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v'/linenumber/24
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 74 of G_DATA_STACK[79:0] ||full_system.srr(95);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/95||geig_data_handling.v(24);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v'/linenumber/24
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 72 of G_DATA_STACK[79:0] ||full_system.srr(97);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/97||geig_data_handling.v(24);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v'/linenumber/24
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 70 of G_DATA_STACK[79:0] ||full_system.srr(99);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/99||geig_data_handling.v(24);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v'/linenumber/24
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 68 of G_DATA_STACK[79:0] ||full_system.srr(101);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/101||geig_data_handling.v(24);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v'/linenumber/24
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 66 of G_DATA_STACK[79:0] ||full_system.srr(103);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/103||geig_data_handling.v(24);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v'/linenumber/24
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 64 of G_DATA_STACK[79:0] ||full_system.srr(105);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/105||geig_data_handling.v(24);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v'/linenumber/24
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 62 of G_DATA_STACK[79:0] ||full_system.srr(107);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/107||geig_data_handling.v(24);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v'/linenumber/24
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 60 of G_DATA_STACK[79:0] ||full_system.srr(109);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/109||geig_data_handling.v(24);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v'/linenumber/24
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 58 of G_DATA_STACK[79:0] ||full_system.srr(111);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/111||geig_data_handling.v(24);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v'/linenumber/24
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 56 of G_DATA_STACK[79:0] ||full_system.srr(113);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/113||geig_data_handling.v(24);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v'/linenumber/24
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 54 of G_DATA_STACK[79:0] ||full_system.srr(115);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/115||geig_data_handling.v(24);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v'/linenumber/24
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 52 of G_DATA_STACK[79:0] ||full_system.srr(117);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/117||geig_data_handling.v(24);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v'/linenumber/24
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 50 of G_DATA_STACK[79:0] ||full_system.srr(119);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/119||geig_data_handling.v(24);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v'/linenumber/24
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 48 of G_DATA_STACK[79:0] ||full_system.srr(121);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/121||geig_data_handling.v(24);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v'/linenumber/24
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 7 of G_DATA_STACK[79:0] ||full_system.srr(123);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/123||geig_data_handling.v(24);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v'/linenumber/24
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 5 to 3 of G_DATA_STACK[79:0] ||full_system.srr(125);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/125||geig_data_handling.v(24);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v'/linenumber/24
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit num_cycles[1] to a constant 0||full_system.srr(132);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/132||memory_controller.v(87);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\memory_controller.v'/linenumber/87
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of num_cycles[2:0] ||full_system.srr(133);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/133||memory_controller.v(87);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\memory_controller.v'/linenumber/87
Implementation;Synthesis|| CL169 ||@W:Pruning register full_read_address[18:0] ||full_system.srr(137);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/137||orbit_control.v(56);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\orbit_control.v'/linenumber/56
Implementation;Synthesis|| CL169 ||@W:Pruning register full_write_address[18:0] ||full_system.srr(139);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/139||orbit_control.v(56);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\orbit_control.v'/linenumber/56
Implementation;Synthesis|| CL265 ||@W:Pruning bit 1 of enable_buffer[1:0] -- not in use ...||full_system.srr(141);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/141||orbit_control.v(56);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\orbit_control.v'/linenumber/56
Implementation;Synthesis|| CL118 ||@W:Latch generated from always block for signal mosi_d; possible missing assignment in an if or case statement.||full_system.srr(153);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/153||SPI_Master.v(99);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v'/linenumber/99
Implementation;Synthesis|| CL118 ||@W:Latch generated from always block for signal state_d[1:0]; possible missing assignment in an if or case statement.||full_system.srr(154);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/154||SPI_Master.v(99);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v'/linenumber/99
Implementation;Synthesis|| CL118 ||@W:Latch generated from always block for signal new_data_d; possible missing assignment in an if or case statement.||full_system.srr(155);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/155||SPI_Master.v(99);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v'/linenumber/99
Implementation;Synthesis|| CL118 ||@W:Latch generated from always block for signal ctr_d[2:0]; possible missing assignment in an if or case statement.||full_system.srr(156);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/156||SPI_Master.v(99);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v'/linenumber/99
Implementation;Synthesis|| CL118 ||@W:Latch generated from always block for signal sck_d[1:0]; possible missing assignment in an if or case statement.||full_system.srr(157);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/157||SPI_Master.v(99);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v'/linenumber/99
Implementation;Synthesis|| CL118 ||@W:Latch generated from always block for signal data_out_d[7:0]; possible missing assignment in an if or case statement.||full_system.srr(158);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/158||SPI_Master.v(99);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v'/linenumber/99
Implementation;Synthesis|| CL118 ||@W:Latch generated from always block for signal data_d[7:0]; possible missing assignment in an if or case statement.||full_system.srr(159);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/159||SPI_Master.v(99);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v'/linenumber/99
Implementation;Synthesis|| CL118 ||@W:Latch generated from always block for signal busy_enable; possible missing assignment in an if or case statement.||full_system.srr(160);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/160||SPI_Master.v(99);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v'/linenumber/99
Implementation;Synthesis|| CL118 ||@W:Latch generated from always block for signal chip_rdy_a; possible missing assignment in an if or case statement.||full_system.srr(161);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/161||SPI_Master.v(99);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v'/linenumber/99
Implementation;Synthesis|| CL169 ||@W:Pruning register tx_init_next_hold ||full_system.srr(164);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr'/linenumber/164||spi_mode_config2.v(111);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_mode_config2.v'/linenumber/111
Implementation;Synthesis||(null)||Please refer to the log file for details about 160 Warning(s)||full_system.srr;liberoaction://open_report/file/full_system.srr||(null);(null)
Implementation;Compile;RootName:full_system
Implementation;Compile||(null)||Please refer to the log file for details about 6 Warning(s) , 2 Info(s)||full_system_compile_log.rpt;liberoaction://open_report/file/full_system_compile_log.rpt||(null);(null)
Implementation;Place and Route;RootName:full_system
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Info(s)||full_system_placeroute_log.rpt;liberoaction://open_report/file/full_system_placeroute_log.rpt||(null);(null)
Implementation;Generate Bitstream;RootName:full_system
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||full_system_prgdata_log.rpt;liberoaction://open_report/file/full_system_prgdata_log.rpt||(null);(null)
