Analysis & Synthesis report for ft232h_245fifo
Thu Dec 14 12:41:57 2023
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |fpga_top_ft232h_tx_mass|tx_specified_len:u_tx_specified_len|state
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated
 18. Source assignments for tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|a_graycounter_h26:rdptr_g1p
 19. Source assignments for tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|a_graycounter_cgb:wrptr_g1p
 20. Source assignments for tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|altsyncram_ia01:fifo_ram
 21. Source assignments for tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|dffpipe_pu8:rdfull_reg
 22. Source assignments for tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|dffpipe_4v8:rs_brp
 23. Source assignments for tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|dffpipe_4v8:rs_bwp
 24. Source assignments for tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|alt_synch_pipe_j9l:rs_dgwp
 25. Source assignments for tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_5v8:dffpipe13
 26. Source assignments for tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|alt_synch_pipe_k9l:ws_dgrp
 27. Source assignments for tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_6v8:dffpipe16
 28. Source assignments for tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|cntr_i0d:cntr_b
 29. Source assignments for ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|altsyncram:buffer_rtl_0|altsyncram_8dg1:auto_generated
 30. Source assignments for ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|altsyncram:buffer_rtl_0|altsyncram_6bc1:auto_generated
 31. Source assignments for ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|altsyncram:buffer_rtl_0|altsyncram_ejc1:auto_generated
 32. Parameter Settings for User Entity Instance: ftdi_245fifo_top:u_ftdi_245fifo_top
 33. Parameter Settings for User Entity Instance: ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_1
 34. Parameter Settings for User Entity Instance: ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_tx_packing
 35. Parameter Settings for User Entity Instance: ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_upsizing
 36. Parameter Settings for User Entity Instance: ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async
 37. Parameter Settings for User Entity Instance: ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2
 38. Parameter Settings for User Entity Instance: ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing
 39. Parameter Settings for User Entity Instance: ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing|axi_stream_downsizing:u_axi_stream_downsizing
 40. Parameter Settings for User Entity Instance: ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit
 41. Parameter Settings for User Entity Instance: ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_3
 42. Parameter Settings for User Entity Instance: ftdi_245fifo_top:u_ftdi_245fifo_top|ftdi_245fifo_fsm:u_ftdi_245fifo_fsm
 43. Parameter Settings for User Entity Instance: ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4
 44. Parameter Settings for User Entity Instance: ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_rx_packing
 45. Parameter Settings for User Entity Instance: ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_rx_upsizing
 46. Parameter Settings for User Entity Instance: ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async
 47. Parameter Settings for User Entity Instance: ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_rx_downsizing
 48. Parameter Settings for User Entity Instance: ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_rx_fifo2
 49. Parameter Settings for User Entity Instance: tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 50. Parameter Settings for User Entity Instance: clock_beat:u_ftdi_clk_beat
 51. Parameter Settings for Inferred Entity Instance: ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|altsyncram:buffer_rtl_0
 52. Parameter Settings for Inferred Entity Instance: ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|altsyncram:buffer_rtl_0
 53. Parameter Settings for Inferred Entity Instance: ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|altsyncram:buffer_rtl_0
 54. altsyncram Parameter Settings by Entity Instance
 55. Port Connectivity Checks: "tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst"
 56. Port Connectivity Checks: "tx_specified_len:u_tx_specified_len"
 57. Port Connectivity Checks: "ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4"
 58. Port Connectivity Checks: "ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing"
 59. Port Connectivity Checks: "ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_upsizing"
 60. Port Connectivity Checks: "ftdi_245fifo_top:u_ftdi_245fifo_top"
 61. Post-Synthesis Netlist Statistics for Top Partition
 62. Elapsed Time Per Partition
 63. Analysis & Synthesis Messages
 64. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec 14 12:41:57 2023       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; ft232h_245fifo                              ;
; Top-level Entity Name              ; fpga_top_ft232h_tx_mass                     ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 1,253                                       ;
;     Total combinational functions  ; 981                                         ;
;     Dedicated logic registers      ; 780                                         ;
; Total registers                    ; 780                                         ;
; Total pins                         ; 21                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 56,320                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                   ;
+------------------------------------------------------------------+-------------------------+--------------------+
; Option                                                           ; Setting                 ; Default Value      ;
+------------------------------------------------------------------+-------------------------+--------------------+
; Device                                                           ; 10M08SAE144C8G          ;                    ;
; Top-level entity name                                            ; fpga_top_ft232h_tx_mass ; ft232h_245fifo     ;
; Family name                                                      ; MAX 10                  ; Cyclone V          ;
; Use smart compilation                                            ; Off                     ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                      ; On                 ;
; Enable compact report table                                      ; Off                     ; Off                ;
; Restructure Multiplexers                                         ; Auto                    ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                     ; Off                ;
; Preserve fewer node names                                        ; On                      ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable                  ; Enable             ;
; Verilog Version                                                  ; Verilog_2001            ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993               ; VHDL_1993          ;
; State Machine Processing                                         ; Auto                    ; Auto               ;
; Safe State Machine                                               ; Off                     ; Off                ;
; Extract Verilog State Machines                                   ; On                      ; On                 ;
; Extract VHDL State Machines                                      ; On                      ; On                 ;
; Ignore Verilog initial constructs                                ; Off                     ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000                    ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                     ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                      ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                      ; On                 ;
; Parallel Synthesis                                               ; On                      ; On                 ;
; DSP Block Balancing                                              ; Auto                    ; Auto               ;
; NOT Gate Push-Back                                               ; On                      ; On                 ;
; Power-Up Don't Care                                              ; On                      ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                     ; Off                ;
; Remove Duplicate Registers                                       ; On                      ; On                 ;
; Ignore CARRY Buffers                                             ; Off                     ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                     ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                     ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                     ; Off                ;
; Ignore LCELL Buffers                                             ; Off                     ; Off                ;
; Ignore SOFT Buffers                                              ; On                      ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                     ; Off                ;
; Optimization Technique                                           ; Balanced                ; Balanced           ;
; Carry Chain Length                                               ; 70                      ; 70                 ;
; Auto Carry Chains                                                ; On                      ; On                 ;
; Auto Open-Drain Pins                                             ; On                      ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                     ; Off                ;
; Auto ROM Replacement                                             ; On                      ; On                 ;
; Auto RAM Replacement                                             ; On                      ; On                 ;
; Auto DSP Block Replacement                                       ; On                      ; On                 ;
; Auto Shift Register Replacement                                  ; Auto                    ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                    ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                      ; On                 ;
; Strict RAM Replacement                                           ; Off                     ; Off                ;
; Allow Synchronous Control Signals                                ; On                      ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                     ; Off                ;
; Auto RAM Block Balancing                                         ; On                      ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                     ; Off                ;
; Auto Resource Sharing                                            ; Off                     ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                     ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                     ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                     ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                      ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                     ; Off                ;
; Timing-Driven Synthesis                                          ; On                      ; On                 ;
; Report Parameter Settings                                        ; On                      ; On                 ;
; Report Source Assignments                                        ; On                      ; On                 ;
; Report Connectivity Checks                                       ; On                      ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                     ; Off                ;
; Synchronization Register Chain Length                            ; 2                       ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation      ; Normal compilation ;
; HDL message level                                                ; Level2                  ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                     ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                    ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                    ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                     ; 100                ;
; Clock MUX Protection                                             ; On                      ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                     ; Off                ;
; Block Design Naming                                              ; Auto                    ; Auto               ;
; SDC constraint protection                                        ; Off                     ; Off                ;
; Synthesis Effort                                                 ; Auto                    ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                      ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                     ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium                  ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto                    ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                      ; On                 ;
+------------------------------------------------------------------+-------------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                        ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                             ; Library ;
+-------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------+
; FPGA-ftdi245fifo-main/RTL/ftdi_245fifo/resetn_sync.v                    ; yes             ; User Verilog HDL File        ; C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/ftdi_245fifo/resetn_sync.v                    ;         ;
; FPGA-ftdi245fifo-main/RTL/ftdi_245fifo/ftdi_245fifo_top.v               ; yes             ; User Verilog HDL File        ; C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/ftdi_245fifo/ftdi_245fifo_top.v               ;         ;
; FPGA-ftdi245fifo-main/RTL/ftdi_245fifo/ftdi_245fifo_fsm.v               ; yes             ; User Verilog HDL File        ; C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/ftdi_245fifo/ftdi_245fifo_fsm.v               ;         ;
; FPGA-ftdi245fifo-main/RTL/ftdi_245fifo/fifo4.v                          ; yes             ; User Verilog HDL File        ; C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/ftdi_245fifo/fifo4.v                          ;         ;
; FPGA-ftdi245fifo-main/RTL/ftdi_245fifo/fifo2.v                          ; yes             ; User Verilog HDL File        ; C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/ftdi_245fifo/fifo2.v                          ;         ;
; FPGA-ftdi245fifo-main/RTL/ftdi_245fifo/fifo_delay_submit.v              ; yes             ; User Verilog HDL File        ; C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/ftdi_245fifo/fifo_delay_submit.v              ;         ;
; FPGA-ftdi245fifo-main/RTL/ftdi_245fifo/fifo_async.v                     ; yes             ; User Verilog HDL File        ; C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/ftdi_245fifo/fifo_async.v                     ;         ;
; FPGA-ftdi245fifo-main/RTL/ftdi_245fifo/axi_stream_resizing.v            ; yes             ; User Verilog HDL File        ; C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/ftdi_245fifo/axi_stream_resizing.v            ;         ;
; FPGA-ftdi245fifo-main/RTL/ftdi_245fifo/axi_stream_packing.v             ; yes             ; User Verilog HDL File        ; C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/ftdi_245fifo/axi_stream_packing.v             ;         ;
; FPGA-ftdi245fifo-main/RTL/ftdi_245fifo/axi_stream_downsizing.v          ; yes             ; User Verilog HDL File        ; C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/ftdi_245fifo/axi_stream_downsizing.v          ;         ;
; FPGA-ftdi245fifo-main/RTL/fpga_ft232h_example/tx_specified_len.v        ; yes             ; User Verilog HDL File        ; C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/fpga_ft232h_example/tx_specified_len.v        ;         ;
; FPGA-ftdi245fifo-main/RTL/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v ; yes             ; User Verilog HDL File        ; C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v ;         ;
; FPGA-ftdi245fifo-main/RTL/fpga_ft232h_example/clock_beat.v              ; yes             ; User Verilog HDL File        ; C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/fpga_ft232h_example/clock_beat.v              ;         ;
; ahmed_fifo.v                                                            ; yes             ; User Wizard-Generated File   ; C:/gitwork/master/ft232h_245fifo/ahmed_fifo.v                                                            ;         ;
; dcfifo_mixed_widths.tdf                                                 ; yes             ; Megafunction                 ; c:/altera/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf                                   ;         ;
; db/dcfifo_03i1.tdf                                                      ; yes             ; Auto-Generated Megafunction  ; C:/gitwork/master/ft232h_245fifo/db/dcfifo_03i1.tdf                                                      ;         ;
; db/a_gray2bin_kra.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/gitwork/master/ft232h_245fifo/db/a_gray2bin_kra.tdf                                                   ;         ;
; db/a_graycounter_h26.tdf                                                ; yes             ; Auto-Generated Megafunction  ; C:/gitwork/master/ft232h_245fifo/db/a_graycounter_h26.tdf                                                ;         ;
; db/a_graycounter_cgb.tdf                                                ; yes             ; Auto-Generated Megafunction  ; C:/gitwork/master/ft232h_245fifo/db/a_graycounter_cgb.tdf                                                ;         ;
; db/altsyncram_ia01.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; C:/gitwork/master/ft232h_245fifo/db/altsyncram_ia01.tdf                                                  ;         ;
; db/dffpipe_pu8.tdf                                                      ; yes             ; Auto-Generated Megafunction  ; C:/gitwork/master/ft232h_245fifo/db/dffpipe_pu8.tdf                                                      ;         ;
; db/dffpipe_4v8.tdf                                                      ; yes             ; Auto-Generated Megafunction  ; C:/gitwork/master/ft232h_245fifo/db/dffpipe_4v8.tdf                                                      ;         ;
; db/alt_synch_pipe_j9l.tdf                                               ; yes             ; Auto-Generated Megafunction  ; C:/gitwork/master/ft232h_245fifo/db/alt_synch_pipe_j9l.tdf                                               ;         ;
; db/dffpipe_5v8.tdf                                                      ; yes             ; Auto-Generated Megafunction  ; C:/gitwork/master/ft232h_245fifo/db/dffpipe_5v8.tdf                                                      ;         ;
; db/alt_synch_pipe_k9l.tdf                                               ; yes             ; Auto-Generated Megafunction  ; C:/gitwork/master/ft232h_245fifo/db/alt_synch_pipe_k9l.tdf                                               ;         ;
; db/dffpipe_6v8.tdf                                                      ; yes             ; Auto-Generated Megafunction  ; C:/gitwork/master/ft232h_245fifo/db/dffpipe_6v8.tdf                                                      ;         ;
; db/cmpr_5h5.tdf                                                         ; yes             ; Auto-Generated Megafunction  ; C:/gitwork/master/ft232h_245fifo/db/cmpr_5h5.tdf                                                         ;         ;
; db/cntr_i0d.tdf                                                         ; yes             ; Auto-Generated Megafunction  ; C:/gitwork/master/ft232h_245fifo/db/cntr_i0d.tdf                                                         ;         ;
; altsyncram.tdf                                                          ; yes             ; Megafunction                 ; c:/altera/18.0/quartus/libraries/megafunctions/altsyncram.tdf                                            ;         ;
; stratix_ram_block.inc                                                   ; yes             ; Megafunction                 ; c:/altera/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                     ;         ;
; lpm_mux.inc                                                             ; yes             ; Megafunction                 ; c:/altera/18.0/quartus/libraries/megafunctions/lpm_mux.inc                                               ;         ;
; lpm_decode.inc                                                          ; yes             ; Megafunction                 ; c:/altera/18.0/quartus/libraries/megafunctions/lpm_decode.inc                                            ;         ;
; aglobal180.inc                                                          ; yes             ; Megafunction                 ; c:/altera/18.0/quartus/libraries/megafunctions/aglobal180.inc                                            ;         ;
; a_rdenreg.inc                                                           ; yes             ; Megafunction                 ; c:/altera/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                                             ;         ;
; altrom.inc                                                              ; yes             ; Megafunction                 ; c:/altera/18.0/quartus/libraries/megafunctions/altrom.inc                                                ;         ;
; altram.inc                                                              ; yes             ; Megafunction                 ; c:/altera/18.0/quartus/libraries/megafunctions/altram.inc                                                ;         ;
; altdpram.inc                                                            ; yes             ; Megafunction                 ; c:/altera/18.0/quartus/libraries/megafunctions/altdpram.inc                                              ;         ;
; db/altsyncram_8dg1.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; C:/gitwork/master/ft232h_245fifo/db/altsyncram_8dg1.tdf                                                  ;         ;
; db/altsyncram_6bc1.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; C:/gitwork/master/ft232h_245fifo/db/altsyncram_6bc1.tdf                                                  ;         ;
; db/altsyncram_ejc1.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; C:/gitwork/master/ft232h_245fifo/db/altsyncram_ejc1.tdf                                                  ;         ;
+-------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 1,253          ;
;                                             ;                ;
; Total combinational functions               ; 981            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 441            ;
;     -- 3 input functions                    ; 277            ;
;     -- <=2 input functions                  ; 263            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 807            ;
;     -- arithmetic mode                      ; 174            ;
;                                             ;                ;
; Total registers                             ; 780            ;
;     -- Dedicated logic registers            ; 780            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 21             ;
; Total memory bits                           ; 56320          ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; ftdi_clk~input ;
; Maximum fan-out                             ; 426            ;
; Total fan-out                               ; 7138           ;
; Average fan-out                             ; 3.83           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; Compilation Hierarchy Node                                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                   ; Entity Name             ; Library Name ;
+--------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; |fpga_top_ft232h_tx_mass                                     ; 981 (0)             ; 780 (0)                   ; 56320       ; 0          ; 0            ; 0       ; 0         ; 21   ; 0            ; 0          ; |fpga_top_ft232h_tx_mass                                                                                                                                                                                              ; fpga_top_ft232h_tx_mass ; work         ;
;    |clock_beat:u_ftdi_clk_beat|                              ; 44 (44)             ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fpga_top_ft232h_tx_mass|clock_beat:u_ftdi_clk_beat                                                                                                                                                                   ; clock_beat              ; work         ;
;    |ftdi_245fifo_top:u_ftdi_245fifo_top|                     ; 699 (0)             ; 592 (0)                   ; 48128       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top                                                                                                                                                          ; ftdi_245fifo_top        ; work         ;
;       |axi_stream_packing:u_rx_packing|                      ; 34 (34)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_rx_packing                                                                                                                          ; axi_stream_packing      ; work         ;
;       |axi_stream_packing:u_tx_packing|                      ; 257 (257)           ; 73 (73)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_tx_packing                                                                                                                          ; axi_stream_packing      ; work         ;
;       |axi_stream_resizing:u_tx_downsizing|                  ; 40 (0)              ; 36 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing                                                                                                                      ; axi_stream_resizing     ; work         ;
;          |axi_stream_downsizing:u_axi_stream_downsizing|     ; 40 (40)             ; 36 (36)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing|axi_stream_downsizing:u_axi_stream_downsizing                                                                        ; axi_stream_downsizing   ; work         ;
;       |fifo2:u_rx_fifo2|                                     ; 12 (12)             ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_rx_fifo2                                                                                                                                         ; fifo2                   ; work         ;
;       |fifo2:u_tx_fifo2_1|                                   ; 42 (42)             ; 76 (76)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_1                                                                                                                                       ; fifo2                   ; work         ;
;       |fifo2:u_tx_fifo2_2|                                   ; 40 (40)             ; 74 (74)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2                                                                                                                                       ; fifo2                   ; work         ;
;       |fifo2:u_tx_fifo2_3|                                   ; 14 (14)             ; 20 (20)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_3                                                                                                                                       ; fifo2                   ; work         ;
;       |fifo4:u_rx_fifo4|                                     ; 55 (55)             ; 44 (44)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4                                                                                                                                         ; fifo4                   ; work         ;
;       |fifo_async:u_rx_fifo_async|                           ; 49 (49)             ; 73 (73)                   ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async                                                                                                                               ; fifo_async              ; work         ;
;          |altsyncram:buffer_rtl_0|                           ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|altsyncram:buffer_rtl_0                                                                                                       ; altsyncram              ; work         ;
;             |altsyncram_6bc1:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|altsyncram:buffer_rtl_0|altsyncram_6bc1:auto_generated                                                                        ; altsyncram_6bc1         ; work         ;
;       |fifo_async:u_tx_fifo_async|                           ; 63 (63)             ; 89 (89)                   ; 36864       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async                                                                                                                               ; fifo_async              ; work         ;
;          |altsyncram:buffer_rtl_0|                           ; 0 (0)               ; 0 (0)                     ; 36864       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|altsyncram:buffer_rtl_0                                                                                                       ; altsyncram              ; work         ;
;             |altsyncram_ejc1:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 36864       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|altsyncram:buffer_rtl_0|altsyncram_ejc1:auto_generated                                                                        ; altsyncram_ejc1         ; work         ;
;       |fifo_delay_submit:u_tx_fifo_delay_submit|             ; 69 (69)             ; 56 (56)                   ; 9216        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit                                                                                                                 ; fifo_delay_submit       ; work         ;
;          |altsyncram:buffer_rtl_0|                           ; 0 (0)               ; 0 (0)                     ; 9216        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|altsyncram:buffer_rtl_0                                                                                         ; altsyncram              ; work         ;
;             |altsyncram_8dg1:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 9216        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|altsyncram:buffer_rtl_0|altsyncram_8dg1:auto_generated                                                          ; altsyncram_8dg1         ; work         ;
;       |ftdi_245fifo_fsm:u_ftdi_245fifo_fsm|                  ; 24 (24)             ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|ftdi_245fifo_fsm:u_ftdi_245fifo_fsm                                                                                                                      ; ftdi_245fifo_fsm        ; work         ;
;       |resetn_sync:u_resetn_sync_rx|                         ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|resetn_sync:u_resetn_sync_rx                                                                                                                             ; resetn_sync             ; work         ;
;       |resetn_sync:u_resetn_sync_tx|                         ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|resetn_sync:u_resetn_sync_tx                                                                                                                             ; resetn_sync             ; work         ;
;       |resetn_sync:u_resetn_sync_usb|                        ; 0 (0)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|resetn_sync:u_resetn_sync_usb                                                                                                                            ; resetn_sync             ; work         ;
;    |tx_specified_len:u_tx_specified_len|                     ; 238 (154)           ; 155 (39)                  ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fpga_top_ft232h_tx_mass|tx_specified_len:u_tx_specified_len                                                                                                                                                          ; tx_specified_len        ; work         ;
;       |ahmed_fifo:ahmed_fifo_inst|                           ; 84 (0)              ; 116 (0)                   ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fpga_top_ft232h_tx_mass|tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst                                                                                                                               ; ahmed_fifo              ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 84 (0)              ; 116 (0)                   ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fpga_top_ft232h_tx_mass|tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                             ; dcfifo_mixed_widths     ; work         ;
;             |dcfifo_03i1:auto_generated|                     ; 84 (14)             ; 116 (32)                  ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fpga_top_ft232h_tx_mass|tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated                                                  ; dcfifo_03i1             ; work         ;
;                |a_gray2bin_kra:rdptr_g_gray2bin|             ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fpga_top_ft232h_tx_mass|tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|a_gray2bin_kra:rdptr_g_gray2bin                  ; a_gray2bin_kra          ; work         ;
;                |a_gray2bin_kra:rs_dgwp_gray2bin|             ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fpga_top_ft232h_tx_mass|tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|a_gray2bin_kra:rs_dgwp_gray2bin                  ; a_gray2bin_kra          ; work         ;
;                |a_graycounter_cgb:wrptr_g1p|                 ; 16 (16)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fpga_top_ft232h_tx_mass|tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|a_graycounter_cgb:wrptr_g1p                      ; a_graycounter_cgb       ; work         ;
;                |a_graycounter_h26:rdptr_g1p|                 ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fpga_top_ft232h_tx_mass|tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|a_graycounter_h26:rdptr_g1p                      ; a_graycounter_h26       ; work         ;
;                |alt_synch_pipe_j9l:rs_dgwp|                  ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fpga_top_ft232h_tx_mass|tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|alt_synch_pipe_j9l:rs_dgwp                       ; alt_synch_pipe_j9l      ; work         ;
;                   |dffpipe_5v8:dffpipe13|                    ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fpga_top_ft232h_tx_mass|tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_5v8:dffpipe13 ; dffpipe_5v8             ; work         ;
;                |alt_synch_pipe_k9l:ws_dgrp|                  ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fpga_top_ft232h_tx_mass|tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|alt_synch_pipe_k9l:ws_dgrp                       ; alt_synch_pipe_k9l      ; work         ;
;                   |dffpipe_6v8:dffpipe16|                    ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fpga_top_ft232h_tx_mass|tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_6v8:dffpipe16 ; dffpipe_6v8             ; work         ;
;                |altsyncram_ia01:fifo_ram|                    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fpga_top_ft232h_tx_mass|tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|altsyncram_ia01:fifo_ram                         ; altsyncram_ia01         ; work         ;
;                |cmpr_5h5:rdempty_eq_comp|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fpga_top_ft232h_tx_mass|tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|cmpr_5h5:rdempty_eq_comp                         ; cmpr_5h5                ; work         ;
;                |cmpr_5h5:rdfull_eq_comp|                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fpga_top_ft232h_tx_mass|tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|cmpr_5h5:rdfull_eq_comp                          ; cmpr_5h5                ; work         ;
;                |cmpr_5h5:wrfull_eq_comp|                     ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fpga_top_ft232h_tx_mass|tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|cmpr_5h5:wrfull_eq_comp                          ; cmpr_5h5                ; work         ;
;                |cntr_i0d:cntr_b|                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fpga_top_ft232h_tx_mass|tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|cntr_i0d:cntr_b                                  ; cntr_i0d                ; work         ;
;                |dffpipe_4v8:rs_brp|                          ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fpga_top_ft232h_tx_mass|tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|dffpipe_4v8:rs_brp                               ; dffpipe_4v8             ; work         ;
;                |dffpipe_4v8:rs_bwp|                          ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fpga_top_ft232h_tx_mass|tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|dffpipe_4v8:rs_bwp                               ; dffpipe_4v8             ; work         ;
;                |dffpipe_pu8:rdfull_reg|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fpga_top_ft232h_tx_mass|tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|dffpipe_pu8:rdfull_reg                           ; dffpipe_pu8             ; work         ;
+--------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|altsyncram:buffer_rtl_0|altsyncram_6bc1:auto_generated|ALTSYNCRAM                                                ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048  ; None ;
; ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|altsyncram:buffer_rtl_0|altsyncram_ejc1:auto_generated|ALTSYNCRAM                                                ; AUTO ; Simple Dual Port ; 1024         ; 36           ; 1024         ; 36           ; 36864 ; None ;
; ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|altsyncram:buffer_rtl_0|altsyncram_8dg1:auto_generated|ALTSYNCRAM                                  ; AUTO ; Simple Dual Port ; 1024         ; 9            ; 1024         ; 9            ; 9216  ; None ;
; tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|altsyncram_ia01:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8192         ; 1            ; 256          ; 32           ; 8192  ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                     ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                         ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------+-----------------+
; Altera ; FIFO         ; 18.0    ; N/A          ; N/A          ; |fpga_top_ft232h_tx_mass|tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst ; ahmed_fifo.v    ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_top_ft232h_tx_mass|tx_specified_len:u_tx_specified_len|state                                 ;
+----------------+---------------+---------------+----------------+----------------+----------------+----------------+
; Name           ; state.TX_DATA ; state.LENHACK ; state.RX_BYTE3 ; state.RX_BYTE2 ; state.RX_BYTE1 ; state.RX_BYTE0 ;
+----------------+---------------+---------------+----------------+----------------+----------------+----------------+
; state.RX_BYTE0 ; 0             ; 0             ; 0              ; 0              ; 0              ; 0              ;
; state.RX_BYTE1 ; 0             ; 0             ; 0              ; 0              ; 1              ; 1              ;
; state.RX_BYTE2 ; 0             ; 0             ; 0              ; 1              ; 0              ; 1              ;
; state.RX_BYTE3 ; 0             ; 0             ; 1              ; 0              ; 0              ; 1              ;
; state.LENHACK  ; 0             ; 1             ; 0              ; 0              ; 0              ; 1              ;
; state.TX_DATA  ; 1             ; 0             ; 0              ; 0              ; 0              ; 1              ;
+----------------+---------------+---------------+----------------+----------------+----------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_6v8:dffpipe16|dffe18a[8] ; yes                                                              ; yes                                        ;
; tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_6v8:dffpipe16|dffe18a[6] ; yes                                                              ; yes                                        ;
; tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_6v8:dffpipe16|dffe18a[7] ; yes                                                              ; yes                                        ;
; tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_6v8:dffpipe16|dffe18a[4] ; yes                                                              ; yes                                        ;
; tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_6v8:dffpipe16|dffe18a[5] ; yes                                                              ; yes                                        ;
; tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_6v8:dffpipe16|dffe18a[2] ; yes                                                              ; yes                                        ;
; tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_6v8:dffpipe16|dffe18a[3] ; yes                                                              ; yes                                        ;
; tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_6v8:dffpipe16|dffe18a[0] ; yes                                                              ; yes                                        ;
; tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_6v8:dffpipe16|dffe18a[1] ; yes                                                              ; yes                                        ;
; tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_6v8:dffpipe16|dffe17a[8] ; yes                                                              ; yes                                        ;
; tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_6v8:dffpipe16|dffe17a[6] ; yes                                                              ; yes                                        ;
; tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_6v8:dffpipe16|dffe17a[7] ; yes                                                              ; yes                                        ;
; tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_6v8:dffpipe16|dffe17a[4] ; yes                                                              ; yes                                        ;
; tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_6v8:dffpipe16|dffe17a[5] ; yes                                                              ; yes                                        ;
; tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_6v8:dffpipe16|dffe17a[2] ; yes                                                              ; yes                                        ;
; tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_6v8:dffpipe16|dffe17a[3] ; yes                                                              ; yes                                        ;
; tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_6v8:dffpipe16|dffe17a[0] ; yes                                                              ; yes                                        ;
; tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_6v8:dffpipe16|dffe17a[1] ; yes                                                              ; yes                                        ;
; tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_5v8:dffpipe13|dffe15a[8] ; yes                                                              ; yes                                        ;
; tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_5v8:dffpipe13|dffe15a[6] ; yes                                                              ; yes                                        ;
; tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_5v8:dffpipe13|dffe15a[7] ; yes                                                              ; yes                                        ;
; tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_5v8:dffpipe13|dffe15a[4] ; yes                                                              ; yes                                        ;
; tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_5v8:dffpipe13|dffe15a[5] ; yes                                                              ; yes                                        ;
; tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_5v8:dffpipe13|dffe15a[2] ; yes                                                              ; yes                                        ;
; tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_5v8:dffpipe13|dffe15a[3] ; yes                                                              ; yes                                        ;
; tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_5v8:dffpipe13|dffe15a[0] ; yes                                                              ; yes                                        ;
; tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_5v8:dffpipe13|dffe15a[1] ; yes                                                              ; yes                                        ;
; tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_5v8:dffpipe13|dffe14a[8] ; yes                                                              ; yes                                        ;
; tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_5v8:dffpipe13|dffe14a[6] ; yes                                                              ; yes                                        ;
; tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_5v8:dffpipe13|dffe14a[7] ; yes                                                              ; yes                                        ;
; tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_5v8:dffpipe13|dffe14a[4] ; yes                                                              ; yes                                        ;
; tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_5v8:dffpipe13|dffe14a[5] ; yes                                                              ; yes                                        ;
; tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_5v8:dffpipe13|dffe14a[2] ; yes                                                              ; yes                                        ;
; tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_5v8:dffpipe13|dffe14a[3] ; yes                                                              ; yes                                        ;
; tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_5v8:dffpipe13|dffe14a[0] ; yes                                                              ; yes                                        ;
; tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_5v8:dffpipe13|dffe14a[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 36                                                                                                                                                               ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                             ; Reason for Removal                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+
; ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_rx_packing|o_tkeep[0]                                                                                            ; Lost fanout                                                                                ;
; ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_rx_packing|r_tlast                                                                                               ; Lost fanout                                                                                ;
; tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|dffpipe_4v8:rs_bwp|dffe12a[8] ; Lost fanout                                                                                ;
; tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|dffpipe_4v8:rs_brp|dffe12a[8] ; Lost fanout                                                                                ;
; ftdi_245fifo_top:u_ftdi_245fifo_top|resetn_sync:u_resetn_sync_tx|rstn_shift[3]                                                                                            ; Merged with ftdi_245fifo_top:u_ftdi_245fifo_top|resetn_sync:u_resetn_sync_rx|rstn_shift[3] ;
; tx_specified_len:u_tx_specified_len|o_tvalid                                                                                                                              ; Merged with tx_specified_len:u_tx_specified_len|rdreq_sig                                  ;
; ftdi_245fifo_top:u_ftdi_245fifo_top|resetn_sync:u_resetn_sync_tx|rstn_shift[2]                                                                                            ; Merged with ftdi_245fifo_top:u_ftdi_245fifo_top|resetn_sync:u_resetn_sync_rx|rstn_shift[2] ;
; ftdi_245fifo_top:u_ftdi_245fifo_top|resetn_sync:u_resetn_sync_tx|rstn_shift[1]                                                                                            ; Merged with ftdi_245fifo_top:u_ftdi_245fifo_top|resetn_sync:u_resetn_sync_rx|rstn_shift[1] ;
; ftdi_245fifo_top:u_ftdi_245fifo_top|resetn_sync:u_resetn_sync_rx|rstn_shift[0]                                                                                            ; Merged with ftdi_245fifo_top:u_ftdi_245fifo_top|resetn_sync:u_resetn_sync_tx|rstn_shift[0] ;
; tx_specified_len:u_tx_specified_len|state~9                                                                                                                               ; Lost fanout                                                                                ;
; tx_specified_len:u_tx_specified_len|state~10                                                                                                                              ; Lost fanout                                                                                ;
; tx_specified_len:u_tx_specified_len|state~11                                                                                                                              ; Lost fanout                                                                                ;
; Total Number of Removed Registers = 12                                                                                                                                    ;                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 780   ;
; Number of registers using Synchronous Clear  ; 70    ;
; Number of registers using Synchronous Load   ; 31    ;
; Number of registers using Asynchronous Clear ; 584   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 456   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                     ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ftdi_245fifo_top:u_ftdi_245fifo_top|ftdi_245fifo_fsm:u_ftdi_245fifo_fsm|state[0]                                                                                                      ; 7       ;
; ftdi_245fifo_top:u_ftdi_245fifo_top|ftdi_245fifo_fsm:u_ftdi_245fifo_fsm|state[1]                                                                                                      ; 38      ;
; ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_3|data2_en_n                                                                                                                     ; 13      ;
; tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|cntr_i0d:cntr_b|counter_reg_bit0          ; 2       ;
; tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|a_graycounter_cgb:wrptr_g1p|sub_parity9a0 ; 1       ;
; tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|a_graycounter_h26:rdptr_g1p|counter5a0    ; 7       ;
; tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|a_graycounter_h26:rdptr_g1p|parity6       ; 4       ;
; ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_1|data2_en_n                                                                                                                     ; 42      ;
; ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data2_en_n                                                                                                                     ; 41      ;
; ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_rx_fifo2|data2_en_n                                                                                                                       ; 13      ;
; Total number of inverted registers = 10                                                                                                                                               ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+
; Register Name                                                                             ; Megafunction                                                                              ; Type ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+
; ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|o_data[0..8] ; ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|buffer_rtl_0 ; RAM  ;
; ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|o_tdata[0..7]              ; ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|buffer_rtl_0               ; RAM  ;
; ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|o_tdata[0..35]             ; ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|buffer_rtl_0               ; RAM  ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 37 bits   ; 74 LEs        ; 37 LEs               ; 37 LEs                 ; Yes        ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_1|data1[7]                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_rx_fifo2|data1[3]                                                                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data3[6]                                                                     ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|count[4]                                             ;
; 3:1                ; 36 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data1[5]                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_tx_packing|r_count[0]                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_rx_packing|o_tdata[4]                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_tx_packing|o_tdata[24]                                                   ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing|axi_stream_downsizing:u_axi_stream_downsizing|tmp_keep[3] ;
; 5:1                ; 27 bits   ; 81 LEs        ; 27 LEs               ; 54 LEs                 ; Yes        ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing|axi_stream_downsizing:u_axi_stream_downsizing|tmp_data[2] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |fpga_top_ft232h_tx_mass|tx_specified_len:u_tx_specified_len|length[0]                                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_tx_packing|r_bytes[26]                                                   ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_rx_packing|r_bytes[0]                                                    ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data1[6]                                                                     ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data2[1]                                                                     ;
; 7:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_tx_packing|r_bytes[13]                                                   ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_tx_packing|r_bytes[0]                                                    ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |fpga_top_ft232h_tx_mass|tx_specified_len:u_tx_specified_len|length[12]                                                                                    ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |fpga_top_ft232h_tx_mass|tx_specified_len:u_tx_specified_len|length[17]                                                                                    ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |fpga_top_ft232h_tx_mass|tx_specified_len:u_tx_specified_len|length[27]                                                                                    ;
; 7:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |fpga_top_ft232h_tx_mass|tx_specified_len:u_tx_specified_len|length[2]                                                                                     ;
; 66:1               ; 2 bits    ; 88 LEs        ; 12 LEs               ; 76 LEs                 ; Yes        ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|ftdi_245fifo_fsm:u_ftdi_245fifo_fsm|state[2]                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_3|data1[1]                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data3                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_tx_packing|i_bytes[31]                                                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_tx_packing|i_bytes[17]                                                   ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_tx_packing|i_bytes[14]                                                   ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; No         ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_tx_packing|i_bytes[7]                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |fpga_top_ft232h_tx_mass|tx_specified_len:u_tx_specified_len|Selector32                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                          ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                           ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                           ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                           ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|a_graycounter_h26:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                             ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                        ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|a_graycounter_cgb:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                             ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity9a0                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                                        ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|altsyncram_ia01:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|dffpipe_pu8:rdfull_reg ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|dffpipe_4v8:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|dffpipe_4v8:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|alt_synch_pipe_j9l:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                               ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_5v8:dffpipe13 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|alt_synch_pipe_k9l:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                               ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_6v8:dffpipe16 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|cntr_i0d:cntr_b ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                 ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                                                                                                   ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|altsyncram:buffer_rtl_0|altsyncram_8dg1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|altsyncram:buffer_rtl_0|altsyncram_6bc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|altsyncram:buffer_rtl_0|altsyncram_ejc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ftdi_245fifo_top:u_ftdi_245fifo_top ;
+----------------+---------+-------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                  ;
+----------------+---------+-------------------------------------------------------+
; TX_EW          ; 2       ; Signed Integer                                        ;
; TX_EA          ; 10      ; Signed Integer                                        ;
; RX_EW          ; 0       ; Signed Integer                                        ;
; RX_EA          ; 8       ; Signed Integer                                        ;
; CHIP_TYPE      ; FTx232H ; String                                                ;
; SIMULATION     ; 0       ; Signed Integer                                        ;
+----------------+---------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_1 ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; DW             ; 37    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_tx_packing ;
+------------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                  ;
+------------------+-------+---------------------------------------------------------------------------------------+
; EW               ; 2     ; Signed Integer                                                                        ;
; SUBMIT_IMMEDIATE ; 1     ; Unsigned Binary                                                                       ;
+------------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_upsizing ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; IEW            ; 2     ; Signed Integer                                                                            ;
; OEW            ; 2     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; DW             ; 36    ; Signed Integer                                                                     ;
; EA             ; 10    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2 ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; DW             ; 36    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; IEW            ; 2     ; Signed Integer                                                                              ;
; OEW            ; 0     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing|axi_stream_downsizing:u_axi_stream_downsizing ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; IEW            ; 2     ; Signed Integer                                                                                                                            ;
; OEW            ; 0     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; DW             ; 9     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_3 ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; DW             ; 9     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ftdi_245fifo_top:u_ftdi_245fifo_top|ftdi_245fifo_fsm:u_ftdi_245fifo_fsm ;
+-----------------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                 ;
+-----------------------+-------+--------------------------------------------------------------------------------------+
; CHIP_EW               ; 0     ; Signed Integer                                                                       ;
; CHIP_DRIVE_AT_NEGEDGE ; 0     ; Signed Integer                                                                       ;
+-----------------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; DW             ; 10    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_rx_packing ;
+------------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                  ;
+------------------+-------+---------------------------------------------------------------------------------------+
; EW               ; 0     ; Signed Integer                                                                        ;
; SUBMIT_IMMEDIATE ; 0     ; Signed Integer                                                                        ;
+------------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_rx_upsizing ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; IEW            ; 0     ; Signed Integer                                                                            ;
; OEW            ; 0     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; DW             ; 10    ; Signed Integer                                                                     ;
; EA             ; 8     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_rx_downsizing ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; IEW            ; 0     ; Signed Integer                                                                              ;
; OEW            ; 0     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_rx_fifo2 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; DW             ; 10    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                                                                ;
+-------------------------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                                                             ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                                                             ;
; ADD_USEDW_MSB_BIT                         ; ON          ; Untyped                                                                                             ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                                                             ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                                                             ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                                                             ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                                             ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                                                             ;
; LPM_NUMWORDS                              ; 8192        ; Signed Integer                                                                                      ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                                                             ;
; LPM_WIDTH                                 ; 1           ; Signed Integer                                                                                      ;
; LPM_WIDTH_R                               ; 32          ; Signed Integer                                                                                      ;
; LPM_WIDTHU                                ; 14          ; Signed Integer                                                                                      ;
; LPM_WIDTHU_R                              ; 9           ; Signed Integer                                                                                      ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                                                             ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                                                             ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                                                             ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                                      ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                                                             ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                                                             ;
; USE_EAB                                   ; ON          ; Untyped                                                                                             ;
; WRITE_ACLR_SYNCH                          ; OFF         ; Untyped                                                                                             ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                                      ;
; CBXI_PARAMETER                            ; dcfifo_03i1 ; Untyped                                                                                             ;
+-------------------------------------------+-------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_beat:u_ftdi_clk_beat ;
+----------------+----------+---------------------------------------------+
; Parameter Name ; Value    ; Type                                        ;
+----------------+----------+---------------------------------------------+
; CLK_FREQ       ; 60000000 ; Signed Integer                              ;
; BEAT_FREQ      ; 5        ; Signed Integer                              ;
+----------------+----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                   ;
; WIDTH_A                            ; 9                    ; Untyped                                                                                   ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                   ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_B                            ; 9                    ; Untyped                                                                                   ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                   ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                   ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_8dg1      ; Untyped                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                     ;
; WIDTH_A                            ; 8                    ; Untyped                                                                     ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                     ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_B                            ; 8                    ; Untyped                                                                     ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                     ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_6bc1      ; Untyped                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                     ;
; WIDTH_A                            ; 36                   ; Untyped                                                                     ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                     ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_B                            ; 36                   ; Untyped                                                                     ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                     ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_ejc1      ; Untyped                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                 ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                                    ;
; Entity Instance                           ; ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|altsyncram:buffer_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                            ;
;     -- WIDTH_A                            ; 9                                                                                                    ;
;     -- NUMWORDS_A                         ; 1024                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 9                                                                                                    ;
;     -- NUMWORDS_B                         ; 1024                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                             ;
; Entity Instance                           ; ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|altsyncram:buffer_rtl_0               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 8                                                                                                    ;
;     -- NUMWORDS_B                         ; 256                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|altsyncram:buffer_rtl_0               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                            ;
;     -- WIDTH_A                            ; 36                                                                                                   ;
;     -- NUMWORDS_A                         ; 1024                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 36                                                                                                   ;
;     -- NUMWORDS_B                         ; 1024                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst"                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; wrreq   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "tx_specified_len:u_tx_specified_len" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; rstn ; Input ; Info     ; Stuck at VCC                          ;
+------+-------+----------+---------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4" ;
+-------+--------+----------+------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                              ;
+-------+--------+----------+------------------------------------------------------+
; i_rdy ; Output ; Info     ; Explicitly unconnected                               ;
+-------+--------+----------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing" ;
+---------+--------+----------+-----------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------+
; i_tlast ; Input  ; Info     ; Stuck at GND                                                          ;
; o_tlast ; Output ; Info     ; Explicitly unconnected                                                ;
+---------+--------+----------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_upsizing" ;
+---------+--------+----------+---------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                             ;
+---------+--------+----------+---------------------------------------------------------------------+
; o_tlast ; Output ; Info     ; Explicitly unconnected                                              ;
+---------+--------+----------+---------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "ftdi_245fifo_top:u_ftdi_245fifo_top" ;
+------------+--------+----------+--------------------------------+
; Port       ; Type   ; Severity ; Details                        ;
+------------+--------+----------+--------------------------------+
; rstn_async ; Input  ; Info     ; Stuck at VCC                   ;
; rx_tkeep   ; Output ; Info     ; Explicitly unconnected         ;
; rx_tlast   ; Output ; Info     ; Explicitly unconnected         ;
; ftdi_be    ; Bidir  ; Info     ; Explicitly unconnected         ;
+------------+--------+----------+--------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 21                          ;
; cycloneiii_ff         ; 780                         ;
;     CLR               ; 186                         ;
;     CLR SCLR          ; 11                          ;
;     CLR SLD           ; 5                           ;
;     ENA               ; 74                          ;
;     ENA CLR           ; 353                         ;
;     ENA CLR SCLR      ; 3                           ;
;     ENA CLR SCLR SLD  ; 24                          ;
;     ENA CLR SLD       ; 2                           ;
;     SCLR              ; 32                          ;
;     plain             ; 90                          ;
; cycloneiii_io_obuf    ; 8                           ;
; cycloneiii_lcell_comb ; 985                         ;
;     arith             ; 174                         ;
;         2 data inputs ; 151                         ;
;         3 data inputs ; 23                          ;
;     normal            ; 811                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 21                          ;
;         2 data inputs ; 93                          ;
;         3 data inputs ; 254                         ;
;         4 data inputs ; 441                         ;
; cycloneiii_ram_block  ; 54                          ;
;                       ;                             ;
; Max LUT depth         ; 10.80                       ;
; Average LUT depth     ; 3.48                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Thu Dec 14 12:41:41 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ft232h_245fifo -c ft232h_245fifo
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file fpga-ftdi245fifo-main/rtl/ftdi_245fifo/resetn_sync.v
    Info (12023): Found entity 1: resetn_sync File: C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/ftdi_245fifo/resetn_sync.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file fpga-ftdi245fifo-main/rtl/ftdi_245fifo/ftdi_245fifo_top.v
    Info (12023): Found entity 1: ftdi_245fifo_top File: C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/ftdi_245fifo/ftdi_245fifo_top.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file fpga-ftdi245fifo-main/rtl/ftdi_245fifo/ftdi_245fifo_fsm.v
    Info (12023): Found entity 1: ftdi_245fifo_fsm File: C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/ftdi_245fifo/ftdi_245fifo_fsm.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file fpga-ftdi245fifo-main/rtl/ftdi_245fifo/fifo4.v
    Info (12023): Found entity 1: fifo4 File: C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/ftdi_245fifo/fifo4.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file fpga-ftdi245fifo-main/rtl/ftdi_245fifo/fifo2.v
    Info (12023): Found entity 1: fifo2 File: C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/ftdi_245fifo/fifo2.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file fpga-ftdi245fifo-main/rtl/ftdi_245fifo/fifo_delay_submit.v
    Info (12023): Found entity 1: fifo_delay_submit File: C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/ftdi_245fifo/fifo_delay_submit.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file fpga-ftdi245fifo-main/rtl/ftdi_245fifo/fifo_async.v
    Info (12023): Found entity 1: fifo_async File: C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/ftdi_245fifo/fifo_async.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file fpga-ftdi245fifo-main/rtl/ftdi_245fifo/axi_stream_upsizing.v
    Info (12023): Found entity 1: axi_stream_upsizing File: C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/ftdi_245fifo/axi_stream_upsizing.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file fpga-ftdi245fifo-main/rtl/ftdi_245fifo/axi_stream_resizing.v
    Info (12023): Found entity 1: axi_stream_resizing File: C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/ftdi_245fifo/axi_stream_resizing.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file fpga-ftdi245fifo-main/rtl/ftdi_245fifo/axi_stream_packing.v
    Info (12023): Found entity 1: axi_stream_packing File: C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/ftdi_245fifo/axi_stream_packing.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file fpga-ftdi245fifo-main/rtl/ftdi_245fifo/axi_stream_downsizing.v
    Info (12023): Found entity 1: axi_stream_downsizing File: C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/ftdi_245fifo/axi_stream_downsizing.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file fpga-ftdi245fifo-main/rtl/ftdi_245fifo/axi_stream_assert.v
    Info (12023): Found entity 1: axi_stream_assert File: C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/ftdi_245fifo/axi_stream_assert.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file fpga-ftdi245fifo-main/rtl/fpga_ft232h_example/tx_specified_len.v
    Info (12023): Found entity 1: tx_specified_len File: C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/fpga_ft232h_example/tx_specified_len.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file fpga-ftdi245fifo-main/rtl/fpga_ft232h_example/rx_calc_crc.v
    Info (12023): Found entity 1: rx_calc_crc File: C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/fpga_ft232h_example/rx_calc_crc.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file fpga-ftdi245fifo-main/rtl/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v
    Info (12023): Found entity 1: fpga_top_ft232h_tx_mass File: C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file fpga-ftdi245fifo-main/rtl/fpga_ft232h_example/fpga_top_ft232h_rx_crc.v
    Info (12023): Found entity 1: fpga_top_ft232h_rx_crc File: C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/fpga_ft232h_example/fpga_top_ft232h_rx_crc.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file fpga-ftdi245fifo-main/rtl/fpga_ft232h_example/fpga_top_ft232h_loopback.v
    Info (12023): Found entity 1: fpga_top_ft232h_loopback File: C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/fpga_ft232h_example/fpga_top_ft232h_loopback.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file fpga-ftdi245fifo-main/rtl/fpga_ft232h_example/clock_beat.v
    Info (12023): Found entity 1: clock_beat File: C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/fpga_ft232h_example/clock_beat.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file ahmed_fifo.v
    Info (12023): Found entity 1: ahmed_fifo File: C:/gitwork/master/ft232h_245fifo/ahmed_fifo.v Line: 39
Info (12127): Elaborating entity "fpga_top_ft232h_tx_mass" for the top level hierarchy
Info (12128): Elaborating entity "ftdi_245fifo_top" for hierarchy "ftdi_245fifo_top:u_ftdi_245fifo_top" File: C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v Line: 90
Info (12128): Elaborating entity "resetn_sync" for hierarchy "ftdi_245fifo_top:u_ftdi_245fifo_top|resetn_sync:u_resetn_sync_usb" File: C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/ftdi_245fifo/ftdi_245fifo_top.v Line: 98
Info (12128): Elaborating entity "fifo2" for hierarchy "ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_1" File: C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/ftdi_245fifo/ftdi_245fifo_top.v Line: 204
Info (12128): Elaborating entity "axi_stream_packing" for hierarchy "ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_tx_packing" File: C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/ftdi_245fifo/ftdi_245fifo_top.v Line: 223
Info (12128): Elaborating entity "axi_stream_resizing" for hierarchy "ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_upsizing" File: C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/ftdi_245fifo/ftdi_245fifo_top.v Line: 242
Info (12128): Elaborating entity "fifo_async" for hierarchy "ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async" File: C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/ftdi_245fifo/ftdi_245fifo_top.v Line: 259
Info (12128): Elaborating entity "fifo2" for hierarchy "ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2" File: C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/ftdi_245fifo/ftdi_245fifo_top.v Line: 273
Info (12128): Elaborating entity "axi_stream_resizing" for hierarchy "ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing" File: C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/ftdi_245fifo/ftdi_245fifo_top.v Line: 292
Info (12128): Elaborating entity "axi_stream_downsizing" for hierarchy "ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing|axi_stream_downsizing:u_axi_stream_downsizing" File: C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/ftdi_245fifo/axi_stream_resizing.v Line: 69
Info (12128): Elaborating entity "fifo_delay_submit" for hierarchy "ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit" File: C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/ftdi_245fifo/ftdi_245fifo_top.v Line: 306
Info (12128): Elaborating entity "fifo2" for hierarchy "ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_3" File: C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/ftdi_245fifo/ftdi_245fifo_top.v Line: 320
Info (12128): Elaborating entity "ftdi_245fifo_fsm" for hierarchy "ftdi_245fifo_top:u_ftdi_245fifo_top|ftdi_245fifo_fsm:u_ftdi_245fifo_fsm" File: C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/ftdi_245fifo/ftdi_245fifo_top.v Line: 348
Info (12128): Elaborating entity "fifo4" for hierarchy "ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4" File: C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/ftdi_245fifo/ftdi_245fifo_top.v Line: 363
Info (12128): Elaborating entity "axi_stream_packing" for hierarchy "ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_rx_packing" File: C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/ftdi_245fifo/ftdi_245fifo_top.v Line: 381
Info (12128): Elaborating entity "axi_stream_resizing" for hierarchy "ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_rx_upsizing" File: C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/ftdi_245fifo/ftdi_245fifo_top.v Line: 400
Info (12128): Elaborating entity "fifo_async" for hierarchy "ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async" File: C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/ftdi_245fifo/ftdi_245fifo_top.v Line: 417
Info (12128): Elaborating entity "fifo2" for hierarchy "ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_rx_fifo2" File: C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/ftdi_245fifo/ftdi_245fifo_top.v Line: 450
Info (12128): Elaborating entity "tx_specified_len" for hierarchy "tx_specified_len:u_tx_specified_len" File: C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v Line: 112
Info (10264): Verilog HDL Case Statement information at tx_specified_len.v(46): all case item expressions in this case statement are onehot File: C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/fpga_ft232h_example/tx_specified_len.v Line: 46
Info (12128): Elaborating entity "ahmed_fifo" for hierarchy "tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst" File: C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/fpga_ft232h_example/tx_specified_len.v Line: 148
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: C:/gitwork/master/ft232h_245fifo/ahmed_fifo.v Line: 83
Info (12130): Elaborated megafunction instantiation "tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: C:/gitwork/master/ft232h_245fifo/ahmed_fifo.v Line: 83
Info (12133): Instantiated megafunction "tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter: File: C:/gitwork/master/ft232h_245fifo/ahmed_fifo.v Line: 83
    Info (12134): Parameter "add_usedw_msb_bit" = "ON"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_numwords" = "8192"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widthu" = "14"
    Info (12134): Parameter "lpm_widthu_r" = "9"
    Info (12134): Parameter "lpm_width_r" = "32"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_03i1.tdf
    Info (12023): Found entity 1: dcfifo_03i1 File: C:/gitwork/master/ft232h_245fifo/db/dcfifo_03i1.tdf Line: 44
Info (12128): Elaborating entity "dcfifo_03i1" for hierarchy "tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated" File: c:/altera/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_kra.tdf
    Info (12023): Found entity 1: a_gray2bin_kra File: C:/gitwork/master/ft232h_245fifo/db/a_gray2bin_kra.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_kra" for hierarchy "tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|a_gray2bin_kra:rdptr_g_gray2bin" File: C:/gitwork/master/ft232h_245fifo/db/dcfifo_03i1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_h26.tdf
    Info (12023): Found entity 1: a_graycounter_h26 File: C:/gitwork/master/ft232h_245fifo/db/a_graycounter_h26.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_h26" for hierarchy "tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|a_graycounter_h26:rdptr_g1p" File: C:/gitwork/master/ft232h_245fifo/db/dcfifo_03i1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_cgb.tdf
    Info (12023): Found entity 1: a_graycounter_cgb File: C:/gitwork/master/ft232h_245fifo/db/a_graycounter_cgb.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_cgb" for hierarchy "tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|a_graycounter_cgb:wrptr_g1p" File: C:/gitwork/master/ft232h_245fifo/db/dcfifo_03i1.tdf Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ia01.tdf
    Info (12023): Found entity 1: altsyncram_ia01 File: C:/gitwork/master/ft232h_245fifo/db/altsyncram_ia01.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ia01" for hierarchy "tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|altsyncram_ia01:fifo_ram" File: C:/gitwork/master/ft232h_245fifo/db/dcfifo_03i1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pu8.tdf
    Info (12023): Found entity 1: dffpipe_pu8 File: C:/gitwork/master/ft232h_245fifo/db/dffpipe_pu8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_pu8" for hierarchy "tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|dffpipe_pu8:rdfull_reg" File: C:/gitwork/master/ft232h_245fifo/db/dcfifo_03i1.tdf Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_4v8.tdf
    Info (12023): Found entity 1: dffpipe_4v8 File: C:/gitwork/master/ft232h_245fifo/db/dffpipe_4v8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_4v8" for hierarchy "tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|dffpipe_4v8:rs_brp" File: C:/gitwork/master/ft232h_245fifo/db/dcfifo_03i1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_j9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_j9l File: C:/gitwork/master/ft232h_245fifo/db/alt_synch_pipe_j9l.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_j9l" for hierarchy "tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|alt_synch_pipe_j9l:rs_dgwp" File: C:/gitwork/master/ft232h_245fifo/db/dcfifo_03i1.tdf Line: 70
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_5v8.tdf
    Info (12023): Found entity 1: dffpipe_5v8 File: C:/gitwork/master/ft232h_245fifo/db/dffpipe_5v8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_5v8" for hierarchy "tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_5v8:dffpipe13" File: C:/gitwork/master/ft232h_245fifo/db/alt_synch_pipe_j9l.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_k9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_k9l File: C:/gitwork/master/ft232h_245fifo/db/alt_synch_pipe_k9l.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_k9l" for hierarchy "tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|alt_synch_pipe_k9l:ws_dgrp" File: C:/gitwork/master/ft232h_245fifo/db/dcfifo_03i1.tdf Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_6v8.tdf
    Info (12023): Found entity 1: dffpipe_6v8 File: C:/gitwork/master/ft232h_245fifo/db/dffpipe_6v8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_6v8" for hierarchy "tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_6v8:dffpipe16" File: C:/gitwork/master/ft232h_245fifo/db/alt_synch_pipe_k9l.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5h5.tdf
    Info (12023): Found entity 1: cmpr_5h5 File: C:/gitwork/master/ft232h_245fifo/db/cmpr_5h5.tdf Line: 22
Info (12128): Elaborating entity "cmpr_5h5" for hierarchy "tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|cmpr_5h5:rdempty_eq_comp" File: C:/gitwork/master/ft232h_245fifo/db/dcfifo_03i1.tdf Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i0d.tdf
    Info (12023): Found entity 1: cntr_i0d File: C:/gitwork/master/ft232h_245fifo/db/cntr_i0d.tdf Line: 27
Info (12128): Elaborating entity "cntr_i0d" for hierarchy "tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_03i1:auto_generated|cntr_i0d:cntr_b" File: C:/gitwork/master/ft232h_245fifo/db/dcfifo_03i1.tdf Line: 78
Info (12128): Elaborating entity "clock_beat" for hierarchy "clock_beat:u_ftdi_clk_beat" File: C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v Line: 126
Warning (276027): Inferred dual-clock RAM node "ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|buffer_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|buffer_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 9
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 9
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 36
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 36
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|altsyncram:buffer_rtl_0"
Info (12133): Instantiated megafunction "ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|altsyncram:buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "9"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8dg1.tdf
    Info (12023): Found entity 1: altsyncram_8dg1 File: C:/gitwork/master/ft232h_245fifo/db/altsyncram_8dg1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|altsyncram:buffer_rtl_0"
Info (12133): Instantiated megafunction "ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|altsyncram:buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6bc1.tdf
    Info (12023): Found entity 1: altsyncram_6bc1 File: C:/gitwork/master/ft232h_245fifo/db/altsyncram_6bc1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|altsyncram:buffer_rtl_0"
Info (12133): Instantiated megafunction "ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|altsyncram:buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "36"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "36"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ejc1.tdf
    Info (12023): Found entity 1: altsyncram_ejc1 File: C:/gitwork/master/ft232h_245fifo/db/altsyncram_ejc1.tdf Line: 27
Info (13000): Registers with preset signals will power-up high File: C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/ftdi_245fifo/ftdi_245fifo_fsm.v Line: 97
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ftdi_pwrsav" is stuck at VCC File: C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v Line: 22
    Warning (13410): Pin "ftdi_siwu" is stuck at VCC File: C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v Line: 23
Info (286030): Timing-Driven Synthesis is running
Info (17049): 7 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/gitwork/master/ft232h_245fifo/output_files/ft232h_245fifo.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1399 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 7 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21061): Implemented 1324 logic cells
    Info (21064): Implemented 54 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4806 megabytes
    Info: Processing ended: Thu Dec 14 12:41:57 2023
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:16


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/gitwork/master/ft232h_245fifo/output_files/ft232h_245fifo.map.smsg.


