

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               adda8e58574106fd26e85d273a499eea  /home/pli11/Desktop/re_test/megakv/delete/run
Extracting PTX file and ptxas options    1: run.1.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Desktop/re_test/megakv/delete/run
self exe links to: /home/pli11/Desktop/re_test/megakv/delete/run
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Desktop/re_test/megakv/delete/run
Running md5sum using "md5sum /home/pli11/Desktop/re_test/megakv/delete/run "
self exe links to: /home/pli11/Desktop/re_test/megakv/delete/run
Extracting specific PTX file named run.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z11hash_deleteP7ielem_sP8bucket_sii : hostFun 0x0x40246f, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing run.1.sm_70.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z16hash_delete_nvmbP7ielem_sP8bucket_sii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16hash_delete_nvmoP7ielem_sP8bucket_sii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16hash_delete_nvmuP7ielem_sP8bucket_sii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11kernel_l2wbv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z15kernel_l2wb_pctv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11hash_deleteP7ielem_sP8bucket_sii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file run.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from run.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z11hash_deleteP7ielem_sP8bucket_sii' : regs=15, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z15kernel_l2wb_pctv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z11kernel_l2wbv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z16hash_delete_nvmuP7ielem_sP8bucket_sii' : regs=17, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z16hash_delete_nvmoP7ielem_sP8bucket_sii' : regs=17, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z16hash_delete_nvmbP7ielem_sP8bucket_sii' : regs=17, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: __cudaRegisterFunction _Z15kernel_l2wb_pctv : hostFun 0x0x40231f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11kernel_l2wbv : hostFun 0x0x402225, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16hash_delete_nvmuP7ielem_sP8bucket_sii : hostFun 0x0x402108, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16hash_delete_nvmoP7ielem_sP8bucket_sii : hostFun 0x0x401f95, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16hash_delete_nvmbP7ielem_sP8bucket_sii : hostFun 0x0x401e22, fat_cubin_handle = 1
GPGPU-Sim PTX: cudaStreamCreate
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation memcpy host-to-device
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2300d768..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2300d760..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2300d75c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2300d758..

GPGPU-Sim PTX: cudaLaunch for 0x0x40246f (mode=performance simulation) on stream 1
GPGPU-Sim PTX: finding reconvergence points for '_Z11hash_deleteP7ielem_sP8bucket_sii'...
GPGPU-Sim PTX: Finding dominators for '_Z11hash_deleteP7ielem_sP8bucket_sii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11hash_deleteP7ielem_sP8bucket_sii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11hash_deleteP7ielem_sP8bucket_sii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11hash_deleteP7ielem_sP8bucket_sii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11hash_deleteP7ielem_sP8bucket_sii'...
GPGPU-Sim PTX: reconvergence points for _Z11hash_deleteP7ielem_sP8bucket_sii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x980 (run.1.sm_70.ptx:504) @%p4 bra BB5_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb70 (run.1.sm_70.ptx:583) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xa20 (run.1.sm_70.ptx:527) @%p6 bra BB5_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa40 (run.1.sm_70.ptx:534) mov.u32 %r20, -1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xa68 (run.1.sm_70.ptx:539) @%p7 bra BB5_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaa0 (run.1.sm_70.ptx:550) shr.s32 %r26, %r6, %r3;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xa88 (run.1.sm_70.ptx:544) @%p8 bra BB5_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaa0 (run.1.sm_70.ptx:550) shr.s32 %r26, %r6, %r3;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xab8 (run.1.sm_70.ptx:553) @%p9 bra BB5_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb50 (run.1.sm_70.ptx:577) cvt.u32.u64%r38, %rd4;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xb18 (run.1.sm_70.ptx:566) @%p10 bra BB5_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb50 (run.1.sm_70.ptx:577) cvt.u32.u64%r38, %rd4;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xb38 (run.1.sm_70.ptx:571) @%p11 bra BB5_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb50 (run.1.sm_70.ptx:577) cvt.u32.u64%r38, %rd4;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xb68 (run.1.sm_70.ptx:580) @%p12 bra BB5_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb70 (run.1.sm_70.ptx:583) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11hash_deleteP7ielem_sP8bucket_sii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11hash_deleteP7ielem_sP8bucket_sii'.
GPGPU-Sim PTX: pushing kernel '_Z11hash_deleteP7ielem_sP8bucket_sii' to stream 1, gridDim= (8,1,1) blockDim = (1024,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11hash_deleteP7ielem_sP8bucket_sii'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11hash_deleteP7ielem_sP8bucket_sii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11hash_deleteP7ielem_sP8bucket_sii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11hash_deleteP7ielem_sP8bucket_sii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11hash_deleteP7ielem_sP8bucket_sii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z11hash_deleteP7ielem_sP8bucket_sii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z11hash_deleteP7ielem_sP8bucket_sii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z11hash_deleteP7ielem_sP8bucket_sii'
Destroy streams for kernel 1: size 0
kernel_name = _Z11hash_deleteP7ielem_sP8bucket_sii 
kernel_launch_uid = 1 
gpu_sim_cycle = 131844
gpu_sim_insn = 15730188
gpu_ipc =     119.3091
gpu_tot_sim_cycle = 131844
gpu_tot_sim_insn = 15730188
gpu_tot_ipc =     119.3091
gpu_tot_issued_cta = 8
gpu_occupancy = 48.9325% 
gpu_tot_occupancy = 48.9325% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.6778
partiton_level_parallism_total  =       1.6778
partiton_level_parallism_util =       2.1462
partiton_level_parallism_util_total  =       2.1462
L2_BW  =      60.7750 GB/Sec
L2_BW_total  =      60.7750 GB/Sec
gpu_total_sim_rate=47523

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 61446, Miss = 19987, Miss_rate = 0.325, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 61447, Miss = 19936, Miss_rate = 0.324, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 61447, Miss = 19854, Miss_rate = 0.323, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 61449, Miss = 19794, Miss_rate = 0.322, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 61444, Miss = 20009, Miss_rate = 0.326, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 61440, Miss = 19985, Miss_rate = 0.325, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 61446, Miss = 19882, Miss_rate = 0.324, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 61449, Miss = 19900, Miss_rate = 0.324, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 491568
	L1D_total_cache_misses = 159347
	L1D_total_cache_miss_rate = 0.3242
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.331
	L1D_cache_fill_port_util = 0.155
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 266685
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 76352
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 82995
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 65536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 426032
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 65536

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2450, 2450, 2450, 2450, 2450, 2450, 2450, 2450, 2450, 2450, 2450, 2450, 2450, 2450, 2450, 2450, 2450, 2450, 2450, 2450, 2450, 2450, 2450, 2450, 2468, 2450, 2450, 2450, 2450, 2468, 2450, 2450, 
gpgpu_n_tot_thrd_icount = 20080768
gpgpu_n_tot_w_icount = 627524
gpgpu_n_stall_shd_mem = 327620
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 155666
gpgpu_n_mem_write_global = 65536
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2883980
gpgpu_n_store_insn = 65536
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 32768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 327620
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:21188	W0_Idle:22369	W0_Scoreboard:3344611	W1:108	W2:0	W3:162	W4:147294	W5:0	W6:0	W7:0	W8:216	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:479744
single_issue_nums: WS0:156872	WS1:156854	WS2:156890	WS3:156908	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1245328 {8:155666,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2621440 {40:65536,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6226640 {40:155666,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 524288 {8:65536,}
maxmflatency = 1037 
max_icnt2mem_latency = 27 
maxmrqlatency = 279 
max_icnt2sh_latency = 25 
averagemflatency = 441 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 2 
mrq_lat_table:107405 	26214 	1458 	2266 	8021 	9383 	3361 	417 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	83133 	70779 	67285 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	221202 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	203810 	16741 	646 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	146 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         2         2         2         2         3         2         5         8         5         8         8        10         2         2         2         2 
dram[1]:         2         2         2         2         2         2         6         4         8         7         5         7         4         2         4         4 
dram[2]:         3         2         2         2         2         4         4         8         7         4         9         5         2         2         2         2 
dram[3]:         2         4         2         2         4         2         4         4         5         6         6         5         2         2         2         4 
dram[4]:         2         2         2         2         2         2         4         4         8         7         7         7         2         2         2         2 
dram[5]:         2         3         2         2         3         3         4         4         7         6         8         9         2         2         2         2 
dram[6]:         2         2         2         2         2         3         5         2         5        13         8         4         2         2         2         2 
dram[7]:         2         3         2         2         2         2         4         3         8         4         4         8         2         2         2         2 
dram[8]:         2         2         2         3         2         2         3         5         5         8        14         7         2         2         4         2 
dram[9]:         2         2         2         2         2         2         6         3         8         4         8         5         2         3         2         2 
dram[10]:         2         2         2         2         2         2         4         8        10         9         5         8         2         2         2         2 
dram[11]:         2         2         2         2         2         4         4         4         8         8        12         9         2         2         2         2 
dram[12]:         2         2         2         2         4         2         4         6         8        10        10         7         2         2         2         2 
dram[13]:         2         2         2         2         2         2         5         4         5         5         7         6         2         2         2         2 
dram[14]:         2         2         4         2         2         2         4         4         6         4         8         6         2         2         2         4 
dram[15]:         2         2         2         2         4         2         3         4         6         7         7        11         2         2         2         2 
dram[16]:         2         2         2         2         2         2         6         4         5         7         8         8         2         3         2         2 
dram[17]:         2         2         4         2         2         3         4         3         7         8         7         5         2         2         2         4 
dram[18]:         2         2         2         2         3         3         2         6        10         8         5         8         2         3         2         2 
dram[19]:         2         3         2         2         2         2         7         6         7         6         9         7         2         2         2         2 
dram[20]:         2         2         2         2         2         2         8         6         6        13         8        11         2         3         2         2 
dram[21]:         2         2         2         2         2         2         4         6        16        11         5         8         2         2         2         2 
dram[22]:         2         2         2         2         3         3         7         3         5         7         5         6         2         2         2         2 
dram[23]:         2         2         2         2         2         4         4         5         7         8         5         6         2         2         2         2 
dram[24]:         2         2         2         2         2         2         2        13         6         6         8         8         2         2         2         2 
dram[25]:         2         2         2         2         3         2         2         4         5         8        10         7         2         2         2         2 
dram[26]:         2         2         2         2         4         2         4         4        11         9        10         7         3         2         2         2 
dram[27]:         2         2         2         2         2         2         4         4        11         5         8         8         2         2         2         4 
dram[28]:         2         2         2         2         2         2         4         3         5         6         8         7         2         2         2         2 
dram[29]:         2         2         2         2         2         2         7         4         7         5        11         7         2         2         2         2 
dram[30]:         2         2         2         2         2         3         5         4         6         7         7         6         2         2         2         3 
dram[31]:         4         2         2         2         2         2         4         3         7         5         8         7         2         2         2         2 
maximum service time to same row:
dram[0]:      5867      5860      5847      5866      5914      5868      6000      5862      5844      5899      5839      5836      7526      5851      5887      5882 
dram[1]:      5976      5875      5828      6403      5880      5872      5908      5882      5859      7601      5919      7382      5840      5883      5887      7550 
dram[2]:      5903      5993      7370      5919      5864      5980      5836      5973      6012      5887      5855      5851      5856      5847      7590      7533 
dram[3]:      5847      7541      7517      5876      5912      5908      7204      5839      7426      5859      5916      7373      5855      5926      5875     10042 
dram[4]:      5875      5860      5924      5864      6391      5884      7276      5910      5839      5930      5980      5995      5871      5882      5855      5918 
dram[5]:      5880      6013      5855      7188      5886      5828      5977      5899      5911      5903      5847      5871      5995      5906      5887      6576 
dram[6]:      5924      5996      6008      7172      5907      7422      5928      5832      6015      5927      6015      5859      5852      6005      5939      5831 
dram[7]:      5915      5977      7260      5981      5983      7490      5903      5910      5831      5945      7304      5839      7256      5911      5832      7580 
dram[8]:      5867      5952      5880      5875      5944      5856      5839      5904      7417      6811      5976      6382      5855      5871      5887      5918 
dram[9]:      5839      5871      5844      7279      7469      6009      5875      5872      7509      5855      7569      5856      5964      5916      5847      5867 
dram[10]:      5859      5844      6008      5851      5949      9018      5883      5948      5906      5831      5864      5926      5956      5923      5993      5878 
dram[11]:      5859      7293      5911      5860      5866      5900      6005      5904      5834      5858      6155      5831      5832      5862      5919      7283 
dram[12]:      5977      5855      5887      6162      6008      7509      5988      5907      5943      5860      5859     11289      5862      5957      5828      7557 
dram[13]:      5847      5914      5866      5855      5900      5981      5856      6013      5851      5859      5868      5883      5911      5848      5852      5919 
dram[14]:      5926      7228      5972      5875      5863      6370      5879      5899      5878      5867      6764      7421      5847      5939      5977      5960 
dram[15]:      5874      5852      5871      5872      5839      5936      7614      5875      5844      5856      5923      5831      5948      5828      5840      5996 
dram[16]:      6005      5856      6323      5868      5858      5923      5839      5927      5855      5859      5840      9060      5872      5883      5922      5847 
dram[17]:      5860      7212      5911      5989      5928      7590      5948      7454      5972      5871      5912      7324      5867      5915      5844      5884 
dram[18]:      5884      5847      5878      5943      5997      7193      5886      5952      5945      5862      5852      5904      6008      7370      5907      7541 
dram[19]:      5988      7670      6004      5927      5943      5961      5910      5831      7201      5851      8769      6012      5871      5840      5855      5939 
dram[20]:      5903      7586      5859      7177      5856      5883      5860      6000      5839      5851      5840      5906      5855      7549      5886      5948 
dram[21]:      5961      5864      5887      5900      5914      6097      5888      5879      5856      5956      7493      5831      5855      7217      7486      5922 
dram[22]:      5888      5859      5839      5834      5860      5882      5899      5924      5961      5972      5916      5831      5887      5880      7349      7410 
dram[23]:      5859      5836      5899      5874      8328      5851      5918      5904      6013      7208      6012      5872      5878      5886      5831      5900 
dram[24]:      5851      5903      5883      5973      7763      5878      7606      5852      5956      5858      5943      5997      5944      5855      5981      5854 
dram[25]:      5862      6298      5980      5867      5911      5876      7289      5855      5988      5828      5938      5831      5859      5903      7442      7295 
dram[26]:      5871      5911      5980      5988      5876      5920      5912      5902      5957      5848      5919      5832      5831      5851      5836      5936 
dram[27]:      5976      5908      5862      5831      5847      5866      5860      5883      5872      5939      5875      8554      7589      5949      5839      5851 
dram[28]:      5839      5844      5907      5908      5984      6000      5864      5924      5847      7574      5926      5943      5919      5867      5991      6005 
dram[29]:      5875      7684      5882      6078      5831      5866      5839      5924      7260      5867      6008      5961      5884      5878      5836      5859 
dram[30]:      5847      5839      5855      5923      5900      5899      7401      6005      5851      7625      5884      5980      5916      5883      5871      5941 
dram[31]:      5831      5907      5860      5904      5851      5922      5847      5928      5856      5862      5912      5839      5834      5832      5919      5836 
average row accesses per activate:
dram[0]:  1.101818  1.085324  1.105727  1.075472  1.083333  1.116981  1.136667  1.128289  1.159259  1.206226  1.233898  1.247148  1.052308  1.089347  1.117647  1.142180 
dram[1]:  1.100629  1.071942  1.088889  1.063758  1.084507  1.098246  1.109312  1.108359  1.170000  1.150000  1.173410  1.202166  1.118518  1.085366  1.117117  1.096220 
dram[2]:  1.105263  1.135135  1.050000  1.091228  1.094650  1.115703  1.168776  1.093939  1.182156  1.154930  1.233716  1.156342  1.054286  1.100418  1.067568  1.061017 
dram[3]:  1.141700  1.105839  1.117871  1.081081  1.092466  1.093633  1.064516  1.109890  1.145390  1.121495  1.205128  1.174455  1.120370  1.163180  1.134387  1.098113 
dram[4]:  1.122137  1.091549  1.097166  1.209424  1.106719  1.139738  1.081851  1.136364  1.126582  1.204918  1.226481  1.221739  1.124481  1.135965  1.097458  1.083942 
dram[5]:  1.072555  1.114391  1.073171  1.083942  1.064327  1.086957  1.105634  1.120567  1.138973  1.180556  1.171920  1.250000  1.069536  1.051988  1.080702  1.083333 
dram[6]:  1.111111  1.094737  1.070946  1.140187  1.072165  1.142241  1.106796  1.110132  1.138075  1.173375  1.217557  1.157233  1.104602  1.069277  1.092742  1.073427 
dram[7]:  1.143443  1.135021  1.082437  1.083916  1.068493  1.099206  1.101083  1.101504  1.173745  1.145215  1.237037  1.262745  1.091286  1.083032  1.091873  1.103896 
dram[8]:  1.138462  1.085809  1.127660  1.079545  1.110701  1.056140  1.107744  1.130435  1.172794  1.185714  1.208211  1.206897  1.113402  1.101626  1.107280  1.067857 
dram[9]:  1.107011  1.072368  1.053512  1.107011  1.083601  1.138095  1.103806  1.112583  1.180451  1.127660  1.203226  1.179054  1.086806  1.068259  1.100437  1.080460 
dram[10]:  1.071186  1.095588  1.121212  1.046729  1.090909  1.092199  1.161290  1.151291  1.214545  1.182156  1.159864  1.236364  1.107884  1.088803  1.071698  1.088968 
dram[11]:  1.132159  1.065744  1.110170  1.134146  1.071918  1.083056  1.134259  1.115830  1.171329  1.192308  1.212121  1.312500  1.096525  1.085409  1.136000  1.103306 
dram[12]:  1.082143  1.084459  1.099644  1.110619  1.082759  1.070175  1.110266  1.117857  1.154799  1.142857  1.250000  1.296296  1.058824  1.121771  1.054983  1.055085 
dram[13]:  1.099265  1.116592  1.149798  1.121457  1.110687  1.167421  1.153226  1.131356  1.173502  1.178571  1.206790  1.227891  1.116197  1.114943  1.079310  1.084942 
dram[14]:  1.079422  1.098039  1.093750  1.111570  1.090196  1.079710  1.065015  1.134387  1.187023  1.118343  1.239286  1.195946  1.086093  1.132701  1.070896  1.095420 
dram[15]:  1.092150  1.153509  1.097473  1.171946  1.106796  1.090566  1.078767  1.142292  1.212544  1.176471  1.253906  1.207668  1.122137  1.086142  1.121457  1.087121 
dram[16]:  1.074349  1.088435  1.056856  1.154545  1.083650  1.088561  1.112760  1.137405  1.189003  1.204969  1.216028  1.177019  1.068493  1.093863  1.068100  1.148305 
dram[17]:  1.126087  1.067524  1.146018  1.082304  1.076923  1.109848  1.094118  1.063492  1.141379  1.172758  1.217241  1.167598  1.067376  1.077170  1.080645  1.078078 
dram[18]:  1.149038  1.089965  1.103175  1.110170  1.087453  1.101124  1.127572  1.148936  1.235060  1.145270  1.220280  1.212418  1.135021  1.083969  1.110687  1.097015 
dram[19]:  1.075472  1.153846  1.089796  1.088889  1.083893  1.146552  1.110714  1.119134  1.132203  1.183544  1.174051  1.202847  1.053512  1.068627  1.094737  1.106280 
dram[20]:  1.071970  1.084211  1.196078  1.085185  1.108209  1.083045  1.110294  1.152610  1.179577  1.246753  1.217857  1.208333  1.090164  1.113208  1.105442  1.124088 
dram[21]:  1.197970  1.089655  1.135531  1.079470  1.089928  1.068841  1.105096  1.154882  1.203636  1.179577  1.211073  1.189369  1.101961  1.140426  1.086022  1.087838 
dram[22]:  1.076628  1.078431  1.102273  1.104895  1.052941  1.075235  1.142349  1.074405  1.146707  1.135762  1.211806  1.183150  1.056478  1.070632  1.090551  1.111111 
dram[23]:  1.122530  1.077703  1.132159  1.068182  1.103321  1.118852  1.107639  1.131086  1.146617  1.177419  1.203226  1.243728  1.048711  1.098485  1.075862  1.089219 
dram[24]:  1.074733  1.069079  1.116981  1.111554  1.145540  1.106299  1.120172  1.169960  1.219917  1.155709  1.273469  1.207885  1.132780  1.072917  1.096990  1.118881 
dram[25]:  1.066148  1.106557  1.124031  1.107914  1.130769  1.102941  1.094156  1.159091  1.151007  1.198276  1.166154  1.159884  1.087379  1.102273  1.125541  1.083942 
dram[26]:  1.083682  1.081699  1.111940  1.111538  1.079422  1.089494  1.125490  1.099715  1.221344  1.179487  1.226190  1.210169  1.098859  1.077739  1.085185  1.085526 
dram[27]:  1.053968  1.119850  1.118182  1.070513  1.081633  1.135021  1.085987  1.121771  1.178694  1.129032  1.163142  1.273077  1.167488  1.117886  1.075342  1.085185 
dram[28]:  1.133603  1.139344  1.100000  1.090580  1.079618  1.131356  1.104317  1.094340  1.198502  1.167832  1.190751  1.215947  1.086154  1.104167  1.073579  1.052486 
dram[29]:  1.069697  1.073529  1.079038  1.142857  1.086275  1.076159  1.203774  1.132841  1.168421  1.144876  1.205298  1.243636  1.112782  1.082759  1.101167  1.055172 
dram[30]:  1.123077  1.081272  1.052023  1.083916  1.073260  1.120690  1.116364  1.099689  1.164983  1.227799  1.173134  1.248344  1.065789  1.078313  1.089286  1.113726 
dram[31]:  1.098901  1.067857  1.079038  1.102941  1.120301  1.091255  1.141304  1.094406  1.185535  1.203704  1.202572  1.261818  1.075085  1.135338  1.078740  1.142241 
average row locality = 158529/141150 = 1.123124
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       262       278       218       298       272       254       300       298       280       270       318       296       292       276       214       202 
dram[1]:       304       256       254       270       266       264       232       310       304       304       356       294       266       228       218       280 
dram[2]:       240       214       286       270       228       238       248       308       284       292       284       342       322       230       264       260 
dram[3]:       236       264       256       236       270       252       324       266       284       314       336       334       208       242       252       252 
dram[4]:       260       280       238       204       244       230       262       228       316       266       312       252       232       228       230       260 
dram[5]:       286       262       298       256       302       264       272       284       330       300       354       282       282       288       254       216 
dram[6]:       242       274       276       216       266       226       306       224       234       326       282       320       234       308       238       266 
dram[7]:       238       236       266       274       272       238       274       256       266       308       294       286       228       266       270       220 
dram[8]:       252       286       276       246       260       262       284       252       280       296       354       284       284       236       242       258 
dram[9]:       256       278       268       262       292       210       278       292       274       318       336       314       268       262       218       244 
dram[10]:       270       254       262       296       282       272       222       270       292       280       308       302       230       252       244       250 
dram[11]:       228       264       228       244       274       278       214       260       304       298       318       258       242       266       250       236 
dram[12]:       264       276       260       222       268       262       254       276       332       312       306       282       294       260       260       212 
dram[13]:       260       222       246       242       250       234       248       236       328       262       342       326       270       252       274       248 
dram[14]:       258       244       278       234       240       250       296       258       276       336       304       326       284       204       242       246 
dram[15]:       282       234       250       226       294       250       268       252       306       312       292       342       258       240       240       242 
dram[16]:       252       276       270       220       240       258       328       266       308       342       300       329       270       262       256       230 
dram[17]:       226       284       232       222       276       258       242       286       294       310       314       360       258       286       238       300 
dram[18]:       204       268       248       228       252       248       242       240       276       298       316       336       236       244       256       262 
dram[19]:       248       228       232       214       278       232       272       274       296       330       328       304       262       284       276       202 
dram[20]:       254       272       208       246       258       274       266       258       292       260       310       302       228       252       282       270 
dram[21]:       204       264       270       282       266       244       300       302       298       288       312       320       236       238       260       280 
dram[22]:       242       240       248       272       304       294       276       314       336       300       310       296       280       242       238       246 
dram[23]:       244       274       224       282       260       244       284       266       264       251       336       316       304       248       264       256 
dram[24]:       266       286       256       246       216       244       236       254       268       288       276       298       236       268       286       274 
dram[25]:       238       240       248       272       256       258       296       266       296       246       336       354       292       246       224       252 
dram[26]:       224       282       258       248       258       236       246       336       278       314       284       318       258       266       254       282 
dram[27]:       284       256       216       288       276       238       290       270       308       278       330       300       204       234       268       248 
dram[28]:       244       240       238       250       292       232       266       254       286       296       348       326       302       280       278       324 
dram[29]:       304       248       274       222       240       280       278       264       294       290       314       306       248       276       250       258 
dram[30]:       252       257       312       262       250       282       262       308       300       274       340       332       282       304       260       244 
dram[31]:       256       262       272       262       262       242       270       272       330       290       326       312       272       260       230       230 
total dram reads = 138063
bank skew: 360/202 = 1.78
chip skew: 4530/4042 = 1.12
number of total write accesses:
dram[0]:        41        40        33        44        40        42        41        45        33        40        46        32        50        41        33        39 
dram[1]:        46        42        40        47        42        49        42        48        47        41        50        39        36        39        30        39 
dram[2]:        33        38        50        41        38        32        29        53        34        36        38        50        48        33        52        53 
dram[3]:        46        39        38        44        49        40        39        37        39        46        40        43        34        36        36        39 
dram[4]:        34        30        33        27        36        31        42        22        41        28        40        29        39        31        29        37 
dram[5]:        54        40        56        41        62        36        42        32        48        40        55        38        41        56        54        31 
dram[6]:        28        38        41        28        46        39        36        28        38        53        37        48        30        47        33        41 
dram[7]:        41        33        36        36        40        39        31        37        39        39        40        36        35        34        39        35 
dram[8]:        44        43        42        39        41        39        45        34        39        36        58        31        40        36        47        41 
dram[9]:        44        48        47        38        45        29        41        44        40        53        38        35        45        51        34        38 
dram[10]:        46        44        34        40        42        36        30        42        42        38        33        38        37        30        40        56 
dram[11]:        29        44        34        35        39        48        31        29        31        43        42        36        42        39        34        31 
dram[12]:        39        45        49        29        46        43        38        37        41        32        44        33        48        44        47        37 
dram[13]:        39        27        39        35        41        24        38        31        45        36        49        35        47        39        39        33 
dram[14]:        41        36        37        35        38        49        48        29        35        42        43        29        44        35        45        41 
dram[15]:        38        29        54        33        48        39        47        37        42        28        29        36        36        50        37        45 
dram[16]:        37        44        46        34        45        37        47        32        38        46        49        50        42        41        42        41 
dram[17]:        33        48        27        41        46        35        37        49        38        43        39        58        43        49        30        60 
dram[18]:        35        47        30        34        34        46        32        30        34        41        33        35        33        40        35        32 
dram[19]:        37        27        35        31        46        34        39        36        38        44        43        34        53        43        36        27 
dram[20]:        29        37        36        47        39        39        36        29        43        28        31        46        38        43        43        38 
dram[21]:        32        52        40        44        37        51        47        41        33        47        38        38        45        30        43        42 
dram[22]:        39        35        43        44        54        49        45        47        47        43        40        27        38        46        39        44 
dram[23]:        40        45        33        47        39        29        35        36        41        41        37        31        62        42        48        37 
dram[24]:        36        39        40        33        28        37        25        42        26        46        36        39        37        41        42        46 
dram[25]:        36        30        42        36        38        42        41        40        47        32        43        45        44        45        36        45 
dram[26]:        35        49        40        41        41        44        41        50        31        54        25        39        31        39        39        48 
dram[27]:        48        43        30        46        42        31        51        34        35        37        55        31        33        41        46        46 
dram[28]:        36        38        37        51        47        35        41        36        34        38        64        40        51        38        43        57 
dram[29]:        49        44        40        26        37        45        41        43        39        34        50        36        48        38        33        48 
dram[30]:        40        49        52        48        43        43        45        45        46        44        53        45        42        54        45        40 
dram[31]:        44        37        42        38        36        45        45        41        47        35        48        35        43        42        44        35 
total dram writes = 20485
bank skew: 64/22 = 2.91
chip skew: 734/529 = 1.39
average mf latency per bank:
dram[0]:        648       633       644       619       636       629       621       622       648       626       615       618       570       597       599       555
dram[1]:        635       613       632       615       623       617       585       635       605       643       618       599       599       593       595       615
dram[2]:        647       624       618       638       626       654       658       608       625       654       619       617       603       604       568       563
dram[3]:        602       634       631       605       585       640       615       646       619       621       624       604       561       581       582       589
dram[4]:        645       648       617       595       611       620       588       644       615       640       605       653       558       548       587       569
dram[5]:        609       648       598       638       593       658       627       650       631       622       629       636       629       571       569       591
dram[6]:        650       639       625       641       618       614       628       645       625       575       608       603       626       587       596       580
dram[7]:        588       641       625       634       631       615       635       650       605       619       619       614       575       589       590       588
dram[8]:        620       640       630       612       631       647       627       646       616       635       604       643       604       597       580       575
dram[9]:        621       625       632       655       625       662       623       622       610       604       623       639       573       565       607       604
dram[10]:        600       601       644       658       634       649       640       610       602       619       650       613       582       604       585       542
dram[11]:        630       606       618       620       617       597       633       632       647       615       607       609       571       598       585       600
dram[12]:        635       607       606       660       608       625       643       629       641       660       616       638       593       583       582       576
dram[13]:        630       651       630       607       611       667       633       628       625       623       600       649       574       586       618       573
dram[14]:        633       627       654       627       627       594       602       653       639       642       616       661       593       559       563       558
dram[15]:        638       649       570       617       619       618       611       602       607       649       640       643       604       539       593       542
dram[16]:        635       613       598       644       607       635       611       635       620       609       597       600       596       602       578       557
dram[17]:        655       648       686       631       621       660       628       633       622       627       628       609       587       588       618       573
dram[18]:        627       604       637       624       625       598       630       625       630       618       645       634       582       589       577       592
dram[19]:        632       645       636       641       611       639       601       634       618       614       616       638       558       585       605       605
dram[20]:        664       627       605       594       624       646       628       648       611       634       623       594       579       561       572       597
dram[21]:        628       597       637       623       629       585       613       636       616       602       604       625       564       609       564       590
dram[22]:        632       651       618       607       590       613       605       614       628       605       610       657       615       563       590       568
dram[23]:        633       632       643       625       649       659       652       630       625       599       642       645       561       570       578       595
dram[24]:        648       629       615       654       631       633       686       588       656       594       616       605       573       578       600       573
dram[25]:        615       666       617       640       646       606       612       596       605       640       623       602       584       570       574       581
dram[26]:        644       615       615       630       614       598       609       608       645       598       640       623       606       600       597       581
dram[27]:        607       626       652       621       641       644       590       647       644       653       610       649       576       563       577       570
dram[28]:        641       646       623       598       620       651       628       649       644       633       575       633       585       629       601       582
dram[29]:        636       630       648       662       635       601       626       611       635       647       590       632       560       627       621       572
dram[30]:        638       610       627       619       636       640       603       652       616       601       600       638       602       570       603       596
dram[31]:        618       624       622       650       635       586       608       621       623       652       604       632       585       579       574       584
maximum mf latency per bank:
dram[0]:        893       931       885       891       874       901       910       912       917       889       921       857       909       903       901       881
dram[1]:        949       892       985       931       895       890       922       911       931       927       963       959       954       928       871       956
dram[2]:        907       958       899       896       917       934       889       940       896       911       946       925       937       899       934       966
dram[3]:        903       890       890       935       895       884       891       889       895       916       909       896      1030       916       955       908
dram[4]:        947       888       889       851       893       890       904       870       895       932       935       961       913       927       889       892
dram[5]:        893       906       890       916       919       896       895       908       912       951       960       950       890       884       935       867
dram[6]:        895       871       937       891       931       910       895       917       886       895       921       914       883       939       936       894
dram[7]:        885       894       973       894       895       879       924       929       908       918       910       894       930       921       971       891
dram[8]:        894       932       877       887       957       858       896       873       890       924      1002       904       934       895       914       902
dram[9]:        892       934       896       894       917       897       890       904       904       943       941       956       900       929       938       884
dram[10]:        865       906       916       907       916       952       895       899       888       889       906       946       893       885       926       921
dram[11]:        891       927       937       943       897       912       940       894       886       895       944       931       917       905       912       949
dram[12]:        894       893       897       863       967       910       895       893       926       988       895      1034       986       903       949       893
dram[13]:        905       891       886       939       890       887       933       938       940       902       943       966       874       926       903       869
dram[14]:        937       910       879       921       925       919       920      1018       924       949       876       938       911       907       896       895
dram[15]:        888       895       914       895       904       958       966       890       917       895       882       947       967       884       882       863
dram[16]:        895       918       896       889       895       902       934       892       922       924       916      1022       916       920       933       929
dram[17]:        880      1032       909       933       877       897       903       941       855       912       921       930       954       936       921       893
dram[18]:        880       922       941       869       913       969       882       901       899       890       936       909       950       917       892       875
dram[19]:        899       885       890       918       883       948       950       926       922       897       895       944       948       956       892       893
dram[20]:        925       912       938       890       903      1004       913       883       925       893       900       905       922       879       911       891
dram[21]:        893       918       962       909       891       896       887       948       891       942       930       896       917      1037       906       913
dram[22]:        892       903       891       940       933       886       920       897      1028       940       915       902       912       924       894       893
dram[23]:        884       900       888       949       896       929       943       985       926       896       922       888       947       863       961       939
dram[24]:        917       887       897       887       917       876       895       877       895       910       971       908       968       893       913       897
dram[25]:        895       887       917       881       933       929       897       943       913       940       960       935      1013       935       878      1013
dram[26]:        883       909       887       884       896       889       889       905       894       922       870       895       906       889       887       894
dram[27]:        894       911       880       885       930       877       894       943       926       920       936       931       883       889       881       898
dram[28]:        900       925       888       886       915       854       872       901       939       933       941       923       904       895       888       897
dram[29]:        974       983       897       904       889       865       898       896       937       941       965       913       894       938       899       889
dram[30]:        897      1000       917       921       884       922       944       896       918       932       947       966       895       923       908       923
dram[31]:        898       891       909       875       912       980       895       945       904       899       911       896       920       891       857       909
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=98999 n_nop=85937 n_act=4403 n_pre=4387 n_ref_event=0 n_req=4968 n_rd=4328 n_rd_L2_A=0 n_write=0 n_wr_bk=640 bw_util=0.05018
n_activity=67694 dram_eff=0.07339
bk0: 262a 91074i bk1: 278a 90671i bk2: 218a 92571i bk3: 298a 89941i bk4: 272a 90739i bk5: 254a 91400i bk6: 300a 90301i bk7: 298a 90225i bk8: 280a 91090i bk9: 270a 91526i bk10: 318a 90590i bk11: 296a 91433i bk12: 292a 89704i bk13: 276a 90586i bk14: 214a 92605i bk15: 202a 92968i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.113728
Row_Buffer_Locality_read = 0.130314
Row_Buffer_Locality_write = 0.001563
Bank_Level_Parallism = 2.485271
Bank_Level_Parallism_Col = 1.654495
Bank_Level_Parallism_Ready = 1.029992
write_to_read_ratio_blp_rw_average = 0.150778
GrpLevelPara = 1.473817 

BW Util details:
bwutil = 0.050182 
total_CMD = 98999 
util_bw = 4968 
Wasted_Col = 29905 
Wasted_Row = 18050 
Idle = 46076 

BW Util Bottlenecks: 
RCDc_limit = 40304 
RCDWRc_limit = 5477 
WTRc_limit = 5520 
RTWc_limit = 4314 
CCDLc_limit = 1258 
rwq = 0 
CCDLc_limit_alone = 926 
WTRc_limit_alone = 5310 
RTWc_limit_alone = 4192 

Commands details: 
total_CMD = 98999 
n_nop = 85937 
Read = 4328 
Write = 0 
L2_Alloc = 0 
L2_WB = 640 
n_act = 4403 
n_pre = 4387 
n_ref = 0 
n_req = 4968 
total_req = 4968 

Dual Bus Interface Util: 
issued_total_row = 8790 
issued_total_col = 4968 
Row_Bus_Util =  0.088789 
CoL_Bus_Util = 0.050182 
Either_Row_CoL_Bus_Util = 0.131941 
Issued_on_Two_Bus_Simul_Util = 0.007030 
issued_two_Eff = 0.053284 
queue_avg = 0.226901 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.226901
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=98999 n_nop=85606 n_act=4555 n_pre=4539 n_ref_event=0 n_req=5083 n_rd=4406 n_rd_L2_A=0 n_write=0 n_wr_bk=677 bw_util=0.05134
n_activity=67858 dram_eff=0.07491
bk0: 304a 89643i bk1: 256a 91219i bk2: 254a 90982i bk3: 270a 90270i bk4: 266a 90755i bk5: 264a 90821i bk6: 232a 91864i bk7: 310a 89691i bk8: 304a 90308i bk9: 304a 90338i bk10: 356a 88731i bk11: 294a 90755i bk12: 266a 91283i bk13: 228a 92077i bk14: 218a 92780i bk15: 280a 90444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.103876
Row_Buffer_Locality_read = 0.119837
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.561771
Bank_Level_Parallism_Col = 1.668465
Bank_Level_Parallism_Ready = 1.033642
write_to_read_ratio_blp_rw_average = 0.160845
GrpLevelPara = 1.473655 

BW Util details:
bwutil = 0.051344 
total_CMD = 98999 
util_bw = 5083 
Wasted_Col = 31053 
Wasted_Row = 17384 
Idle = 45479 

BW Util Bottlenecks: 
RCDc_limit = 41532 
RCDWRc_limit = 5785 
WTRc_limit = 5498 
RTWc_limit = 5316 
CCDLc_limit = 1363 
rwq = 0 
CCDLc_limit_alone = 983 
WTRc_limit_alone = 5270 
RTWc_limit_alone = 5164 

Commands details: 
total_CMD = 98999 
n_nop = 85606 
Read = 4406 
Write = 0 
L2_Alloc = 0 
L2_WB = 677 
n_act = 4555 
n_pre = 4539 
n_ref = 0 
n_req = 5083 
total_req = 5083 

Dual Bus Interface Util: 
issued_total_row = 9094 
issued_total_col = 5083 
Row_Bus_Util =  0.091860 
CoL_Bus_Util = 0.051344 
Either_Row_CoL_Bus_Util = 0.135284 
Issued_on_Two_Bus_Simul_Util = 0.007919 
issued_two_Eff = 0.058538 
queue_avg = 0.235679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.235679
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=98999 n_nop=85887 n_act=4459 n_pre=4443 n_ref_event=0 n_req=4967 n_rd=4310 n_rd_L2_A=0 n_write=0 n_wr_bk=658 bw_util=0.05018
n_activity=66858 dram_eff=0.07431
bk0: 240a 92030i bk1: 214a 92728i bk2: 286a 89663i bk3: 270a 90908i bk4: 228a 92193i bk5: 238a 91886i bk6: 248a 92210i bk7: 308a 89448i bk8: 284a 91278i bk9: 292a 90827i bk10: 284a 91298i bk11: 342a 88915i bk12: 322a 88969i bk13: 230a 92149i bk14: 264a 90429i bk15: 260a 90353i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.102275
Row_Buffer_Locality_read = 0.117865
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.520212
Bank_Level_Parallism_Col = 1.655978
Bank_Level_Parallism_Ready = 1.028382
write_to_read_ratio_blp_rw_average = 0.155334
GrpLevelPara = 1.482881 

BW Util details:
bwutil = 0.050182 
total_CMD = 98999 
util_bw = 4968 
Wasted_Col = 30267 
Wasted_Row = 17803 
Idle = 45961 

BW Util Bottlenecks: 
RCDc_limit = 40712 
RCDWRc_limit = 5633 
WTRc_limit = 5698 
RTWc_limit = 4466 
CCDLc_limit = 1250 
rwq = 0 
CCDLc_limit_alone = 912 
WTRc_limit_alone = 5486 
RTWc_limit_alone = 4340 

Commands details: 
total_CMD = 98999 
n_nop = 85887 
Read = 4310 
Write = 0 
L2_Alloc = 0 
L2_WB = 658 
n_act = 4459 
n_pre = 4443 
n_ref = 0 
n_req = 4967 
total_req = 4968 

Dual Bus Interface Util: 
issued_total_row = 8902 
issued_total_col = 4968 
Row_Bus_Util =  0.089920 
CoL_Bus_Util = 0.050182 
Either_Row_CoL_Bus_Util = 0.132446 
Issued_on_Two_Bus_Simul_Util = 0.007657 
issued_two_Eff = 0.057810 
queue_avg = 0.234952 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.234952
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=98999 n_nop=85859 n_act=4425 n_pre=4409 n_ref_event=0 n_req=4970 n_rd=4326 n_rd_L2_A=0 n_write=0 n_wr_bk=645 bw_util=0.05021
n_activity=67576 dram_eff=0.07356
bk0: 236a 92051i bk1: 264a 91373i bk2: 256a 91404i bk3: 236a 91663i bk4: 270a 90666i bk5: 252a 91460i bk6: 324a 89211i bk7: 266a 91069i bk8: 284a 90803i bk9: 314a 89601i bk10: 336a 89864i bk11: 334a 89877i bk12: 208a 92914i bk13: 242a 92298i bk14: 252a 91772i bk15: 252a 91373i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.109658
Row_Buffer_Locality_read = 0.125751
Row_Buffer_Locality_write = 0.001553
Bank_Level_Parallism = 2.473582
Bank_Level_Parallism_Col = 1.641287
Bank_Level_Parallism_Ready = 1.028163
write_to_read_ratio_blp_rw_average = 0.151784
GrpLevelPara = 1.458087 

BW Util details:
bwutil = 0.050213 
total_CMD = 98999 
util_bw = 4971 
Wasted_Col = 30375 
Wasted_Row = 17838 
Idle = 45815 

BW Util Bottlenecks: 
RCDc_limit = 40641 
RCDWRc_limit = 5506 
WTRc_limit = 5515 
RTWc_limit = 4353 
CCDLc_limit = 1265 
rwq = 0 
CCDLc_limit_alone = 921 
WTRc_limit_alone = 5294 
RTWc_limit_alone = 4230 

Commands details: 
total_CMD = 98999 
n_nop = 85859 
Read = 4326 
Write = 0 
L2_Alloc = 0 
L2_WB = 645 
n_act = 4425 
n_pre = 4409 
n_ref = 0 
n_req = 4970 
total_req = 4971 

Dual Bus Interface Util: 
issued_total_row = 8834 
issued_total_col = 4971 
Row_Bus_Util =  0.089233 
CoL_Bus_Util = 0.050213 
Either_Row_CoL_Bus_Util = 0.132729 
Issued_on_Two_Bus_Simul_Util = 0.006717 
issued_two_Eff = 0.050609 
queue_avg = 0.209588 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.209588
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=98999 n_nop=87002 n_act=4023 n_pre=4007 n_ref_event=0 n_req=4570 n_rd=4042 n_rd_L2_A=0 n_write=0 n_wr_bk=529 bw_util=0.04617
n_activity=66785 dram_eff=0.06844
bk0: 260a 91475i bk1: 280a 90825i bk2: 238a 92234i bk3: 204a 93735i bk4: 244a 91983i bk5: 230a 92702i bk6: 262a 91123i bk7: 228a 92723i bk8: 316a 90043i bk9: 266a 91927i bk10: 312a 90837i bk11: 252a 92367i bk12: 232a 92241i bk13: 228a 92754i bk14: 230a 92335i bk15: 260a 91534i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.119694
Row_Buffer_Locality_read = 0.135082
Row_Buffer_Locality_write = 0.001894
Bank_Level_Parallism = 2.293005
Bank_Level_Parallism_Col = 1.552027
Bank_Level_Parallism_Ready = 1.029972
write_to_read_ratio_blp_rw_average = 0.127033
GrpLevelPara = 1.393349 

BW Util details:
bwutil = 0.046172 
total_CMD = 98999 
util_bw = 4571 
Wasted_Col = 29249 
Wasted_Row = 17517 
Idle = 47662 

BW Util Bottlenecks: 
RCDc_limit = 37949 
RCDWRc_limit = 4536 
WTRc_limit = 4569 
RTWc_limit = 3404 
CCDLc_limit = 1038 
rwq = 0 
CCDLc_limit_alone = 762 
WTRc_limit_alone = 4371 
RTWc_limit_alone = 3326 

Commands details: 
total_CMD = 98999 
n_nop = 87002 
Read = 4042 
Write = 0 
L2_Alloc = 0 
L2_WB = 529 
n_act = 4023 
n_pre = 4007 
n_ref = 0 
n_req = 4570 
total_req = 4571 

Dual Bus Interface Util: 
issued_total_row = 8030 
issued_total_col = 4571 
Row_Bus_Util =  0.081112 
CoL_Bus_Util = 0.046172 
Either_Row_CoL_Bus_Util = 0.121183 
Issued_on_Two_Bus_Simul_Util = 0.006101 
issued_two_Eff = 0.050346 
queue_avg = 0.180234 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.180234
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=98999 n_nop=85098 n_act=4740 n_pre=4724 n_ref_event=0 n_req=5253 n_rd=4530 n_rd_L2_A=0 n_write=0 n_wr_bk=726 bw_util=0.05309
n_activity=69600 dram_eff=0.07552
bk0: 286a 89733i bk1: 262a 91019i bk2: 298a 89705i bk3: 256a 91297i bk4: 302a 88874i bk5: 264a 91014i bk6: 272a 90716i bk7: 284a 90710i bk8: 330a 89105i bk9: 300a 90798i bk10: 354a 88760i bk11: 282a 91680i bk12: 282a 90286i bk13: 288a 89691i bk14: 254a 90726i bk15: 216a 92407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.097658
Row_Buffer_Locality_read = 0.112583
Row_Buffer_Locality_write = 0.004149
Bank_Level_Parallism = 2.563975
Bank_Level_Parallism_Col = 1.675243
Bank_Level_Parallism_Ready = 1.032534
write_to_read_ratio_blp_rw_average = 0.162086
GrpLevelPara = 1.478939 

BW Util details:
bwutil = 0.053091 
total_CMD = 98999 
util_bw = 5256 
Wasted_Col = 31914 
Wasted_Row = 18492 
Idle = 43337 

BW Util Bottlenecks: 
RCDc_limit = 42972 
RCDWRc_limit = 6194 
WTRc_limit = 6117 
RTWc_limit = 5155 
CCDLc_limit = 1402 
rwq = 0 
CCDLc_limit_alone = 1030 
WTRc_limit_alone = 5897 
RTWc_limit_alone = 5003 

Commands details: 
total_CMD = 98999 
n_nop = 85098 
Read = 4530 
Write = 0 
L2_Alloc = 0 
L2_WB = 726 
n_act = 4740 
n_pre = 4724 
n_ref = 0 
n_req = 5253 
total_req = 5256 

Dual Bus Interface Util: 
issued_total_row = 9464 
issued_total_col = 5256 
Row_Bus_Util =  0.095597 
CoL_Bus_Util = 0.053091 
Either_Row_CoL_Bus_Util = 0.140416 
Issued_on_Two_Bus_Simul_Util = 0.008273 
issued_two_Eff = 0.058917 
queue_avg = 0.248972 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.248972
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=98999 n_nop=86154 n_act=4344 n_pre=4328 n_ref_event=0 n_req=4849 n_rd=4238 n_rd_L2_A=0 n_write=0 n_wr_bk=611 bw_util=0.04898
n_activity=68299 dram_eff=0.071
bk0: 242a 92062i bk1: 274a 90978i bk2: 276a 90783i bk3: 216a 92892i bk4: 266a 90649i bk5: 226a 92345i bk6: 306a 89929i bk7: 224a 92513i bk8: 234a 92294i bk9: 326a 89522i bk10: 282a 91499i bk11: 320a 89629i bk12: 234a 92116i bk13: 308a 89382i bk14: 238a 91982i bk15: 266a 90973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.104145
Row_Buffer_Locality_read = 0.119160
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.414962
Bank_Level_Parallism_Col = 1.613452
Bank_Level_Parallism_Ready = 1.029903
write_to_read_ratio_blp_rw_average = 0.142529
GrpLevelPara = 1.447579 

BW Util details:
bwutil = 0.048980 
total_CMD = 98999 
util_bw = 4849 
Wasted_Col = 30210 
Wasted_Row = 18476 
Idle = 45464 

BW Util Bottlenecks: 
RCDc_limit = 40185 
RCDWRc_limit = 5263 
WTRc_limit = 5354 
RTWc_limit = 3817 
CCDLc_limit = 1158 
rwq = 0 
CCDLc_limit_alone = 820 
WTRc_limit_alone = 5126 
RTWc_limit_alone = 3707 

Commands details: 
total_CMD = 98999 
n_nop = 86154 
Read = 4238 
Write = 0 
L2_Alloc = 0 
L2_WB = 611 
n_act = 4344 
n_pre = 4328 
n_ref = 0 
n_req = 4849 
total_req = 4849 

Dual Bus Interface Util: 
issued_total_row = 8672 
issued_total_col = 4849 
Row_Bus_Util =  0.087597 
CoL_Bus_Util = 0.048980 
Either_Row_CoL_Bus_Util = 0.129749 
Issued_on_Two_Bus_Simul_Util = 0.006828 
issued_two_Eff = 0.052627 
queue_avg = 0.206871 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.206871
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=98999 n_nop=86441 n_act=4252 n_pre=4236 n_ref_event=0 n_req=4781 n_rd=4192 n_rd_L2_A=0 n_write=0 n_wr_bk=590 bw_util=0.0483
n_activity=67252 dram_eff=0.07111
bk0: 238a 92362i bk1: 236a 92014i bk2: 266a 91166i bk3: 274a 90869i bk4: 272a 90607i bk5: 238a 91769i bk6: 274a 90979i bk7: 256a 91249i bk8: 266a 91690i bk9: 308a 89995i bk10: 294a 91360i bk11: 286a 91929i bk12: 228a 91951i bk13: 266a 91086i bk14: 270a 90828i bk15: 220a 92337i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.110646
Row_Buffer_Locality_read = 0.125477
Row_Buffer_Locality_write = 0.005093
Bank_Level_Parallism = 2.410750
Bank_Level_Parallism_Col = 1.611933
Bank_Level_Parallism_Ready = 1.033668
write_to_read_ratio_blp_rw_average = 0.139510
GrpLevelPara = 1.445327 

BW Util details:
bwutil = 0.048304 
total_CMD = 98999 
util_bw = 4782 
Wasted_Col = 29703 
Wasted_Row = 18019 
Idle = 46495 

BW Util Bottlenecks: 
RCDc_limit = 39425 
RCDWRc_limit = 5026 
WTRc_limit = 5204 
RTWc_limit = 4000 
CCDLc_limit = 1150 
rwq = 0 
CCDLc_limit_alone = 826 
WTRc_limit_alone = 4989 
RTWc_limit_alone = 3891 

Commands details: 
total_CMD = 98999 
n_nop = 86441 
Read = 4192 
Write = 0 
L2_Alloc = 0 
L2_WB = 590 
n_act = 4252 
n_pre = 4236 
n_ref = 0 
n_req = 4781 
total_req = 4782 

Dual Bus Interface Util: 
issued_total_row = 8488 
issued_total_col = 4782 
Row_Bus_Util =  0.085738 
CoL_Bus_Util = 0.048304 
Either_Row_CoL_Bus_Util = 0.126850 
Issued_on_Two_Bus_Simul_Util = 0.007192 
issued_two_Eff = 0.056697 
queue_avg = 0.202982 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.202982
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=98999 n_nop=85881 n_act=4447 n_pre=4431 n_ref_event=0 n_req=5006 n_rd=4352 n_rd_L2_A=0 n_write=0 n_wr_bk=655 bw_util=0.05058
n_activity=67233 dram_eff=0.07447
bk0: 252a 91423i bk1: 286a 90007i bk2: 276a 90819i bk3: 246a 91412i bk4: 260a 91195i bk5: 262a 90898i bk6: 284a 90218i bk7: 252a 91714i bk8: 280a 90979i bk9: 296a 91018i bk10: 354a 88964i bk11: 284a 91422i bk12: 284a 90537i bk13: 236a 92086i bk14: 242a 91499i bk15: 258a 91071i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.111666
Row_Buffer_Locality_read = 0.128447
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.523694
Bank_Level_Parallism_Col = 1.650683
Bank_Level_Parallism_Ready = 1.035550
write_to_read_ratio_blp_rw_average = 0.153701
GrpLevelPara = 1.474747 

BW Util details:
bwutil = 0.050576 
total_CMD = 98999 
util_bw = 5007 
Wasted_Col = 30307 
Wasted_Row = 17675 
Idle = 46010 

BW Util Bottlenecks: 
RCDc_limit = 40541 
RCDWRc_limit = 5611 
WTRc_limit = 5681 
RTWc_limit = 4535 
CCDLc_limit = 1241 
rwq = 0 
CCDLc_limit_alone = 871 
WTRc_limit_alone = 5440 
RTWc_limit_alone = 4406 

Commands details: 
total_CMD = 98999 
n_nop = 85881 
Read = 4352 
Write = 0 
L2_Alloc = 0 
L2_WB = 655 
n_act = 4447 
n_pre = 4431 
n_ref = 0 
n_req = 5006 
total_req = 5007 

Dual Bus Interface Util: 
issued_total_row = 8878 
issued_total_col = 5007 
Row_Bus_Util =  0.089678 
CoL_Bus_Util = 0.050576 
Either_Row_CoL_Bus_Util = 0.132506 
Issued_on_Two_Bus_Simul_Util = 0.007748 
issued_two_Eff = 0.058469 
queue_avg = 0.235962 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.235962
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=98999 n_nop=85632 n_act=4529 n_pre=4513 n_ref_event=0 n_req=5039 n_rd=4370 n_rd_L2_A=0 n_write=0 n_wr_bk=670 bw_util=0.05091
n_activity=68508 dram_eff=0.07357
bk0: 256a 91396i bk1: 278a 90400i bk2: 268a 90238i bk3: 262a 91375i bk4: 292a 90091i bk5: 210a 93042i bk6: 278a 90625i bk7: 292a 90338i bk8: 274a 91440i bk9: 318a 89465i bk10: 336a 90031i bk11: 314a 90473i bk12: 268a 90839i bk13: 262a 90822i bk14: 218a 92361i bk15: 244a 91627i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.101211
Row_Buffer_Locality_read = 0.116705
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.476562
Bank_Level_Parallism_Col = 1.647564
Bank_Level_Parallism_Ready = 1.029564
write_to_read_ratio_blp_rw_average = 0.153495
GrpLevelPara = 1.473158 

BW Util details:
bwutil = 0.050910 
total_CMD = 98999 
util_bw = 5040 
Wasted_Col = 30863 
Wasted_Row = 18390 
Idle = 44706 

BW Util Bottlenecks: 
RCDc_limit = 41345 
RCDWRc_limit = 5770 
WTRc_limit = 5883 
RTWc_limit = 4396 
CCDLc_limit = 1209 
rwq = 0 
CCDLc_limit_alone = 888 
WTRc_limit_alone = 5681 
RTWc_limit_alone = 4277 

Commands details: 
total_CMD = 98999 
n_nop = 85632 
Read = 4370 
Write = 0 
L2_Alloc = 0 
L2_WB = 670 
n_act = 4529 
n_pre = 4513 
n_ref = 0 
n_req = 5039 
total_req = 5040 

Dual Bus Interface Util: 
issued_total_row = 9042 
issued_total_col = 5040 
Row_Bus_Util =  0.091334 
CoL_Bus_Util = 0.050910 
Either_Row_CoL_Bus_Util = 0.135022 
Issued_on_Two_Bus_Simul_Util = 0.007222 
issued_two_Eff = 0.053490 
queue_avg = 0.204093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.204093
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=98999 n_nop=86048 n_act=4378 n_pre=4362 n_ref_event=0 n_req=4914 n_rd=4286 n_rd_L2_A=0 n_write=0 n_wr_bk=628 bw_util=0.04964
n_activity=67862 dram_eff=0.07241
bk0: 270a 90560i bk1: 254a 91340i bk2: 262a 91454i bk3: 296a 89726i bk4: 282a 90493i bk5: 272a 90764i bk6: 222a 92794i bk7: 270a 91141i bk8: 292a 91191i bk9: 280a 91083i bk10: 308a 90439i bk11: 302a 90942i bk12: 230a 92010i bk13: 252a 91579i bk14: 244a 91424i bk15: 250a 90920i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.109076
Row_Buffer_Locality_read = 0.124825
Row_Buffer_Locality_write = 0.001592
Bank_Level_Parallism = 2.449080
Bank_Level_Parallism_Col = 1.636189
Bank_Level_Parallism_Ready = 1.030321
write_to_read_ratio_blp_rw_average = 0.148138
GrpLevelPara = 1.463026 

BW Util details:
bwutil = 0.049637 
total_CMD = 98999 
util_bw = 4914 
Wasted_Col = 30168 
Wasted_Row = 18423 
Idle = 45494 

BW Util Bottlenecks: 
RCDc_limit = 40234 
RCDWRc_limit = 5393 
WTRc_limit = 5591 
RTWc_limit = 4303 
CCDLc_limit = 1207 
rwq = 0 
CCDLc_limit_alone = 847 
WTRc_limit_alone = 5352 
RTWc_limit_alone = 4182 

Commands details: 
total_CMD = 98999 
n_nop = 86048 
Read = 4286 
Write = 0 
L2_Alloc = 0 
L2_WB = 628 
n_act = 4378 
n_pre = 4362 
n_ref = 0 
n_req = 4914 
total_req = 4914 

Dual Bus Interface Util: 
issued_total_row = 8740 
issued_total_col = 4914 
Row_Bus_Util =  0.088284 
CoL_Bus_Util = 0.049637 
Either_Row_CoL_Bus_Util = 0.130819 
Issued_on_Two_Bus_Simul_Util = 0.007101 
issued_two_Eff = 0.054282 
queue_avg = 0.227831 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.227831
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=98999 n_nop=86535 n_act=4191 n_pre=4175 n_ref_event=0 n_req=4749 n_rd=4162 n_rd_L2_A=0 n_write=0 n_wr_bk=587 bw_util=0.04797
n_activity=66334 dram_eff=0.07159
bk0: 228a 92729i bk1: 264a 90712i bk2: 228a 92205i bk3: 244a 92011i bk4: 274a 90784i bk5: 278a 90261i bk6: 214a 92689i bk7: 260a 91526i bk8: 304a 90808i bk9: 298a 90633i bk10: 318a 90195i bk11: 258a 92759i bk12: 242a 91528i bk13: 266a 90966i bk14: 250a 91839i bk15: 236a 92082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.117498
Row_Buffer_Locality_read = 0.134070
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.409522
Bank_Level_Parallism_Col = 1.619639
Bank_Level_Parallism_Ready = 1.032428
write_to_read_ratio_blp_rw_average = 0.148642
GrpLevelPara = 1.449429 

BW Util details:
bwutil = 0.047970 
total_CMD = 98999 
util_bw = 4749 
Wasted_Col = 29427 
Wasted_Row = 17704 
Idle = 47119 

BW Util Bottlenecks: 
RCDc_limit = 38856 
RCDWRc_limit = 5022 
WTRc_limit = 4657 
RTWc_limit = 4390 
CCDLc_limit = 1134 
rwq = 0 
CCDLc_limit_alone = 855 
WTRc_limit_alone = 4494 
RTWc_limit_alone = 4274 

Commands details: 
total_CMD = 98999 
n_nop = 86535 
Read = 4162 
Write = 0 
L2_Alloc = 0 
L2_WB = 587 
n_act = 4191 
n_pre = 4175 
n_ref = 0 
n_req = 4749 
total_req = 4749 

Dual Bus Interface Util: 
issued_total_row = 8366 
issued_total_col = 4749 
Row_Bus_Util =  0.084506 
CoL_Bus_Util = 0.047970 
Either_Row_CoL_Bus_Util = 0.125900 
Issued_on_Two_Bus_Simul_Util = 0.006576 
issued_two_Eff = 0.052230 
queue_avg = 0.198416 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.198416
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=98999 n_nop=85829 n_act=4469 n_pre=4453 n_ref_event=0 n_req=4992 n_rd=4340 n_rd_L2_A=0 n_write=0 n_wr_bk=652 bw_util=0.05042
n_activity=66950 dram_eff=0.07456
bk0: 264a 90982i bk1: 276a 90501i bk2: 260a 90904i bk3: 222a 92670i bk4: 268a 90620i bk5: 262a 90824i bk6: 254a 91427i bk7: 276a 90845i bk8: 332a 89460i bk9: 312a 90237i bk10: 306a 90752i bk11: 282a 91922i bk12: 294a 89436i bk13: 260a 91183i bk14: 260a 90463i bk15: 212a 92210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.104768
Row_Buffer_Locality_read = 0.120276
Row_Buffer_Locality_write = 0.001534
Bank_Level_Parallism = 2.554929
Bank_Level_Parallism_Col = 1.662765
Bank_Level_Parallism_Ready = 1.026843
write_to_read_ratio_blp_rw_average = 0.153105
GrpLevelPara = 1.483887 

BW Util details:
bwutil = 0.050425 
total_CMD = 98999 
util_bw = 4992 
Wasted_Col = 30222 
Wasted_Row = 17445 
Idle = 46340 

BW Util Bottlenecks: 
RCDc_limit = 40841 
RCDWRc_limit = 5613 
WTRc_limit = 5638 
RTWc_limit = 4571 
CCDLc_limit = 1286 
rwq = 0 
CCDLc_limit_alone = 897 
WTRc_limit_alone = 5380 
RTWc_limit_alone = 4440 

Commands details: 
total_CMD = 98999 
n_nop = 85829 
Read = 4340 
Write = 0 
L2_Alloc = 0 
L2_WB = 652 
n_act = 4469 
n_pre = 4453 
n_ref = 0 
n_req = 4992 
total_req = 4992 

Dual Bus Interface Util: 
issued_total_row = 8922 
issued_total_col = 4992 
Row_Bus_Util =  0.090122 
CoL_Bus_Util = 0.050425 
Either_Row_CoL_Bus_Util = 0.133032 
Issued_on_Two_Bus_Simul_Util = 0.007515 
issued_two_Eff = 0.056492 
queue_avg = 0.247306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.247306
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=98999 n_nop=86358 n_act=4237 n_pre=4221 n_ref_event=0 n_req=4834 n_rd=4240 n_rd_L2_A=0 n_write=0 n_wr_bk=597 bw_util=0.04886
n_activity=67787 dram_eff=0.07136
bk0: 260a 91289i bk1: 222a 92588i bk2: 246a 92085i bk3: 242a 92002i bk4: 250a 91641i bk5: 234a 92751i bk6: 248a 92001i bk7: 236a 92329i bk8: 328a 89721i bk9: 262a 91706i bk10: 342a 89503i bk11: 326a 90467i bk12: 270a 90807i bk13: 252a 91402i bk14: 274a 90557i bk15: 248a 91471i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.123500
Row_Buffer_Locality_read = 0.140330
Row_Buffer_Locality_write = 0.003367
Bank_Level_Parallism = 2.390137
Bank_Level_Parallism_Col = 1.608505
Bank_Level_Parallism_Ready = 1.026463
write_to_read_ratio_blp_rw_average = 0.143927
GrpLevelPara = 1.438924 

BW Util details:
bwutil = 0.048859 
total_CMD = 98999 
util_bw = 4837 
Wasted_Col = 29667 
Wasted_Row = 18421 
Idle = 46074 

BW Util Bottlenecks: 
RCDc_limit = 39185 
RCDWRc_limit = 5085 
WTRc_limit = 5126 
RTWc_limit = 3953 
CCDLc_limit = 1160 
rwq = 0 
CCDLc_limit_alone = 848 
WTRc_limit_alone = 4909 
RTWc_limit_alone = 3858 

Commands details: 
total_CMD = 98999 
n_nop = 86358 
Read = 4240 
Write = 0 
L2_Alloc = 0 
L2_WB = 597 
n_act = 4237 
n_pre = 4221 
n_ref = 0 
n_req = 4834 
total_req = 4837 

Dual Bus Interface Util: 
issued_total_row = 8458 
issued_total_col = 4837 
Row_Bus_Util =  0.085435 
CoL_Bus_Util = 0.048859 
Either_Row_CoL_Bus_Util = 0.127688 
Issued_on_Two_Bus_Simul_Util = 0.006606 
issued_two_Eff = 0.051736 
queue_avg = 0.233568 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.233568
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=98999 n_nop=86022 n_act=4388 n_pre=4372 n_ref_event=0 n_req=4901 n_rd=4276 n_rd_L2_A=0 n_write=0 n_wr_bk=627 bw_util=0.04953
n_activity=67094 dram_eff=0.07308
bk0: 258a 91154i bk1: 244a 91688i bk2: 278a 90575i bk3: 234a 92160i bk4: 240a 91558i bk5: 250a 91067i bk6: 296a 89753i bk7: 258a 91529i bk8: 276a 91561i bk9: 336a 89072i bk10: 304a 90870i bk11: 326a 90519i bk12: 284a 90238i bk13: 204a 93005i bk14: 242a 91309i bk15: 246a 91369i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.104673
Row_Buffer_Locality_read = 0.119972
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.493040
Bank_Level_Parallism_Col = 1.644866
Bank_Level_Parallism_Ready = 1.031409
write_to_read_ratio_blp_rw_average = 0.145743
GrpLevelPara = 1.460395 

BW Util details:
bwutil = 0.049526 
total_CMD = 98999 
util_bw = 4903 
Wasted_Col = 29981 
Wasted_Row = 17846 
Idle = 46269 

BW Util Bottlenecks: 
RCDc_limit = 40285 
RCDWRc_limit = 5384 
WTRc_limit = 5626 
RTWc_limit = 4072 
CCDLc_limit = 1260 
rwq = 0 
CCDLc_limit_alone = 925 
WTRc_limit_alone = 5404 
RTWc_limit_alone = 3959 

Commands details: 
total_CMD = 98999 
n_nop = 86022 
Read = 4276 
Write = 0 
L2_Alloc = 0 
L2_WB = 627 
n_act = 4388 
n_pre = 4372 
n_ref = 0 
n_req = 4901 
total_req = 4903 

Dual Bus Interface Util: 
issued_total_row = 8760 
issued_total_col = 4903 
Row_Bus_Util =  0.088486 
CoL_Bus_Util = 0.049526 
Either_Row_CoL_Bus_Util = 0.131082 
Issued_on_Two_Bus_Simul_Util = 0.006929 
issued_two_Eff = 0.052863 
queue_avg = 0.237598 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.237598
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=98999 n_nop=86088 n_act=4323 n_pre=4307 n_ref_event=0 n_req=4916 n_rd=4288 n_rd_L2_A=0 n_write=0 n_wr_bk=628 bw_util=0.04966
n_activity=67668 dram_eff=0.07265
bk0: 282a 90594i bk1: 234a 92422i bk2: 250a 91211i bk3: 226a 92915i bk4: 294a 90245i bk5: 250a 91695i bk6: 268a 90486i bk7: 252a 91874i bk8: 306a 90889i bk9: 312a 90662i bk10: 292a 91639i bk11: 342a 89792i bk12: 258a 91474i bk13: 240a 91368i bk14: 240a 92105i bk15: 242a 91581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.120627
Row_Buffer_Locality_read = 0.138060
Row_Buffer_Locality_write = 0.001592
Bank_Level_Parallism = 2.396658
Bank_Level_Parallism_Col = 1.609264
Bank_Level_Parallism_Ready = 1.032140
write_to_read_ratio_blp_rw_average = 0.152350
GrpLevelPara = 1.447991 

BW Util details:
bwutil = 0.049657 
total_CMD = 98999 
util_bw = 4916 
Wasted_Col = 30498 
Wasted_Row = 17972 
Idle = 45613 

BW Util Bottlenecks: 
RCDc_limit = 39957 
RCDWRc_limit = 5340 
WTRc_limit = 5177 
RTWc_limit = 4654 
CCDLc_limit = 1167 
rwq = 0 
CCDLc_limit_alone = 839 
WTRc_limit_alone = 4979 
RTWc_limit_alone = 4524 

Commands details: 
total_CMD = 98999 
n_nop = 86088 
Read = 4288 
Write = 0 
L2_Alloc = 0 
L2_WB = 628 
n_act = 4323 
n_pre = 4307 
n_ref = 0 
n_req = 4916 
total_req = 4916 

Dual Bus Interface Util: 
issued_total_row = 8630 
issued_total_col = 4916 
Row_Bus_Util =  0.087173 
CoL_Bus_Util = 0.049657 
Either_Row_CoL_Bus_Util = 0.130415 
Issued_on_Two_Bus_Simul_Util = 0.006414 
issued_two_Eff = 0.049183 
queue_avg = 0.190386 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.190386
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=98999 n_nop=85570 n_act=4521 n_pre=4505 n_ref_event=0 n_req=5078 n_rd=4407 n_rd_L2_A=0 n_write=0 n_wr_bk=671 bw_util=0.05129
n_activity=69790 dram_eff=0.07276
bk0: 252a 91389i bk1: 276a 90705i bk2: 270a 90545i bk3: 220a 92748i bk4: 240a 91636i bk5: 258a 91359i bk6: 328a 89349i bk7: 266a 91429i bk8: 308a 90593i bk9: 342a 89830i bk10: 300a 90567i bk11: 329a 89684i bk12: 270a 90768i bk13: 262a 91030i bk14: 256a 91132i bk15: 230a 92388i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.109689
Row_Buffer_Locality_read = 0.126163
Row_Buffer_Locality_write = 0.001490
Bank_Level_Parallism = 2.417454
Bank_Level_Parallism_Col = 1.599710
Bank_Level_Parallism_Ready = 1.027570
write_to_read_ratio_blp_rw_average = 0.151067
GrpLevelPara = 1.438638 

BW Util details:
bwutil = 0.051293 
total_CMD = 98999 
util_bw = 5078 
Wasted_Col = 31825 
Wasted_Row = 18490 
Idle = 43606 

BW Util Bottlenecks: 
RCDc_limit = 41593 
RCDWRc_limit = 5727 
WTRc_limit = 5331 
RTWc_limit = 4442 
CCDLc_limit = 1242 
rwq = 0 
CCDLc_limit_alone = 912 
WTRc_limit_alone = 5119 
RTWc_limit_alone = 4324 

Commands details: 
total_CMD = 98999 
n_nop = 85570 
Read = 4407 
Write = 0 
L2_Alloc = 0 
L2_WB = 671 
n_act = 4521 
n_pre = 4505 
n_ref = 0 
n_req = 5078 
total_req = 5078 

Dual Bus Interface Util: 
issued_total_row = 9026 
issued_total_col = 5078 
Row_Bus_Util =  0.091173 
CoL_Bus_Util = 0.051293 
Either_Row_CoL_Bus_Util = 0.135648 
Issued_on_Two_Bus_Simul_Util = 0.006818 
issued_two_Eff = 0.050264 
queue_avg = 0.231043 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.231043
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=98999 n_nop=85622 n_act=4556 n_pre=4540 n_ref_event=0 n_req=5060 n_rd=4386 n_rd_L2_A=0 n_write=0 n_wr_bk=676 bw_util=0.05113
n_activity=66828 dram_eff=0.07575
bk0: 226a 92275i bk1: 284a 89731i bk2: 232a 92212i bk3: 222a 91909i bk4: 276a 90388i bk5: 258a 91351i bk6: 242a 91455i bk7: 286a 89837i bk8: 294a 90585i bk9: 310a 90510i bk10: 314a 90296i bk11: 360a 88551i bk12: 258a 90497i bk13: 286a 90137i bk14: 238a 91734i bk15: 300a 89277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.099605
Row_Buffer_Locality_read = 0.114683
Row_Buffer_Locality_write = 0.001484
Bank_Level_Parallism = 2.598921
Bank_Level_Parallism_Col = 1.695937
Bank_Level_Parallism_Ready = 1.041288
write_to_read_ratio_blp_rw_average = 0.158247
GrpLevelPara = 1.500783 

BW Util details:
bwutil = 0.051132 
total_CMD = 98999 
util_bw = 5062 
Wasted_Col = 30418 
Wasted_Row = 17734 
Idle = 45785 

BW Util Bottlenecks: 
RCDc_limit = 41337 
RCDWRc_limit = 5781 
WTRc_limit = 5907 
RTWc_limit = 5006 
CCDLc_limit = 1346 
rwq = 0 
CCDLc_limit_alone = 975 
WTRc_limit_alone = 5669 
RTWc_limit_alone = 4873 

Commands details: 
total_CMD = 98999 
n_nop = 85622 
Read = 4386 
Write = 0 
L2_Alloc = 0 
L2_WB = 676 
n_act = 4556 
n_pre = 4540 
n_ref = 0 
n_req = 5060 
total_req = 5062 

Dual Bus Interface Util: 
issued_total_row = 9096 
issued_total_col = 5062 
Row_Bus_Util =  0.091880 
CoL_Bus_Util = 0.051132 
Either_Row_CoL_Bus_Util = 0.135123 
Issued_on_Two_Bus_Simul_Util = 0.007889 
issued_two_Eff = 0.058384 
queue_avg = 0.254740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.25474
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=98999 n_nop=86657 n_act=4161 n_pre=4145 n_ref_event=0 n_req=4725 n_rd=4154 n_rd_L2_A=0 n_write=0 n_wr_bk=571 bw_util=0.04773
n_activity=64951 dram_eff=0.07275
bk0: 204a 93072i bk1: 268a 90766i bk2: 248a 91890i bk3: 228a 92374i bk4: 252a 91360i bk5: 248a 91520i bk6: 242a 92125i bk7: 240a 92305i bk8: 276a 91907i bk9: 298a 90305i bk10: 316a 90654i bk11: 336a 90132i bk12: 236a 92433i bk13: 244a 91557i bk14: 256a 91549i bk15: 262a 91441i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.119365
Row_Buffer_Locality_read = 0.135532
Row_Buffer_Locality_write = 0.001751
Bank_Level_Parallism = 2.446708
Bank_Level_Parallism_Col = 1.613547
Bank_Level_Parallism_Ready = 1.029206
write_to_read_ratio_blp_rw_average = 0.134271
GrpLevelPara = 1.449951 

BW Util details:
bwutil = 0.047728 
total_CMD = 98999 
util_bw = 4725 
Wasted_Col = 28728 
Wasted_Row = 16949 
Idle = 48597 

BW Util Bottlenecks: 
RCDc_limit = 38528 
RCDWRc_limit = 4929 
WTRc_limit = 5168 
RTWc_limit = 3368 
CCDLc_limit = 1151 
rwq = 0 
CCDLc_limit_alone = 860 
WTRc_limit_alone = 4967 
RTWc_limit_alone = 3278 

Commands details: 
total_CMD = 98999 
n_nop = 86657 
Read = 4154 
Write = 0 
L2_Alloc = 0 
L2_WB = 571 
n_act = 4161 
n_pre = 4145 
n_ref = 0 
n_req = 4725 
total_req = 4725 

Dual Bus Interface Util: 
issued_total_row = 8306 
issued_total_col = 4725 
Row_Bus_Util =  0.083900 
CoL_Bus_Util = 0.047728 
Either_Row_CoL_Bus_Util = 0.124668 
Issued_on_Two_Bus_Simul_Util = 0.006960 
issued_two_Eff = 0.055826 
queue_avg = 0.215002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.215002
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=98999 n_nop=86134 n_act=4348 n_pre=4332 n_ref_event=0 n_req=4862 n_rd=4260 n_rd_L2_A=0 n_write=0 n_wr_bk=603 bw_util=0.04912
n_activity=66057 dram_eff=0.07362
bk0: 248a 91331i bk1: 228a 92769i bk2: 232a 91964i bk3: 214a 92698i bk4: 278a 90520i bk5: 232a 92436i bk6: 272a 90809i bk7: 274a 91009i bk8: 296a 90303i bk9: 330a 89580i bk10: 328a 89440i bk11: 304a 90728i bk12: 262a 90237i bk13: 284a 90233i bk14: 276a 90749i bk15: 202a 93175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.105718
Row_Buffer_Locality_read = 0.120657
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.497042
Bank_Level_Parallism_Col = 1.646663
Bank_Level_Parallism_Ready = 1.032079
write_to_read_ratio_blp_rw_average = 0.148693
GrpLevelPara = 1.471721 

BW Util details:
bwutil = 0.049122 
total_CMD = 98999 
util_bw = 4863 
Wasted_Col = 29789 
Wasted_Row = 17756 
Idle = 46591 

BW Util Bottlenecks: 
RCDc_limit = 40134 
RCDWRc_limit = 5195 
WTRc_limit = 5076 
RTWc_limit = 4360 
CCDLc_limit = 1200 
rwq = 0 
CCDLc_limit_alone = 895 
WTRc_limit_alone = 4878 
RTWc_limit_alone = 4253 

Commands details: 
total_CMD = 98999 
n_nop = 86134 
Read = 4260 
Write = 0 
L2_Alloc = 0 
L2_WB = 603 
n_act = 4348 
n_pre = 4332 
n_ref = 0 
n_req = 4862 
total_req = 4863 

Dual Bus Interface Util: 
issued_total_row = 8680 
issued_total_col = 4863 
Row_Bus_Util =  0.087678 
CoL_Bus_Util = 0.049122 
Either_Row_CoL_Bus_Util = 0.129951 
Issued_on_Two_Bus_Simul_Util = 0.006849 
issued_two_Eff = 0.052701 
queue_avg = 0.244689 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.244689
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=98999 n_nop=86310 n_act=4261 n_pre=4245 n_ref_event=0 n_req=4834 n_rd=4232 n_rd_L2_A=0 n_write=0 n_wr_bk=602 bw_util=0.04883
n_activity=68158 dram_eff=0.07092
bk0: 254a 91427i bk1: 272a 90890i bk2: 208a 93377i bk3: 246a 91371i bk4: 258a 91415i bk5: 274a 90799i bk6: 266a 91189i bk7: 258a 91860i bk8: 292a 90830i bk9: 260a 92417i bk10: 310a 90985i bk11: 302a 90526i bk12: 228a 91946i bk13: 252a 91531i bk14: 282a 90615i bk15: 270a 91339i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.118535
Row_Buffer_Locality_read = 0.135397
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.385784
Bank_Level_Parallism_Col = 1.603606
Bank_Level_Parallism_Ready = 1.035788
write_to_read_ratio_blp_rw_average = 0.141375
GrpLevelPara = 1.443502 

BW Util details:
bwutil = 0.048829 
total_CMD = 98999 
util_bw = 4834 
Wasted_Col = 29959 
Wasted_Row = 18146 
Idle = 46060 

BW Util Bottlenecks: 
RCDc_limit = 39428 
RCDWRc_limit = 5195 
WTRc_limit = 5187 
RTWc_limit = 4063 
CCDLc_limit = 1122 
rwq = 0 
CCDLc_limit_alone = 842 
WTRc_limit_alone = 5002 
RTWc_limit_alone = 3968 

Commands details: 
total_CMD = 98999 
n_nop = 86310 
Read = 4232 
Write = 0 
L2_Alloc = 0 
L2_WB = 602 
n_act = 4261 
n_pre = 4245 
n_ref = 0 
n_req = 4834 
total_req = 4834 

Dual Bus Interface Util: 
issued_total_row = 8506 
issued_total_col = 4834 
Row_Bus_Util =  0.085920 
CoL_Bus_Util = 0.048829 
Either_Row_CoL_Bus_Util = 0.128173 
Issued_on_Two_Bus_Simul_Util = 0.006576 
issued_two_Eff = 0.051304 
queue_avg = 0.188164 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.188164
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=98999 n_nop=85761 n_act=4441 n_pre=4425 n_ref_event=0 n_req=5024 n_rd=4364 n_rd_L2_A=0 n_write=0 n_wr_bk=660 bw_util=0.05075
n_activity=69987 dram_eff=0.07178
bk0: 204a 93361i bk1: 264a 90802i bk2: 270a 91171i bk3: 282a 90318i bk4: 266a 91097i bk5: 244a 91102i bk6: 300a 90146i bk7: 302a 90474i bk8: 298a 91394i bk9: 288a 90888i bk10: 312a 90744i bk11: 320a 90332i bk12: 236a 91764i bk13: 238a 92278i bk14: 260a 91180i bk15: 280a 90579i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.116043
Row_Buffer_Locality_read = 0.133593
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.379993
Bank_Level_Parallism_Col = 1.599648
Bank_Level_Parallism_Ready = 1.031449
write_to_read_ratio_blp_rw_average = 0.152446
GrpLevelPara = 1.433909 

BW Util details:
bwutil = 0.050748 
total_CMD = 98999 
util_bw = 5024 
Wasted_Col = 31398 
Wasted_Row = 18779 
Idle = 43798 

BW Util Bottlenecks: 
RCDc_limit = 40911 
RCDWRc_limit = 5669 
WTRc_limit = 5350 
RTWc_limit = 4504 
CCDLc_limit = 1148 
rwq = 0 
CCDLc_limit_alone = 785 
WTRc_limit_alone = 5117 
RTWc_limit_alone = 4374 

Commands details: 
total_CMD = 98999 
n_nop = 85761 
Read = 4364 
Write = 0 
L2_Alloc = 0 
L2_WB = 660 
n_act = 4441 
n_pre = 4425 
n_ref = 0 
n_req = 5024 
total_req = 5024 

Dual Bus Interface Util: 
issued_total_row = 8866 
issued_total_col = 5024 
Row_Bus_Util =  0.089556 
CoL_Bus_Util = 0.050748 
Either_Row_CoL_Bus_Util = 0.133719 
Issued_on_Two_Bus_Simul_Util = 0.006586 
issued_two_Eff = 0.049252 
queue_avg = 0.200648 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.200648
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=98999 n_nop=85409 n_act=4624 n_pre=4608 n_ref_event=0 n_req=5117 n_rd=4438 n_rd_L2_A=0 n_write=0 n_wr_bk=680 bw_util=0.0517
n_activity=68622 dram_eff=0.07458
bk0: 242a 91421i bk1: 240a 91659i bk2: 248a 91436i bk3: 272a 90963i bk4: 304a 89125i bk5: 294a 89681i bk6: 276a 90832i bk7: 314a 89412i bk8: 336a 89165i bk9: 300a 90389i bk10: 310a 90804i bk11: 296a 91011i bk12: 280a 90267i bk13: 242a 91329i bk14: 238a 91581i bk15: 246a 91634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.096346
Row_Buffer_Locality_read = 0.111086
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.539163
Bank_Level_Parallism_Col = 1.656156
Bank_Level_Parallism_Ready = 1.030676
write_to_read_ratio_blp_rw_average = 0.153107
GrpLevelPara = 1.475929 

BW Util details:
bwutil = 0.051697 
total_CMD = 98999 
util_bw = 5118 
Wasted_Col = 31517 
Wasted_Row = 17868 
Idle = 44496 

BW Util Bottlenecks: 
RCDc_limit = 42282 
RCDWRc_limit = 5846 
WTRc_limit = 5615 
RTWc_limit = 4809 
CCDLc_limit = 1288 
rwq = 0 
CCDLc_limit_alone = 949 
WTRc_limit_alone = 5404 
RTWc_limit_alone = 4681 

Commands details: 
total_CMD = 98999 
n_nop = 85409 
Read = 4438 
Write = 0 
L2_Alloc = 0 
L2_WB = 680 
n_act = 4624 
n_pre = 4608 
n_ref = 0 
n_req = 5117 
total_req = 5118 

Dual Bus Interface Util: 
issued_total_row = 9232 
issued_total_col = 5118 
Row_Bus_Util =  0.093253 
CoL_Bus_Util = 0.051697 
Either_Row_CoL_Bus_Util = 0.137274 
Issued_on_Two_Bus_Simul_Util = 0.007677 
issued_two_Eff = 0.055923 
queue_avg = 0.224649 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.224649
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=98999 n_nop=85897 n_act=4429 n_pre=4413 n_ref_event=0 n_req=4960 n_rd=4317 n_rd_L2_A=0 n_write=0 n_wr_bk=643 bw_util=0.0501
n_activity=66758 dram_eff=0.0743
bk0: 244a 91811i bk1: 274a 90564i bk2: 224a 92334i bk3: 282a 89913i bk4: 260a 91098i bk5: 244a 91907i bk6: 284a 90693i bk7: 266a 91380i bk8: 264a 91198i bk9: 251a 91954i bk10: 336a 90037i bk11: 316a 90762i bk12: 304a 88779i bk13: 248a 91455i bk14: 264a 90641i bk15: 256a 91235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.107056
Row_Buffer_Locality_read = 0.123002
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.523122
Bank_Level_Parallism_Col = 1.669777
Bank_Level_Parallism_Ready = 1.036089
write_to_read_ratio_blp_rw_average = 0.147377
GrpLevelPara = 1.482287 

BW Util details:
bwutil = 0.050102 
total_CMD = 98999 
util_bw = 4960 
Wasted_Col = 29790 
Wasted_Row = 18035 
Idle = 46214 

BW Util Bottlenecks: 
RCDc_limit = 40484 
RCDWRc_limit = 5559 
WTRc_limit = 5663 
RTWc_limit = 4410 
CCDLc_limit = 1258 
rwq = 0 
CCDLc_limit_alone = 920 
WTRc_limit_alone = 5446 
RTWc_limit_alone = 4289 

Commands details: 
total_CMD = 98999 
n_nop = 85897 
Read = 4317 
Write = 0 
L2_Alloc = 0 
L2_WB = 643 
n_act = 4429 
n_pre = 4413 
n_ref = 0 
n_req = 4960 
total_req = 4960 

Dual Bus Interface Util: 
issued_total_row = 8842 
issued_total_col = 4960 
Row_Bus_Util =  0.089314 
CoL_Bus_Util = 0.050102 
Either_Row_CoL_Bus_Util = 0.132345 
Issued_on_Two_Bus_Simul_Util = 0.007071 
issued_two_Eff = 0.053427 
queue_avg = 0.225043 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.225043
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=98999 n_nop=86458 n_act=4222 n_pre=4206 n_ref_event=0 n_req=4791 n_rd=4198 n_rd_L2_A=0 n_write=0 n_wr_bk=593 bw_util=0.04839
n_activity=65394 dram_eff=0.07326
bk0: 266a 90679i bk1: 286a 90227i bk2: 256a 91410i bk3: 246a 91823i bk4: 216a 92910i bk5: 244a 91836i bk6: 236a 92232i bk7: 254a 91798i bk8: 268a 91982i bk9: 288a 90752i bk10: 276a 91915i bk11: 298a 91005i bk12: 236a 92275i bk13: 268a 90674i bk14: 286a 90261i bk15: 274a 90721i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.118764
Row_Buffer_Locality_read = 0.135064
Row_Buffer_Locality_write = 0.003373
Bank_Level_Parallism = 2.465971
Bank_Level_Parallism_Col = 1.645139
Bank_Level_Parallism_Ready = 1.036736
write_to_read_ratio_blp_rw_average = 0.144063
GrpLevelPara = 1.471016 

BW Util details:
bwutil = 0.048394 
total_CMD = 98999 
util_bw = 4791 
Wasted_Col = 29007 
Wasted_Row = 17409 
Idle = 47792 

BW Util Bottlenecks: 
RCDc_limit = 38957 
RCDWRc_limit = 5067 
WTRc_limit = 5100 
RTWc_limit = 4310 
CCDLc_limit = 1151 
rwq = 0 
CCDLc_limit_alone = 847 
WTRc_limit_alone = 4902 
RTWc_limit_alone = 4204 

Commands details: 
total_CMD = 98999 
n_nop = 86458 
Read = 4198 
Write = 0 
L2_Alloc = 0 
L2_WB = 593 
n_act = 4222 
n_pre = 4206 
n_ref = 0 
n_req = 4791 
total_req = 4791 

Dual Bus Interface Util: 
issued_total_row = 8428 
issued_total_col = 4791 
Row_Bus_Util =  0.085132 
CoL_Bus_Util = 0.048394 
Either_Row_CoL_Bus_Util = 0.126678 
Issued_on_Two_Bus_Simul_Util = 0.006849 
issued_two_Eff = 0.054063 
queue_avg = 0.209113 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.209113
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=98999 n_nop=85889 n_act=4418 n_pre=4402 n_ref_event=0 n_req=4962 n_rd=4320 n_rd_L2_A=0 n_write=0 n_wr_bk=642 bw_util=0.05012
n_activity=68540 dram_eff=0.0724
bk0: 238a 91711i bk1: 240a 91902i bk2: 248a 91414i bk3: 272a 91245i bk4: 256a 91540i bk5: 258a 91443i bk6: 296a 90252i bk7: 266a 91507i bk8: 296a 90063i bk9: 246a 92359i bk10: 336a 89386i bk11: 354a 89268i bk12: 292a 89942i bk13: 246a 91377i bk14: 224a 92467i bk15: 252a 91205i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.109633
Row_Buffer_Locality_read = 0.125926
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.437746
Bank_Level_Parallism_Col = 1.620857
Bank_Level_Parallism_Ready = 1.025594
write_to_read_ratio_blp_rw_average = 0.154788
GrpLevelPara = 1.454609 

BW Util details:
bwutil = 0.050122 
total_CMD = 98999 
util_bw = 4962 
Wasted_Col = 30946 
Wasted_Row = 18185 
Idle = 44906 

BW Util Bottlenecks: 
RCDc_limit = 40699 
RCDWRc_limit = 5480 
WTRc_limit = 5205 
RTWc_limit = 4769 
CCDLc_limit = 1203 
rwq = 0 
CCDLc_limit_alone = 875 
WTRc_limit_alone = 5012 
RTWc_limit_alone = 4634 

Commands details: 
total_CMD = 98999 
n_nop = 85889 
Read = 4320 
Write = 0 
L2_Alloc = 0 
L2_WB = 642 
n_act = 4418 
n_pre = 4402 
n_ref = 0 
n_req = 4962 
total_req = 4962 

Dual Bus Interface Util: 
issued_total_row = 8820 
issued_total_col = 4962 
Row_Bus_Util =  0.089092 
CoL_Bus_Util = 0.050122 
Either_Row_CoL_Bus_Util = 0.132426 
Issued_on_Two_Bus_Simul_Util = 0.006788 
issued_two_Eff = 0.051259 
queue_avg = 0.222780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.22278
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=98999 n_nop=85819 n_act=4445 n_pre=4429 n_ref_event=0 n_req=4989 n_rd=4342 n_rd_L2_A=0 n_write=0 n_wr_bk=647 bw_util=0.05039
n_activity=68867 dram_eff=0.07244
bk0: 224a 92081i bk1: 282a 90234i bk2: 258a 91465i bk3: 248a 91690i bk4: 258a 91068i bk5: 236a 91840i bk6: 246a 91797i bk7: 336a 88830i bk8: 278a 91890i bk9: 314a 90023i bk10: 284a 91918i bk11: 318a 90268i bk12: 258a 91466i bk13: 266a 90987i bk14: 254a 91394i bk15: 282a 90465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.109040
Row_Buffer_Locality_read = 0.125288
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.437911
Bank_Level_Parallism_Col = 1.618760
Bank_Level_Parallism_Ready = 1.026659
write_to_read_ratio_blp_rw_average = 0.150106
GrpLevelPara = 1.443254 

BW Util details:
bwutil = 0.050394 
total_CMD = 98999 
util_bw = 4989 
Wasted_Col = 30806 
Wasted_Row = 18168 
Idle = 45036 

BW Util Bottlenecks: 
RCDc_limit = 40795 
RCDWRc_limit = 5589 
WTRc_limit = 5634 
RTWc_limit = 4214 
CCDLc_limit = 1255 
rwq = 0 
CCDLc_limit_alone = 902 
WTRc_limit_alone = 5388 
RTWc_limit_alone = 4107 

Commands details: 
total_CMD = 98999 
n_nop = 85819 
Read = 4342 
Write = 0 
L2_Alloc = 0 
L2_WB = 647 
n_act = 4445 
n_pre = 4429 
n_ref = 0 
n_req = 4989 
total_req = 4989 

Dual Bus Interface Util: 
issued_total_row = 8874 
issued_total_col = 4989 
Row_Bus_Util =  0.089637 
CoL_Bus_Util = 0.050394 
Either_Row_CoL_Bus_Util = 0.133133 
Issued_on_Two_Bus_Simul_Util = 0.006899 
issued_two_Eff = 0.051821 
queue_avg = 0.196083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.196083
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=98999 n_nop=85957 n_act=4402 n_pre=4386 n_ref_event=0 n_req=4936 n_rd=4288 n_rd_L2_A=0 n_write=0 n_wr_bk=649 bw_util=0.04987
n_activity=67946 dram_eff=0.07266
bk0: 284a 89995i bk1: 256a 91170i bk2: 216a 92843i bk3: 288a 90065i bk4: 276a 90429i bk5: 238a 92330i bk6: 290a 90114i bk7: 270a 91074i bk8: 308a 90679i bk9: 278a 90778i bk10: 330a 89395i bk11: 300a 91522i bk12: 204a 93404i bk13: 234a 92210i bk14: 268a 90625i bk15: 248a 91260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.108185
Row_Buffer_Locality_read = 0.124300
Row_Buffer_Locality_write = 0.001543
Bank_Level_Parallism = 2.440163
Bank_Level_Parallism_Col = 1.632766
Bank_Level_Parallism_Ready = 1.025116
write_to_read_ratio_blp_rw_average = 0.152544
GrpLevelPara = 1.466823 

BW Util details:
bwutil = 0.049869 
total_CMD = 98999 
util_bw = 4937 
Wasted_Col = 30314 
Wasted_Row = 18445 
Idle = 45303 

BW Util Bottlenecks: 
RCDc_limit = 40313 
RCDWRc_limit = 5560 
WTRc_limit = 5643 
RTWc_limit = 4312 
CCDLc_limit = 1171 
rwq = 0 
CCDLc_limit_alone = 847 
WTRc_limit_alone = 5433 
RTWc_limit_alone = 4198 

Commands details: 
total_CMD = 98999 
n_nop = 85957 
Read = 4288 
Write = 0 
L2_Alloc = 0 
L2_WB = 649 
n_act = 4402 
n_pre = 4386 
n_ref = 0 
n_req = 4936 
total_req = 4937 

Dual Bus Interface Util: 
issued_total_row = 8788 
issued_total_col = 4937 
Row_Bus_Util =  0.088769 
CoL_Bus_Util = 0.049869 
Either_Row_CoL_Bus_Util = 0.131739 
Issued_on_Two_Bus_Simul_Util = 0.006899 
issued_two_Eff = 0.052369 
queue_avg = 0.220810 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.22081
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=98999 n_nop=85496 n_act=4584 n_pre=4568 n_ref_event=0 n_req=5142 n_rd=4456 n_rd_L2_A=0 n_write=0 n_wr_bk=686 bw_util=0.05194
n_activity=68088 dram_eff=0.07552
bk0: 244a 91931i bk1: 240a 92060i bk2: 238a 92027i bk3: 250a 91079i bk4: 292a 89867i bk5: 232a 92109i bk6: 266a 90961i bk7: 254a 91351i bk8: 286a 91190i bk9: 296a 90647i bk10: 348a 88941i bk11: 326a 90210i bk12: 302a 89712i bk13: 280a 90673i bk14: 278a 90435i bk15: 324a 88582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.108518
Row_Buffer_Locality_read = 0.125224
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.559749
Bank_Level_Parallism_Col = 1.667987
Bank_Level_Parallism_Ready = 1.028588
write_to_read_ratio_blp_rw_average = 0.159702
GrpLevelPara = 1.489614 

BW Util details:
bwutil = 0.051940 
total_CMD = 98999 
util_bw = 5142 
Wasted_Col = 30627 
Wasted_Row = 17889 
Idle = 45341 

BW Util Bottlenecks: 
RCDc_limit = 41500 
RCDWRc_limit = 5895 
WTRc_limit = 5914 
RTWc_limit = 4304 
CCDLc_limit = 1285 
rwq = 0 
CCDLc_limit_alone = 948 
WTRc_limit_alone = 5688 
RTWc_limit_alone = 4193 

Commands details: 
total_CMD = 98999 
n_nop = 85496 
Read = 4456 
Write = 0 
L2_Alloc = 0 
L2_WB = 686 
n_act = 4584 
n_pre = 4568 
n_ref = 0 
n_req = 5142 
total_req = 5142 

Dual Bus Interface Util: 
issued_total_row = 9152 
issued_total_col = 5142 
Row_Bus_Util =  0.092445 
CoL_Bus_Util = 0.051940 
Either_Row_CoL_Bus_Util = 0.136395 
Issued_on_Two_Bus_Simul_Util = 0.007990 
issued_two_Eff = 0.058580 
queue_avg = 0.229659 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.229659
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=98999 n_nop=85811 n_act=4451 n_pre=4435 n_ref_event=0 n_req=4997 n_rd=4346 n_rd_L2_A=0 n_write=0 n_wr_bk=651 bw_util=0.05048
n_activity=66701 dram_eff=0.07492
bk0: 304a 89194i bk1: 248a 90997i bk2: 274a 90521i bk3: 222a 92721i bk4: 240a 91718i bk5: 280a 90525i bk6: 278a 91318i bk7: 264a 91449i bk8: 294a 90547i bk9: 290a 90684i bk10: 314a 90357i bk11: 306a 90956i bk12: 248a 91401i bk13: 276a 90311i bk14: 250a 91714i bk15: 258a 90831i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.109266
Row_Buffer_Locality_read = 0.125633
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.533809
Bank_Level_Parallism_Col = 1.665095
Bank_Level_Parallism_Ready = 1.031619
write_to_read_ratio_blp_rw_average = 0.155332
GrpLevelPara = 1.473026 

BW Util details:
bwutil = 0.050475 
total_CMD = 98999 
util_bw = 4997 
Wasted_Col = 30147 
Wasted_Row = 17637 
Idle = 46218 

BW Util Bottlenecks: 
RCDc_limit = 40623 
RCDWRc_limit = 5575 
WTRc_limit = 5623 
RTWc_limit = 4704 
CCDLc_limit = 1346 
rwq = 0 
CCDLc_limit_alone = 955 
WTRc_limit_alone = 5368 
RTWc_limit_alone = 4568 

Commands details: 
total_CMD = 98999 
n_nop = 85811 
Read = 4346 
Write = 0 
L2_Alloc = 0 
L2_WB = 651 
n_act = 4451 
n_pre = 4435 
n_ref = 0 
n_req = 4997 
total_req = 4997 

Dual Bus Interface Util: 
issued_total_row = 8886 
issued_total_col = 4997 
Row_Bus_Util =  0.089758 
CoL_Bus_Util = 0.050475 
Either_Row_CoL_Bus_Util = 0.133213 
Issued_on_Two_Bus_Simul_Util = 0.007020 
issued_two_Eff = 0.052699 
queue_avg = 0.246356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.246356
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=98999 n_nop=85149 n_act=4698 n_pre=4682 n_ref_event=0 n_req=5255 n_rd=4521 n_rd_L2_A=0 n_write=0 n_wr_bk=734 bw_util=0.05308
n_activity=70103 dram_eff=0.07496
bk0: 252a 91556i bk1: 257a 90863i bk2: 312a 88682i bk3: 262a 90722i bk4: 250a 91258i bk5: 282a 90702i bk6: 262a 90980i bk7: 308a 89352i bk8: 300a 90544i bk9: 274a 91359i bk10: 340a 89477i bk11: 332a 90216i bk12: 282a 90298i bk13: 304a 89280i bk14: 260a 91122i bk15: 244a 91508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.105994
Row_Buffer_Locality_read = 0.122982
Row_Buffer_Locality_write = 0.001362
Bank_Level_Parallism = 2.535297
Bank_Level_Parallism_Col = 1.660442
Bank_Level_Parallism_Ready = 1.037107
write_to_read_ratio_blp_rw_average = 0.162985
GrpLevelPara = 1.479328 

BW Util details:
bwutil = 0.053081 
total_CMD = 98999 
util_bw = 5255 
Wasted_Col = 32236 
Wasted_Row = 18250 
Idle = 43258 

BW Util Bottlenecks: 
RCDc_limit = 42559 
RCDWRc_limit = 6233 
WTRc_limit = 5935 
RTWc_limit = 5766 
CCDLc_limit = 1302 
rwq = 0 
CCDLc_limit_alone = 908 
WTRc_limit_alone = 5689 
RTWc_limit_alone = 5618 

Commands details: 
total_CMD = 98999 
n_nop = 85149 
Read = 4521 
Write = 0 
L2_Alloc = 0 
L2_WB = 734 
n_act = 4698 
n_pre = 4682 
n_ref = 0 
n_req = 5255 
total_req = 5255 

Dual Bus Interface Util: 
issued_total_row = 9380 
issued_total_col = 5255 
Row_Bus_Util =  0.094748 
CoL_Bus_Util = 0.053081 
Either_Row_CoL_Bus_Util = 0.139900 
Issued_on_Two_Bus_Simul_Util = 0.007929 
issued_two_Eff = 0.056679 
queue_avg = 0.236578 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.236578
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=98999 n_nop=85833 n_act=4426 n_pre=4410 n_ref_event=0 n_req=5005 n_rd=4348 n_rd_L2_A=0 n_write=0 n_wr_bk=657 bw_util=0.05056
n_activity=68741 dram_eff=0.07281
bk0: 256a 91006i bk1: 262a 90885i bk2: 272a 90730i bk3: 262a 91302i bk4: 262a 91451i bk5: 242a 91486i bk6: 270a 91194i bk7: 272a 90646i bk8: 330a 89865i bk9: 290a 91100i bk10: 326a 90056i bk11: 312a 91011i bk12: 272a 90799i bk13: 260a 91288i bk14: 230a 91630i bk15: 230a 92360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.115684
Row_Buffer_Locality_read = 0.132935
Row_Buffer_Locality_write = 0.001522
Bank_Level_Parallism = 2.434299
Bank_Level_Parallism_Col = 1.630073
Bank_Level_Parallism_Ready = 1.032567
write_to_read_ratio_blp_rw_average = 0.156121
GrpLevelPara = 1.460587 

BW Util details:
bwutil = 0.050556 
total_CMD = 98999 
util_bw = 5005 
Wasted_Col = 30726 
Wasted_Row = 18568 
Idle = 44700 

BW Util Bottlenecks: 
RCDc_limit = 40507 
RCDWRc_limit = 5605 
WTRc_limit = 5377 
RTWc_limit = 4600 
CCDLc_limit = 1217 
rwq = 0 
CCDLc_limit_alone = 852 
WTRc_limit_alone = 5159 
RTWc_limit_alone = 4453 

Commands details: 
total_CMD = 98999 
n_nop = 85833 
Read = 4348 
Write = 0 
L2_Alloc = 0 
L2_WB = 657 
n_act = 4426 
n_pre = 4410 
n_ref = 0 
n_req = 5005 
total_req = 5005 

Dual Bus Interface Util: 
issued_total_row = 8836 
issued_total_col = 5005 
Row_Bus_Util =  0.089253 
CoL_Bus_Util = 0.050556 
Either_Row_CoL_Bus_Util = 0.132991 
Issued_on_Two_Bus_Simul_Util = 0.006818 
issued_two_Eff = 0.051268 
queue_avg = 0.211618 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.211618

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3454, Miss = 2156, Miss_rate = 0.624, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 3477, Miss = 2172, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 3504, Miss = 2200, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 3546, Miss = 2206, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3465, Miss = 2156, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 3474, Miss = 2154, Miss_rate = 0.620, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 3439, Miss = 2166, Miss_rate = 0.630, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 3456, Miss = 2160, Miss_rate = 0.625, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 3381, Miss = 2094, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 3195, Miss = 1948, Miss_rate = 0.610, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 3756, Miss = 2378, Miss_rate = 0.633, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 3444, Miss = 2152, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 3363, Miss = 2078, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 3468, Miss = 2160, Miss_rate = 0.623, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 3411, Miss = 2108, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 3357, Miss = 2084, Miss_rate = 0.621, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 3570, Miss = 2232, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 3390, Miss = 2120, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 3498, Miss = 2190, Miss_rate = 0.626, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 3501, Miss = 2180, Miss_rate = 0.623, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 3409, Miss = 2110, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 3477, Miss = 2176, Miss_rate = 0.626, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 3333, Miss = 2058, Miss_rate = 0.617, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 3393, Miss = 2104, Miss_rate = 0.620, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 3570, Miss = 2238, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 3390, Miss = 2102, Miss_rate = 0.620, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 3522, Miss = 2218, Miss_rate = 0.630, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 3256, Miss = 2022, Miss_rate = 0.621, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 3504, Miss = 2178, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 3375, Miss = 2098, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 3502, Miss = 2190, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 3381, Miss = 2098, Miss_rate = 0.621, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 3534, Miss = 2224, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 3481, Miss = 2183, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 3360, Miss = 2080, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 3664, Miss = 2306, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 3279, Miss = 2030, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 3408, Miss = 2124, Miss_rate = 0.623, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[38]: Access = 3484, Miss = 2192, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 3334, Miss = 2068, Miss_rate = 0.620, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 3384, Miss = 2098, Miss_rate = 0.620, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 3408, Miss = 2134, Miss_rate = 0.626, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 3444, Miss = 2146, Miss_rate = 0.623, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 3525, Miss = 2218, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 3534, Miss = 2234, Miss_rate = 0.632, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 3519, Miss = 2204, Miss_rate = 0.626, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 3514, Miss = 2180, Miss_rate = 0.620, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 3418, Miss = 2137, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 3310, Miss = 2040, Miss_rate = 0.616, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 3453, Miss = 2158, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 3489, Miss = 2186, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 3433, Miss = 2134, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 3318, Miss = 2060, Miss_rate = 0.621, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 3594, Miss = 2282, Miss_rate = 0.635, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 3499, Miss = 2176, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 3405, Miss = 2112, Miss_rate = 0.620, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 3561, Miss = 2254, Miss_rate = 0.633, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 3498, Miss = 2202, Miss_rate = 0.630, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 3502, Miss = 2202, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 3436, Miss = 2144, Miss_rate = 0.624, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[60]: Access = 3603, Miss = 2258, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 3595, Miss = 2263, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 3546, Miss = 2218, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 3409, Miss = 2130, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 221202
L2_total_cache_misses = 138063
L2_total_cache_miss_rate = 0.6241
L2_total_cache_pending_hits = 6
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17597
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67061
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 71002
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 65536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 155666
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 65536
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=221202
icnt_total_pkts_simt_to_mem=221202
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 221202
Req_Network_cycles = 131844
Req_Network_injected_packets_per_cycle =       1.6778 
Req_Network_conflicts_per_cycle =       0.0233
Req_Network_conflicts_per_cycle_util =       0.0298
Req_Bank_Level_Parallism =       2.1462
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0005
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0262

Reply_Network_injected_packets_num = 221202
Reply_Network_cycles = 131844
Reply_Network_injected_packets_per_cycle =        1.6778
Reply_Network_conflicts_per_cycle =        0.5548
Reply_Network_conflicts_per_cycle_util =       0.7321
Reply_Bank_Level_Parallism =       2.2138
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0093
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0210
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 31 sec (331 sec)
gpgpu_simulation_rate = 47523 (inst/sec)
gpgpu_simulation_rate = 398 (cycle/sec)
gpgpu_silicon_slowdown = 2844221x
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x40231f (mode=performance simulation) on stream 1
GPGPU-Sim PTX: finding reconvergence points for '_Z15kernel_l2wb_pctv'...
GPGPU-Sim PTX: Finding dominators for '_Z15kernel_l2wb_pctv'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15kernel_l2wb_pctv'...
GPGPU-Sim PTX: Finding postdominators for '_Z15kernel_l2wb_pctv'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15kernel_l2wb_pctv'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15kernel_l2wb_pctv'...
GPGPU-Sim PTX: reconvergence points for _Z15kernel_l2wb_pctv...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8d8 (run.1.sm_70.ptx:457) @%p1 bra BB4_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f8 (run.1.sm_70.ptx:467) membar.gl;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15kernel_l2wb_pctv
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15kernel_l2wb_pctv'.
GPGPU-Sim PTX: pushing kernel '_Z15kernel_l2wb_pctv' to stream 1, gridDim= (8,1,1) blockDim = (1024,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z15kernel_l2wb_pctv'
Destroy streams for kernel 2: size 0
kernel_name = _Z15kernel_l2wb_pctv 
kernel_launch_uid = 2 
gpu_sim_cycle = 5199
gpu_sim_insn = 147472
gpu_ipc =      28.3655
gpu_tot_sim_cycle = 137043
gpu_tot_sim_insn = 15877660
gpu_tot_ipc =     115.8590
gpu_tot_issued_cta = 16
gpu_occupancy = 36.4689% 
gpu_tot_occupancy = 48.9129% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0000
partiton_level_parallism_total  =       1.6141
partiton_level_parallism_util =         -nan
partiton_level_parallism_util_total  =       2.1462
L2_BW  =       0.0000 GB/Sec
L2_BW_total  =      58.4694 GB/Sec
gpu_total_sim_rate=46975

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 61446, Miss = 19987, Miss_rate = 0.325, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 61447, Miss = 19936, Miss_rate = 0.324, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 61447, Miss = 19854, Miss_rate = 0.323, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 61449, Miss = 19794, Miss_rate = 0.322, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 61444, Miss = 20009, Miss_rate = 0.326, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 61440, Miss = 19985, Miss_rate = 0.325, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 61446, Miss = 19882, Miss_rate = 0.324, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 61449, Miss = 19900, Miss_rate = 0.324, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 491568
	L1D_total_cache_misses = 159347
	L1D_total_cache_miss_rate = 0.3242
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.330
	L1D_cache_fill_port_util = 0.155
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 266685
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 76352
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 82995
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 65536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 426032
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 65536

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2450, 2450, 2450, 2450, 2450, 2450, 2450, 2450, 2450, 2450, 2450, 2450, 2450, 2450, 2450, 2450, 2450, 2450, 2450, 2450, 2450, 2450, 2450, 2450, 2468, 2450, 2450, 2450, 2450, 2468, 2450, 2450, 
gpgpu_n_tot_thrd_icount = 20228992
gpgpu_n_tot_w_icount = 632156
gpgpu_n_stall_shd_mem = 327620
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 155666
gpgpu_n_mem_write_global = 65536
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2883980
gpgpu_n_store_insn = 65536
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 32768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 327620
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:21764	W0_Idle:23073	W0_Scoreboard:3345035	W1:132	W2:0	W3:162	W4:147294	W5:0	W6:0	W7:0	W8:216	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:484352
single_issue_nums: WS0:158048	WS1:158006	WS2:158042	WS3:158060	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1245328 {8:155666,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2621440 {40:65536,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6226640 {40:155666,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 524288 {8:65536,}
maxmflatency = 1037 
max_icnt2mem_latency = 27 
maxmrqlatency = 279 
max_icnt2sh_latency = 25 
averagemflatency = 441 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 2 
mrq_lat_table:107405 	26214 	1458 	2266 	8021 	9383 	3361 	417 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	83133 	70779 	67285 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	221202 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	203810 	16741 	646 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	147 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         2         2         2         2         3         2         5         8         5         8         8        10         2         2         2         2 
dram[1]:         2         2         2         2         2         2         6         4         8         7         5         7         4         2         4         4 
dram[2]:         3         2         2         2         2         4         4         8         7         4         9         5         2         2         2         2 
dram[3]:         2         4         2         2         4         2         4         4         5         6         6         5         2         2         2         4 
dram[4]:         2         2         2         2         2         2         4         4         8         7         7         7         2         2         2         2 
dram[5]:         2         3         2         2         3         3         4         4         7         6         8         9         2         2         2         2 
dram[6]:         2         2         2         2         2         3         5         2         5        13         8         4         2         2         2         2 
dram[7]:         2         3         2         2         2         2         4         3         8         4         4         8         2         2         2         2 
dram[8]:         2         2         2         3         2         2         3         5         5         8        14         7         2         2         4         2 
dram[9]:         2         2         2         2         2         2         6         3         8         4         8         5         2         3         2         2 
dram[10]:         2         2         2         2         2         2         4         8        10         9         5         8         2         2         2         2 
dram[11]:         2         2         2         2         2         4         4         4         8         8        12         9         2         2         2         2 
dram[12]:         2         2         2         2         4         2         4         6         8        10        10         7         2         2         2         2 
dram[13]:         2         2         2         2         2         2         5         4         5         5         7         6         2         2         2         2 
dram[14]:         2         2         4         2         2         2         4         4         6         4         8         6         2         2         2         4 
dram[15]:         2         2         2         2         4         2         3         4         6         7         7        11         2         2         2         2 
dram[16]:         2         2         2         2         2         2         6         4         5         7         8         8         2         3         2         2 
dram[17]:         2         2         4         2         2         3         4         3         7         8         7         5         2         2         2         4 
dram[18]:         2         2         2         2         3         3         2         6        10         8         5         8         2         3         2         2 
dram[19]:         2         3         2         2         2         2         7         6         7         6         9         7         2         2         2         2 
dram[20]:         2         2         2         2         2         2         8         6         6        13         8        11         2         3         2         2 
dram[21]:         2         2         2         2         2         2         4         6        16        11         5         8         2         2         2         2 
dram[22]:         2         2         2         2         3         3         7         3         5         7         5         6         2         2         2         2 
dram[23]:         2         2         2         2         2         4         4         5         7         8         5         6         2         2         2         2 
dram[24]:         2         2         2         2         2         2         2        13         6         6         8         8         2         2         2         2 
dram[25]:         2         2         2         2         3         2         2         4         5         8        10         7         2         2         2         2 
dram[26]:         2         2         2         2         4         2         4         4        11         9        10         7         3         2         2         2 
dram[27]:         2         2         2         2         2         2         4         4        11         5         8         8         2         2         2         4 
dram[28]:         2         2         2         2         2         2         4         3         5         6         8         7         2         2         2         2 
dram[29]:         2         2         2         2         2         2         7         4         7         5        11         7         2         2         2         2 
dram[30]:         2         2         2         2         2         3         5         4         6         7         7         6         2         2         2         3 
dram[31]:         4         2         2         2         2         2         4         3         7         5         8         7         2         2         2         2 
maximum service time to same row:
dram[0]:      5867      5860      5847      5866      5914      5868      6000      5862      5844      5899      5839      5836      7526      5851      5887      5882 
dram[1]:      5976      5875      5828      6403      5880      5872      5908      5882      5859      7601      5919      7382      5840      5883      5887      7550 
dram[2]:      5903      5993      7370      5919      5864      5980      5836      5973      6012      5887      5855      5851      5856      5847      7590      7533 
dram[3]:      5847      7541      7517      5876      5912      5908      7204      5839      7426      5859      5916      7373      5855      5926      5875     10042 
dram[4]:      5875      5860      5924      5864      6391      5884      7276      5910      5839      5930      5980      5995      5871      5882      5855      5918 
dram[5]:      5880      6013      5855      7188      5886      5828      5977      5899      5911      5903      5847      5871      5995      5906      5887      6576 
dram[6]:      5924      5996      6008      7172      5907      7422      5928      5832      6015      5927      6015      5859      5852      6005      5939      5831 
dram[7]:      5915      5977      7260      5981      5983      7490      5903      5910      5831      5945      7304      5839      7256      5911      5832      7580 
dram[8]:      5867      5952      5880      5875      5944      5856      5839      5904      7417      6811      5976      6382      5855      5871      5887      5918 
dram[9]:      5839      5871      5844      7279      7469      6009      5875      5872      7509      5855      7569      5856      5964      5916      5847      5867 
dram[10]:      5859      5844      6008      5851      5949      9018      5883      5948      5906      5831      5864      5926      5956      5923      5993      5878 
dram[11]:      5859      7293      5911      5860      5866      5900      6005      5904      5834      5858      6155      5831      5832      5862      5919      7283 
dram[12]:      5977      5855      5887      6162      6008      7509      5988      5907      5943      5860      5859     11289      5862      5957      5828      7557 
dram[13]:      5847      5914      5866      5855      5900      5981      5856      6013      5851      5859      5868      5883      5911      5848      5852      5919 
dram[14]:      5926      7228      5972      5875      5863      6370      5879      5899      5878      5867      6764      7421      5847      5939      5977      5960 
dram[15]:      5874      5852      5871      5872      5839      5936      7614      5875      5844      5856      5923      5831      5948      5828      5840      5996 
dram[16]:      6005      5856      6323      5868      5858      5923      5839      5927      5855      5859      5840      9060      5872      5883      5922      5847 
dram[17]:      5860      7212      5911      5989      5928      7590      5948      7454      5972      5871      5912      7324      5867      5915      5844      5884 
dram[18]:      5884      5847      5878      5943      5997      7193      5886      5952      5945      5862      5852      5904      6008      7370      5907      7541 
dram[19]:      5988      7670      6004      5927      5943      5961      5910      5831      7201      5851      8769      6012      5871      5840      5855      5939 
dram[20]:      5903      7586      5859      7177      5856      5883      5860      6000      5839      5851      5840      5906      5855      7549      5886      5948 
dram[21]:      5961      5864      5887      5900      5914      6097      5888      5879      5856      5956      7493      5831      5855      7217      7486      5922 
dram[22]:      5888      5859      5839      5834      5860      5882      5899      5924      5961      5972      5916      5831      5887      5880      7349      7410 
dram[23]:      5859      5836      5899      5874      8328      5851      5918      5904      6013      7208      6012      5872      5878      5886      5831      5900 
dram[24]:      5851      5903      5883      5973      7763      5878      7606      5852      5956      5858      5943      5997      5944      5855      5981      5854 
dram[25]:      5862      6298      5980      5867      5911      5876      7289      5855      5988      5828      5938      5831      5859      5903      7442      7295 
dram[26]:      5871      5911      5980      5988      5876      5920      5912      5902      5957      5848      5919      5832      5831      5851      5836      5936 
dram[27]:      5976      5908      5862      5831      5847      5866      5860      5883      5872      5939      5875      8554      7589      5949      5839      5851 
dram[28]:      5839      5844      5907      5908      5984      6000      5864      5924      5847      7574      5926      5943      5919      5867      5991      6005 
dram[29]:      5875      7684      5882      6078      5831      5866      5839      5924      7260      5867      6008      5961      5884      5878      5836      5859 
dram[30]:      5847      5839      5855      5923      5900      5899      7401      6005      5851      7625      5884      5980      5916      5883      5871      5941 
dram[31]:      5831      5907      5860      5904      5851      5922      5847      5928      5856      5862      5912      5839      5834      5832      5919      5836 
average row accesses per activate:
dram[0]:  1.101818  1.085324  1.105727  1.075472  1.083333  1.116981  1.136667  1.128289  1.159259  1.206226  1.233898  1.247148  1.052308  1.089347  1.117647  1.142180 
dram[1]:  1.100629  1.071942  1.088889  1.063758  1.084507  1.098246  1.109312  1.108359  1.170000  1.150000  1.173410  1.202166  1.118518  1.085366  1.117117  1.096220 
dram[2]:  1.105263  1.135135  1.050000  1.091228  1.094650  1.115703  1.168776  1.093939  1.182156  1.154930  1.233716  1.156342  1.054286  1.100418  1.067568  1.061017 
dram[3]:  1.141700  1.105839  1.117871  1.081081  1.092466  1.093633  1.064516  1.109890  1.145390  1.121495  1.205128  1.174455  1.120370  1.163180  1.134387  1.098113 
dram[4]:  1.122137  1.091549  1.097166  1.209424  1.106719  1.139738  1.081851  1.136364  1.126582  1.204918  1.226481  1.221739  1.124481  1.135965  1.097458  1.083942 
dram[5]:  1.072555  1.114391  1.073171  1.083942  1.064327  1.086957  1.105634  1.120567  1.138973  1.180556  1.171920  1.250000  1.069536  1.051988  1.080702  1.083333 
dram[6]:  1.111111  1.094737  1.070946  1.140187  1.072165  1.142241  1.106796  1.110132  1.138075  1.173375  1.217557  1.157233  1.104602  1.069277  1.092742  1.073427 
dram[7]:  1.143443  1.135021  1.082437  1.083916  1.068493  1.099206  1.101083  1.101504  1.173745  1.145215  1.237037  1.262745  1.091286  1.083032  1.091873  1.103896 
dram[8]:  1.138462  1.085809  1.127660  1.079545  1.110701  1.056140  1.107744  1.130435  1.172794  1.185714  1.208211  1.206897  1.113402  1.101626  1.107280  1.067857 
dram[9]:  1.107011  1.072368  1.053512  1.107011  1.083601  1.138095  1.103806  1.112583  1.180451  1.127660  1.203226  1.179054  1.086806  1.068259  1.100437  1.080460 
dram[10]:  1.071186  1.095588  1.121212  1.046729  1.090909  1.092199  1.161290  1.151291  1.214545  1.182156  1.159864  1.236364  1.107884  1.088803  1.071698  1.088968 
dram[11]:  1.132159  1.065744  1.110170  1.134146  1.071918  1.083056  1.134259  1.115830  1.171329  1.192308  1.212121  1.312500  1.096525  1.085409  1.136000  1.103306 
dram[12]:  1.082143  1.084459  1.099644  1.110619  1.082759  1.070175  1.110266  1.117857  1.154799  1.142857  1.250000  1.296296  1.058824  1.121771  1.054983  1.055085 
dram[13]:  1.099265  1.116592  1.149798  1.121457  1.110687  1.167421  1.153226  1.131356  1.173502  1.178571  1.206790  1.227891  1.116197  1.114943  1.079310  1.084942 
dram[14]:  1.079422  1.098039  1.093750  1.111570  1.090196  1.079710  1.065015  1.134387  1.187023  1.118343  1.239286  1.195946  1.086093  1.132701  1.070896  1.095420 
dram[15]:  1.092150  1.153509  1.097473  1.171946  1.106796  1.090566  1.078767  1.142292  1.212544  1.176471  1.253906  1.207668  1.122137  1.086142  1.121457  1.087121 
dram[16]:  1.074349  1.088435  1.056856  1.154545  1.083650  1.088561  1.112760  1.137405  1.189003  1.204969  1.216028  1.177019  1.068493  1.093863  1.068100  1.148305 
dram[17]:  1.126087  1.067524  1.146018  1.082304  1.076923  1.109848  1.094118  1.063492  1.141379  1.172758  1.217241  1.167598  1.067376  1.077170  1.080645  1.078078 
dram[18]:  1.149038  1.089965  1.103175  1.110170  1.087453  1.101124  1.127572  1.148936  1.235060  1.145270  1.220280  1.212418  1.135021  1.083969  1.110687  1.097015 
dram[19]:  1.075472  1.153846  1.089796  1.088889  1.083893  1.146552  1.110714  1.119134  1.132203  1.183544  1.174051  1.202847  1.053512  1.068627  1.094737  1.106280 
dram[20]:  1.071970  1.084211  1.196078  1.085185  1.108209  1.083045  1.110294  1.152610  1.179577  1.246753  1.217857  1.208333  1.090164  1.113208  1.105442  1.124088 
dram[21]:  1.197970  1.089655  1.135531  1.079470  1.089928  1.068841  1.105096  1.154882  1.203636  1.179577  1.211073  1.189369  1.101961  1.140426  1.086022  1.087838 
dram[22]:  1.076628  1.078431  1.102273  1.104895  1.052941  1.075235  1.142349  1.074405  1.146707  1.135762  1.211806  1.183150  1.056478  1.070632  1.090551  1.111111 
dram[23]:  1.122530  1.077703  1.132159  1.068182  1.103321  1.118852  1.107639  1.131086  1.146617  1.177419  1.203226  1.243728  1.048711  1.098485  1.075862  1.089219 
dram[24]:  1.074733  1.069079  1.116981  1.111554  1.145540  1.106299  1.120172  1.169960  1.219917  1.155709  1.273469  1.207885  1.132780  1.072917  1.096990  1.118881 
dram[25]:  1.066148  1.106557  1.124031  1.107914  1.130769  1.102941  1.094156  1.159091  1.151007  1.198276  1.166154  1.159884  1.087379  1.102273  1.125541  1.083942 
dram[26]:  1.083682  1.081699  1.111940  1.111538  1.079422  1.089494  1.125490  1.099715  1.221344  1.179487  1.226190  1.210169  1.098859  1.077739  1.085185  1.085526 
dram[27]:  1.053968  1.119850  1.118182  1.070513  1.081633  1.135021  1.085987  1.121771  1.178694  1.129032  1.163142  1.273077  1.167488  1.117886  1.075342  1.085185 
dram[28]:  1.133603  1.139344  1.100000  1.090580  1.079618  1.131356  1.104317  1.094340  1.198502  1.167832  1.190751  1.215947  1.086154  1.104167  1.073579  1.052486 
dram[29]:  1.069697  1.073529  1.079038  1.142857  1.086275  1.076159  1.203774  1.132841  1.168421  1.144876  1.205298  1.243636  1.112782  1.082759  1.101167  1.055172 
dram[30]:  1.123077  1.081272  1.052023  1.083916  1.073260  1.120690  1.116364  1.099689  1.164983  1.227799  1.173134  1.248344  1.065789  1.078313  1.089286  1.113726 
dram[31]:  1.098901  1.067857  1.079038  1.102941  1.120301  1.091255  1.141304  1.094406  1.185535  1.203704  1.202572  1.261818  1.075085  1.135338  1.078740  1.142241 
average row locality = 158529/141150 = 1.123124
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       262       278       218       298       272       254       300       298       280       270       318       296       292       276       214       202 
dram[1]:       304       256       254       270       266       264       232       310       304       304       356       294       266       228       218       280 
dram[2]:       240       214       286       270       228       238       248       308       284       292       284       342       322       230       264       260 
dram[3]:       236       264       256       236       270       252       324       266       284       314       336       334       208       242       252       252 
dram[4]:       260       280       238       204       244       230       262       228       316       266       312       252       232       228       230       260 
dram[5]:       286       262       298       256       302       264       272       284       330       300       354       282       282       288       254       216 
dram[6]:       242       274       276       216       266       226       306       224       234       326       282       320       234       308       238       266 
dram[7]:       238       236       266       274       272       238       274       256       266       308       294       286       228       266       270       220 
dram[8]:       252       286       276       246       260       262       284       252       280       296       354       284       284       236       242       258 
dram[9]:       256       278       268       262       292       210       278       292       274       318       336       314       268       262       218       244 
dram[10]:       270       254       262       296       282       272       222       270       292       280       308       302       230       252       244       250 
dram[11]:       228       264       228       244       274       278       214       260       304       298       318       258       242       266       250       236 
dram[12]:       264       276       260       222       268       262       254       276       332       312       306       282       294       260       260       212 
dram[13]:       260       222       246       242       250       234       248       236       328       262       342       326       270       252       274       248 
dram[14]:       258       244       278       234       240       250       296       258       276       336       304       326       284       204       242       246 
dram[15]:       282       234       250       226       294       250       268       252       306       312       292       342       258       240       240       242 
dram[16]:       252       276       270       220       240       258       328       266       308       342       300       329       270       262       256       230 
dram[17]:       226       284       232       222       276       258       242       286       294       310       314       360       258       286       238       300 
dram[18]:       204       268       248       228       252       248       242       240       276       298       316       336       236       244       256       262 
dram[19]:       248       228       232       214       278       232       272       274       296       330       328       304       262       284       276       202 
dram[20]:       254       272       208       246       258       274       266       258       292       260       310       302       228       252       282       270 
dram[21]:       204       264       270       282       266       244       300       302       298       288       312       320       236       238       260       280 
dram[22]:       242       240       248       272       304       294       276       314       336       300       310       296       280       242       238       246 
dram[23]:       244       274       224       282       260       244       284       266       264       251       336       316       304       248       264       256 
dram[24]:       266       286       256       246       216       244       236       254       268       288       276       298       236       268       286       274 
dram[25]:       238       240       248       272       256       258       296       266       296       246       336       354       292       246       224       252 
dram[26]:       224       282       258       248       258       236       246       336       278       314       284       318       258       266       254       282 
dram[27]:       284       256       216       288       276       238       290       270       308       278       330       300       204       234       268       248 
dram[28]:       244       240       238       250       292       232       266       254       286       296       348       326       302       280       278       324 
dram[29]:       304       248       274       222       240       280       278       264       294       290       314       306       248       276       250       258 
dram[30]:       252       257       312       262       250       282       262       308       300       274       340       332       282       304       260       244 
dram[31]:       256       262       272       262       262       242       270       272       330       290       326       312       272       260       230       230 
total dram reads = 138063
bank skew: 360/202 = 1.78
chip skew: 4530/4042 = 1.12
number of total write accesses:
dram[0]:        41        40        33        44        40        42        41        45        33        40        46        32        50        41        33        39 
dram[1]:        46        42        40        47        42        49        42        48        47        41        50        39        36        39        30        39 
dram[2]:        33        38        50        41        38        32        29        53        34        36        38        50        48        33        52        53 
dram[3]:        46        39        38        44        49        40        39        37        39        46        40        43        34        36        36        39 
dram[4]:        34        30        33        27        36        31        42        22        41        28        40        29        39        31        29        37 
dram[5]:        54        40        56        41        62        36        42        32        48        40        55        38        41        56        54        31 
dram[6]:        28        38        41        28        46        39        36        28        38        53        37        48        30        47        33        41 
dram[7]:        41        33        36        36        40        39        31        37        39        39        40        36        35        34        39        35 
dram[8]:        44        43        42        39        41        39        45        34        39        36        58        31        40        36        47        41 
dram[9]:        44        48        47        38        45        29        41        44        40        53        38        35        45        51        34        38 
dram[10]:        46        44        34        40        42        36        30        42        42        38        33        38        37        30        40        56 
dram[11]:        29        44        34        35        39        48        31        29        31        43        42        36        42        39        34        31 
dram[12]:        39        45        49        29        46        43        38        37        41        32        44        33        48        44        47        37 
dram[13]:        39        27        39        35        41        24        38        31        45        36        49        35        47        39        39        33 
dram[14]:        41        36        37        35        38        49        48        29        35        42        43        29        44        35        45        41 
dram[15]:        38        29        54        33        48        39        47        37        42        28        29        36        36        50        37        45 
dram[16]:        37        44        46        34        45        37        47        32        38        46        49        50        42        41        42        41 
dram[17]:        33        48        27        41        46        35        37        49        38        43        39        58        43        49        30        60 
dram[18]:        35        47        30        34        34        46        32        30        34        41        33        35        33        40        35        32 
dram[19]:        37        27        35        31        46        34        39        36        38        44        43        34        53        43        36        27 
dram[20]:        29        37        36        47        39        39        36        29        43        28        31        46        38        43        43        38 
dram[21]:        32        52        40        44        37        51        47        41        33        47        38        38        45        30        43        42 
dram[22]:        39        35        43        44        54        49        45        47        47        43        40        27        38        46        39        44 
dram[23]:        40        45        33        47        39        29        35        36        41        41        37        31        62        42        48        37 
dram[24]:        36        39        40        33        28        37        25        42        26        46        36        39        37        41        42        46 
dram[25]:        36        30        42        36        38        42        41        40        47        32        43        45        44        45        36        45 
dram[26]:        35        49        40        41        41        44        41        50        31        54        25        39        31        39        39        48 
dram[27]:        48        43        30        46        42        31        51        34        35        37        55        31        33        41        46        46 
dram[28]:        36        38        37        51        47        35        41        36        34        38        64        40        51        38        43        57 
dram[29]:        49        44        40        26        37        45        41        43        39        34        50        36        48        38        33        48 
dram[30]:        40        49        52        48        43        43        45        45        46        44        53        45        42        54        45        40 
dram[31]:        44        37        42        38        36        45        45        41        47        35        48        35        43        42        44        35 
total dram writes = 20485
bank skew: 64/22 = 2.91
chip skew: 734/529 = 1.39
average mf latency per bank:
dram[0]:        648       633       644       619       636       629       621       622       648       626       615       618       570       597       599       555
dram[1]:        635       613       632       615       623       617       585       635       605       643       618       599       599       593       595       615
dram[2]:        647       624       618       638       626       654       658       608       625       654       619       617       603       604       568       563
dram[3]:        602       634       631       605       585       640       615       646       619       621       624       604       561       581       582       589
dram[4]:        645       648       617       595       611       620       588       644       615       640       605       653       558       548       587       569
dram[5]:        609       648       598       638       593       658       627       650       631       622       629       636       629       571       569       591
dram[6]:        650       639       625       641       618       614       628       645       625       575       608       603       626       587       596       580
dram[7]:        588       641       625       634       631       615       635       650       605       619       619       614       575       589       590       588
dram[8]:        620       640       630       612       631       647       627       646       616       635       604       643       604       597       580       575
dram[9]:        621       625       632       655       625       662       623       622       610       604       623       639       573       565       607       604
dram[10]:        600       601       644       658       634       649       640       610       602       619       650       613       582       604       585       542
dram[11]:        630       606       618       620       617       597       633       632       647       615       607       609       571       598       585       600
dram[12]:        635       607       606       660       608       625       643       629       641       660       616       638       593       583       582       576
dram[13]:        630       651       630       607       611       667       633       628       625       623       600       649       574       586       618       573
dram[14]:        633       627       654       627       627       594       602       653       639       642       616       661       593       559       563       558
dram[15]:        638       649       570       617       619       618       611       602       607       649       640       643       604       539       593       542
dram[16]:        635       613       598       644       607       635       611       635       620       609       597       600       596       602       578       557
dram[17]:        655       648       686       631       621       660       628       633       622       627       628       609       587       588       618       573
dram[18]:        627       604       637       624       625       598       630       625       630       618       645       634       582       589       577       592
dram[19]:        632       645       636       641       611       639       601       634       618       614       616       638       558       585       605       605
dram[20]:        664       627       605       594       624       646       628       648       611       634       623       594       579       561       572       597
dram[21]:        628       597       637       623       629       585       613       636       616       602       604       625       564       609       564       590
dram[22]:        632       651       618       607       590       613       605       614       628       605       610       657       615       563       590       568
dram[23]:        633       632       643       625       649       659       652       630       625       599       642       645       561       570       578       595
dram[24]:        648       629       615       654       631       633       686       588       656       594       616       605       573       578       600       573
dram[25]:        615       666       617       640       646       606       612       596       605       640       623       602       584       570       574       581
dram[26]:        644       615       615       630       614       598       609       608       645       598       640       623       606       600       597       581
dram[27]:        607       626       652       621       641       644       590       647       644       653       610       649       576       563       577       570
dram[28]:        641       646       623       598       620       651       628       649       644       633       575       633       585       629       601       582
dram[29]:        636       630       648       662       635       601       626       611       635       647       590       632       560       627       621       572
dram[30]:        638       610       627       619       636       640       603       652       616       601       600       638       602       570       603       596
dram[31]:        618       624       622       650       635       586       608       621       623       652       604       632       585       579       574       584
maximum mf latency per bank:
dram[0]:        893       931       885       891       874       901       910       912       917       889       921       857       909       903       901       881
dram[1]:        949       892       985       931       895       890       922       911       931       927       963       959       954       928       871       956
dram[2]:        907       958       899       896       917       934       889       940       896       911       946       925       937       899       934       966
dram[3]:        903       890       890       935       895       884       891       889       895       916       909       896      1030       916       955       908
dram[4]:        947       888       889       851       893       890       904       870       895       932       935       961       913       927       889       892
dram[5]:        893       906       890       916       919       896       895       908       912       951       960       950       890       884       935       867
dram[6]:        895       871       937       891       931       910       895       917       886       895       921       914       883       939       936       894
dram[7]:        885       894       973       894       895       879       924       929       908       918       910       894       930       921       971       891
dram[8]:        894       932       877       887       957       858       896       873       890       924      1002       904       934       895       914       902
dram[9]:        892       934       896       894       917       897       890       904       904       943       941       956       900       929       938       884
dram[10]:        865       906       916       907       916       952       895       899       888       889       906       946       893       885       926       921
dram[11]:        891       927       937       943       897       912       940       894       886       895       944       931       917       905       912       949
dram[12]:        894       893       897       863       967       910       895       893       926       988       895      1034       986       903       949       893
dram[13]:        905       891       886       939       890       887       933       938       940       902       943       966       874       926       903       869
dram[14]:        937       910       879       921       925       919       920      1018       924       949       876       938       911       907       896       895
dram[15]:        888       895       914       895       904       958       966       890       917       895       882       947       967       884       882       863
dram[16]:        895       918       896       889       895       902       934       892       922       924       916      1022       916       920       933       929
dram[17]:        880      1032       909       933       877       897       903       941       855       912       921       930       954       936       921       893
dram[18]:        880       922       941       869       913       969       882       901       899       890       936       909       950       917       892       875
dram[19]:        899       885       890       918       883       948       950       926       922       897       895       944       948       956       892       893
dram[20]:        925       912       938       890       903      1004       913       883       925       893       900       905       922       879       911       891
dram[21]:        893       918       962       909       891       896       887       948       891       942       930       896       917      1037       906       913
dram[22]:        892       903       891       940       933       886       920       897      1028       940       915       902       912       924       894       893
dram[23]:        884       900       888       949       896       929       943       985       926       896       922       888       947       863       961       939
dram[24]:        917       887       897       887       917       876       895       877       895       910       971       908       968       893       913       897
dram[25]:        895       887       917       881       933       929       897       943       913       940       960       935      1013       935       878      1013
dram[26]:        883       909       887       884       896       889       889       905       894       922       870       895       906       889       887       894
dram[27]:        894       911       880       885       930       877       894       943       926       920       936       931       883       889       881       898
dram[28]:        900       925       888       886       915       854       872       901       939       933       941       923       904       895       888       897
dram[29]:        974       983       897       904       889       865       898       896       937       941       965       913       894       938       899       889
dram[30]:        897      1000       917       921       884       922       944       896       918       932       947       966       895       923       908       923
dram[31]:        898       891       909       875       912       980       895       945       904       899       911       896       920       891       857       909
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102903 n_nop=89841 n_act=4403 n_pre=4387 n_ref_event=0 n_req=4968 n_rd=4328 n_rd_L2_A=0 n_write=0 n_wr_bk=640 bw_util=0.04828
n_activity=67694 dram_eff=0.07339
bk0: 262a 94978i bk1: 278a 94575i bk2: 218a 96475i bk3: 298a 93845i bk4: 272a 94643i bk5: 254a 95304i bk6: 300a 94205i bk7: 298a 94129i bk8: 280a 94994i bk9: 270a 95430i bk10: 318a 94494i bk11: 296a 95337i bk12: 292a 93608i bk13: 276a 94490i bk14: 214a 96509i bk15: 202a 96872i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.113728
Row_Buffer_Locality_read = 0.130314
Row_Buffer_Locality_write = 0.001563
Bank_Level_Parallism = 2.485271
Bank_Level_Parallism_Col = 1.654495
Bank_Level_Parallism_Ready = 1.029992
write_to_read_ratio_blp_rw_average = 0.150778
GrpLevelPara = 1.473817 

BW Util details:
bwutil = 0.048278 
total_CMD = 102903 
util_bw = 4968 
Wasted_Col = 29905 
Wasted_Row = 18050 
Idle = 49980 

BW Util Bottlenecks: 
RCDc_limit = 40304 
RCDWRc_limit = 5477 
WTRc_limit = 5520 
RTWc_limit = 4314 
CCDLc_limit = 1258 
rwq = 0 
CCDLc_limit_alone = 926 
WTRc_limit_alone = 5310 
RTWc_limit_alone = 4192 

Commands details: 
total_CMD = 102903 
n_nop = 89841 
Read = 4328 
Write = 0 
L2_Alloc = 0 
L2_WB = 640 
n_act = 4403 
n_pre = 4387 
n_ref = 0 
n_req = 4968 
total_req = 4968 

Dual Bus Interface Util: 
issued_total_row = 8790 
issued_total_col = 4968 
Row_Bus_Util =  0.085420 
CoL_Bus_Util = 0.048278 
Either_Row_CoL_Bus_Util = 0.126935 
Issued_on_Two_Bus_Simul_Util = 0.006764 
issued_two_Eff = 0.053284 
queue_avg = 0.218293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.218293
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102903 n_nop=89510 n_act=4555 n_pre=4539 n_ref_event=0 n_req=5083 n_rd=4406 n_rd_L2_A=0 n_write=0 n_wr_bk=677 bw_util=0.0494
n_activity=67858 dram_eff=0.07491
bk0: 304a 93547i bk1: 256a 95123i bk2: 254a 94886i bk3: 270a 94174i bk4: 266a 94659i bk5: 264a 94725i bk6: 232a 95768i bk7: 310a 93595i bk8: 304a 94212i bk9: 304a 94242i bk10: 356a 92635i bk11: 294a 94659i bk12: 266a 95187i bk13: 228a 95981i bk14: 218a 96684i bk15: 280a 94348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.103876
Row_Buffer_Locality_read = 0.119837
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.561771
Bank_Level_Parallism_Col = 1.668465
Bank_Level_Parallism_Ready = 1.033642
write_to_read_ratio_blp_rw_average = 0.160845
GrpLevelPara = 1.473655 

BW Util details:
bwutil = 0.049396 
total_CMD = 102903 
util_bw = 5083 
Wasted_Col = 31053 
Wasted_Row = 17384 
Idle = 49383 

BW Util Bottlenecks: 
RCDc_limit = 41532 
RCDWRc_limit = 5785 
WTRc_limit = 5498 
RTWc_limit = 5316 
CCDLc_limit = 1363 
rwq = 0 
CCDLc_limit_alone = 983 
WTRc_limit_alone = 5270 
RTWc_limit_alone = 5164 

Commands details: 
total_CMD = 102903 
n_nop = 89510 
Read = 4406 
Write = 0 
L2_Alloc = 0 
L2_WB = 677 
n_act = 4555 
n_pre = 4539 
n_ref = 0 
n_req = 5083 
total_req = 5083 

Dual Bus Interface Util: 
issued_total_row = 9094 
issued_total_col = 5083 
Row_Bus_Util =  0.088374 
CoL_Bus_Util = 0.049396 
Either_Row_CoL_Bus_Util = 0.130152 
Issued_on_Two_Bus_Simul_Util = 0.007619 
issued_two_Eff = 0.058538 
queue_avg = 0.226738 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.226738
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102903 n_nop=89791 n_act=4459 n_pre=4443 n_ref_event=0 n_req=4967 n_rd=4310 n_rd_L2_A=0 n_write=0 n_wr_bk=658 bw_util=0.04828
n_activity=66858 dram_eff=0.07431
bk0: 240a 95934i bk1: 214a 96632i bk2: 286a 93567i bk3: 270a 94812i bk4: 228a 96097i bk5: 238a 95790i bk6: 248a 96114i bk7: 308a 93352i bk8: 284a 95182i bk9: 292a 94731i bk10: 284a 95202i bk11: 342a 92819i bk12: 322a 92873i bk13: 230a 96053i bk14: 264a 94333i bk15: 260a 94257i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.102275
Row_Buffer_Locality_read = 0.117865
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.520212
Bank_Level_Parallism_Col = 1.655978
Bank_Level_Parallism_Ready = 1.028382
write_to_read_ratio_blp_rw_average = 0.155334
GrpLevelPara = 1.482881 

BW Util details:
bwutil = 0.048278 
total_CMD = 102903 
util_bw = 4968 
Wasted_Col = 30267 
Wasted_Row = 17803 
Idle = 49865 

BW Util Bottlenecks: 
RCDc_limit = 40712 
RCDWRc_limit = 5633 
WTRc_limit = 5698 
RTWc_limit = 4466 
CCDLc_limit = 1250 
rwq = 0 
CCDLc_limit_alone = 912 
WTRc_limit_alone = 5486 
RTWc_limit_alone = 4340 

Commands details: 
total_CMD = 102903 
n_nop = 89791 
Read = 4310 
Write = 0 
L2_Alloc = 0 
L2_WB = 658 
n_act = 4459 
n_pre = 4443 
n_ref = 0 
n_req = 4967 
total_req = 4968 

Dual Bus Interface Util: 
issued_total_row = 8902 
issued_total_col = 4968 
Row_Bus_Util =  0.086509 
CoL_Bus_Util = 0.048278 
Either_Row_CoL_Bus_Util = 0.127421 
Issued_on_Two_Bus_Simul_Util = 0.007366 
issued_two_Eff = 0.057810 
queue_avg = 0.226038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.226038
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102903 n_nop=89763 n_act=4425 n_pre=4409 n_ref_event=0 n_req=4970 n_rd=4326 n_rd_L2_A=0 n_write=0 n_wr_bk=645 bw_util=0.04831
n_activity=67576 dram_eff=0.07356
bk0: 236a 95955i bk1: 264a 95277i bk2: 256a 95308i bk3: 236a 95567i bk4: 270a 94570i bk5: 252a 95364i bk6: 324a 93115i bk7: 266a 94973i bk8: 284a 94707i bk9: 314a 93505i bk10: 336a 93768i bk11: 334a 93781i bk12: 208a 96818i bk13: 242a 96202i bk14: 252a 95676i bk15: 252a 95277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.109658
Row_Buffer_Locality_read = 0.125751
Row_Buffer_Locality_write = 0.001553
Bank_Level_Parallism = 2.473582
Bank_Level_Parallism_Col = 1.641287
Bank_Level_Parallism_Ready = 1.028163
write_to_read_ratio_blp_rw_average = 0.151784
GrpLevelPara = 1.458087 

BW Util details:
bwutil = 0.048308 
total_CMD = 102903 
util_bw = 4971 
Wasted_Col = 30375 
Wasted_Row = 17838 
Idle = 49719 

BW Util Bottlenecks: 
RCDc_limit = 40641 
RCDWRc_limit = 5506 
WTRc_limit = 5515 
RTWc_limit = 4353 
CCDLc_limit = 1265 
rwq = 0 
CCDLc_limit_alone = 921 
WTRc_limit_alone = 5294 
RTWc_limit_alone = 4230 

Commands details: 
total_CMD = 102903 
n_nop = 89763 
Read = 4326 
Write = 0 
L2_Alloc = 0 
L2_WB = 645 
n_act = 4425 
n_pre = 4409 
n_ref = 0 
n_req = 4970 
total_req = 4971 

Dual Bus Interface Util: 
issued_total_row = 8834 
issued_total_col = 4971 
Row_Bus_Util =  0.085848 
CoL_Bus_Util = 0.048308 
Either_Row_CoL_Bus_Util = 0.127693 
Issued_on_Two_Bus_Simul_Util = 0.006462 
issued_two_Eff = 0.050609 
queue_avg = 0.201636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.201636
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102903 n_nop=90906 n_act=4023 n_pre=4007 n_ref_event=0 n_req=4570 n_rd=4042 n_rd_L2_A=0 n_write=0 n_wr_bk=529 bw_util=0.04442
n_activity=66785 dram_eff=0.06844
bk0: 260a 95379i bk1: 280a 94729i bk2: 238a 96138i bk3: 204a 97639i bk4: 244a 95887i bk5: 230a 96606i bk6: 262a 95027i bk7: 228a 96627i bk8: 316a 93947i bk9: 266a 95831i bk10: 312a 94741i bk11: 252a 96271i bk12: 232a 96145i bk13: 228a 96658i bk14: 230a 96239i bk15: 260a 95438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.119694
Row_Buffer_Locality_read = 0.135082
Row_Buffer_Locality_write = 0.001894
Bank_Level_Parallism = 2.293005
Bank_Level_Parallism_Col = 1.552027
Bank_Level_Parallism_Ready = 1.029972
write_to_read_ratio_blp_rw_average = 0.127033
GrpLevelPara = 1.393349 

BW Util details:
bwutil = 0.044420 
total_CMD = 102903 
util_bw = 4571 
Wasted_Col = 29249 
Wasted_Row = 17517 
Idle = 51566 

BW Util Bottlenecks: 
RCDc_limit = 37949 
RCDWRc_limit = 4536 
WTRc_limit = 4569 
RTWc_limit = 3404 
CCDLc_limit = 1038 
rwq = 0 
CCDLc_limit_alone = 762 
WTRc_limit_alone = 4371 
RTWc_limit_alone = 3326 

Commands details: 
total_CMD = 102903 
n_nop = 90906 
Read = 4042 
Write = 0 
L2_Alloc = 0 
L2_WB = 529 
n_act = 4023 
n_pre = 4007 
n_ref = 0 
n_req = 4570 
total_req = 4571 

Dual Bus Interface Util: 
issued_total_row = 8030 
issued_total_col = 4571 
Row_Bus_Util =  0.078035 
CoL_Bus_Util = 0.044420 
Either_Row_CoL_Bus_Util = 0.116586 
Issued_on_Two_Bus_Simul_Util = 0.005870 
issued_two_Eff = 0.050346 
queue_avg = 0.173396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.173396
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102903 n_nop=89002 n_act=4740 n_pre=4724 n_ref_event=0 n_req=5253 n_rd=4530 n_rd_L2_A=0 n_write=0 n_wr_bk=726 bw_util=0.05108
n_activity=69600 dram_eff=0.07552
bk0: 286a 93637i bk1: 262a 94923i bk2: 298a 93609i bk3: 256a 95201i bk4: 302a 92778i bk5: 264a 94918i bk6: 272a 94620i bk7: 284a 94614i bk8: 330a 93009i bk9: 300a 94702i bk10: 354a 92664i bk11: 282a 95584i bk12: 282a 94190i bk13: 288a 93595i bk14: 254a 94630i bk15: 216a 96311i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.097658
Row_Buffer_Locality_read = 0.112583
Row_Buffer_Locality_write = 0.004149
Bank_Level_Parallism = 2.563975
Bank_Level_Parallism_Col = 1.675243
Bank_Level_Parallism_Ready = 1.032534
write_to_read_ratio_blp_rw_average = 0.162086
GrpLevelPara = 1.478939 

BW Util details:
bwutil = 0.051077 
total_CMD = 102903 
util_bw = 5256 
Wasted_Col = 31914 
Wasted_Row = 18492 
Idle = 47241 

BW Util Bottlenecks: 
RCDc_limit = 42972 
RCDWRc_limit = 6194 
WTRc_limit = 6117 
RTWc_limit = 5155 
CCDLc_limit = 1402 
rwq = 0 
CCDLc_limit_alone = 1030 
WTRc_limit_alone = 5897 
RTWc_limit_alone = 5003 

Commands details: 
total_CMD = 102903 
n_nop = 89002 
Read = 4530 
Write = 0 
L2_Alloc = 0 
L2_WB = 726 
n_act = 4740 
n_pre = 4724 
n_ref = 0 
n_req = 5253 
total_req = 5256 

Dual Bus Interface Util: 
issued_total_row = 9464 
issued_total_col = 5256 
Row_Bus_Util =  0.091970 
CoL_Bus_Util = 0.051077 
Either_Row_CoL_Bus_Util = 0.135088 
Issued_on_Two_Bus_Simul_Util = 0.007959 
issued_two_Eff = 0.058917 
queue_avg = 0.239527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.239527
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102903 n_nop=90058 n_act=4344 n_pre=4328 n_ref_event=0 n_req=4849 n_rd=4238 n_rd_L2_A=0 n_write=0 n_wr_bk=611 bw_util=0.04712
n_activity=68299 dram_eff=0.071
bk0: 242a 95966i bk1: 274a 94882i bk2: 276a 94687i bk3: 216a 96796i bk4: 266a 94553i bk5: 226a 96249i bk6: 306a 93833i bk7: 224a 96417i bk8: 234a 96198i bk9: 326a 93426i bk10: 282a 95403i bk11: 320a 93533i bk12: 234a 96020i bk13: 308a 93286i bk14: 238a 95886i bk15: 266a 94877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.104145
Row_Buffer_Locality_read = 0.119160
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.414962
Bank_Level_Parallism_Col = 1.613452
Bank_Level_Parallism_Ready = 1.029903
write_to_read_ratio_blp_rw_average = 0.142529
GrpLevelPara = 1.447579 

BW Util details:
bwutil = 0.047122 
total_CMD = 102903 
util_bw = 4849 
Wasted_Col = 30210 
Wasted_Row = 18476 
Idle = 49368 

BW Util Bottlenecks: 
RCDc_limit = 40185 
RCDWRc_limit = 5263 
WTRc_limit = 5354 
RTWc_limit = 3817 
CCDLc_limit = 1158 
rwq = 0 
CCDLc_limit_alone = 820 
WTRc_limit_alone = 5126 
RTWc_limit_alone = 3707 

Commands details: 
total_CMD = 102903 
n_nop = 90058 
Read = 4238 
Write = 0 
L2_Alloc = 0 
L2_WB = 611 
n_act = 4344 
n_pre = 4328 
n_ref = 0 
n_req = 4849 
total_req = 4849 

Dual Bus Interface Util: 
issued_total_row = 8672 
issued_total_col = 4849 
Row_Bus_Util =  0.084274 
CoL_Bus_Util = 0.047122 
Either_Row_CoL_Bus_Util = 0.124826 
Issued_on_Two_Bus_Simul_Util = 0.006569 
issued_two_Eff = 0.052627 
queue_avg = 0.199022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.199022
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102903 n_nop=90345 n_act=4252 n_pre=4236 n_ref_event=0 n_req=4781 n_rd=4192 n_rd_L2_A=0 n_write=0 n_wr_bk=590 bw_util=0.04647
n_activity=67252 dram_eff=0.07111
bk0: 238a 96266i bk1: 236a 95918i bk2: 266a 95070i bk3: 274a 94773i bk4: 272a 94511i bk5: 238a 95673i bk6: 274a 94883i bk7: 256a 95153i bk8: 266a 95594i bk9: 308a 93899i bk10: 294a 95264i bk11: 286a 95833i bk12: 228a 95855i bk13: 266a 94990i bk14: 270a 94732i bk15: 220a 96241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.110646
Row_Buffer_Locality_read = 0.125477
Row_Buffer_Locality_write = 0.005093
Bank_Level_Parallism = 2.410750
Bank_Level_Parallism_Col = 1.611933
Bank_Level_Parallism_Ready = 1.033668
write_to_read_ratio_blp_rw_average = 0.139510
GrpLevelPara = 1.445327 

BW Util details:
bwutil = 0.046471 
total_CMD = 102903 
util_bw = 4782 
Wasted_Col = 29703 
Wasted_Row = 18019 
Idle = 50399 

BW Util Bottlenecks: 
RCDc_limit = 39425 
RCDWRc_limit = 5026 
WTRc_limit = 5204 
RTWc_limit = 4000 
CCDLc_limit = 1150 
rwq = 0 
CCDLc_limit_alone = 826 
WTRc_limit_alone = 4989 
RTWc_limit_alone = 3891 

Commands details: 
total_CMD = 102903 
n_nop = 90345 
Read = 4192 
Write = 0 
L2_Alloc = 0 
L2_WB = 590 
n_act = 4252 
n_pre = 4236 
n_ref = 0 
n_req = 4781 
total_req = 4782 

Dual Bus Interface Util: 
issued_total_row = 8488 
issued_total_col = 4782 
Row_Bus_Util =  0.082485 
CoL_Bus_Util = 0.046471 
Either_Row_CoL_Bus_Util = 0.122037 
Issued_on_Two_Bus_Simul_Util = 0.006919 
issued_two_Eff = 0.056697 
queue_avg = 0.195281 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.195281
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102903 n_nop=89785 n_act=4447 n_pre=4431 n_ref_event=0 n_req=5006 n_rd=4352 n_rd_L2_A=0 n_write=0 n_wr_bk=655 bw_util=0.04866
n_activity=67233 dram_eff=0.07447
bk0: 252a 95327i bk1: 286a 93911i bk2: 276a 94723i bk3: 246a 95316i bk4: 260a 95099i bk5: 262a 94802i bk6: 284a 94122i bk7: 252a 95618i bk8: 280a 94883i bk9: 296a 94922i bk10: 354a 92868i bk11: 284a 95326i bk12: 284a 94441i bk13: 236a 95990i bk14: 242a 95403i bk15: 258a 94975i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.111666
Row_Buffer_Locality_read = 0.128447
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.523694
Bank_Level_Parallism_Col = 1.650683
Bank_Level_Parallism_Ready = 1.035550
write_to_read_ratio_blp_rw_average = 0.153701
GrpLevelPara = 1.474747 

BW Util details:
bwutil = 0.048657 
total_CMD = 102903 
util_bw = 5007 
Wasted_Col = 30307 
Wasted_Row = 17675 
Idle = 49914 

BW Util Bottlenecks: 
RCDc_limit = 40541 
RCDWRc_limit = 5611 
WTRc_limit = 5681 
RTWc_limit = 4535 
CCDLc_limit = 1241 
rwq = 0 
CCDLc_limit_alone = 871 
WTRc_limit_alone = 5440 
RTWc_limit_alone = 4406 

Commands details: 
total_CMD = 102903 
n_nop = 89785 
Read = 4352 
Write = 0 
L2_Alloc = 0 
L2_WB = 655 
n_act = 4447 
n_pre = 4431 
n_ref = 0 
n_req = 5006 
total_req = 5007 

Dual Bus Interface Util: 
issued_total_row = 8878 
issued_total_col = 5007 
Row_Bus_Util =  0.086275 
CoL_Bus_Util = 0.048657 
Either_Row_CoL_Bus_Util = 0.127479 
Issued_on_Two_Bus_Simul_Util = 0.007454 
issued_two_Eff = 0.058469 
queue_avg = 0.227010 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.22701
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102903 n_nop=89536 n_act=4529 n_pre=4513 n_ref_event=0 n_req=5039 n_rd=4370 n_rd_L2_A=0 n_write=0 n_wr_bk=670 bw_util=0.04898
n_activity=68508 dram_eff=0.07357
bk0: 256a 95300i bk1: 278a 94304i bk2: 268a 94142i bk3: 262a 95279i bk4: 292a 93995i bk5: 210a 96946i bk6: 278a 94529i bk7: 292a 94242i bk8: 274a 95344i bk9: 318a 93369i bk10: 336a 93935i bk11: 314a 94377i bk12: 268a 94743i bk13: 262a 94726i bk14: 218a 96265i bk15: 244a 95531i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.101211
Row_Buffer_Locality_read = 0.116705
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.476562
Bank_Level_Parallism_Col = 1.647564
Bank_Level_Parallism_Ready = 1.029564
write_to_read_ratio_blp_rw_average = 0.153495
GrpLevelPara = 1.473158 

BW Util details:
bwutil = 0.048978 
total_CMD = 102903 
util_bw = 5040 
Wasted_Col = 30863 
Wasted_Row = 18390 
Idle = 48610 

BW Util Bottlenecks: 
RCDc_limit = 41345 
RCDWRc_limit = 5770 
WTRc_limit = 5883 
RTWc_limit = 4396 
CCDLc_limit = 1209 
rwq = 0 
CCDLc_limit_alone = 888 
WTRc_limit_alone = 5681 
RTWc_limit_alone = 4277 

Commands details: 
total_CMD = 102903 
n_nop = 89536 
Read = 4370 
Write = 0 
L2_Alloc = 0 
L2_WB = 670 
n_act = 4529 
n_pre = 4513 
n_ref = 0 
n_req = 5039 
total_req = 5040 

Dual Bus Interface Util: 
issued_total_row = 9042 
issued_total_col = 5040 
Row_Bus_Util =  0.087869 
CoL_Bus_Util = 0.048978 
Either_Row_CoL_Bus_Util = 0.129899 
Issued_on_Two_Bus_Simul_Util = 0.006948 
issued_two_Eff = 0.053490 
queue_avg = 0.196350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.19635
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102903 n_nop=89952 n_act=4378 n_pre=4362 n_ref_event=0 n_req=4914 n_rd=4286 n_rd_L2_A=0 n_write=0 n_wr_bk=628 bw_util=0.04775
n_activity=67862 dram_eff=0.07241
bk0: 270a 94464i bk1: 254a 95244i bk2: 262a 95358i bk3: 296a 93630i bk4: 282a 94397i bk5: 272a 94668i bk6: 222a 96698i bk7: 270a 95045i bk8: 292a 95095i bk9: 280a 94987i bk10: 308a 94343i bk11: 302a 94846i bk12: 230a 95914i bk13: 252a 95483i bk14: 244a 95328i bk15: 250a 94824i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.109076
Row_Buffer_Locality_read = 0.124825
Row_Buffer_Locality_write = 0.001592
Bank_Level_Parallism = 2.449080
Bank_Level_Parallism_Col = 1.636189
Bank_Level_Parallism_Ready = 1.030321
write_to_read_ratio_blp_rw_average = 0.148138
GrpLevelPara = 1.463026 

BW Util details:
bwutil = 0.047754 
total_CMD = 102903 
util_bw = 4914 
Wasted_Col = 30168 
Wasted_Row = 18423 
Idle = 49398 

BW Util Bottlenecks: 
RCDc_limit = 40234 
RCDWRc_limit = 5393 
WTRc_limit = 5591 
RTWc_limit = 4303 
CCDLc_limit = 1207 
rwq = 0 
CCDLc_limit_alone = 847 
WTRc_limit_alone = 5352 
RTWc_limit_alone = 4182 

Commands details: 
total_CMD = 102903 
n_nop = 89952 
Read = 4286 
Write = 0 
L2_Alloc = 0 
L2_WB = 628 
n_act = 4378 
n_pre = 4362 
n_ref = 0 
n_req = 4914 
total_req = 4914 

Dual Bus Interface Util: 
issued_total_row = 8740 
issued_total_col = 4914 
Row_Bus_Util =  0.084934 
CoL_Bus_Util = 0.047754 
Either_Row_CoL_Bus_Util = 0.125856 
Issued_on_Two_Bus_Simul_Util = 0.006832 
issued_two_Eff = 0.054282 
queue_avg = 0.219187 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.219187
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102903 n_nop=90439 n_act=4191 n_pre=4175 n_ref_event=0 n_req=4749 n_rd=4162 n_rd_L2_A=0 n_write=0 n_wr_bk=587 bw_util=0.04615
n_activity=66334 dram_eff=0.07159
bk0: 228a 96633i bk1: 264a 94616i bk2: 228a 96109i bk3: 244a 95915i bk4: 274a 94688i bk5: 278a 94165i bk6: 214a 96593i bk7: 260a 95430i bk8: 304a 94712i bk9: 298a 94537i bk10: 318a 94099i bk11: 258a 96663i bk12: 242a 95432i bk13: 266a 94870i bk14: 250a 95743i bk15: 236a 95986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.117498
Row_Buffer_Locality_read = 0.134070
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.409522
Bank_Level_Parallism_Col = 1.619639
Bank_Level_Parallism_Ready = 1.032428
write_to_read_ratio_blp_rw_average = 0.148642
GrpLevelPara = 1.449429 

BW Util details:
bwutil = 0.046150 
total_CMD = 102903 
util_bw = 4749 
Wasted_Col = 29427 
Wasted_Row = 17704 
Idle = 51023 

BW Util Bottlenecks: 
RCDc_limit = 38856 
RCDWRc_limit = 5022 
WTRc_limit = 4657 
RTWc_limit = 4390 
CCDLc_limit = 1134 
rwq = 0 
CCDLc_limit_alone = 855 
WTRc_limit_alone = 4494 
RTWc_limit_alone = 4274 

Commands details: 
total_CMD = 102903 
n_nop = 90439 
Read = 4162 
Write = 0 
L2_Alloc = 0 
L2_WB = 587 
n_act = 4191 
n_pre = 4175 
n_ref = 0 
n_req = 4749 
total_req = 4749 

Dual Bus Interface Util: 
issued_total_row = 8366 
issued_total_col = 4749 
Row_Bus_Util =  0.081300 
CoL_Bus_Util = 0.046150 
Either_Row_CoL_Bus_Util = 0.121124 
Issued_on_Two_Bus_Simul_Util = 0.006326 
issued_two_Eff = 0.052230 
queue_avg = 0.190889 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.190889
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102903 n_nop=89733 n_act=4469 n_pre=4453 n_ref_event=0 n_req=4992 n_rd=4340 n_rd_L2_A=0 n_write=0 n_wr_bk=652 bw_util=0.04851
n_activity=66950 dram_eff=0.07456
bk0: 264a 94886i bk1: 276a 94405i bk2: 260a 94808i bk3: 222a 96574i bk4: 268a 94524i bk5: 262a 94728i bk6: 254a 95331i bk7: 276a 94749i bk8: 332a 93364i bk9: 312a 94141i bk10: 306a 94656i bk11: 282a 95826i bk12: 294a 93340i bk13: 260a 95087i bk14: 260a 94367i bk15: 212a 96114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.104768
Row_Buffer_Locality_read = 0.120276
Row_Buffer_Locality_write = 0.001534
Bank_Level_Parallism = 2.554929
Bank_Level_Parallism_Col = 1.662765
Bank_Level_Parallism_Ready = 1.026843
write_to_read_ratio_blp_rw_average = 0.153105
GrpLevelPara = 1.483887 

BW Util details:
bwutil = 0.048512 
total_CMD = 102903 
util_bw = 4992 
Wasted_Col = 30222 
Wasted_Row = 17445 
Idle = 50244 

BW Util Bottlenecks: 
RCDc_limit = 40841 
RCDWRc_limit = 5613 
WTRc_limit = 5638 
RTWc_limit = 4571 
CCDLc_limit = 1286 
rwq = 0 
CCDLc_limit_alone = 897 
WTRc_limit_alone = 5380 
RTWc_limit_alone = 4440 

Commands details: 
total_CMD = 102903 
n_nop = 89733 
Read = 4340 
Write = 0 
L2_Alloc = 0 
L2_WB = 652 
n_act = 4469 
n_pre = 4453 
n_ref = 0 
n_req = 4992 
total_req = 4992 

Dual Bus Interface Util: 
issued_total_row = 8922 
issued_total_col = 4992 
Row_Bus_Util =  0.086703 
CoL_Bus_Util = 0.048512 
Either_Row_CoL_Bus_Util = 0.127985 
Issued_on_Two_Bus_Simul_Util = 0.007230 
issued_two_Eff = 0.056492 
queue_avg = 0.237923 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.237923
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102903 n_nop=90262 n_act=4237 n_pre=4221 n_ref_event=0 n_req=4834 n_rd=4240 n_rd_L2_A=0 n_write=0 n_wr_bk=597 bw_util=0.04701
n_activity=67787 dram_eff=0.07136
bk0: 260a 95193i bk1: 222a 96492i bk2: 246a 95989i bk3: 242a 95906i bk4: 250a 95545i bk5: 234a 96655i bk6: 248a 95905i bk7: 236a 96233i bk8: 328a 93625i bk9: 262a 95610i bk10: 342a 93407i bk11: 326a 94371i bk12: 270a 94711i bk13: 252a 95306i bk14: 274a 94461i bk15: 248a 95375i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.123500
Row_Buffer_Locality_read = 0.140330
Row_Buffer_Locality_write = 0.003367
Bank_Level_Parallism = 2.390137
Bank_Level_Parallism_Col = 1.608505
Bank_Level_Parallism_Ready = 1.026463
write_to_read_ratio_blp_rw_average = 0.143927
GrpLevelPara = 1.438924 

BW Util details:
bwutil = 0.047005 
total_CMD = 102903 
util_bw = 4837 
Wasted_Col = 29667 
Wasted_Row = 18421 
Idle = 49978 

BW Util Bottlenecks: 
RCDc_limit = 39185 
RCDWRc_limit = 5085 
WTRc_limit = 5126 
RTWc_limit = 3953 
CCDLc_limit = 1160 
rwq = 0 
CCDLc_limit_alone = 848 
WTRc_limit_alone = 4909 
RTWc_limit_alone = 3858 

Commands details: 
total_CMD = 102903 
n_nop = 90262 
Read = 4240 
Write = 0 
L2_Alloc = 0 
L2_WB = 597 
n_act = 4237 
n_pre = 4221 
n_ref = 0 
n_req = 4834 
total_req = 4837 

Dual Bus Interface Util: 
issued_total_row = 8458 
issued_total_col = 4837 
Row_Bus_Util =  0.082194 
CoL_Bus_Util = 0.047005 
Either_Row_CoL_Bus_Util = 0.122844 
Issued_on_Two_Bus_Simul_Util = 0.006355 
issued_two_Eff = 0.051736 
queue_avg = 0.224707 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.224707
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102903 n_nop=89926 n_act=4388 n_pre=4372 n_ref_event=0 n_req=4901 n_rd=4276 n_rd_L2_A=0 n_write=0 n_wr_bk=627 bw_util=0.04765
n_activity=67094 dram_eff=0.07308
bk0: 258a 95058i bk1: 244a 95592i bk2: 278a 94479i bk3: 234a 96064i bk4: 240a 95462i bk5: 250a 94971i bk6: 296a 93657i bk7: 258a 95433i bk8: 276a 95465i bk9: 336a 92976i bk10: 304a 94774i bk11: 326a 94423i bk12: 284a 94142i bk13: 204a 96909i bk14: 242a 95213i bk15: 246a 95273i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.104673
Row_Buffer_Locality_read = 0.119972
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.493040
Bank_Level_Parallism_Col = 1.644866
Bank_Level_Parallism_Ready = 1.031409
write_to_read_ratio_blp_rw_average = 0.145743
GrpLevelPara = 1.460395 

BW Util details:
bwutil = 0.047647 
total_CMD = 102903 
util_bw = 4903 
Wasted_Col = 29981 
Wasted_Row = 17846 
Idle = 50173 

BW Util Bottlenecks: 
RCDc_limit = 40285 
RCDWRc_limit = 5384 
WTRc_limit = 5626 
RTWc_limit = 4072 
CCDLc_limit = 1260 
rwq = 0 
CCDLc_limit_alone = 925 
WTRc_limit_alone = 5404 
RTWc_limit_alone = 3959 

Commands details: 
total_CMD = 102903 
n_nop = 89926 
Read = 4276 
Write = 0 
L2_Alloc = 0 
L2_WB = 627 
n_act = 4388 
n_pre = 4372 
n_ref = 0 
n_req = 4901 
total_req = 4903 

Dual Bus Interface Util: 
issued_total_row = 8760 
issued_total_col = 4903 
Row_Bus_Util =  0.085129 
CoL_Bus_Util = 0.047647 
Either_Row_CoL_Bus_Util = 0.126109 
Issued_on_Two_Bus_Simul_Util = 0.006666 
issued_two_Eff = 0.052863 
queue_avg = 0.228584 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.228584
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102903 n_nop=89992 n_act=4323 n_pre=4307 n_ref_event=0 n_req=4916 n_rd=4288 n_rd_L2_A=0 n_write=0 n_wr_bk=628 bw_util=0.04777
n_activity=67668 dram_eff=0.07265
bk0: 282a 94498i bk1: 234a 96326i bk2: 250a 95115i bk3: 226a 96819i bk4: 294a 94149i bk5: 250a 95599i bk6: 268a 94390i bk7: 252a 95778i bk8: 306a 94793i bk9: 312a 94566i bk10: 292a 95543i bk11: 342a 93696i bk12: 258a 95378i bk13: 240a 95272i bk14: 240a 96009i bk15: 242a 95485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.120627
Row_Buffer_Locality_read = 0.138060
Row_Buffer_Locality_write = 0.001592
Bank_Level_Parallism = 2.396658
Bank_Level_Parallism_Col = 1.609264
Bank_Level_Parallism_Ready = 1.032140
write_to_read_ratio_blp_rw_average = 0.152350
GrpLevelPara = 1.447991 

BW Util details:
bwutil = 0.047773 
total_CMD = 102903 
util_bw = 4916 
Wasted_Col = 30498 
Wasted_Row = 17972 
Idle = 49517 

BW Util Bottlenecks: 
RCDc_limit = 39957 
RCDWRc_limit = 5340 
WTRc_limit = 5177 
RTWc_limit = 4654 
CCDLc_limit = 1167 
rwq = 0 
CCDLc_limit_alone = 839 
WTRc_limit_alone = 4979 
RTWc_limit_alone = 4524 

Commands details: 
total_CMD = 102903 
n_nop = 89992 
Read = 4288 
Write = 0 
L2_Alloc = 0 
L2_WB = 628 
n_act = 4323 
n_pre = 4307 
n_ref = 0 
n_req = 4916 
total_req = 4916 

Dual Bus Interface Util: 
issued_total_row = 8630 
issued_total_col = 4916 
Row_Bus_Util =  0.083865 
CoL_Bus_Util = 0.047773 
Either_Row_CoL_Bus_Util = 0.125468 
Issued_on_Two_Bus_Simul_Util = 0.006171 
issued_two_Eff = 0.049183 
queue_avg = 0.183163 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.183163
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102903 n_nop=89474 n_act=4521 n_pre=4505 n_ref_event=0 n_req=5078 n_rd=4407 n_rd_L2_A=0 n_write=0 n_wr_bk=671 bw_util=0.04935
n_activity=69790 dram_eff=0.07276
bk0: 252a 95293i bk1: 276a 94609i bk2: 270a 94449i bk3: 220a 96652i bk4: 240a 95540i bk5: 258a 95263i bk6: 328a 93253i bk7: 266a 95333i bk8: 308a 94497i bk9: 342a 93734i bk10: 300a 94471i bk11: 329a 93588i bk12: 270a 94672i bk13: 262a 94934i bk14: 256a 95036i bk15: 230a 96292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.109689
Row_Buffer_Locality_read = 0.126163
Row_Buffer_Locality_write = 0.001490
Bank_Level_Parallism = 2.417454
Bank_Level_Parallism_Col = 1.599710
Bank_Level_Parallism_Ready = 1.027570
write_to_read_ratio_blp_rw_average = 0.151067
GrpLevelPara = 1.438638 

BW Util details:
bwutil = 0.049347 
total_CMD = 102903 
util_bw = 5078 
Wasted_Col = 31825 
Wasted_Row = 18490 
Idle = 47510 

BW Util Bottlenecks: 
RCDc_limit = 41593 
RCDWRc_limit = 5727 
WTRc_limit = 5331 
RTWc_limit = 4442 
CCDLc_limit = 1242 
rwq = 0 
CCDLc_limit_alone = 912 
WTRc_limit_alone = 5119 
RTWc_limit_alone = 4324 

Commands details: 
total_CMD = 102903 
n_nop = 89474 
Read = 4407 
Write = 0 
L2_Alloc = 0 
L2_WB = 671 
n_act = 4521 
n_pre = 4505 
n_ref = 0 
n_req = 5078 
total_req = 5078 

Dual Bus Interface Util: 
issued_total_row = 9026 
issued_total_col = 5078 
Row_Bus_Util =  0.087714 
CoL_Bus_Util = 0.049347 
Either_Row_CoL_Bus_Util = 0.130502 
Issued_on_Two_Bus_Simul_Util = 0.006560 
issued_two_Eff = 0.050264 
queue_avg = 0.222277 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.222277
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102903 n_nop=89526 n_act=4556 n_pre=4540 n_ref_event=0 n_req=5060 n_rd=4386 n_rd_L2_A=0 n_write=0 n_wr_bk=676 bw_util=0.04919
n_activity=66828 dram_eff=0.07575
bk0: 226a 96179i bk1: 284a 93635i bk2: 232a 96116i bk3: 222a 95813i bk4: 276a 94292i bk5: 258a 95255i bk6: 242a 95359i bk7: 286a 93741i bk8: 294a 94489i bk9: 310a 94414i bk10: 314a 94200i bk11: 360a 92455i bk12: 258a 94401i bk13: 286a 94041i bk14: 238a 95638i bk15: 300a 93181i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.099605
Row_Buffer_Locality_read = 0.114683
Row_Buffer_Locality_write = 0.001484
Bank_Level_Parallism = 2.598921
Bank_Level_Parallism_Col = 1.695937
Bank_Level_Parallism_Ready = 1.041288
write_to_read_ratio_blp_rw_average = 0.158247
GrpLevelPara = 1.500783 

BW Util details:
bwutil = 0.049192 
total_CMD = 102903 
util_bw = 5062 
Wasted_Col = 30418 
Wasted_Row = 17734 
Idle = 49689 

BW Util Bottlenecks: 
RCDc_limit = 41337 
RCDWRc_limit = 5781 
WTRc_limit = 5907 
RTWc_limit = 5006 
CCDLc_limit = 1346 
rwq = 0 
CCDLc_limit_alone = 975 
WTRc_limit_alone = 5669 
RTWc_limit_alone = 4873 

Commands details: 
total_CMD = 102903 
n_nop = 89526 
Read = 4386 
Write = 0 
L2_Alloc = 0 
L2_WB = 676 
n_act = 4556 
n_pre = 4540 
n_ref = 0 
n_req = 5060 
total_req = 5062 

Dual Bus Interface Util: 
issued_total_row = 9096 
issued_total_col = 5062 
Row_Bus_Util =  0.088394 
CoL_Bus_Util = 0.049192 
Either_Row_CoL_Bus_Util = 0.129996 
Issued_on_Two_Bus_Simul_Util = 0.007590 
issued_two_Eff = 0.058384 
queue_avg = 0.245075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.245075
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102903 n_nop=90561 n_act=4161 n_pre=4145 n_ref_event=0 n_req=4725 n_rd=4154 n_rd_L2_A=0 n_write=0 n_wr_bk=571 bw_util=0.04592
n_activity=64951 dram_eff=0.07275
bk0: 204a 96976i bk1: 268a 94670i bk2: 248a 95794i bk3: 228a 96278i bk4: 252a 95264i bk5: 248a 95424i bk6: 242a 96029i bk7: 240a 96209i bk8: 276a 95811i bk9: 298a 94209i bk10: 316a 94558i bk11: 336a 94036i bk12: 236a 96337i bk13: 244a 95461i bk14: 256a 95453i bk15: 262a 95345i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.119365
Row_Buffer_Locality_read = 0.135532
Row_Buffer_Locality_write = 0.001751
Bank_Level_Parallism = 2.446708
Bank_Level_Parallism_Col = 1.613547
Bank_Level_Parallism_Ready = 1.029206
write_to_read_ratio_blp_rw_average = 0.134271
GrpLevelPara = 1.449951 

BW Util details:
bwutil = 0.045917 
total_CMD = 102903 
util_bw = 4725 
Wasted_Col = 28728 
Wasted_Row = 16949 
Idle = 52501 

BW Util Bottlenecks: 
RCDc_limit = 38528 
RCDWRc_limit = 4929 
WTRc_limit = 5168 
RTWc_limit = 3368 
CCDLc_limit = 1151 
rwq = 0 
CCDLc_limit_alone = 860 
WTRc_limit_alone = 4967 
RTWc_limit_alone = 3278 

Commands details: 
total_CMD = 102903 
n_nop = 90561 
Read = 4154 
Write = 0 
L2_Alloc = 0 
L2_WB = 571 
n_act = 4161 
n_pre = 4145 
n_ref = 0 
n_req = 4725 
total_req = 4725 

Dual Bus Interface Util: 
issued_total_row = 8306 
issued_total_col = 4725 
Row_Bus_Util =  0.080717 
CoL_Bus_Util = 0.045917 
Either_Row_CoL_Bus_Util = 0.119938 
Issued_on_Two_Bus_Simul_Util = 0.006696 
issued_two_Eff = 0.055826 
queue_avg = 0.206845 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.206845
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102903 n_nop=90038 n_act=4348 n_pre=4332 n_ref_event=0 n_req=4862 n_rd=4260 n_rd_L2_A=0 n_write=0 n_wr_bk=603 bw_util=0.04726
n_activity=66057 dram_eff=0.07362
bk0: 248a 95235i bk1: 228a 96673i bk2: 232a 95868i bk3: 214a 96602i bk4: 278a 94424i bk5: 232a 96340i bk6: 272a 94713i bk7: 274a 94913i bk8: 296a 94207i bk9: 330a 93484i bk10: 328a 93344i bk11: 304a 94632i bk12: 262a 94141i bk13: 284a 94137i bk14: 276a 94653i bk15: 202a 97079i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.105718
Row_Buffer_Locality_read = 0.120657
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.497042
Bank_Level_Parallism_Col = 1.646663
Bank_Level_Parallism_Ready = 1.032079
write_to_read_ratio_blp_rw_average = 0.148693
GrpLevelPara = 1.471721 

BW Util details:
bwutil = 0.047258 
total_CMD = 102903 
util_bw = 4863 
Wasted_Col = 29789 
Wasted_Row = 17756 
Idle = 50495 

BW Util Bottlenecks: 
RCDc_limit = 40134 
RCDWRc_limit = 5195 
WTRc_limit = 5076 
RTWc_limit = 4360 
CCDLc_limit = 1200 
rwq = 0 
CCDLc_limit_alone = 895 
WTRc_limit_alone = 4878 
RTWc_limit_alone = 4253 

Commands details: 
total_CMD = 102903 
n_nop = 90038 
Read = 4260 
Write = 0 
L2_Alloc = 0 
L2_WB = 603 
n_act = 4348 
n_pre = 4332 
n_ref = 0 
n_req = 4862 
total_req = 4863 

Dual Bus Interface Util: 
issued_total_row = 8680 
issued_total_col = 4863 
Row_Bus_Util =  0.084351 
CoL_Bus_Util = 0.047258 
Either_Row_CoL_Bus_Util = 0.125021 
Issued_on_Two_Bus_Simul_Util = 0.006589 
issued_two_Eff = 0.052701 
queue_avg = 0.235406 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.235406
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102903 n_nop=90214 n_act=4261 n_pre=4245 n_ref_event=0 n_req=4834 n_rd=4232 n_rd_L2_A=0 n_write=0 n_wr_bk=602 bw_util=0.04698
n_activity=68158 dram_eff=0.07092
bk0: 254a 95331i bk1: 272a 94794i bk2: 208a 97281i bk3: 246a 95275i bk4: 258a 95319i bk5: 274a 94703i bk6: 266a 95093i bk7: 258a 95764i bk8: 292a 94734i bk9: 260a 96321i bk10: 310a 94889i bk11: 302a 94430i bk12: 228a 95850i bk13: 252a 95435i bk14: 282a 94519i bk15: 270a 95243i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.118535
Row_Buffer_Locality_read = 0.135397
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.385784
Bank_Level_Parallism_Col = 1.603606
Bank_Level_Parallism_Ready = 1.035788
write_to_read_ratio_blp_rw_average = 0.141375
GrpLevelPara = 1.443502 

BW Util details:
bwutil = 0.046976 
total_CMD = 102903 
util_bw = 4834 
Wasted_Col = 29959 
Wasted_Row = 18146 
Idle = 49964 

BW Util Bottlenecks: 
RCDc_limit = 39428 
RCDWRc_limit = 5195 
WTRc_limit = 5187 
RTWc_limit = 4063 
CCDLc_limit = 1122 
rwq = 0 
CCDLc_limit_alone = 842 
WTRc_limit_alone = 5002 
RTWc_limit_alone = 3968 

Commands details: 
total_CMD = 102903 
n_nop = 90214 
Read = 4232 
Write = 0 
L2_Alloc = 0 
L2_WB = 602 
n_act = 4261 
n_pre = 4245 
n_ref = 0 
n_req = 4834 
total_req = 4834 

Dual Bus Interface Util: 
issued_total_row = 8506 
issued_total_col = 4834 
Row_Bus_Util =  0.082660 
CoL_Bus_Util = 0.046976 
Either_Row_CoL_Bus_Util = 0.123310 
Issued_on_Two_Bus_Simul_Util = 0.006326 
issued_two_Eff = 0.051304 
queue_avg = 0.181025 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.181025
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102903 n_nop=89665 n_act=4441 n_pre=4425 n_ref_event=0 n_req=5024 n_rd=4364 n_rd_L2_A=0 n_write=0 n_wr_bk=660 bw_util=0.04882
n_activity=69987 dram_eff=0.07178
bk0: 204a 97265i bk1: 264a 94706i bk2: 270a 95075i bk3: 282a 94222i bk4: 266a 95001i bk5: 244a 95006i bk6: 300a 94050i bk7: 302a 94378i bk8: 298a 95298i bk9: 288a 94792i bk10: 312a 94648i bk11: 320a 94236i bk12: 236a 95668i bk13: 238a 96182i bk14: 260a 95084i bk15: 280a 94483i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.116043
Row_Buffer_Locality_read = 0.133593
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.379993
Bank_Level_Parallism_Col = 1.599648
Bank_Level_Parallism_Ready = 1.031449
write_to_read_ratio_blp_rw_average = 0.152446
GrpLevelPara = 1.433909 

BW Util details:
bwutil = 0.048823 
total_CMD = 102903 
util_bw = 5024 
Wasted_Col = 31398 
Wasted_Row = 18779 
Idle = 47702 

BW Util Bottlenecks: 
RCDc_limit = 40911 
RCDWRc_limit = 5669 
WTRc_limit = 5350 
RTWc_limit = 4504 
CCDLc_limit = 1148 
rwq = 0 
CCDLc_limit_alone = 785 
WTRc_limit_alone = 5117 
RTWc_limit_alone = 4374 

Commands details: 
total_CMD = 102903 
n_nop = 89665 
Read = 4364 
Write = 0 
L2_Alloc = 0 
L2_WB = 660 
n_act = 4441 
n_pre = 4425 
n_ref = 0 
n_req = 5024 
total_req = 5024 

Dual Bus Interface Util: 
issued_total_row = 8866 
issued_total_col = 5024 
Row_Bus_Util =  0.086159 
CoL_Bus_Util = 0.048823 
Either_Row_CoL_Bus_Util = 0.128645 
Issued_on_Two_Bus_Simul_Util = 0.006336 
issued_two_Eff = 0.049252 
queue_avg = 0.193036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.193036
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102903 n_nop=89313 n_act=4624 n_pre=4608 n_ref_event=0 n_req=5117 n_rd=4438 n_rd_L2_A=0 n_write=0 n_wr_bk=680 bw_util=0.04974
n_activity=68622 dram_eff=0.07458
bk0: 242a 95325i bk1: 240a 95563i bk2: 248a 95340i bk3: 272a 94867i bk4: 304a 93029i bk5: 294a 93585i bk6: 276a 94736i bk7: 314a 93316i bk8: 336a 93069i bk9: 300a 94293i bk10: 310a 94708i bk11: 296a 94915i bk12: 280a 94171i bk13: 242a 95233i bk14: 238a 95485i bk15: 246a 95538i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.096346
Row_Buffer_Locality_read = 0.111086
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.539163
Bank_Level_Parallism_Col = 1.656156
Bank_Level_Parallism_Ready = 1.030676
write_to_read_ratio_blp_rw_average = 0.153107
GrpLevelPara = 1.475929 

BW Util details:
bwutil = 0.049736 
total_CMD = 102903 
util_bw = 5118 
Wasted_Col = 31517 
Wasted_Row = 17868 
Idle = 48400 

BW Util Bottlenecks: 
RCDc_limit = 42282 
RCDWRc_limit = 5846 
WTRc_limit = 5615 
RTWc_limit = 4809 
CCDLc_limit = 1288 
rwq = 0 
CCDLc_limit_alone = 949 
WTRc_limit_alone = 5404 
RTWc_limit_alone = 4681 

Commands details: 
total_CMD = 102903 
n_nop = 89313 
Read = 4438 
Write = 0 
L2_Alloc = 0 
L2_WB = 680 
n_act = 4624 
n_pre = 4608 
n_ref = 0 
n_req = 5117 
total_req = 5118 

Dual Bus Interface Util: 
issued_total_row = 9232 
issued_total_col = 5118 
Row_Bus_Util =  0.089716 
CoL_Bus_Util = 0.049736 
Either_Row_CoL_Bus_Util = 0.132066 
Issued_on_Two_Bus_Simul_Util = 0.007386 
issued_two_Eff = 0.055923 
queue_avg = 0.216126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.216126
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102903 n_nop=89801 n_act=4429 n_pre=4413 n_ref_event=0 n_req=4960 n_rd=4317 n_rd_L2_A=0 n_write=0 n_wr_bk=643 bw_util=0.0482
n_activity=66758 dram_eff=0.0743
bk0: 244a 95715i bk1: 274a 94468i bk2: 224a 96238i bk3: 282a 93817i bk4: 260a 95002i bk5: 244a 95811i bk6: 284a 94597i bk7: 266a 95284i bk8: 264a 95102i bk9: 251a 95858i bk10: 336a 93941i bk11: 316a 94666i bk12: 304a 92683i bk13: 248a 95359i bk14: 264a 94545i bk15: 256a 95139i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.107056
Row_Buffer_Locality_read = 0.123002
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.523122
Bank_Level_Parallism_Col = 1.669777
Bank_Level_Parallism_Ready = 1.036089
write_to_read_ratio_blp_rw_average = 0.147377
GrpLevelPara = 1.482287 

BW Util details:
bwutil = 0.048201 
total_CMD = 102903 
util_bw = 4960 
Wasted_Col = 29790 
Wasted_Row = 18035 
Idle = 50118 

BW Util Bottlenecks: 
RCDc_limit = 40484 
RCDWRc_limit = 5559 
WTRc_limit = 5663 
RTWc_limit = 4410 
CCDLc_limit = 1258 
rwq = 0 
CCDLc_limit_alone = 920 
WTRc_limit_alone = 5446 
RTWc_limit_alone = 4289 

Commands details: 
total_CMD = 102903 
n_nop = 89801 
Read = 4317 
Write = 0 
L2_Alloc = 0 
L2_WB = 643 
n_act = 4429 
n_pre = 4413 
n_ref = 0 
n_req = 4960 
total_req = 4960 

Dual Bus Interface Util: 
issued_total_row = 8842 
issued_total_col = 4960 
Row_Bus_Util =  0.085926 
CoL_Bus_Util = 0.048201 
Either_Row_CoL_Bus_Util = 0.127324 
Issued_on_Two_Bus_Simul_Util = 0.006803 
issued_two_Eff = 0.053427 
queue_avg = 0.216505 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.216505
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102903 n_nop=90362 n_act=4222 n_pre=4206 n_ref_event=0 n_req=4791 n_rd=4198 n_rd_L2_A=0 n_write=0 n_wr_bk=593 bw_util=0.04656
n_activity=65394 dram_eff=0.07326
bk0: 266a 94583i bk1: 286a 94131i bk2: 256a 95314i bk3: 246a 95727i bk4: 216a 96814i bk5: 244a 95740i bk6: 236a 96136i bk7: 254a 95702i bk8: 268a 95886i bk9: 288a 94656i bk10: 276a 95819i bk11: 298a 94909i bk12: 236a 96179i bk13: 268a 94578i bk14: 286a 94165i bk15: 274a 94625i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.118764
Row_Buffer_Locality_read = 0.135064
Row_Buffer_Locality_write = 0.003373
Bank_Level_Parallism = 2.465971
Bank_Level_Parallism_Col = 1.645139
Bank_Level_Parallism_Ready = 1.036736
write_to_read_ratio_blp_rw_average = 0.144063
GrpLevelPara = 1.471016 

BW Util details:
bwutil = 0.046558 
total_CMD = 102903 
util_bw = 4791 
Wasted_Col = 29007 
Wasted_Row = 17409 
Idle = 51696 

BW Util Bottlenecks: 
RCDc_limit = 38957 
RCDWRc_limit = 5067 
WTRc_limit = 5100 
RTWc_limit = 4310 
CCDLc_limit = 1151 
rwq = 0 
CCDLc_limit_alone = 847 
WTRc_limit_alone = 4902 
RTWc_limit_alone = 4204 

Commands details: 
total_CMD = 102903 
n_nop = 90362 
Read = 4198 
Write = 0 
L2_Alloc = 0 
L2_WB = 593 
n_act = 4222 
n_pre = 4206 
n_ref = 0 
n_req = 4791 
total_req = 4791 

Dual Bus Interface Util: 
issued_total_row = 8428 
issued_total_col = 4791 
Row_Bus_Util =  0.081902 
CoL_Bus_Util = 0.046558 
Either_Row_CoL_Bus_Util = 0.121872 
Issued_on_Two_Bus_Simul_Util = 0.006589 
issued_two_Eff = 0.054063 
queue_avg = 0.201180 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.20118
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102903 n_nop=89793 n_act=4418 n_pre=4402 n_ref_event=0 n_req=4962 n_rd=4320 n_rd_L2_A=0 n_write=0 n_wr_bk=642 bw_util=0.04822
n_activity=68540 dram_eff=0.0724
bk0: 238a 95615i bk1: 240a 95806i bk2: 248a 95318i bk3: 272a 95149i bk4: 256a 95444i bk5: 258a 95347i bk6: 296a 94156i bk7: 266a 95411i bk8: 296a 93967i bk9: 246a 96263i bk10: 336a 93290i bk11: 354a 93172i bk12: 292a 93846i bk13: 246a 95281i bk14: 224a 96371i bk15: 252a 95109i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.109633
Row_Buffer_Locality_read = 0.125926
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.437746
Bank_Level_Parallism_Col = 1.620857
Bank_Level_Parallism_Ready = 1.025594
write_to_read_ratio_blp_rw_average = 0.154788
GrpLevelPara = 1.454609 

BW Util details:
bwutil = 0.048220 
total_CMD = 102903 
util_bw = 4962 
Wasted_Col = 30946 
Wasted_Row = 18185 
Idle = 48810 

BW Util Bottlenecks: 
RCDc_limit = 40699 
RCDWRc_limit = 5480 
WTRc_limit = 5205 
RTWc_limit = 4769 
CCDLc_limit = 1203 
rwq = 0 
CCDLc_limit_alone = 875 
WTRc_limit_alone = 5012 
RTWc_limit_alone = 4634 

Commands details: 
total_CMD = 102903 
n_nop = 89793 
Read = 4320 
Write = 0 
L2_Alloc = 0 
L2_WB = 642 
n_act = 4418 
n_pre = 4402 
n_ref = 0 
n_req = 4962 
total_req = 4962 

Dual Bus Interface Util: 
issued_total_row = 8820 
issued_total_col = 4962 
Row_Bus_Util =  0.085712 
CoL_Bus_Util = 0.048220 
Either_Row_CoL_Bus_Util = 0.127402 
Issued_on_Two_Bus_Simul_Util = 0.006530 
issued_two_Eff = 0.051259 
queue_avg = 0.214328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.214328
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102903 n_nop=89723 n_act=4445 n_pre=4429 n_ref_event=0 n_req=4989 n_rd=4342 n_rd_L2_A=0 n_write=0 n_wr_bk=647 bw_util=0.04848
n_activity=68867 dram_eff=0.07244
bk0: 224a 95985i bk1: 282a 94138i bk2: 258a 95369i bk3: 248a 95594i bk4: 258a 94972i bk5: 236a 95744i bk6: 246a 95701i bk7: 336a 92734i bk8: 278a 95794i bk9: 314a 93927i bk10: 284a 95822i bk11: 318a 94172i bk12: 258a 95370i bk13: 266a 94891i bk14: 254a 95298i bk15: 282a 94369i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.109040
Row_Buffer_Locality_read = 0.125288
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.437911
Bank_Level_Parallism_Col = 1.618760
Bank_Level_Parallism_Ready = 1.026659
write_to_read_ratio_blp_rw_average = 0.150106
GrpLevelPara = 1.443254 

BW Util details:
bwutil = 0.048483 
total_CMD = 102903 
util_bw = 4989 
Wasted_Col = 30806 
Wasted_Row = 18168 
Idle = 48940 

BW Util Bottlenecks: 
RCDc_limit = 40795 
RCDWRc_limit = 5589 
WTRc_limit = 5634 
RTWc_limit = 4214 
CCDLc_limit = 1255 
rwq = 0 
CCDLc_limit_alone = 902 
WTRc_limit_alone = 5388 
RTWc_limit_alone = 4107 

Commands details: 
total_CMD = 102903 
n_nop = 89723 
Read = 4342 
Write = 0 
L2_Alloc = 0 
L2_WB = 647 
n_act = 4445 
n_pre = 4429 
n_ref = 0 
n_req = 4989 
total_req = 4989 

Dual Bus Interface Util: 
issued_total_row = 8874 
issued_total_col = 4989 
Row_Bus_Util =  0.086237 
CoL_Bus_Util = 0.048483 
Either_Row_CoL_Bus_Util = 0.128082 
Issued_on_Two_Bus_Simul_Util = 0.006637 
issued_two_Eff = 0.051821 
queue_avg = 0.188644 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.188644
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102903 n_nop=89861 n_act=4402 n_pre=4386 n_ref_event=0 n_req=4936 n_rd=4288 n_rd_L2_A=0 n_write=0 n_wr_bk=649 bw_util=0.04798
n_activity=67946 dram_eff=0.07266
bk0: 284a 93899i bk1: 256a 95074i bk2: 216a 96747i bk3: 288a 93969i bk4: 276a 94333i bk5: 238a 96234i bk6: 290a 94018i bk7: 270a 94978i bk8: 308a 94583i bk9: 278a 94682i bk10: 330a 93299i bk11: 300a 95426i bk12: 204a 97308i bk13: 234a 96114i bk14: 268a 94529i bk15: 248a 95164i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.108185
Row_Buffer_Locality_read = 0.124300
Row_Buffer_Locality_write = 0.001543
Bank_Level_Parallism = 2.440163
Bank_Level_Parallism_Col = 1.632766
Bank_Level_Parallism_Ready = 1.025116
write_to_read_ratio_blp_rw_average = 0.152544
GrpLevelPara = 1.466823 

BW Util details:
bwutil = 0.047977 
total_CMD = 102903 
util_bw = 4937 
Wasted_Col = 30314 
Wasted_Row = 18445 
Idle = 49207 

BW Util Bottlenecks: 
RCDc_limit = 40313 
RCDWRc_limit = 5560 
WTRc_limit = 5643 
RTWc_limit = 4312 
CCDLc_limit = 1171 
rwq = 0 
CCDLc_limit_alone = 847 
WTRc_limit_alone = 5433 
RTWc_limit_alone = 4198 

Commands details: 
total_CMD = 102903 
n_nop = 89861 
Read = 4288 
Write = 0 
L2_Alloc = 0 
L2_WB = 649 
n_act = 4402 
n_pre = 4386 
n_ref = 0 
n_req = 4936 
total_req = 4937 

Dual Bus Interface Util: 
issued_total_row = 8788 
issued_total_col = 4937 
Row_Bus_Util =  0.085401 
CoL_Bus_Util = 0.047977 
Either_Row_CoL_Bus_Util = 0.126741 
Issued_on_Two_Bus_Simul_Util = 0.006637 
issued_two_Eff = 0.052369 
queue_avg = 0.212433 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.212433
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102903 n_nop=89400 n_act=4584 n_pre=4568 n_ref_event=0 n_req=5142 n_rd=4456 n_rd_L2_A=0 n_write=0 n_wr_bk=686 bw_util=0.04997
n_activity=68088 dram_eff=0.07552
bk0: 244a 95835i bk1: 240a 95964i bk2: 238a 95931i bk3: 250a 94983i bk4: 292a 93771i bk5: 232a 96013i bk6: 266a 94865i bk7: 254a 95255i bk8: 286a 95094i bk9: 296a 94551i bk10: 348a 92845i bk11: 326a 94114i bk12: 302a 93616i bk13: 280a 94577i bk14: 278a 94339i bk15: 324a 92486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.108518
Row_Buffer_Locality_read = 0.125224
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.559749
Bank_Level_Parallism_Col = 1.667987
Bank_Level_Parallism_Ready = 1.028588
write_to_read_ratio_blp_rw_average = 0.159702
GrpLevelPara = 1.489614 

BW Util details:
bwutil = 0.049969 
total_CMD = 102903 
util_bw = 5142 
Wasted_Col = 30627 
Wasted_Row = 17889 
Idle = 49245 

BW Util Bottlenecks: 
RCDc_limit = 41500 
RCDWRc_limit = 5895 
WTRc_limit = 5914 
RTWc_limit = 4304 
CCDLc_limit = 1285 
rwq = 0 
CCDLc_limit_alone = 948 
WTRc_limit_alone = 5688 
RTWc_limit_alone = 4193 

Commands details: 
total_CMD = 102903 
n_nop = 89400 
Read = 4456 
Write = 0 
L2_Alloc = 0 
L2_WB = 686 
n_act = 4584 
n_pre = 4568 
n_ref = 0 
n_req = 5142 
total_req = 5142 

Dual Bus Interface Util: 
issued_total_row = 9152 
issued_total_col = 5142 
Row_Bus_Util =  0.088938 
CoL_Bus_Util = 0.049969 
Either_Row_CoL_Bus_Util = 0.131221 
Issued_on_Two_Bus_Simul_Util = 0.007687 
issued_two_Eff = 0.058580 
queue_avg = 0.220946 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.220946
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102903 n_nop=89715 n_act=4451 n_pre=4435 n_ref_event=0 n_req=4997 n_rd=4346 n_rd_L2_A=0 n_write=0 n_wr_bk=651 bw_util=0.04856
n_activity=66701 dram_eff=0.07492
bk0: 304a 93098i bk1: 248a 94901i bk2: 274a 94425i bk3: 222a 96625i bk4: 240a 95622i bk5: 280a 94429i bk6: 278a 95222i bk7: 264a 95353i bk8: 294a 94451i bk9: 290a 94588i bk10: 314a 94261i bk11: 306a 94860i bk12: 248a 95305i bk13: 276a 94215i bk14: 250a 95618i bk15: 258a 94735i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.109266
Row_Buffer_Locality_read = 0.125633
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.533809
Bank_Level_Parallism_Col = 1.665095
Bank_Level_Parallism_Ready = 1.031619
write_to_read_ratio_blp_rw_average = 0.155332
GrpLevelPara = 1.473026 

BW Util details:
bwutil = 0.048560 
total_CMD = 102903 
util_bw = 4997 
Wasted_Col = 30147 
Wasted_Row = 17637 
Idle = 50122 

BW Util Bottlenecks: 
RCDc_limit = 40623 
RCDWRc_limit = 5575 
WTRc_limit = 5623 
RTWc_limit = 4704 
CCDLc_limit = 1346 
rwq = 0 
CCDLc_limit_alone = 955 
WTRc_limit_alone = 5368 
RTWc_limit_alone = 4568 

Commands details: 
total_CMD = 102903 
n_nop = 89715 
Read = 4346 
Write = 0 
L2_Alloc = 0 
L2_WB = 651 
n_act = 4451 
n_pre = 4435 
n_ref = 0 
n_req = 4997 
total_req = 4997 

Dual Bus Interface Util: 
issued_total_row = 8886 
issued_total_col = 4997 
Row_Bus_Util =  0.086353 
CoL_Bus_Util = 0.048560 
Either_Row_CoL_Bus_Util = 0.128160 
Issued_on_Two_Bus_Simul_Util = 0.006754 
issued_two_Eff = 0.052699 
queue_avg = 0.237010 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.23701
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102903 n_nop=89053 n_act=4698 n_pre=4682 n_ref_event=0 n_req=5255 n_rd=4521 n_rd_L2_A=0 n_write=0 n_wr_bk=734 bw_util=0.05107
n_activity=70103 dram_eff=0.07496
bk0: 252a 95460i bk1: 257a 94767i bk2: 312a 92586i bk3: 262a 94626i bk4: 250a 95162i bk5: 282a 94606i bk6: 262a 94884i bk7: 308a 93256i bk8: 300a 94448i bk9: 274a 95263i bk10: 340a 93381i bk11: 332a 94120i bk12: 282a 94202i bk13: 304a 93184i bk14: 260a 95026i bk15: 244a 95412i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.105994
Row_Buffer_Locality_read = 0.122982
Row_Buffer_Locality_write = 0.001362
Bank_Level_Parallism = 2.535297
Bank_Level_Parallism_Col = 1.660442
Bank_Level_Parallism_Ready = 1.037107
write_to_read_ratio_blp_rw_average = 0.162985
GrpLevelPara = 1.479328 

BW Util details:
bwutil = 0.051068 
total_CMD = 102903 
util_bw = 5255 
Wasted_Col = 32236 
Wasted_Row = 18250 
Idle = 47162 

BW Util Bottlenecks: 
RCDc_limit = 42559 
RCDWRc_limit = 6233 
WTRc_limit = 5935 
RTWc_limit = 5766 
CCDLc_limit = 1302 
rwq = 0 
CCDLc_limit_alone = 908 
WTRc_limit_alone = 5689 
RTWc_limit_alone = 5618 

Commands details: 
total_CMD = 102903 
n_nop = 89053 
Read = 4521 
Write = 0 
L2_Alloc = 0 
L2_WB = 734 
n_act = 4698 
n_pre = 4682 
n_ref = 0 
n_req = 5255 
total_req = 5255 

Dual Bus Interface Util: 
issued_total_row = 9380 
issued_total_col = 5255 
Row_Bus_Util =  0.091154 
CoL_Bus_Util = 0.051068 
Either_Row_CoL_Bus_Util = 0.134593 
Issued_on_Two_Bus_Simul_Util = 0.007629 
issued_two_Eff = 0.056679 
queue_avg = 0.227603 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.227603
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102903 n_nop=89737 n_act=4426 n_pre=4410 n_ref_event=0 n_req=5005 n_rd=4348 n_rd_L2_A=0 n_write=0 n_wr_bk=657 bw_util=0.04864
n_activity=68741 dram_eff=0.07281
bk0: 256a 94910i bk1: 262a 94789i bk2: 272a 94634i bk3: 262a 95206i bk4: 262a 95355i bk5: 242a 95390i bk6: 270a 95098i bk7: 272a 94550i bk8: 330a 93769i bk9: 290a 95004i bk10: 326a 93960i bk11: 312a 94915i bk12: 272a 94703i bk13: 260a 95192i bk14: 230a 95534i bk15: 230a 96264i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.115684
Row_Buffer_Locality_read = 0.132935
Row_Buffer_Locality_write = 0.001522
Bank_Level_Parallism = 2.434299
Bank_Level_Parallism_Col = 1.630073
Bank_Level_Parallism_Ready = 1.032567
write_to_read_ratio_blp_rw_average = 0.156121
GrpLevelPara = 1.460587 

BW Util details:
bwutil = 0.048638 
total_CMD = 102903 
util_bw = 5005 
Wasted_Col = 30726 
Wasted_Row = 18568 
Idle = 48604 

BW Util Bottlenecks: 
RCDc_limit = 40507 
RCDWRc_limit = 5605 
WTRc_limit = 5377 
RTWc_limit = 4600 
CCDLc_limit = 1217 
rwq = 0 
CCDLc_limit_alone = 852 
WTRc_limit_alone = 5159 
RTWc_limit_alone = 4453 

Commands details: 
total_CMD = 102903 
n_nop = 89737 
Read = 4348 
Write = 0 
L2_Alloc = 0 
L2_WB = 657 
n_act = 4426 
n_pre = 4410 
n_ref = 0 
n_req = 5005 
total_req = 5005 

Dual Bus Interface Util: 
issued_total_row = 8836 
issued_total_col = 5005 
Row_Bus_Util =  0.085867 
CoL_Bus_Util = 0.048638 
Either_Row_CoL_Bus_Util = 0.127946 
Issued_on_Two_Bus_Simul_Util = 0.006560 
issued_two_Eff = 0.051268 
queue_avg = 0.203590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.20359

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3454, Miss = 2156, Miss_rate = 0.624, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 3477, Miss = 2172, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 3504, Miss = 2200, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 3546, Miss = 2206, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3465, Miss = 2156, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 3474, Miss = 2154, Miss_rate = 0.620, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 3439, Miss = 2166, Miss_rate = 0.630, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 3456, Miss = 2160, Miss_rate = 0.625, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 3381, Miss = 2094, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 3195, Miss = 1948, Miss_rate = 0.610, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 3756, Miss = 2378, Miss_rate = 0.633, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 3444, Miss = 2152, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 3363, Miss = 2078, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 3468, Miss = 2160, Miss_rate = 0.623, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 3411, Miss = 2108, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 3357, Miss = 2084, Miss_rate = 0.621, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 3570, Miss = 2232, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 3390, Miss = 2120, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 3498, Miss = 2190, Miss_rate = 0.626, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 3501, Miss = 2180, Miss_rate = 0.623, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 3409, Miss = 2110, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 3477, Miss = 2176, Miss_rate = 0.626, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 3333, Miss = 2058, Miss_rate = 0.617, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 3393, Miss = 2104, Miss_rate = 0.620, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 3570, Miss = 2238, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 3390, Miss = 2102, Miss_rate = 0.620, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 3522, Miss = 2218, Miss_rate = 0.630, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 3256, Miss = 2022, Miss_rate = 0.621, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 3504, Miss = 2178, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 3375, Miss = 2098, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 3502, Miss = 2190, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 3381, Miss = 2098, Miss_rate = 0.621, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 3534, Miss = 2224, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 3481, Miss = 2183, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 3360, Miss = 2080, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 3664, Miss = 2306, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 3279, Miss = 2030, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 3408, Miss = 2124, Miss_rate = 0.623, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[38]: Access = 3484, Miss = 2192, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 3334, Miss = 2068, Miss_rate = 0.620, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 3384, Miss = 2098, Miss_rate = 0.620, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 3408, Miss = 2134, Miss_rate = 0.626, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 3444, Miss = 2146, Miss_rate = 0.623, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 3525, Miss = 2218, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 3534, Miss = 2234, Miss_rate = 0.632, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 3519, Miss = 2204, Miss_rate = 0.626, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 3514, Miss = 2180, Miss_rate = 0.620, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 3418, Miss = 2137, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 3310, Miss = 2040, Miss_rate = 0.616, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 3453, Miss = 2158, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 3489, Miss = 2186, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 3433, Miss = 2134, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 3318, Miss = 2060, Miss_rate = 0.621, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 3594, Miss = 2282, Miss_rate = 0.635, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 3499, Miss = 2176, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 3405, Miss = 2112, Miss_rate = 0.620, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 3561, Miss = 2254, Miss_rate = 0.633, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 3498, Miss = 2202, Miss_rate = 0.630, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 3502, Miss = 2202, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 3436, Miss = 2144, Miss_rate = 0.624, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[60]: Access = 3603, Miss = 2258, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 3595, Miss = 2263, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 3546, Miss = 2218, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 3409, Miss = 2130, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 221202
L2_total_cache_misses = 138063
L2_total_cache_miss_rate = 0.6241
L2_total_cache_pending_hits = 6
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17597
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67061
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 71002
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 65536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 155666
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 65536
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=221202
icnt_total_pkts_simt_to_mem=221202
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 221202
Req_Network_cycles = 137043
Req_Network_injected_packets_per_cycle =       1.6141 
Req_Network_conflicts_per_cycle =       0.0224
Req_Network_conflicts_per_cycle_util =       0.0298
Req_Bank_Level_Parallism =       2.1462
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0005
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0252

Reply_Network_injected_packets_num = 221202
Reply_Network_cycles = 137043
Reply_Network_injected_packets_per_cycle =        1.6141
Reply_Network_conflicts_per_cycle =        0.5338
Reply_Network_conflicts_per_cycle_util =       0.7321
Reply_Bank_Level_Parallism =       2.2138
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0090
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0202
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 38 sec (338 sec)
gpgpu_simulation_rate = 46975 (inst/sec)
gpgpu_simulation_rate = 405 (cycle/sec)
gpgpu_silicon_slowdown = 2795061x
GPGPU-Sim: detected inactive GPU simulation thread

total_us: 1 laps, 277101208 us


gen_hists: 1 laps, 277101208.000000 us/lap, 34637651.000000 us/cta

GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
