
<table>
<tr>
<td align="center"><img src="https://www.xilinx.com/content/dam/xilinx/imgs/press/media-kits/corporate/xilinx-logo.png" width="30%"/>
</td>
</tr>
</table>
<p>This tutorial targets the event trace feature running on the hardware board that allows you to understand how the design is executed on hardware. With support from Vitis™ analyzer, you can view the function calls, stalls (both execution and memory), and the flow of execution in the AI Engine. This information is helpful to improve the overall design performance. The steps within this tutorial introduce event trace compilation options, running the design on hardware to generate event trace with XSDB and XRT flows, collect generated event trace data, and launch Vitis_analyzer to review the design execution on hardware.</p>
<p>This tutorial targets the VCK190 ES board (see https://www.xilinx.com/products/boards-and-kits/vck190.html). This board is currently available via early access. If you have already purchased this board, download the necessary files from the lounge and ensure you have the correct licenses installed. If you do not have a board and ES license, contact your Xilinx sales contact.</p>
<p>In this tutorial you will learn how to:</p>
<ul class="simple">
<li><p>Enable the event trace feature to compile your design.</p></li>
<li><p>Execute the design on a board with XSDB or XRT flow to generate event trace data.</p></li>
<li><p>Utilize Vitis_analyzer to post-process the generated event trace data to evaluate the AI Engine design.</p></li>
</ul>
<p><a class="reference external" href="#Event-trace-build-options-generation-and-visualization">Event Trace Build Options, Generation and Visualization</a></p>
<p><a class="reference external" href="#Event-trace-considerations">Event Trace Considerations</a></p>
<p><a class="reference external" href="#Event-trace-limitations">Event Trace Limitations</a></p>
<h2>Step 1. Download tutorial source code</h2>
<p>Download the design from https://github.com/Xilinx/Vitis-Tutorials/. Go to ${DOWNLOAD_PATH}/AI_Engine_Development/Feature_Tutorials/09-debug-walkthrough to obtain source code of this tutorial.</p>
<h2>Step 2. Setup build environmental variables</h2>
<p>Follow the instructions from the introduction section of https://github.com/Xilinx/Vitis-Tutorials/blob/master/AI_Engine_Development/Feature_Tutorials/09-debug-walkthrough/README.md for  build environmental variables setup.</p>
<h2>Step 3. Build the tutorial</h2>
<p>After source code is downloaded, use the Makefile from this repository.
Type in “make” to build this event trace tutorial.</p>
<p>Note: Due to the size of this tutorial and build machine configuration, it may take several hours for the build to complete.</p>
<p>Event trace options in AI Engine Compiler. These options are enabled in the Makefile.</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>--event-trace<span class="o">=</span>runtime
--num-trace-streams<span class="o">=</span><span class="m">8</span>
--event-trace-port<span class="o">=</span>gmio
--trace-plio-width<span class="o">=</span><span class="m">64</span>
--broadcast-enable-core<span class="o">=</span><span class="nb">true</span>
--xlopt<span class="o">=</span><span class="m">0</span>
</pre></div>
</div>
<p>Where</p>
<ul class="simple">
<li><p>–event-trace=runtime: Enables run-time event trace configuration. The supported values are functions, functions_partial_stalls, functions_all_stalls, and runtime.</p></li>
<li><p>–num-trace-streams=8: Sets the number of trace streams to be 8 to collect generated event trace data per prior recommendation. (default:8).</p></li>
<li><p>–event-trace-port=gmio: Sets the AI Engine event tracing port to be plio. (default: plio). Recommend GMIO to preserve PL resources and minimize chances with timing errors in build time.</p></li>
<li><p>–trace-plio-width=64: Sets PLIO width in bit for trace streams (default: 64)</p></li>
<li><p>–broadcast-enable-core=true: Enables all AI Engine cores associated with a graph using broadcast. This option reserves one broadcast channel in the array for core enabling purpose. (default: false)</p></li>
<li><p>–xlopt=0: Disable aiecompiler optimization for debug purposes.</p></li>
</ul>
<p>Issue the command <code class="docutils literal notranslate"><span class="pre">aiecompiler</span> <span class="pre">-h</span></code> to display AI Engine compiler options that include event trace.</p>
<p>Design with the <code class="docutils literal notranslate"><span class="pre">--event-trace=runtime</span></code> option in build that enables run-time events during compile time. This only needs to build the design once and allows different event trace levels to be generated during run time via XSDB or XRT flow.</p>
<h2>Step 4. Prepare hardware board</h2>
<p>After the design is built, we are ready to run on the hardware board.</p>
<ul class="simple">
<li><p>Flash the SD card with the built sd_card.img.</p></li>
<li><p>Plug the flashed SD card into the SD card slot of the vck190 board.</p></li>
<li><p>Connect the USB type C cable to the board and computer that supports serial port connection.</p></li>
<li><p>Set the serial port configuration with Speed=<code class="docutils literal notranslate"><span class="pre">115200</span></code>, Data=<code class="docutils literal notranslate"><span class="pre">8</span> <span class="pre">bit</span></code>, Parity=<code class="docutils literal notranslate"><span class="pre">none</span></code>, Stop bits=<code class="docutils literal notranslate"><span class="pre">1</span> <span class="pre">bit</span></code> and flow control=<code class="docutils literal notranslate"><span class="pre">none</span></code>.</p></li>
<li><p>Power up the vck190 board to see boot messages from serial connection.</p></li>
</ul>
<h2>Step 5. Event trace generation</h2>
<p>There are two event trace generation flows to generate event trace data for your design, XSDB or XRT.</p>
<h3>Step 5.1. Event trace with XSDB flow</h3>
<p>Launch hw_server from host computer that has physical connection to vck190 board.</p>
<p>Launch xsdb from your host computer that built your design:</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>xsdb
%xsdb connect -url TCP:<span class="si">${</span><span class="nv">COMPUTER</span><span class="p"> NAME/IP</span><span class="si">}</span>:3121
%xsdb ta
%xsdb ta <span class="m">1</span>
%xsdb <span class="nb">source</span> <span class="si">${</span><span class="nv">XILINX_VITIS_INSTALL_PATH</span><span class="si">}</span>/installs/lin64/Vitis/2021.2/scripts/vitis/util/aie_trace.tcl
%xsdb aietrace start -graphs dut -config-level functions_all_stalls -work-dir ./Work -link-summary ./bf_hw.xclbin.xclbin.link_summary -base-address 0x900000000 -depth 0x8000000
</pre></div>
</div>
<p>Note:</p>
<ol class="simple">
<li><p>-base-address <code class="docutils literal notranslate"><span class="pre">0x900000000</span></code> is the address that needs to avoid collision with your design.</p></li>
<li><p>-depth <code class="docutils literal notranslate"><span class="pre">0x8000000</span></code> is the size of event trace file. Please adjust accordingly with your design size and amount of event trace data.</p></li>
<li><p>-config-level specifies functions, functions_partial_stalls, or functions_all_stalls.</p></li>
</ol>
<h3>Step 5.2. Event Trace with XRT flow</h3>
<p>Create an <code class="docutils literal notranslate"><span class="pre">xrt.ini</span></code> file on SD card using the following lines.</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span><span class="o">[</span>Debug<span class="o">]</span>
<span class="nv">aie_trace</span><span class="o">=</span><span class="nb">true</span>
<span class="nv">aie_trace_buffer_size</span><span class="o">=</span>100M
<span class="nv">aie_trace_metrics</span> <span class="o">=</span> functions_all_stalls
</pre></div>
</div>
<p>Note: aie_trace_metrics specifies <code class="docutils literal notranslate"><span class="pre">functions</span></code>, <code class="docutils literal notranslate"><span class="pre">functions_partial_stalls</span></code>, or <code class="docutils literal notranslate"><span class="pre">functions_all_stalls</span></code>.</p>
<h2>Step 6 to Run Application after Petalinux Boots up on Board</h2>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span><span class="nb">cd</span> /mnt/sd-mmcblk0p1
<span class="nb">export</span> <span class="nv">XILINX_XRT</span><span class="o">=</span>/usr
./ps_app.exe a.xclbin
</pre></div>
</div>
<h2>Step 7. Collect Event Trace Files</h2>
<p>After the design run completes on the hardware, the generated events and run_summary files need to be collected and ready to be examined.</p>
<h3>Step 7.1. XSDB Flow</h3>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>%xsdb aietrace stop
</pre></div>
</div>
<p><code class="docutils literal notranslate"><span class="pre">aie_trace_N.txt</span></code> and <code class="docutils literal notranslate"><span class="pre">aie_trace_profile.run_summary</span></code> files are created and transferred to the host computer that launched XSDB. Make sure those files are at the same level as design’s Work directory.</p>
<h3>Step 7.2. XRT Flow</h3>
<p><code class="docutils literal notranslate"><span class="pre">aie_trace_N.txt</span></code>, <code class="docutils literal notranslate"><span class="pre">aie_event_runtime_config.json</span></code> and <code class="docutils literal notranslate"><span class="pre">xrt.run_summary</span></code> files are created on the SD card.
Transfer <code class="docutils literal notranslate"><span class="pre">aie_trace_N.txt</span></code>, <code class="docutils literal notranslate"><span class="pre">aie_event_runtime_config.json</span></code> and <code class="docutils literal notranslate"><span class="pre">xrt.run_summary</span></code> files from SD card back to where design is at same level as design’s Work directory.</p>
<p>Note: Generated run summary file is named <code class="docutils literal notranslate"><span class="pre">xrt.run_summary</span></code> from XRT flow, and named <code class="docutils literal notranslate"><span class="pre">aie_trace_profile.run_summary</span></code> for XSDB flow.</p>
<h2>Step 8. Launch Vitis Analyzer to Examine Event Trace Files</h2>
<p>Launch Vitis Analyzer tool.</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>vitis_analyzer
</pre></div>
</div>
<p>Select <strong>file-&gt;Open Summary</strong>, then browse to the design’s run_summary file.
<img src="images/et_va_init.png"/>
<img src="images/et_va_init1.png" width="600"/></p>
<p>Or</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>vitis_analyzer aie_trace_profile.run.summary
</pre></div>
</div>
<p>Note: When run vitis_analyzer the first time to view the design, vitis_analyzer prompts asking the design’s compile summary file, slect <code class="docutils literal notranslate"><span class="pre">Work/project.aiecompile_summary</span></code> file.</p>
<p>Select <strong>Trace</strong> from Vitis analyzer. Initially details of events are not shown.
<img src="images/et_va_init2.png"/></p>
<p>Zoom in to see detailed information for each state of AI Engine tiles.
<img src="images/et_va_run.png"/></p>
<p>Now you know that all the steps of event trace running on hardware board.</p>
<h2>Event Trace Choice Considerations</h2>
<p>Based on the design, select GMIO if the design has limited PL resources left for event trace generation. Otherwise, select PLIO for event trace generation.</p>
<table border="1" class="docutils">
<thead>
<tr>
<th align="left"></th>
<th align="center">Baremetal</th>
<th align="center">Petalinux</th>
<th align="center">Bandwidth</th>
<th align="left">PL resources used</th>
</tr>
</thead>
<tbody>
<tr>
<td align="left">PLIO/XSDB</td>
<td align="center">O</td>
<td align="center">O</td>
<td align="center">pl clock-rate * trace-plio-width</td>
<td align="left">Yes</td>
</tr>
<tr>
<td align="left">PLIO/XRT</td>
<td align="center"></td>
<td align="center">O</td>
<td align="center">pl clock-rate * trace-plio-width</td>
<td align="left">Yes</td>
</tr>
<tr>
<td align="left">GMIO/XSDB</td>
<td align="center">O</td>
<td align="center">O</td>
<td align="center"></td>
<td align="left">No</td>
</tr>
<tr>
<td align="left">GMIO/XRT</td>
<td align="center"></td>
<td align="center">O</td>
<td align="center"></td>
<td align="left">No</td>
</tr>
</tbody>
</table>
<h2>Number of Event Trace Streams Methodology</h2>
<table border="1" class="docutils">
<thead>
<tr>
<th align="left">Number of cores</th>
<th align="left">Recommended number of streams</th>
</tr>
</thead>
<tbody>
<tr>
<td align="left">Less than 10</td>
<td align="left">1</td>
</tr>
<tr>
<td align="left">Between 10 and 20</td>
<td align="left">2</td>
</tr>
<tr>
<td align="left">Between 20 and 40</td>
<td align="left">4</td>
</tr>
<tr>
<td align="left">Between 40 and 80</td>
<td align="left">8</td>
</tr>
<tr>
<td align="left">Larger than 80</td>
<td align="left">16</td>
</tr>
<tr>
<td align="left">Intense debug</td>
<td align="left">16</td>
</tr>
<tr>
<td align="left"></td>
<td align="left">Not recommended to use more than 16 streams due to resource constraints</td>
</tr>
</tbody>
</table>
<ol class="simple">
<li><p>Due to limited resources, overruns can be seen from event trace. Follow <a class="reference external" href="#Number-of-event-trace-streams-methodology">Number of event trace streams methodology</a> to configure number of trace streams minimize overruns issue.</p></li>
<li><p>It is required that the <code class="docutils literal notranslate"><span class="pre">--broadcast-enable-core</span></code> option is used to compile the design. This is to eliminate time sync issues where start time of each tile is off by ~100 ns or more.</p></li>
<li><p>Run forever applications are supported by XSDB flow only.</p></li>
</ol>
<p>GitHub issues will be used for tracking requests and bugs. For questions go to <a class="reference external" href="https://support.xilinx.com/">support.xilinx.com</a>.</p>
<p>Licensed under the Apache License, Version 2.0 (the “License”);
you may not use this file except in compliance with the License.
You may obtain a copy of the License at</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">http</span><span class="p">:</span><span class="o">//</span><span class="n">www</span><span class="o">.</span><span class="n">apache</span><span class="o">.</span><span class="n">org</span><span class="o">/</span><span class="n">licenses</span><span class="o">/</span><span class="n">LICENSE</span><span class="o">-</span><span class="mf">2.0</span>
</pre></div>
</div>
<p>Unless required by applicable law or agreed to in writing, software
distributed under the License is distributed on an “AS IS” BASIS,
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
See the License for the specific language governing permissions and
limitations under the License.</p>
<p align="center"><sup>XD054 | © Copyright 2021 Xilinx, Inc.</sup></p>
<footer>
<!-- Atalwar: Moved the footer code to layout.html to resolve conflict with the Xilinx template -->
</footer>
