

================================================================
== Vitis HLS Report for 'AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3'
================================================================
* Date:           Wed Sep  4 19:39:07 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.309 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      769|      769|  2.538 us|  2.538 us|  769|  769|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_319_3  |      767|      767|         5|          3|          1|   255|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 3, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%lhs_V = alloca i32 1"   --->   Operation 8 'alloca' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p1_V = alloca i32 1"   --->   Operation 9 'alloca' 'p1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%conv_i_i1584_read = read i27 @_ssdm_op_Read.ap_auto.i27, i27 %conv_i_i1584"   --->   Operation 10 'read' 'conv_i_i1584_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %j"   --->   Operation 11 'read' 'j_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%conv_i_i1584_cast = sext i27 %conv_i_i1584_read"   --->   Operation 12 'sext' 'conv_i_i1584_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %p1_V"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %lhs_V"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.cond"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p1_V_1 = load i11 %p1_V"   --->   Operation 16 'load' 'p1_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i11 %p1_V_1"   --->   Operation 17 'zext' 'zext_ln587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%hist_0_addr = getelementptr i32 %hist_0, i64 0, i64 %zext_ln587" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:319]   --->   Operation 18 'getelementptr' 'hist_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%hist_1_addr = getelementptr i32 %hist_1, i64 0, i64 %zext_ln587" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:319]   --->   Operation 19 'getelementptr' 'hist_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%hist_2_addr = getelementptr i32 %hist_2, i64 0, i64 %zext_ln587" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:319]   --->   Operation 20 'getelementptr' 'hist_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.23ns)   --->   "%hist_0_load = load i10 %hist_0_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:319]   --->   Operation 21 'load' 'hist_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 22 [2/2] (1.23ns)   --->   "%hist_1_load = load i10 %hist_1_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:319]   --->   Operation 22 'load' 'hist_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 23 [2/2] (1.23ns)   --->   "%hist_2_load = load i10 %hist_2_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:319]   --->   Operation 23 'load' 'hist_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 2 <SV = 1> <Delay = 1.71>
ST_2 : Operation 24 [1/2] (1.23ns)   --->   "%hist_0_load = load i10 %hist_0_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:319]   --->   Operation 24 'load' 'hist_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 25 [1/2] (1.23ns)   --->   "%hist_1_load = load i10 %hist_1_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:319]   --->   Operation 25 'load' 'hist_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 26 [1/2] (1.23ns)   --->   "%hist_2_load = load i10 %hist_2_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:319]   --->   Operation 26 'load' 'hist_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 27 [1/1] (0.47ns)   --->   "%rhs_V = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %hist_0_load, i32 %hist_1_load, i32 %hist_2_load, i2 %j_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:319]   --->   Operation 27 'mux' 'rhs_V' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.30>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%n1_V_2 = load i32 %lhs_V"   --->   Operation 28 'load' 'n1_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i32 %n1_V_2"   --->   Operation 29 'zext' 'zext_ln232' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln232_23 = zext i32 %rhs_V"   --->   Operation 30 'zext' 'zext_ln232_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.01ns)   --->   "%ret_V = add i33 %zext_ln232_23, i33 %zext_ln232"   --->   Operation 31 'add' 'ret_V' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (1.00ns)   --->   "%icmp_ln1073 = icmp_ult  i33 %ret_V, i33 %conv_i_i1584_cast"   --->   Operation 32 'icmp' 'icmp_ln1073' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node and_ln319)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %p1_V_1, i32 10"   --->   Operation 33 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node and_ln319)   --->   "%xor_ln1073 = xor i1 %tmp, i1 1"   --->   Operation 34 'xor' 'xor_ln1073' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln319 = and i1 %icmp_ln1073, i1 %xor_ln1073" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:319]   --->   Operation 35 'and' 'and_ln319' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.79ns)   --->   "%p1_V_2 = add i11 %p1_V_1, i11 1"   --->   Operation 36 'add' 'p1_V_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln319 = br i1 %and_ln319, void %while.cond41.preheader.exitStub, void %while.body" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:319]   --->   Operation 37 'br' 'br_ln319' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%minValue_V_read = read i18 @_ssdm_op_Read.ap_auto.i18P0A, i18 %minValue_V"   --->   Operation 38 'read' 'minValue_V_read' <Predicate = (and_ln319)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%minValue_V_3_read = read i18 @_ssdm_op_Read.ap_auto.i18P0A, i18 %minValue_V_3"   --->   Operation 39 'read' 'minValue_V_3_read' <Predicate = (and_ln319)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%minValue_V_4_read = read i18 @_ssdm_op_Read.ap_auto.i18P0A, i18 %minValue_V_4"   --->   Operation 40 'read' 'minValue_V_4_read' <Predicate = (and_ln319)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 75 'ret' 'ret_ln0' <Predicate = (!and_ln319)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.99>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln320 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_18" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:320]   --->   Operation 41 'specpipeline' 'specpipeline_ln320' <Predicate = (and_ln319)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln321 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:321]   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln321' <Predicate = (and_ln319)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln322 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:322]   --->   Operation 43 'specloopname' 'specloopname_ln322' <Predicate = (and_ln319)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.01ns)   --->   "%n1_V = add i32 %rhs_V, i32 %n1_V_2"   --->   Operation 44 'add' 'n1_V' <Predicate = (and_ln319)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.47ns)   --->   "%tmp_7 = mux i18 @_ssdm_op_Mux.ap_auto.3i18.i2, i18 %minValue_V_read, i18 %minValue_V_3_read, i18 %minValue_V_4_read, i2 %j_read"   --->   Operation 45 'mux' 'tmp_7' <Predicate = (and_ln319)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (1.08ns)   --->   "%icmp_ln1466 = icmp_eq  i18 %tmp_7, i18 262080"   --->   Operation 46 'icmp' 'icmp_ln1466' <Predicate = (and_ln319)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.42ns)   --->   "%br_ln854 = br i1 %icmp_ln1466, void %if.end.i.i1549, void %if.then.i.i1546"   --->   Operation 47 'br' 'br_ln854' <Predicate = (and_ln319)> <Delay = 0.42>
ST_4 : Operation 48 [1/1] (0.44ns)   --->   "%switch_ln854 = switch i2 %j_read, void %V32.i.i27.i.i15162168.case.24, i2 0, void %V32.i.i27.i.i15162168.case.02, i2 1, void %V32.i.i27.i.i15162168.case.13"   --->   Operation 48 'switch' 'switch_ln854' <Predicate = (icmp_ln1466)> <Delay = 0.44>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%write_ln854 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %minValue_V_3, i18 0"   --->   Operation 49 'write' 'write_ln854' <Predicate = (and_ln319 & icmp_ln1466 & j_read == 1)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.42ns)   --->   "%br_ln854 = br void %if.end.i.i1549"   --->   Operation 50 'br' 'br_ln854' <Predicate = (and_ln319 & icmp_ln1466 & j_read == 1)> <Delay = 0.42>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%write_ln854 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %minValue_V, i18 0"   --->   Operation 51 'write' 'write_ln854' <Predicate = (and_ln319 & icmp_ln1466 & j_read == 0)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.42ns)   --->   "%br_ln854 = br void %if.end.i.i1549"   --->   Operation 52 'br' 'br_ln854' <Predicate = (and_ln319 & icmp_ln1466 & j_read == 0)> <Delay = 0.42>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln854 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %minValue_V_4, i18 0"   --->   Operation 53 'write' 'write_ln854' <Predicate = (and_ln319 & icmp_ln1466 & j_read != 0 & j_read != 1)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.42ns)   --->   "%br_ln854 = br void %if.end.i.i1549"   --->   Operation 54 'br' 'br_ln854' <Predicate = (and_ln319 & icmp_ln1466 & j_read != 0 & j_read != 1)> <Delay = 0.42>
ST_4 : Operation 55 [1/1] (0.87ns)   --->   "%minValue_V_1 = add i18 %tmp_7, i18 64"   --->   Operation 55 'add' 'minValue_V_1' <Predicate = (and_ln319)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.44ns)   --->   "%switch_ln859 = switch i2 %j_read, void %V32.i.i27.i.i15162168.case.2, i2 0, void %V32.i.i27.i.i15162168.case.0, i2 1, void %V32.i.i27.i.i15162168.case.1"   --->   Operation 56 'switch' 'switch_ln859' <Predicate = (and_ln319)> <Delay = 0.44>
ST_4 : Operation 57 [1/1] (0.42ns)   --->   "%store_ln319 = store i11 %p1_V_2, i11 %p1_V" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:319]   --->   Operation 57 'store' 'store_ln319' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 58 [1/1] (0.42ns)   --->   "%store_ln319 = store i32 %n1_V, i32 %lhs_V" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:319]   --->   Operation 58 'store' 'store_ln319' <Predicate = true> <Delay = 0.42>

State 5 <SV = 4> <Delay = 0.42>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%empty_286 = phi i18 %minValue_V_4_read, void %V32.i.i27.i.i15162168.case.13, i18 %minValue_V_4_read, void %V32.i.i27.i.i15162168.case.02, i18 0, void %V32.i.i27.i.i15162168.case.24, i18 %minValue_V_4_read, void %while.body"   --->   Operation 59 'phi' 'empty_286' <Predicate = (and_ln319)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%empty_287 = phi i18 0, void %V32.i.i27.i.i15162168.case.13, i18 %minValue_V_3_read, void %V32.i.i27.i.i15162168.case.02, i18 %minValue_V_3_read, void %V32.i.i27.i.i15162168.case.24, i18 %minValue_V_3_read, void %while.body"   --->   Operation 60 'phi' 'empty_287' <Predicate = (and_ln319)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%empty_288 = phi i18 %minValue_V_read, void %V32.i.i27.i.i15162168.case.13, i18 0, void %V32.i.i27.i.i15162168.case.02, i18 %minValue_V_read, void %V32.i.i27.i.i15162168.case.24, i18 %minValue_V_read, void %while.body"   --->   Operation 61 'phi' 'empty_288' <Predicate = (and_ln319)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%write_ln859 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %minValue_V_3, i18 %minValue_V_1"   --->   Operation 62 'write' 'write_ln859' <Predicate = (and_ln319 & j_read == 1)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.42ns)   --->   "%br_ln859 = br void %V32.i.i27.i.i15162168.exit"   --->   Operation 63 'br' 'br_ln859' <Predicate = (and_ln319 & j_read == 1)> <Delay = 0.42>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%write_ln859 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %minValue_V, i18 %minValue_V_1"   --->   Operation 64 'write' 'write_ln859' <Predicate = (and_ln319 & j_read == 0)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.42ns)   --->   "%br_ln859 = br void %V32.i.i27.i.i15162168.exit"   --->   Operation 65 'br' 'br_ln859' <Predicate = (and_ln319 & j_read == 0)> <Delay = 0.42>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%write_ln859 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %minValue_V_4, i18 %minValue_V_1"   --->   Operation 66 'write' 'write_ln859' <Predicate = (and_ln319 & j_read != 0 & j_read != 1)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.42ns)   --->   "%br_ln859 = br void %V32.i.i27.i.i15162168.exit"   --->   Operation 67 'br' 'br_ln859' <Predicate = (and_ln319 & j_read != 0 & j_read != 1)> <Delay = 0.42>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%empty = phi i18 %empty_286, void %V32.i.i27.i.i15162168.case.1, i18 %empty_286, void %V32.i.i27.i.i15162168.case.0, i18 %minValue_V_1, void %V32.i.i27.i.i15162168.case.2"   --->   Operation 68 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%empty_284 = phi i18 %minValue_V_1, void %V32.i.i27.i.i15162168.case.1, i18 %empty_287, void %V32.i.i27.i.i15162168.case.0, i18 %empty_287, void %V32.i.i27.i.i15162168.case.2"   --->   Operation 69 'phi' 'empty_284' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%empty_285 = phi i18 %empty_288, void %V32.i.i27.i.i15162168.case.1, i18 %minValue_V_1, void %V32.i.i27.i.i15162168.case.0, i18 %empty_288, void %V32.i.i27.i.i15162168.case.2"   --->   Operation 70 'phi' 'empty_285' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%store_ln319 = store i18 %empty, i18 %p_out" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:319]   --->   Operation 71 'store' 'store_ln319' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%store_ln319 = store i18 %empty_284, i18 %p_out1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:319]   --->   Operation 72 'store' 'store_ln319' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%store_ln319 = store i18 %empty_285, i18 %p_out2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:319]   --->   Operation 73 'store' 'store_ln319' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln319 = br void %while.cond" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:319]   --->   Operation 74 'br' 'br_ln319' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.3ns, clock uncertainty: 0.891ns.

 <State 1>: 1.24ns
The critical path consists of the following:
	'alloca' operation ('p1.V') [13]  (0 ns)
	'load' operation ('p1.V') on local variable 'p1.V' [22]  (0 ns)
	'getelementptr' operation ('hist_0_addr', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:319) [24]  (0 ns)
	'load' operation ('hist_0_load', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:319) on array 'hist_0' [27]  (1.24 ns)

 <State 2>: 1.71ns
The critical path consists of the following:
	'load' operation ('hist_0_load', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:319) on array 'hist_0' [27]  (1.24 ns)
	'mux' operation ('i_op', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:319) [30]  (0.476 ns)

 <State 3>: 2.31ns
The critical path consists of the following:
	'load' operation ('n1.V') on local variable 'lhs.V' [21]  (0 ns)
	'add' operation ('ret.V') [33]  (1.02 ns)
	'icmp' operation ('icmp_ln1073') [34]  (1.01 ns)
	'and' operation ('and_ln319', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:319) [37]  (0.287 ns)

 <State 4>: 1.99ns
The critical path consists of the following:
	'mux' operation ('tmp_7') [48]  (0.476 ns)
	'icmp' operation ('icmp_ln1466') [49]  (1.09 ns)
	multiplexor before 'phi' operation ('empty_286') with incoming values : ('minValue_V_4_read') [63]  (0.427 ns)

 <State 5>: 0.427ns
The critical path consists of the following:
	'phi' operation ('empty_286') with incoming values : ('minValue_V_4_read') [63]  (0 ns)
	multiplexor before 'phi' operation ('minValue.V') with incoming values : ('minValue_V_4_read') ('minValue.V') [78]  (0.427 ns)
	'phi' operation ('minValue.V') with incoming values : ('minValue_V_4_read') ('minValue.V') [78]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
