Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2ff33b735c5a46b6af31a1bf76b79c4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_full_adder_behav xil_defaultlib.testbench_full_adder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavior of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture behavior of entity xil_defaultlib.testbench_full_adder
Built simulation snapshot testbench_full_adder_behav
