// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="FracNet_T,hls_ip_2019_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xczu3eg-sbva484-1-e,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=5.179550,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=530,HLS_SYN_DSP=108,HLS_SYN_FF=89051,HLS_SYN_LUT=193380,HLS_VERSION=2019_2}" *)

module FracNet_T (
        ap_clk,
        ap_rst_n,
        m_axi_IMG_AWVALID,
        m_axi_IMG_AWREADY,
        m_axi_IMG_AWADDR,
        m_axi_IMG_AWID,
        m_axi_IMG_AWLEN,
        m_axi_IMG_AWSIZE,
        m_axi_IMG_AWBURST,
        m_axi_IMG_AWLOCK,
        m_axi_IMG_AWCACHE,
        m_axi_IMG_AWPROT,
        m_axi_IMG_AWQOS,
        m_axi_IMG_AWREGION,
        m_axi_IMG_AWUSER,
        m_axi_IMG_WVALID,
        m_axi_IMG_WREADY,
        m_axi_IMG_WDATA,
        m_axi_IMG_WSTRB,
        m_axi_IMG_WLAST,
        m_axi_IMG_WID,
        m_axi_IMG_WUSER,
        m_axi_IMG_ARVALID,
        m_axi_IMG_ARREADY,
        m_axi_IMG_ARADDR,
        m_axi_IMG_ARID,
        m_axi_IMG_ARLEN,
        m_axi_IMG_ARSIZE,
        m_axi_IMG_ARBURST,
        m_axi_IMG_ARLOCK,
        m_axi_IMG_ARCACHE,
        m_axi_IMG_ARPROT,
        m_axi_IMG_ARQOS,
        m_axi_IMG_ARREGION,
        m_axi_IMG_ARUSER,
        m_axi_IMG_RVALID,
        m_axi_IMG_RREADY,
        m_axi_IMG_RDATA,
        m_axi_IMG_RLAST,
        m_axi_IMG_RID,
        m_axi_IMG_RUSER,
        m_axi_IMG_RRESP,
        m_axi_IMG_BVALID,
        m_axi_IMG_BREADY,
        m_axi_IMG_BRESP,
        m_axi_IMG_BID,
        m_axi_IMG_BUSER,
        m_axi_RESULT_AWVALID,
        m_axi_RESULT_AWREADY,
        m_axi_RESULT_AWADDR,
        m_axi_RESULT_AWID,
        m_axi_RESULT_AWLEN,
        m_axi_RESULT_AWSIZE,
        m_axi_RESULT_AWBURST,
        m_axi_RESULT_AWLOCK,
        m_axi_RESULT_AWCACHE,
        m_axi_RESULT_AWPROT,
        m_axi_RESULT_AWQOS,
        m_axi_RESULT_AWREGION,
        m_axi_RESULT_AWUSER,
        m_axi_RESULT_WVALID,
        m_axi_RESULT_WREADY,
        m_axi_RESULT_WDATA,
        m_axi_RESULT_WSTRB,
        m_axi_RESULT_WLAST,
        m_axi_RESULT_WID,
        m_axi_RESULT_WUSER,
        m_axi_RESULT_ARVALID,
        m_axi_RESULT_ARREADY,
        m_axi_RESULT_ARADDR,
        m_axi_RESULT_ARID,
        m_axi_RESULT_ARLEN,
        m_axi_RESULT_ARSIZE,
        m_axi_RESULT_ARBURST,
        m_axi_RESULT_ARLOCK,
        m_axi_RESULT_ARCACHE,
        m_axi_RESULT_ARPROT,
        m_axi_RESULT_ARQOS,
        m_axi_RESULT_ARREGION,
        m_axi_RESULT_ARUSER,
        m_axi_RESULT_RVALID,
        m_axi_RESULT_RREADY,
        m_axi_RESULT_RDATA,
        m_axi_RESULT_RLAST,
        m_axi_RESULT_RID,
        m_axi_RESULT_RUSER,
        m_axi_RESULT_RRESP,
        m_axi_RESULT_BVALID,
        m_axi_RESULT_BREADY,
        m_axi_RESULT_BRESP,
        m_axi_RESULT_BID,
        m_axi_RESULT_BUSER,
        s_axi_CTRL_AWVALID,
        s_axi_CTRL_AWREADY,
        s_axi_CTRL_AWADDR,
        s_axi_CTRL_WVALID,
        s_axi_CTRL_WREADY,
        s_axi_CTRL_WDATA,
        s_axi_CTRL_WSTRB,
        s_axi_CTRL_ARVALID,
        s_axi_CTRL_ARREADY,
        s_axi_CTRL_ARADDR,
        s_axi_CTRL_RVALID,
        s_axi_CTRL_RREADY,
        s_axi_CTRL_RDATA,
        s_axi_CTRL_RRESP,
        s_axi_CTRL_BVALID,
        s_axi_CTRL_BREADY,
        s_axi_CTRL_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 179'd1;
parameter    ap_ST_fsm_pp0_stage0 = 179'd2;
parameter    ap_ST_fsm_state4 = 179'd4;
parameter    ap_ST_fsm_state5 = 179'd8;
parameter    ap_ST_fsm_state6 = 179'd16;
parameter    ap_ST_fsm_state7 = 179'd32;
parameter    ap_ST_fsm_state8 = 179'd64;
parameter    ap_ST_fsm_state9 = 179'd128;
parameter    ap_ST_fsm_state10 = 179'd256;
parameter    ap_ST_fsm_state11 = 179'd512;
parameter    ap_ST_fsm_state12 = 179'd1024;
parameter    ap_ST_fsm_state13 = 179'd2048;
parameter    ap_ST_fsm_state14 = 179'd4096;
parameter    ap_ST_fsm_state15 = 179'd8192;
parameter    ap_ST_fsm_state16 = 179'd16384;
parameter    ap_ST_fsm_state17 = 179'd32768;
parameter    ap_ST_fsm_state18 = 179'd65536;
parameter    ap_ST_fsm_state19 = 179'd131072;
parameter    ap_ST_fsm_state20 = 179'd262144;
parameter    ap_ST_fsm_state21 = 179'd524288;
parameter    ap_ST_fsm_state22 = 179'd1048576;
parameter    ap_ST_fsm_state23 = 179'd2097152;
parameter    ap_ST_fsm_state24 = 179'd4194304;
parameter    ap_ST_fsm_state25 = 179'd8388608;
parameter    ap_ST_fsm_state26 = 179'd16777216;
parameter    ap_ST_fsm_state27 = 179'd33554432;
parameter    ap_ST_fsm_state28 = 179'd67108864;
parameter    ap_ST_fsm_state29 = 179'd134217728;
parameter    ap_ST_fsm_state30 = 179'd268435456;
parameter    ap_ST_fsm_state31 = 179'd536870912;
parameter    ap_ST_fsm_state32 = 179'd1073741824;
parameter    ap_ST_fsm_state33 = 179'd2147483648;
parameter    ap_ST_fsm_state34 = 179'd4294967296;
parameter    ap_ST_fsm_state35 = 179'd8589934592;
parameter    ap_ST_fsm_state36 = 179'd17179869184;
parameter    ap_ST_fsm_state37 = 179'd34359738368;
parameter    ap_ST_fsm_state38 = 179'd68719476736;
parameter    ap_ST_fsm_state39 = 179'd137438953472;
parameter    ap_ST_fsm_state40 = 179'd274877906944;
parameter    ap_ST_fsm_state41 = 179'd549755813888;
parameter    ap_ST_fsm_state42 = 179'd1099511627776;
parameter    ap_ST_fsm_state43 = 179'd2199023255552;
parameter    ap_ST_fsm_state44 = 179'd4398046511104;
parameter    ap_ST_fsm_state45 = 179'd8796093022208;
parameter    ap_ST_fsm_state46 = 179'd17592186044416;
parameter    ap_ST_fsm_state47 = 179'd35184372088832;
parameter    ap_ST_fsm_state48 = 179'd70368744177664;
parameter    ap_ST_fsm_state49 = 179'd140737488355328;
parameter    ap_ST_fsm_state50 = 179'd281474976710656;
parameter    ap_ST_fsm_state51 = 179'd562949953421312;
parameter    ap_ST_fsm_state52 = 179'd1125899906842624;
parameter    ap_ST_fsm_state53 = 179'd2251799813685248;
parameter    ap_ST_fsm_state54 = 179'd4503599627370496;
parameter    ap_ST_fsm_state55 = 179'd9007199254740992;
parameter    ap_ST_fsm_state56 = 179'd18014398509481984;
parameter    ap_ST_fsm_state57 = 179'd36028797018963968;
parameter    ap_ST_fsm_state58 = 179'd72057594037927936;
parameter    ap_ST_fsm_state59 = 179'd144115188075855872;
parameter    ap_ST_fsm_state60 = 179'd288230376151711744;
parameter    ap_ST_fsm_state61 = 179'd576460752303423488;
parameter    ap_ST_fsm_state62 = 179'd1152921504606846976;
parameter    ap_ST_fsm_state63 = 179'd2305843009213693952;
parameter    ap_ST_fsm_state64 = 179'd4611686018427387904;
parameter    ap_ST_fsm_state65 = 179'd9223372036854775808;
parameter    ap_ST_fsm_state66 = 179'd18446744073709551616;
parameter    ap_ST_fsm_state67 = 179'd36893488147419103232;
parameter    ap_ST_fsm_state68 = 179'd73786976294838206464;
parameter    ap_ST_fsm_state69 = 179'd147573952589676412928;
parameter    ap_ST_fsm_state70 = 179'd295147905179352825856;
parameter    ap_ST_fsm_state71 = 179'd590295810358705651712;
parameter    ap_ST_fsm_state72 = 179'd1180591620717411303424;
parameter    ap_ST_fsm_state73 = 179'd2361183241434822606848;
parameter    ap_ST_fsm_state74 = 179'd4722366482869645213696;
parameter    ap_ST_fsm_state75 = 179'd9444732965739290427392;
parameter    ap_ST_fsm_state76 = 179'd18889465931478580854784;
parameter    ap_ST_fsm_state77 = 179'd37778931862957161709568;
parameter    ap_ST_fsm_state78 = 179'd75557863725914323419136;
parameter    ap_ST_fsm_state79 = 179'd151115727451828646838272;
parameter    ap_ST_fsm_state80 = 179'd302231454903657293676544;
parameter    ap_ST_fsm_state81 = 179'd604462909807314587353088;
parameter    ap_ST_fsm_state82 = 179'd1208925819614629174706176;
parameter    ap_ST_fsm_state83 = 179'd2417851639229258349412352;
parameter    ap_ST_fsm_state84 = 179'd4835703278458516698824704;
parameter    ap_ST_fsm_state85 = 179'd9671406556917033397649408;
parameter    ap_ST_fsm_state86 = 179'd19342813113834066795298816;
parameter    ap_ST_fsm_state87 = 179'd38685626227668133590597632;
parameter    ap_ST_fsm_state88 = 179'd77371252455336267181195264;
parameter    ap_ST_fsm_state89 = 179'd154742504910672534362390528;
parameter    ap_ST_fsm_state90 = 179'd309485009821345068724781056;
parameter    ap_ST_fsm_state91 = 179'd618970019642690137449562112;
parameter    ap_ST_fsm_state92 = 179'd1237940039285380274899124224;
parameter    ap_ST_fsm_state93 = 179'd2475880078570760549798248448;
parameter    ap_ST_fsm_state94 = 179'd4951760157141521099596496896;
parameter    ap_ST_fsm_state95 = 179'd9903520314283042199192993792;
parameter    ap_ST_fsm_state96 = 179'd19807040628566084398385987584;
parameter    ap_ST_fsm_state97 = 179'd39614081257132168796771975168;
parameter    ap_ST_fsm_state98 = 179'd79228162514264337593543950336;
parameter    ap_ST_fsm_state99 = 179'd158456325028528675187087900672;
parameter    ap_ST_fsm_state100 = 179'd316912650057057350374175801344;
parameter    ap_ST_fsm_state101 = 179'd633825300114114700748351602688;
parameter    ap_ST_fsm_state102 = 179'd1267650600228229401496703205376;
parameter    ap_ST_fsm_state103 = 179'd2535301200456458802993406410752;
parameter    ap_ST_fsm_state104 = 179'd5070602400912917605986812821504;
parameter    ap_ST_fsm_state105 = 179'd10141204801825835211973625643008;
parameter    ap_ST_fsm_state106 = 179'd20282409603651670423947251286016;
parameter    ap_ST_fsm_state107 = 179'd40564819207303340847894502572032;
parameter    ap_ST_fsm_state108 = 179'd81129638414606681695789005144064;
parameter    ap_ST_fsm_state109 = 179'd162259276829213363391578010288128;
parameter    ap_ST_fsm_state110 = 179'd324518553658426726783156020576256;
parameter    ap_ST_fsm_state111 = 179'd649037107316853453566312041152512;
parameter    ap_ST_fsm_state112 = 179'd1298074214633706907132624082305024;
parameter    ap_ST_fsm_state113 = 179'd2596148429267413814265248164610048;
parameter    ap_ST_fsm_state114 = 179'd5192296858534827628530496329220096;
parameter    ap_ST_fsm_state115 = 179'd10384593717069655257060992658440192;
parameter    ap_ST_fsm_state116 = 179'd20769187434139310514121985316880384;
parameter    ap_ST_fsm_state117 = 179'd41538374868278621028243970633760768;
parameter    ap_ST_fsm_state118 = 179'd83076749736557242056487941267521536;
parameter    ap_ST_fsm_state119 = 179'd166153499473114484112975882535043072;
parameter    ap_ST_fsm_state120 = 179'd332306998946228968225951765070086144;
parameter    ap_ST_fsm_state121 = 179'd664613997892457936451903530140172288;
parameter    ap_ST_fsm_state122 = 179'd1329227995784915872903807060280344576;
parameter    ap_ST_fsm_state123 = 179'd2658455991569831745807614120560689152;
parameter    ap_ST_fsm_state124 = 179'd5316911983139663491615228241121378304;
parameter    ap_ST_fsm_state125 = 179'd10633823966279326983230456482242756608;
parameter    ap_ST_fsm_state126 = 179'd21267647932558653966460912964485513216;
parameter    ap_ST_fsm_state127 = 179'd42535295865117307932921825928971026432;
parameter    ap_ST_fsm_state128 = 179'd85070591730234615865843651857942052864;
parameter    ap_ST_fsm_state129 = 179'd170141183460469231731687303715884105728;
parameter    ap_ST_fsm_state130 = 179'd340282366920938463463374607431768211456;
parameter    ap_ST_fsm_state131 = 179'd680564733841876926926749214863536422912;
parameter    ap_ST_fsm_state132 = 179'd1361129467683753853853498429727072845824;
parameter    ap_ST_fsm_state133 = 179'd2722258935367507707706996859454145691648;
parameter    ap_ST_fsm_state134 = 179'd5444517870735015415413993718908291383296;
parameter    ap_ST_fsm_state135 = 179'd10889035741470030830827987437816582766592;
parameter    ap_ST_fsm_state136 = 179'd21778071482940061661655974875633165533184;
parameter    ap_ST_fsm_state137 = 179'd43556142965880123323311949751266331066368;
parameter    ap_ST_fsm_state138 = 179'd87112285931760246646623899502532662132736;
parameter    ap_ST_fsm_state139 = 179'd174224571863520493293247799005065324265472;
parameter    ap_ST_fsm_state140 = 179'd348449143727040986586495598010130648530944;
parameter    ap_ST_fsm_state141 = 179'd696898287454081973172991196020261297061888;
parameter    ap_ST_fsm_state142 = 179'd1393796574908163946345982392040522594123776;
parameter    ap_ST_fsm_state143 = 179'd2787593149816327892691964784081045188247552;
parameter    ap_ST_fsm_state144 = 179'd5575186299632655785383929568162090376495104;
parameter    ap_ST_fsm_state145 = 179'd11150372599265311570767859136324180752990208;
parameter    ap_ST_fsm_state146 = 179'd22300745198530623141535718272648361505980416;
parameter    ap_ST_fsm_state147 = 179'd44601490397061246283071436545296723011960832;
parameter    ap_ST_fsm_state148 = 179'd89202980794122492566142873090593446023921664;
parameter    ap_ST_fsm_state149 = 179'd178405961588244985132285746181186892047843328;
parameter    ap_ST_fsm_state150 = 179'd356811923176489970264571492362373784095686656;
parameter    ap_ST_fsm_state151 = 179'd713623846352979940529142984724747568191373312;
parameter    ap_ST_fsm_state152 = 179'd1427247692705959881058285969449495136382746624;
parameter    ap_ST_fsm_state153 = 179'd2854495385411919762116571938898990272765493248;
parameter    ap_ST_fsm_state154 = 179'd5708990770823839524233143877797980545530986496;
parameter    ap_ST_fsm_state155 = 179'd11417981541647679048466287755595961091061972992;
parameter    ap_ST_fsm_state156 = 179'd22835963083295358096932575511191922182123945984;
parameter    ap_ST_fsm_state157 = 179'd45671926166590716193865151022383844364247891968;
parameter    ap_ST_fsm_state158 = 179'd91343852333181432387730302044767688728495783936;
parameter    ap_ST_fsm_state159 = 179'd182687704666362864775460604089535377456991567872;
parameter    ap_ST_fsm_state160 = 179'd365375409332725729550921208179070754913983135744;
parameter    ap_ST_fsm_state161 = 179'd730750818665451459101842416358141509827966271488;
parameter    ap_ST_fsm_state162 = 179'd1461501637330902918203684832716283019655932542976;
parameter    ap_ST_fsm_state163 = 179'd2923003274661805836407369665432566039311865085952;
parameter    ap_ST_fsm_state164 = 179'd5846006549323611672814739330865132078623730171904;
parameter    ap_ST_fsm_state165 = 179'd11692013098647223345629478661730264157247460343808;
parameter    ap_ST_fsm_state166 = 179'd23384026197294446691258957323460528314494920687616;
parameter    ap_ST_fsm_state167 = 179'd46768052394588893382517914646921056628989841375232;
parameter    ap_ST_fsm_state168 = 179'd93536104789177786765035829293842113257979682750464;
parameter    ap_ST_fsm_state169 = 179'd187072209578355573530071658587684226515959365500928;
parameter    ap_ST_fsm_state170 = 179'd374144419156711147060143317175368453031918731001856;
parameter    ap_ST_fsm_state171 = 179'd748288838313422294120286634350736906063837462003712;
parameter    ap_ST_fsm_state172 = 179'd1496577676626844588240573268701473812127674924007424;
parameter    ap_ST_fsm_state173 = 179'd2993155353253689176481146537402947624255349848014848;
parameter    ap_ST_fsm_state174 = 179'd5986310706507378352962293074805895248510699696029696;
parameter    ap_ST_fsm_state175 = 179'd11972621413014756705924586149611790497021399392059392;
parameter    ap_ST_fsm_state176 = 179'd23945242826029513411849172299223580994042798784118784;
parameter    ap_ST_fsm_state177 = 179'd47890485652059026823698344598447161988085597568237568;
parameter    ap_ST_fsm_state178 = 179'd95780971304118053647396689196894323976171195136475136;
parameter    ap_ST_fsm_state179 = 179'd191561942608236107294793378393788647952342390272950272;
parameter    ap_ST_fsm_state180 = 179'd383123885216472214589586756787577295904684780545900544;
parameter    C_S_AXI_CTRL_DATA_WIDTH = 32;
parameter    C_S_AXI_CTRL_ADDR_WIDTH = 5;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_IMG_ID_WIDTH = 1;
parameter    C_M_AXI_IMG_ADDR_WIDTH = 32;
parameter    C_M_AXI_IMG_DATA_WIDTH = 64;
parameter    C_M_AXI_IMG_AWUSER_WIDTH = 1;
parameter    C_M_AXI_IMG_ARUSER_WIDTH = 1;
parameter    C_M_AXI_IMG_WUSER_WIDTH = 1;
parameter    C_M_AXI_IMG_RUSER_WIDTH = 1;
parameter    C_M_AXI_IMG_BUSER_WIDTH = 1;
parameter    C_M_AXI_IMG_USER_VALUE = 0;
parameter    C_M_AXI_IMG_PROT_VALUE = 0;
parameter    C_M_AXI_IMG_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_RESULT_ID_WIDTH = 1;
parameter    C_M_AXI_RESULT_ADDR_WIDTH = 32;
parameter    C_M_AXI_RESULT_DATA_WIDTH = 32;
parameter    C_M_AXI_RESULT_AWUSER_WIDTH = 1;
parameter    C_M_AXI_RESULT_ARUSER_WIDTH = 1;
parameter    C_M_AXI_RESULT_WUSER_WIDTH = 1;
parameter    C_M_AXI_RESULT_RUSER_WIDTH = 1;
parameter    C_M_AXI_RESULT_BUSER_WIDTH = 1;
parameter    C_M_AXI_RESULT_USER_VALUE = 0;
parameter    C_M_AXI_RESULT_PROT_VALUE = 0;
parameter    C_M_AXI_RESULT_CACHE_VALUE = 3;

parameter C_S_AXI_CTRL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_IMG_WSTRB_WIDTH = (64 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_RESULT_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_IMG_AWVALID;
input   m_axi_IMG_AWREADY;
output  [C_M_AXI_IMG_ADDR_WIDTH - 1:0] m_axi_IMG_AWADDR;
output  [C_M_AXI_IMG_ID_WIDTH - 1:0] m_axi_IMG_AWID;
output  [7:0] m_axi_IMG_AWLEN;
output  [2:0] m_axi_IMG_AWSIZE;
output  [1:0] m_axi_IMG_AWBURST;
output  [1:0] m_axi_IMG_AWLOCK;
output  [3:0] m_axi_IMG_AWCACHE;
output  [2:0] m_axi_IMG_AWPROT;
output  [3:0] m_axi_IMG_AWQOS;
output  [3:0] m_axi_IMG_AWREGION;
output  [C_M_AXI_IMG_AWUSER_WIDTH - 1:0] m_axi_IMG_AWUSER;
output   m_axi_IMG_WVALID;
input   m_axi_IMG_WREADY;
output  [C_M_AXI_IMG_DATA_WIDTH - 1:0] m_axi_IMG_WDATA;
output  [C_M_AXI_IMG_WSTRB_WIDTH - 1:0] m_axi_IMG_WSTRB;
output   m_axi_IMG_WLAST;
output  [C_M_AXI_IMG_ID_WIDTH - 1:0] m_axi_IMG_WID;
output  [C_M_AXI_IMG_WUSER_WIDTH - 1:0] m_axi_IMG_WUSER;
output   m_axi_IMG_ARVALID;
input   m_axi_IMG_ARREADY;
output  [C_M_AXI_IMG_ADDR_WIDTH - 1:0] m_axi_IMG_ARADDR;
output  [C_M_AXI_IMG_ID_WIDTH - 1:0] m_axi_IMG_ARID;
output  [7:0] m_axi_IMG_ARLEN;
output  [2:0] m_axi_IMG_ARSIZE;
output  [1:0] m_axi_IMG_ARBURST;
output  [1:0] m_axi_IMG_ARLOCK;
output  [3:0] m_axi_IMG_ARCACHE;
output  [2:0] m_axi_IMG_ARPROT;
output  [3:0] m_axi_IMG_ARQOS;
output  [3:0] m_axi_IMG_ARREGION;
output  [C_M_AXI_IMG_ARUSER_WIDTH - 1:0] m_axi_IMG_ARUSER;
input   m_axi_IMG_RVALID;
output   m_axi_IMG_RREADY;
input  [C_M_AXI_IMG_DATA_WIDTH - 1:0] m_axi_IMG_RDATA;
input   m_axi_IMG_RLAST;
input  [C_M_AXI_IMG_ID_WIDTH - 1:0] m_axi_IMG_RID;
input  [C_M_AXI_IMG_RUSER_WIDTH - 1:0] m_axi_IMG_RUSER;
input  [1:0] m_axi_IMG_RRESP;
input   m_axi_IMG_BVALID;
output   m_axi_IMG_BREADY;
input  [1:0] m_axi_IMG_BRESP;
input  [C_M_AXI_IMG_ID_WIDTH - 1:0] m_axi_IMG_BID;
input  [C_M_AXI_IMG_BUSER_WIDTH - 1:0] m_axi_IMG_BUSER;
output   m_axi_RESULT_AWVALID;
input   m_axi_RESULT_AWREADY;
output  [C_M_AXI_RESULT_ADDR_WIDTH - 1:0] m_axi_RESULT_AWADDR;
output  [C_M_AXI_RESULT_ID_WIDTH - 1:0] m_axi_RESULT_AWID;
output  [7:0] m_axi_RESULT_AWLEN;
output  [2:0] m_axi_RESULT_AWSIZE;
output  [1:0] m_axi_RESULT_AWBURST;
output  [1:0] m_axi_RESULT_AWLOCK;
output  [3:0] m_axi_RESULT_AWCACHE;
output  [2:0] m_axi_RESULT_AWPROT;
output  [3:0] m_axi_RESULT_AWQOS;
output  [3:0] m_axi_RESULT_AWREGION;
output  [C_M_AXI_RESULT_AWUSER_WIDTH - 1:0] m_axi_RESULT_AWUSER;
output   m_axi_RESULT_WVALID;
input   m_axi_RESULT_WREADY;
output  [C_M_AXI_RESULT_DATA_WIDTH - 1:0] m_axi_RESULT_WDATA;
output  [C_M_AXI_RESULT_WSTRB_WIDTH - 1:0] m_axi_RESULT_WSTRB;
output   m_axi_RESULT_WLAST;
output  [C_M_AXI_RESULT_ID_WIDTH - 1:0] m_axi_RESULT_WID;
output  [C_M_AXI_RESULT_WUSER_WIDTH - 1:0] m_axi_RESULT_WUSER;
output   m_axi_RESULT_ARVALID;
input   m_axi_RESULT_ARREADY;
output  [C_M_AXI_RESULT_ADDR_WIDTH - 1:0] m_axi_RESULT_ARADDR;
output  [C_M_AXI_RESULT_ID_WIDTH - 1:0] m_axi_RESULT_ARID;
output  [7:0] m_axi_RESULT_ARLEN;
output  [2:0] m_axi_RESULT_ARSIZE;
output  [1:0] m_axi_RESULT_ARBURST;
output  [1:0] m_axi_RESULT_ARLOCK;
output  [3:0] m_axi_RESULT_ARCACHE;
output  [2:0] m_axi_RESULT_ARPROT;
output  [3:0] m_axi_RESULT_ARQOS;
output  [3:0] m_axi_RESULT_ARREGION;
output  [C_M_AXI_RESULT_ARUSER_WIDTH - 1:0] m_axi_RESULT_ARUSER;
input   m_axi_RESULT_RVALID;
output   m_axi_RESULT_RREADY;
input  [C_M_AXI_RESULT_DATA_WIDTH - 1:0] m_axi_RESULT_RDATA;
input   m_axi_RESULT_RLAST;
input  [C_M_AXI_RESULT_ID_WIDTH - 1:0] m_axi_RESULT_RID;
input  [C_M_AXI_RESULT_RUSER_WIDTH - 1:0] m_axi_RESULT_RUSER;
input  [1:0] m_axi_RESULT_RRESP;
input   m_axi_RESULT_BVALID;
output   m_axi_RESULT_BREADY;
input  [1:0] m_axi_RESULT_BRESP;
input  [C_M_AXI_RESULT_ID_WIDTH - 1:0] m_axi_RESULT_BID;
input  [C_M_AXI_RESULT_BUSER_WIDTH - 1:0] m_axi_RESULT_BUSER;
input   s_axi_CTRL_AWVALID;
output   s_axi_CTRL_AWREADY;
input  [C_S_AXI_CTRL_ADDR_WIDTH - 1:0] s_axi_CTRL_AWADDR;
input   s_axi_CTRL_WVALID;
output   s_axi_CTRL_WREADY;
input  [C_S_AXI_CTRL_DATA_WIDTH - 1:0] s_axi_CTRL_WDATA;
input  [C_S_AXI_CTRL_WSTRB_WIDTH - 1:0] s_axi_CTRL_WSTRB;
input   s_axi_CTRL_ARVALID;
output   s_axi_CTRL_ARREADY;
input  [C_S_AXI_CTRL_ADDR_WIDTH - 1:0] s_axi_CTRL_ARADDR;
output   s_axi_CTRL_RVALID;
input   s_axi_CTRL_RREADY;
output  [C_S_AXI_CTRL_DATA_WIDTH - 1:0] s_axi_CTRL_RDATA;
output  [1:0] s_axi_CTRL_RRESP;
output   s_axi_CTRL_BVALID;
input   s_axi_CTRL_BREADY;
output  [1:0] s_axi_CTRL_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [178:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [31:0] image_V;
wire   [31:0] output_r;
reg   [5:0] pool_out_buf_address0;
reg    pool_out_buf_ce0;
reg    pool_out_buf_we0;
wire   [31:0] pool_out_buf_q0;
reg    IMG_blk_n_AR;
wire    ap_CS_fsm_state7;
reg    IMG_blk_n_R;
wire    ap_CS_fsm_state14;
wire   [0:0] icmp_ln66_fu_19252_p2;
reg    RESULT_blk_n_AW;
wire    ap_CS_fsm_state169;
reg    RESULT_blk_n_W;
wire    ap_CS_fsm_state176;
reg    RESULT_blk_n_B;
wire    ap_CS_fsm_state180;
wire    IMG_AWREADY;
wire    IMG_WREADY;
reg    IMG_ARVALID;
wire    IMG_ARREADY;
wire   [31:0] IMG_ARADDR;
wire    IMG_RVALID;
reg    IMG_RREADY;
wire   [63:0] IMG_RDATA;
wire    IMG_RLAST;
wire   [0:0] IMG_RID;
wire   [0:0] IMG_RUSER;
wire   [1:0] IMG_RRESP;
wire    IMG_BVALID;
wire   [1:0] IMG_BRESP;
wire   [0:0] IMG_BID;
wire   [0:0] IMG_BUSER;
reg    RESULT_AWVALID;
wire    RESULT_AWREADY;
reg    RESULT_WVALID;
wire    RESULT_WREADY;
wire    RESULT_ARREADY;
wire    RESULT_RVALID;
wire   [31:0] RESULT_RDATA;
wire    RESULT_RLAST;
wire   [0:0] RESULT_RID;
wire   [0:0] RESULT_RUSER;
wire   [1:0] RESULT_RRESP;
wire    RESULT_BVALID;
reg    RESULT_BREADY;
wire   [1:0] RESULT_BRESP;
wire   [0:0] RESULT_BID;
wire   [0:0] RESULT_BUSER;
reg   [10:0] indvar_flatten_reg_5487;
reg   [5:0] i_0_reg_5498;
reg   [5:0] j_0_reg_5509;
reg   [31:0] RESULT_addr_reg_19904;
wire   [63:0] empty_864_fu_18980_p1;
reg   [63:0] empty_864_reg_19910;
wire   [0:0] icmp_ln36_fu_18984_p2;
reg   [0:0] icmp_ln36_reg_19915;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [10:0] add_ln36_fu_18990_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [5:0] select_ln40_fu_19008_p3;
reg   [5:0] select_ln40_reg_19924;
wire   [5:0] select_ln40_1_fu_19016_p3;
reg   [5:0] select_ln40_1_reg_19929;
wire   [5:0] j_fu_19024_p2;
wire   [1:0] c_fu_19168_p2;
reg   [1:0] c_reg_19944;
wire    ap_CS_fsm_state5;
wire   [7:0] zext_ln65_fu_19182_p1;
reg   [7:0] zext_ln65_reg_19949;
wire   [0:0] icmp_ln64_fu_19162_p2;
wire   [5:0] row_fu_19192_p2;
reg   [5:0] row_reg_19957;
wire    ap_CS_fsm_state6;
wire   [63:0] add_ln321_6_fu_19219_p2;
reg   [63:0] add_ln321_6_reg_19962;
wire   [0:0] icmp_ln65_fu_19186_p2;
wire   [11:0] add_ln321_5_fu_19246_p2;
reg   [11:0] add_ln321_5_reg_19973;
wire    ap_CS_fsm_state13;
wire   [5:0] col_fu_19258_p2;
reg   [5:0] col_reg_19981;
reg    ap_block_state14;
reg   [10:0] msb_fmap_0_V_addr_1_reg_19986;
reg   [10:0] msb_fmap_1_V_addr_1_reg_19991;
reg   [10:0] msb_fmap_2_V_addr_1_reg_19996;
reg   [63:0] IMG_addr_read_reg_20001;
wire   [1:0] c_out_fu_19286_p2;
reg   [1:0] c_out_reg_20011;
wire    ap_CS_fsm_state81;
wire   [6:0] zext_ln152_fu_19292_p1;
reg   [6:0] zext_ln152_reg_20016;
wire   [0:0] icmp_ln313_fu_19280_p2;
wire   [2:0] zext_ln152_1_fu_19297_p1;
reg   [2:0] zext_ln152_1_reg_20021;
wire   [3:0] add_ln321_fu_19302_p2;
reg   [3:0] add_ln321_reg_20034;
wire   [1:0] c_out_1_fu_19314_p2;
reg   [1:0] c_out_1_reg_20042;
wire    ap_CS_fsm_state88;
wire   [6:0] zext_ln152_2_fu_19320_p1;
reg   [6:0] zext_ln152_2_reg_20047;
wire   [0:0] icmp_ln352_fu_19308_p2;
wire   [2:0] zext_ln152_3_fu_19325_p1;
reg   [2:0] zext_ln152_3_reg_20052;
wire   [3:0] add_ln360_fu_19330_p2;
reg   [3:0] add_ln360_reg_20065;
wire   [1:0] c_out_2_fu_19342_p2;
reg   [1:0] c_out_2_reg_20073;
wire    ap_CS_fsm_state95;
wire   [6:0] zext_ln152_4_fu_19352_p1;
reg   [6:0] zext_ln152_4_reg_20078;
wire   [0:0] icmp_ln380_fu_19336_p2;
wire   [2:0] zext_ln152_5_fu_19357_p1;
reg   [2:0] zext_ln152_5_reg_20083;
wire   [2:0] conv_weight_ptr_fu_19362_p2;
reg   [2:0] conv_weight_ptr_reg_20096;
wire   [1:0] c_out_3_fu_19374_p2;
reg   [1:0] c_out_3_reg_20104;
wire    ap_CS_fsm_state102;
wire   [6:0] zext_ln152_6_fu_19380_p1;
reg   [6:0] zext_ln152_6_reg_20109;
wire   [0:0] icmp_ln409_fu_19368_p2;
wire   [2:0] zext_ln152_7_fu_19385_p1;
reg   [2:0] zext_ln152_7_reg_20114;
wire   [4:0] conv_weight_ptr_1_fu_19390_p2;
reg   [4:0] conv_weight_ptr_1_reg_20127;
wire   [1:0] c_out_4_fu_19402_p2;
reg   [1:0] c_out_4_reg_20135;
wire    ap_CS_fsm_state109;
wire   [6:0] zext_ln152_8_fu_19408_p1;
reg   [6:0] zext_ln152_8_reg_20140;
wire   [0:0] icmp_ln437_fu_19396_p2;
wire   [2:0] zext_ln152_9_fu_19413_p1;
reg   [2:0] zext_ln152_9_reg_20145;
wire   [4:0] conv_weight_ptr_2_fu_19418_p2;
reg   [4:0] conv_weight_ptr_2_reg_20158;
wire   [1:0] c_out_5_fu_19430_p2;
reg   [1:0] c_out_5_reg_20166;
wire    ap_CS_fsm_state116;
wire   [6:0] zext_ln152_10_fu_19436_p1;
reg   [6:0] zext_ln152_10_reg_20171;
wire   [0:0] icmp_ln466_fu_19424_p2;
wire   [2:0] zext_ln152_11_fu_19441_p1;
reg   [2:0] zext_ln152_11_reg_20176;
wire   [4:0] conv_weight_ptr_3_fu_19446_p2;
reg   [4:0] conv_weight_ptr_3_reg_20189;
wire   [2:0] c_out_6_fu_19458_p2;
reg   [2:0] c_out_6_reg_20197;
wire    ap_CS_fsm_state125;
wire   [6:0] zext_ln152_12_fu_19464_p1;
reg   [6:0] zext_ln152_12_reg_20202;
wire   [0:0] icmp_ln506_fu_19452_p2;
wire   [4:0] conv_weight_ptr_4_fu_19469_p2;
reg   [4:0] conv_weight_ptr_4_reg_20207;
wire   [2:0] c_out_7_fu_19481_p2;
reg   [2:0] c_out_7_reg_20215;
wire    ap_CS_fsm_state132;
wire   [6:0] zext_ln152_13_fu_19491_p1;
reg   [6:0] zext_ln152_13_reg_20220;
wire   [0:0] icmp_ln545_fu_19475_p2;
wire   [3:0] conv_weight_ptr_5_fu_19496_p2;
reg   [3:0] conv_weight_ptr_5_reg_20225;
wire   [2:0] c_out_8_fu_19508_p2;
reg   [2:0] c_out_8_reg_20233;
wire    ap_CS_fsm_state139;
wire   [6:0] zext_ln152_14_fu_19514_p1;
reg   [6:0] zext_ln152_14_reg_20238;
wire   [0:0] icmp_ln573_fu_19502_p2;
wire   [5:0] conv_weight_ptr_6_fu_19519_p2;
reg   [5:0] conv_weight_ptr_6_reg_20243;
wire   [2:0] c_out_9_fu_19531_p2;
reg   [2:0] c_out_9_reg_20251;
wire    ap_CS_fsm_state146;
wire   [6:0] zext_ln152_15_fu_19537_p1;
reg   [6:0] zext_ln152_15_reg_20256;
wire   [0:0] icmp_ln602_fu_19525_p2;
wire   [5:0] conv_weight_ptr_19_fu_19542_p2;
reg   [5:0] conv_weight_ptr_19_reg_20261;
wire   [2:0] c_out_10_fu_19554_p2;
reg   [2:0] c_out_10_reg_20269;
wire    ap_CS_fsm_state153;
wire   [6:0] zext_ln152_16_fu_19560_p1;
reg   [6:0] zext_ln152_16_reg_20274;
wire   [0:0] icmp_ln630_fu_19548_p2;
wire   [5:0] conv_weight_ptr_20_fu_19565_p2;
reg   [5:0] conv_weight_ptr_20_reg_20279;
wire   [2:0] c_out_11_fu_19577_p2;
reg   [2:0] c_out_11_reg_20287;
wire    ap_CS_fsm_state160;
wire   [6:0] zext_ln152_17_fu_19583_p1;
reg   [6:0] zext_ln152_17_reg_20292;
wire   [0:0] icmp_ln659_fu_19571_p2;
wire   [5:0] conv_weight_ptr_21_fu_19588_p2;
reg   [5:0] conv_weight_ptr_21_reg_20297;
wire   [3:0] i_5_fu_19600_p2;
wire    ap_CS_fsm_state166;
wire   [3:0] i_6_fu_19617_p2;
reg   [3:0] i_6_reg_20313;
wire    ap_CS_fsm_state170;
wire   [0:0] icmp_ln702_fu_19611_p2;
wire   [31:0] linear_out_buf_V_q0;
reg   [31:0] tmp_V_3_reg_20323;
wire    ap_CS_fsm_state171;
reg   [0:0] p_Result_7_reg_20329;
wire   [31:0] tmp_V_fu_19636_p2;
reg   [31:0] tmp_V_reg_20335;
wire   [0:0] icmp_ln935_fu_19642_p2;
reg   [0:0] icmp_ln935_reg_20340;
wire    ap_CS_fsm_state172;
wire   [31:0] tmp_V_4_fu_19647_p3;
reg   [31:0] tmp_V_4_reg_20345;
wire   [31:0] sub_ln944_fu_19670_p2;
reg   [31:0] sub_ln944_reg_20353;
wire   [5:0] trunc_ln947_fu_19676_p1;
reg   [5:0] trunc_ln947_reg_20360;
wire   [7:0] trunc_ln943_fu_19680_p1;
reg   [7:0] trunc_ln943_reg_20365;
wire   [31:0] or_ln_fu_19770_p3;
reg   [31:0] or_ln_reg_20370;
wire    ap_CS_fsm_state173;
wire   [0:0] icmp_ln958_fu_19778_p2;
reg   [0:0] icmp_ln958_reg_20375;
wire   [31:0] add_ln958_fu_19784_p2;
reg   [31:0] add_ln958_reg_20380;
wire   [31:0] sub_ln958_fu_19789_p2;
reg   [31:0] sub_ln958_reg_20385;
wire   [31:0] trunc_ln738_fu_19890_p1;
reg   [31:0] trunc_ln738_reg_20390;
wire    ap_CS_fsm_state174;
wire   [31:0] select_ln935_fu_19897_p3;
reg   [31:0] select_ln935_reg_20395;
wire    ap_CS_fsm_state175;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
reg   [10:0] msb_fmap_0_V_address0;
reg    msb_fmap_0_V_ce0;
reg    msb_fmap_0_V_we0;
reg   [63:0] msb_fmap_0_V_d0;
wire   [63:0] msb_fmap_0_V_q0;
reg    msb_fmap_0_V_ce1;
reg    msb_fmap_0_V_we1;
reg   [10:0] msb_fmap_1_V_address0;
reg    msb_fmap_1_V_ce0;
reg    msb_fmap_1_V_we0;
reg   [63:0] msb_fmap_1_V_d0;
wire   [63:0] msb_fmap_1_V_q0;
reg    msb_fmap_1_V_ce1;
reg    msb_fmap_1_V_we1;
reg   [10:0] msb_fmap_2_V_address0;
reg    msb_fmap_2_V_ce0;
reg    msb_fmap_2_V_we0;
reg   [63:0] msb_fmap_2_V_d0;
wire   [63:0] msb_fmap_2_V_q0;
reg   [10:0] out_buf_0_0_0_V_address0;
reg    out_buf_0_0_0_V_ce0;
reg    out_buf_0_0_0_V_we0;
reg   [15:0] out_buf_0_0_0_V_d0;
wire   [15:0] out_buf_0_0_0_V_q0;
reg   [10:0] out_buf_0_0_0_V_address1;
reg    out_buf_0_0_0_V_ce1;
reg    out_buf_0_0_0_V_we1;
reg   [15:0] out_buf_0_0_0_V_d1;
reg   [10:0] out_buf_0_0_1_V_address0;
reg    out_buf_0_0_1_V_ce0;
reg    out_buf_0_0_1_V_we0;
reg   [15:0] out_buf_0_0_1_V_d0;
wire   [15:0] out_buf_0_0_1_V_q0;
reg   [10:0] out_buf_0_0_1_V_address1;
reg    out_buf_0_0_1_V_ce1;
reg    out_buf_0_0_1_V_we1;
reg   [15:0] out_buf_0_0_1_V_d1;
reg   [10:0] out_buf_0_0_2_V_address0;
reg    out_buf_0_0_2_V_ce0;
reg    out_buf_0_0_2_V_we0;
reg   [15:0] out_buf_0_0_2_V_d0;
wire   [15:0] out_buf_0_0_2_V_q0;
reg   [10:0] out_buf_0_0_2_V_address1;
reg    out_buf_0_0_2_V_ce1;
reg    out_buf_0_0_2_V_we1;
reg   [15:0] out_buf_0_0_2_V_d1;
reg   [10:0] out_buf_0_0_3_V_address0;
reg    out_buf_0_0_3_V_ce0;
reg    out_buf_0_0_3_V_we0;
reg   [15:0] out_buf_0_0_3_V_d0;
wire   [15:0] out_buf_0_0_3_V_q0;
reg   [10:0] out_buf_0_0_3_V_address1;
reg    out_buf_0_0_3_V_ce1;
reg    out_buf_0_0_3_V_we1;
reg   [15:0] out_buf_0_0_3_V_d1;
reg   [10:0] out_buf_0_0_4_V_address0;
reg    out_buf_0_0_4_V_ce0;
reg    out_buf_0_0_4_V_we0;
reg   [15:0] out_buf_0_0_4_V_d0;
wire   [15:0] out_buf_0_0_4_V_q0;
reg   [10:0] out_buf_0_0_4_V_address1;
reg    out_buf_0_0_4_V_ce1;
reg    out_buf_0_0_4_V_we1;
reg   [15:0] out_buf_0_0_4_V_d1;
reg   [10:0] out_buf_0_0_5_V_address0;
reg    out_buf_0_0_5_V_ce0;
reg    out_buf_0_0_5_V_we0;
reg   [15:0] out_buf_0_0_5_V_d0;
wire   [15:0] out_buf_0_0_5_V_q0;
reg   [10:0] out_buf_0_0_5_V_address1;
reg    out_buf_0_0_5_V_ce1;
reg    out_buf_0_0_5_V_we1;
reg   [15:0] out_buf_0_0_5_V_d1;
reg   [10:0] out_buf_0_0_6_V_address0;
reg    out_buf_0_0_6_V_ce0;
reg    out_buf_0_0_6_V_we0;
reg   [15:0] out_buf_0_0_6_V_d0;
wire   [15:0] out_buf_0_0_6_V_q0;
reg   [10:0] out_buf_0_0_6_V_address1;
reg    out_buf_0_0_6_V_ce1;
reg    out_buf_0_0_6_V_we1;
reg   [15:0] out_buf_0_0_6_V_d1;
reg   [10:0] out_buf_0_0_7_V_address0;
reg    out_buf_0_0_7_V_ce0;
reg    out_buf_0_0_7_V_we0;
reg   [15:0] out_buf_0_0_7_V_d0;
wire   [15:0] out_buf_0_0_7_V_q0;
reg   [10:0] out_buf_0_0_7_V_address1;
reg    out_buf_0_0_7_V_ce1;
reg    out_buf_0_0_7_V_we1;
reg   [15:0] out_buf_0_0_7_V_d1;
reg   [10:0] out_buf_0_0_8_V_address0;
reg    out_buf_0_0_8_V_ce0;
reg    out_buf_0_0_8_V_we0;
reg   [15:0] out_buf_0_0_8_V_d0;
wire   [15:0] out_buf_0_0_8_V_q0;
reg   [10:0] out_buf_0_0_8_V_address1;
reg    out_buf_0_0_8_V_ce1;
reg    out_buf_0_0_8_V_we1;
reg   [15:0] out_buf_0_0_8_V_d1;
reg   [10:0] out_buf_0_0_9_V_address0;
reg    out_buf_0_0_9_V_ce0;
reg    out_buf_0_0_9_V_we0;
reg   [15:0] out_buf_0_0_9_V_d0;
wire   [15:0] out_buf_0_0_9_V_q0;
reg   [10:0] out_buf_0_0_9_V_address1;
reg    out_buf_0_0_9_V_ce1;
reg    out_buf_0_0_9_V_we1;
reg   [15:0] out_buf_0_0_9_V_d1;
reg   [10:0] out_buf_0_0_10_V_address0;
reg    out_buf_0_0_10_V_ce0;
reg    out_buf_0_0_10_V_we0;
reg   [15:0] out_buf_0_0_10_V_d0;
wire   [15:0] out_buf_0_0_10_V_q0;
reg   [10:0] out_buf_0_0_10_V_address1;
reg    out_buf_0_0_10_V_ce1;
reg    out_buf_0_0_10_V_we1;
reg   [15:0] out_buf_0_0_10_V_d1;
reg   [10:0] out_buf_0_0_11_V_address0;
reg    out_buf_0_0_11_V_ce0;
reg    out_buf_0_0_11_V_we0;
reg   [15:0] out_buf_0_0_11_V_d0;
wire   [15:0] out_buf_0_0_11_V_q0;
reg   [10:0] out_buf_0_0_11_V_address1;
reg    out_buf_0_0_11_V_ce1;
reg    out_buf_0_0_11_V_we1;
reg   [15:0] out_buf_0_0_11_V_d1;
reg   [10:0] out_buf_0_0_12_V_address0;
reg    out_buf_0_0_12_V_ce0;
reg    out_buf_0_0_12_V_we0;
reg   [15:0] out_buf_0_0_12_V_d0;
wire   [15:0] out_buf_0_0_12_V_q0;
reg   [10:0] out_buf_0_0_12_V_address1;
reg    out_buf_0_0_12_V_ce1;
reg    out_buf_0_0_12_V_we1;
reg   [15:0] out_buf_0_0_12_V_d1;
reg   [10:0] out_buf_0_0_13_V_address0;
reg    out_buf_0_0_13_V_ce0;
reg    out_buf_0_0_13_V_we0;
reg   [15:0] out_buf_0_0_13_V_d0;
wire   [15:0] out_buf_0_0_13_V_q0;
reg   [10:0] out_buf_0_0_13_V_address1;
reg    out_buf_0_0_13_V_ce1;
reg    out_buf_0_0_13_V_we1;
reg   [15:0] out_buf_0_0_13_V_d1;
reg   [10:0] out_buf_0_0_14_V_address0;
reg    out_buf_0_0_14_V_ce0;
reg    out_buf_0_0_14_V_we0;
reg   [15:0] out_buf_0_0_14_V_d0;
wire   [15:0] out_buf_0_0_14_V_q0;
reg   [10:0] out_buf_0_0_14_V_address1;
reg    out_buf_0_0_14_V_ce1;
reg    out_buf_0_0_14_V_we1;
reg   [15:0] out_buf_0_0_14_V_d1;
reg   [10:0] out_buf_0_0_15_V_address0;
reg    out_buf_0_0_15_V_ce0;
reg    out_buf_0_0_15_V_we0;
reg   [15:0] out_buf_0_0_15_V_d0;
wire   [15:0] out_buf_0_0_15_V_q0;
reg   [10:0] out_buf_0_0_15_V_address1;
reg    out_buf_0_0_15_V_ce1;
reg    out_buf_0_0_15_V_we1;
reg   [15:0] out_buf_0_0_15_V_d1;
reg   [10:0] out_buf_0_1_0_V_address0;
reg    out_buf_0_1_0_V_ce0;
reg    out_buf_0_1_0_V_we0;
reg   [15:0] out_buf_0_1_0_V_d0;
wire   [15:0] out_buf_0_1_0_V_q0;
reg   [10:0] out_buf_0_1_0_V_address1;
reg    out_buf_0_1_0_V_ce1;
reg    out_buf_0_1_0_V_we1;
reg   [15:0] out_buf_0_1_0_V_d1;
reg   [10:0] out_buf_0_1_1_V_address0;
reg    out_buf_0_1_1_V_ce0;
reg    out_buf_0_1_1_V_we0;
reg   [15:0] out_buf_0_1_1_V_d0;
wire   [15:0] out_buf_0_1_1_V_q0;
reg   [10:0] out_buf_0_1_1_V_address1;
reg    out_buf_0_1_1_V_ce1;
reg    out_buf_0_1_1_V_we1;
reg   [15:0] out_buf_0_1_1_V_d1;
reg   [10:0] out_buf_0_1_2_V_address0;
reg    out_buf_0_1_2_V_ce0;
reg    out_buf_0_1_2_V_we0;
reg   [15:0] out_buf_0_1_2_V_d0;
wire   [15:0] out_buf_0_1_2_V_q0;
reg   [10:0] out_buf_0_1_2_V_address1;
reg    out_buf_0_1_2_V_ce1;
reg    out_buf_0_1_2_V_we1;
reg   [15:0] out_buf_0_1_2_V_d1;
reg   [10:0] out_buf_0_1_3_V_address0;
reg    out_buf_0_1_3_V_ce0;
reg    out_buf_0_1_3_V_we0;
reg   [15:0] out_buf_0_1_3_V_d0;
wire   [15:0] out_buf_0_1_3_V_q0;
reg   [10:0] out_buf_0_1_3_V_address1;
reg    out_buf_0_1_3_V_ce1;
reg    out_buf_0_1_3_V_we1;
reg   [15:0] out_buf_0_1_3_V_d1;
reg   [10:0] out_buf_0_1_4_V_address0;
reg    out_buf_0_1_4_V_ce0;
reg    out_buf_0_1_4_V_we0;
reg   [15:0] out_buf_0_1_4_V_d0;
wire   [15:0] out_buf_0_1_4_V_q0;
reg   [10:0] out_buf_0_1_4_V_address1;
reg    out_buf_0_1_4_V_ce1;
reg    out_buf_0_1_4_V_we1;
reg   [15:0] out_buf_0_1_4_V_d1;
reg   [10:0] out_buf_0_1_5_V_address0;
reg    out_buf_0_1_5_V_ce0;
reg    out_buf_0_1_5_V_we0;
reg   [15:0] out_buf_0_1_5_V_d0;
wire   [15:0] out_buf_0_1_5_V_q0;
reg   [10:0] out_buf_0_1_5_V_address1;
reg    out_buf_0_1_5_V_ce1;
reg    out_buf_0_1_5_V_we1;
reg   [15:0] out_buf_0_1_5_V_d1;
reg   [10:0] out_buf_0_1_6_V_address0;
reg    out_buf_0_1_6_V_ce0;
reg    out_buf_0_1_6_V_we0;
reg   [15:0] out_buf_0_1_6_V_d0;
wire   [15:0] out_buf_0_1_6_V_q0;
reg   [10:0] out_buf_0_1_6_V_address1;
reg    out_buf_0_1_6_V_ce1;
reg    out_buf_0_1_6_V_we1;
reg   [15:0] out_buf_0_1_6_V_d1;
reg   [10:0] out_buf_0_1_7_V_address0;
reg    out_buf_0_1_7_V_ce0;
reg    out_buf_0_1_7_V_we0;
reg   [15:0] out_buf_0_1_7_V_d0;
wire   [15:0] out_buf_0_1_7_V_q0;
reg   [10:0] out_buf_0_1_7_V_address1;
reg    out_buf_0_1_7_V_ce1;
reg    out_buf_0_1_7_V_we1;
reg   [15:0] out_buf_0_1_7_V_d1;
reg   [10:0] out_buf_0_1_8_V_address0;
reg    out_buf_0_1_8_V_ce0;
reg    out_buf_0_1_8_V_we0;
reg   [15:0] out_buf_0_1_8_V_d0;
wire   [15:0] out_buf_0_1_8_V_q0;
reg   [10:0] out_buf_0_1_8_V_address1;
reg    out_buf_0_1_8_V_ce1;
reg    out_buf_0_1_8_V_we1;
reg   [15:0] out_buf_0_1_8_V_d1;
reg   [10:0] out_buf_0_1_9_V_address0;
reg    out_buf_0_1_9_V_ce0;
reg    out_buf_0_1_9_V_we0;
reg   [15:0] out_buf_0_1_9_V_d0;
wire   [15:0] out_buf_0_1_9_V_q0;
reg   [10:0] out_buf_0_1_9_V_address1;
reg    out_buf_0_1_9_V_ce1;
reg    out_buf_0_1_9_V_we1;
reg   [15:0] out_buf_0_1_9_V_d1;
reg   [10:0] out_buf_0_1_10_V_address0;
reg    out_buf_0_1_10_V_ce0;
reg    out_buf_0_1_10_V_we0;
reg   [15:0] out_buf_0_1_10_V_d0;
wire   [15:0] out_buf_0_1_10_V_q0;
reg   [10:0] out_buf_0_1_10_V_address1;
reg    out_buf_0_1_10_V_ce1;
reg    out_buf_0_1_10_V_we1;
reg   [15:0] out_buf_0_1_10_V_d1;
reg   [10:0] out_buf_0_1_11_V_address0;
reg    out_buf_0_1_11_V_ce0;
reg    out_buf_0_1_11_V_we0;
reg   [15:0] out_buf_0_1_11_V_d0;
wire   [15:0] out_buf_0_1_11_V_q0;
reg   [10:0] out_buf_0_1_11_V_address1;
reg    out_buf_0_1_11_V_ce1;
reg    out_buf_0_1_11_V_we1;
reg   [15:0] out_buf_0_1_11_V_d1;
reg   [10:0] out_buf_0_1_12_V_address0;
reg    out_buf_0_1_12_V_ce0;
reg    out_buf_0_1_12_V_we0;
reg   [15:0] out_buf_0_1_12_V_d0;
wire   [15:0] out_buf_0_1_12_V_q0;
reg   [10:0] out_buf_0_1_12_V_address1;
reg    out_buf_0_1_12_V_ce1;
reg    out_buf_0_1_12_V_we1;
reg   [15:0] out_buf_0_1_12_V_d1;
reg   [10:0] out_buf_0_1_13_V_address0;
reg    out_buf_0_1_13_V_ce0;
reg    out_buf_0_1_13_V_we0;
reg   [15:0] out_buf_0_1_13_V_d0;
wire   [15:0] out_buf_0_1_13_V_q0;
reg   [10:0] out_buf_0_1_13_V_address1;
reg    out_buf_0_1_13_V_ce1;
reg    out_buf_0_1_13_V_we1;
reg   [15:0] out_buf_0_1_13_V_d1;
reg   [10:0] out_buf_0_1_14_V_address0;
reg    out_buf_0_1_14_V_ce0;
reg    out_buf_0_1_14_V_we0;
reg   [15:0] out_buf_0_1_14_V_d0;
wire   [15:0] out_buf_0_1_14_V_q0;
reg   [10:0] out_buf_0_1_14_V_address1;
reg    out_buf_0_1_14_V_ce1;
reg    out_buf_0_1_14_V_we1;
reg   [15:0] out_buf_0_1_14_V_d1;
reg   [10:0] out_buf_0_1_15_V_address0;
reg    out_buf_0_1_15_V_ce0;
reg    out_buf_0_1_15_V_we0;
reg   [15:0] out_buf_0_1_15_V_d0;
wire   [15:0] out_buf_0_1_15_V_q0;
reg   [10:0] out_buf_0_1_15_V_address1;
reg    out_buf_0_1_15_V_ce1;
reg    out_buf_0_1_15_V_we1;
reg   [15:0] out_buf_0_1_15_V_d1;
reg   [10:0] out_buf_0_2_0_V_address0;
reg    out_buf_0_2_0_V_ce0;
reg    out_buf_0_2_0_V_we0;
reg   [15:0] out_buf_0_2_0_V_d0;
wire   [15:0] out_buf_0_2_0_V_q0;
reg   [10:0] out_buf_0_2_0_V_address1;
reg    out_buf_0_2_0_V_ce1;
reg    out_buf_0_2_0_V_we1;
reg   [15:0] out_buf_0_2_0_V_d1;
reg   [10:0] out_buf_0_2_1_V_address0;
reg    out_buf_0_2_1_V_ce0;
reg    out_buf_0_2_1_V_we0;
reg   [15:0] out_buf_0_2_1_V_d0;
wire   [15:0] out_buf_0_2_1_V_q0;
reg   [10:0] out_buf_0_2_1_V_address1;
reg    out_buf_0_2_1_V_ce1;
reg    out_buf_0_2_1_V_we1;
reg   [15:0] out_buf_0_2_1_V_d1;
reg   [10:0] out_buf_0_2_2_V_address0;
reg    out_buf_0_2_2_V_ce0;
reg    out_buf_0_2_2_V_we0;
reg   [15:0] out_buf_0_2_2_V_d0;
wire   [15:0] out_buf_0_2_2_V_q0;
reg   [10:0] out_buf_0_2_2_V_address1;
reg    out_buf_0_2_2_V_ce1;
reg    out_buf_0_2_2_V_we1;
reg   [15:0] out_buf_0_2_2_V_d1;
reg   [10:0] out_buf_0_2_3_V_address0;
reg    out_buf_0_2_3_V_ce0;
reg    out_buf_0_2_3_V_we0;
reg   [15:0] out_buf_0_2_3_V_d0;
wire   [15:0] out_buf_0_2_3_V_q0;
reg   [10:0] out_buf_0_2_3_V_address1;
reg    out_buf_0_2_3_V_ce1;
reg    out_buf_0_2_3_V_we1;
reg   [15:0] out_buf_0_2_3_V_d1;
reg   [10:0] out_buf_0_2_4_V_address0;
reg    out_buf_0_2_4_V_ce0;
reg    out_buf_0_2_4_V_we0;
reg   [15:0] out_buf_0_2_4_V_d0;
wire   [15:0] out_buf_0_2_4_V_q0;
reg   [10:0] out_buf_0_2_4_V_address1;
reg    out_buf_0_2_4_V_ce1;
reg    out_buf_0_2_4_V_we1;
reg   [15:0] out_buf_0_2_4_V_d1;
reg   [10:0] out_buf_0_2_5_V_address0;
reg    out_buf_0_2_5_V_ce0;
reg    out_buf_0_2_5_V_we0;
reg   [15:0] out_buf_0_2_5_V_d0;
wire   [15:0] out_buf_0_2_5_V_q0;
reg   [10:0] out_buf_0_2_5_V_address1;
reg    out_buf_0_2_5_V_ce1;
reg    out_buf_0_2_5_V_we1;
reg   [15:0] out_buf_0_2_5_V_d1;
reg   [10:0] out_buf_0_2_6_V_address0;
reg    out_buf_0_2_6_V_ce0;
reg    out_buf_0_2_6_V_we0;
reg   [15:0] out_buf_0_2_6_V_d0;
wire   [15:0] out_buf_0_2_6_V_q0;
reg   [10:0] out_buf_0_2_6_V_address1;
reg    out_buf_0_2_6_V_ce1;
reg    out_buf_0_2_6_V_we1;
reg   [15:0] out_buf_0_2_6_V_d1;
reg   [10:0] out_buf_0_2_7_V_address0;
reg    out_buf_0_2_7_V_ce0;
reg    out_buf_0_2_7_V_we0;
reg   [15:0] out_buf_0_2_7_V_d0;
wire   [15:0] out_buf_0_2_7_V_q0;
reg   [10:0] out_buf_0_2_7_V_address1;
reg    out_buf_0_2_7_V_ce1;
reg    out_buf_0_2_7_V_we1;
reg   [15:0] out_buf_0_2_7_V_d1;
reg   [10:0] out_buf_0_2_8_V_address0;
reg    out_buf_0_2_8_V_ce0;
reg    out_buf_0_2_8_V_we0;
reg   [15:0] out_buf_0_2_8_V_d0;
wire   [15:0] out_buf_0_2_8_V_q0;
reg   [10:0] out_buf_0_2_8_V_address1;
reg    out_buf_0_2_8_V_ce1;
reg    out_buf_0_2_8_V_we1;
reg   [15:0] out_buf_0_2_8_V_d1;
reg   [10:0] out_buf_0_2_9_V_address0;
reg    out_buf_0_2_9_V_ce0;
reg    out_buf_0_2_9_V_we0;
reg   [15:0] out_buf_0_2_9_V_d0;
wire   [15:0] out_buf_0_2_9_V_q0;
reg   [10:0] out_buf_0_2_9_V_address1;
reg    out_buf_0_2_9_V_ce1;
reg    out_buf_0_2_9_V_we1;
reg   [15:0] out_buf_0_2_9_V_d1;
reg   [10:0] out_buf_0_2_10_V_address0;
reg    out_buf_0_2_10_V_ce0;
reg    out_buf_0_2_10_V_we0;
reg   [15:0] out_buf_0_2_10_V_d0;
wire   [15:0] out_buf_0_2_10_V_q0;
reg   [10:0] out_buf_0_2_10_V_address1;
reg    out_buf_0_2_10_V_ce1;
reg    out_buf_0_2_10_V_we1;
reg   [15:0] out_buf_0_2_10_V_d1;
reg   [10:0] out_buf_0_2_11_V_address0;
reg    out_buf_0_2_11_V_ce0;
reg    out_buf_0_2_11_V_we0;
reg   [15:0] out_buf_0_2_11_V_d0;
wire   [15:0] out_buf_0_2_11_V_q0;
reg   [10:0] out_buf_0_2_11_V_address1;
reg    out_buf_0_2_11_V_ce1;
reg    out_buf_0_2_11_V_we1;
reg   [15:0] out_buf_0_2_11_V_d1;
reg   [10:0] out_buf_0_2_12_V_address0;
reg    out_buf_0_2_12_V_ce0;
reg    out_buf_0_2_12_V_we0;
reg   [15:0] out_buf_0_2_12_V_d0;
wire   [15:0] out_buf_0_2_12_V_q0;
reg   [10:0] out_buf_0_2_12_V_address1;
reg    out_buf_0_2_12_V_ce1;
reg    out_buf_0_2_12_V_we1;
reg   [15:0] out_buf_0_2_12_V_d1;
reg   [10:0] out_buf_0_2_13_V_address0;
reg    out_buf_0_2_13_V_ce0;
reg    out_buf_0_2_13_V_we0;
reg   [15:0] out_buf_0_2_13_V_d0;
wire   [15:0] out_buf_0_2_13_V_q0;
reg   [10:0] out_buf_0_2_13_V_address1;
reg    out_buf_0_2_13_V_ce1;
reg    out_buf_0_2_13_V_we1;
reg   [15:0] out_buf_0_2_13_V_d1;
reg   [10:0] out_buf_0_2_14_V_address0;
reg    out_buf_0_2_14_V_ce0;
reg    out_buf_0_2_14_V_we0;
reg   [15:0] out_buf_0_2_14_V_d0;
wire   [15:0] out_buf_0_2_14_V_q0;
reg   [10:0] out_buf_0_2_14_V_address1;
reg    out_buf_0_2_14_V_ce1;
reg    out_buf_0_2_14_V_we1;
reg   [15:0] out_buf_0_2_14_V_d1;
reg   [10:0] out_buf_0_2_15_V_address0;
reg    out_buf_0_2_15_V_ce0;
reg    out_buf_0_2_15_V_we0;
reg   [15:0] out_buf_0_2_15_V_d0;
wire   [15:0] out_buf_0_2_15_V_q0;
reg   [10:0] out_buf_0_2_15_V_address1;
reg    out_buf_0_2_15_V_ce1;
reg    out_buf_0_2_15_V_we1;
reg   [15:0] out_buf_0_2_15_V_d1;
reg   [10:0] out_buf_0_3_0_V_address0;
reg    out_buf_0_3_0_V_ce0;
reg    out_buf_0_3_0_V_we0;
reg   [15:0] out_buf_0_3_0_V_d0;
wire   [15:0] out_buf_0_3_0_V_q0;
reg   [10:0] out_buf_0_3_0_V_address1;
reg    out_buf_0_3_0_V_ce1;
reg    out_buf_0_3_0_V_we1;
reg   [15:0] out_buf_0_3_0_V_d1;
reg   [10:0] out_buf_0_3_1_V_address0;
reg    out_buf_0_3_1_V_ce0;
reg    out_buf_0_3_1_V_we0;
reg   [15:0] out_buf_0_3_1_V_d0;
wire   [15:0] out_buf_0_3_1_V_q0;
reg   [10:0] out_buf_0_3_1_V_address1;
reg    out_buf_0_3_1_V_ce1;
reg    out_buf_0_3_1_V_we1;
reg   [15:0] out_buf_0_3_1_V_d1;
reg   [10:0] out_buf_0_3_2_V_address0;
reg    out_buf_0_3_2_V_ce0;
reg    out_buf_0_3_2_V_we0;
reg   [15:0] out_buf_0_3_2_V_d0;
wire   [15:0] out_buf_0_3_2_V_q0;
reg   [10:0] out_buf_0_3_2_V_address1;
reg    out_buf_0_3_2_V_ce1;
reg    out_buf_0_3_2_V_we1;
reg   [15:0] out_buf_0_3_2_V_d1;
reg   [10:0] out_buf_0_3_3_V_address0;
reg    out_buf_0_3_3_V_ce0;
reg    out_buf_0_3_3_V_we0;
reg   [15:0] out_buf_0_3_3_V_d0;
wire   [15:0] out_buf_0_3_3_V_q0;
reg   [10:0] out_buf_0_3_3_V_address1;
reg    out_buf_0_3_3_V_ce1;
reg    out_buf_0_3_3_V_we1;
reg   [15:0] out_buf_0_3_3_V_d1;
reg   [10:0] out_buf_0_3_4_V_address0;
reg    out_buf_0_3_4_V_ce0;
reg    out_buf_0_3_4_V_we0;
reg   [15:0] out_buf_0_3_4_V_d0;
wire   [15:0] out_buf_0_3_4_V_q0;
reg   [10:0] out_buf_0_3_4_V_address1;
reg    out_buf_0_3_4_V_ce1;
reg    out_buf_0_3_4_V_we1;
reg   [15:0] out_buf_0_3_4_V_d1;
reg   [10:0] out_buf_0_3_5_V_address0;
reg    out_buf_0_3_5_V_ce0;
reg    out_buf_0_3_5_V_we0;
reg   [15:0] out_buf_0_3_5_V_d0;
wire   [15:0] out_buf_0_3_5_V_q0;
reg   [10:0] out_buf_0_3_5_V_address1;
reg    out_buf_0_3_5_V_ce1;
reg    out_buf_0_3_5_V_we1;
reg   [15:0] out_buf_0_3_5_V_d1;
reg   [10:0] out_buf_0_3_6_V_address0;
reg    out_buf_0_3_6_V_ce0;
reg    out_buf_0_3_6_V_we0;
reg   [15:0] out_buf_0_3_6_V_d0;
wire   [15:0] out_buf_0_3_6_V_q0;
reg   [10:0] out_buf_0_3_6_V_address1;
reg    out_buf_0_3_6_V_ce1;
reg    out_buf_0_3_6_V_we1;
reg   [15:0] out_buf_0_3_6_V_d1;
reg   [10:0] out_buf_0_3_7_V_address0;
reg    out_buf_0_3_7_V_ce0;
reg    out_buf_0_3_7_V_we0;
reg   [15:0] out_buf_0_3_7_V_d0;
wire   [15:0] out_buf_0_3_7_V_q0;
reg   [10:0] out_buf_0_3_7_V_address1;
reg    out_buf_0_3_7_V_ce1;
reg    out_buf_0_3_7_V_we1;
reg   [15:0] out_buf_0_3_7_V_d1;
reg   [10:0] out_buf_0_3_8_V_address0;
reg    out_buf_0_3_8_V_ce0;
reg    out_buf_0_3_8_V_we0;
reg   [15:0] out_buf_0_3_8_V_d0;
wire   [15:0] out_buf_0_3_8_V_q0;
reg   [10:0] out_buf_0_3_8_V_address1;
reg    out_buf_0_3_8_V_ce1;
reg    out_buf_0_3_8_V_we1;
reg   [15:0] out_buf_0_3_8_V_d1;
reg   [10:0] out_buf_0_3_9_V_address0;
reg    out_buf_0_3_9_V_ce0;
reg    out_buf_0_3_9_V_we0;
reg   [15:0] out_buf_0_3_9_V_d0;
wire   [15:0] out_buf_0_3_9_V_q0;
reg   [10:0] out_buf_0_3_9_V_address1;
reg    out_buf_0_3_9_V_ce1;
reg    out_buf_0_3_9_V_we1;
reg   [15:0] out_buf_0_3_9_V_d1;
reg   [10:0] out_buf_0_3_10_V_address0;
reg    out_buf_0_3_10_V_ce0;
reg    out_buf_0_3_10_V_we0;
reg   [15:0] out_buf_0_3_10_V_d0;
wire   [15:0] out_buf_0_3_10_V_q0;
reg   [10:0] out_buf_0_3_10_V_address1;
reg    out_buf_0_3_10_V_ce1;
reg    out_buf_0_3_10_V_we1;
reg   [15:0] out_buf_0_3_10_V_d1;
reg   [10:0] out_buf_0_3_11_V_address0;
reg    out_buf_0_3_11_V_ce0;
reg    out_buf_0_3_11_V_we0;
reg   [15:0] out_buf_0_3_11_V_d0;
wire   [15:0] out_buf_0_3_11_V_q0;
reg   [10:0] out_buf_0_3_11_V_address1;
reg    out_buf_0_3_11_V_ce1;
reg    out_buf_0_3_11_V_we1;
reg   [15:0] out_buf_0_3_11_V_d1;
reg   [10:0] out_buf_0_3_12_V_address0;
reg    out_buf_0_3_12_V_ce0;
reg    out_buf_0_3_12_V_we0;
reg   [15:0] out_buf_0_3_12_V_d0;
wire   [15:0] out_buf_0_3_12_V_q0;
reg   [10:0] out_buf_0_3_12_V_address1;
reg    out_buf_0_3_12_V_ce1;
reg    out_buf_0_3_12_V_we1;
reg   [15:0] out_buf_0_3_12_V_d1;
reg   [10:0] out_buf_0_3_13_V_address0;
reg    out_buf_0_3_13_V_ce0;
reg    out_buf_0_3_13_V_we0;
reg   [15:0] out_buf_0_3_13_V_d0;
wire   [15:0] out_buf_0_3_13_V_q0;
reg   [10:0] out_buf_0_3_13_V_address1;
reg    out_buf_0_3_13_V_ce1;
reg    out_buf_0_3_13_V_we1;
reg   [15:0] out_buf_0_3_13_V_d1;
reg   [10:0] out_buf_0_3_14_V_address0;
reg    out_buf_0_3_14_V_ce0;
reg    out_buf_0_3_14_V_we0;
reg   [15:0] out_buf_0_3_14_V_d0;
wire   [15:0] out_buf_0_3_14_V_q0;
reg   [10:0] out_buf_0_3_14_V_address1;
reg    out_buf_0_3_14_V_ce1;
reg    out_buf_0_3_14_V_we1;
reg   [15:0] out_buf_0_3_14_V_d1;
reg   [10:0] out_buf_0_3_15_V_address0;
reg    out_buf_0_3_15_V_ce0;
reg    out_buf_0_3_15_V_we0;
reg   [15:0] out_buf_0_3_15_V_d0;
wire   [15:0] out_buf_0_3_15_V_q0;
reg   [10:0] out_buf_0_3_15_V_address1;
reg    out_buf_0_3_15_V_ce1;
reg    out_buf_0_3_15_V_we1;
reg   [15:0] out_buf_0_3_15_V_d1;
reg   [10:0] out_buf_t0_0_V_address0;
reg    out_buf_t0_0_V_ce0;
reg    out_buf_t0_0_V_we0;
wire   [15:0] out_buf_t0_0_V_q0;
reg    out_buf_t0_0_V_ce1;
reg    out_buf_t0_0_V_we1;
reg   [10:0] out_buf_t0_1_V_address0;
reg    out_buf_t0_1_V_ce0;
reg    out_buf_t0_1_V_we0;
wire   [15:0] out_buf_t0_1_V_q0;
reg    out_buf_t0_1_V_ce1;
reg    out_buf_t0_1_V_we1;
reg   [10:0] out_buf_t0_2_V_address0;
reg    out_buf_t0_2_V_ce0;
reg    out_buf_t0_2_V_we0;
wire   [15:0] out_buf_t0_2_V_q0;
reg    out_buf_t0_2_V_ce1;
reg    out_buf_t0_2_V_we1;
reg   [10:0] out_buf_t0_3_V_address0;
reg    out_buf_t0_3_V_ce0;
reg    out_buf_t0_3_V_we0;
wire   [15:0] out_buf_t0_3_V_q0;
reg    out_buf_t0_3_V_ce1;
reg    out_buf_t0_3_V_we1;
reg   [10:0] out_buf_t0_4_V_address0;
reg    out_buf_t0_4_V_ce0;
reg    out_buf_t0_4_V_we0;
wire   [15:0] out_buf_t0_4_V_q0;
reg    out_buf_t0_4_V_ce1;
reg    out_buf_t0_4_V_we1;
reg   [10:0] out_buf_t0_5_V_address0;
reg    out_buf_t0_5_V_ce0;
reg    out_buf_t0_5_V_we0;
wire   [15:0] out_buf_t0_5_V_q0;
reg    out_buf_t0_5_V_ce1;
reg    out_buf_t0_5_V_we1;
reg   [10:0] out_buf_t0_6_V_address0;
reg    out_buf_t0_6_V_ce0;
reg    out_buf_t0_6_V_we0;
wire   [15:0] out_buf_t0_6_V_q0;
reg    out_buf_t0_6_V_ce1;
reg    out_buf_t0_6_V_we1;
reg   [10:0] out_buf_t0_7_V_address0;
reg    out_buf_t0_7_V_ce0;
reg    out_buf_t0_7_V_we0;
wire   [15:0] out_buf_t0_7_V_q0;
reg    out_buf_t0_7_V_ce1;
reg    out_buf_t0_7_V_we1;
reg   [10:0] out_buf_t0_8_V_address0;
reg    out_buf_t0_8_V_ce0;
reg    out_buf_t0_8_V_we0;
wire   [15:0] out_buf_t0_8_V_q0;
reg    out_buf_t0_8_V_ce1;
reg    out_buf_t0_8_V_we1;
reg   [10:0] out_buf_t0_9_V_address0;
reg    out_buf_t0_9_V_ce0;
reg    out_buf_t0_9_V_we0;
wire   [15:0] out_buf_t0_9_V_q0;
reg    out_buf_t0_9_V_ce1;
reg    out_buf_t0_9_V_we1;
reg   [10:0] out_buf_t0_10_V_address0;
reg    out_buf_t0_10_V_ce0;
reg    out_buf_t0_10_V_we0;
wire   [15:0] out_buf_t0_10_V_q0;
reg    out_buf_t0_10_V_ce1;
reg    out_buf_t0_10_V_we1;
reg   [10:0] out_buf_t0_11_V_address0;
reg    out_buf_t0_11_V_ce0;
reg    out_buf_t0_11_V_we0;
wire   [15:0] out_buf_t0_11_V_q0;
reg    out_buf_t0_11_V_ce1;
reg    out_buf_t0_11_V_we1;
reg   [10:0] out_buf_t0_12_V_address0;
reg    out_buf_t0_12_V_ce0;
reg    out_buf_t0_12_V_we0;
wire   [15:0] out_buf_t0_12_V_q0;
reg    out_buf_t0_12_V_ce1;
reg    out_buf_t0_12_V_we1;
reg   [10:0] out_buf_t0_13_V_address0;
reg    out_buf_t0_13_V_ce0;
reg    out_buf_t0_13_V_we0;
wire   [15:0] out_buf_t0_13_V_q0;
reg    out_buf_t0_13_V_ce1;
reg    out_buf_t0_13_V_we1;
reg   [10:0] out_buf_t0_14_V_address0;
reg    out_buf_t0_14_V_ce0;
reg    out_buf_t0_14_V_we0;
wire   [15:0] out_buf_t0_14_V_q0;
reg    out_buf_t0_14_V_ce1;
reg    out_buf_t0_14_V_we1;
reg   [10:0] out_buf_t0_15_V_address0;
reg    out_buf_t0_15_V_ce0;
reg    out_buf_t0_15_V_we0;
wire   [15:0] out_buf_t0_15_V_q0;
reg    out_buf_t0_15_V_ce1;
reg    out_buf_t0_15_V_we1;
reg   [10:0] out_buf_t1_0_V_address0;
reg    out_buf_t1_0_V_ce0;
reg    out_buf_t1_0_V_we0;
wire   [15:0] out_buf_t1_0_V_q0;
reg    out_buf_t1_0_V_ce1;
reg    out_buf_t1_0_V_we1;
reg   [10:0] out_buf_t1_1_V_address0;
reg    out_buf_t1_1_V_ce0;
reg    out_buf_t1_1_V_we0;
wire   [15:0] out_buf_t1_1_V_q0;
reg    out_buf_t1_1_V_ce1;
reg    out_buf_t1_1_V_we1;
reg   [10:0] out_buf_t1_2_V_address0;
reg    out_buf_t1_2_V_ce0;
reg    out_buf_t1_2_V_we0;
wire   [15:0] out_buf_t1_2_V_q0;
reg    out_buf_t1_2_V_ce1;
reg    out_buf_t1_2_V_we1;
reg   [10:0] out_buf_t1_3_V_address0;
reg    out_buf_t1_3_V_ce0;
reg    out_buf_t1_3_V_we0;
wire   [15:0] out_buf_t1_3_V_q0;
reg    out_buf_t1_3_V_ce1;
reg    out_buf_t1_3_V_we1;
reg   [10:0] out_buf_t1_4_V_address0;
reg    out_buf_t1_4_V_ce0;
reg    out_buf_t1_4_V_we0;
wire   [15:0] out_buf_t1_4_V_q0;
reg    out_buf_t1_4_V_ce1;
reg    out_buf_t1_4_V_we1;
reg   [10:0] out_buf_t1_5_V_address0;
reg    out_buf_t1_5_V_ce0;
reg    out_buf_t1_5_V_we0;
wire   [15:0] out_buf_t1_5_V_q0;
reg    out_buf_t1_5_V_ce1;
reg    out_buf_t1_5_V_we1;
reg   [10:0] out_buf_t1_6_V_address0;
reg    out_buf_t1_6_V_ce0;
reg    out_buf_t1_6_V_we0;
wire   [15:0] out_buf_t1_6_V_q0;
reg    out_buf_t1_6_V_ce1;
reg    out_buf_t1_6_V_we1;
reg   [10:0] out_buf_t1_7_V_address0;
reg    out_buf_t1_7_V_ce0;
reg    out_buf_t1_7_V_we0;
wire   [15:0] out_buf_t1_7_V_q0;
reg    out_buf_t1_7_V_ce1;
reg    out_buf_t1_7_V_we1;
reg   [10:0] out_buf_t1_8_V_address0;
reg    out_buf_t1_8_V_ce0;
reg    out_buf_t1_8_V_we0;
wire   [15:0] out_buf_t1_8_V_q0;
reg    out_buf_t1_8_V_ce1;
reg    out_buf_t1_8_V_we1;
reg   [10:0] out_buf_t1_9_V_address0;
reg    out_buf_t1_9_V_ce0;
reg    out_buf_t1_9_V_we0;
wire   [15:0] out_buf_t1_9_V_q0;
reg    out_buf_t1_9_V_ce1;
reg    out_buf_t1_9_V_we1;
reg   [10:0] out_buf_t1_10_V_address0;
reg    out_buf_t1_10_V_ce0;
reg    out_buf_t1_10_V_we0;
wire   [15:0] out_buf_t1_10_V_q0;
reg    out_buf_t1_10_V_ce1;
reg    out_buf_t1_10_V_we1;
reg   [10:0] out_buf_t1_11_V_address0;
reg    out_buf_t1_11_V_ce0;
reg    out_buf_t1_11_V_we0;
wire   [15:0] out_buf_t1_11_V_q0;
reg    out_buf_t1_11_V_ce1;
reg    out_buf_t1_11_V_we1;
reg   [10:0] out_buf_t1_12_V_address0;
reg    out_buf_t1_12_V_ce0;
reg    out_buf_t1_12_V_we0;
wire   [15:0] out_buf_t1_12_V_q0;
reg    out_buf_t1_12_V_ce1;
reg    out_buf_t1_12_V_we1;
reg   [10:0] out_buf_t1_13_V_address0;
reg    out_buf_t1_13_V_ce0;
reg    out_buf_t1_13_V_we0;
wire   [15:0] out_buf_t1_13_V_q0;
reg    out_buf_t1_13_V_ce1;
reg    out_buf_t1_13_V_we1;
reg   [10:0] out_buf_t1_14_V_address0;
reg    out_buf_t1_14_V_ce0;
reg    out_buf_t1_14_V_we0;
wire   [15:0] out_buf_t1_14_V_q0;
reg    out_buf_t1_14_V_ce1;
reg    out_buf_t1_14_V_we1;
reg   [10:0] out_buf_t1_15_V_address0;
reg    out_buf_t1_15_V_ce0;
reg    out_buf_t1_15_V_we0;
wire   [15:0] out_buf_t1_15_V_q0;
reg    out_buf_t1_15_V_ce1;
reg    out_buf_t1_15_V_we1;
reg   [3:0] linear_out_buf_V_address0;
reg    linear_out_buf_V_ce0;
reg    linear_out_buf_V_we0;
reg   [31:0] linear_out_buf_V_d0;
wire    grp_binary_conv3x3_tile_fu_5847_ap_start;
wire    grp_binary_conv3x3_tile_fu_5847_ap_done;
wire    grp_binary_conv3x3_tile_fu_5847_ap_idle;
wire    grp_binary_conv3x3_tile_fu_5847_ap_ready;
wire   [10:0] grp_binary_conv3x3_tile_fu_5847_msb_inputs_V_address0;
wire    grp_binary_conv3x3_tile_fu_5847_msb_inputs_V_ce0;
reg   [63:0] grp_binary_conv3x3_tile_fu_5847_msb_inputs_V_q0;
reg   [6:0] grp_binary_conv3x3_tile_fu_5847_weights_V_offset;
wire   [10:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_0_V_address0;
wire    grp_binary_conv3x3_tile_fu_5847_msb_outputs_0_V_ce0;
reg   [15:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_0_V_q0;
wire   [10:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_0_V_address1;
wire    grp_binary_conv3x3_tile_fu_5847_msb_outputs_0_V_ce1;
wire    grp_binary_conv3x3_tile_fu_5847_msb_outputs_0_V_we1;
wire   [15:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_0_V_d1;
wire   [10:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_1_V_address0;
wire    grp_binary_conv3x3_tile_fu_5847_msb_outputs_1_V_ce0;
reg   [15:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_1_V_q0;
wire   [10:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_1_V_address1;
wire    grp_binary_conv3x3_tile_fu_5847_msb_outputs_1_V_ce1;
wire    grp_binary_conv3x3_tile_fu_5847_msb_outputs_1_V_we1;
wire   [15:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_1_V_d1;
wire   [10:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_2_V_address0;
wire    grp_binary_conv3x3_tile_fu_5847_msb_outputs_2_V_ce0;
reg   [15:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_2_V_q0;
wire   [10:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_2_V_address1;
wire    grp_binary_conv3x3_tile_fu_5847_msb_outputs_2_V_ce1;
wire    grp_binary_conv3x3_tile_fu_5847_msb_outputs_2_V_we1;
wire   [15:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_2_V_d1;
wire   [10:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_3_V_address0;
wire    grp_binary_conv3x3_tile_fu_5847_msb_outputs_3_V_ce0;
reg   [15:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_3_V_q0;
wire   [10:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_3_V_address1;
wire    grp_binary_conv3x3_tile_fu_5847_msb_outputs_3_V_ce1;
wire    grp_binary_conv3x3_tile_fu_5847_msb_outputs_3_V_we1;
wire   [15:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_3_V_d1;
wire   [10:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_4_V_address0;
wire    grp_binary_conv3x3_tile_fu_5847_msb_outputs_4_V_ce0;
reg   [15:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_4_V_q0;
wire   [10:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_4_V_address1;
wire    grp_binary_conv3x3_tile_fu_5847_msb_outputs_4_V_ce1;
wire    grp_binary_conv3x3_tile_fu_5847_msb_outputs_4_V_we1;
wire   [15:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_4_V_d1;
wire   [10:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_5_V_address0;
wire    grp_binary_conv3x3_tile_fu_5847_msb_outputs_5_V_ce0;
reg   [15:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_5_V_q0;
wire   [10:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_5_V_address1;
wire    grp_binary_conv3x3_tile_fu_5847_msb_outputs_5_V_ce1;
wire    grp_binary_conv3x3_tile_fu_5847_msb_outputs_5_V_we1;
wire   [15:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_5_V_d1;
wire   [10:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_6_V_address0;
wire    grp_binary_conv3x3_tile_fu_5847_msb_outputs_6_V_ce0;
reg   [15:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_6_V_q0;
wire   [10:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_6_V_address1;
wire    grp_binary_conv3x3_tile_fu_5847_msb_outputs_6_V_ce1;
wire    grp_binary_conv3x3_tile_fu_5847_msb_outputs_6_V_we1;
wire   [15:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_6_V_d1;
wire   [10:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_7_V_address0;
wire    grp_binary_conv3x3_tile_fu_5847_msb_outputs_7_V_ce0;
reg   [15:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_7_V_q0;
wire   [10:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_7_V_address1;
wire    grp_binary_conv3x3_tile_fu_5847_msb_outputs_7_V_ce1;
wire    grp_binary_conv3x3_tile_fu_5847_msb_outputs_7_V_we1;
wire   [15:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_7_V_d1;
wire   [10:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_8_V_address0;
wire    grp_binary_conv3x3_tile_fu_5847_msb_outputs_8_V_ce0;
reg   [15:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_8_V_q0;
wire   [10:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_8_V_address1;
wire    grp_binary_conv3x3_tile_fu_5847_msb_outputs_8_V_ce1;
wire    grp_binary_conv3x3_tile_fu_5847_msb_outputs_8_V_we1;
wire   [15:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_8_V_d1;
wire   [10:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_9_V_address0;
wire    grp_binary_conv3x3_tile_fu_5847_msb_outputs_9_V_ce0;
reg   [15:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_9_V_q0;
wire   [10:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_9_V_address1;
wire    grp_binary_conv3x3_tile_fu_5847_msb_outputs_9_V_ce1;
wire    grp_binary_conv3x3_tile_fu_5847_msb_outputs_9_V_we1;
wire   [15:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_9_V_d1;
wire   [10:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_10_V_address0;
wire    grp_binary_conv3x3_tile_fu_5847_msb_outputs_10_V_ce0;
reg   [15:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_10_V_q0;
wire   [10:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_10_V_address1;
wire    grp_binary_conv3x3_tile_fu_5847_msb_outputs_10_V_ce1;
wire    grp_binary_conv3x3_tile_fu_5847_msb_outputs_10_V_we1;
wire   [15:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_10_V_d1;
wire   [10:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_11_V_address0;
wire    grp_binary_conv3x3_tile_fu_5847_msb_outputs_11_V_ce0;
reg   [15:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_11_V_q0;
wire   [10:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_11_V_address1;
wire    grp_binary_conv3x3_tile_fu_5847_msb_outputs_11_V_ce1;
wire    grp_binary_conv3x3_tile_fu_5847_msb_outputs_11_V_we1;
wire   [15:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_11_V_d1;
wire   [10:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_12_V_address0;
wire    grp_binary_conv3x3_tile_fu_5847_msb_outputs_12_V_ce0;
reg   [15:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_12_V_q0;
wire   [10:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_12_V_address1;
wire    grp_binary_conv3x3_tile_fu_5847_msb_outputs_12_V_ce1;
wire    grp_binary_conv3x3_tile_fu_5847_msb_outputs_12_V_we1;
wire   [15:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_12_V_d1;
wire   [10:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_13_V_address0;
wire    grp_binary_conv3x3_tile_fu_5847_msb_outputs_13_V_ce0;
reg   [15:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_13_V_q0;
wire   [10:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_13_V_address1;
wire    grp_binary_conv3x3_tile_fu_5847_msb_outputs_13_V_ce1;
wire    grp_binary_conv3x3_tile_fu_5847_msb_outputs_13_V_we1;
wire   [15:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_13_V_d1;
wire   [10:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_14_V_address0;
wire    grp_binary_conv3x3_tile_fu_5847_msb_outputs_14_V_ce0;
reg   [15:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_14_V_q0;
wire   [10:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_14_V_address1;
wire    grp_binary_conv3x3_tile_fu_5847_msb_outputs_14_V_ce1;
wire    grp_binary_conv3x3_tile_fu_5847_msb_outputs_14_V_we1;
wire   [15:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_14_V_d1;
wire   [10:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_15_V_address0;
wire    grp_binary_conv3x3_tile_fu_5847_msb_outputs_15_V_ce0;
reg   [15:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_15_V_q0;
wire   [10:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_15_V_address1;
wire    grp_binary_conv3x3_tile_fu_5847_msb_outputs_15_V_ce1;
wire    grp_binary_conv3x3_tile_fu_5847_msb_outputs_15_V_we1;
wire   [15:0] grp_binary_conv3x3_tile_fu_5847_msb_outputs_15_V_d1;
wire   [10:0] grp_binary_conv3x3_tile_fu_5847_comparator_0_V_address0;
wire    grp_binary_conv3x3_tile_fu_5847_comparator_0_V_ce0;
reg   [15:0] grp_binary_conv3x3_tile_fu_5847_comparator_0_V_q0;
wire   [10:0] grp_binary_conv3x3_tile_fu_5847_comparator_1_V_address0;
wire    grp_binary_conv3x3_tile_fu_5847_comparator_1_V_ce0;
reg   [15:0] grp_binary_conv3x3_tile_fu_5847_comparator_1_V_q0;
wire   [10:0] grp_binary_conv3x3_tile_fu_5847_comparator_2_V_address0;
wire    grp_binary_conv3x3_tile_fu_5847_comparator_2_V_ce0;
reg   [15:0] grp_binary_conv3x3_tile_fu_5847_comparator_2_V_q0;
wire   [10:0] grp_binary_conv3x3_tile_fu_5847_comparator_3_V_address0;
wire    grp_binary_conv3x3_tile_fu_5847_comparator_3_V_ce0;
reg   [15:0] grp_binary_conv3x3_tile_fu_5847_comparator_3_V_q0;
wire   [10:0] grp_binary_conv3x3_tile_fu_5847_comparator_4_V_address0;
wire    grp_binary_conv3x3_tile_fu_5847_comparator_4_V_ce0;
reg   [15:0] grp_binary_conv3x3_tile_fu_5847_comparator_4_V_q0;
wire   [10:0] grp_binary_conv3x3_tile_fu_5847_comparator_5_V_address0;
wire    grp_binary_conv3x3_tile_fu_5847_comparator_5_V_ce0;
reg   [15:0] grp_binary_conv3x3_tile_fu_5847_comparator_5_V_q0;
wire   [10:0] grp_binary_conv3x3_tile_fu_5847_comparator_6_V_address0;
wire    grp_binary_conv3x3_tile_fu_5847_comparator_6_V_ce0;
reg   [15:0] grp_binary_conv3x3_tile_fu_5847_comparator_6_V_q0;
wire   [10:0] grp_binary_conv3x3_tile_fu_5847_comparator_7_V_address0;
wire    grp_binary_conv3x3_tile_fu_5847_comparator_7_V_ce0;
reg   [15:0] grp_binary_conv3x3_tile_fu_5847_comparator_7_V_q0;
wire   [10:0] grp_binary_conv3x3_tile_fu_5847_comparator_8_V_address0;
wire    grp_binary_conv3x3_tile_fu_5847_comparator_8_V_ce0;
reg   [15:0] grp_binary_conv3x3_tile_fu_5847_comparator_8_V_q0;
wire   [10:0] grp_binary_conv3x3_tile_fu_5847_comparator_9_V_address0;
wire    grp_binary_conv3x3_tile_fu_5847_comparator_9_V_ce0;
reg   [15:0] grp_binary_conv3x3_tile_fu_5847_comparator_9_V_q0;
wire   [10:0] grp_binary_conv3x3_tile_fu_5847_comparator_10_V_address0;
wire    grp_binary_conv3x3_tile_fu_5847_comparator_10_V_ce0;
reg   [15:0] grp_binary_conv3x3_tile_fu_5847_comparator_10_V_q0;
wire   [10:0] grp_binary_conv3x3_tile_fu_5847_comparator_11_V_address0;
wire    grp_binary_conv3x3_tile_fu_5847_comparator_11_V_ce0;
reg   [15:0] grp_binary_conv3x3_tile_fu_5847_comparator_11_V_q0;
wire   [10:0] grp_binary_conv3x3_tile_fu_5847_comparator_12_V_address0;
wire    grp_binary_conv3x3_tile_fu_5847_comparator_12_V_ce0;
reg   [15:0] grp_binary_conv3x3_tile_fu_5847_comparator_12_V_q0;
wire   [10:0] grp_binary_conv3x3_tile_fu_5847_comparator_13_V_address0;
wire    grp_binary_conv3x3_tile_fu_5847_comparator_13_V_ce0;
reg   [15:0] grp_binary_conv3x3_tile_fu_5847_comparator_13_V_q0;
wire   [10:0] grp_binary_conv3x3_tile_fu_5847_comparator_14_V_address0;
wire    grp_binary_conv3x3_tile_fu_5847_comparator_14_V_ce0;
reg   [15:0] grp_binary_conv3x3_tile_fu_5847_comparator_14_V_q0;
wire   [10:0] grp_binary_conv3x3_tile_fu_5847_comparator_15_V_address0;
wire    grp_binary_conv3x3_tile_fu_5847_comparator_15_V_ce0;
reg   [15:0] grp_binary_conv3x3_tile_fu_5847_comparator_15_V_q0;
reg   [10:0] grp_binary_conv3x3_tile_fu_5847_p_read;
reg   [11:0] grp_binary_conv3x3_tile_fu_5847_p_read1;
reg   [11:0] grp_binary_conv3x3_tile_fu_5847_p_read2;
reg   [11:0] grp_binary_conv3x3_tile_fu_5847_p_read3;
reg   [10:0] grp_binary_conv3x3_tile_fu_5847_p_read4;
reg   [11:0] grp_binary_conv3x3_tile_fu_5847_p_read5;
reg   [11:0] grp_binary_conv3x3_tile_fu_5847_p_read6;
reg   [11:0] grp_binary_conv3x3_tile_fu_5847_p_read7;
reg   [10:0] grp_binary_conv3x3_tile_fu_5847_p_read8;
reg   [11:0] grp_binary_conv3x3_tile_fu_5847_p_read9;
reg   [11:0] grp_binary_conv3x3_tile_fu_5847_p_read10;
reg   [11:0] grp_binary_conv3x3_tile_fu_5847_p_read11;
reg   [10:0] grp_binary_conv3x3_tile_fu_5847_p_read12;
reg   [11:0] grp_binary_conv3x3_tile_fu_5847_p_read13;
reg   [11:0] grp_binary_conv3x3_tile_fu_5847_p_read14;
reg   [11:0] grp_binary_conv3x3_tile_fu_5847_p_read15;
reg   [10:0] grp_binary_conv3x3_tile_fu_5847_p_read16;
reg   [11:0] grp_binary_conv3x3_tile_fu_5847_p_read17;
reg   [11:0] grp_binary_conv3x3_tile_fu_5847_p_read18;
reg   [11:0] grp_binary_conv3x3_tile_fu_5847_p_read19;
reg   [10:0] grp_binary_conv3x3_tile_fu_5847_p_read20;
reg   [11:0] grp_binary_conv3x3_tile_fu_5847_p_read21;
reg   [11:0] grp_binary_conv3x3_tile_fu_5847_p_read22;
reg   [11:0] grp_binary_conv3x3_tile_fu_5847_p_read23;
reg   [10:0] grp_binary_conv3x3_tile_fu_5847_p_read24;
reg   [11:0] grp_binary_conv3x3_tile_fu_5847_p_read25;
reg   [11:0] grp_binary_conv3x3_tile_fu_5847_p_read26;
reg   [11:0] grp_binary_conv3x3_tile_fu_5847_p_read27;
reg   [10:0] grp_binary_conv3x3_tile_fu_5847_p_read28;
reg   [11:0] grp_binary_conv3x3_tile_fu_5847_p_read29;
reg   [11:0] grp_binary_conv3x3_tile_fu_5847_p_read30;
reg   [11:0] grp_binary_conv3x3_tile_fu_5847_p_read31;
reg   [10:0] grp_binary_conv3x3_tile_fu_5847_p_read32;
reg   [11:0] grp_binary_conv3x3_tile_fu_5847_p_read33;
reg   [11:0] grp_binary_conv3x3_tile_fu_5847_p_read34;
reg   [11:0] grp_binary_conv3x3_tile_fu_5847_p_read35;
reg   [10:0] grp_binary_conv3x3_tile_fu_5847_p_read36;
reg   [11:0] grp_binary_conv3x3_tile_fu_5847_p_read37;
reg   [11:0] grp_binary_conv3x3_tile_fu_5847_p_read38;
reg   [11:0] grp_binary_conv3x3_tile_fu_5847_p_read39;
reg   [10:0] grp_binary_conv3x3_tile_fu_5847_p_read40;
reg   [11:0] grp_binary_conv3x3_tile_fu_5847_p_read41;
reg   [11:0] grp_binary_conv3x3_tile_fu_5847_p_read42;
reg   [11:0] grp_binary_conv3x3_tile_fu_5847_p_read43;
reg   [10:0] grp_binary_conv3x3_tile_fu_5847_p_read44;
reg   [11:0] grp_binary_conv3x3_tile_fu_5847_p_read45;
reg   [11:0] grp_binary_conv3x3_tile_fu_5847_p_read46;
reg   [11:0] grp_binary_conv3x3_tile_fu_5847_p_read47;
reg   [10:0] grp_binary_conv3x3_tile_fu_5847_p_read48;
reg   [11:0] grp_binary_conv3x3_tile_fu_5847_p_read49;
reg   [11:0] grp_binary_conv3x3_tile_fu_5847_p_read50;
reg   [11:0] grp_binary_conv3x3_tile_fu_5847_p_read51;
reg   [10:0] grp_binary_conv3x3_tile_fu_5847_p_read52;
reg   [11:0] grp_binary_conv3x3_tile_fu_5847_p_read53;
reg   [11:0] grp_binary_conv3x3_tile_fu_5847_p_read54;
reg   [11:0] grp_binary_conv3x3_tile_fu_5847_p_read55;
reg   [10:0] grp_binary_conv3x3_tile_fu_5847_p_read56;
reg   [11:0] grp_binary_conv3x3_tile_fu_5847_p_read57;
reg   [11:0] grp_binary_conv3x3_tile_fu_5847_p_read58;
reg   [11:0] grp_binary_conv3x3_tile_fu_5847_p_read59;
reg   [10:0] grp_binary_conv3x3_tile_fu_5847_p_read60;
reg   [11:0] grp_binary_conv3x3_tile_fu_5847_p_read61;
reg   [11:0] grp_binary_conv3x3_tile_fu_5847_p_read62;
reg   [11:0] grp_binary_conv3x3_tile_fu_5847_p_read63;
reg   [2:0] grp_binary_conv3x3_tile_fu_5847_threshold_V_offset;
reg    grp_binary_conv3x3_tile_fu_5847_switch_on;
reg   [3:0] grp_binary_conv3x3_tile_fu_5847_c_in;
reg   [7:0] grp_binary_conv3x3_tile_fu_5847_in_channels;
reg   [6:0] grp_binary_conv3x3_tile_fu_5847_H_fmap_out;
wire    grp_quant_and_pack_fu_7788_ap_start;
wire    grp_quant_and_pack_fu_7788_ap_done;
wire    grp_quant_and_pack_fu_7788_ap_idle;
wire    grp_quant_and_pack_fu_7788_ap_ready;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_0_0_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_0_0_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_0_1_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_0_1_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_0_2_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_0_2_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_0_3_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_0_3_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_0_4_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_0_4_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_0_5_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_0_5_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_0_6_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_0_6_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_0_7_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_0_7_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_0_8_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_0_8_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_0_9_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_0_9_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_0_10_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_0_10_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_0_11_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_0_11_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_0_12_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_0_12_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_0_13_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_0_13_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_0_14_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_0_14_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_0_15_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_0_15_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_1_0_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_1_0_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_1_1_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_1_1_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_1_2_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_1_2_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_1_3_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_1_3_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_1_4_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_1_4_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_1_5_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_1_5_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_1_6_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_1_6_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_1_7_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_1_7_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_1_8_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_1_8_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_1_9_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_1_9_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_1_10_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_1_10_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_1_11_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_1_11_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_1_12_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_1_12_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_1_13_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_1_13_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_1_14_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_1_14_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_1_15_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_1_15_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_2_0_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_2_0_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_2_1_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_2_1_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_2_2_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_2_2_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_2_3_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_2_3_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_2_4_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_2_4_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_2_5_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_2_5_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_2_6_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_2_6_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_2_7_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_2_7_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_2_8_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_2_8_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_2_9_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_2_9_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_2_10_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_2_10_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_2_11_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_2_11_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_2_12_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_2_12_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_2_13_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_2_13_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_2_14_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_2_14_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_2_15_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_2_15_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_3_0_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_3_0_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_3_1_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_3_1_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_3_2_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_3_2_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_3_3_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_3_3_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_3_4_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_3_4_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_3_5_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_3_5_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_3_6_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_3_6_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_3_7_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_3_7_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_3_8_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_3_8_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_3_9_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_3_9_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_3_10_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_3_10_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_3_11_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_3_11_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_3_12_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_3_12_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_3_13_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_3_13_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_3_14_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_3_14_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_prior_outputs_3_15_V_address0;
wire    grp_quant_and_pack_fu_7788_prior_outputs_3_15_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_msb_buffer_0_V_address0;
wire    grp_quant_and_pack_fu_7788_msb_buffer_0_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_msb_buffer_0_V_address1;
wire    grp_quant_and_pack_fu_7788_msb_buffer_0_V_ce1;
wire    grp_quant_and_pack_fu_7788_msb_buffer_0_V_we1;
wire   [63:0] grp_quant_and_pack_fu_7788_msb_buffer_0_V_d1;
wire   [10:0] grp_quant_and_pack_fu_7788_msb_buffer_1_V_address0;
wire    grp_quant_and_pack_fu_7788_msb_buffer_1_V_ce0;
wire   [10:0] grp_quant_and_pack_fu_7788_msb_buffer_1_V_address1;
wire    grp_quant_and_pack_fu_7788_msb_buffer_1_V_ce1;
wire    grp_quant_and_pack_fu_7788_msb_buffer_1_V_we1;
wire   [63:0] grp_quant_and_pack_fu_7788_msb_buffer_1_V_d1;
reg   [6:0] grp_quant_and_pack_fu_7788_H_fmap;
reg   [7:0] grp_quant_and_pack_fu_7788_in_channels;
wire    grp_bn_relu_shortcut_fu_7997_ap_start;
wire    grp_bn_relu_shortcut_fu_7997_ap_done;
wire    grp_bn_relu_shortcut_fu_7997_ap_idle;
wire    grp_bn_relu_shortcut_fu_7997_ap_ready;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_0_0_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_0_0_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_0_0_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_0_0_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_0_0_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_0_0_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_0_1_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_0_1_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_0_1_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_0_1_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_0_1_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_0_1_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_0_2_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_0_2_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_0_2_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_0_2_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_0_2_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_0_2_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_0_3_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_0_3_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_0_3_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_0_3_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_0_3_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_0_3_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_0_4_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_0_4_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_0_4_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_0_4_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_0_4_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_0_4_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_0_5_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_0_5_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_0_5_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_0_5_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_0_5_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_0_5_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_0_6_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_0_6_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_0_6_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_0_6_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_0_6_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_0_6_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_0_7_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_0_7_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_0_7_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_0_7_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_0_7_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_0_7_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_0_8_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_0_8_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_0_8_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_0_8_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_0_8_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_0_8_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_0_9_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_0_9_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_0_9_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_0_9_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_0_9_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_0_9_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_0_10_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_0_10_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_0_10_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_0_10_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_0_10_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_0_10_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_0_11_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_0_11_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_0_11_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_0_11_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_0_11_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_0_11_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_0_12_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_0_12_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_0_12_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_0_12_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_0_12_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_0_12_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_0_13_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_0_13_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_0_13_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_0_13_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_0_13_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_0_13_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_0_14_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_0_14_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_0_14_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_0_14_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_0_14_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_0_14_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_0_15_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_0_15_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_0_15_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_0_15_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_0_15_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_0_15_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_1_0_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_1_0_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_1_0_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_1_0_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_1_0_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_1_0_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_1_1_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_1_1_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_1_1_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_1_1_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_1_1_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_1_1_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_1_2_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_1_2_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_1_2_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_1_2_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_1_2_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_1_2_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_1_3_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_1_3_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_1_3_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_1_3_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_1_3_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_1_3_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_1_4_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_1_4_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_1_4_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_1_4_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_1_4_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_1_4_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_1_5_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_1_5_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_1_5_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_1_5_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_1_5_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_1_5_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_1_6_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_1_6_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_1_6_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_1_6_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_1_6_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_1_6_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_1_7_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_1_7_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_1_7_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_1_7_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_1_7_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_1_7_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_1_8_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_1_8_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_1_8_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_1_8_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_1_8_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_1_8_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_1_9_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_1_9_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_1_9_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_1_9_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_1_9_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_1_9_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_1_10_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_1_10_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_1_10_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_1_10_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_1_10_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_1_10_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_1_11_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_1_11_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_1_11_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_1_11_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_1_11_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_1_11_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_1_12_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_1_12_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_1_12_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_1_12_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_1_12_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_1_12_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_1_13_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_1_13_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_1_13_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_1_13_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_1_13_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_1_13_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_1_14_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_1_14_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_1_14_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_1_14_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_1_14_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_1_14_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_1_15_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_1_15_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_1_15_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_1_15_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_1_15_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_1_15_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_2_0_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_2_0_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_2_0_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_2_0_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_2_0_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_2_0_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_2_1_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_2_1_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_2_1_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_2_1_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_2_1_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_2_1_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_2_2_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_2_2_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_2_2_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_2_2_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_2_2_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_2_2_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_2_3_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_2_3_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_2_3_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_2_3_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_2_3_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_2_3_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_2_4_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_2_4_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_2_4_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_2_4_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_2_4_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_2_4_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_2_5_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_2_5_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_2_5_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_2_5_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_2_5_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_2_5_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_2_6_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_2_6_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_2_6_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_2_6_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_2_6_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_2_6_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_2_7_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_2_7_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_2_7_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_2_7_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_2_7_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_2_7_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_2_8_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_2_8_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_2_8_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_2_8_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_2_8_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_2_8_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_2_9_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_2_9_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_2_9_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_2_9_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_2_9_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_2_9_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_2_10_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_2_10_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_2_10_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_2_10_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_2_10_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_2_10_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_2_11_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_2_11_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_2_11_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_2_11_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_2_11_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_2_11_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_2_12_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_2_12_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_2_12_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_2_12_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_2_12_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_2_12_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_2_13_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_2_13_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_2_13_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_2_13_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_2_13_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_2_13_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_2_14_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_2_14_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_2_14_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_2_14_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_2_14_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_2_14_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_2_15_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_2_15_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_2_15_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_2_15_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_2_15_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_2_15_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_3_0_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_3_0_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_3_0_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_3_0_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_3_0_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_3_0_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_3_1_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_3_1_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_3_1_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_3_1_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_3_1_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_3_1_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_3_2_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_3_2_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_3_2_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_3_2_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_3_2_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_3_2_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_3_3_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_3_3_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_3_3_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_3_3_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_3_3_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_3_3_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_3_4_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_3_4_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_3_4_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_3_4_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_3_4_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_3_4_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_3_5_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_3_5_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_3_5_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_3_5_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_3_5_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_3_5_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_3_6_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_3_6_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_3_6_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_3_6_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_3_6_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_3_6_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_3_7_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_3_7_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_3_7_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_3_7_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_3_7_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_3_7_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_3_8_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_3_8_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_3_8_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_3_8_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_3_8_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_3_8_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_3_9_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_3_9_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_3_9_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_3_9_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_3_9_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_3_9_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_3_10_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_3_10_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_3_10_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_3_10_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_3_10_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_3_10_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_3_11_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_3_11_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_3_11_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_3_11_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_3_11_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_3_11_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_3_12_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_3_12_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_3_12_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_3_12_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_3_12_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_3_12_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_3_13_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_3_13_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_3_13_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_3_13_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_3_13_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_3_13_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_3_14_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_3_14_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_3_14_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_3_14_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_3_14_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_3_14_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_3_15_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_residual_3_15_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_residual_3_15_V_address1;
wire    grp_bn_relu_shortcut_fu_7997_residual_3_15_V_ce1;
wire    grp_bn_relu_shortcut_fu_7997_residual_3_15_V_we1;
wire   [15:0] grp_bn_relu_shortcut_fu_7997_residual_3_15_V_d1;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_block_t0_0_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_block_t0_0_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_block_t0_1_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_block_t0_1_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_block_t0_2_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_block_t0_2_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_block_t0_3_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_block_t0_3_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_block_t0_4_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_block_t0_4_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_block_t0_5_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_block_t0_5_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_block_t0_6_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_block_t0_6_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_block_t0_7_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_block_t0_7_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_block_t0_8_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_block_t0_8_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_block_t0_9_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_block_t0_9_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_block_t0_10_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_block_t0_10_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_block_t0_11_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_block_t0_11_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_block_t0_12_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_block_t0_12_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_block_t0_13_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_block_t0_13_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_block_t0_14_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_block_t0_14_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_block_t0_15_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_block_t0_15_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_block_t1_0_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_block_t1_0_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_block_t1_1_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_block_t1_1_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_block_t1_2_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_block_t1_2_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_block_t1_3_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_block_t1_3_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_block_t1_4_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_block_t1_4_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_block_t1_5_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_block_t1_5_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_block_t1_6_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_block_t1_6_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_block_t1_7_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_block_t1_7_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_block_t1_8_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_block_t1_8_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_block_t1_9_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_block_t1_9_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_block_t1_10_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_block_t1_10_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_block_t1_11_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_block_t1_11_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_block_t1_12_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_block_t1_12_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_block_t1_13_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_block_t1_13_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_block_t1_14_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_block_t1_14_V_ce0;
wire   [10:0] grp_bn_relu_shortcut_fu_7997_block_t1_15_V_address0;
wire    grp_bn_relu_shortcut_fu_7997_block_t1_15_V_ce0;
reg   [6:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_0_0_V_s;
reg   [5:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_0_1_V_s;
reg   [5:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_0_2_V_s;
reg   [5:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_0_3_V_s;
reg   [6:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_1_0_V_s;
reg   [6:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_1_1_V_s;
reg   [6:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_1_2_V_s;
reg   [5:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_1_3_V_s;
reg   [5:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_2_0_V_s;
reg   [6:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_2_1_V_s;
reg   [5:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_2_2_V_s;
reg   [5:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_2_3_V_s;
reg   [5:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_3_0_V_s;
reg   [5:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_3_1_V_s;
reg   [5:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_3_2_V_s;
reg   [5:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_3_3_V_s;
reg   [6:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_4_0_V_s;
reg   [6:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_4_1_V_s;
reg   [5:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_4_2_V_s;
reg   [5:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_4_3_V_s;
reg   [5:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_5_0_V_s;
reg   [5:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_5_1_V_s;
reg   [5:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_5_2_V_s;
reg   [5:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_5_3_V_s;
reg   [5:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_6_0_V_s;
reg   [6:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_6_1_V_s;
reg   [4:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_6_2_V_s;
reg   [5:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_6_3_V_s;
reg   [5:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_7_0_V_s;
reg   [5:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_7_1_V_s;
reg   [5:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_7_2_V_s;
reg   [5:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_7_3_V_s;
reg   [5:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_8_0_V_s;
reg   [5:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_8_1_V_s;
reg   [5:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_8_2_V_s;
reg   [5:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_8_3_V_s;
reg   [5:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_9_0_V_s;
reg   [6:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_9_1_V_s;
reg   [5:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_9_2_V_s;
reg   [5:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_9_3_V_s;
reg   [6:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_10_0_V_read;
reg   [6:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_10_1_V_read;
reg   [5:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_10_2_V_read;
reg   [6:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_10_3_V_read;
reg   [6:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_11_0_V_read;
reg   [5:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_11_1_V_read;
reg   [6:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_11_2_V_read;
reg   [5:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_11_3_V_read;
reg   [6:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_12_0_V_read;
reg   [5:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_12_1_V_read;
reg   [4:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_12_2_V_read;
reg   [5:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_12_3_V_read;
reg   [6:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_13_0_V_read;
reg   [5:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_13_1_V_read;
reg   [5:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_13_2_V_read;
reg   [6:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_13_3_V_read;
reg   [6:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_14_0_V_read;
reg   [5:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_14_1_V_read;
reg   [5:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_14_2_V_read;
reg   [5:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_14_3_V_read;
reg   [5:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_15_0_V_read;
reg   [5:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_15_1_V_read;
reg   [5:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_15_2_V_read;
reg   [5:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_15_3_V_read;
reg   [2:0] grp_bn_relu_shortcut_fu_7997_bn_weight_0_V_offset;
reg   [11:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_0_0_V_s;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_0_1_V_s;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_0_2_V_s;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_0_3_V_s;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_1_0_V_s;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_1_1_V_s;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_1_2_V_s;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_1_3_V_s;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_2_0_V_s;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_2_1_V_s;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_2_2_V_s;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_2_3_V_s;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_3_0_V_s;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_3_1_V_s;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_3_2_V_s;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_3_3_V_s;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_4_0_V_s;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_4_1_V_s;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_4_2_V_s;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_4_3_V_s;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_5_0_V_s;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_5_1_V_s;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_5_2_V_s;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_5_3_V_s;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_6_0_V_s;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_6_1_V_s;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_6_2_V_s;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_6_3_V_s;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_7_0_V_s;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_7_1_V_s;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_7_2_V_s;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_7_3_V_s;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_8_0_V_s;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_8_1_V_s;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_8_2_V_s;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_8_3_V_s;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_9_0_V_s;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_9_1_V_s;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_9_2_V_s;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_9_3_V_s;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_10_0_V_read;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_10_1_V_read;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_10_2_V_read;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_10_3_V_read;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_11_0_V_read;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_11_1_V_read;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_11_2_V_read;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_11_3_V_read;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_12_0_V_read;
reg   [11:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_12_1_V_read;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_12_2_V_read;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_12_3_V_read;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_13_0_V_read;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_13_1_V_read;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_13_2_V_read;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_13_3_V_read;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_14_0_V_read;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_14_1_V_read;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_14_2_V_read;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_14_3_V_read;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_15_0_V_read;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_15_1_V_read;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_15_2_V_read;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_15_3_V_read;
reg   [2:0] grp_bn_relu_shortcut_fu_7997_bn_weight_1_V_offset;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_0_0_V_re;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_0_1_V_re;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_0_2_V_re;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_0_3_V_re;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_1_0_V_re;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_1_1_V_re;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_1_2_V_re;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_1_3_V_re;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_2_0_V_re;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_2_1_V_re;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_2_2_V_re;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_2_3_V_re;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_3_0_V_re;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_3_1_V_re;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_3_2_V_re;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_3_3_V_re;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_4_0_V_re;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_4_1_V_re;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_4_2_V_re;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_4_3_V_re;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_5_0_V_re;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_5_1_V_re;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_5_2_V_re;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_5_3_V_re;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_6_0_V_re;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_6_1_V_re;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_6_2_V_re;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_6_3_V_re;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_7_0_V_re;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_7_1_V_re;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_7_2_V_re;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_7_3_V_re;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_8_0_V_re;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_8_1_V_re;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_8_2_V_re;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_8_3_V_re;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_9_0_V_re;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_9_1_V_re;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_9_2_V_re;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_9_3_V_re;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_10_0_V_r;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_10_1_V_r;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_10_2_V_r;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_10_3_V_r;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_11_0_V_r;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_11_1_V_r;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_11_2_V_r;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_11_3_V_r;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_12_0_V_r;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_12_1_V_r;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_12_2_V_r;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_12_3_V_r;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_13_0_V_r;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_13_1_V_r;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_13_2_V_r;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_13_3_V_r;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_14_0_V_r;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_14_1_V_r;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_14_2_V_r;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_14_3_V_r;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_15_0_V_r;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_15_1_V_r;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_15_2_V_r;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_15_3_V_r;
reg   [2:0] grp_bn_relu_shortcut_fu_7997_bn_bias_0_V_offset;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_0_0_V_re;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_0_1_V_re;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_0_2_V_re;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_0_3_V_re;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_1_0_V_re;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_1_1_V_re;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_1_2_V_re;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_1_3_V_re;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_2_0_V_re;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_2_1_V_re;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_2_2_V_re;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_2_3_V_re;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_3_0_V_re;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_3_1_V_re;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_3_2_V_re;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_3_3_V_re;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_4_0_V_re;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_4_1_V_re;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_4_2_V_re;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_4_3_V_re;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_5_0_V_re;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_5_1_V_re;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_5_2_V_re;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_5_3_V_re;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_6_0_V_re;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_6_1_V_re;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_6_2_V_re;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_6_3_V_re;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_7_0_V_re;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_7_1_V_re;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_7_2_V_re;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_7_3_V_re;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_8_0_V_re;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_8_1_V_re;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_8_2_V_re;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_8_3_V_re;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_9_0_V_re;
reg   [10:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_9_1_V_re;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_9_2_V_re;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_9_3_V_re;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_10_0_V_r;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_10_1_V_r;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_10_2_V_r;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_10_3_V_r;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_11_0_V_r;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_11_1_V_r;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_11_2_V_r;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_11_3_V_r;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_12_0_V_r;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_12_1_V_r;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_12_2_V_r;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_12_3_V_r;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_13_0_V_r;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_13_1_V_r;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_13_2_V_r;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_13_3_V_r;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_14_0_V_r;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_14_1_V_r;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_14_2_V_r;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_14_3_V_r;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_15_0_V_r;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_15_1_V_r;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_15_2_V_r;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_15_3_V_r;
reg   [2:0] grp_bn_relu_shortcut_fu_7997_bn_bias_1_V_offset;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_0_0_V_s;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_0_1_V_s;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_0_2_V_s;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_0_3_V_s;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_1_0_V_s;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_1_1_V_s;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_1_2_V_s;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_1_3_V_s;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_2_0_V_s;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_2_1_V_s;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_2_2_V_s;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_2_3_V_s;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_3_0_V_s;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_3_1_V_s;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_3_2_V_s;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_3_3_V_s;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_4_0_V_s;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_4_1_V_s;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_4_2_V_s;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_4_3_V_s;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_5_0_V_s;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_5_1_V_s;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_5_2_V_s;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_5_3_V_s;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_6_0_V_s;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_6_1_V_s;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_6_2_V_s;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_6_3_V_s;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_7_0_V_s;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_7_1_V_s;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_7_2_V_s;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_7_3_V_s;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_8_0_V_s;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_8_1_V_s;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_8_2_V_s;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_8_3_V_s;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_9_0_V_s;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_9_1_V_s;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_9_2_V_s;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_9_3_V_s;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_10_0_V_read;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_10_1_V_read;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_10_2_V_read;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_10_3_V_read;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_11_0_V_read;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_11_1_V_read;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_11_2_V_read;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_11_3_V_read;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_12_0_V_read;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_12_1_V_read;
reg   [6:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_12_2_V_read;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_12_3_V_read;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_13_0_V_read;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_13_1_V_read;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_13_2_V_read;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_13_3_V_read;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_14_0_V_read;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_14_1_V_read;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_14_2_V_read;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_14_3_V_read;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_15_0_V_read;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_15_1_V_read;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_15_2_V_read;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_15_3_V_read;
reg   [2:0] grp_bn_relu_shortcut_fu_7997_relu_x_bias_V_offset;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_0_0_V_s;
reg   [6:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_0_1_V_s;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_0_2_V_s;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_0_3_V_s;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_1_0_V_s;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_1_1_V_s;
reg   [6:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_1_2_V_s;
reg   [6:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_1_3_V_s;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_2_0_V_s;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_2_1_V_s;
reg   [6:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_2_2_V_s;
reg   [6:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_2_3_V_s;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_3_0_V_s;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_3_1_V_s;
reg   [6:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_3_2_V_s;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_3_3_V_s;
reg   [6:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_4_0_V_s;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_4_1_V_s;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_4_2_V_s;
reg   [6:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_4_3_V_s;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_5_0_V_s;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_5_1_V_s;
reg   [6:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_5_2_V_s;
reg   [6:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_5_3_V_s;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_6_0_V_s;
reg   [6:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_6_1_V_s;
reg   [6:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_6_2_V_s;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_6_3_V_s;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_7_0_V_s;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_7_1_V_s;
reg   [5:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_7_2_V_s;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_7_3_V_s;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_8_0_V_s;
reg   [6:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_8_1_V_s;
reg   [6:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_8_2_V_s;
reg   [6:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_8_3_V_s;
reg   [6:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_9_0_V_s;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_9_1_V_s;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_9_2_V_s;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_9_3_V_s;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_10_0_V_read;
reg   [6:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_10_1_V_read;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_10_2_V_read;
reg   [6:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_10_3_V_read;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_11_0_V_read;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_11_1_V_read;
reg   [5:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_11_2_V_read;
reg   [6:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_11_3_V_read;
reg   [6:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_12_0_V_read;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_12_1_V_read;
reg   [6:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_12_2_V_read;
reg   [6:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_12_3_V_read;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_13_0_V_read;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_13_1_V_read;
reg   [5:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_13_2_V_read;
reg   [5:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_13_3_V_read;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_14_0_V_read;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_14_1_V_read;
reg   [6:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_14_2_V_read;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_14_3_V_read;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_15_0_V_read;
reg   [6:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_15_1_V_read;
reg   [4:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_15_2_V_read;
reg   [5:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_15_3_V_read;
reg   [2:0] grp_bn_relu_shortcut_fu_7997_relu_y_bias_V_offset;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_weight_0_0_V_s;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_weight_0_1_V_s;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_weight_0_2_V_s;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_relu_weight_0_3_V_s;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_weight_1_0_V_s;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_weight_1_1_V_s;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_weight_1_2_V_s;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_weight_1_3_V_s;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_weight_2_0_V_s;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_relu_weight_2_1_V_s;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_weight_2_2_V_s;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_relu_weight_2_3_V_s;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_weight_3_0_V_s;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_weight_3_1_V_s;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_weight_3_2_V_s;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_relu_weight_3_3_V_s;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_weight_4_0_V_s;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_weight_4_1_V_s;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_weight_4_2_V_s;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_weight_4_3_V_s;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_weight_5_0_V_s;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_weight_5_1_V_s;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_weight_5_2_V_s;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_weight_5_3_V_s;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_weight_6_0_V_s;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_weight_6_1_V_s;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_relu_weight_6_2_V_s;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_relu_weight_6_3_V_s;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_weight_7_0_V_s;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_weight_7_1_V_s;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_weight_7_2_V_s;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_weight_7_3_V_s;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_weight_8_0_V_s;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_weight_8_1_V_s;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_weight_8_2_V_s;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_weight_8_3_V_s;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_weight_9_0_V_s;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_relu_weight_9_1_V_s;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_weight_9_2_V_s;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_relu_weight_9_3_V_s;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_weight_10_0_V_read;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_relu_weight_10_1_V_read;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_weight_10_2_V_read;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_weight_10_3_V_read;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_weight_11_0_V_read;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_relu_weight_11_1_V_read;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_weight_11_2_V_read;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_weight_11_3_V_read;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_weight_12_0_V_read;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_weight_12_1_V_read;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_weight_12_2_V_read;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_weight_12_3_V_read;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_weight_13_0_V_read;
reg   [9:0] grp_bn_relu_shortcut_fu_7997_relu_weight_13_1_V_read;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_weight_13_2_V_read;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_weight_13_3_V_read;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_weight_14_0_V_read;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_weight_14_1_V_read;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_weight_14_2_V_read;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_weight_14_3_V_read;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_weight_15_0_V_read;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_weight_15_1_V_read;
reg   [8:0] grp_bn_relu_shortcut_fu_7997_relu_weight_15_2_V_read;
reg   [7:0] grp_bn_relu_shortcut_fu_7997_relu_weight_15_3_V_read;
reg   [2:0] grp_bn_relu_shortcut_fu_7997_relu_weight_V_offset;
reg   [3:0] grp_bn_relu_shortcut_fu_7997_stride;
reg   [2:0] grp_bn_relu_shortcut_fu_7997_channel_tile;
reg   [6:0] grp_bn_relu_shortcut_fu_7997_H_fmap;
wire    grp_avgpool_concat_fu_18743_ap_start;
wire    grp_avgpool_concat_fu_18743_ap_done;
wire    grp_avgpool_concat_fu_18743_ap_idle;
wire    grp_avgpool_concat_fu_18743_ap_ready;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_0_0_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_0_0_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_0_0_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_0_0_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_0_0_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_0_0_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_0_0_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_0_0_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_0_1_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_0_1_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_0_1_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_0_1_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_0_1_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_0_1_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_0_1_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_0_1_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_0_2_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_0_2_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_0_2_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_0_2_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_0_2_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_0_2_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_0_2_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_0_2_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_0_3_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_0_3_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_0_3_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_0_3_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_0_3_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_0_3_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_0_3_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_0_3_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_0_4_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_0_4_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_0_4_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_0_4_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_0_4_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_0_4_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_0_4_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_0_4_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_0_5_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_0_5_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_0_5_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_0_5_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_0_5_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_0_5_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_0_5_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_0_5_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_0_6_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_0_6_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_0_6_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_0_6_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_0_6_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_0_6_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_0_6_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_0_6_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_0_7_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_0_7_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_0_7_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_0_7_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_0_7_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_0_7_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_0_7_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_0_7_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_0_8_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_0_8_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_0_8_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_0_8_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_0_8_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_0_8_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_0_8_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_0_8_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_0_9_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_0_9_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_0_9_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_0_9_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_0_9_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_0_9_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_0_9_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_0_9_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_0_10_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_0_10_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_0_10_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_0_10_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_0_10_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_0_10_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_0_10_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_0_10_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_0_11_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_0_11_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_0_11_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_0_11_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_0_11_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_0_11_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_0_11_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_0_11_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_0_12_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_0_12_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_0_12_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_0_12_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_0_12_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_0_12_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_0_12_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_0_12_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_0_13_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_0_13_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_0_13_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_0_13_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_0_13_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_0_13_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_0_13_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_0_13_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_0_14_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_0_14_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_0_14_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_0_14_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_0_14_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_0_14_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_0_14_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_0_14_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_0_15_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_0_15_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_0_15_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_0_15_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_0_15_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_0_15_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_0_15_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_0_15_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_1_0_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_1_0_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_1_0_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_1_0_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_1_0_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_1_0_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_1_0_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_1_0_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_1_1_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_1_1_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_1_1_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_1_1_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_1_1_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_1_1_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_1_1_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_1_1_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_1_2_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_1_2_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_1_2_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_1_2_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_1_2_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_1_2_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_1_2_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_1_2_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_1_3_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_1_3_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_1_3_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_1_3_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_1_3_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_1_3_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_1_3_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_1_3_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_1_4_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_1_4_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_1_4_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_1_4_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_1_4_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_1_4_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_1_4_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_1_4_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_1_5_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_1_5_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_1_5_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_1_5_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_1_5_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_1_5_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_1_5_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_1_5_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_1_6_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_1_6_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_1_6_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_1_6_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_1_6_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_1_6_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_1_6_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_1_6_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_1_7_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_1_7_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_1_7_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_1_7_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_1_7_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_1_7_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_1_7_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_1_7_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_1_8_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_1_8_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_1_8_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_1_8_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_1_8_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_1_8_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_1_8_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_1_8_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_1_9_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_1_9_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_1_9_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_1_9_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_1_9_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_1_9_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_1_9_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_1_9_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_1_10_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_1_10_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_1_10_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_1_10_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_1_10_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_1_10_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_1_10_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_1_10_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_1_11_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_1_11_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_1_11_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_1_11_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_1_11_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_1_11_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_1_11_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_1_11_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_1_12_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_1_12_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_1_12_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_1_12_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_1_12_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_1_12_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_1_12_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_1_12_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_1_13_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_1_13_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_1_13_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_1_13_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_1_13_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_1_13_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_1_13_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_1_13_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_1_14_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_1_14_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_1_14_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_1_14_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_1_14_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_1_14_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_1_14_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_1_14_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_1_15_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_1_15_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_1_15_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_1_15_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_1_15_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_1_15_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_1_15_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_1_15_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_2_0_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_2_0_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_2_0_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_2_0_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_2_0_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_2_0_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_2_0_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_2_0_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_2_1_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_2_1_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_2_1_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_2_1_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_2_1_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_2_1_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_2_1_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_2_1_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_2_2_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_2_2_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_2_2_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_2_2_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_2_2_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_2_2_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_2_2_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_2_2_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_2_3_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_2_3_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_2_3_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_2_3_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_2_3_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_2_3_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_2_3_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_2_3_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_2_4_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_2_4_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_2_4_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_2_4_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_2_4_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_2_4_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_2_4_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_2_4_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_2_5_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_2_5_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_2_5_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_2_5_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_2_5_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_2_5_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_2_5_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_2_5_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_2_6_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_2_6_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_2_6_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_2_6_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_2_6_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_2_6_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_2_6_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_2_6_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_2_7_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_2_7_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_2_7_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_2_7_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_2_7_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_2_7_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_2_7_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_2_7_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_2_8_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_2_8_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_2_8_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_2_8_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_2_8_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_2_8_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_2_8_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_2_8_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_2_9_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_2_9_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_2_9_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_2_9_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_2_9_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_2_9_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_2_9_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_2_9_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_2_10_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_2_10_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_2_10_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_2_10_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_2_10_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_2_10_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_2_10_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_2_10_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_2_11_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_2_11_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_2_11_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_2_11_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_2_11_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_2_11_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_2_11_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_2_11_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_2_12_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_2_12_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_2_12_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_2_12_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_2_12_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_2_12_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_2_12_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_2_12_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_2_13_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_2_13_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_2_13_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_2_13_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_2_13_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_2_13_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_2_13_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_2_13_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_2_14_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_2_14_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_2_14_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_2_14_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_2_14_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_2_14_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_2_14_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_2_14_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_2_15_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_2_15_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_2_15_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_2_15_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_2_15_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_2_15_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_2_15_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_2_15_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_3_0_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_3_0_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_3_0_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_3_0_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_3_0_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_3_0_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_3_0_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_3_0_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_3_1_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_3_1_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_3_1_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_3_1_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_3_1_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_3_1_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_3_1_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_3_1_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_3_2_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_3_2_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_3_2_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_3_2_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_3_2_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_3_2_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_3_2_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_3_2_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_3_3_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_3_3_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_3_3_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_3_3_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_3_3_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_3_3_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_3_3_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_3_3_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_3_4_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_3_4_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_3_4_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_3_4_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_3_4_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_3_4_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_3_4_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_3_4_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_3_5_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_3_5_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_3_5_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_3_5_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_3_5_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_3_5_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_3_5_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_3_5_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_3_6_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_3_6_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_3_6_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_3_6_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_3_6_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_3_6_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_3_6_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_3_6_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_3_7_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_3_7_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_3_7_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_3_7_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_3_7_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_3_7_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_3_7_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_3_7_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_3_8_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_3_8_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_3_8_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_3_8_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_3_8_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_3_8_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_3_8_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_3_8_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_3_9_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_3_9_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_3_9_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_3_9_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_3_9_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_3_9_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_3_9_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_3_9_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_3_10_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_3_10_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_3_10_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_3_10_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_3_10_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_3_10_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_3_10_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_3_10_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_3_11_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_3_11_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_3_11_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_3_11_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_3_11_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_3_11_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_3_11_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_3_11_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_3_12_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_3_12_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_3_12_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_3_12_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_3_12_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_3_12_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_3_12_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_3_12_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_3_13_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_3_13_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_3_13_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_3_13_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_3_13_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_3_13_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_3_13_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_3_13_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_3_14_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_3_14_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_3_14_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_3_14_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_3_14_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_3_14_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_3_14_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_3_14_V_d1;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_3_15_V_address0;
wire    grp_avgpool_concat_fu_18743_outputs_3_15_V_ce0;
wire    grp_avgpool_concat_fu_18743_outputs_3_15_V_we0;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_3_15_V_d0;
wire   [10:0] grp_avgpool_concat_fu_18743_outputs_3_15_V_address1;
wire    grp_avgpool_concat_fu_18743_outputs_3_15_V_ce1;
wire    grp_avgpool_concat_fu_18743_outputs_3_15_V_we1;
wire   [15:0] grp_avgpool_concat_fu_18743_outputs_3_15_V_d1;
reg   [5:0] grp_avgpool_concat_fu_18743_H_fmap;
reg   [6:0] grp_avgpool_concat_fu_18743_in_channels;
wire    grp_avgpool_8x8_fu_18817_ap_start;
wire    grp_avgpool_8x8_fu_18817_ap_done;
wire    grp_avgpool_8x8_fu_18817_ap_idle;
wire    grp_avgpool_8x8_fu_18817_ap_ready;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_0_0_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_0_0_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_0_1_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_0_1_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_0_2_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_0_2_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_0_3_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_0_3_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_0_4_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_0_4_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_0_5_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_0_5_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_0_6_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_0_6_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_0_7_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_0_7_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_0_8_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_0_8_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_0_9_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_0_9_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_0_10_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_0_10_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_0_11_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_0_11_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_0_12_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_0_12_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_0_13_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_0_13_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_0_14_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_0_14_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_0_15_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_0_15_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_1_0_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_1_0_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_1_1_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_1_1_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_1_2_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_1_2_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_1_3_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_1_3_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_1_4_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_1_4_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_1_5_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_1_5_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_1_6_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_1_6_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_1_7_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_1_7_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_1_8_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_1_8_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_1_9_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_1_9_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_1_10_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_1_10_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_1_11_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_1_11_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_1_12_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_1_12_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_1_13_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_1_13_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_1_14_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_1_14_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_1_15_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_1_15_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_2_0_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_2_0_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_2_1_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_2_1_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_2_2_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_2_2_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_2_3_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_2_3_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_2_4_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_2_4_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_2_5_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_2_5_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_2_6_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_2_6_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_2_7_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_2_7_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_2_8_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_2_8_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_2_9_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_2_9_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_2_10_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_2_10_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_2_11_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_2_11_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_2_12_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_2_12_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_2_13_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_2_13_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_2_14_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_2_14_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_2_15_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_2_15_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_3_0_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_3_0_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_3_1_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_3_1_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_3_2_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_3_2_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_3_3_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_3_3_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_3_4_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_3_4_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_3_5_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_3_5_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_3_6_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_3_6_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_3_7_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_3_7_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_3_8_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_3_8_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_3_9_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_3_9_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_3_10_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_3_10_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_3_11_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_3_11_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_3_12_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_3_12_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_3_13_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_3_13_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_3_14_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_3_14_V_ce0;
wire   [10:0] grp_avgpool_8x8_fu_18817_inputs_3_15_V_address0;
wire    grp_avgpool_8x8_fu_18817_inputs_3_15_V_ce0;
wire   [5:0] grp_avgpool_8x8_fu_18817_outputs_V_address0;
wire    grp_avgpool_8x8_fu_18817_outputs_V_ce0;
wire    grp_avgpool_8x8_fu_18817_outputs_V_we0;
wire   [31:0] grp_avgpool_8x8_fu_18817_outputs_V_d0;
wire    grp_bn1_fu_18887_ap_start;
wire    grp_bn1_fu_18887_ap_done;
wire    grp_bn1_fu_18887_ap_idle;
wire    grp_bn1_fu_18887_ap_ready;
wire   [10:0] grp_bn1_fu_18887_out_buf_0_0_V_address0;
wire    grp_bn1_fu_18887_out_buf_0_0_V_ce0;
wire    grp_bn1_fu_18887_out_buf_0_0_V_we0;
wire   [15:0] grp_bn1_fu_18887_out_buf_0_0_V_d0;
wire   [10:0] grp_bn1_fu_18887_out_buf_0_1_V_address0;
wire    grp_bn1_fu_18887_out_buf_0_1_V_ce0;
wire    grp_bn1_fu_18887_out_buf_0_1_V_we0;
wire   [15:0] grp_bn1_fu_18887_out_buf_0_1_V_d0;
wire   [10:0] grp_bn1_fu_18887_out_buf_0_2_V_address0;
wire    grp_bn1_fu_18887_out_buf_0_2_V_ce0;
wire    grp_bn1_fu_18887_out_buf_0_2_V_we0;
wire   [15:0] grp_bn1_fu_18887_out_buf_0_2_V_d0;
wire   [10:0] grp_bn1_fu_18887_out_buf_0_3_V_address0;
wire    grp_bn1_fu_18887_out_buf_0_3_V_ce0;
wire    grp_bn1_fu_18887_out_buf_0_3_V_we0;
wire   [15:0] grp_bn1_fu_18887_out_buf_0_3_V_d0;
wire   [10:0] grp_bn1_fu_18887_out_buf_0_4_V_address0;
wire    grp_bn1_fu_18887_out_buf_0_4_V_ce0;
wire    grp_bn1_fu_18887_out_buf_0_4_V_we0;
wire   [15:0] grp_bn1_fu_18887_out_buf_0_4_V_d0;
wire   [10:0] grp_bn1_fu_18887_out_buf_0_5_V_address0;
wire    grp_bn1_fu_18887_out_buf_0_5_V_ce0;
wire    grp_bn1_fu_18887_out_buf_0_5_V_we0;
wire   [15:0] grp_bn1_fu_18887_out_buf_0_5_V_d0;
wire   [10:0] grp_bn1_fu_18887_out_buf_0_6_V_address0;
wire    grp_bn1_fu_18887_out_buf_0_6_V_ce0;
wire    grp_bn1_fu_18887_out_buf_0_6_V_we0;
wire   [15:0] grp_bn1_fu_18887_out_buf_0_6_V_d0;
wire   [10:0] grp_bn1_fu_18887_out_buf_0_7_V_address0;
wire    grp_bn1_fu_18887_out_buf_0_7_V_ce0;
wire    grp_bn1_fu_18887_out_buf_0_7_V_we0;
wire   [15:0] grp_bn1_fu_18887_out_buf_0_7_V_d0;
wire   [10:0] grp_bn1_fu_18887_out_buf_0_8_V_address0;
wire    grp_bn1_fu_18887_out_buf_0_8_V_ce0;
wire    grp_bn1_fu_18887_out_buf_0_8_V_we0;
wire   [15:0] grp_bn1_fu_18887_out_buf_0_8_V_d0;
wire   [10:0] grp_bn1_fu_18887_out_buf_0_9_V_address0;
wire    grp_bn1_fu_18887_out_buf_0_9_V_ce0;
wire    grp_bn1_fu_18887_out_buf_0_9_V_we0;
wire   [15:0] grp_bn1_fu_18887_out_buf_0_9_V_d0;
wire   [10:0] grp_bn1_fu_18887_out_buf_0_10_V_address0;
wire    grp_bn1_fu_18887_out_buf_0_10_V_ce0;
wire    grp_bn1_fu_18887_out_buf_0_10_V_we0;
wire   [15:0] grp_bn1_fu_18887_out_buf_0_10_V_d0;
wire   [10:0] grp_bn1_fu_18887_out_buf_0_11_V_address0;
wire    grp_bn1_fu_18887_out_buf_0_11_V_ce0;
wire    grp_bn1_fu_18887_out_buf_0_11_V_we0;
wire   [15:0] grp_bn1_fu_18887_out_buf_0_11_V_d0;
wire   [10:0] grp_bn1_fu_18887_out_buf_0_12_V_address0;
wire    grp_bn1_fu_18887_out_buf_0_12_V_ce0;
wire    grp_bn1_fu_18887_out_buf_0_12_V_we0;
wire   [15:0] grp_bn1_fu_18887_out_buf_0_12_V_d0;
wire   [10:0] grp_bn1_fu_18887_out_buf_0_13_V_address0;
wire    grp_bn1_fu_18887_out_buf_0_13_V_ce0;
wire    grp_bn1_fu_18887_out_buf_0_13_V_we0;
wire   [15:0] grp_bn1_fu_18887_out_buf_0_13_V_d0;
wire   [10:0] grp_bn1_fu_18887_out_buf_0_14_V_address0;
wire    grp_bn1_fu_18887_out_buf_0_14_V_ce0;
wire    grp_bn1_fu_18887_out_buf_0_14_V_we0;
wire   [15:0] grp_bn1_fu_18887_out_buf_0_14_V_d0;
wire   [10:0] grp_bn1_fu_18887_out_buf_0_15_V_address0;
wire    grp_bn1_fu_18887_out_buf_0_15_V_ce0;
wire    grp_bn1_fu_18887_out_buf_0_15_V_we0;
wire   [15:0] grp_bn1_fu_18887_out_buf_0_15_V_d0;
wire   [10:0] grp_bn1_fu_18887_block_t0_0_V_address0;
wire    grp_bn1_fu_18887_block_t0_0_V_ce0;
wire   [10:0] grp_bn1_fu_18887_block_t0_1_V_address0;
wire    grp_bn1_fu_18887_block_t0_1_V_ce0;
wire   [10:0] grp_bn1_fu_18887_block_t0_2_V_address0;
wire    grp_bn1_fu_18887_block_t0_2_V_ce0;
wire   [10:0] grp_bn1_fu_18887_block_t0_3_V_address0;
wire    grp_bn1_fu_18887_block_t0_3_V_ce0;
wire   [10:0] grp_bn1_fu_18887_block_t0_4_V_address0;
wire    grp_bn1_fu_18887_block_t0_4_V_ce0;
wire   [10:0] grp_bn1_fu_18887_block_t0_5_V_address0;
wire    grp_bn1_fu_18887_block_t0_5_V_ce0;
wire   [10:0] grp_bn1_fu_18887_block_t0_6_V_address0;
wire    grp_bn1_fu_18887_block_t0_6_V_ce0;
wire   [10:0] grp_bn1_fu_18887_block_t0_7_V_address0;
wire    grp_bn1_fu_18887_block_t0_7_V_ce0;
wire   [10:0] grp_bn1_fu_18887_block_t0_8_V_address0;
wire    grp_bn1_fu_18887_block_t0_8_V_ce0;
wire   [10:0] grp_bn1_fu_18887_block_t0_9_V_address0;
wire    grp_bn1_fu_18887_block_t0_9_V_ce0;
wire   [10:0] grp_bn1_fu_18887_block_t0_10_V_address0;
wire    grp_bn1_fu_18887_block_t0_10_V_ce0;
wire   [10:0] grp_bn1_fu_18887_block_t0_11_V_address0;
wire    grp_bn1_fu_18887_block_t0_11_V_ce0;
wire   [10:0] grp_bn1_fu_18887_block_t0_12_V_address0;
wire    grp_bn1_fu_18887_block_t0_12_V_ce0;
wire   [10:0] grp_bn1_fu_18887_block_t0_13_V_address0;
wire    grp_bn1_fu_18887_block_t0_13_V_ce0;
wire   [10:0] grp_bn1_fu_18887_block_t0_14_V_address0;
wire    grp_bn1_fu_18887_block_t0_14_V_ce0;
wire   [10:0] grp_bn1_fu_18887_block_t0_15_V_address0;
wire    grp_bn1_fu_18887_block_t0_15_V_ce0;
wire    grp_matmul_fu_18923_ap_start;
wire    grp_matmul_fu_18923_ap_done;
wire    grp_matmul_fu_18923_ap_idle;
wire    grp_matmul_fu_18923_ap_ready;
wire   [3:0] grp_matmul_fu_18923_outputs_V_address0;
wire    grp_matmul_fu_18923_outputs_V_ce0;
wire    grp_matmul_fu_18923_outputs_V_we0;
wire   [31:0] grp_matmul_fu_18923_outputs_V_d0;
wire   [5:0] grp_matmul_fu_18923_pool_out_buf_address0;
wire    grp_matmul_fu_18923_pool_out_buf_ce0;
reg   [5:0] ap_phi_mux_i_0_phi_fu_5502_p4;
wire    ap_block_pp0_stage0;
reg   [1:0] c33_0_reg_5520;
wire    ap_CS_fsm_state4;
reg   [5:0] row_0_reg_5532;
reg   [5:0] col_0_reg_5544;
wire    ap_CS_fsm_state15;
reg   [3:0] conv_weight_ptr_7_reg_5555;
wire    ap_CS_fsm_state80;
wire    ap_CS_fsm_state86;
reg   [1:0] c_out46_0_reg_5566;
reg   [3:0] conv_weight_ptr_8_reg_5577;
wire    ap_CS_fsm_state87;
wire    ap_CS_fsm_state93;
reg   [1:0] c_out48_0_reg_5588;
reg  signed [2:0] conv_weight_ptr_9_reg_5599;
wire    ap_CS_fsm_state94;
wire    ap_CS_fsm_state100;
reg   [1:0] c_out50_0_reg_5610;
reg   [4:0] conv_weight_ptr_10_reg_5621;
wire    ap_CS_fsm_state101;
wire    ap_CS_fsm_state107;
reg   [1:0] c_out52_0_reg_5632;
reg   [4:0] conv_weight_ptr_11_reg_5643;
wire    ap_CS_fsm_state108;
wire    ap_CS_fsm_state114;
reg   [1:0] c_out54_0_reg_5654;
reg   [4:0] conv_weight_ptr_12_reg_5665;
wire    ap_CS_fsm_state115;
wire    ap_CS_fsm_state121;
reg   [1:0] c_out56_0_reg_5676;
reg   [4:0] conv_weight_ptr_13_reg_5687;
wire    ap_CS_fsm_state124;
wire    ap_CS_fsm_state130;
reg   [2:0] c_out58_0_reg_5698;
reg  signed [3:0] conv_weight_ptr_14_reg_5710;
wire    ap_CS_fsm_state131;
wire    ap_CS_fsm_state137;
reg   [2:0] c_out60_0_reg_5721;
reg   [5:0] conv_weight_ptr_15_reg_5733;
wire    ap_CS_fsm_state138;
wire    ap_CS_fsm_state144;
reg   [2:0] c_out62_0_reg_5744;
reg   [5:0] conv_weight_ptr_16_reg_5756;
wire    ap_CS_fsm_state145;
wire    ap_CS_fsm_state151;
reg   [2:0] c_out64_0_reg_5767;
reg   [5:0] conv_weight_ptr_17_reg_5779;
wire    ap_CS_fsm_state152;
wire    ap_CS_fsm_state158;
reg   [2:0] c_out66_0_reg_5790;
reg   [5:0] conv_weight_ptr_18_reg_5802;
wire    ap_CS_fsm_state159;
wire    ap_CS_fsm_state165;
reg   [2:0] c_out68_0_reg_5813;
reg   [3:0] i73_0_reg_5825;
wire   [0:0] icmp_ln693_fu_19594_p2;
reg   [3:0] i74_0_reg_5836;
reg    grp_binary_conv3x3_tile_fu_5847_ap_start_reg;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state41;
wire    ap_CS_fsm_state47;
wire    ap_CS_fsm_state49;
wire    ap_CS_fsm_state55;
wire    ap_CS_fsm_state57;
wire    ap_CS_fsm_state63;
wire    ap_CS_fsm_state65;
wire    ap_CS_fsm_state71;
wire    ap_CS_fsm_state73;
wire    ap_CS_fsm_state83;
wire    ap_CS_fsm_state90;
wire    ap_CS_fsm_state97;
wire    ap_CS_fsm_state104;
wire    ap_CS_fsm_state111;
wire    ap_CS_fsm_state118;
wire    ap_CS_fsm_state127;
wire    ap_CS_fsm_state134;
wire    ap_CS_fsm_state141;
wire    ap_CS_fsm_state148;
wire    ap_CS_fsm_state155;
wire    ap_CS_fsm_state162;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state40;
wire    ap_CS_fsm_state42;
wire    ap_CS_fsm_state48;
wire    ap_CS_fsm_state50;
wire    ap_CS_fsm_state56;
wire    ap_CS_fsm_state58;
wire    ap_CS_fsm_state64;
wire    ap_CS_fsm_state66;
wire    ap_CS_fsm_state72;
wire    ap_CS_fsm_state74;
wire    ap_CS_fsm_state82;
wire    ap_CS_fsm_state84;
wire    ap_CS_fsm_state89;
wire    ap_CS_fsm_state91;
wire    ap_CS_fsm_state96;
wire    ap_CS_fsm_state98;
wire    ap_CS_fsm_state103;
wire    ap_CS_fsm_state105;
wire    ap_CS_fsm_state110;
wire    ap_CS_fsm_state112;
wire    ap_CS_fsm_state117;
wire    ap_CS_fsm_state119;
wire    ap_CS_fsm_state126;
wire    ap_CS_fsm_state128;
wire    ap_CS_fsm_state133;
wire    ap_CS_fsm_state135;
wire    ap_CS_fsm_state140;
wire    ap_CS_fsm_state142;
wire    ap_CS_fsm_state147;
wire    ap_CS_fsm_state149;
wire    ap_CS_fsm_state154;
wire    ap_CS_fsm_state156;
wire    ap_CS_fsm_state161;
wire    ap_CS_fsm_state163;
reg    grp_quant_and_pack_fu_7788_ap_start_reg;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state37;
wire    ap_CS_fsm_state45;
wire    ap_CS_fsm_state53;
wire    ap_CS_fsm_state61;
wire    ap_CS_fsm_state69;
wire    ap_CS_fsm_state77;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state38;
wire    ap_CS_fsm_state46;
wire    ap_CS_fsm_state54;
wire    ap_CS_fsm_state62;
wire    ap_CS_fsm_state70;
wire    ap_CS_fsm_state78;
wire    ap_CS_fsm_state122;
reg    grp_bn_relu_shortcut_fu_7997_ap_start_reg;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state43;
wire    ap_CS_fsm_state51;
wire    ap_CS_fsm_state59;
wire    ap_CS_fsm_state67;
wire    ap_CS_fsm_state75;
wire    ap_CS_fsm_state85;
wire    ap_CS_fsm_state92;
wire    ap_CS_fsm_state99;
wire    ap_CS_fsm_state106;
wire    ap_CS_fsm_state113;
wire    ap_CS_fsm_state120;
wire    ap_CS_fsm_state129;
wire    ap_CS_fsm_state136;
wire    ap_CS_fsm_state143;
wire    ap_CS_fsm_state150;
wire    ap_CS_fsm_state157;
wire    ap_CS_fsm_state164;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state44;
wire    ap_CS_fsm_state52;
wire    ap_CS_fsm_state60;
wire    ap_CS_fsm_state68;
wire    ap_CS_fsm_state76;
reg    grp_avgpool_concat_fu_18743_ap_start_reg;
wire    ap_CS_fsm_state79;
wire    ap_CS_fsm_state123;
reg    grp_avgpool_8x8_fu_18817_ap_start_reg;
wire    ap_CS_fsm_state167;
reg    grp_bn1_fu_18887_ap_start_reg;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state28;
reg    grp_matmul_fu_18923_ap_start_reg;
wire    ap_CS_fsm_state168;
wire   [63:0] zext_ln321_6_fu_19059_p1;
wire   [63:0] zext_ln321_12_fu_19273_p1;
wire   [63:0] zext_ln694_fu_19606_p1;
wire   [63:0] zext_ln703_fu_19623_p1;
wire   [63:0] empty_fu_18960_p1;
wire   [29:0] output3_fu_18950_p4;
wire   [28:0] image_V1_fu_18970_p4;
wire   [0:0] icmp_ln37_fu_19002_p2;
wire   [5:0] i_fu_18996_p2;
wire   [10:0] tmp_fu_19033_p3;
wire   [11:0] zext_ln321_fu_19030_p1;
wire   [11:0] zext_ln321_4_fu_19040_p1;
wire   [11:0] add_ln321_2_fu_19044_p2;
wire   [11:0] zext_ln321_5_fu_19050_p1;
wire   [11:0] add_ln321_3_fu_19053_p2;
wire   [6:0] tmp_453_fu_19174_p3;
wire   [7:0] zext_ln321_8_fu_19198_p1;
wire   [7:0] add_ln321_4_fu_19202_p2;
wire   [12:0] tmp_1233_fu_19207_p3;
wire   [63:0] zext_ln321_9_fu_19215_p1;
wire   [10:0] tmp_454_fu_19234_p3;
wire   [11:0] zext_ln321_7_fu_19230_p1;
wire   [11:0] zext_ln321_10_fu_19242_p1;
wire   [11:0] zext_ln321_11_fu_19264_p1;
wire   [11:0] add_ln321_7_fu_19268_p2;
wire  signed [3:0] sext_ln380_fu_19348_p1;
wire  signed [4:0] sext_ln545_fu_19487_p1;
reg   [31:0] p_Result_8_fu_19652_p4;
reg   [31:0] l_fu_19662_p3;
wire   [31:0] lsb_index_fu_19684_p2;
wire   [30:0] tmp_1235_fu_19689_p4;
wire   [5:0] sub_ln947_fu_19705_p2;
wire   [31:0] zext_ln947_fu_19710_p1;
wire   [31:0] lshr_ln947_fu_19714_p2;
wire   [31:0] p_Result_s_fu_19720_p2;
wire   [0:0] icmp_ln947_fu_19699_p2;
wire   [0:0] icmp_ln947_1_fu_19725_p2;
wire   [0:0] tmp_1236_fu_19737_p3;
wire   [0:0] p_Result_5_fu_19751_p3;
wire   [0:0] xor_ln949_fu_19745_p2;
wire   [0:0] and_ln949_fu_19758_p2;
wire   [0:0] a_fu_19731_p2;
wire   [0:0] or_ln949_fu_19764_p2;
wire   [31:0] lshr_ln958_fu_19797_p2;
wire   [63:0] m_fu_19794_p1;
wire   [63:0] zext_ln958_1_fu_19805_p1;
wire   [63:0] zext_ln958_fu_19801_p1;
wire   [63:0] shl_ln958_fu_19808_p2;
wire   [63:0] m_1_fu_19814_p3;
wire   [63:0] zext_ln961_fu_19821_p1;
wire   [63:0] m_2_fu_19824_p2;
wire   [62:0] m_5_fu_19830_p4;
wire   [0:0] tmp_1237_fu_19844_p3;
wire   [7:0] select_ln964_fu_19852_p3;
wire   [7:0] sub_ln964_fu_19860_p2;
wire   [7:0] add_ln964_fu_19865_p2;
wire   [63:0] m_6_fu_19840_p1;
wire   [8:0] tmp_27_fu_19871_p3;
wire   [63:0] p_Result_9_fu_19878_p5;
wire   [31:0] bitcast_ln739_fu_19894_p1;
reg   [178:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 179'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 grp_binary_conv3x3_tile_fu_5847_ap_start_reg = 1'b0;
#0 grp_quant_and_pack_fu_7788_ap_start_reg = 1'b0;
#0 grp_bn_relu_shortcut_fu_7997_ap_start_reg = 1'b0;
#0 grp_avgpool_concat_fu_18743_ap_start_reg = 1'b0;
#0 grp_avgpool_8x8_fu_18817_ap_start_reg = 1'b0;
#0 grp_bn1_fu_18887_ap_start_reg = 1'b0;
#0 grp_matmul_fu_18923_ap_start_reg = 1'b0;
end

FracNet_T_pool_oudcE #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pool_out_buf_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_out_buf_address0),
    .ce0(pool_out_buf_ce0),
    .we0(pool_out_buf_we0),
    .d0(grp_avgpool_8x8_fu_18817_outputs_V_d0),
    .q0(pool_out_buf_q0)
);

FracNet_T_CTRL_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CTRL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CTRL_DATA_WIDTH ))
FracNet_T_CTRL_s_axi_U(
    .AWVALID(s_axi_CTRL_AWVALID),
    .AWREADY(s_axi_CTRL_AWREADY),
    .AWADDR(s_axi_CTRL_AWADDR),
    .WVALID(s_axi_CTRL_WVALID),
    .WREADY(s_axi_CTRL_WREADY),
    .WDATA(s_axi_CTRL_WDATA),
    .WSTRB(s_axi_CTRL_WSTRB),
    .ARVALID(s_axi_CTRL_ARVALID),
    .ARREADY(s_axi_CTRL_ARREADY),
    .ARADDR(s_axi_CTRL_ARADDR),
    .RVALID(s_axi_CTRL_RVALID),
    .RREADY(s_axi_CTRL_RREADY),
    .RDATA(s_axi_CTRL_RDATA),
    .RRESP(s_axi_CTRL_RRESP),
    .BVALID(s_axi_CTRL_BVALID),
    .BREADY(s_axi_CTRL_BREADY),
    .BRESP(s_axi_CTRL_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .image_V(image_V),
    .output_r(output_r)
);

FracNet_T_IMG_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 64 ),
    .USER_AW( 32 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_IMG_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_IMG_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_IMG_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_IMG_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_IMG_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_IMG_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_IMG_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_IMG_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_IMG_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_IMG_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_IMG_CACHE_VALUE ))
FracNet_T_IMG_m_axi_U(
    .AWVALID(m_axi_IMG_AWVALID),
    .AWREADY(m_axi_IMG_AWREADY),
    .AWADDR(m_axi_IMG_AWADDR),
    .AWID(m_axi_IMG_AWID),
    .AWLEN(m_axi_IMG_AWLEN),
    .AWSIZE(m_axi_IMG_AWSIZE),
    .AWBURST(m_axi_IMG_AWBURST),
    .AWLOCK(m_axi_IMG_AWLOCK),
    .AWCACHE(m_axi_IMG_AWCACHE),
    .AWPROT(m_axi_IMG_AWPROT),
    .AWQOS(m_axi_IMG_AWQOS),
    .AWREGION(m_axi_IMG_AWREGION),
    .AWUSER(m_axi_IMG_AWUSER),
    .WVALID(m_axi_IMG_WVALID),
    .WREADY(m_axi_IMG_WREADY),
    .WDATA(m_axi_IMG_WDATA),
    .WSTRB(m_axi_IMG_WSTRB),
    .WLAST(m_axi_IMG_WLAST),
    .WID(m_axi_IMG_WID),
    .WUSER(m_axi_IMG_WUSER),
    .ARVALID(m_axi_IMG_ARVALID),
    .ARREADY(m_axi_IMG_ARREADY),
    .ARADDR(m_axi_IMG_ARADDR),
    .ARID(m_axi_IMG_ARID),
    .ARLEN(m_axi_IMG_ARLEN),
    .ARSIZE(m_axi_IMG_ARSIZE),
    .ARBURST(m_axi_IMG_ARBURST),
    .ARLOCK(m_axi_IMG_ARLOCK),
    .ARCACHE(m_axi_IMG_ARCACHE),
    .ARPROT(m_axi_IMG_ARPROT),
    .ARQOS(m_axi_IMG_ARQOS),
    .ARREGION(m_axi_IMG_ARREGION),
    .ARUSER(m_axi_IMG_ARUSER),
    .RVALID(m_axi_IMG_RVALID),
    .RREADY(m_axi_IMG_RREADY),
    .RDATA(m_axi_IMG_RDATA),
    .RLAST(m_axi_IMG_RLAST),
    .RID(m_axi_IMG_RID),
    .RUSER(m_axi_IMG_RUSER),
    .RRESP(m_axi_IMG_RRESP),
    .BVALID(m_axi_IMG_BVALID),
    .BREADY(m_axi_IMG_BREADY),
    .BRESP(m_axi_IMG_BRESP),
    .BID(m_axi_IMG_BID),
    .BUSER(m_axi_IMG_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(IMG_ARVALID),
    .I_ARREADY(IMG_ARREADY),
    .I_ARADDR(IMG_ARADDR),
    .I_ARID(1'd0),
    .I_ARLEN(32'd32),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(IMG_RVALID),
    .I_RREADY(IMG_RREADY),
    .I_RDATA(IMG_RDATA),
    .I_RID(IMG_RID),
    .I_RUSER(IMG_RUSER),
    .I_RRESP(IMG_RRESP),
    .I_RLAST(IMG_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(IMG_AWREADY),
    .I_AWADDR(32'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(IMG_WREADY),
    .I_WDATA(64'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(8'd0),
    .I_BVALID(IMG_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(IMG_BRESP),
    .I_BID(IMG_BID),
    .I_BUSER(IMG_BUSER)
);

FracNet_T_RESULT_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 32 ),
    .USER_AW( 32 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_RESULT_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_RESULT_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_RESULT_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_RESULT_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_RESULT_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_RESULT_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_RESULT_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_RESULT_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_RESULT_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_RESULT_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_RESULT_CACHE_VALUE ))
FracNet_T_RESULT_m_axi_U(
    .AWVALID(m_axi_RESULT_AWVALID),
    .AWREADY(m_axi_RESULT_AWREADY),
    .AWADDR(m_axi_RESULT_AWADDR),
    .AWID(m_axi_RESULT_AWID),
    .AWLEN(m_axi_RESULT_AWLEN),
    .AWSIZE(m_axi_RESULT_AWSIZE),
    .AWBURST(m_axi_RESULT_AWBURST),
    .AWLOCK(m_axi_RESULT_AWLOCK),
    .AWCACHE(m_axi_RESULT_AWCACHE),
    .AWPROT(m_axi_RESULT_AWPROT),
    .AWQOS(m_axi_RESULT_AWQOS),
    .AWREGION(m_axi_RESULT_AWREGION),
    .AWUSER(m_axi_RESULT_AWUSER),
    .WVALID(m_axi_RESULT_WVALID),
    .WREADY(m_axi_RESULT_WREADY),
    .WDATA(m_axi_RESULT_WDATA),
    .WSTRB(m_axi_RESULT_WSTRB),
    .WLAST(m_axi_RESULT_WLAST),
    .WID(m_axi_RESULT_WID),
    .WUSER(m_axi_RESULT_WUSER),
    .ARVALID(m_axi_RESULT_ARVALID),
    .ARREADY(m_axi_RESULT_ARREADY),
    .ARADDR(m_axi_RESULT_ARADDR),
    .ARID(m_axi_RESULT_ARID),
    .ARLEN(m_axi_RESULT_ARLEN),
    .ARSIZE(m_axi_RESULT_ARSIZE),
    .ARBURST(m_axi_RESULT_ARBURST),
    .ARLOCK(m_axi_RESULT_ARLOCK),
    .ARCACHE(m_axi_RESULT_ARCACHE),
    .ARPROT(m_axi_RESULT_ARPROT),
    .ARQOS(m_axi_RESULT_ARQOS),
    .ARREGION(m_axi_RESULT_ARREGION),
    .ARUSER(m_axi_RESULT_ARUSER),
    .RVALID(m_axi_RESULT_RVALID),
    .RREADY(m_axi_RESULT_RREADY),
    .RDATA(m_axi_RESULT_RDATA),
    .RLAST(m_axi_RESULT_RLAST),
    .RID(m_axi_RESULT_RID),
    .RUSER(m_axi_RESULT_RUSER),
    .RRESP(m_axi_RESULT_RRESP),
    .BVALID(m_axi_RESULT_BVALID),
    .BREADY(m_axi_RESULT_BREADY),
    .BRESP(m_axi_RESULT_BRESP),
    .BID(m_axi_RESULT_BID),
    .BUSER(m_axi_RESULT_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(1'b0),
    .I_ARREADY(RESULT_ARREADY),
    .I_ARADDR(32'd0),
    .I_ARID(1'd0),
    .I_ARLEN(32'd0),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(RESULT_RVALID),
    .I_RREADY(1'b0),
    .I_RDATA(RESULT_RDATA),
    .I_RID(RESULT_RID),
    .I_RUSER(RESULT_RUSER),
    .I_RRESP(RESULT_RRESP),
    .I_RLAST(RESULT_RLAST),
    .I_AWVALID(RESULT_AWVALID),
    .I_AWREADY(RESULT_AWREADY),
    .I_AWADDR(RESULT_addr_reg_19904),
    .I_AWID(1'd0),
    .I_AWLEN(32'd10),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(RESULT_WVALID),
    .I_WREADY(RESULT_WREADY),
    .I_WDATA(select_ln935_reg_20395),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(4'd15),
    .I_BVALID(RESULT_BVALID),
    .I_BREADY(RESULT_BREADY),
    .I_BRESP(RESULT_BRESP),
    .I_BID(RESULT_BID),
    .I_BUSER(RESULT_BUSER)
);

FracNet_T_msb_fmaddE #(
    .DataWidth( 64 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
msb_fmap_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(msb_fmap_0_V_address0),
    .ce0(msb_fmap_0_V_ce0),
    .we0(msb_fmap_0_V_we0),
    .d0(msb_fmap_0_V_d0),
    .q0(msb_fmap_0_V_q0),
    .address1(grp_quant_and_pack_fu_7788_msb_buffer_0_V_address1),
    .ce1(msb_fmap_0_V_ce1),
    .we1(msb_fmap_0_V_we1),
    .d1(grp_quant_and_pack_fu_7788_msb_buffer_0_V_d1)
);

FracNet_T_msb_fmaddE #(
    .DataWidth( 64 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
msb_fmap_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(msb_fmap_1_V_address0),
    .ce0(msb_fmap_1_V_ce0),
    .we0(msb_fmap_1_V_we0),
    .d0(msb_fmap_1_V_d0),
    .q0(msb_fmap_1_V_q0),
    .address1(grp_quant_and_pack_fu_7788_msb_buffer_1_V_address1),
    .ce1(msb_fmap_1_V_ce1),
    .we1(msb_fmap_1_V_we1),
    .d1(grp_quant_and_pack_fu_7788_msb_buffer_1_V_d1)
);

FracNet_T_msb_fmadfE #(
    .DataWidth( 64 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
msb_fmap_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(msb_fmap_2_V_address0),
    .ce0(msb_fmap_2_V_ce0),
    .we0(msb_fmap_2_V_we0),
    .d0(msb_fmap_2_V_d0),
    .q0(msb_fmap_2_V_q0)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_0_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_0_0_V_address0),
    .ce0(out_buf_0_0_0_V_ce0),
    .we0(out_buf_0_0_0_V_we0),
    .d0(out_buf_0_0_0_V_d0),
    .q0(out_buf_0_0_0_V_q0),
    .address1(out_buf_0_0_0_V_address1),
    .ce1(out_buf_0_0_0_V_ce1),
    .we1(out_buf_0_0_0_V_we1),
    .d1(out_buf_0_0_0_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_0_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_0_1_V_address0),
    .ce0(out_buf_0_0_1_V_ce0),
    .we0(out_buf_0_0_1_V_we0),
    .d0(out_buf_0_0_1_V_d0),
    .q0(out_buf_0_0_1_V_q0),
    .address1(out_buf_0_0_1_V_address1),
    .ce1(out_buf_0_0_1_V_ce1),
    .we1(out_buf_0_0_1_V_we1),
    .d1(out_buf_0_0_1_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_0_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_0_2_V_address0),
    .ce0(out_buf_0_0_2_V_ce0),
    .we0(out_buf_0_0_2_V_we0),
    .d0(out_buf_0_0_2_V_d0),
    .q0(out_buf_0_0_2_V_q0),
    .address1(out_buf_0_0_2_V_address1),
    .ce1(out_buf_0_0_2_V_ce1),
    .we1(out_buf_0_0_2_V_we1),
    .d1(out_buf_0_0_2_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_0_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_0_3_V_address0),
    .ce0(out_buf_0_0_3_V_ce0),
    .we0(out_buf_0_0_3_V_we0),
    .d0(out_buf_0_0_3_V_d0),
    .q0(out_buf_0_0_3_V_q0),
    .address1(out_buf_0_0_3_V_address1),
    .ce1(out_buf_0_0_3_V_ce1),
    .we1(out_buf_0_0_3_V_we1),
    .d1(out_buf_0_0_3_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_0_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_0_4_V_address0),
    .ce0(out_buf_0_0_4_V_ce0),
    .we0(out_buf_0_0_4_V_we0),
    .d0(out_buf_0_0_4_V_d0),
    .q0(out_buf_0_0_4_V_q0),
    .address1(out_buf_0_0_4_V_address1),
    .ce1(out_buf_0_0_4_V_ce1),
    .we1(out_buf_0_0_4_V_we1),
    .d1(out_buf_0_0_4_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_0_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_0_5_V_address0),
    .ce0(out_buf_0_0_5_V_ce0),
    .we0(out_buf_0_0_5_V_we0),
    .d0(out_buf_0_0_5_V_d0),
    .q0(out_buf_0_0_5_V_q0),
    .address1(out_buf_0_0_5_V_address1),
    .ce1(out_buf_0_0_5_V_ce1),
    .we1(out_buf_0_0_5_V_we1),
    .d1(out_buf_0_0_5_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_0_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_0_6_V_address0),
    .ce0(out_buf_0_0_6_V_ce0),
    .we0(out_buf_0_0_6_V_we0),
    .d0(out_buf_0_0_6_V_d0),
    .q0(out_buf_0_0_6_V_q0),
    .address1(out_buf_0_0_6_V_address1),
    .ce1(out_buf_0_0_6_V_ce1),
    .we1(out_buf_0_0_6_V_we1),
    .d1(out_buf_0_0_6_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_0_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_0_7_V_address0),
    .ce0(out_buf_0_0_7_V_ce0),
    .we0(out_buf_0_0_7_V_we0),
    .d0(out_buf_0_0_7_V_d0),
    .q0(out_buf_0_0_7_V_q0),
    .address1(out_buf_0_0_7_V_address1),
    .ce1(out_buf_0_0_7_V_ce1),
    .we1(out_buf_0_0_7_V_we1),
    .d1(out_buf_0_0_7_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_0_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_0_8_V_address0),
    .ce0(out_buf_0_0_8_V_ce0),
    .we0(out_buf_0_0_8_V_we0),
    .d0(out_buf_0_0_8_V_d0),
    .q0(out_buf_0_0_8_V_q0),
    .address1(out_buf_0_0_8_V_address1),
    .ce1(out_buf_0_0_8_V_ce1),
    .we1(out_buf_0_0_8_V_we1),
    .d1(out_buf_0_0_8_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_0_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_0_9_V_address0),
    .ce0(out_buf_0_0_9_V_ce0),
    .we0(out_buf_0_0_9_V_we0),
    .d0(out_buf_0_0_9_V_d0),
    .q0(out_buf_0_0_9_V_q0),
    .address1(out_buf_0_0_9_V_address1),
    .ce1(out_buf_0_0_9_V_ce1),
    .we1(out_buf_0_0_9_V_we1),
    .d1(out_buf_0_0_9_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_0_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_0_10_V_address0),
    .ce0(out_buf_0_0_10_V_ce0),
    .we0(out_buf_0_0_10_V_we0),
    .d0(out_buf_0_0_10_V_d0),
    .q0(out_buf_0_0_10_V_q0),
    .address1(out_buf_0_0_10_V_address1),
    .ce1(out_buf_0_0_10_V_ce1),
    .we1(out_buf_0_0_10_V_we1),
    .d1(out_buf_0_0_10_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_0_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_0_11_V_address0),
    .ce0(out_buf_0_0_11_V_ce0),
    .we0(out_buf_0_0_11_V_we0),
    .d0(out_buf_0_0_11_V_d0),
    .q0(out_buf_0_0_11_V_q0),
    .address1(out_buf_0_0_11_V_address1),
    .ce1(out_buf_0_0_11_V_ce1),
    .we1(out_buf_0_0_11_V_we1),
    .d1(out_buf_0_0_11_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_0_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_0_12_V_address0),
    .ce0(out_buf_0_0_12_V_ce0),
    .we0(out_buf_0_0_12_V_we0),
    .d0(out_buf_0_0_12_V_d0),
    .q0(out_buf_0_0_12_V_q0),
    .address1(out_buf_0_0_12_V_address1),
    .ce1(out_buf_0_0_12_V_ce1),
    .we1(out_buf_0_0_12_V_we1),
    .d1(out_buf_0_0_12_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_0_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_0_13_V_address0),
    .ce0(out_buf_0_0_13_V_ce0),
    .we0(out_buf_0_0_13_V_we0),
    .d0(out_buf_0_0_13_V_d0),
    .q0(out_buf_0_0_13_V_q0),
    .address1(out_buf_0_0_13_V_address1),
    .ce1(out_buf_0_0_13_V_ce1),
    .we1(out_buf_0_0_13_V_we1),
    .d1(out_buf_0_0_13_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_0_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_0_14_V_address0),
    .ce0(out_buf_0_0_14_V_ce0),
    .we0(out_buf_0_0_14_V_we0),
    .d0(out_buf_0_0_14_V_d0),
    .q0(out_buf_0_0_14_V_q0),
    .address1(out_buf_0_0_14_V_address1),
    .ce1(out_buf_0_0_14_V_ce1),
    .we1(out_buf_0_0_14_V_we1),
    .d1(out_buf_0_0_14_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_0_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_0_15_V_address0),
    .ce0(out_buf_0_0_15_V_ce0),
    .we0(out_buf_0_0_15_V_we0),
    .d0(out_buf_0_0_15_V_d0),
    .q0(out_buf_0_0_15_V_q0),
    .address1(out_buf_0_0_15_V_address1),
    .ce1(out_buf_0_0_15_V_ce1),
    .we1(out_buf_0_0_15_V_we1),
    .d1(out_buf_0_0_15_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_1_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_1_0_V_address0),
    .ce0(out_buf_0_1_0_V_ce0),
    .we0(out_buf_0_1_0_V_we0),
    .d0(out_buf_0_1_0_V_d0),
    .q0(out_buf_0_1_0_V_q0),
    .address1(out_buf_0_1_0_V_address1),
    .ce1(out_buf_0_1_0_V_ce1),
    .we1(out_buf_0_1_0_V_we1),
    .d1(out_buf_0_1_0_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_1_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_1_1_V_address0),
    .ce0(out_buf_0_1_1_V_ce0),
    .we0(out_buf_0_1_1_V_we0),
    .d0(out_buf_0_1_1_V_d0),
    .q0(out_buf_0_1_1_V_q0),
    .address1(out_buf_0_1_1_V_address1),
    .ce1(out_buf_0_1_1_V_ce1),
    .we1(out_buf_0_1_1_V_we1),
    .d1(out_buf_0_1_1_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_1_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_1_2_V_address0),
    .ce0(out_buf_0_1_2_V_ce0),
    .we0(out_buf_0_1_2_V_we0),
    .d0(out_buf_0_1_2_V_d0),
    .q0(out_buf_0_1_2_V_q0),
    .address1(out_buf_0_1_2_V_address1),
    .ce1(out_buf_0_1_2_V_ce1),
    .we1(out_buf_0_1_2_V_we1),
    .d1(out_buf_0_1_2_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_1_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_1_3_V_address0),
    .ce0(out_buf_0_1_3_V_ce0),
    .we0(out_buf_0_1_3_V_we0),
    .d0(out_buf_0_1_3_V_d0),
    .q0(out_buf_0_1_3_V_q0),
    .address1(out_buf_0_1_3_V_address1),
    .ce1(out_buf_0_1_3_V_ce1),
    .we1(out_buf_0_1_3_V_we1),
    .d1(out_buf_0_1_3_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_1_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_1_4_V_address0),
    .ce0(out_buf_0_1_4_V_ce0),
    .we0(out_buf_0_1_4_V_we0),
    .d0(out_buf_0_1_4_V_d0),
    .q0(out_buf_0_1_4_V_q0),
    .address1(out_buf_0_1_4_V_address1),
    .ce1(out_buf_0_1_4_V_ce1),
    .we1(out_buf_0_1_4_V_we1),
    .d1(out_buf_0_1_4_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_1_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_1_5_V_address0),
    .ce0(out_buf_0_1_5_V_ce0),
    .we0(out_buf_0_1_5_V_we0),
    .d0(out_buf_0_1_5_V_d0),
    .q0(out_buf_0_1_5_V_q0),
    .address1(out_buf_0_1_5_V_address1),
    .ce1(out_buf_0_1_5_V_ce1),
    .we1(out_buf_0_1_5_V_we1),
    .d1(out_buf_0_1_5_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_1_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_1_6_V_address0),
    .ce0(out_buf_0_1_6_V_ce0),
    .we0(out_buf_0_1_6_V_we0),
    .d0(out_buf_0_1_6_V_d0),
    .q0(out_buf_0_1_6_V_q0),
    .address1(out_buf_0_1_6_V_address1),
    .ce1(out_buf_0_1_6_V_ce1),
    .we1(out_buf_0_1_6_V_we1),
    .d1(out_buf_0_1_6_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_1_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_1_7_V_address0),
    .ce0(out_buf_0_1_7_V_ce0),
    .we0(out_buf_0_1_7_V_we0),
    .d0(out_buf_0_1_7_V_d0),
    .q0(out_buf_0_1_7_V_q0),
    .address1(out_buf_0_1_7_V_address1),
    .ce1(out_buf_0_1_7_V_ce1),
    .we1(out_buf_0_1_7_V_we1),
    .d1(out_buf_0_1_7_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_1_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_1_8_V_address0),
    .ce0(out_buf_0_1_8_V_ce0),
    .we0(out_buf_0_1_8_V_we0),
    .d0(out_buf_0_1_8_V_d0),
    .q0(out_buf_0_1_8_V_q0),
    .address1(out_buf_0_1_8_V_address1),
    .ce1(out_buf_0_1_8_V_ce1),
    .we1(out_buf_0_1_8_V_we1),
    .d1(out_buf_0_1_8_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_1_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_1_9_V_address0),
    .ce0(out_buf_0_1_9_V_ce0),
    .we0(out_buf_0_1_9_V_we0),
    .d0(out_buf_0_1_9_V_d0),
    .q0(out_buf_0_1_9_V_q0),
    .address1(out_buf_0_1_9_V_address1),
    .ce1(out_buf_0_1_9_V_ce1),
    .we1(out_buf_0_1_9_V_we1),
    .d1(out_buf_0_1_9_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_1_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_1_10_V_address0),
    .ce0(out_buf_0_1_10_V_ce0),
    .we0(out_buf_0_1_10_V_we0),
    .d0(out_buf_0_1_10_V_d0),
    .q0(out_buf_0_1_10_V_q0),
    .address1(out_buf_0_1_10_V_address1),
    .ce1(out_buf_0_1_10_V_ce1),
    .we1(out_buf_0_1_10_V_we1),
    .d1(out_buf_0_1_10_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_1_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_1_11_V_address0),
    .ce0(out_buf_0_1_11_V_ce0),
    .we0(out_buf_0_1_11_V_we0),
    .d0(out_buf_0_1_11_V_d0),
    .q0(out_buf_0_1_11_V_q0),
    .address1(out_buf_0_1_11_V_address1),
    .ce1(out_buf_0_1_11_V_ce1),
    .we1(out_buf_0_1_11_V_we1),
    .d1(out_buf_0_1_11_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_1_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_1_12_V_address0),
    .ce0(out_buf_0_1_12_V_ce0),
    .we0(out_buf_0_1_12_V_we0),
    .d0(out_buf_0_1_12_V_d0),
    .q0(out_buf_0_1_12_V_q0),
    .address1(out_buf_0_1_12_V_address1),
    .ce1(out_buf_0_1_12_V_ce1),
    .we1(out_buf_0_1_12_V_we1),
    .d1(out_buf_0_1_12_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_1_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_1_13_V_address0),
    .ce0(out_buf_0_1_13_V_ce0),
    .we0(out_buf_0_1_13_V_we0),
    .d0(out_buf_0_1_13_V_d0),
    .q0(out_buf_0_1_13_V_q0),
    .address1(out_buf_0_1_13_V_address1),
    .ce1(out_buf_0_1_13_V_ce1),
    .we1(out_buf_0_1_13_V_we1),
    .d1(out_buf_0_1_13_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_1_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_1_14_V_address0),
    .ce0(out_buf_0_1_14_V_ce0),
    .we0(out_buf_0_1_14_V_we0),
    .d0(out_buf_0_1_14_V_d0),
    .q0(out_buf_0_1_14_V_q0),
    .address1(out_buf_0_1_14_V_address1),
    .ce1(out_buf_0_1_14_V_ce1),
    .we1(out_buf_0_1_14_V_we1),
    .d1(out_buf_0_1_14_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_1_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_1_15_V_address0),
    .ce0(out_buf_0_1_15_V_ce0),
    .we0(out_buf_0_1_15_V_we0),
    .d0(out_buf_0_1_15_V_d0),
    .q0(out_buf_0_1_15_V_q0),
    .address1(out_buf_0_1_15_V_address1),
    .ce1(out_buf_0_1_15_V_ce1),
    .we1(out_buf_0_1_15_V_we1),
    .d1(out_buf_0_1_15_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_2_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_2_0_V_address0),
    .ce0(out_buf_0_2_0_V_ce0),
    .we0(out_buf_0_2_0_V_we0),
    .d0(out_buf_0_2_0_V_d0),
    .q0(out_buf_0_2_0_V_q0),
    .address1(out_buf_0_2_0_V_address1),
    .ce1(out_buf_0_2_0_V_ce1),
    .we1(out_buf_0_2_0_V_we1),
    .d1(out_buf_0_2_0_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_2_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_2_1_V_address0),
    .ce0(out_buf_0_2_1_V_ce0),
    .we0(out_buf_0_2_1_V_we0),
    .d0(out_buf_0_2_1_V_d0),
    .q0(out_buf_0_2_1_V_q0),
    .address1(out_buf_0_2_1_V_address1),
    .ce1(out_buf_0_2_1_V_ce1),
    .we1(out_buf_0_2_1_V_we1),
    .d1(out_buf_0_2_1_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_2_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_2_2_V_address0),
    .ce0(out_buf_0_2_2_V_ce0),
    .we0(out_buf_0_2_2_V_we0),
    .d0(out_buf_0_2_2_V_d0),
    .q0(out_buf_0_2_2_V_q0),
    .address1(out_buf_0_2_2_V_address1),
    .ce1(out_buf_0_2_2_V_ce1),
    .we1(out_buf_0_2_2_V_we1),
    .d1(out_buf_0_2_2_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_2_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_2_3_V_address0),
    .ce0(out_buf_0_2_3_V_ce0),
    .we0(out_buf_0_2_3_V_we0),
    .d0(out_buf_0_2_3_V_d0),
    .q0(out_buf_0_2_3_V_q0),
    .address1(out_buf_0_2_3_V_address1),
    .ce1(out_buf_0_2_3_V_ce1),
    .we1(out_buf_0_2_3_V_we1),
    .d1(out_buf_0_2_3_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_2_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_2_4_V_address0),
    .ce0(out_buf_0_2_4_V_ce0),
    .we0(out_buf_0_2_4_V_we0),
    .d0(out_buf_0_2_4_V_d0),
    .q0(out_buf_0_2_4_V_q0),
    .address1(out_buf_0_2_4_V_address1),
    .ce1(out_buf_0_2_4_V_ce1),
    .we1(out_buf_0_2_4_V_we1),
    .d1(out_buf_0_2_4_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_2_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_2_5_V_address0),
    .ce0(out_buf_0_2_5_V_ce0),
    .we0(out_buf_0_2_5_V_we0),
    .d0(out_buf_0_2_5_V_d0),
    .q0(out_buf_0_2_5_V_q0),
    .address1(out_buf_0_2_5_V_address1),
    .ce1(out_buf_0_2_5_V_ce1),
    .we1(out_buf_0_2_5_V_we1),
    .d1(out_buf_0_2_5_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_2_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_2_6_V_address0),
    .ce0(out_buf_0_2_6_V_ce0),
    .we0(out_buf_0_2_6_V_we0),
    .d0(out_buf_0_2_6_V_d0),
    .q0(out_buf_0_2_6_V_q0),
    .address1(out_buf_0_2_6_V_address1),
    .ce1(out_buf_0_2_6_V_ce1),
    .we1(out_buf_0_2_6_V_we1),
    .d1(out_buf_0_2_6_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_2_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_2_7_V_address0),
    .ce0(out_buf_0_2_7_V_ce0),
    .we0(out_buf_0_2_7_V_we0),
    .d0(out_buf_0_2_7_V_d0),
    .q0(out_buf_0_2_7_V_q0),
    .address1(out_buf_0_2_7_V_address1),
    .ce1(out_buf_0_2_7_V_ce1),
    .we1(out_buf_0_2_7_V_we1),
    .d1(out_buf_0_2_7_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_2_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_2_8_V_address0),
    .ce0(out_buf_0_2_8_V_ce0),
    .we0(out_buf_0_2_8_V_we0),
    .d0(out_buf_0_2_8_V_d0),
    .q0(out_buf_0_2_8_V_q0),
    .address1(out_buf_0_2_8_V_address1),
    .ce1(out_buf_0_2_8_V_ce1),
    .we1(out_buf_0_2_8_V_we1),
    .d1(out_buf_0_2_8_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_2_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_2_9_V_address0),
    .ce0(out_buf_0_2_9_V_ce0),
    .we0(out_buf_0_2_9_V_we0),
    .d0(out_buf_0_2_9_V_d0),
    .q0(out_buf_0_2_9_V_q0),
    .address1(out_buf_0_2_9_V_address1),
    .ce1(out_buf_0_2_9_V_ce1),
    .we1(out_buf_0_2_9_V_we1),
    .d1(out_buf_0_2_9_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_2_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_2_10_V_address0),
    .ce0(out_buf_0_2_10_V_ce0),
    .we0(out_buf_0_2_10_V_we0),
    .d0(out_buf_0_2_10_V_d0),
    .q0(out_buf_0_2_10_V_q0),
    .address1(out_buf_0_2_10_V_address1),
    .ce1(out_buf_0_2_10_V_ce1),
    .we1(out_buf_0_2_10_V_we1),
    .d1(out_buf_0_2_10_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_2_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_2_11_V_address0),
    .ce0(out_buf_0_2_11_V_ce0),
    .we0(out_buf_0_2_11_V_we0),
    .d0(out_buf_0_2_11_V_d0),
    .q0(out_buf_0_2_11_V_q0),
    .address1(out_buf_0_2_11_V_address1),
    .ce1(out_buf_0_2_11_V_ce1),
    .we1(out_buf_0_2_11_V_we1),
    .d1(out_buf_0_2_11_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_2_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_2_12_V_address0),
    .ce0(out_buf_0_2_12_V_ce0),
    .we0(out_buf_0_2_12_V_we0),
    .d0(out_buf_0_2_12_V_d0),
    .q0(out_buf_0_2_12_V_q0),
    .address1(out_buf_0_2_12_V_address1),
    .ce1(out_buf_0_2_12_V_ce1),
    .we1(out_buf_0_2_12_V_we1),
    .d1(out_buf_0_2_12_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_2_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_2_13_V_address0),
    .ce0(out_buf_0_2_13_V_ce0),
    .we0(out_buf_0_2_13_V_we0),
    .d0(out_buf_0_2_13_V_d0),
    .q0(out_buf_0_2_13_V_q0),
    .address1(out_buf_0_2_13_V_address1),
    .ce1(out_buf_0_2_13_V_ce1),
    .we1(out_buf_0_2_13_V_we1),
    .d1(out_buf_0_2_13_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_2_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_2_14_V_address0),
    .ce0(out_buf_0_2_14_V_ce0),
    .we0(out_buf_0_2_14_V_we0),
    .d0(out_buf_0_2_14_V_d0),
    .q0(out_buf_0_2_14_V_q0),
    .address1(out_buf_0_2_14_V_address1),
    .ce1(out_buf_0_2_14_V_ce1),
    .we1(out_buf_0_2_14_V_we1),
    .d1(out_buf_0_2_14_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_2_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_2_15_V_address0),
    .ce0(out_buf_0_2_15_V_ce0),
    .we0(out_buf_0_2_15_V_we0),
    .d0(out_buf_0_2_15_V_d0),
    .q0(out_buf_0_2_15_V_q0),
    .address1(out_buf_0_2_15_V_address1),
    .ce1(out_buf_0_2_15_V_ce1),
    .we1(out_buf_0_2_15_V_we1),
    .d1(out_buf_0_2_15_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_3_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_3_0_V_address0),
    .ce0(out_buf_0_3_0_V_ce0),
    .we0(out_buf_0_3_0_V_we0),
    .d0(out_buf_0_3_0_V_d0),
    .q0(out_buf_0_3_0_V_q0),
    .address1(out_buf_0_3_0_V_address1),
    .ce1(out_buf_0_3_0_V_ce1),
    .we1(out_buf_0_3_0_V_we1),
    .d1(out_buf_0_3_0_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_3_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_3_1_V_address0),
    .ce0(out_buf_0_3_1_V_ce0),
    .we0(out_buf_0_3_1_V_we0),
    .d0(out_buf_0_3_1_V_d0),
    .q0(out_buf_0_3_1_V_q0),
    .address1(out_buf_0_3_1_V_address1),
    .ce1(out_buf_0_3_1_V_ce1),
    .we1(out_buf_0_3_1_V_we1),
    .d1(out_buf_0_3_1_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_3_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_3_2_V_address0),
    .ce0(out_buf_0_3_2_V_ce0),
    .we0(out_buf_0_3_2_V_we0),
    .d0(out_buf_0_3_2_V_d0),
    .q0(out_buf_0_3_2_V_q0),
    .address1(out_buf_0_3_2_V_address1),
    .ce1(out_buf_0_3_2_V_ce1),
    .we1(out_buf_0_3_2_V_we1),
    .d1(out_buf_0_3_2_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_3_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_3_3_V_address0),
    .ce0(out_buf_0_3_3_V_ce0),
    .we0(out_buf_0_3_3_V_we0),
    .d0(out_buf_0_3_3_V_d0),
    .q0(out_buf_0_3_3_V_q0),
    .address1(out_buf_0_3_3_V_address1),
    .ce1(out_buf_0_3_3_V_ce1),
    .we1(out_buf_0_3_3_V_we1),
    .d1(out_buf_0_3_3_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_3_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_3_4_V_address0),
    .ce0(out_buf_0_3_4_V_ce0),
    .we0(out_buf_0_3_4_V_we0),
    .d0(out_buf_0_3_4_V_d0),
    .q0(out_buf_0_3_4_V_q0),
    .address1(out_buf_0_3_4_V_address1),
    .ce1(out_buf_0_3_4_V_ce1),
    .we1(out_buf_0_3_4_V_we1),
    .d1(out_buf_0_3_4_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_3_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_3_5_V_address0),
    .ce0(out_buf_0_3_5_V_ce0),
    .we0(out_buf_0_3_5_V_we0),
    .d0(out_buf_0_3_5_V_d0),
    .q0(out_buf_0_3_5_V_q0),
    .address1(out_buf_0_3_5_V_address1),
    .ce1(out_buf_0_3_5_V_ce1),
    .we1(out_buf_0_3_5_V_we1),
    .d1(out_buf_0_3_5_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_3_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_3_6_V_address0),
    .ce0(out_buf_0_3_6_V_ce0),
    .we0(out_buf_0_3_6_V_we0),
    .d0(out_buf_0_3_6_V_d0),
    .q0(out_buf_0_3_6_V_q0),
    .address1(out_buf_0_3_6_V_address1),
    .ce1(out_buf_0_3_6_V_ce1),
    .we1(out_buf_0_3_6_V_we1),
    .d1(out_buf_0_3_6_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_3_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_3_7_V_address0),
    .ce0(out_buf_0_3_7_V_ce0),
    .we0(out_buf_0_3_7_V_we0),
    .d0(out_buf_0_3_7_V_d0),
    .q0(out_buf_0_3_7_V_q0),
    .address1(out_buf_0_3_7_V_address1),
    .ce1(out_buf_0_3_7_V_ce1),
    .we1(out_buf_0_3_7_V_we1),
    .d1(out_buf_0_3_7_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_3_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_3_8_V_address0),
    .ce0(out_buf_0_3_8_V_ce0),
    .we0(out_buf_0_3_8_V_we0),
    .d0(out_buf_0_3_8_V_d0),
    .q0(out_buf_0_3_8_V_q0),
    .address1(out_buf_0_3_8_V_address1),
    .ce1(out_buf_0_3_8_V_ce1),
    .we1(out_buf_0_3_8_V_we1),
    .d1(out_buf_0_3_8_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_3_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_3_9_V_address0),
    .ce0(out_buf_0_3_9_V_ce0),
    .we0(out_buf_0_3_9_V_we0),
    .d0(out_buf_0_3_9_V_d0),
    .q0(out_buf_0_3_9_V_q0),
    .address1(out_buf_0_3_9_V_address1),
    .ce1(out_buf_0_3_9_V_ce1),
    .we1(out_buf_0_3_9_V_we1),
    .d1(out_buf_0_3_9_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_3_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_3_10_V_address0),
    .ce0(out_buf_0_3_10_V_ce0),
    .we0(out_buf_0_3_10_V_we0),
    .d0(out_buf_0_3_10_V_d0),
    .q0(out_buf_0_3_10_V_q0),
    .address1(out_buf_0_3_10_V_address1),
    .ce1(out_buf_0_3_10_V_ce1),
    .we1(out_buf_0_3_10_V_we1),
    .d1(out_buf_0_3_10_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_3_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_3_11_V_address0),
    .ce0(out_buf_0_3_11_V_ce0),
    .we0(out_buf_0_3_11_V_we0),
    .d0(out_buf_0_3_11_V_d0),
    .q0(out_buf_0_3_11_V_q0),
    .address1(out_buf_0_3_11_V_address1),
    .ce1(out_buf_0_3_11_V_ce1),
    .we1(out_buf_0_3_11_V_we1),
    .d1(out_buf_0_3_11_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_3_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_3_12_V_address0),
    .ce0(out_buf_0_3_12_V_ce0),
    .we0(out_buf_0_3_12_V_we0),
    .d0(out_buf_0_3_12_V_d0),
    .q0(out_buf_0_3_12_V_q0),
    .address1(out_buf_0_3_12_V_address1),
    .ce1(out_buf_0_3_12_V_ce1),
    .we1(out_buf_0_3_12_V_we1),
    .d1(out_buf_0_3_12_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_3_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_3_13_V_address0),
    .ce0(out_buf_0_3_13_V_ce0),
    .we0(out_buf_0_3_13_V_we0),
    .d0(out_buf_0_3_13_V_d0),
    .q0(out_buf_0_3_13_V_q0),
    .address1(out_buf_0_3_13_V_address1),
    .ce1(out_buf_0_3_13_V_ce1),
    .we1(out_buf_0_3_13_V_we1),
    .d1(out_buf_0_3_13_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_3_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_3_14_V_address0),
    .ce0(out_buf_0_3_14_V_ce0),
    .we0(out_buf_0_3_14_V_we0),
    .d0(out_buf_0_3_14_V_d0),
    .q0(out_buf_0_3_14_V_q0),
    .address1(out_buf_0_3_14_V_address1),
    .ce1(out_buf_0_3_14_V_ce1),
    .we1(out_buf_0_3_14_V_we1),
    .d1(out_buf_0_3_14_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_0_3_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_0_3_15_V_address0),
    .ce0(out_buf_0_3_15_V_ce0),
    .we0(out_buf_0_3_15_V_we0),
    .d0(out_buf_0_3_15_V_d0),
    .q0(out_buf_0_3_15_V_q0),
    .address1(out_buf_0_3_15_V_address1),
    .ce1(out_buf_0_3_15_V_ce1),
    .we1(out_buf_0_3_15_V_we1),
    .d1(out_buf_0_3_15_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_t0_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_t0_0_V_address0),
    .ce0(out_buf_t0_0_V_ce0),
    .we0(out_buf_t0_0_V_we0),
    .d0(16'd0),
    .q0(out_buf_t0_0_V_q0),
    .address1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_0_V_address1),
    .ce1(out_buf_t0_0_V_ce1),
    .we1(out_buf_t0_0_V_we1),
    .d1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_0_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_t0_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_t0_1_V_address0),
    .ce0(out_buf_t0_1_V_ce0),
    .we0(out_buf_t0_1_V_we0),
    .d0(16'd0),
    .q0(out_buf_t0_1_V_q0),
    .address1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_1_V_address1),
    .ce1(out_buf_t0_1_V_ce1),
    .we1(out_buf_t0_1_V_we1),
    .d1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_1_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_t0_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_t0_2_V_address0),
    .ce0(out_buf_t0_2_V_ce0),
    .we0(out_buf_t0_2_V_we0),
    .d0(16'd0),
    .q0(out_buf_t0_2_V_q0),
    .address1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_2_V_address1),
    .ce1(out_buf_t0_2_V_ce1),
    .we1(out_buf_t0_2_V_we1),
    .d1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_2_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_t0_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_t0_3_V_address0),
    .ce0(out_buf_t0_3_V_ce0),
    .we0(out_buf_t0_3_V_we0),
    .d0(16'd0),
    .q0(out_buf_t0_3_V_q0),
    .address1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_3_V_address1),
    .ce1(out_buf_t0_3_V_ce1),
    .we1(out_buf_t0_3_V_we1),
    .d1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_3_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_t0_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_t0_4_V_address0),
    .ce0(out_buf_t0_4_V_ce0),
    .we0(out_buf_t0_4_V_we0),
    .d0(16'd0),
    .q0(out_buf_t0_4_V_q0),
    .address1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_4_V_address1),
    .ce1(out_buf_t0_4_V_ce1),
    .we1(out_buf_t0_4_V_we1),
    .d1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_4_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_t0_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_t0_5_V_address0),
    .ce0(out_buf_t0_5_V_ce0),
    .we0(out_buf_t0_5_V_we0),
    .d0(16'd0),
    .q0(out_buf_t0_5_V_q0),
    .address1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_5_V_address1),
    .ce1(out_buf_t0_5_V_ce1),
    .we1(out_buf_t0_5_V_we1),
    .d1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_5_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_t0_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_t0_6_V_address0),
    .ce0(out_buf_t0_6_V_ce0),
    .we0(out_buf_t0_6_V_we0),
    .d0(16'd0),
    .q0(out_buf_t0_6_V_q0),
    .address1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_6_V_address1),
    .ce1(out_buf_t0_6_V_ce1),
    .we1(out_buf_t0_6_V_we1),
    .d1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_6_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_t0_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_t0_7_V_address0),
    .ce0(out_buf_t0_7_V_ce0),
    .we0(out_buf_t0_7_V_we0),
    .d0(16'd0),
    .q0(out_buf_t0_7_V_q0),
    .address1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_7_V_address1),
    .ce1(out_buf_t0_7_V_ce1),
    .we1(out_buf_t0_7_V_we1),
    .d1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_7_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_t0_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_t0_8_V_address0),
    .ce0(out_buf_t0_8_V_ce0),
    .we0(out_buf_t0_8_V_we0),
    .d0(16'd0),
    .q0(out_buf_t0_8_V_q0),
    .address1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_8_V_address1),
    .ce1(out_buf_t0_8_V_ce1),
    .we1(out_buf_t0_8_V_we1),
    .d1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_8_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_t0_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_t0_9_V_address0),
    .ce0(out_buf_t0_9_V_ce0),
    .we0(out_buf_t0_9_V_we0),
    .d0(16'd0),
    .q0(out_buf_t0_9_V_q0),
    .address1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_9_V_address1),
    .ce1(out_buf_t0_9_V_ce1),
    .we1(out_buf_t0_9_V_we1),
    .d1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_9_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_t0_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_t0_10_V_address0),
    .ce0(out_buf_t0_10_V_ce0),
    .we0(out_buf_t0_10_V_we0),
    .d0(16'd0),
    .q0(out_buf_t0_10_V_q0),
    .address1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_10_V_address1),
    .ce1(out_buf_t0_10_V_ce1),
    .we1(out_buf_t0_10_V_we1),
    .d1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_10_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_t0_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_t0_11_V_address0),
    .ce0(out_buf_t0_11_V_ce0),
    .we0(out_buf_t0_11_V_we0),
    .d0(16'd0),
    .q0(out_buf_t0_11_V_q0),
    .address1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_11_V_address1),
    .ce1(out_buf_t0_11_V_ce1),
    .we1(out_buf_t0_11_V_we1),
    .d1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_11_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_t0_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_t0_12_V_address0),
    .ce0(out_buf_t0_12_V_ce0),
    .we0(out_buf_t0_12_V_we0),
    .d0(16'd0),
    .q0(out_buf_t0_12_V_q0),
    .address1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_12_V_address1),
    .ce1(out_buf_t0_12_V_ce1),
    .we1(out_buf_t0_12_V_we1),
    .d1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_12_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_t0_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_t0_13_V_address0),
    .ce0(out_buf_t0_13_V_ce0),
    .we0(out_buf_t0_13_V_we0),
    .d0(16'd0),
    .q0(out_buf_t0_13_V_q0),
    .address1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_13_V_address1),
    .ce1(out_buf_t0_13_V_ce1),
    .we1(out_buf_t0_13_V_we1),
    .d1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_13_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_t0_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_t0_14_V_address0),
    .ce0(out_buf_t0_14_V_ce0),
    .we0(out_buf_t0_14_V_we0),
    .d0(16'd0),
    .q0(out_buf_t0_14_V_q0),
    .address1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_14_V_address1),
    .ce1(out_buf_t0_14_V_ce1),
    .we1(out_buf_t0_14_V_we1),
    .d1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_14_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_t0_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_t0_15_V_address0),
    .ce0(out_buf_t0_15_V_ce0),
    .we0(out_buf_t0_15_V_we0),
    .d0(16'd0),
    .q0(out_buf_t0_15_V_q0),
    .address1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_15_V_address1),
    .ce1(out_buf_t0_15_V_ce1),
    .we1(out_buf_t0_15_V_we1),
    .d1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_15_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_t1_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_t1_0_V_address0),
    .ce0(out_buf_t1_0_V_ce0),
    .we0(out_buf_t1_0_V_we0),
    .d0(16'd0),
    .q0(out_buf_t1_0_V_q0),
    .address1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_0_V_address1),
    .ce1(out_buf_t1_0_V_ce1),
    .we1(out_buf_t1_0_V_we1),
    .d1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_0_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_t1_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_t1_1_V_address0),
    .ce0(out_buf_t1_1_V_ce0),
    .we0(out_buf_t1_1_V_we0),
    .d0(16'd0),
    .q0(out_buf_t1_1_V_q0),
    .address1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_1_V_address1),
    .ce1(out_buf_t1_1_V_ce1),
    .we1(out_buf_t1_1_V_we1),
    .d1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_1_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_t1_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_t1_2_V_address0),
    .ce0(out_buf_t1_2_V_ce0),
    .we0(out_buf_t1_2_V_we0),
    .d0(16'd0),
    .q0(out_buf_t1_2_V_q0),
    .address1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_2_V_address1),
    .ce1(out_buf_t1_2_V_ce1),
    .we1(out_buf_t1_2_V_we1),
    .d1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_2_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_t1_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_t1_3_V_address0),
    .ce0(out_buf_t1_3_V_ce0),
    .we0(out_buf_t1_3_V_we0),
    .d0(16'd0),
    .q0(out_buf_t1_3_V_q0),
    .address1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_3_V_address1),
    .ce1(out_buf_t1_3_V_ce1),
    .we1(out_buf_t1_3_V_we1),
    .d1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_3_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_t1_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_t1_4_V_address0),
    .ce0(out_buf_t1_4_V_ce0),
    .we0(out_buf_t1_4_V_we0),
    .d0(16'd0),
    .q0(out_buf_t1_4_V_q0),
    .address1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_4_V_address1),
    .ce1(out_buf_t1_4_V_ce1),
    .we1(out_buf_t1_4_V_we1),
    .d1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_4_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_t1_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_t1_5_V_address0),
    .ce0(out_buf_t1_5_V_ce0),
    .we0(out_buf_t1_5_V_we0),
    .d0(16'd0),
    .q0(out_buf_t1_5_V_q0),
    .address1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_5_V_address1),
    .ce1(out_buf_t1_5_V_ce1),
    .we1(out_buf_t1_5_V_we1),
    .d1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_5_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_t1_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_t1_6_V_address0),
    .ce0(out_buf_t1_6_V_ce0),
    .we0(out_buf_t1_6_V_we0),
    .d0(16'd0),
    .q0(out_buf_t1_6_V_q0),
    .address1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_6_V_address1),
    .ce1(out_buf_t1_6_V_ce1),
    .we1(out_buf_t1_6_V_we1),
    .d1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_6_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_t1_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_t1_7_V_address0),
    .ce0(out_buf_t1_7_V_ce0),
    .we0(out_buf_t1_7_V_we0),
    .d0(16'd0),
    .q0(out_buf_t1_7_V_q0),
    .address1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_7_V_address1),
    .ce1(out_buf_t1_7_V_ce1),
    .we1(out_buf_t1_7_V_we1),
    .d1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_7_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_t1_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_t1_8_V_address0),
    .ce0(out_buf_t1_8_V_ce0),
    .we0(out_buf_t1_8_V_we0),
    .d0(16'd0),
    .q0(out_buf_t1_8_V_q0),
    .address1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_8_V_address1),
    .ce1(out_buf_t1_8_V_ce1),
    .we1(out_buf_t1_8_V_we1),
    .d1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_8_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_t1_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_t1_9_V_address0),
    .ce0(out_buf_t1_9_V_ce0),
    .we0(out_buf_t1_9_V_we0),
    .d0(16'd0),
    .q0(out_buf_t1_9_V_q0),
    .address1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_9_V_address1),
    .ce1(out_buf_t1_9_V_ce1),
    .we1(out_buf_t1_9_V_we1),
    .d1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_9_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_t1_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_t1_10_V_address0),
    .ce0(out_buf_t1_10_V_ce0),
    .we0(out_buf_t1_10_V_we0),
    .d0(16'd0),
    .q0(out_buf_t1_10_V_q0),
    .address1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_10_V_address1),
    .ce1(out_buf_t1_10_V_ce1),
    .we1(out_buf_t1_10_V_we1),
    .d1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_10_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_t1_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_t1_11_V_address0),
    .ce0(out_buf_t1_11_V_ce0),
    .we0(out_buf_t1_11_V_we0),
    .d0(16'd0),
    .q0(out_buf_t1_11_V_q0),
    .address1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_11_V_address1),
    .ce1(out_buf_t1_11_V_ce1),
    .we1(out_buf_t1_11_V_we1),
    .d1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_11_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_t1_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_t1_12_V_address0),
    .ce0(out_buf_t1_12_V_ce0),
    .we0(out_buf_t1_12_V_we0),
    .d0(16'd0),
    .q0(out_buf_t1_12_V_q0),
    .address1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_12_V_address1),
    .ce1(out_buf_t1_12_V_ce1),
    .we1(out_buf_t1_12_V_we1),
    .d1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_12_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_t1_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_t1_13_V_address0),
    .ce0(out_buf_t1_13_V_ce0),
    .we0(out_buf_t1_13_V_we0),
    .d0(16'd0),
    .q0(out_buf_t1_13_V_q0),
    .address1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_13_V_address1),
    .ce1(out_buf_t1_13_V_ce1),
    .we1(out_buf_t1_13_V_we1),
    .d1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_13_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_t1_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_t1_14_V_address0),
    .ce0(out_buf_t1_14_V_ce0),
    .we0(out_buf_t1_14_V_we0),
    .d0(16'd0),
    .q0(out_buf_t1_14_V_q0),
    .address1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_14_V_address1),
    .ce1(out_buf_t1_14_V_ce1),
    .we1(out_buf_t1_14_V_we1),
    .d1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_14_V_d1)
);

FracNet_T_out_bufdgE #(
    .DataWidth( 16 ),
    .AddressRange( 1089 ),
    .AddressWidth( 11 ))
out_buf_t1_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_buf_t1_15_V_address0),
    .ce0(out_buf_t1_15_V_ce0),
    .we0(out_buf_t1_15_V_we0),
    .d0(16'd0),
    .q0(out_buf_t1_15_V_q0),
    .address1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_15_V_address1),
    .ce1(out_buf_t1_15_V_ce1),
    .we1(out_buf_t1_15_V_we1),
    .d1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_15_V_d1)
);

FracNet_T_linear_eOU #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
linear_out_buf_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(linear_out_buf_V_address0),
    .ce0(linear_out_buf_V_ce0),
    .we0(linear_out_buf_V_we0),
    .d0(linear_out_buf_V_d0),
    .q0(linear_out_buf_V_q0)
);

binary_conv3x3_tile grp_binary_conv3x3_tile_fu_5847(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_binary_conv3x3_tile_fu_5847_ap_start),
    .ap_done(grp_binary_conv3x3_tile_fu_5847_ap_done),
    .ap_idle(grp_binary_conv3x3_tile_fu_5847_ap_idle),
    .ap_ready(grp_binary_conv3x3_tile_fu_5847_ap_ready),
    .msb_inputs_V_address0(grp_binary_conv3x3_tile_fu_5847_msb_inputs_V_address0),
    .msb_inputs_V_ce0(grp_binary_conv3x3_tile_fu_5847_msb_inputs_V_ce0),
    .msb_inputs_V_q0(grp_binary_conv3x3_tile_fu_5847_msb_inputs_V_q0),
    .weights_V_offset(grp_binary_conv3x3_tile_fu_5847_weights_V_offset),
    .msb_outputs_0_V_address0(grp_binary_conv3x3_tile_fu_5847_msb_outputs_0_V_address0),
    .msb_outputs_0_V_ce0(grp_binary_conv3x3_tile_fu_5847_msb_outputs_0_V_ce0),
    .msb_outputs_0_V_q0(grp_binary_conv3x3_tile_fu_5847_msb_outputs_0_V_q0),
    .msb_outputs_0_V_address1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_0_V_address1),
    .msb_outputs_0_V_ce1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_0_V_ce1),
    .msb_outputs_0_V_we1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_0_V_we1),
    .msb_outputs_0_V_d1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_0_V_d1),
    .msb_outputs_1_V_address0(grp_binary_conv3x3_tile_fu_5847_msb_outputs_1_V_address0),
    .msb_outputs_1_V_ce0(grp_binary_conv3x3_tile_fu_5847_msb_outputs_1_V_ce0),
    .msb_outputs_1_V_q0(grp_binary_conv3x3_tile_fu_5847_msb_outputs_1_V_q0),
    .msb_outputs_1_V_address1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_1_V_address1),
    .msb_outputs_1_V_ce1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_1_V_ce1),
    .msb_outputs_1_V_we1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_1_V_we1),
    .msb_outputs_1_V_d1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_1_V_d1),
    .msb_outputs_2_V_address0(grp_binary_conv3x3_tile_fu_5847_msb_outputs_2_V_address0),
    .msb_outputs_2_V_ce0(grp_binary_conv3x3_tile_fu_5847_msb_outputs_2_V_ce0),
    .msb_outputs_2_V_q0(grp_binary_conv3x3_tile_fu_5847_msb_outputs_2_V_q0),
    .msb_outputs_2_V_address1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_2_V_address1),
    .msb_outputs_2_V_ce1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_2_V_ce1),
    .msb_outputs_2_V_we1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_2_V_we1),
    .msb_outputs_2_V_d1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_2_V_d1),
    .msb_outputs_3_V_address0(grp_binary_conv3x3_tile_fu_5847_msb_outputs_3_V_address0),
    .msb_outputs_3_V_ce0(grp_binary_conv3x3_tile_fu_5847_msb_outputs_3_V_ce0),
    .msb_outputs_3_V_q0(grp_binary_conv3x3_tile_fu_5847_msb_outputs_3_V_q0),
    .msb_outputs_3_V_address1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_3_V_address1),
    .msb_outputs_3_V_ce1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_3_V_ce1),
    .msb_outputs_3_V_we1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_3_V_we1),
    .msb_outputs_3_V_d1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_3_V_d1),
    .msb_outputs_4_V_address0(grp_binary_conv3x3_tile_fu_5847_msb_outputs_4_V_address0),
    .msb_outputs_4_V_ce0(grp_binary_conv3x3_tile_fu_5847_msb_outputs_4_V_ce0),
    .msb_outputs_4_V_q0(grp_binary_conv3x3_tile_fu_5847_msb_outputs_4_V_q0),
    .msb_outputs_4_V_address1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_4_V_address1),
    .msb_outputs_4_V_ce1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_4_V_ce1),
    .msb_outputs_4_V_we1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_4_V_we1),
    .msb_outputs_4_V_d1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_4_V_d1),
    .msb_outputs_5_V_address0(grp_binary_conv3x3_tile_fu_5847_msb_outputs_5_V_address0),
    .msb_outputs_5_V_ce0(grp_binary_conv3x3_tile_fu_5847_msb_outputs_5_V_ce0),
    .msb_outputs_5_V_q0(grp_binary_conv3x3_tile_fu_5847_msb_outputs_5_V_q0),
    .msb_outputs_5_V_address1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_5_V_address1),
    .msb_outputs_5_V_ce1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_5_V_ce1),
    .msb_outputs_5_V_we1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_5_V_we1),
    .msb_outputs_5_V_d1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_5_V_d1),
    .msb_outputs_6_V_address0(grp_binary_conv3x3_tile_fu_5847_msb_outputs_6_V_address0),
    .msb_outputs_6_V_ce0(grp_binary_conv3x3_tile_fu_5847_msb_outputs_6_V_ce0),
    .msb_outputs_6_V_q0(grp_binary_conv3x3_tile_fu_5847_msb_outputs_6_V_q0),
    .msb_outputs_6_V_address1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_6_V_address1),
    .msb_outputs_6_V_ce1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_6_V_ce1),
    .msb_outputs_6_V_we1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_6_V_we1),
    .msb_outputs_6_V_d1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_6_V_d1),
    .msb_outputs_7_V_address0(grp_binary_conv3x3_tile_fu_5847_msb_outputs_7_V_address0),
    .msb_outputs_7_V_ce0(grp_binary_conv3x3_tile_fu_5847_msb_outputs_7_V_ce0),
    .msb_outputs_7_V_q0(grp_binary_conv3x3_tile_fu_5847_msb_outputs_7_V_q0),
    .msb_outputs_7_V_address1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_7_V_address1),
    .msb_outputs_7_V_ce1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_7_V_ce1),
    .msb_outputs_7_V_we1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_7_V_we1),
    .msb_outputs_7_V_d1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_7_V_d1),
    .msb_outputs_8_V_address0(grp_binary_conv3x3_tile_fu_5847_msb_outputs_8_V_address0),
    .msb_outputs_8_V_ce0(grp_binary_conv3x3_tile_fu_5847_msb_outputs_8_V_ce0),
    .msb_outputs_8_V_q0(grp_binary_conv3x3_tile_fu_5847_msb_outputs_8_V_q0),
    .msb_outputs_8_V_address1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_8_V_address1),
    .msb_outputs_8_V_ce1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_8_V_ce1),
    .msb_outputs_8_V_we1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_8_V_we1),
    .msb_outputs_8_V_d1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_8_V_d1),
    .msb_outputs_9_V_address0(grp_binary_conv3x3_tile_fu_5847_msb_outputs_9_V_address0),
    .msb_outputs_9_V_ce0(grp_binary_conv3x3_tile_fu_5847_msb_outputs_9_V_ce0),
    .msb_outputs_9_V_q0(grp_binary_conv3x3_tile_fu_5847_msb_outputs_9_V_q0),
    .msb_outputs_9_V_address1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_9_V_address1),
    .msb_outputs_9_V_ce1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_9_V_ce1),
    .msb_outputs_9_V_we1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_9_V_we1),
    .msb_outputs_9_V_d1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_9_V_d1),
    .msb_outputs_10_V_address0(grp_binary_conv3x3_tile_fu_5847_msb_outputs_10_V_address0),
    .msb_outputs_10_V_ce0(grp_binary_conv3x3_tile_fu_5847_msb_outputs_10_V_ce0),
    .msb_outputs_10_V_q0(grp_binary_conv3x3_tile_fu_5847_msb_outputs_10_V_q0),
    .msb_outputs_10_V_address1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_10_V_address1),
    .msb_outputs_10_V_ce1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_10_V_ce1),
    .msb_outputs_10_V_we1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_10_V_we1),
    .msb_outputs_10_V_d1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_10_V_d1),
    .msb_outputs_11_V_address0(grp_binary_conv3x3_tile_fu_5847_msb_outputs_11_V_address0),
    .msb_outputs_11_V_ce0(grp_binary_conv3x3_tile_fu_5847_msb_outputs_11_V_ce0),
    .msb_outputs_11_V_q0(grp_binary_conv3x3_tile_fu_5847_msb_outputs_11_V_q0),
    .msb_outputs_11_V_address1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_11_V_address1),
    .msb_outputs_11_V_ce1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_11_V_ce1),
    .msb_outputs_11_V_we1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_11_V_we1),
    .msb_outputs_11_V_d1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_11_V_d1),
    .msb_outputs_12_V_address0(grp_binary_conv3x3_tile_fu_5847_msb_outputs_12_V_address0),
    .msb_outputs_12_V_ce0(grp_binary_conv3x3_tile_fu_5847_msb_outputs_12_V_ce0),
    .msb_outputs_12_V_q0(grp_binary_conv3x3_tile_fu_5847_msb_outputs_12_V_q0),
    .msb_outputs_12_V_address1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_12_V_address1),
    .msb_outputs_12_V_ce1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_12_V_ce1),
    .msb_outputs_12_V_we1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_12_V_we1),
    .msb_outputs_12_V_d1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_12_V_d1),
    .msb_outputs_13_V_address0(grp_binary_conv3x3_tile_fu_5847_msb_outputs_13_V_address0),
    .msb_outputs_13_V_ce0(grp_binary_conv3x3_tile_fu_5847_msb_outputs_13_V_ce0),
    .msb_outputs_13_V_q0(grp_binary_conv3x3_tile_fu_5847_msb_outputs_13_V_q0),
    .msb_outputs_13_V_address1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_13_V_address1),
    .msb_outputs_13_V_ce1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_13_V_ce1),
    .msb_outputs_13_V_we1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_13_V_we1),
    .msb_outputs_13_V_d1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_13_V_d1),
    .msb_outputs_14_V_address0(grp_binary_conv3x3_tile_fu_5847_msb_outputs_14_V_address0),
    .msb_outputs_14_V_ce0(grp_binary_conv3x3_tile_fu_5847_msb_outputs_14_V_ce0),
    .msb_outputs_14_V_q0(grp_binary_conv3x3_tile_fu_5847_msb_outputs_14_V_q0),
    .msb_outputs_14_V_address1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_14_V_address1),
    .msb_outputs_14_V_ce1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_14_V_ce1),
    .msb_outputs_14_V_we1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_14_V_we1),
    .msb_outputs_14_V_d1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_14_V_d1),
    .msb_outputs_15_V_address0(grp_binary_conv3x3_tile_fu_5847_msb_outputs_15_V_address0),
    .msb_outputs_15_V_ce0(grp_binary_conv3x3_tile_fu_5847_msb_outputs_15_V_ce0),
    .msb_outputs_15_V_q0(grp_binary_conv3x3_tile_fu_5847_msb_outputs_15_V_q0),
    .msb_outputs_15_V_address1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_15_V_address1),
    .msb_outputs_15_V_ce1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_15_V_ce1),
    .msb_outputs_15_V_we1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_15_V_we1),
    .msb_outputs_15_V_d1(grp_binary_conv3x3_tile_fu_5847_msb_outputs_15_V_d1),
    .comparator_0_V_address0(grp_binary_conv3x3_tile_fu_5847_comparator_0_V_address0),
    .comparator_0_V_ce0(grp_binary_conv3x3_tile_fu_5847_comparator_0_V_ce0),
    .comparator_0_V_q0(grp_binary_conv3x3_tile_fu_5847_comparator_0_V_q0),
    .comparator_1_V_address0(grp_binary_conv3x3_tile_fu_5847_comparator_1_V_address0),
    .comparator_1_V_ce0(grp_binary_conv3x3_tile_fu_5847_comparator_1_V_ce0),
    .comparator_1_V_q0(grp_binary_conv3x3_tile_fu_5847_comparator_1_V_q0),
    .comparator_2_V_address0(grp_binary_conv3x3_tile_fu_5847_comparator_2_V_address0),
    .comparator_2_V_ce0(grp_binary_conv3x3_tile_fu_5847_comparator_2_V_ce0),
    .comparator_2_V_q0(grp_binary_conv3x3_tile_fu_5847_comparator_2_V_q0),
    .comparator_3_V_address0(grp_binary_conv3x3_tile_fu_5847_comparator_3_V_address0),
    .comparator_3_V_ce0(grp_binary_conv3x3_tile_fu_5847_comparator_3_V_ce0),
    .comparator_3_V_q0(grp_binary_conv3x3_tile_fu_5847_comparator_3_V_q0),
    .comparator_4_V_address0(grp_binary_conv3x3_tile_fu_5847_comparator_4_V_address0),
    .comparator_4_V_ce0(grp_binary_conv3x3_tile_fu_5847_comparator_4_V_ce0),
    .comparator_4_V_q0(grp_binary_conv3x3_tile_fu_5847_comparator_4_V_q0),
    .comparator_5_V_address0(grp_binary_conv3x3_tile_fu_5847_comparator_5_V_address0),
    .comparator_5_V_ce0(grp_binary_conv3x3_tile_fu_5847_comparator_5_V_ce0),
    .comparator_5_V_q0(grp_binary_conv3x3_tile_fu_5847_comparator_5_V_q0),
    .comparator_6_V_address0(grp_binary_conv3x3_tile_fu_5847_comparator_6_V_address0),
    .comparator_6_V_ce0(grp_binary_conv3x3_tile_fu_5847_comparator_6_V_ce0),
    .comparator_6_V_q0(grp_binary_conv3x3_tile_fu_5847_comparator_6_V_q0),
    .comparator_7_V_address0(grp_binary_conv3x3_tile_fu_5847_comparator_7_V_address0),
    .comparator_7_V_ce0(grp_binary_conv3x3_tile_fu_5847_comparator_7_V_ce0),
    .comparator_7_V_q0(grp_binary_conv3x3_tile_fu_5847_comparator_7_V_q0),
    .comparator_8_V_address0(grp_binary_conv3x3_tile_fu_5847_comparator_8_V_address0),
    .comparator_8_V_ce0(grp_binary_conv3x3_tile_fu_5847_comparator_8_V_ce0),
    .comparator_8_V_q0(grp_binary_conv3x3_tile_fu_5847_comparator_8_V_q0),
    .comparator_9_V_address0(grp_binary_conv3x3_tile_fu_5847_comparator_9_V_address0),
    .comparator_9_V_ce0(grp_binary_conv3x3_tile_fu_5847_comparator_9_V_ce0),
    .comparator_9_V_q0(grp_binary_conv3x3_tile_fu_5847_comparator_9_V_q0),
    .comparator_10_V_address0(grp_binary_conv3x3_tile_fu_5847_comparator_10_V_address0),
    .comparator_10_V_ce0(grp_binary_conv3x3_tile_fu_5847_comparator_10_V_ce0),
    .comparator_10_V_q0(grp_binary_conv3x3_tile_fu_5847_comparator_10_V_q0),
    .comparator_11_V_address0(grp_binary_conv3x3_tile_fu_5847_comparator_11_V_address0),
    .comparator_11_V_ce0(grp_binary_conv3x3_tile_fu_5847_comparator_11_V_ce0),
    .comparator_11_V_q0(grp_binary_conv3x3_tile_fu_5847_comparator_11_V_q0),
    .comparator_12_V_address0(grp_binary_conv3x3_tile_fu_5847_comparator_12_V_address0),
    .comparator_12_V_ce0(grp_binary_conv3x3_tile_fu_5847_comparator_12_V_ce0),
    .comparator_12_V_q0(grp_binary_conv3x3_tile_fu_5847_comparator_12_V_q0),
    .comparator_13_V_address0(grp_binary_conv3x3_tile_fu_5847_comparator_13_V_address0),
    .comparator_13_V_ce0(grp_binary_conv3x3_tile_fu_5847_comparator_13_V_ce0),
    .comparator_13_V_q0(grp_binary_conv3x3_tile_fu_5847_comparator_13_V_q0),
    .comparator_14_V_address0(grp_binary_conv3x3_tile_fu_5847_comparator_14_V_address0),
    .comparator_14_V_ce0(grp_binary_conv3x3_tile_fu_5847_comparator_14_V_ce0),
    .comparator_14_V_q0(grp_binary_conv3x3_tile_fu_5847_comparator_14_V_q0),
    .comparator_15_V_address0(grp_binary_conv3x3_tile_fu_5847_comparator_15_V_address0),
    .comparator_15_V_ce0(grp_binary_conv3x3_tile_fu_5847_comparator_15_V_ce0),
    .comparator_15_V_q0(grp_binary_conv3x3_tile_fu_5847_comparator_15_V_q0),
    .p_read(grp_binary_conv3x3_tile_fu_5847_p_read),
    .p_read1(grp_binary_conv3x3_tile_fu_5847_p_read1),
    .p_read2(grp_binary_conv3x3_tile_fu_5847_p_read2),
    .p_read3(grp_binary_conv3x3_tile_fu_5847_p_read3),
    .p_read4(grp_binary_conv3x3_tile_fu_5847_p_read4),
    .p_read5(grp_binary_conv3x3_tile_fu_5847_p_read5),
    .p_read6(grp_binary_conv3x3_tile_fu_5847_p_read6),
    .p_read7(grp_binary_conv3x3_tile_fu_5847_p_read7),
    .p_read8(grp_binary_conv3x3_tile_fu_5847_p_read8),
    .p_read9(grp_binary_conv3x3_tile_fu_5847_p_read9),
    .p_read10(grp_binary_conv3x3_tile_fu_5847_p_read10),
    .p_read11(grp_binary_conv3x3_tile_fu_5847_p_read11),
    .p_read12(grp_binary_conv3x3_tile_fu_5847_p_read12),
    .p_read13(grp_binary_conv3x3_tile_fu_5847_p_read13),
    .p_read14(grp_binary_conv3x3_tile_fu_5847_p_read14),
    .p_read15(grp_binary_conv3x3_tile_fu_5847_p_read15),
    .p_read16(grp_binary_conv3x3_tile_fu_5847_p_read16),
    .p_read17(grp_binary_conv3x3_tile_fu_5847_p_read17),
    .p_read18(grp_binary_conv3x3_tile_fu_5847_p_read18),
    .p_read19(grp_binary_conv3x3_tile_fu_5847_p_read19),
    .p_read20(grp_binary_conv3x3_tile_fu_5847_p_read20),
    .p_read21(grp_binary_conv3x3_tile_fu_5847_p_read21),
    .p_read22(grp_binary_conv3x3_tile_fu_5847_p_read22),
    .p_read23(grp_binary_conv3x3_tile_fu_5847_p_read23),
    .p_read24(grp_binary_conv3x3_tile_fu_5847_p_read24),
    .p_read25(grp_binary_conv3x3_tile_fu_5847_p_read25),
    .p_read26(grp_binary_conv3x3_tile_fu_5847_p_read26),
    .p_read27(grp_binary_conv3x3_tile_fu_5847_p_read27),
    .p_read28(grp_binary_conv3x3_tile_fu_5847_p_read28),
    .p_read29(grp_binary_conv3x3_tile_fu_5847_p_read29),
    .p_read30(grp_binary_conv3x3_tile_fu_5847_p_read30),
    .p_read31(grp_binary_conv3x3_tile_fu_5847_p_read31),
    .p_read32(grp_binary_conv3x3_tile_fu_5847_p_read32),
    .p_read33(grp_binary_conv3x3_tile_fu_5847_p_read33),
    .p_read34(grp_binary_conv3x3_tile_fu_5847_p_read34),
    .p_read35(grp_binary_conv3x3_tile_fu_5847_p_read35),
    .p_read36(grp_binary_conv3x3_tile_fu_5847_p_read36),
    .p_read37(grp_binary_conv3x3_tile_fu_5847_p_read37),
    .p_read38(grp_binary_conv3x3_tile_fu_5847_p_read38),
    .p_read39(grp_binary_conv3x3_tile_fu_5847_p_read39),
    .p_read40(grp_binary_conv3x3_tile_fu_5847_p_read40),
    .p_read41(grp_binary_conv3x3_tile_fu_5847_p_read41),
    .p_read42(grp_binary_conv3x3_tile_fu_5847_p_read42),
    .p_read43(grp_binary_conv3x3_tile_fu_5847_p_read43),
    .p_read44(grp_binary_conv3x3_tile_fu_5847_p_read44),
    .p_read45(grp_binary_conv3x3_tile_fu_5847_p_read45),
    .p_read46(grp_binary_conv3x3_tile_fu_5847_p_read46),
    .p_read47(grp_binary_conv3x3_tile_fu_5847_p_read47),
    .p_read48(grp_binary_conv3x3_tile_fu_5847_p_read48),
    .p_read49(grp_binary_conv3x3_tile_fu_5847_p_read49),
    .p_read50(grp_binary_conv3x3_tile_fu_5847_p_read50),
    .p_read51(grp_binary_conv3x3_tile_fu_5847_p_read51),
    .p_read52(grp_binary_conv3x3_tile_fu_5847_p_read52),
    .p_read53(grp_binary_conv3x3_tile_fu_5847_p_read53),
    .p_read54(grp_binary_conv3x3_tile_fu_5847_p_read54),
    .p_read55(grp_binary_conv3x3_tile_fu_5847_p_read55),
    .p_read56(grp_binary_conv3x3_tile_fu_5847_p_read56),
    .p_read57(grp_binary_conv3x3_tile_fu_5847_p_read57),
    .p_read58(grp_binary_conv3x3_tile_fu_5847_p_read58),
    .p_read59(grp_binary_conv3x3_tile_fu_5847_p_read59),
    .p_read60(grp_binary_conv3x3_tile_fu_5847_p_read60),
    .p_read61(grp_binary_conv3x3_tile_fu_5847_p_read61),
    .p_read62(grp_binary_conv3x3_tile_fu_5847_p_read62),
    .p_read63(grp_binary_conv3x3_tile_fu_5847_p_read63),
    .threshold_V_offset(grp_binary_conv3x3_tile_fu_5847_threshold_V_offset),
    .switch_on(grp_binary_conv3x3_tile_fu_5847_switch_on),
    .c_in(grp_binary_conv3x3_tile_fu_5847_c_in),
    .in_channels(grp_binary_conv3x3_tile_fu_5847_in_channels),
    .H_fmap_out(grp_binary_conv3x3_tile_fu_5847_H_fmap_out)
);

quant_and_pack grp_quant_and_pack_fu_7788(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_quant_and_pack_fu_7788_ap_start),
    .ap_done(grp_quant_and_pack_fu_7788_ap_done),
    .ap_idle(grp_quant_and_pack_fu_7788_ap_idle),
    .ap_ready(grp_quant_and_pack_fu_7788_ap_ready),
    .prior_outputs_0_0_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_0_0_V_address0),
    .prior_outputs_0_0_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_0_0_V_ce0),
    .prior_outputs_0_0_V_q0(out_buf_0_0_0_V_q0),
    .prior_outputs_0_1_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_0_1_V_address0),
    .prior_outputs_0_1_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_0_1_V_ce0),
    .prior_outputs_0_1_V_q0(out_buf_0_0_1_V_q0),
    .prior_outputs_0_2_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_0_2_V_address0),
    .prior_outputs_0_2_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_0_2_V_ce0),
    .prior_outputs_0_2_V_q0(out_buf_0_0_2_V_q0),
    .prior_outputs_0_3_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_0_3_V_address0),
    .prior_outputs_0_3_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_0_3_V_ce0),
    .prior_outputs_0_3_V_q0(out_buf_0_0_3_V_q0),
    .prior_outputs_0_4_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_0_4_V_address0),
    .prior_outputs_0_4_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_0_4_V_ce0),
    .prior_outputs_0_4_V_q0(out_buf_0_0_4_V_q0),
    .prior_outputs_0_5_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_0_5_V_address0),
    .prior_outputs_0_5_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_0_5_V_ce0),
    .prior_outputs_0_5_V_q0(out_buf_0_0_5_V_q0),
    .prior_outputs_0_6_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_0_6_V_address0),
    .prior_outputs_0_6_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_0_6_V_ce0),
    .prior_outputs_0_6_V_q0(out_buf_0_0_6_V_q0),
    .prior_outputs_0_7_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_0_7_V_address0),
    .prior_outputs_0_7_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_0_7_V_ce0),
    .prior_outputs_0_7_V_q0(out_buf_0_0_7_V_q0),
    .prior_outputs_0_8_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_0_8_V_address0),
    .prior_outputs_0_8_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_0_8_V_ce0),
    .prior_outputs_0_8_V_q0(out_buf_0_0_8_V_q0),
    .prior_outputs_0_9_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_0_9_V_address0),
    .prior_outputs_0_9_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_0_9_V_ce0),
    .prior_outputs_0_9_V_q0(out_buf_0_0_9_V_q0),
    .prior_outputs_0_10_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_0_10_V_address0),
    .prior_outputs_0_10_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_0_10_V_ce0),
    .prior_outputs_0_10_V_q0(out_buf_0_0_10_V_q0),
    .prior_outputs_0_11_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_0_11_V_address0),
    .prior_outputs_0_11_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_0_11_V_ce0),
    .prior_outputs_0_11_V_q0(out_buf_0_0_11_V_q0),
    .prior_outputs_0_12_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_0_12_V_address0),
    .prior_outputs_0_12_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_0_12_V_ce0),
    .prior_outputs_0_12_V_q0(out_buf_0_0_12_V_q0),
    .prior_outputs_0_13_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_0_13_V_address0),
    .prior_outputs_0_13_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_0_13_V_ce0),
    .prior_outputs_0_13_V_q0(out_buf_0_0_13_V_q0),
    .prior_outputs_0_14_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_0_14_V_address0),
    .prior_outputs_0_14_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_0_14_V_ce0),
    .prior_outputs_0_14_V_q0(out_buf_0_0_14_V_q0),
    .prior_outputs_0_15_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_0_15_V_address0),
    .prior_outputs_0_15_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_0_15_V_ce0),
    .prior_outputs_0_15_V_q0(out_buf_0_0_15_V_q0),
    .prior_outputs_1_0_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_1_0_V_address0),
    .prior_outputs_1_0_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_1_0_V_ce0),
    .prior_outputs_1_0_V_q0(out_buf_0_1_0_V_q0),
    .prior_outputs_1_1_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_1_1_V_address0),
    .prior_outputs_1_1_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_1_1_V_ce0),
    .prior_outputs_1_1_V_q0(out_buf_0_1_1_V_q0),
    .prior_outputs_1_2_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_1_2_V_address0),
    .prior_outputs_1_2_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_1_2_V_ce0),
    .prior_outputs_1_2_V_q0(out_buf_0_1_2_V_q0),
    .prior_outputs_1_3_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_1_3_V_address0),
    .prior_outputs_1_3_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_1_3_V_ce0),
    .prior_outputs_1_3_V_q0(out_buf_0_1_3_V_q0),
    .prior_outputs_1_4_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_1_4_V_address0),
    .prior_outputs_1_4_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_1_4_V_ce0),
    .prior_outputs_1_4_V_q0(out_buf_0_1_4_V_q0),
    .prior_outputs_1_5_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_1_5_V_address0),
    .prior_outputs_1_5_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_1_5_V_ce0),
    .prior_outputs_1_5_V_q0(out_buf_0_1_5_V_q0),
    .prior_outputs_1_6_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_1_6_V_address0),
    .prior_outputs_1_6_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_1_6_V_ce0),
    .prior_outputs_1_6_V_q0(out_buf_0_1_6_V_q0),
    .prior_outputs_1_7_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_1_7_V_address0),
    .prior_outputs_1_7_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_1_7_V_ce0),
    .prior_outputs_1_7_V_q0(out_buf_0_1_7_V_q0),
    .prior_outputs_1_8_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_1_8_V_address0),
    .prior_outputs_1_8_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_1_8_V_ce0),
    .prior_outputs_1_8_V_q0(out_buf_0_1_8_V_q0),
    .prior_outputs_1_9_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_1_9_V_address0),
    .prior_outputs_1_9_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_1_9_V_ce0),
    .prior_outputs_1_9_V_q0(out_buf_0_1_9_V_q0),
    .prior_outputs_1_10_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_1_10_V_address0),
    .prior_outputs_1_10_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_1_10_V_ce0),
    .prior_outputs_1_10_V_q0(out_buf_0_1_10_V_q0),
    .prior_outputs_1_11_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_1_11_V_address0),
    .prior_outputs_1_11_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_1_11_V_ce0),
    .prior_outputs_1_11_V_q0(out_buf_0_1_11_V_q0),
    .prior_outputs_1_12_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_1_12_V_address0),
    .prior_outputs_1_12_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_1_12_V_ce0),
    .prior_outputs_1_12_V_q0(out_buf_0_1_12_V_q0),
    .prior_outputs_1_13_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_1_13_V_address0),
    .prior_outputs_1_13_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_1_13_V_ce0),
    .prior_outputs_1_13_V_q0(out_buf_0_1_13_V_q0),
    .prior_outputs_1_14_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_1_14_V_address0),
    .prior_outputs_1_14_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_1_14_V_ce0),
    .prior_outputs_1_14_V_q0(out_buf_0_1_14_V_q0),
    .prior_outputs_1_15_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_1_15_V_address0),
    .prior_outputs_1_15_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_1_15_V_ce0),
    .prior_outputs_1_15_V_q0(out_buf_0_1_15_V_q0),
    .prior_outputs_2_0_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_2_0_V_address0),
    .prior_outputs_2_0_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_2_0_V_ce0),
    .prior_outputs_2_0_V_q0(out_buf_0_2_0_V_q0),
    .prior_outputs_2_1_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_2_1_V_address0),
    .prior_outputs_2_1_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_2_1_V_ce0),
    .prior_outputs_2_1_V_q0(out_buf_0_2_1_V_q0),
    .prior_outputs_2_2_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_2_2_V_address0),
    .prior_outputs_2_2_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_2_2_V_ce0),
    .prior_outputs_2_2_V_q0(out_buf_0_2_2_V_q0),
    .prior_outputs_2_3_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_2_3_V_address0),
    .prior_outputs_2_3_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_2_3_V_ce0),
    .prior_outputs_2_3_V_q0(out_buf_0_2_3_V_q0),
    .prior_outputs_2_4_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_2_4_V_address0),
    .prior_outputs_2_4_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_2_4_V_ce0),
    .prior_outputs_2_4_V_q0(out_buf_0_2_4_V_q0),
    .prior_outputs_2_5_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_2_5_V_address0),
    .prior_outputs_2_5_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_2_5_V_ce0),
    .prior_outputs_2_5_V_q0(out_buf_0_2_5_V_q0),
    .prior_outputs_2_6_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_2_6_V_address0),
    .prior_outputs_2_6_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_2_6_V_ce0),
    .prior_outputs_2_6_V_q0(out_buf_0_2_6_V_q0),
    .prior_outputs_2_7_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_2_7_V_address0),
    .prior_outputs_2_7_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_2_7_V_ce0),
    .prior_outputs_2_7_V_q0(out_buf_0_2_7_V_q0),
    .prior_outputs_2_8_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_2_8_V_address0),
    .prior_outputs_2_8_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_2_8_V_ce0),
    .prior_outputs_2_8_V_q0(out_buf_0_2_8_V_q0),
    .prior_outputs_2_9_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_2_9_V_address0),
    .prior_outputs_2_9_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_2_9_V_ce0),
    .prior_outputs_2_9_V_q0(out_buf_0_2_9_V_q0),
    .prior_outputs_2_10_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_2_10_V_address0),
    .prior_outputs_2_10_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_2_10_V_ce0),
    .prior_outputs_2_10_V_q0(out_buf_0_2_10_V_q0),
    .prior_outputs_2_11_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_2_11_V_address0),
    .prior_outputs_2_11_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_2_11_V_ce0),
    .prior_outputs_2_11_V_q0(out_buf_0_2_11_V_q0),
    .prior_outputs_2_12_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_2_12_V_address0),
    .prior_outputs_2_12_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_2_12_V_ce0),
    .prior_outputs_2_12_V_q0(out_buf_0_2_12_V_q0),
    .prior_outputs_2_13_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_2_13_V_address0),
    .prior_outputs_2_13_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_2_13_V_ce0),
    .prior_outputs_2_13_V_q0(out_buf_0_2_13_V_q0),
    .prior_outputs_2_14_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_2_14_V_address0),
    .prior_outputs_2_14_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_2_14_V_ce0),
    .prior_outputs_2_14_V_q0(out_buf_0_2_14_V_q0),
    .prior_outputs_2_15_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_2_15_V_address0),
    .prior_outputs_2_15_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_2_15_V_ce0),
    .prior_outputs_2_15_V_q0(out_buf_0_2_15_V_q0),
    .prior_outputs_3_0_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_3_0_V_address0),
    .prior_outputs_3_0_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_3_0_V_ce0),
    .prior_outputs_3_0_V_q0(out_buf_0_3_0_V_q0),
    .prior_outputs_3_1_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_3_1_V_address0),
    .prior_outputs_3_1_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_3_1_V_ce0),
    .prior_outputs_3_1_V_q0(out_buf_0_3_1_V_q0),
    .prior_outputs_3_2_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_3_2_V_address0),
    .prior_outputs_3_2_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_3_2_V_ce0),
    .prior_outputs_3_2_V_q0(out_buf_0_3_2_V_q0),
    .prior_outputs_3_3_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_3_3_V_address0),
    .prior_outputs_3_3_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_3_3_V_ce0),
    .prior_outputs_3_3_V_q0(out_buf_0_3_3_V_q0),
    .prior_outputs_3_4_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_3_4_V_address0),
    .prior_outputs_3_4_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_3_4_V_ce0),
    .prior_outputs_3_4_V_q0(out_buf_0_3_4_V_q0),
    .prior_outputs_3_5_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_3_5_V_address0),
    .prior_outputs_3_5_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_3_5_V_ce0),
    .prior_outputs_3_5_V_q0(out_buf_0_3_5_V_q0),
    .prior_outputs_3_6_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_3_6_V_address0),
    .prior_outputs_3_6_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_3_6_V_ce0),
    .prior_outputs_3_6_V_q0(out_buf_0_3_6_V_q0),
    .prior_outputs_3_7_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_3_7_V_address0),
    .prior_outputs_3_7_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_3_7_V_ce0),
    .prior_outputs_3_7_V_q0(out_buf_0_3_7_V_q0),
    .prior_outputs_3_8_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_3_8_V_address0),
    .prior_outputs_3_8_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_3_8_V_ce0),
    .prior_outputs_3_8_V_q0(out_buf_0_3_8_V_q0),
    .prior_outputs_3_9_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_3_9_V_address0),
    .prior_outputs_3_9_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_3_9_V_ce0),
    .prior_outputs_3_9_V_q0(out_buf_0_3_9_V_q0),
    .prior_outputs_3_10_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_3_10_V_address0),
    .prior_outputs_3_10_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_3_10_V_ce0),
    .prior_outputs_3_10_V_q0(out_buf_0_3_10_V_q0),
    .prior_outputs_3_11_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_3_11_V_address0),
    .prior_outputs_3_11_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_3_11_V_ce0),
    .prior_outputs_3_11_V_q0(out_buf_0_3_11_V_q0),
    .prior_outputs_3_12_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_3_12_V_address0),
    .prior_outputs_3_12_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_3_12_V_ce0),
    .prior_outputs_3_12_V_q0(out_buf_0_3_12_V_q0),
    .prior_outputs_3_13_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_3_13_V_address0),
    .prior_outputs_3_13_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_3_13_V_ce0),
    .prior_outputs_3_13_V_q0(out_buf_0_3_13_V_q0),
    .prior_outputs_3_14_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_3_14_V_address0),
    .prior_outputs_3_14_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_3_14_V_ce0),
    .prior_outputs_3_14_V_q0(out_buf_0_3_14_V_q0),
    .prior_outputs_3_15_V_address0(grp_quant_and_pack_fu_7788_prior_outputs_3_15_V_address0),
    .prior_outputs_3_15_V_ce0(grp_quant_and_pack_fu_7788_prior_outputs_3_15_V_ce0),
    .prior_outputs_3_15_V_q0(out_buf_0_3_15_V_q0),
    .msb_buffer_0_V_address0(grp_quant_and_pack_fu_7788_msb_buffer_0_V_address0),
    .msb_buffer_0_V_ce0(grp_quant_and_pack_fu_7788_msb_buffer_0_V_ce0),
    .msb_buffer_0_V_q0(msb_fmap_0_V_q0),
    .msb_buffer_0_V_address1(grp_quant_and_pack_fu_7788_msb_buffer_0_V_address1),
    .msb_buffer_0_V_ce1(grp_quant_and_pack_fu_7788_msb_buffer_0_V_ce1),
    .msb_buffer_0_V_we1(grp_quant_and_pack_fu_7788_msb_buffer_0_V_we1),
    .msb_buffer_0_V_d1(grp_quant_and_pack_fu_7788_msb_buffer_0_V_d1),
    .msb_buffer_1_V_address0(grp_quant_and_pack_fu_7788_msb_buffer_1_V_address0),
    .msb_buffer_1_V_ce0(grp_quant_and_pack_fu_7788_msb_buffer_1_V_ce0),
    .msb_buffer_1_V_q0(msb_fmap_1_V_q0),
    .msb_buffer_1_V_address1(grp_quant_and_pack_fu_7788_msb_buffer_1_V_address1),
    .msb_buffer_1_V_ce1(grp_quant_and_pack_fu_7788_msb_buffer_1_V_ce1),
    .msb_buffer_1_V_we1(grp_quant_and_pack_fu_7788_msb_buffer_1_V_we1),
    .msb_buffer_1_V_d1(grp_quant_and_pack_fu_7788_msb_buffer_1_V_d1),
    .H_fmap(grp_quant_and_pack_fu_7788_H_fmap),
    .in_channels(grp_quant_and_pack_fu_7788_in_channels)
);

bn_relu_shortcut grp_bn_relu_shortcut_fu_7997(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_bn_relu_shortcut_fu_7997_ap_start),
    .ap_done(grp_bn_relu_shortcut_fu_7997_ap_done),
    .ap_idle(grp_bn_relu_shortcut_fu_7997_ap_idle),
    .ap_ready(grp_bn_relu_shortcut_fu_7997_ap_ready),
    .residual_0_0_V_address0(grp_bn_relu_shortcut_fu_7997_residual_0_0_V_address0),
    .residual_0_0_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_0_0_V_ce0),
    .residual_0_0_V_q0(out_buf_0_0_0_V_q0),
    .residual_0_0_V_address1(grp_bn_relu_shortcut_fu_7997_residual_0_0_V_address1),
    .residual_0_0_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_0_0_V_ce1),
    .residual_0_0_V_we1(grp_bn_relu_shortcut_fu_7997_residual_0_0_V_we1),
    .residual_0_0_V_d1(grp_bn_relu_shortcut_fu_7997_residual_0_0_V_d1),
    .residual_0_1_V_address0(grp_bn_relu_shortcut_fu_7997_residual_0_1_V_address0),
    .residual_0_1_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_0_1_V_ce0),
    .residual_0_1_V_q0(out_buf_0_0_1_V_q0),
    .residual_0_1_V_address1(grp_bn_relu_shortcut_fu_7997_residual_0_1_V_address1),
    .residual_0_1_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_0_1_V_ce1),
    .residual_0_1_V_we1(grp_bn_relu_shortcut_fu_7997_residual_0_1_V_we1),
    .residual_0_1_V_d1(grp_bn_relu_shortcut_fu_7997_residual_0_1_V_d1),
    .residual_0_2_V_address0(grp_bn_relu_shortcut_fu_7997_residual_0_2_V_address0),
    .residual_0_2_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_0_2_V_ce0),
    .residual_0_2_V_q0(out_buf_0_0_2_V_q0),
    .residual_0_2_V_address1(grp_bn_relu_shortcut_fu_7997_residual_0_2_V_address1),
    .residual_0_2_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_0_2_V_ce1),
    .residual_0_2_V_we1(grp_bn_relu_shortcut_fu_7997_residual_0_2_V_we1),
    .residual_0_2_V_d1(grp_bn_relu_shortcut_fu_7997_residual_0_2_V_d1),
    .residual_0_3_V_address0(grp_bn_relu_shortcut_fu_7997_residual_0_3_V_address0),
    .residual_0_3_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_0_3_V_ce0),
    .residual_0_3_V_q0(out_buf_0_0_3_V_q0),
    .residual_0_3_V_address1(grp_bn_relu_shortcut_fu_7997_residual_0_3_V_address1),
    .residual_0_3_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_0_3_V_ce1),
    .residual_0_3_V_we1(grp_bn_relu_shortcut_fu_7997_residual_0_3_V_we1),
    .residual_0_3_V_d1(grp_bn_relu_shortcut_fu_7997_residual_0_3_V_d1),
    .residual_0_4_V_address0(grp_bn_relu_shortcut_fu_7997_residual_0_4_V_address0),
    .residual_0_4_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_0_4_V_ce0),
    .residual_0_4_V_q0(out_buf_0_0_4_V_q0),
    .residual_0_4_V_address1(grp_bn_relu_shortcut_fu_7997_residual_0_4_V_address1),
    .residual_0_4_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_0_4_V_ce1),
    .residual_0_4_V_we1(grp_bn_relu_shortcut_fu_7997_residual_0_4_V_we1),
    .residual_0_4_V_d1(grp_bn_relu_shortcut_fu_7997_residual_0_4_V_d1),
    .residual_0_5_V_address0(grp_bn_relu_shortcut_fu_7997_residual_0_5_V_address0),
    .residual_0_5_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_0_5_V_ce0),
    .residual_0_5_V_q0(out_buf_0_0_5_V_q0),
    .residual_0_5_V_address1(grp_bn_relu_shortcut_fu_7997_residual_0_5_V_address1),
    .residual_0_5_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_0_5_V_ce1),
    .residual_0_5_V_we1(grp_bn_relu_shortcut_fu_7997_residual_0_5_V_we1),
    .residual_0_5_V_d1(grp_bn_relu_shortcut_fu_7997_residual_0_5_V_d1),
    .residual_0_6_V_address0(grp_bn_relu_shortcut_fu_7997_residual_0_6_V_address0),
    .residual_0_6_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_0_6_V_ce0),
    .residual_0_6_V_q0(out_buf_0_0_6_V_q0),
    .residual_0_6_V_address1(grp_bn_relu_shortcut_fu_7997_residual_0_6_V_address1),
    .residual_0_6_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_0_6_V_ce1),
    .residual_0_6_V_we1(grp_bn_relu_shortcut_fu_7997_residual_0_6_V_we1),
    .residual_0_6_V_d1(grp_bn_relu_shortcut_fu_7997_residual_0_6_V_d1),
    .residual_0_7_V_address0(grp_bn_relu_shortcut_fu_7997_residual_0_7_V_address0),
    .residual_0_7_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_0_7_V_ce0),
    .residual_0_7_V_q0(out_buf_0_0_7_V_q0),
    .residual_0_7_V_address1(grp_bn_relu_shortcut_fu_7997_residual_0_7_V_address1),
    .residual_0_7_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_0_7_V_ce1),
    .residual_0_7_V_we1(grp_bn_relu_shortcut_fu_7997_residual_0_7_V_we1),
    .residual_0_7_V_d1(grp_bn_relu_shortcut_fu_7997_residual_0_7_V_d1),
    .residual_0_8_V_address0(grp_bn_relu_shortcut_fu_7997_residual_0_8_V_address0),
    .residual_0_8_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_0_8_V_ce0),
    .residual_0_8_V_q0(out_buf_0_0_8_V_q0),
    .residual_0_8_V_address1(grp_bn_relu_shortcut_fu_7997_residual_0_8_V_address1),
    .residual_0_8_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_0_8_V_ce1),
    .residual_0_8_V_we1(grp_bn_relu_shortcut_fu_7997_residual_0_8_V_we1),
    .residual_0_8_V_d1(grp_bn_relu_shortcut_fu_7997_residual_0_8_V_d1),
    .residual_0_9_V_address0(grp_bn_relu_shortcut_fu_7997_residual_0_9_V_address0),
    .residual_0_9_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_0_9_V_ce0),
    .residual_0_9_V_q0(out_buf_0_0_9_V_q0),
    .residual_0_9_V_address1(grp_bn_relu_shortcut_fu_7997_residual_0_9_V_address1),
    .residual_0_9_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_0_9_V_ce1),
    .residual_0_9_V_we1(grp_bn_relu_shortcut_fu_7997_residual_0_9_V_we1),
    .residual_0_9_V_d1(grp_bn_relu_shortcut_fu_7997_residual_0_9_V_d1),
    .residual_0_10_V_address0(grp_bn_relu_shortcut_fu_7997_residual_0_10_V_address0),
    .residual_0_10_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_0_10_V_ce0),
    .residual_0_10_V_q0(out_buf_0_0_10_V_q0),
    .residual_0_10_V_address1(grp_bn_relu_shortcut_fu_7997_residual_0_10_V_address1),
    .residual_0_10_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_0_10_V_ce1),
    .residual_0_10_V_we1(grp_bn_relu_shortcut_fu_7997_residual_0_10_V_we1),
    .residual_0_10_V_d1(grp_bn_relu_shortcut_fu_7997_residual_0_10_V_d1),
    .residual_0_11_V_address0(grp_bn_relu_shortcut_fu_7997_residual_0_11_V_address0),
    .residual_0_11_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_0_11_V_ce0),
    .residual_0_11_V_q0(out_buf_0_0_11_V_q0),
    .residual_0_11_V_address1(grp_bn_relu_shortcut_fu_7997_residual_0_11_V_address1),
    .residual_0_11_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_0_11_V_ce1),
    .residual_0_11_V_we1(grp_bn_relu_shortcut_fu_7997_residual_0_11_V_we1),
    .residual_0_11_V_d1(grp_bn_relu_shortcut_fu_7997_residual_0_11_V_d1),
    .residual_0_12_V_address0(grp_bn_relu_shortcut_fu_7997_residual_0_12_V_address0),
    .residual_0_12_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_0_12_V_ce0),
    .residual_0_12_V_q0(out_buf_0_0_12_V_q0),
    .residual_0_12_V_address1(grp_bn_relu_shortcut_fu_7997_residual_0_12_V_address1),
    .residual_0_12_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_0_12_V_ce1),
    .residual_0_12_V_we1(grp_bn_relu_shortcut_fu_7997_residual_0_12_V_we1),
    .residual_0_12_V_d1(grp_bn_relu_shortcut_fu_7997_residual_0_12_V_d1),
    .residual_0_13_V_address0(grp_bn_relu_shortcut_fu_7997_residual_0_13_V_address0),
    .residual_0_13_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_0_13_V_ce0),
    .residual_0_13_V_q0(out_buf_0_0_13_V_q0),
    .residual_0_13_V_address1(grp_bn_relu_shortcut_fu_7997_residual_0_13_V_address1),
    .residual_0_13_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_0_13_V_ce1),
    .residual_0_13_V_we1(grp_bn_relu_shortcut_fu_7997_residual_0_13_V_we1),
    .residual_0_13_V_d1(grp_bn_relu_shortcut_fu_7997_residual_0_13_V_d1),
    .residual_0_14_V_address0(grp_bn_relu_shortcut_fu_7997_residual_0_14_V_address0),
    .residual_0_14_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_0_14_V_ce0),
    .residual_0_14_V_q0(out_buf_0_0_14_V_q0),
    .residual_0_14_V_address1(grp_bn_relu_shortcut_fu_7997_residual_0_14_V_address1),
    .residual_0_14_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_0_14_V_ce1),
    .residual_0_14_V_we1(grp_bn_relu_shortcut_fu_7997_residual_0_14_V_we1),
    .residual_0_14_V_d1(grp_bn_relu_shortcut_fu_7997_residual_0_14_V_d1),
    .residual_0_15_V_address0(grp_bn_relu_shortcut_fu_7997_residual_0_15_V_address0),
    .residual_0_15_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_0_15_V_ce0),
    .residual_0_15_V_q0(out_buf_0_0_15_V_q0),
    .residual_0_15_V_address1(grp_bn_relu_shortcut_fu_7997_residual_0_15_V_address1),
    .residual_0_15_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_0_15_V_ce1),
    .residual_0_15_V_we1(grp_bn_relu_shortcut_fu_7997_residual_0_15_V_we1),
    .residual_0_15_V_d1(grp_bn_relu_shortcut_fu_7997_residual_0_15_V_d1),
    .residual_1_0_V_address0(grp_bn_relu_shortcut_fu_7997_residual_1_0_V_address0),
    .residual_1_0_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_1_0_V_ce0),
    .residual_1_0_V_q0(out_buf_0_1_0_V_q0),
    .residual_1_0_V_address1(grp_bn_relu_shortcut_fu_7997_residual_1_0_V_address1),
    .residual_1_0_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_1_0_V_ce1),
    .residual_1_0_V_we1(grp_bn_relu_shortcut_fu_7997_residual_1_0_V_we1),
    .residual_1_0_V_d1(grp_bn_relu_shortcut_fu_7997_residual_1_0_V_d1),
    .residual_1_1_V_address0(grp_bn_relu_shortcut_fu_7997_residual_1_1_V_address0),
    .residual_1_1_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_1_1_V_ce0),
    .residual_1_1_V_q0(out_buf_0_1_1_V_q0),
    .residual_1_1_V_address1(grp_bn_relu_shortcut_fu_7997_residual_1_1_V_address1),
    .residual_1_1_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_1_1_V_ce1),
    .residual_1_1_V_we1(grp_bn_relu_shortcut_fu_7997_residual_1_1_V_we1),
    .residual_1_1_V_d1(grp_bn_relu_shortcut_fu_7997_residual_1_1_V_d1),
    .residual_1_2_V_address0(grp_bn_relu_shortcut_fu_7997_residual_1_2_V_address0),
    .residual_1_2_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_1_2_V_ce0),
    .residual_1_2_V_q0(out_buf_0_1_2_V_q0),
    .residual_1_2_V_address1(grp_bn_relu_shortcut_fu_7997_residual_1_2_V_address1),
    .residual_1_2_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_1_2_V_ce1),
    .residual_1_2_V_we1(grp_bn_relu_shortcut_fu_7997_residual_1_2_V_we1),
    .residual_1_2_V_d1(grp_bn_relu_shortcut_fu_7997_residual_1_2_V_d1),
    .residual_1_3_V_address0(grp_bn_relu_shortcut_fu_7997_residual_1_3_V_address0),
    .residual_1_3_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_1_3_V_ce0),
    .residual_1_3_V_q0(out_buf_0_1_3_V_q0),
    .residual_1_3_V_address1(grp_bn_relu_shortcut_fu_7997_residual_1_3_V_address1),
    .residual_1_3_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_1_3_V_ce1),
    .residual_1_3_V_we1(grp_bn_relu_shortcut_fu_7997_residual_1_3_V_we1),
    .residual_1_3_V_d1(grp_bn_relu_shortcut_fu_7997_residual_1_3_V_d1),
    .residual_1_4_V_address0(grp_bn_relu_shortcut_fu_7997_residual_1_4_V_address0),
    .residual_1_4_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_1_4_V_ce0),
    .residual_1_4_V_q0(out_buf_0_1_4_V_q0),
    .residual_1_4_V_address1(grp_bn_relu_shortcut_fu_7997_residual_1_4_V_address1),
    .residual_1_4_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_1_4_V_ce1),
    .residual_1_4_V_we1(grp_bn_relu_shortcut_fu_7997_residual_1_4_V_we1),
    .residual_1_4_V_d1(grp_bn_relu_shortcut_fu_7997_residual_1_4_V_d1),
    .residual_1_5_V_address0(grp_bn_relu_shortcut_fu_7997_residual_1_5_V_address0),
    .residual_1_5_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_1_5_V_ce0),
    .residual_1_5_V_q0(out_buf_0_1_5_V_q0),
    .residual_1_5_V_address1(grp_bn_relu_shortcut_fu_7997_residual_1_5_V_address1),
    .residual_1_5_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_1_5_V_ce1),
    .residual_1_5_V_we1(grp_bn_relu_shortcut_fu_7997_residual_1_5_V_we1),
    .residual_1_5_V_d1(grp_bn_relu_shortcut_fu_7997_residual_1_5_V_d1),
    .residual_1_6_V_address0(grp_bn_relu_shortcut_fu_7997_residual_1_6_V_address0),
    .residual_1_6_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_1_6_V_ce0),
    .residual_1_6_V_q0(out_buf_0_1_6_V_q0),
    .residual_1_6_V_address1(grp_bn_relu_shortcut_fu_7997_residual_1_6_V_address1),
    .residual_1_6_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_1_6_V_ce1),
    .residual_1_6_V_we1(grp_bn_relu_shortcut_fu_7997_residual_1_6_V_we1),
    .residual_1_6_V_d1(grp_bn_relu_shortcut_fu_7997_residual_1_6_V_d1),
    .residual_1_7_V_address0(grp_bn_relu_shortcut_fu_7997_residual_1_7_V_address0),
    .residual_1_7_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_1_7_V_ce0),
    .residual_1_7_V_q0(out_buf_0_1_7_V_q0),
    .residual_1_7_V_address1(grp_bn_relu_shortcut_fu_7997_residual_1_7_V_address1),
    .residual_1_7_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_1_7_V_ce1),
    .residual_1_7_V_we1(grp_bn_relu_shortcut_fu_7997_residual_1_7_V_we1),
    .residual_1_7_V_d1(grp_bn_relu_shortcut_fu_7997_residual_1_7_V_d1),
    .residual_1_8_V_address0(grp_bn_relu_shortcut_fu_7997_residual_1_8_V_address0),
    .residual_1_8_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_1_8_V_ce0),
    .residual_1_8_V_q0(out_buf_0_1_8_V_q0),
    .residual_1_8_V_address1(grp_bn_relu_shortcut_fu_7997_residual_1_8_V_address1),
    .residual_1_8_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_1_8_V_ce1),
    .residual_1_8_V_we1(grp_bn_relu_shortcut_fu_7997_residual_1_8_V_we1),
    .residual_1_8_V_d1(grp_bn_relu_shortcut_fu_7997_residual_1_8_V_d1),
    .residual_1_9_V_address0(grp_bn_relu_shortcut_fu_7997_residual_1_9_V_address0),
    .residual_1_9_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_1_9_V_ce0),
    .residual_1_9_V_q0(out_buf_0_1_9_V_q0),
    .residual_1_9_V_address1(grp_bn_relu_shortcut_fu_7997_residual_1_9_V_address1),
    .residual_1_9_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_1_9_V_ce1),
    .residual_1_9_V_we1(grp_bn_relu_shortcut_fu_7997_residual_1_9_V_we1),
    .residual_1_9_V_d1(grp_bn_relu_shortcut_fu_7997_residual_1_9_V_d1),
    .residual_1_10_V_address0(grp_bn_relu_shortcut_fu_7997_residual_1_10_V_address0),
    .residual_1_10_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_1_10_V_ce0),
    .residual_1_10_V_q0(out_buf_0_1_10_V_q0),
    .residual_1_10_V_address1(grp_bn_relu_shortcut_fu_7997_residual_1_10_V_address1),
    .residual_1_10_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_1_10_V_ce1),
    .residual_1_10_V_we1(grp_bn_relu_shortcut_fu_7997_residual_1_10_V_we1),
    .residual_1_10_V_d1(grp_bn_relu_shortcut_fu_7997_residual_1_10_V_d1),
    .residual_1_11_V_address0(grp_bn_relu_shortcut_fu_7997_residual_1_11_V_address0),
    .residual_1_11_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_1_11_V_ce0),
    .residual_1_11_V_q0(out_buf_0_1_11_V_q0),
    .residual_1_11_V_address1(grp_bn_relu_shortcut_fu_7997_residual_1_11_V_address1),
    .residual_1_11_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_1_11_V_ce1),
    .residual_1_11_V_we1(grp_bn_relu_shortcut_fu_7997_residual_1_11_V_we1),
    .residual_1_11_V_d1(grp_bn_relu_shortcut_fu_7997_residual_1_11_V_d1),
    .residual_1_12_V_address0(grp_bn_relu_shortcut_fu_7997_residual_1_12_V_address0),
    .residual_1_12_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_1_12_V_ce0),
    .residual_1_12_V_q0(out_buf_0_1_12_V_q0),
    .residual_1_12_V_address1(grp_bn_relu_shortcut_fu_7997_residual_1_12_V_address1),
    .residual_1_12_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_1_12_V_ce1),
    .residual_1_12_V_we1(grp_bn_relu_shortcut_fu_7997_residual_1_12_V_we1),
    .residual_1_12_V_d1(grp_bn_relu_shortcut_fu_7997_residual_1_12_V_d1),
    .residual_1_13_V_address0(grp_bn_relu_shortcut_fu_7997_residual_1_13_V_address0),
    .residual_1_13_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_1_13_V_ce0),
    .residual_1_13_V_q0(out_buf_0_1_13_V_q0),
    .residual_1_13_V_address1(grp_bn_relu_shortcut_fu_7997_residual_1_13_V_address1),
    .residual_1_13_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_1_13_V_ce1),
    .residual_1_13_V_we1(grp_bn_relu_shortcut_fu_7997_residual_1_13_V_we1),
    .residual_1_13_V_d1(grp_bn_relu_shortcut_fu_7997_residual_1_13_V_d1),
    .residual_1_14_V_address0(grp_bn_relu_shortcut_fu_7997_residual_1_14_V_address0),
    .residual_1_14_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_1_14_V_ce0),
    .residual_1_14_V_q0(out_buf_0_1_14_V_q0),
    .residual_1_14_V_address1(grp_bn_relu_shortcut_fu_7997_residual_1_14_V_address1),
    .residual_1_14_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_1_14_V_ce1),
    .residual_1_14_V_we1(grp_bn_relu_shortcut_fu_7997_residual_1_14_V_we1),
    .residual_1_14_V_d1(grp_bn_relu_shortcut_fu_7997_residual_1_14_V_d1),
    .residual_1_15_V_address0(grp_bn_relu_shortcut_fu_7997_residual_1_15_V_address0),
    .residual_1_15_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_1_15_V_ce0),
    .residual_1_15_V_q0(out_buf_0_1_15_V_q0),
    .residual_1_15_V_address1(grp_bn_relu_shortcut_fu_7997_residual_1_15_V_address1),
    .residual_1_15_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_1_15_V_ce1),
    .residual_1_15_V_we1(grp_bn_relu_shortcut_fu_7997_residual_1_15_V_we1),
    .residual_1_15_V_d1(grp_bn_relu_shortcut_fu_7997_residual_1_15_V_d1),
    .residual_2_0_V_address0(grp_bn_relu_shortcut_fu_7997_residual_2_0_V_address0),
    .residual_2_0_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_2_0_V_ce0),
    .residual_2_0_V_q0(out_buf_0_2_0_V_q0),
    .residual_2_0_V_address1(grp_bn_relu_shortcut_fu_7997_residual_2_0_V_address1),
    .residual_2_0_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_2_0_V_ce1),
    .residual_2_0_V_we1(grp_bn_relu_shortcut_fu_7997_residual_2_0_V_we1),
    .residual_2_0_V_d1(grp_bn_relu_shortcut_fu_7997_residual_2_0_V_d1),
    .residual_2_1_V_address0(grp_bn_relu_shortcut_fu_7997_residual_2_1_V_address0),
    .residual_2_1_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_2_1_V_ce0),
    .residual_2_1_V_q0(out_buf_0_2_1_V_q0),
    .residual_2_1_V_address1(grp_bn_relu_shortcut_fu_7997_residual_2_1_V_address1),
    .residual_2_1_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_2_1_V_ce1),
    .residual_2_1_V_we1(grp_bn_relu_shortcut_fu_7997_residual_2_1_V_we1),
    .residual_2_1_V_d1(grp_bn_relu_shortcut_fu_7997_residual_2_1_V_d1),
    .residual_2_2_V_address0(grp_bn_relu_shortcut_fu_7997_residual_2_2_V_address0),
    .residual_2_2_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_2_2_V_ce0),
    .residual_2_2_V_q0(out_buf_0_2_2_V_q0),
    .residual_2_2_V_address1(grp_bn_relu_shortcut_fu_7997_residual_2_2_V_address1),
    .residual_2_2_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_2_2_V_ce1),
    .residual_2_2_V_we1(grp_bn_relu_shortcut_fu_7997_residual_2_2_V_we1),
    .residual_2_2_V_d1(grp_bn_relu_shortcut_fu_7997_residual_2_2_V_d1),
    .residual_2_3_V_address0(grp_bn_relu_shortcut_fu_7997_residual_2_3_V_address0),
    .residual_2_3_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_2_3_V_ce0),
    .residual_2_3_V_q0(out_buf_0_2_3_V_q0),
    .residual_2_3_V_address1(grp_bn_relu_shortcut_fu_7997_residual_2_3_V_address1),
    .residual_2_3_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_2_3_V_ce1),
    .residual_2_3_V_we1(grp_bn_relu_shortcut_fu_7997_residual_2_3_V_we1),
    .residual_2_3_V_d1(grp_bn_relu_shortcut_fu_7997_residual_2_3_V_d1),
    .residual_2_4_V_address0(grp_bn_relu_shortcut_fu_7997_residual_2_4_V_address0),
    .residual_2_4_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_2_4_V_ce0),
    .residual_2_4_V_q0(out_buf_0_2_4_V_q0),
    .residual_2_4_V_address1(grp_bn_relu_shortcut_fu_7997_residual_2_4_V_address1),
    .residual_2_4_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_2_4_V_ce1),
    .residual_2_4_V_we1(grp_bn_relu_shortcut_fu_7997_residual_2_4_V_we1),
    .residual_2_4_V_d1(grp_bn_relu_shortcut_fu_7997_residual_2_4_V_d1),
    .residual_2_5_V_address0(grp_bn_relu_shortcut_fu_7997_residual_2_5_V_address0),
    .residual_2_5_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_2_5_V_ce0),
    .residual_2_5_V_q0(out_buf_0_2_5_V_q0),
    .residual_2_5_V_address1(grp_bn_relu_shortcut_fu_7997_residual_2_5_V_address1),
    .residual_2_5_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_2_5_V_ce1),
    .residual_2_5_V_we1(grp_bn_relu_shortcut_fu_7997_residual_2_5_V_we1),
    .residual_2_5_V_d1(grp_bn_relu_shortcut_fu_7997_residual_2_5_V_d1),
    .residual_2_6_V_address0(grp_bn_relu_shortcut_fu_7997_residual_2_6_V_address0),
    .residual_2_6_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_2_6_V_ce0),
    .residual_2_6_V_q0(out_buf_0_2_6_V_q0),
    .residual_2_6_V_address1(grp_bn_relu_shortcut_fu_7997_residual_2_6_V_address1),
    .residual_2_6_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_2_6_V_ce1),
    .residual_2_6_V_we1(grp_bn_relu_shortcut_fu_7997_residual_2_6_V_we1),
    .residual_2_6_V_d1(grp_bn_relu_shortcut_fu_7997_residual_2_6_V_d1),
    .residual_2_7_V_address0(grp_bn_relu_shortcut_fu_7997_residual_2_7_V_address0),
    .residual_2_7_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_2_7_V_ce0),
    .residual_2_7_V_q0(out_buf_0_2_7_V_q0),
    .residual_2_7_V_address1(grp_bn_relu_shortcut_fu_7997_residual_2_7_V_address1),
    .residual_2_7_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_2_7_V_ce1),
    .residual_2_7_V_we1(grp_bn_relu_shortcut_fu_7997_residual_2_7_V_we1),
    .residual_2_7_V_d1(grp_bn_relu_shortcut_fu_7997_residual_2_7_V_d1),
    .residual_2_8_V_address0(grp_bn_relu_shortcut_fu_7997_residual_2_8_V_address0),
    .residual_2_8_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_2_8_V_ce0),
    .residual_2_8_V_q0(out_buf_0_2_8_V_q0),
    .residual_2_8_V_address1(grp_bn_relu_shortcut_fu_7997_residual_2_8_V_address1),
    .residual_2_8_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_2_8_V_ce1),
    .residual_2_8_V_we1(grp_bn_relu_shortcut_fu_7997_residual_2_8_V_we1),
    .residual_2_8_V_d1(grp_bn_relu_shortcut_fu_7997_residual_2_8_V_d1),
    .residual_2_9_V_address0(grp_bn_relu_shortcut_fu_7997_residual_2_9_V_address0),
    .residual_2_9_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_2_9_V_ce0),
    .residual_2_9_V_q0(out_buf_0_2_9_V_q0),
    .residual_2_9_V_address1(grp_bn_relu_shortcut_fu_7997_residual_2_9_V_address1),
    .residual_2_9_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_2_9_V_ce1),
    .residual_2_9_V_we1(grp_bn_relu_shortcut_fu_7997_residual_2_9_V_we1),
    .residual_2_9_V_d1(grp_bn_relu_shortcut_fu_7997_residual_2_9_V_d1),
    .residual_2_10_V_address0(grp_bn_relu_shortcut_fu_7997_residual_2_10_V_address0),
    .residual_2_10_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_2_10_V_ce0),
    .residual_2_10_V_q0(out_buf_0_2_10_V_q0),
    .residual_2_10_V_address1(grp_bn_relu_shortcut_fu_7997_residual_2_10_V_address1),
    .residual_2_10_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_2_10_V_ce1),
    .residual_2_10_V_we1(grp_bn_relu_shortcut_fu_7997_residual_2_10_V_we1),
    .residual_2_10_V_d1(grp_bn_relu_shortcut_fu_7997_residual_2_10_V_d1),
    .residual_2_11_V_address0(grp_bn_relu_shortcut_fu_7997_residual_2_11_V_address0),
    .residual_2_11_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_2_11_V_ce0),
    .residual_2_11_V_q0(out_buf_0_2_11_V_q0),
    .residual_2_11_V_address1(grp_bn_relu_shortcut_fu_7997_residual_2_11_V_address1),
    .residual_2_11_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_2_11_V_ce1),
    .residual_2_11_V_we1(grp_bn_relu_shortcut_fu_7997_residual_2_11_V_we1),
    .residual_2_11_V_d1(grp_bn_relu_shortcut_fu_7997_residual_2_11_V_d1),
    .residual_2_12_V_address0(grp_bn_relu_shortcut_fu_7997_residual_2_12_V_address0),
    .residual_2_12_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_2_12_V_ce0),
    .residual_2_12_V_q0(out_buf_0_2_12_V_q0),
    .residual_2_12_V_address1(grp_bn_relu_shortcut_fu_7997_residual_2_12_V_address1),
    .residual_2_12_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_2_12_V_ce1),
    .residual_2_12_V_we1(grp_bn_relu_shortcut_fu_7997_residual_2_12_V_we1),
    .residual_2_12_V_d1(grp_bn_relu_shortcut_fu_7997_residual_2_12_V_d1),
    .residual_2_13_V_address0(grp_bn_relu_shortcut_fu_7997_residual_2_13_V_address0),
    .residual_2_13_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_2_13_V_ce0),
    .residual_2_13_V_q0(out_buf_0_2_13_V_q0),
    .residual_2_13_V_address1(grp_bn_relu_shortcut_fu_7997_residual_2_13_V_address1),
    .residual_2_13_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_2_13_V_ce1),
    .residual_2_13_V_we1(grp_bn_relu_shortcut_fu_7997_residual_2_13_V_we1),
    .residual_2_13_V_d1(grp_bn_relu_shortcut_fu_7997_residual_2_13_V_d1),
    .residual_2_14_V_address0(grp_bn_relu_shortcut_fu_7997_residual_2_14_V_address0),
    .residual_2_14_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_2_14_V_ce0),
    .residual_2_14_V_q0(out_buf_0_2_14_V_q0),
    .residual_2_14_V_address1(grp_bn_relu_shortcut_fu_7997_residual_2_14_V_address1),
    .residual_2_14_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_2_14_V_ce1),
    .residual_2_14_V_we1(grp_bn_relu_shortcut_fu_7997_residual_2_14_V_we1),
    .residual_2_14_V_d1(grp_bn_relu_shortcut_fu_7997_residual_2_14_V_d1),
    .residual_2_15_V_address0(grp_bn_relu_shortcut_fu_7997_residual_2_15_V_address0),
    .residual_2_15_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_2_15_V_ce0),
    .residual_2_15_V_q0(out_buf_0_2_15_V_q0),
    .residual_2_15_V_address1(grp_bn_relu_shortcut_fu_7997_residual_2_15_V_address1),
    .residual_2_15_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_2_15_V_ce1),
    .residual_2_15_V_we1(grp_bn_relu_shortcut_fu_7997_residual_2_15_V_we1),
    .residual_2_15_V_d1(grp_bn_relu_shortcut_fu_7997_residual_2_15_V_d1),
    .residual_3_0_V_address0(grp_bn_relu_shortcut_fu_7997_residual_3_0_V_address0),
    .residual_3_0_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_3_0_V_ce0),
    .residual_3_0_V_q0(out_buf_0_3_0_V_q0),
    .residual_3_0_V_address1(grp_bn_relu_shortcut_fu_7997_residual_3_0_V_address1),
    .residual_3_0_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_3_0_V_ce1),
    .residual_3_0_V_we1(grp_bn_relu_shortcut_fu_7997_residual_3_0_V_we1),
    .residual_3_0_V_d1(grp_bn_relu_shortcut_fu_7997_residual_3_0_V_d1),
    .residual_3_1_V_address0(grp_bn_relu_shortcut_fu_7997_residual_3_1_V_address0),
    .residual_3_1_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_3_1_V_ce0),
    .residual_3_1_V_q0(out_buf_0_3_1_V_q0),
    .residual_3_1_V_address1(grp_bn_relu_shortcut_fu_7997_residual_3_1_V_address1),
    .residual_3_1_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_3_1_V_ce1),
    .residual_3_1_V_we1(grp_bn_relu_shortcut_fu_7997_residual_3_1_V_we1),
    .residual_3_1_V_d1(grp_bn_relu_shortcut_fu_7997_residual_3_1_V_d1),
    .residual_3_2_V_address0(grp_bn_relu_shortcut_fu_7997_residual_3_2_V_address0),
    .residual_3_2_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_3_2_V_ce0),
    .residual_3_2_V_q0(out_buf_0_3_2_V_q0),
    .residual_3_2_V_address1(grp_bn_relu_shortcut_fu_7997_residual_3_2_V_address1),
    .residual_3_2_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_3_2_V_ce1),
    .residual_3_2_V_we1(grp_bn_relu_shortcut_fu_7997_residual_3_2_V_we1),
    .residual_3_2_V_d1(grp_bn_relu_shortcut_fu_7997_residual_3_2_V_d1),
    .residual_3_3_V_address0(grp_bn_relu_shortcut_fu_7997_residual_3_3_V_address0),
    .residual_3_3_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_3_3_V_ce0),
    .residual_3_3_V_q0(out_buf_0_3_3_V_q0),
    .residual_3_3_V_address1(grp_bn_relu_shortcut_fu_7997_residual_3_3_V_address1),
    .residual_3_3_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_3_3_V_ce1),
    .residual_3_3_V_we1(grp_bn_relu_shortcut_fu_7997_residual_3_3_V_we1),
    .residual_3_3_V_d1(grp_bn_relu_shortcut_fu_7997_residual_3_3_V_d1),
    .residual_3_4_V_address0(grp_bn_relu_shortcut_fu_7997_residual_3_4_V_address0),
    .residual_3_4_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_3_4_V_ce0),
    .residual_3_4_V_q0(out_buf_0_3_4_V_q0),
    .residual_3_4_V_address1(grp_bn_relu_shortcut_fu_7997_residual_3_4_V_address1),
    .residual_3_4_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_3_4_V_ce1),
    .residual_3_4_V_we1(grp_bn_relu_shortcut_fu_7997_residual_3_4_V_we1),
    .residual_3_4_V_d1(grp_bn_relu_shortcut_fu_7997_residual_3_4_V_d1),
    .residual_3_5_V_address0(grp_bn_relu_shortcut_fu_7997_residual_3_5_V_address0),
    .residual_3_5_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_3_5_V_ce0),
    .residual_3_5_V_q0(out_buf_0_3_5_V_q0),
    .residual_3_5_V_address1(grp_bn_relu_shortcut_fu_7997_residual_3_5_V_address1),
    .residual_3_5_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_3_5_V_ce1),
    .residual_3_5_V_we1(grp_bn_relu_shortcut_fu_7997_residual_3_5_V_we1),
    .residual_3_5_V_d1(grp_bn_relu_shortcut_fu_7997_residual_3_5_V_d1),
    .residual_3_6_V_address0(grp_bn_relu_shortcut_fu_7997_residual_3_6_V_address0),
    .residual_3_6_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_3_6_V_ce0),
    .residual_3_6_V_q0(out_buf_0_3_6_V_q0),
    .residual_3_6_V_address1(grp_bn_relu_shortcut_fu_7997_residual_3_6_V_address1),
    .residual_3_6_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_3_6_V_ce1),
    .residual_3_6_V_we1(grp_bn_relu_shortcut_fu_7997_residual_3_6_V_we1),
    .residual_3_6_V_d1(grp_bn_relu_shortcut_fu_7997_residual_3_6_V_d1),
    .residual_3_7_V_address0(grp_bn_relu_shortcut_fu_7997_residual_3_7_V_address0),
    .residual_3_7_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_3_7_V_ce0),
    .residual_3_7_V_q0(out_buf_0_3_7_V_q0),
    .residual_3_7_V_address1(grp_bn_relu_shortcut_fu_7997_residual_3_7_V_address1),
    .residual_3_7_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_3_7_V_ce1),
    .residual_3_7_V_we1(grp_bn_relu_shortcut_fu_7997_residual_3_7_V_we1),
    .residual_3_7_V_d1(grp_bn_relu_shortcut_fu_7997_residual_3_7_V_d1),
    .residual_3_8_V_address0(grp_bn_relu_shortcut_fu_7997_residual_3_8_V_address0),
    .residual_3_8_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_3_8_V_ce0),
    .residual_3_8_V_q0(out_buf_0_3_8_V_q0),
    .residual_3_8_V_address1(grp_bn_relu_shortcut_fu_7997_residual_3_8_V_address1),
    .residual_3_8_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_3_8_V_ce1),
    .residual_3_8_V_we1(grp_bn_relu_shortcut_fu_7997_residual_3_8_V_we1),
    .residual_3_8_V_d1(grp_bn_relu_shortcut_fu_7997_residual_3_8_V_d1),
    .residual_3_9_V_address0(grp_bn_relu_shortcut_fu_7997_residual_3_9_V_address0),
    .residual_3_9_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_3_9_V_ce0),
    .residual_3_9_V_q0(out_buf_0_3_9_V_q0),
    .residual_3_9_V_address1(grp_bn_relu_shortcut_fu_7997_residual_3_9_V_address1),
    .residual_3_9_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_3_9_V_ce1),
    .residual_3_9_V_we1(grp_bn_relu_shortcut_fu_7997_residual_3_9_V_we1),
    .residual_3_9_V_d1(grp_bn_relu_shortcut_fu_7997_residual_3_9_V_d1),
    .residual_3_10_V_address0(grp_bn_relu_shortcut_fu_7997_residual_3_10_V_address0),
    .residual_3_10_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_3_10_V_ce0),
    .residual_3_10_V_q0(out_buf_0_3_10_V_q0),
    .residual_3_10_V_address1(grp_bn_relu_shortcut_fu_7997_residual_3_10_V_address1),
    .residual_3_10_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_3_10_V_ce1),
    .residual_3_10_V_we1(grp_bn_relu_shortcut_fu_7997_residual_3_10_V_we1),
    .residual_3_10_V_d1(grp_bn_relu_shortcut_fu_7997_residual_3_10_V_d1),
    .residual_3_11_V_address0(grp_bn_relu_shortcut_fu_7997_residual_3_11_V_address0),
    .residual_3_11_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_3_11_V_ce0),
    .residual_3_11_V_q0(out_buf_0_3_11_V_q0),
    .residual_3_11_V_address1(grp_bn_relu_shortcut_fu_7997_residual_3_11_V_address1),
    .residual_3_11_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_3_11_V_ce1),
    .residual_3_11_V_we1(grp_bn_relu_shortcut_fu_7997_residual_3_11_V_we1),
    .residual_3_11_V_d1(grp_bn_relu_shortcut_fu_7997_residual_3_11_V_d1),
    .residual_3_12_V_address0(grp_bn_relu_shortcut_fu_7997_residual_3_12_V_address0),
    .residual_3_12_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_3_12_V_ce0),
    .residual_3_12_V_q0(out_buf_0_3_12_V_q0),
    .residual_3_12_V_address1(grp_bn_relu_shortcut_fu_7997_residual_3_12_V_address1),
    .residual_3_12_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_3_12_V_ce1),
    .residual_3_12_V_we1(grp_bn_relu_shortcut_fu_7997_residual_3_12_V_we1),
    .residual_3_12_V_d1(grp_bn_relu_shortcut_fu_7997_residual_3_12_V_d1),
    .residual_3_13_V_address0(grp_bn_relu_shortcut_fu_7997_residual_3_13_V_address0),
    .residual_3_13_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_3_13_V_ce0),
    .residual_3_13_V_q0(out_buf_0_3_13_V_q0),
    .residual_3_13_V_address1(grp_bn_relu_shortcut_fu_7997_residual_3_13_V_address1),
    .residual_3_13_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_3_13_V_ce1),
    .residual_3_13_V_we1(grp_bn_relu_shortcut_fu_7997_residual_3_13_V_we1),
    .residual_3_13_V_d1(grp_bn_relu_shortcut_fu_7997_residual_3_13_V_d1),
    .residual_3_14_V_address0(grp_bn_relu_shortcut_fu_7997_residual_3_14_V_address0),
    .residual_3_14_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_3_14_V_ce0),
    .residual_3_14_V_q0(out_buf_0_3_14_V_q0),
    .residual_3_14_V_address1(grp_bn_relu_shortcut_fu_7997_residual_3_14_V_address1),
    .residual_3_14_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_3_14_V_ce1),
    .residual_3_14_V_we1(grp_bn_relu_shortcut_fu_7997_residual_3_14_V_we1),
    .residual_3_14_V_d1(grp_bn_relu_shortcut_fu_7997_residual_3_14_V_d1),
    .residual_3_15_V_address0(grp_bn_relu_shortcut_fu_7997_residual_3_15_V_address0),
    .residual_3_15_V_ce0(grp_bn_relu_shortcut_fu_7997_residual_3_15_V_ce0),
    .residual_3_15_V_q0(out_buf_0_3_15_V_q0),
    .residual_3_15_V_address1(grp_bn_relu_shortcut_fu_7997_residual_3_15_V_address1),
    .residual_3_15_V_ce1(grp_bn_relu_shortcut_fu_7997_residual_3_15_V_ce1),
    .residual_3_15_V_we1(grp_bn_relu_shortcut_fu_7997_residual_3_15_V_we1),
    .residual_3_15_V_d1(grp_bn_relu_shortcut_fu_7997_residual_3_15_V_d1),
    .block_t0_0_V_address0(grp_bn_relu_shortcut_fu_7997_block_t0_0_V_address0),
    .block_t0_0_V_ce0(grp_bn_relu_shortcut_fu_7997_block_t0_0_V_ce0),
    .block_t0_0_V_q0(out_buf_t0_0_V_q0),
    .block_t0_1_V_address0(grp_bn_relu_shortcut_fu_7997_block_t0_1_V_address0),
    .block_t0_1_V_ce0(grp_bn_relu_shortcut_fu_7997_block_t0_1_V_ce0),
    .block_t0_1_V_q0(out_buf_t0_1_V_q0),
    .block_t0_2_V_address0(grp_bn_relu_shortcut_fu_7997_block_t0_2_V_address0),
    .block_t0_2_V_ce0(grp_bn_relu_shortcut_fu_7997_block_t0_2_V_ce0),
    .block_t0_2_V_q0(out_buf_t0_2_V_q0),
    .block_t0_3_V_address0(grp_bn_relu_shortcut_fu_7997_block_t0_3_V_address0),
    .block_t0_3_V_ce0(grp_bn_relu_shortcut_fu_7997_block_t0_3_V_ce0),
    .block_t0_3_V_q0(out_buf_t0_3_V_q0),
    .block_t0_4_V_address0(grp_bn_relu_shortcut_fu_7997_block_t0_4_V_address0),
    .block_t0_4_V_ce0(grp_bn_relu_shortcut_fu_7997_block_t0_4_V_ce0),
    .block_t0_4_V_q0(out_buf_t0_4_V_q0),
    .block_t0_5_V_address0(grp_bn_relu_shortcut_fu_7997_block_t0_5_V_address0),
    .block_t0_5_V_ce0(grp_bn_relu_shortcut_fu_7997_block_t0_5_V_ce0),
    .block_t0_5_V_q0(out_buf_t0_5_V_q0),
    .block_t0_6_V_address0(grp_bn_relu_shortcut_fu_7997_block_t0_6_V_address0),
    .block_t0_6_V_ce0(grp_bn_relu_shortcut_fu_7997_block_t0_6_V_ce0),
    .block_t0_6_V_q0(out_buf_t0_6_V_q0),
    .block_t0_7_V_address0(grp_bn_relu_shortcut_fu_7997_block_t0_7_V_address0),
    .block_t0_7_V_ce0(grp_bn_relu_shortcut_fu_7997_block_t0_7_V_ce0),
    .block_t0_7_V_q0(out_buf_t0_7_V_q0),
    .block_t0_8_V_address0(grp_bn_relu_shortcut_fu_7997_block_t0_8_V_address0),
    .block_t0_8_V_ce0(grp_bn_relu_shortcut_fu_7997_block_t0_8_V_ce0),
    .block_t0_8_V_q0(out_buf_t0_8_V_q0),
    .block_t0_9_V_address0(grp_bn_relu_shortcut_fu_7997_block_t0_9_V_address0),
    .block_t0_9_V_ce0(grp_bn_relu_shortcut_fu_7997_block_t0_9_V_ce0),
    .block_t0_9_V_q0(out_buf_t0_9_V_q0),
    .block_t0_10_V_address0(grp_bn_relu_shortcut_fu_7997_block_t0_10_V_address0),
    .block_t0_10_V_ce0(grp_bn_relu_shortcut_fu_7997_block_t0_10_V_ce0),
    .block_t0_10_V_q0(out_buf_t0_10_V_q0),
    .block_t0_11_V_address0(grp_bn_relu_shortcut_fu_7997_block_t0_11_V_address0),
    .block_t0_11_V_ce0(grp_bn_relu_shortcut_fu_7997_block_t0_11_V_ce0),
    .block_t0_11_V_q0(out_buf_t0_11_V_q0),
    .block_t0_12_V_address0(grp_bn_relu_shortcut_fu_7997_block_t0_12_V_address0),
    .block_t0_12_V_ce0(grp_bn_relu_shortcut_fu_7997_block_t0_12_V_ce0),
    .block_t0_12_V_q0(out_buf_t0_12_V_q0),
    .block_t0_13_V_address0(grp_bn_relu_shortcut_fu_7997_block_t0_13_V_address0),
    .block_t0_13_V_ce0(grp_bn_relu_shortcut_fu_7997_block_t0_13_V_ce0),
    .block_t0_13_V_q0(out_buf_t0_13_V_q0),
    .block_t0_14_V_address0(grp_bn_relu_shortcut_fu_7997_block_t0_14_V_address0),
    .block_t0_14_V_ce0(grp_bn_relu_shortcut_fu_7997_block_t0_14_V_ce0),
    .block_t0_14_V_q0(out_buf_t0_14_V_q0),
    .block_t0_15_V_address0(grp_bn_relu_shortcut_fu_7997_block_t0_15_V_address0),
    .block_t0_15_V_ce0(grp_bn_relu_shortcut_fu_7997_block_t0_15_V_ce0),
    .block_t0_15_V_q0(out_buf_t0_15_V_q0),
    .block_t1_0_V_address0(grp_bn_relu_shortcut_fu_7997_block_t1_0_V_address0),
    .block_t1_0_V_ce0(grp_bn_relu_shortcut_fu_7997_block_t1_0_V_ce0),
    .block_t1_0_V_q0(out_buf_t1_0_V_q0),
    .block_t1_1_V_address0(grp_bn_relu_shortcut_fu_7997_block_t1_1_V_address0),
    .block_t1_1_V_ce0(grp_bn_relu_shortcut_fu_7997_block_t1_1_V_ce0),
    .block_t1_1_V_q0(out_buf_t1_1_V_q0),
    .block_t1_2_V_address0(grp_bn_relu_shortcut_fu_7997_block_t1_2_V_address0),
    .block_t1_2_V_ce0(grp_bn_relu_shortcut_fu_7997_block_t1_2_V_ce0),
    .block_t1_2_V_q0(out_buf_t1_2_V_q0),
    .block_t1_3_V_address0(grp_bn_relu_shortcut_fu_7997_block_t1_3_V_address0),
    .block_t1_3_V_ce0(grp_bn_relu_shortcut_fu_7997_block_t1_3_V_ce0),
    .block_t1_3_V_q0(out_buf_t1_3_V_q0),
    .block_t1_4_V_address0(grp_bn_relu_shortcut_fu_7997_block_t1_4_V_address0),
    .block_t1_4_V_ce0(grp_bn_relu_shortcut_fu_7997_block_t1_4_V_ce0),
    .block_t1_4_V_q0(out_buf_t1_4_V_q0),
    .block_t1_5_V_address0(grp_bn_relu_shortcut_fu_7997_block_t1_5_V_address0),
    .block_t1_5_V_ce0(grp_bn_relu_shortcut_fu_7997_block_t1_5_V_ce0),
    .block_t1_5_V_q0(out_buf_t1_5_V_q0),
    .block_t1_6_V_address0(grp_bn_relu_shortcut_fu_7997_block_t1_6_V_address0),
    .block_t1_6_V_ce0(grp_bn_relu_shortcut_fu_7997_block_t1_6_V_ce0),
    .block_t1_6_V_q0(out_buf_t1_6_V_q0),
    .block_t1_7_V_address0(grp_bn_relu_shortcut_fu_7997_block_t1_7_V_address0),
    .block_t1_7_V_ce0(grp_bn_relu_shortcut_fu_7997_block_t1_7_V_ce0),
    .block_t1_7_V_q0(out_buf_t1_7_V_q0),
    .block_t1_8_V_address0(grp_bn_relu_shortcut_fu_7997_block_t1_8_V_address0),
    .block_t1_8_V_ce0(grp_bn_relu_shortcut_fu_7997_block_t1_8_V_ce0),
    .block_t1_8_V_q0(out_buf_t1_8_V_q0),
    .block_t1_9_V_address0(grp_bn_relu_shortcut_fu_7997_block_t1_9_V_address0),
    .block_t1_9_V_ce0(grp_bn_relu_shortcut_fu_7997_block_t1_9_V_ce0),
    .block_t1_9_V_q0(out_buf_t1_9_V_q0),
    .block_t1_10_V_address0(grp_bn_relu_shortcut_fu_7997_block_t1_10_V_address0),
    .block_t1_10_V_ce0(grp_bn_relu_shortcut_fu_7997_block_t1_10_V_ce0),
    .block_t1_10_V_q0(out_buf_t1_10_V_q0),
    .block_t1_11_V_address0(grp_bn_relu_shortcut_fu_7997_block_t1_11_V_address0),
    .block_t1_11_V_ce0(grp_bn_relu_shortcut_fu_7997_block_t1_11_V_ce0),
    .block_t1_11_V_q0(out_buf_t1_11_V_q0),
    .block_t1_12_V_address0(grp_bn_relu_shortcut_fu_7997_block_t1_12_V_address0),
    .block_t1_12_V_ce0(grp_bn_relu_shortcut_fu_7997_block_t1_12_V_ce0),
    .block_t1_12_V_q0(out_buf_t1_12_V_q0),
    .block_t1_13_V_address0(grp_bn_relu_shortcut_fu_7997_block_t1_13_V_address0),
    .block_t1_13_V_ce0(grp_bn_relu_shortcut_fu_7997_block_t1_13_V_ce0),
    .block_t1_13_V_q0(out_buf_t1_13_V_q0),
    .block_t1_14_V_address0(grp_bn_relu_shortcut_fu_7997_block_t1_14_V_address0),
    .block_t1_14_V_ce0(grp_bn_relu_shortcut_fu_7997_block_t1_14_V_ce0),
    .block_t1_14_V_q0(out_buf_t1_14_V_q0),
    .block_t1_15_V_address0(grp_bn_relu_shortcut_fu_7997_block_t1_15_V_address0),
    .block_t1_15_V_ce0(grp_bn_relu_shortcut_fu_7997_block_t1_15_V_ce0),
    .block_t1_15_V_q0(out_buf_t1_15_V_q0),
    .bn_weight_0_0_0_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_0_0_0_V_s),
    .bn_weight_0_0_1_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_0_0_1_V_s),
    .bn_weight_0_0_2_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_0_0_2_V_s),
    .bn_weight_0_0_3_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_0_0_3_V_s),
    .bn_weight_0_1_0_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_0_1_0_V_s),
    .bn_weight_0_1_1_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_0_1_1_V_s),
    .bn_weight_0_1_2_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_0_1_2_V_s),
    .bn_weight_0_1_3_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_0_1_3_V_s),
    .bn_weight_0_2_0_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_0_2_0_V_s),
    .bn_weight_0_2_1_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_0_2_1_V_s),
    .bn_weight_0_2_2_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_0_2_2_V_s),
    .bn_weight_0_2_3_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_0_2_3_V_s),
    .bn_weight_0_3_0_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_0_3_0_V_s),
    .bn_weight_0_3_1_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_0_3_1_V_s),
    .bn_weight_0_3_2_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_0_3_2_V_s),
    .bn_weight_0_3_3_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_0_3_3_V_s),
    .bn_weight_0_4_0_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_0_4_0_V_s),
    .bn_weight_0_4_1_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_0_4_1_V_s),
    .bn_weight_0_4_2_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_0_4_2_V_s),
    .bn_weight_0_4_3_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_0_4_3_V_s),
    .bn_weight_0_5_0_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_0_5_0_V_s),
    .bn_weight_0_5_1_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_0_5_1_V_s),
    .bn_weight_0_5_2_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_0_5_2_V_s),
    .bn_weight_0_5_3_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_0_5_3_V_s),
    .bn_weight_0_6_0_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_0_6_0_V_s),
    .bn_weight_0_6_1_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_0_6_1_V_s),
    .bn_weight_0_6_2_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_0_6_2_V_s),
    .bn_weight_0_6_3_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_0_6_3_V_s),
    .bn_weight_0_7_0_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_0_7_0_V_s),
    .bn_weight_0_7_1_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_0_7_1_V_s),
    .bn_weight_0_7_2_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_0_7_2_V_s),
    .bn_weight_0_7_3_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_0_7_3_V_s),
    .bn_weight_0_8_0_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_0_8_0_V_s),
    .bn_weight_0_8_1_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_0_8_1_V_s),
    .bn_weight_0_8_2_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_0_8_2_V_s),
    .bn_weight_0_8_3_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_0_8_3_V_s),
    .bn_weight_0_9_0_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_0_9_0_V_s),
    .bn_weight_0_9_1_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_0_9_1_V_s),
    .bn_weight_0_9_2_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_0_9_2_V_s),
    .bn_weight_0_9_3_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_0_9_3_V_s),
    .bn_weight_0_10_0_V_read(grp_bn_relu_shortcut_fu_7997_bn_weight_0_10_0_V_read),
    .bn_weight_0_10_1_V_read(grp_bn_relu_shortcut_fu_7997_bn_weight_0_10_1_V_read),
    .bn_weight_0_10_2_V_read(grp_bn_relu_shortcut_fu_7997_bn_weight_0_10_2_V_read),
    .bn_weight_0_10_3_V_read(grp_bn_relu_shortcut_fu_7997_bn_weight_0_10_3_V_read),
    .bn_weight_0_11_0_V_read(grp_bn_relu_shortcut_fu_7997_bn_weight_0_11_0_V_read),
    .bn_weight_0_11_1_V_read(grp_bn_relu_shortcut_fu_7997_bn_weight_0_11_1_V_read),
    .bn_weight_0_11_2_V_read(grp_bn_relu_shortcut_fu_7997_bn_weight_0_11_2_V_read),
    .bn_weight_0_11_3_V_read(grp_bn_relu_shortcut_fu_7997_bn_weight_0_11_3_V_read),
    .bn_weight_0_12_0_V_read(grp_bn_relu_shortcut_fu_7997_bn_weight_0_12_0_V_read),
    .bn_weight_0_12_1_V_read(grp_bn_relu_shortcut_fu_7997_bn_weight_0_12_1_V_read),
    .bn_weight_0_12_2_V_read(grp_bn_relu_shortcut_fu_7997_bn_weight_0_12_2_V_read),
    .bn_weight_0_12_3_V_read(grp_bn_relu_shortcut_fu_7997_bn_weight_0_12_3_V_read),
    .bn_weight_0_13_0_V_read(grp_bn_relu_shortcut_fu_7997_bn_weight_0_13_0_V_read),
    .bn_weight_0_13_1_V_read(grp_bn_relu_shortcut_fu_7997_bn_weight_0_13_1_V_read),
    .bn_weight_0_13_2_V_read(grp_bn_relu_shortcut_fu_7997_bn_weight_0_13_2_V_read),
    .bn_weight_0_13_3_V_read(grp_bn_relu_shortcut_fu_7997_bn_weight_0_13_3_V_read),
    .bn_weight_0_14_0_V_read(grp_bn_relu_shortcut_fu_7997_bn_weight_0_14_0_V_read),
    .bn_weight_0_14_1_V_read(grp_bn_relu_shortcut_fu_7997_bn_weight_0_14_1_V_read),
    .bn_weight_0_14_2_V_read(grp_bn_relu_shortcut_fu_7997_bn_weight_0_14_2_V_read),
    .bn_weight_0_14_3_V_read(grp_bn_relu_shortcut_fu_7997_bn_weight_0_14_3_V_read),
    .bn_weight_0_15_0_V_read(grp_bn_relu_shortcut_fu_7997_bn_weight_0_15_0_V_read),
    .bn_weight_0_15_1_V_read(grp_bn_relu_shortcut_fu_7997_bn_weight_0_15_1_V_read),
    .bn_weight_0_15_2_V_read(grp_bn_relu_shortcut_fu_7997_bn_weight_0_15_2_V_read),
    .bn_weight_0_15_3_V_read(grp_bn_relu_shortcut_fu_7997_bn_weight_0_15_3_V_read),
    .bn_weight_0_V_offset(grp_bn_relu_shortcut_fu_7997_bn_weight_0_V_offset),
    .bn_weight_1_0_0_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_1_0_0_V_s),
    .bn_weight_1_0_1_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_1_0_1_V_s),
    .bn_weight_1_0_2_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_1_0_2_V_s),
    .bn_weight_1_0_3_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_1_0_3_V_s),
    .bn_weight_1_1_0_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_1_1_0_V_s),
    .bn_weight_1_1_1_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_1_1_1_V_s),
    .bn_weight_1_1_2_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_1_1_2_V_s),
    .bn_weight_1_1_3_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_1_1_3_V_s),
    .bn_weight_1_2_0_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_1_2_0_V_s),
    .bn_weight_1_2_1_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_1_2_1_V_s),
    .bn_weight_1_2_2_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_1_2_2_V_s),
    .bn_weight_1_2_3_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_1_2_3_V_s),
    .bn_weight_1_3_0_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_1_3_0_V_s),
    .bn_weight_1_3_1_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_1_3_1_V_s),
    .bn_weight_1_3_2_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_1_3_2_V_s),
    .bn_weight_1_3_3_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_1_3_3_V_s),
    .bn_weight_1_4_0_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_1_4_0_V_s),
    .bn_weight_1_4_1_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_1_4_1_V_s),
    .bn_weight_1_4_2_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_1_4_2_V_s),
    .bn_weight_1_4_3_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_1_4_3_V_s),
    .bn_weight_1_5_0_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_1_5_0_V_s),
    .bn_weight_1_5_1_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_1_5_1_V_s),
    .bn_weight_1_5_2_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_1_5_2_V_s),
    .bn_weight_1_5_3_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_1_5_3_V_s),
    .bn_weight_1_6_0_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_1_6_0_V_s),
    .bn_weight_1_6_1_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_1_6_1_V_s),
    .bn_weight_1_6_2_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_1_6_2_V_s),
    .bn_weight_1_6_3_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_1_6_3_V_s),
    .bn_weight_1_7_0_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_1_7_0_V_s),
    .bn_weight_1_7_1_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_1_7_1_V_s),
    .bn_weight_1_7_2_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_1_7_2_V_s),
    .bn_weight_1_7_3_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_1_7_3_V_s),
    .bn_weight_1_8_0_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_1_8_0_V_s),
    .bn_weight_1_8_1_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_1_8_1_V_s),
    .bn_weight_1_8_2_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_1_8_2_V_s),
    .bn_weight_1_8_3_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_1_8_3_V_s),
    .bn_weight_1_9_0_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_1_9_0_V_s),
    .bn_weight_1_9_1_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_1_9_1_V_s),
    .bn_weight_1_9_2_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_1_9_2_V_s),
    .bn_weight_1_9_3_V_s(grp_bn_relu_shortcut_fu_7997_bn_weight_1_9_3_V_s),
    .bn_weight_1_10_0_V_read(grp_bn_relu_shortcut_fu_7997_bn_weight_1_10_0_V_read),
    .bn_weight_1_10_1_V_read(grp_bn_relu_shortcut_fu_7997_bn_weight_1_10_1_V_read),
    .bn_weight_1_10_2_V_read(grp_bn_relu_shortcut_fu_7997_bn_weight_1_10_2_V_read),
    .bn_weight_1_10_3_V_read(grp_bn_relu_shortcut_fu_7997_bn_weight_1_10_3_V_read),
    .bn_weight_1_11_0_V_read(grp_bn_relu_shortcut_fu_7997_bn_weight_1_11_0_V_read),
    .bn_weight_1_11_1_V_read(grp_bn_relu_shortcut_fu_7997_bn_weight_1_11_1_V_read),
    .bn_weight_1_11_2_V_read(grp_bn_relu_shortcut_fu_7997_bn_weight_1_11_2_V_read),
    .bn_weight_1_11_3_V_read(grp_bn_relu_shortcut_fu_7997_bn_weight_1_11_3_V_read),
    .bn_weight_1_12_0_V_read(grp_bn_relu_shortcut_fu_7997_bn_weight_1_12_0_V_read),
    .bn_weight_1_12_1_V_read(grp_bn_relu_shortcut_fu_7997_bn_weight_1_12_1_V_read),
    .bn_weight_1_12_2_V_read(grp_bn_relu_shortcut_fu_7997_bn_weight_1_12_2_V_read),
    .bn_weight_1_12_3_V_read(grp_bn_relu_shortcut_fu_7997_bn_weight_1_12_3_V_read),
    .bn_weight_1_13_0_V_read(grp_bn_relu_shortcut_fu_7997_bn_weight_1_13_0_V_read),
    .bn_weight_1_13_1_V_read(grp_bn_relu_shortcut_fu_7997_bn_weight_1_13_1_V_read),
    .bn_weight_1_13_2_V_read(grp_bn_relu_shortcut_fu_7997_bn_weight_1_13_2_V_read),
    .bn_weight_1_13_3_V_read(grp_bn_relu_shortcut_fu_7997_bn_weight_1_13_3_V_read),
    .bn_weight_1_14_0_V_read(grp_bn_relu_shortcut_fu_7997_bn_weight_1_14_0_V_read),
    .bn_weight_1_14_1_V_read(grp_bn_relu_shortcut_fu_7997_bn_weight_1_14_1_V_read),
    .bn_weight_1_14_2_V_read(grp_bn_relu_shortcut_fu_7997_bn_weight_1_14_2_V_read),
    .bn_weight_1_14_3_V_read(grp_bn_relu_shortcut_fu_7997_bn_weight_1_14_3_V_read),
    .bn_weight_1_15_0_V_read(grp_bn_relu_shortcut_fu_7997_bn_weight_1_15_0_V_read),
    .bn_weight_1_15_1_V_read(grp_bn_relu_shortcut_fu_7997_bn_weight_1_15_1_V_read),
    .bn_weight_1_15_2_V_read(grp_bn_relu_shortcut_fu_7997_bn_weight_1_15_2_V_read),
    .bn_weight_1_15_3_V_read(grp_bn_relu_shortcut_fu_7997_bn_weight_1_15_3_V_read),
    .bn_weight_1_V_offset(grp_bn_relu_shortcut_fu_7997_bn_weight_1_V_offset),
    .bn_bias_0_0_0_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_0_0_0_V_re),
    .bn_bias_0_0_1_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_0_0_1_V_re),
    .bn_bias_0_0_2_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_0_0_2_V_re),
    .bn_bias_0_0_3_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_0_0_3_V_re),
    .bn_bias_0_1_0_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_0_1_0_V_re),
    .bn_bias_0_1_1_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_0_1_1_V_re),
    .bn_bias_0_1_2_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_0_1_2_V_re),
    .bn_bias_0_1_3_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_0_1_3_V_re),
    .bn_bias_0_2_0_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_0_2_0_V_re),
    .bn_bias_0_2_1_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_0_2_1_V_re),
    .bn_bias_0_2_2_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_0_2_2_V_re),
    .bn_bias_0_2_3_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_0_2_3_V_re),
    .bn_bias_0_3_0_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_0_3_0_V_re),
    .bn_bias_0_3_1_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_0_3_1_V_re),
    .bn_bias_0_3_2_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_0_3_2_V_re),
    .bn_bias_0_3_3_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_0_3_3_V_re),
    .bn_bias_0_4_0_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_0_4_0_V_re),
    .bn_bias_0_4_1_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_0_4_1_V_re),
    .bn_bias_0_4_2_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_0_4_2_V_re),
    .bn_bias_0_4_3_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_0_4_3_V_re),
    .bn_bias_0_5_0_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_0_5_0_V_re),
    .bn_bias_0_5_1_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_0_5_1_V_re),
    .bn_bias_0_5_2_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_0_5_2_V_re),
    .bn_bias_0_5_3_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_0_5_3_V_re),
    .bn_bias_0_6_0_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_0_6_0_V_re),
    .bn_bias_0_6_1_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_0_6_1_V_re),
    .bn_bias_0_6_2_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_0_6_2_V_re),
    .bn_bias_0_6_3_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_0_6_3_V_re),
    .bn_bias_0_7_0_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_0_7_0_V_re),
    .bn_bias_0_7_1_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_0_7_1_V_re),
    .bn_bias_0_7_2_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_0_7_2_V_re),
    .bn_bias_0_7_3_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_0_7_3_V_re),
    .bn_bias_0_8_0_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_0_8_0_V_re),
    .bn_bias_0_8_1_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_0_8_1_V_re),
    .bn_bias_0_8_2_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_0_8_2_V_re),
    .bn_bias_0_8_3_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_0_8_3_V_re),
    .bn_bias_0_9_0_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_0_9_0_V_re),
    .bn_bias_0_9_1_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_0_9_1_V_re),
    .bn_bias_0_9_2_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_0_9_2_V_re),
    .bn_bias_0_9_3_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_0_9_3_V_re),
    .bn_bias_0_10_0_V_r(grp_bn_relu_shortcut_fu_7997_bn_bias_0_10_0_V_r),
    .bn_bias_0_10_1_V_r(grp_bn_relu_shortcut_fu_7997_bn_bias_0_10_1_V_r),
    .bn_bias_0_10_2_V_r(grp_bn_relu_shortcut_fu_7997_bn_bias_0_10_2_V_r),
    .bn_bias_0_10_3_V_r(grp_bn_relu_shortcut_fu_7997_bn_bias_0_10_3_V_r),
    .bn_bias_0_11_0_V_r(grp_bn_relu_shortcut_fu_7997_bn_bias_0_11_0_V_r),
    .bn_bias_0_11_1_V_r(grp_bn_relu_shortcut_fu_7997_bn_bias_0_11_1_V_r),
    .bn_bias_0_11_2_V_r(grp_bn_relu_shortcut_fu_7997_bn_bias_0_11_2_V_r),
    .bn_bias_0_11_3_V_r(grp_bn_relu_shortcut_fu_7997_bn_bias_0_11_3_V_r),
    .bn_bias_0_12_0_V_r(grp_bn_relu_shortcut_fu_7997_bn_bias_0_12_0_V_r),
    .bn_bias_0_12_1_V_r(grp_bn_relu_shortcut_fu_7997_bn_bias_0_12_1_V_r),
    .bn_bias_0_12_2_V_r(grp_bn_relu_shortcut_fu_7997_bn_bias_0_12_2_V_r),
    .bn_bias_0_12_3_V_r(grp_bn_relu_shortcut_fu_7997_bn_bias_0_12_3_V_r),
    .bn_bias_0_13_0_V_r(grp_bn_relu_shortcut_fu_7997_bn_bias_0_13_0_V_r),
    .bn_bias_0_13_1_V_r(grp_bn_relu_shortcut_fu_7997_bn_bias_0_13_1_V_r),
    .bn_bias_0_13_2_V_r(grp_bn_relu_shortcut_fu_7997_bn_bias_0_13_2_V_r),
    .bn_bias_0_13_3_V_r(grp_bn_relu_shortcut_fu_7997_bn_bias_0_13_3_V_r),
    .bn_bias_0_14_0_V_r(grp_bn_relu_shortcut_fu_7997_bn_bias_0_14_0_V_r),
    .bn_bias_0_14_1_V_r(grp_bn_relu_shortcut_fu_7997_bn_bias_0_14_1_V_r),
    .bn_bias_0_14_2_V_r(grp_bn_relu_shortcut_fu_7997_bn_bias_0_14_2_V_r),
    .bn_bias_0_14_3_V_r(grp_bn_relu_shortcut_fu_7997_bn_bias_0_14_3_V_r),
    .bn_bias_0_15_0_V_r(grp_bn_relu_shortcut_fu_7997_bn_bias_0_15_0_V_r),
    .bn_bias_0_15_1_V_r(grp_bn_relu_shortcut_fu_7997_bn_bias_0_15_1_V_r),
    .bn_bias_0_15_2_V_r(grp_bn_relu_shortcut_fu_7997_bn_bias_0_15_2_V_r),
    .bn_bias_0_15_3_V_r(grp_bn_relu_shortcut_fu_7997_bn_bias_0_15_3_V_r),
    .bn_bias_0_V_offset(grp_bn_relu_shortcut_fu_7997_bn_bias_0_V_offset),
    .bn_bias_1_0_0_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_1_0_0_V_re),
    .bn_bias_1_0_1_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_1_0_1_V_re),
    .bn_bias_1_0_2_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_1_0_2_V_re),
    .bn_bias_1_0_3_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_1_0_3_V_re),
    .bn_bias_1_1_0_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_1_1_0_V_re),
    .bn_bias_1_1_1_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_1_1_1_V_re),
    .bn_bias_1_1_2_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_1_1_2_V_re),
    .bn_bias_1_1_3_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_1_1_3_V_re),
    .bn_bias_1_2_0_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_1_2_0_V_re),
    .bn_bias_1_2_1_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_1_2_1_V_re),
    .bn_bias_1_2_2_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_1_2_2_V_re),
    .bn_bias_1_2_3_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_1_2_3_V_re),
    .bn_bias_1_3_0_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_1_3_0_V_re),
    .bn_bias_1_3_1_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_1_3_1_V_re),
    .bn_bias_1_3_2_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_1_3_2_V_re),
    .bn_bias_1_3_3_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_1_3_3_V_re),
    .bn_bias_1_4_0_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_1_4_0_V_re),
    .bn_bias_1_4_1_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_1_4_1_V_re),
    .bn_bias_1_4_2_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_1_4_2_V_re),
    .bn_bias_1_4_3_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_1_4_3_V_re),
    .bn_bias_1_5_0_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_1_5_0_V_re),
    .bn_bias_1_5_1_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_1_5_1_V_re),
    .bn_bias_1_5_2_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_1_5_2_V_re),
    .bn_bias_1_5_3_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_1_5_3_V_re),
    .bn_bias_1_6_0_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_1_6_0_V_re),
    .bn_bias_1_6_1_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_1_6_1_V_re),
    .bn_bias_1_6_2_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_1_6_2_V_re),
    .bn_bias_1_6_3_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_1_6_3_V_re),
    .bn_bias_1_7_0_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_1_7_0_V_re),
    .bn_bias_1_7_1_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_1_7_1_V_re),
    .bn_bias_1_7_2_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_1_7_2_V_re),
    .bn_bias_1_7_3_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_1_7_3_V_re),
    .bn_bias_1_8_0_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_1_8_0_V_re),
    .bn_bias_1_8_1_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_1_8_1_V_re),
    .bn_bias_1_8_2_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_1_8_2_V_re),
    .bn_bias_1_8_3_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_1_8_3_V_re),
    .bn_bias_1_9_0_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_1_9_0_V_re),
    .bn_bias_1_9_1_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_1_9_1_V_re),
    .bn_bias_1_9_2_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_1_9_2_V_re),
    .bn_bias_1_9_3_V_re(grp_bn_relu_shortcut_fu_7997_bn_bias_1_9_3_V_re),
    .bn_bias_1_10_0_V_r(grp_bn_relu_shortcut_fu_7997_bn_bias_1_10_0_V_r),
    .bn_bias_1_10_1_V_r(grp_bn_relu_shortcut_fu_7997_bn_bias_1_10_1_V_r),
    .bn_bias_1_10_2_V_r(grp_bn_relu_shortcut_fu_7997_bn_bias_1_10_2_V_r),
    .bn_bias_1_10_3_V_r(grp_bn_relu_shortcut_fu_7997_bn_bias_1_10_3_V_r),
    .bn_bias_1_11_0_V_r(grp_bn_relu_shortcut_fu_7997_bn_bias_1_11_0_V_r),
    .bn_bias_1_11_1_V_r(grp_bn_relu_shortcut_fu_7997_bn_bias_1_11_1_V_r),
    .bn_bias_1_11_2_V_r(grp_bn_relu_shortcut_fu_7997_bn_bias_1_11_2_V_r),
    .bn_bias_1_11_3_V_r(grp_bn_relu_shortcut_fu_7997_bn_bias_1_11_3_V_r),
    .bn_bias_1_12_0_V_r(grp_bn_relu_shortcut_fu_7997_bn_bias_1_12_0_V_r),
    .bn_bias_1_12_1_V_r(grp_bn_relu_shortcut_fu_7997_bn_bias_1_12_1_V_r),
    .bn_bias_1_12_2_V_r(grp_bn_relu_shortcut_fu_7997_bn_bias_1_12_2_V_r),
    .bn_bias_1_12_3_V_r(grp_bn_relu_shortcut_fu_7997_bn_bias_1_12_3_V_r),
    .bn_bias_1_13_0_V_r(grp_bn_relu_shortcut_fu_7997_bn_bias_1_13_0_V_r),
    .bn_bias_1_13_1_V_r(grp_bn_relu_shortcut_fu_7997_bn_bias_1_13_1_V_r),
    .bn_bias_1_13_2_V_r(grp_bn_relu_shortcut_fu_7997_bn_bias_1_13_2_V_r),
    .bn_bias_1_13_3_V_r(grp_bn_relu_shortcut_fu_7997_bn_bias_1_13_3_V_r),
    .bn_bias_1_14_0_V_r(grp_bn_relu_shortcut_fu_7997_bn_bias_1_14_0_V_r),
    .bn_bias_1_14_1_V_r(grp_bn_relu_shortcut_fu_7997_bn_bias_1_14_1_V_r),
    .bn_bias_1_14_2_V_r(grp_bn_relu_shortcut_fu_7997_bn_bias_1_14_2_V_r),
    .bn_bias_1_14_3_V_r(grp_bn_relu_shortcut_fu_7997_bn_bias_1_14_3_V_r),
    .bn_bias_1_15_0_V_r(grp_bn_relu_shortcut_fu_7997_bn_bias_1_15_0_V_r),
    .bn_bias_1_15_1_V_r(grp_bn_relu_shortcut_fu_7997_bn_bias_1_15_1_V_r),
    .bn_bias_1_15_2_V_r(grp_bn_relu_shortcut_fu_7997_bn_bias_1_15_2_V_r),
    .bn_bias_1_15_3_V_r(grp_bn_relu_shortcut_fu_7997_bn_bias_1_15_3_V_r),
    .bn_bias_1_V_offset(grp_bn_relu_shortcut_fu_7997_bn_bias_1_V_offset),
    .relu_x_bias_0_0_V_s(grp_bn_relu_shortcut_fu_7997_relu_x_bias_0_0_V_s),
    .relu_x_bias_0_1_V_s(grp_bn_relu_shortcut_fu_7997_relu_x_bias_0_1_V_s),
    .relu_x_bias_0_2_V_s(grp_bn_relu_shortcut_fu_7997_relu_x_bias_0_2_V_s),
    .relu_x_bias_0_3_V_s(grp_bn_relu_shortcut_fu_7997_relu_x_bias_0_3_V_s),
    .relu_x_bias_1_0_V_s(grp_bn_relu_shortcut_fu_7997_relu_x_bias_1_0_V_s),
    .relu_x_bias_1_1_V_s(grp_bn_relu_shortcut_fu_7997_relu_x_bias_1_1_V_s),
    .relu_x_bias_1_2_V_s(grp_bn_relu_shortcut_fu_7997_relu_x_bias_1_2_V_s),
    .relu_x_bias_1_3_V_s(grp_bn_relu_shortcut_fu_7997_relu_x_bias_1_3_V_s),
    .relu_x_bias_2_0_V_s(grp_bn_relu_shortcut_fu_7997_relu_x_bias_2_0_V_s),
    .relu_x_bias_2_1_V_s(grp_bn_relu_shortcut_fu_7997_relu_x_bias_2_1_V_s),
    .relu_x_bias_2_2_V_s(grp_bn_relu_shortcut_fu_7997_relu_x_bias_2_2_V_s),
    .relu_x_bias_2_3_V_s(grp_bn_relu_shortcut_fu_7997_relu_x_bias_2_3_V_s),
    .relu_x_bias_3_0_V_s(grp_bn_relu_shortcut_fu_7997_relu_x_bias_3_0_V_s),
    .relu_x_bias_3_1_V_s(grp_bn_relu_shortcut_fu_7997_relu_x_bias_3_1_V_s),
    .relu_x_bias_3_2_V_s(grp_bn_relu_shortcut_fu_7997_relu_x_bias_3_2_V_s),
    .relu_x_bias_3_3_V_s(grp_bn_relu_shortcut_fu_7997_relu_x_bias_3_3_V_s),
    .relu_x_bias_4_0_V_s(grp_bn_relu_shortcut_fu_7997_relu_x_bias_4_0_V_s),
    .relu_x_bias_4_1_V_s(grp_bn_relu_shortcut_fu_7997_relu_x_bias_4_1_V_s),
    .relu_x_bias_4_2_V_s(grp_bn_relu_shortcut_fu_7997_relu_x_bias_4_2_V_s),
    .relu_x_bias_4_3_V_s(grp_bn_relu_shortcut_fu_7997_relu_x_bias_4_3_V_s),
    .relu_x_bias_5_0_V_s(grp_bn_relu_shortcut_fu_7997_relu_x_bias_5_0_V_s),
    .relu_x_bias_5_1_V_s(grp_bn_relu_shortcut_fu_7997_relu_x_bias_5_1_V_s),
    .relu_x_bias_5_2_V_s(grp_bn_relu_shortcut_fu_7997_relu_x_bias_5_2_V_s),
    .relu_x_bias_5_3_V_s(grp_bn_relu_shortcut_fu_7997_relu_x_bias_5_3_V_s),
    .relu_x_bias_6_0_V_s(grp_bn_relu_shortcut_fu_7997_relu_x_bias_6_0_V_s),
    .relu_x_bias_6_1_V_s(grp_bn_relu_shortcut_fu_7997_relu_x_bias_6_1_V_s),
    .relu_x_bias_6_2_V_s(grp_bn_relu_shortcut_fu_7997_relu_x_bias_6_2_V_s),
    .relu_x_bias_6_3_V_s(grp_bn_relu_shortcut_fu_7997_relu_x_bias_6_3_V_s),
    .relu_x_bias_7_0_V_s(grp_bn_relu_shortcut_fu_7997_relu_x_bias_7_0_V_s),
    .relu_x_bias_7_1_V_s(grp_bn_relu_shortcut_fu_7997_relu_x_bias_7_1_V_s),
    .relu_x_bias_7_2_V_s(grp_bn_relu_shortcut_fu_7997_relu_x_bias_7_2_V_s),
    .relu_x_bias_7_3_V_s(grp_bn_relu_shortcut_fu_7997_relu_x_bias_7_3_V_s),
    .relu_x_bias_8_0_V_s(grp_bn_relu_shortcut_fu_7997_relu_x_bias_8_0_V_s),
    .relu_x_bias_8_1_V_s(grp_bn_relu_shortcut_fu_7997_relu_x_bias_8_1_V_s),
    .relu_x_bias_8_2_V_s(grp_bn_relu_shortcut_fu_7997_relu_x_bias_8_2_V_s),
    .relu_x_bias_8_3_V_s(grp_bn_relu_shortcut_fu_7997_relu_x_bias_8_3_V_s),
    .relu_x_bias_9_0_V_s(grp_bn_relu_shortcut_fu_7997_relu_x_bias_9_0_V_s),
    .relu_x_bias_9_1_V_s(grp_bn_relu_shortcut_fu_7997_relu_x_bias_9_1_V_s),
    .relu_x_bias_9_2_V_s(grp_bn_relu_shortcut_fu_7997_relu_x_bias_9_2_V_s),
    .relu_x_bias_9_3_V_s(grp_bn_relu_shortcut_fu_7997_relu_x_bias_9_3_V_s),
    .relu_x_bias_10_0_V_read(grp_bn_relu_shortcut_fu_7997_relu_x_bias_10_0_V_read),
    .relu_x_bias_10_1_V_read(grp_bn_relu_shortcut_fu_7997_relu_x_bias_10_1_V_read),
    .relu_x_bias_10_2_V_read(grp_bn_relu_shortcut_fu_7997_relu_x_bias_10_2_V_read),
    .relu_x_bias_10_3_V_read(grp_bn_relu_shortcut_fu_7997_relu_x_bias_10_3_V_read),
    .relu_x_bias_11_0_V_read(grp_bn_relu_shortcut_fu_7997_relu_x_bias_11_0_V_read),
    .relu_x_bias_11_1_V_read(grp_bn_relu_shortcut_fu_7997_relu_x_bias_11_1_V_read),
    .relu_x_bias_11_2_V_read(grp_bn_relu_shortcut_fu_7997_relu_x_bias_11_2_V_read),
    .relu_x_bias_11_3_V_read(grp_bn_relu_shortcut_fu_7997_relu_x_bias_11_3_V_read),
    .relu_x_bias_12_0_V_read(grp_bn_relu_shortcut_fu_7997_relu_x_bias_12_0_V_read),
    .relu_x_bias_12_1_V_read(grp_bn_relu_shortcut_fu_7997_relu_x_bias_12_1_V_read),
    .relu_x_bias_12_2_V_read(grp_bn_relu_shortcut_fu_7997_relu_x_bias_12_2_V_read),
    .relu_x_bias_12_3_V_read(grp_bn_relu_shortcut_fu_7997_relu_x_bias_12_3_V_read),
    .relu_x_bias_13_0_V_read(grp_bn_relu_shortcut_fu_7997_relu_x_bias_13_0_V_read),
    .relu_x_bias_13_1_V_read(grp_bn_relu_shortcut_fu_7997_relu_x_bias_13_1_V_read),
    .relu_x_bias_13_2_V_read(grp_bn_relu_shortcut_fu_7997_relu_x_bias_13_2_V_read),
    .relu_x_bias_13_3_V_read(grp_bn_relu_shortcut_fu_7997_relu_x_bias_13_3_V_read),
    .relu_x_bias_14_0_V_read(grp_bn_relu_shortcut_fu_7997_relu_x_bias_14_0_V_read),
    .relu_x_bias_14_1_V_read(grp_bn_relu_shortcut_fu_7997_relu_x_bias_14_1_V_read),
    .relu_x_bias_14_2_V_read(grp_bn_relu_shortcut_fu_7997_relu_x_bias_14_2_V_read),
    .relu_x_bias_14_3_V_read(grp_bn_relu_shortcut_fu_7997_relu_x_bias_14_3_V_read),
    .relu_x_bias_15_0_V_read(grp_bn_relu_shortcut_fu_7997_relu_x_bias_15_0_V_read),
    .relu_x_bias_15_1_V_read(grp_bn_relu_shortcut_fu_7997_relu_x_bias_15_1_V_read),
    .relu_x_bias_15_2_V_read(grp_bn_relu_shortcut_fu_7997_relu_x_bias_15_2_V_read),
    .relu_x_bias_15_3_V_read(grp_bn_relu_shortcut_fu_7997_relu_x_bias_15_3_V_read),
    .relu_x_bias_V_offset(grp_bn_relu_shortcut_fu_7997_relu_x_bias_V_offset),
    .relu_y_bias_0_0_V_s(grp_bn_relu_shortcut_fu_7997_relu_y_bias_0_0_V_s),
    .relu_y_bias_0_1_V_s(grp_bn_relu_shortcut_fu_7997_relu_y_bias_0_1_V_s),
    .relu_y_bias_0_2_V_s(grp_bn_relu_shortcut_fu_7997_relu_y_bias_0_2_V_s),
    .relu_y_bias_0_3_V_s(grp_bn_relu_shortcut_fu_7997_relu_y_bias_0_3_V_s),
    .relu_y_bias_1_0_V_s(grp_bn_relu_shortcut_fu_7997_relu_y_bias_1_0_V_s),
    .relu_y_bias_1_1_V_s(grp_bn_relu_shortcut_fu_7997_relu_y_bias_1_1_V_s),
    .relu_y_bias_1_2_V_s(grp_bn_relu_shortcut_fu_7997_relu_y_bias_1_2_V_s),
    .relu_y_bias_1_3_V_s(grp_bn_relu_shortcut_fu_7997_relu_y_bias_1_3_V_s),
    .relu_y_bias_2_0_V_s(grp_bn_relu_shortcut_fu_7997_relu_y_bias_2_0_V_s),
    .relu_y_bias_2_1_V_s(grp_bn_relu_shortcut_fu_7997_relu_y_bias_2_1_V_s),
    .relu_y_bias_2_2_V_s(grp_bn_relu_shortcut_fu_7997_relu_y_bias_2_2_V_s),
    .relu_y_bias_2_3_V_s(grp_bn_relu_shortcut_fu_7997_relu_y_bias_2_3_V_s),
    .relu_y_bias_3_0_V_s(grp_bn_relu_shortcut_fu_7997_relu_y_bias_3_0_V_s),
    .relu_y_bias_3_1_V_s(grp_bn_relu_shortcut_fu_7997_relu_y_bias_3_1_V_s),
    .relu_y_bias_3_2_V_s(grp_bn_relu_shortcut_fu_7997_relu_y_bias_3_2_V_s),
    .relu_y_bias_3_3_V_s(grp_bn_relu_shortcut_fu_7997_relu_y_bias_3_3_V_s),
    .relu_y_bias_4_0_V_s(grp_bn_relu_shortcut_fu_7997_relu_y_bias_4_0_V_s),
    .relu_y_bias_4_1_V_s(grp_bn_relu_shortcut_fu_7997_relu_y_bias_4_1_V_s),
    .relu_y_bias_4_2_V_s(grp_bn_relu_shortcut_fu_7997_relu_y_bias_4_2_V_s),
    .relu_y_bias_4_3_V_s(grp_bn_relu_shortcut_fu_7997_relu_y_bias_4_3_V_s),
    .relu_y_bias_5_0_V_s(grp_bn_relu_shortcut_fu_7997_relu_y_bias_5_0_V_s),
    .relu_y_bias_5_1_V_s(grp_bn_relu_shortcut_fu_7997_relu_y_bias_5_1_V_s),
    .relu_y_bias_5_2_V_s(grp_bn_relu_shortcut_fu_7997_relu_y_bias_5_2_V_s),
    .relu_y_bias_5_3_V_s(grp_bn_relu_shortcut_fu_7997_relu_y_bias_5_3_V_s),
    .relu_y_bias_6_0_V_s(grp_bn_relu_shortcut_fu_7997_relu_y_bias_6_0_V_s),
    .relu_y_bias_6_1_V_s(grp_bn_relu_shortcut_fu_7997_relu_y_bias_6_1_V_s),
    .relu_y_bias_6_2_V_s(grp_bn_relu_shortcut_fu_7997_relu_y_bias_6_2_V_s),
    .relu_y_bias_6_3_V_s(grp_bn_relu_shortcut_fu_7997_relu_y_bias_6_3_V_s),
    .relu_y_bias_7_0_V_s(grp_bn_relu_shortcut_fu_7997_relu_y_bias_7_0_V_s),
    .relu_y_bias_7_1_V_s(grp_bn_relu_shortcut_fu_7997_relu_y_bias_7_1_V_s),
    .relu_y_bias_7_2_V_s(grp_bn_relu_shortcut_fu_7997_relu_y_bias_7_2_V_s),
    .relu_y_bias_7_3_V_s(grp_bn_relu_shortcut_fu_7997_relu_y_bias_7_3_V_s),
    .relu_y_bias_8_0_V_s(grp_bn_relu_shortcut_fu_7997_relu_y_bias_8_0_V_s),
    .relu_y_bias_8_1_V_s(grp_bn_relu_shortcut_fu_7997_relu_y_bias_8_1_V_s),
    .relu_y_bias_8_2_V_s(grp_bn_relu_shortcut_fu_7997_relu_y_bias_8_2_V_s),
    .relu_y_bias_8_3_V_s(grp_bn_relu_shortcut_fu_7997_relu_y_bias_8_3_V_s),
    .relu_y_bias_9_0_V_s(grp_bn_relu_shortcut_fu_7997_relu_y_bias_9_0_V_s),
    .relu_y_bias_9_1_V_s(grp_bn_relu_shortcut_fu_7997_relu_y_bias_9_1_V_s),
    .relu_y_bias_9_2_V_s(grp_bn_relu_shortcut_fu_7997_relu_y_bias_9_2_V_s),
    .relu_y_bias_9_3_V_s(grp_bn_relu_shortcut_fu_7997_relu_y_bias_9_3_V_s),
    .relu_y_bias_10_0_V_read(grp_bn_relu_shortcut_fu_7997_relu_y_bias_10_0_V_read),
    .relu_y_bias_10_1_V_read(grp_bn_relu_shortcut_fu_7997_relu_y_bias_10_1_V_read),
    .relu_y_bias_10_2_V_read(grp_bn_relu_shortcut_fu_7997_relu_y_bias_10_2_V_read),
    .relu_y_bias_10_3_V_read(grp_bn_relu_shortcut_fu_7997_relu_y_bias_10_3_V_read),
    .relu_y_bias_11_0_V_read(grp_bn_relu_shortcut_fu_7997_relu_y_bias_11_0_V_read),
    .relu_y_bias_11_1_V_read(grp_bn_relu_shortcut_fu_7997_relu_y_bias_11_1_V_read),
    .relu_y_bias_11_2_V_read(grp_bn_relu_shortcut_fu_7997_relu_y_bias_11_2_V_read),
    .relu_y_bias_11_3_V_read(grp_bn_relu_shortcut_fu_7997_relu_y_bias_11_3_V_read),
    .relu_y_bias_12_0_V_read(grp_bn_relu_shortcut_fu_7997_relu_y_bias_12_0_V_read),
    .relu_y_bias_12_1_V_read(grp_bn_relu_shortcut_fu_7997_relu_y_bias_12_1_V_read),
    .relu_y_bias_12_2_V_read(grp_bn_relu_shortcut_fu_7997_relu_y_bias_12_2_V_read),
    .relu_y_bias_12_3_V_read(grp_bn_relu_shortcut_fu_7997_relu_y_bias_12_3_V_read),
    .relu_y_bias_13_0_V_read(grp_bn_relu_shortcut_fu_7997_relu_y_bias_13_0_V_read),
    .relu_y_bias_13_1_V_read(grp_bn_relu_shortcut_fu_7997_relu_y_bias_13_1_V_read),
    .relu_y_bias_13_2_V_read(grp_bn_relu_shortcut_fu_7997_relu_y_bias_13_2_V_read),
    .relu_y_bias_13_3_V_read(grp_bn_relu_shortcut_fu_7997_relu_y_bias_13_3_V_read),
    .relu_y_bias_14_0_V_read(grp_bn_relu_shortcut_fu_7997_relu_y_bias_14_0_V_read),
    .relu_y_bias_14_1_V_read(grp_bn_relu_shortcut_fu_7997_relu_y_bias_14_1_V_read),
    .relu_y_bias_14_2_V_read(grp_bn_relu_shortcut_fu_7997_relu_y_bias_14_2_V_read),
    .relu_y_bias_14_3_V_read(grp_bn_relu_shortcut_fu_7997_relu_y_bias_14_3_V_read),
    .relu_y_bias_15_0_V_read(grp_bn_relu_shortcut_fu_7997_relu_y_bias_15_0_V_read),
    .relu_y_bias_15_1_V_read(grp_bn_relu_shortcut_fu_7997_relu_y_bias_15_1_V_read),
    .relu_y_bias_15_2_V_read(grp_bn_relu_shortcut_fu_7997_relu_y_bias_15_2_V_read),
    .relu_y_bias_15_3_V_read(grp_bn_relu_shortcut_fu_7997_relu_y_bias_15_3_V_read),
    .relu_y_bias_V_offset(grp_bn_relu_shortcut_fu_7997_relu_y_bias_V_offset),
    .relu_weight_0_0_V_s(grp_bn_relu_shortcut_fu_7997_relu_weight_0_0_V_s),
    .relu_weight_0_1_V_s(grp_bn_relu_shortcut_fu_7997_relu_weight_0_1_V_s),
    .relu_weight_0_2_V_s(grp_bn_relu_shortcut_fu_7997_relu_weight_0_2_V_s),
    .relu_weight_0_3_V_s(grp_bn_relu_shortcut_fu_7997_relu_weight_0_3_V_s),
    .relu_weight_1_0_V_s(grp_bn_relu_shortcut_fu_7997_relu_weight_1_0_V_s),
    .relu_weight_1_1_V_s(grp_bn_relu_shortcut_fu_7997_relu_weight_1_1_V_s),
    .relu_weight_1_2_V_s(grp_bn_relu_shortcut_fu_7997_relu_weight_1_2_V_s),
    .relu_weight_1_3_V_s(grp_bn_relu_shortcut_fu_7997_relu_weight_1_3_V_s),
    .relu_weight_2_0_V_s(grp_bn_relu_shortcut_fu_7997_relu_weight_2_0_V_s),
    .relu_weight_2_1_V_s(grp_bn_relu_shortcut_fu_7997_relu_weight_2_1_V_s),
    .relu_weight_2_2_V_s(grp_bn_relu_shortcut_fu_7997_relu_weight_2_2_V_s),
    .relu_weight_2_3_V_s(grp_bn_relu_shortcut_fu_7997_relu_weight_2_3_V_s),
    .relu_weight_3_0_V_s(grp_bn_relu_shortcut_fu_7997_relu_weight_3_0_V_s),
    .relu_weight_3_1_V_s(grp_bn_relu_shortcut_fu_7997_relu_weight_3_1_V_s),
    .relu_weight_3_2_V_s(grp_bn_relu_shortcut_fu_7997_relu_weight_3_2_V_s),
    .relu_weight_3_3_V_s(grp_bn_relu_shortcut_fu_7997_relu_weight_3_3_V_s),
    .relu_weight_4_0_V_s(grp_bn_relu_shortcut_fu_7997_relu_weight_4_0_V_s),
    .relu_weight_4_1_V_s(grp_bn_relu_shortcut_fu_7997_relu_weight_4_1_V_s),
    .relu_weight_4_2_V_s(grp_bn_relu_shortcut_fu_7997_relu_weight_4_2_V_s),
    .relu_weight_4_3_V_s(grp_bn_relu_shortcut_fu_7997_relu_weight_4_3_V_s),
    .relu_weight_5_0_V_s(grp_bn_relu_shortcut_fu_7997_relu_weight_5_0_V_s),
    .relu_weight_5_1_V_s(grp_bn_relu_shortcut_fu_7997_relu_weight_5_1_V_s),
    .relu_weight_5_2_V_s(grp_bn_relu_shortcut_fu_7997_relu_weight_5_2_V_s),
    .relu_weight_5_3_V_s(grp_bn_relu_shortcut_fu_7997_relu_weight_5_3_V_s),
    .relu_weight_6_0_V_s(grp_bn_relu_shortcut_fu_7997_relu_weight_6_0_V_s),
    .relu_weight_6_1_V_s(grp_bn_relu_shortcut_fu_7997_relu_weight_6_1_V_s),
    .relu_weight_6_2_V_s(grp_bn_relu_shortcut_fu_7997_relu_weight_6_2_V_s),
    .relu_weight_6_3_V_s(grp_bn_relu_shortcut_fu_7997_relu_weight_6_3_V_s),
    .relu_weight_7_0_V_s(grp_bn_relu_shortcut_fu_7997_relu_weight_7_0_V_s),
    .relu_weight_7_1_V_s(grp_bn_relu_shortcut_fu_7997_relu_weight_7_1_V_s),
    .relu_weight_7_2_V_s(grp_bn_relu_shortcut_fu_7997_relu_weight_7_2_V_s),
    .relu_weight_7_3_V_s(grp_bn_relu_shortcut_fu_7997_relu_weight_7_3_V_s),
    .relu_weight_8_0_V_s(grp_bn_relu_shortcut_fu_7997_relu_weight_8_0_V_s),
    .relu_weight_8_1_V_s(grp_bn_relu_shortcut_fu_7997_relu_weight_8_1_V_s),
    .relu_weight_8_2_V_s(grp_bn_relu_shortcut_fu_7997_relu_weight_8_2_V_s),
    .relu_weight_8_3_V_s(grp_bn_relu_shortcut_fu_7997_relu_weight_8_3_V_s),
    .relu_weight_9_0_V_s(grp_bn_relu_shortcut_fu_7997_relu_weight_9_0_V_s),
    .relu_weight_9_1_V_s(grp_bn_relu_shortcut_fu_7997_relu_weight_9_1_V_s),
    .relu_weight_9_2_V_s(grp_bn_relu_shortcut_fu_7997_relu_weight_9_2_V_s),
    .relu_weight_9_3_V_s(grp_bn_relu_shortcut_fu_7997_relu_weight_9_3_V_s),
    .relu_weight_10_0_V_read(grp_bn_relu_shortcut_fu_7997_relu_weight_10_0_V_read),
    .relu_weight_10_1_V_read(grp_bn_relu_shortcut_fu_7997_relu_weight_10_1_V_read),
    .relu_weight_10_2_V_read(grp_bn_relu_shortcut_fu_7997_relu_weight_10_2_V_read),
    .relu_weight_10_3_V_read(grp_bn_relu_shortcut_fu_7997_relu_weight_10_3_V_read),
    .relu_weight_11_0_V_read(grp_bn_relu_shortcut_fu_7997_relu_weight_11_0_V_read),
    .relu_weight_11_1_V_read(grp_bn_relu_shortcut_fu_7997_relu_weight_11_1_V_read),
    .relu_weight_11_2_V_read(grp_bn_relu_shortcut_fu_7997_relu_weight_11_2_V_read),
    .relu_weight_11_3_V_read(grp_bn_relu_shortcut_fu_7997_relu_weight_11_3_V_read),
    .relu_weight_12_0_V_read(grp_bn_relu_shortcut_fu_7997_relu_weight_12_0_V_read),
    .relu_weight_12_1_V_read(grp_bn_relu_shortcut_fu_7997_relu_weight_12_1_V_read),
    .relu_weight_12_2_V_read(grp_bn_relu_shortcut_fu_7997_relu_weight_12_2_V_read),
    .relu_weight_12_3_V_read(grp_bn_relu_shortcut_fu_7997_relu_weight_12_3_V_read),
    .relu_weight_13_0_V_read(grp_bn_relu_shortcut_fu_7997_relu_weight_13_0_V_read),
    .relu_weight_13_1_V_read(grp_bn_relu_shortcut_fu_7997_relu_weight_13_1_V_read),
    .relu_weight_13_2_V_read(grp_bn_relu_shortcut_fu_7997_relu_weight_13_2_V_read),
    .relu_weight_13_3_V_read(grp_bn_relu_shortcut_fu_7997_relu_weight_13_3_V_read),
    .relu_weight_14_0_V_read(grp_bn_relu_shortcut_fu_7997_relu_weight_14_0_V_read),
    .relu_weight_14_1_V_read(grp_bn_relu_shortcut_fu_7997_relu_weight_14_1_V_read),
    .relu_weight_14_2_V_read(grp_bn_relu_shortcut_fu_7997_relu_weight_14_2_V_read),
    .relu_weight_14_3_V_read(grp_bn_relu_shortcut_fu_7997_relu_weight_14_3_V_read),
    .relu_weight_15_0_V_read(grp_bn_relu_shortcut_fu_7997_relu_weight_15_0_V_read),
    .relu_weight_15_1_V_read(grp_bn_relu_shortcut_fu_7997_relu_weight_15_1_V_read),
    .relu_weight_15_2_V_read(grp_bn_relu_shortcut_fu_7997_relu_weight_15_2_V_read),
    .relu_weight_15_3_V_read(grp_bn_relu_shortcut_fu_7997_relu_weight_15_3_V_read),
    .relu_weight_V_offset(grp_bn_relu_shortcut_fu_7997_relu_weight_V_offset),
    .stride(grp_bn_relu_shortcut_fu_7997_stride),
    .channel_tile(grp_bn_relu_shortcut_fu_7997_channel_tile),
    .H_fmap(grp_bn_relu_shortcut_fu_7997_H_fmap)
);

avgpool_concat grp_avgpool_concat_fu_18743(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_avgpool_concat_fu_18743_ap_start),
    .ap_done(grp_avgpool_concat_fu_18743_ap_done),
    .ap_idle(grp_avgpool_concat_fu_18743_ap_idle),
    .ap_ready(grp_avgpool_concat_fu_18743_ap_ready),
    .outputs_0_0_V_address0(grp_avgpool_concat_fu_18743_outputs_0_0_V_address0),
    .outputs_0_0_V_ce0(grp_avgpool_concat_fu_18743_outputs_0_0_V_ce0),
    .outputs_0_0_V_we0(grp_avgpool_concat_fu_18743_outputs_0_0_V_we0),
    .outputs_0_0_V_d0(grp_avgpool_concat_fu_18743_outputs_0_0_V_d0),
    .outputs_0_0_V_q0(out_buf_0_0_0_V_q0),
    .outputs_0_0_V_address1(grp_avgpool_concat_fu_18743_outputs_0_0_V_address1),
    .outputs_0_0_V_ce1(grp_avgpool_concat_fu_18743_outputs_0_0_V_ce1),
    .outputs_0_0_V_we1(grp_avgpool_concat_fu_18743_outputs_0_0_V_we1),
    .outputs_0_0_V_d1(grp_avgpool_concat_fu_18743_outputs_0_0_V_d1),
    .outputs_0_1_V_address0(grp_avgpool_concat_fu_18743_outputs_0_1_V_address0),
    .outputs_0_1_V_ce0(grp_avgpool_concat_fu_18743_outputs_0_1_V_ce0),
    .outputs_0_1_V_we0(grp_avgpool_concat_fu_18743_outputs_0_1_V_we0),
    .outputs_0_1_V_d0(grp_avgpool_concat_fu_18743_outputs_0_1_V_d0),
    .outputs_0_1_V_q0(out_buf_0_0_1_V_q0),
    .outputs_0_1_V_address1(grp_avgpool_concat_fu_18743_outputs_0_1_V_address1),
    .outputs_0_1_V_ce1(grp_avgpool_concat_fu_18743_outputs_0_1_V_ce1),
    .outputs_0_1_V_we1(grp_avgpool_concat_fu_18743_outputs_0_1_V_we1),
    .outputs_0_1_V_d1(grp_avgpool_concat_fu_18743_outputs_0_1_V_d1),
    .outputs_0_2_V_address0(grp_avgpool_concat_fu_18743_outputs_0_2_V_address0),
    .outputs_0_2_V_ce0(grp_avgpool_concat_fu_18743_outputs_0_2_V_ce0),
    .outputs_0_2_V_we0(grp_avgpool_concat_fu_18743_outputs_0_2_V_we0),
    .outputs_0_2_V_d0(grp_avgpool_concat_fu_18743_outputs_0_2_V_d0),
    .outputs_0_2_V_q0(out_buf_0_0_2_V_q0),
    .outputs_0_2_V_address1(grp_avgpool_concat_fu_18743_outputs_0_2_V_address1),
    .outputs_0_2_V_ce1(grp_avgpool_concat_fu_18743_outputs_0_2_V_ce1),
    .outputs_0_2_V_we1(grp_avgpool_concat_fu_18743_outputs_0_2_V_we1),
    .outputs_0_2_V_d1(grp_avgpool_concat_fu_18743_outputs_0_2_V_d1),
    .outputs_0_3_V_address0(grp_avgpool_concat_fu_18743_outputs_0_3_V_address0),
    .outputs_0_3_V_ce0(grp_avgpool_concat_fu_18743_outputs_0_3_V_ce0),
    .outputs_0_3_V_we0(grp_avgpool_concat_fu_18743_outputs_0_3_V_we0),
    .outputs_0_3_V_d0(grp_avgpool_concat_fu_18743_outputs_0_3_V_d0),
    .outputs_0_3_V_q0(out_buf_0_0_3_V_q0),
    .outputs_0_3_V_address1(grp_avgpool_concat_fu_18743_outputs_0_3_V_address1),
    .outputs_0_3_V_ce1(grp_avgpool_concat_fu_18743_outputs_0_3_V_ce1),
    .outputs_0_3_V_we1(grp_avgpool_concat_fu_18743_outputs_0_3_V_we1),
    .outputs_0_3_V_d1(grp_avgpool_concat_fu_18743_outputs_0_3_V_d1),
    .outputs_0_4_V_address0(grp_avgpool_concat_fu_18743_outputs_0_4_V_address0),
    .outputs_0_4_V_ce0(grp_avgpool_concat_fu_18743_outputs_0_4_V_ce0),
    .outputs_0_4_V_we0(grp_avgpool_concat_fu_18743_outputs_0_4_V_we0),
    .outputs_0_4_V_d0(grp_avgpool_concat_fu_18743_outputs_0_4_V_d0),
    .outputs_0_4_V_q0(out_buf_0_0_4_V_q0),
    .outputs_0_4_V_address1(grp_avgpool_concat_fu_18743_outputs_0_4_V_address1),
    .outputs_0_4_V_ce1(grp_avgpool_concat_fu_18743_outputs_0_4_V_ce1),
    .outputs_0_4_V_we1(grp_avgpool_concat_fu_18743_outputs_0_4_V_we1),
    .outputs_0_4_V_d1(grp_avgpool_concat_fu_18743_outputs_0_4_V_d1),
    .outputs_0_5_V_address0(grp_avgpool_concat_fu_18743_outputs_0_5_V_address0),
    .outputs_0_5_V_ce0(grp_avgpool_concat_fu_18743_outputs_0_5_V_ce0),
    .outputs_0_5_V_we0(grp_avgpool_concat_fu_18743_outputs_0_5_V_we0),
    .outputs_0_5_V_d0(grp_avgpool_concat_fu_18743_outputs_0_5_V_d0),
    .outputs_0_5_V_q0(out_buf_0_0_5_V_q0),
    .outputs_0_5_V_address1(grp_avgpool_concat_fu_18743_outputs_0_5_V_address1),
    .outputs_0_5_V_ce1(grp_avgpool_concat_fu_18743_outputs_0_5_V_ce1),
    .outputs_0_5_V_we1(grp_avgpool_concat_fu_18743_outputs_0_5_V_we1),
    .outputs_0_5_V_d1(grp_avgpool_concat_fu_18743_outputs_0_5_V_d1),
    .outputs_0_6_V_address0(grp_avgpool_concat_fu_18743_outputs_0_6_V_address0),
    .outputs_0_6_V_ce0(grp_avgpool_concat_fu_18743_outputs_0_6_V_ce0),
    .outputs_0_6_V_we0(grp_avgpool_concat_fu_18743_outputs_0_6_V_we0),
    .outputs_0_6_V_d0(grp_avgpool_concat_fu_18743_outputs_0_6_V_d0),
    .outputs_0_6_V_q0(out_buf_0_0_6_V_q0),
    .outputs_0_6_V_address1(grp_avgpool_concat_fu_18743_outputs_0_6_V_address1),
    .outputs_0_6_V_ce1(grp_avgpool_concat_fu_18743_outputs_0_6_V_ce1),
    .outputs_0_6_V_we1(grp_avgpool_concat_fu_18743_outputs_0_6_V_we1),
    .outputs_0_6_V_d1(grp_avgpool_concat_fu_18743_outputs_0_6_V_d1),
    .outputs_0_7_V_address0(grp_avgpool_concat_fu_18743_outputs_0_7_V_address0),
    .outputs_0_7_V_ce0(grp_avgpool_concat_fu_18743_outputs_0_7_V_ce0),
    .outputs_0_7_V_we0(grp_avgpool_concat_fu_18743_outputs_0_7_V_we0),
    .outputs_0_7_V_d0(grp_avgpool_concat_fu_18743_outputs_0_7_V_d0),
    .outputs_0_7_V_q0(out_buf_0_0_7_V_q0),
    .outputs_0_7_V_address1(grp_avgpool_concat_fu_18743_outputs_0_7_V_address1),
    .outputs_0_7_V_ce1(grp_avgpool_concat_fu_18743_outputs_0_7_V_ce1),
    .outputs_0_7_V_we1(grp_avgpool_concat_fu_18743_outputs_0_7_V_we1),
    .outputs_0_7_V_d1(grp_avgpool_concat_fu_18743_outputs_0_7_V_d1),
    .outputs_0_8_V_address0(grp_avgpool_concat_fu_18743_outputs_0_8_V_address0),
    .outputs_0_8_V_ce0(grp_avgpool_concat_fu_18743_outputs_0_8_V_ce0),
    .outputs_0_8_V_we0(grp_avgpool_concat_fu_18743_outputs_0_8_V_we0),
    .outputs_0_8_V_d0(grp_avgpool_concat_fu_18743_outputs_0_8_V_d0),
    .outputs_0_8_V_q0(out_buf_0_0_8_V_q0),
    .outputs_0_8_V_address1(grp_avgpool_concat_fu_18743_outputs_0_8_V_address1),
    .outputs_0_8_V_ce1(grp_avgpool_concat_fu_18743_outputs_0_8_V_ce1),
    .outputs_0_8_V_we1(grp_avgpool_concat_fu_18743_outputs_0_8_V_we1),
    .outputs_0_8_V_d1(grp_avgpool_concat_fu_18743_outputs_0_8_V_d1),
    .outputs_0_9_V_address0(grp_avgpool_concat_fu_18743_outputs_0_9_V_address0),
    .outputs_0_9_V_ce0(grp_avgpool_concat_fu_18743_outputs_0_9_V_ce0),
    .outputs_0_9_V_we0(grp_avgpool_concat_fu_18743_outputs_0_9_V_we0),
    .outputs_0_9_V_d0(grp_avgpool_concat_fu_18743_outputs_0_9_V_d0),
    .outputs_0_9_V_q0(out_buf_0_0_9_V_q0),
    .outputs_0_9_V_address1(grp_avgpool_concat_fu_18743_outputs_0_9_V_address1),
    .outputs_0_9_V_ce1(grp_avgpool_concat_fu_18743_outputs_0_9_V_ce1),
    .outputs_0_9_V_we1(grp_avgpool_concat_fu_18743_outputs_0_9_V_we1),
    .outputs_0_9_V_d1(grp_avgpool_concat_fu_18743_outputs_0_9_V_d1),
    .outputs_0_10_V_address0(grp_avgpool_concat_fu_18743_outputs_0_10_V_address0),
    .outputs_0_10_V_ce0(grp_avgpool_concat_fu_18743_outputs_0_10_V_ce0),
    .outputs_0_10_V_we0(grp_avgpool_concat_fu_18743_outputs_0_10_V_we0),
    .outputs_0_10_V_d0(grp_avgpool_concat_fu_18743_outputs_0_10_V_d0),
    .outputs_0_10_V_q0(out_buf_0_0_10_V_q0),
    .outputs_0_10_V_address1(grp_avgpool_concat_fu_18743_outputs_0_10_V_address1),
    .outputs_0_10_V_ce1(grp_avgpool_concat_fu_18743_outputs_0_10_V_ce1),
    .outputs_0_10_V_we1(grp_avgpool_concat_fu_18743_outputs_0_10_V_we1),
    .outputs_0_10_V_d1(grp_avgpool_concat_fu_18743_outputs_0_10_V_d1),
    .outputs_0_11_V_address0(grp_avgpool_concat_fu_18743_outputs_0_11_V_address0),
    .outputs_0_11_V_ce0(grp_avgpool_concat_fu_18743_outputs_0_11_V_ce0),
    .outputs_0_11_V_we0(grp_avgpool_concat_fu_18743_outputs_0_11_V_we0),
    .outputs_0_11_V_d0(grp_avgpool_concat_fu_18743_outputs_0_11_V_d0),
    .outputs_0_11_V_q0(out_buf_0_0_11_V_q0),
    .outputs_0_11_V_address1(grp_avgpool_concat_fu_18743_outputs_0_11_V_address1),
    .outputs_0_11_V_ce1(grp_avgpool_concat_fu_18743_outputs_0_11_V_ce1),
    .outputs_0_11_V_we1(grp_avgpool_concat_fu_18743_outputs_0_11_V_we1),
    .outputs_0_11_V_d1(grp_avgpool_concat_fu_18743_outputs_0_11_V_d1),
    .outputs_0_12_V_address0(grp_avgpool_concat_fu_18743_outputs_0_12_V_address0),
    .outputs_0_12_V_ce0(grp_avgpool_concat_fu_18743_outputs_0_12_V_ce0),
    .outputs_0_12_V_we0(grp_avgpool_concat_fu_18743_outputs_0_12_V_we0),
    .outputs_0_12_V_d0(grp_avgpool_concat_fu_18743_outputs_0_12_V_d0),
    .outputs_0_12_V_q0(out_buf_0_0_12_V_q0),
    .outputs_0_12_V_address1(grp_avgpool_concat_fu_18743_outputs_0_12_V_address1),
    .outputs_0_12_V_ce1(grp_avgpool_concat_fu_18743_outputs_0_12_V_ce1),
    .outputs_0_12_V_we1(grp_avgpool_concat_fu_18743_outputs_0_12_V_we1),
    .outputs_0_12_V_d1(grp_avgpool_concat_fu_18743_outputs_0_12_V_d1),
    .outputs_0_13_V_address0(grp_avgpool_concat_fu_18743_outputs_0_13_V_address0),
    .outputs_0_13_V_ce0(grp_avgpool_concat_fu_18743_outputs_0_13_V_ce0),
    .outputs_0_13_V_we0(grp_avgpool_concat_fu_18743_outputs_0_13_V_we0),
    .outputs_0_13_V_d0(grp_avgpool_concat_fu_18743_outputs_0_13_V_d0),
    .outputs_0_13_V_q0(out_buf_0_0_13_V_q0),
    .outputs_0_13_V_address1(grp_avgpool_concat_fu_18743_outputs_0_13_V_address1),
    .outputs_0_13_V_ce1(grp_avgpool_concat_fu_18743_outputs_0_13_V_ce1),
    .outputs_0_13_V_we1(grp_avgpool_concat_fu_18743_outputs_0_13_V_we1),
    .outputs_0_13_V_d1(grp_avgpool_concat_fu_18743_outputs_0_13_V_d1),
    .outputs_0_14_V_address0(grp_avgpool_concat_fu_18743_outputs_0_14_V_address0),
    .outputs_0_14_V_ce0(grp_avgpool_concat_fu_18743_outputs_0_14_V_ce0),
    .outputs_0_14_V_we0(grp_avgpool_concat_fu_18743_outputs_0_14_V_we0),
    .outputs_0_14_V_d0(grp_avgpool_concat_fu_18743_outputs_0_14_V_d0),
    .outputs_0_14_V_q0(out_buf_0_0_14_V_q0),
    .outputs_0_14_V_address1(grp_avgpool_concat_fu_18743_outputs_0_14_V_address1),
    .outputs_0_14_V_ce1(grp_avgpool_concat_fu_18743_outputs_0_14_V_ce1),
    .outputs_0_14_V_we1(grp_avgpool_concat_fu_18743_outputs_0_14_V_we1),
    .outputs_0_14_V_d1(grp_avgpool_concat_fu_18743_outputs_0_14_V_d1),
    .outputs_0_15_V_address0(grp_avgpool_concat_fu_18743_outputs_0_15_V_address0),
    .outputs_0_15_V_ce0(grp_avgpool_concat_fu_18743_outputs_0_15_V_ce0),
    .outputs_0_15_V_we0(grp_avgpool_concat_fu_18743_outputs_0_15_V_we0),
    .outputs_0_15_V_d0(grp_avgpool_concat_fu_18743_outputs_0_15_V_d0),
    .outputs_0_15_V_q0(out_buf_0_0_15_V_q0),
    .outputs_0_15_V_address1(grp_avgpool_concat_fu_18743_outputs_0_15_V_address1),
    .outputs_0_15_V_ce1(grp_avgpool_concat_fu_18743_outputs_0_15_V_ce1),
    .outputs_0_15_V_we1(grp_avgpool_concat_fu_18743_outputs_0_15_V_we1),
    .outputs_0_15_V_d1(grp_avgpool_concat_fu_18743_outputs_0_15_V_d1),
    .outputs_1_0_V_address0(grp_avgpool_concat_fu_18743_outputs_1_0_V_address0),
    .outputs_1_0_V_ce0(grp_avgpool_concat_fu_18743_outputs_1_0_V_ce0),
    .outputs_1_0_V_we0(grp_avgpool_concat_fu_18743_outputs_1_0_V_we0),
    .outputs_1_0_V_d0(grp_avgpool_concat_fu_18743_outputs_1_0_V_d0),
    .outputs_1_0_V_q0(out_buf_0_1_0_V_q0),
    .outputs_1_0_V_address1(grp_avgpool_concat_fu_18743_outputs_1_0_V_address1),
    .outputs_1_0_V_ce1(grp_avgpool_concat_fu_18743_outputs_1_0_V_ce1),
    .outputs_1_0_V_we1(grp_avgpool_concat_fu_18743_outputs_1_0_V_we1),
    .outputs_1_0_V_d1(grp_avgpool_concat_fu_18743_outputs_1_0_V_d1),
    .outputs_1_1_V_address0(grp_avgpool_concat_fu_18743_outputs_1_1_V_address0),
    .outputs_1_1_V_ce0(grp_avgpool_concat_fu_18743_outputs_1_1_V_ce0),
    .outputs_1_1_V_we0(grp_avgpool_concat_fu_18743_outputs_1_1_V_we0),
    .outputs_1_1_V_d0(grp_avgpool_concat_fu_18743_outputs_1_1_V_d0),
    .outputs_1_1_V_q0(out_buf_0_1_1_V_q0),
    .outputs_1_1_V_address1(grp_avgpool_concat_fu_18743_outputs_1_1_V_address1),
    .outputs_1_1_V_ce1(grp_avgpool_concat_fu_18743_outputs_1_1_V_ce1),
    .outputs_1_1_V_we1(grp_avgpool_concat_fu_18743_outputs_1_1_V_we1),
    .outputs_1_1_V_d1(grp_avgpool_concat_fu_18743_outputs_1_1_V_d1),
    .outputs_1_2_V_address0(grp_avgpool_concat_fu_18743_outputs_1_2_V_address0),
    .outputs_1_2_V_ce0(grp_avgpool_concat_fu_18743_outputs_1_2_V_ce0),
    .outputs_1_2_V_we0(grp_avgpool_concat_fu_18743_outputs_1_2_V_we0),
    .outputs_1_2_V_d0(grp_avgpool_concat_fu_18743_outputs_1_2_V_d0),
    .outputs_1_2_V_q0(out_buf_0_1_2_V_q0),
    .outputs_1_2_V_address1(grp_avgpool_concat_fu_18743_outputs_1_2_V_address1),
    .outputs_1_2_V_ce1(grp_avgpool_concat_fu_18743_outputs_1_2_V_ce1),
    .outputs_1_2_V_we1(grp_avgpool_concat_fu_18743_outputs_1_2_V_we1),
    .outputs_1_2_V_d1(grp_avgpool_concat_fu_18743_outputs_1_2_V_d1),
    .outputs_1_3_V_address0(grp_avgpool_concat_fu_18743_outputs_1_3_V_address0),
    .outputs_1_3_V_ce0(grp_avgpool_concat_fu_18743_outputs_1_3_V_ce0),
    .outputs_1_3_V_we0(grp_avgpool_concat_fu_18743_outputs_1_3_V_we0),
    .outputs_1_3_V_d0(grp_avgpool_concat_fu_18743_outputs_1_3_V_d0),
    .outputs_1_3_V_q0(out_buf_0_1_3_V_q0),
    .outputs_1_3_V_address1(grp_avgpool_concat_fu_18743_outputs_1_3_V_address1),
    .outputs_1_3_V_ce1(grp_avgpool_concat_fu_18743_outputs_1_3_V_ce1),
    .outputs_1_3_V_we1(grp_avgpool_concat_fu_18743_outputs_1_3_V_we1),
    .outputs_1_3_V_d1(grp_avgpool_concat_fu_18743_outputs_1_3_V_d1),
    .outputs_1_4_V_address0(grp_avgpool_concat_fu_18743_outputs_1_4_V_address0),
    .outputs_1_4_V_ce0(grp_avgpool_concat_fu_18743_outputs_1_4_V_ce0),
    .outputs_1_4_V_we0(grp_avgpool_concat_fu_18743_outputs_1_4_V_we0),
    .outputs_1_4_V_d0(grp_avgpool_concat_fu_18743_outputs_1_4_V_d0),
    .outputs_1_4_V_q0(out_buf_0_1_4_V_q0),
    .outputs_1_4_V_address1(grp_avgpool_concat_fu_18743_outputs_1_4_V_address1),
    .outputs_1_4_V_ce1(grp_avgpool_concat_fu_18743_outputs_1_4_V_ce1),
    .outputs_1_4_V_we1(grp_avgpool_concat_fu_18743_outputs_1_4_V_we1),
    .outputs_1_4_V_d1(grp_avgpool_concat_fu_18743_outputs_1_4_V_d1),
    .outputs_1_5_V_address0(grp_avgpool_concat_fu_18743_outputs_1_5_V_address0),
    .outputs_1_5_V_ce0(grp_avgpool_concat_fu_18743_outputs_1_5_V_ce0),
    .outputs_1_5_V_we0(grp_avgpool_concat_fu_18743_outputs_1_5_V_we0),
    .outputs_1_5_V_d0(grp_avgpool_concat_fu_18743_outputs_1_5_V_d0),
    .outputs_1_5_V_q0(out_buf_0_1_5_V_q0),
    .outputs_1_5_V_address1(grp_avgpool_concat_fu_18743_outputs_1_5_V_address1),
    .outputs_1_5_V_ce1(grp_avgpool_concat_fu_18743_outputs_1_5_V_ce1),
    .outputs_1_5_V_we1(grp_avgpool_concat_fu_18743_outputs_1_5_V_we1),
    .outputs_1_5_V_d1(grp_avgpool_concat_fu_18743_outputs_1_5_V_d1),
    .outputs_1_6_V_address0(grp_avgpool_concat_fu_18743_outputs_1_6_V_address0),
    .outputs_1_6_V_ce0(grp_avgpool_concat_fu_18743_outputs_1_6_V_ce0),
    .outputs_1_6_V_we0(grp_avgpool_concat_fu_18743_outputs_1_6_V_we0),
    .outputs_1_6_V_d0(grp_avgpool_concat_fu_18743_outputs_1_6_V_d0),
    .outputs_1_6_V_q0(out_buf_0_1_6_V_q0),
    .outputs_1_6_V_address1(grp_avgpool_concat_fu_18743_outputs_1_6_V_address1),
    .outputs_1_6_V_ce1(grp_avgpool_concat_fu_18743_outputs_1_6_V_ce1),
    .outputs_1_6_V_we1(grp_avgpool_concat_fu_18743_outputs_1_6_V_we1),
    .outputs_1_6_V_d1(grp_avgpool_concat_fu_18743_outputs_1_6_V_d1),
    .outputs_1_7_V_address0(grp_avgpool_concat_fu_18743_outputs_1_7_V_address0),
    .outputs_1_7_V_ce0(grp_avgpool_concat_fu_18743_outputs_1_7_V_ce0),
    .outputs_1_7_V_we0(grp_avgpool_concat_fu_18743_outputs_1_7_V_we0),
    .outputs_1_7_V_d0(grp_avgpool_concat_fu_18743_outputs_1_7_V_d0),
    .outputs_1_7_V_q0(out_buf_0_1_7_V_q0),
    .outputs_1_7_V_address1(grp_avgpool_concat_fu_18743_outputs_1_7_V_address1),
    .outputs_1_7_V_ce1(grp_avgpool_concat_fu_18743_outputs_1_7_V_ce1),
    .outputs_1_7_V_we1(grp_avgpool_concat_fu_18743_outputs_1_7_V_we1),
    .outputs_1_7_V_d1(grp_avgpool_concat_fu_18743_outputs_1_7_V_d1),
    .outputs_1_8_V_address0(grp_avgpool_concat_fu_18743_outputs_1_8_V_address0),
    .outputs_1_8_V_ce0(grp_avgpool_concat_fu_18743_outputs_1_8_V_ce0),
    .outputs_1_8_V_we0(grp_avgpool_concat_fu_18743_outputs_1_8_V_we0),
    .outputs_1_8_V_d0(grp_avgpool_concat_fu_18743_outputs_1_8_V_d0),
    .outputs_1_8_V_q0(out_buf_0_1_8_V_q0),
    .outputs_1_8_V_address1(grp_avgpool_concat_fu_18743_outputs_1_8_V_address1),
    .outputs_1_8_V_ce1(grp_avgpool_concat_fu_18743_outputs_1_8_V_ce1),
    .outputs_1_8_V_we1(grp_avgpool_concat_fu_18743_outputs_1_8_V_we1),
    .outputs_1_8_V_d1(grp_avgpool_concat_fu_18743_outputs_1_8_V_d1),
    .outputs_1_9_V_address0(grp_avgpool_concat_fu_18743_outputs_1_9_V_address0),
    .outputs_1_9_V_ce0(grp_avgpool_concat_fu_18743_outputs_1_9_V_ce0),
    .outputs_1_9_V_we0(grp_avgpool_concat_fu_18743_outputs_1_9_V_we0),
    .outputs_1_9_V_d0(grp_avgpool_concat_fu_18743_outputs_1_9_V_d0),
    .outputs_1_9_V_q0(out_buf_0_1_9_V_q0),
    .outputs_1_9_V_address1(grp_avgpool_concat_fu_18743_outputs_1_9_V_address1),
    .outputs_1_9_V_ce1(grp_avgpool_concat_fu_18743_outputs_1_9_V_ce1),
    .outputs_1_9_V_we1(grp_avgpool_concat_fu_18743_outputs_1_9_V_we1),
    .outputs_1_9_V_d1(grp_avgpool_concat_fu_18743_outputs_1_9_V_d1),
    .outputs_1_10_V_address0(grp_avgpool_concat_fu_18743_outputs_1_10_V_address0),
    .outputs_1_10_V_ce0(grp_avgpool_concat_fu_18743_outputs_1_10_V_ce0),
    .outputs_1_10_V_we0(grp_avgpool_concat_fu_18743_outputs_1_10_V_we0),
    .outputs_1_10_V_d0(grp_avgpool_concat_fu_18743_outputs_1_10_V_d0),
    .outputs_1_10_V_q0(out_buf_0_1_10_V_q0),
    .outputs_1_10_V_address1(grp_avgpool_concat_fu_18743_outputs_1_10_V_address1),
    .outputs_1_10_V_ce1(grp_avgpool_concat_fu_18743_outputs_1_10_V_ce1),
    .outputs_1_10_V_we1(grp_avgpool_concat_fu_18743_outputs_1_10_V_we1),
    .outputs_1_10_V_d1(grp_avgpool_concat_fu_18743_outputs_1_10_V_d1),
    .outputs_1_11_V_address0(grp_avgpool_concat_fu_18743_outputs_1_11_V_address0),
    .outputs_1_11_V_ce0(grp_avgpool_concat_fu_18743_outputs_1_11_V_ce0),
    .outputs_1_11_V_we0(grp_avgpool_concat_fu_18743_outputs_1_11_V_we0),
    .outputs_1_11_V_d0(grp_avgpool_concat_fu_18743_outputs_1_11_V_d0),
    .outputs_1_11_V_q0(out_buf_0_1_11_V_q0),
    .outputs_1_11_V_address1(grp_avgpool_concat_fu_18743_outputs_1_11_V_address1),
    .outputs_1_11_V_ce1(grp_avgpool_concat_fu_18743_outputs_1_11_V_ce1),
    .outputs_1_11_V_we1(grp_avgpool_concat_fu_18743_outputs_1_11_V_we1),
    .outputs_1_11_V_d1(grp_avgpool_concat_fu_18743_outputs_1_11_V_d1),
    .outputs_1_12_V_address0(grp_avgpool_concat_fu_18743_outputs_1_12_V_address0),
    .outputs_1_12_V_ce0(grp_avgpool_concat_fu_18743_outputs_1_12_V_ce0),
    .outputs_1_12_V_we0(grp_avgpool_concat_fu_18743_outputs_1_12_V_we0),
    .outputs_1_12_V_d0(grp_avgpool_concat_fu_18743_outputs_1_12_V_d0),
    .outputs_1_12_V_q0(out_buf_0_1_12_V_q0),
    .outputs_1_12_V_address1(grp_avgpool_concat_fu_18743_outputs_1_12_V_address1),
    .outputs_1_12_V_ce1(grp_avgpool_concat_fu_18743_outputs_1_12_V_ce1),
    .outputs_1_12_V_we1(grp_avgpool_concat_fu_18743_outputs_1_12_V_we1),
    .outputs_1_12_V_d1(grp_avgpool_concat_fu_18743_outputs_1_12_V_d1),
    .outputs_1_13_V_address0(grp_avgpool_concat_fu_18743_outputs_1_13_V_address0),
    .outputs_1_13_V_ce0(grp_avgpool_concat_fu_18743_outputs_1_13_V_ce0),
    .outputs_1_13_V_we0(grp_avgpool_concat_fu_18743_outputs_1_13_V_we0),
    .outputs_1_13_V_d0(grp_avgpool_concat_fu_18743_outputs_1_13_V_d0),
    .outputs_1_13_V_q0(out_buf_0_1_13_V_q0),
    .outputs_1_13_V_address1(grp_avgpool_concat_fu_18743_outputs_1_13_V_address1),
    .outputs_1_13_V_ce1(grp_avgpool_concat_fu_18743_outputs_1_13_V_ce1),
    .outputs_1_13_V_we1(grp_avgpool_concat_fu_18743_outputs_1_13_V_we1),
    .outputs_1_13_V_d1(grp_avgpool_concat_fu_18743_outputs_1_13_V_d1),
    .outputs_1_14_V_address0(grp_avgpool_concat_fu_18743_outputs_1_14_V_address0),
    .outputs_1_14_V_ce0(grp_avgpool_concat_fu_18743_outputs_1_14_V_ce0),
    .outputs_1_14_V_we0(grp_avgpool_concat_fu_18743_outputs_1_14_V_we0),
    .outputs_1_14_V_d0(grp_avgpool_concat_fu_18743_outputs_1_14_V_d0),
    .outputs_1_14_V_q0(out_buf_0_1_14_V_q0),
    .outputs_1_14_V_address1(grp_avgpool_concat_fu_18743_outputs_1_14_V_address1),
    .outputs_1_14_V_ce1(grp_avgpool_concat_fu_18743_outputs_1_14_V_ce1),
    .outputs_1_14_V_we1(grp_avgpool_concat_fu_18743_outputs_1_14_V_we1),
    .outputs_1_14_V_d1(grp_avgpool_concat_fu_18743_outputs_1_14_V_d1),
    .outputs_1_15_V_address0(grp_avgpool_concat_fu_18743_outputs_1_15_V_address0),
    .outputs_1_15_V_ce0(grp_avgpool_concat_fu_18743_outputs_1_15_V_ce0),
    .outputs_1_15_V_we0(grp_avgpool_concat_fu_18743_outputs_1_15_V_we0),
    .outputs_1_15_V_d0(grp_avgpool_concat_fu_18743_outputs_1_15_V_d0),
    .outputs_1_15_V_q0(out_buf_0_1_15_V_q0),
    .outputs_1_15_V_address1(grp_avgpool_concat_fu_18743_outputs_1_15_V_address1),
    .outputs_1_15_V_ce1(grp_avgpool_concat_fu_18743_outputs_1_15_V_ce1),
    .outputs_1_15_V_we1(grp_avgpool_concat_fu_18743_outputs_1_15_V_we1),
    .outputs_1_15_V_d1(grp_avgpool_concat_fu_18743_outputs_1_15_V_d1),
    .outputs_2_0_V_address0(grp_avgpool_concat_fu_18743_outputs_2_0_V_address0),
    .outputs_2_0_V_ce0(grp_avgpool_concat_fu_18743_outputs_2_0_V_ce0),
    .outputs_2_0_V_we0(grp_avgpool_concat_fu_18743_outputs_2_0_V_we0),
    .outputs_2_0_V_d0(grp_avgpool_concat_fu_18743_outputs_2_0_V_d0),
    .outputs_2_0_V_q0(out_buf_0_2_0_V_q0),
    .outputs_2_0_V_address1(grp_avgpool_concat_fu_18743_outputs_2_0_V_address1),
    .outputs_2_0_V_ce1(grp_avgpool_concat_fu_18743_outputs_2_0_V_ce1),
    .outputs_2_0_V_we1(grp_avgpool_concat_fu_18743_outputs_2_0_V_we1),
    .outputs_2_0_V_d1(grp_avgpool_concat_fu_18743_outputs_2_0_V_d1),
    .outputs_2_1_V_address0(grp_avgpool_concat_fu_18743_outputs_2_1_V_address0),
    .outputs_2_1_V_ce0(grp_avgpool_concat_fu_18743_outputs_2_1_V_ce0),
    .outputs_2_1_V_we0(grp_avgpool_concat_fu_18743_outputs_2_1_V_we0),
    .outputs_2_1_V_d0(grp_avgpool_concat_fu_18743_outputs_2_1_V_d0),
    .outputs_2_1_V_q0(out_buf_0_2_1_V_q0),
    .outputs_2_1_V_address1(grp_avgpool_concat_fu_18743_outputs_2_1_V_address1),
    .outputs_2_1_V_ce1(grp_avgpool_concat_fu_18743_outputs_2_1_V_ce1),
    .outputs_2_1_V_we1(grp_avgpool_concat_fu_18743_outputs_2_1_V_we1),
    .outputs_2_1_V_d1(grp_avgpool_concat_fu_18743_outputs_2_1_V_d1),
    .outputs_2_2_V_address0(grp_avgpool_concat_fu_18743_outputs_2_2_V_address0),
    .outputs_2_2_V_ce0(grp_avgpool_concat_fu_18743_outputs_2_2_V_ce0),
    .outputs_2_2_V_we0(grp_avgpool_concat_fu_18743_outputs_2_2_V_we0),
    .outputs_2_2_V_d0(grp_avgpool_concat_fu_18743_outputs_2_2_V_d0),
    .outputs_2_2_V_q0(out_buf_0_2_2_V_q0),
    .outputs_2_2_V_address1(grp_avgpool_concat_fu_18743_outputs_2_2_V_address1),
    .outputs_2_2_V_ce1(grp_avgpool_concat_fu_18743_outputs_2_2_V_ce1),
    .outputs_2_2_V_we1(grp_avgpool_concat_fu_18743_outputs_2_2_V_we1),
    .outputs_2_2_V_d1(grp_avgpool_concat_fu_18743_outputs_2_2_V_d1),
    .outputs_2_3_V_address0(grp_avgpool_concat_fu_18743_outputs_2_3_V_address0),
    .outputs_2_3_V_ce0(grp_avgpool_concat_fu_18743_outputs_2_3_V_ce0),
    .outputs_2_3_V_we0(grp_avgpool_concat_fu_18743_outputs_2_3_V_we0),
    .outputs_2_3_V_d0(grp_avgpool_concat_fu_18743_outputs_2_3_V_d0),
    .outputs_2_3_V_q0(out_buf_0_2_3_V_q0),
    .outputs_2_3_V_address1(grp_avgpool_concat_fu_18743_outputs_2_3_V_address1),
    .outputs_2_3_V_ce1(grp_avgpool_concat_fu_18743_outputs_2_3_V_ce1),
    .outputs_2_3_V_we1(grp_avgpool_concat_fu_18743_outputs_2_3_V_we1),
    .outputs_2_3_V_d1(grp_avgpool_concat_fu_18743_outputs_2_3_V_d1),
    .outputs_2_4_V_address0(grp_avgpool_concat_fu_18743_outputs_2_4_V_address0),
    .outputs_2_4_V_ce0(grp_avgpool_concat_fu_18743_outputs_2_4_V_ce0),
    .outputs_2_4_V_we0(grp_avgpool_concat_fu_18743_outputs_2_4_V_we0),
    .outputs_2_4_V_d0(grp_avgpool_concat_fu_18743_outputs_2_4_V_d0),
    .outputs_2_4_V_q0(out_buf_0_2_4_V_q0),
    .outputs_2_4_V_address1(grp_avgpool_concat_fu_18743_outputs_2_4_V_address1),
    .outputs_2_4_V_ce1(grp_avgpool_concat_fu_18743_outputs_2_4_V_ce1),
    .outputs_2_4_V_we1(grp_avgpool_concat_fu_18743_outputs_2_4_V_we1),
    .outputs_2_4_V_d1(grp_avgpool_concat_fu_18743_outputs_2_4_V_d1),
    .outputs_2_5_V_address0(grp_avgpool_concat_fu_18743_outputs_2_5_V_address0),
    .outputs_2_5_V_ce0(grp_avgpool_concat_fu_18743_outputs_2_5_V_ce0),
    .outputs_2_5_V_we0(grp_avgpool_concat_fu_18743_outputs_2_5_V_we0),
    .outputs_2_5_V_d0(grp_avgpool_concat_fu_18743_outputs_2_5_V_d0),
    .outputs_2_5_V_q0(out_buf_0_2_5_V_q0),
    .outputs_2_5_V_address1(grp_avgpool_concat_fu_18743_outputs_2_5_V_address1),
    .outputs_2_5_V_ce1(grp_avgpool_concat_fu_18743_outputs_2_5_V_ce1),
    .outputs_2_5_V_we1(grp_avgpool_concat_fu_18743_outputs_2_5_V_we1),
    .outputs_2_5_V_d1(grp_avgpool_concat_fu_18743_outputs_2_5_V_d1),
    .outputs_2_6_V_address0(grp_avgpool_concat_fu_18743_outputs_2_6_V_address0),
    .outputs_2_6_V_ce0(grp_avgpool_concat_fu_18743_outputs_2_6_V_ce0),
    .outputs_2_6_V_we0(grp_avgpool_concat_fu_18743_outputs_2_6_V_we0),
    .outputs_2_6_V_d0(grp_avgpool_concat_fu_18743_outputs_2_6_V_d0),
    .outputs_2_6_V_q0(out_buf_0_2_6_V_q0),
    .outputs_2_6_V_address1(grp_avgpool_concat_fu_18743_outputs_2_6_V_address1),
    .outputs_2_6_V_ce1(grp_avgpool_concat_fu_18743_outputs_2_6_V_ce1),
    .outputs_2_6_V_we1(grp_avgpool_concat_fu_18743_outputs_2_6_V_we1),
    .outputs_2_6_V_d1(grp_avgpool_concat_fu_18743_outputs_2_6_V_d1),
    .outputs_2_7_V_address0(grp_avgpool_concat_fu_18743_outputs_2_7_V_address0),
    .outputs_2_7_V_ce0(grp_avgpool_concat_fu_18743_outputs_2_7_V_ce0),
    .outputs_2_7_V_we0(grp_avgpool_concat_fu_18743_outputs_2_7_V_we0),
    .outputs_2_7_V_d0(grp_avgpool_concat_fu_18743_outputs_2_7_V_d0),
    .outputs_2_7_V_q0(out_buf_0_2_7_V_q0),
    .outputs_2_7_V_address1(grp_avgpool_concat_fu_18743_outputs_2_7_V_address1),
    .outputs_2_7_V_ce1(grp_avgpool_concat_fu_18743_outputs_2_7_V_ce1),
    .outputs_2_7_V_we1(grp_avgpool_concat_fu_18743_outputs_2_7_V_we1),
    .outputs_2_7_V_d1(grp_avgpool_concat_fu_18743_outputs_2_7_V_d1),
    .outputs_2_8_V_address0(grp_avgpool_concat_fu_18743_outputs_2_8_V_address0),
    .outputs_2_8_V_ce0(grp_avgpool_concat_fu_18743_outputs_2_8_V_ce0),
    .outputs_2_8_V_we0(grp_avgpool_concat_fu_18743_outputs_2_8_V_we0),
    .outputs_2_8_V_d0(grp_avgpool_concat_fu_18743_outputs_2_8_V_d0),
    .outputs_2_8_V_q0(out_buf_0_2_8_V_q0),
    .outputs_2_8_V_address1(grp_avgpool_concat_fu_18743_outputs_2_8_V_address1),
    .outputs_2_8_V_ce1(grp_avgpool_concat_fu_18743_outputs_2_8_V_ce1),
    .outputs_2_8_V_we1(grp_avgpool_concat_fu_18743_outputs_2_8_V_we1),
    .outputs_2_8_V_d1(grp_avgpool_concat_fu_18743_outputs_2_8_V_d1),
    .outputs_2_9_V_address0(grp_avgpool_concat_fu_18743_outputs_2_9_V_address0),
    .outputs_2_9_V_ce0(grp_avgpool_concat_fu_18743_outputs_2_9_V_ce0),
    .outputs_2_9_V_we0(grp_avgpool_concat_fu_18743_outputs_2_9_V_we0),
    .outputs_2_9_V_d0(grp_avgpool_concat_fu_18743_outputs_2_9_V_d0),
    .outputs_2_9_V_q0(out_buf_0_2_9_V_q0),
    .outputs_2_9_V_address1(grp_avgpool_concat_fu_18743_outputs_2_9_V_address1),
    .outputs_2_9_V_ce1(grp_avgpool_concat_fu_18743_outputs_2_9_V_ce1),
    .outputs_2_9_V_we1(grp_avgpool_concat_fu_18743_outputs_2_9_V_we1),
    .outputs_2_9_V_d1(grp_avgpool_concat_fu_18743_outputs_2_9_V_d1),
    .outputs_2_10_V_address0(grp_avgpool_concat_fu_18743_outputs_2_10_V_address0),
    .outputs_2_10_V_ce0(grp_avgpool_concat_fu_18743_outputs_2_10_V_ce0),
    .outputs_2_10_V_we0(grp_avgpool_concat_fu_18743_outputs_2_10_V_we0),
    .outputs_2_10_V_d0(grp_avgpool_concat_fu_18743_outputs_2_10_V_d0),
    .outputs_2_10_V_q0(out_buf_0_2_10_V_q0),
    .outputs_2_10_V_address1(grp_avgpool_concat_fu_18743_outputs_2_10_V_address1),
    .outputs_2_10_V_ce1(grp_avgpool_concat_fu_18743_outputs_2_10_V_ce1),
    .outputs_2_10_V_we1(grp_avgpool_concat_fu_18743_outputs_2_10_V_we1),
    .outputs_2_10_V_d1(grp_avgpool_concat_fu_18743_outputs_2_10_V_d1),
    .outputs_2_11_V_address0(grp_avgpool_concat_fu_18743_outputs_2_11_V_address0),
    .outputs_2_11_V_ce0(grp_avgpool_concat_fu_18743_outputs_2_11_V_ce0),
    .outputs_2_11_V_we0(grp_avgpool_concat_fu_18743_outputs_2_11_V_we0),
    .outputs_2_11_V_d0(grp_avgpool_concat_fu_18743_outputs_2_11_V_d0),
    .outputs_2_11_V_q0(out_buf_0_2_11_V_q0),
    .outputs_2_11_V_address1(grp_avgpool_concat_fu_18743_outputs_2_11_V_address1),
    .outputs_2_11_V_ce1(grp_avgpool_concat_fu_18743_outputs_2_11_V_ce1),
    .outputs_2_11_V_we1(grp_avgpool_concat_fu_18743_outputs_2_11_V_we1),
    .outputs_2_11_V_d1(grp_avgpool_concat_fu_18743_outputs_2_11_V_d1),
    .outputs_2_12_V_address0(grp_avgpool_concat_fu_18743_outputs_2_12_V_address0),
    .outputs_2_12_V_ce0(grp_avgpool_concat_fu_18743_outputs_2_12_V_ce0),
    .outputs_2_12_V_we0(grp_avgpool_concat_fu_18743_outputs_2_12_V_we0),
    .outputs_2_12_V_d0(grp_avgpool_concat_fu_18743_outputs_2_12_V_d0),
    .outputs_2_12_V_q0(out_buf_0_2_12_V_q0),
    .outputs_2_12_V_address1(grp_avgpool_concat_fu_18743_outputs_2_12_V_address1),
    .outputs_2_12_V_ce1(grp_avgpool_concat_fu_18743_outputs_2_12_V_ce1),
    .outputs_2_12_V_we1(grp_avgpool_concat_fu_18743_outputs_2_12_V_we1),
    .outputs_2_12_V_d1(grp_avgpool_concat_fu_18743_outputs_2_12_V_d1),
    .outputs_2_13_V_address0(grp_avgpool_concat_fu_18743_outputs_2_13_V_address0),
    .outputs_2_13_V_ce0(grp_avgpool_concat_fu_18743_outputs_2_13_V_ce0),
    .outputs_2_13_V_we0(grp_avgpool_concat_fu_18743_outputs_2_13_V_we0),
    .outputs_2_13_V_d0(grp_avgpool_concat_fu_18743_outputs_2_13_V_d0),
    .outputs_2_13_V_q0(out_buf_0_2_13_V_q0),
    .outputs_2_13_V_address1(grp_avgpool_concat_fu_18743_outputs_2_13_V_address1),
    .outputs_2_13_V_ce1(grp_avgpool_concat_fu_18743_outputs_2_13_V_ce1),
    .outputs_2_13_V_we1(grp_avgpool_concat_fu_18743_outputs_2_13_V_we1),
    .outputs_2_13_V_d1(grp_avgpool_concat_fu_18743_outputs_2_13_V_d1),
    .outputs_2_14_V_address0(grp_avgpool_concat_fu_18743_outputs_2_14_V_address0),
    .outputs_2_14_V_ce0(grp_avgpool_concat_fu_18743_outputs_2_14_V_ce0),
    .outputs_2_14_V_we0(grp_avgpool_concat_fu_18743_outputs_2_14_V_we0),
    .outputs_2_14_V_d0(grp_avgpool_concat_fu_18743_outputs_2_14_V_d0),
    .outputs_2_14_V_q0(out_buf_0_2_14_V_q0),
    .outputs_2_14_V_address1(grp_avgpool_concat_fu_18743_outputs_2_14_V_address1),
    .outputs_2_14_V_ce1(grp_avgpool_concat_fu_18743_outputs_2_14_V_ce1),
    .outputs_2_14_V_we1(grp_avgpool_concat_fu_18743_outputs_2_14_V_we1),
    .outputs_2_14_V_d1(grp_avgpool_concat_fu_18743_outputs_2_14_V_d1),
    .outputs_2_15_V_address0(grp_avgpool_concat_fu_18743_outputs_2_15_V_address0),
    .outputs_2_15_V_ce0(grp_avgpool_concat_fu_18743_outputs_2_15_V_ce0),
    .outputs_2_15_V_we0(grp_avgpool_concat_fu_18743_outputs_2_15_V_we0),
    .outputs_2_15_V_d0(grp_avgpool_concat_fu_18743_outputs_2_15_V_d0),
    .outputs_2_15_V_q0(out_buf_0_2_15_V_q0),
    .outputs_2_15_V_address1(grp_avgpool_concat_fu_18743_outputs_2_15_V_address1),
    .outputs_2_15_V_ce1(grp_avgpool_concat_fu_18743_outputs_2_15_V_ce1),
    .outputs_2_15_V_we1(grp_avgpool_concat_fu_18743_outputs_2_15_V_we1),
    .outputs_2_15_V_d1(grp_avgpool_concat_fu_18743_outputs_2_15_V_d1),
    .outputs_3_0_V_address0(grp_avgpool_concat_fu_18743_outputs_3_0_V_address0),
    .outputs_3_0_V_ce0(grp_avgpool_concat_fu_18743_outputs_3_0_V_ce0),
    .outputs_3_0_V_we0(grp_avgpool_concat_fu_18743_outputs_3_0_V_we0),
    .outputs_3_0_V_d0(grp_avgpool_concat_fu_18743_outputs_3_0_V_d0),
    .outputs_3_0_V_q0(out_buf_0_3_0_V_q0),
    .outputs_3_0_V_address1(grp_avgpool_concat_fu_18743_outputs_3_0_V_address1),
    .outputs_3_0_V_ce1(grp_avgpool_concat_fu_18743_outputs_3_0_V_ce1),
    .outputs_3_0_V_we1(grp_avgpool_concat_fu_18743_outputs_3_0_V_we1),
    .outputs_3_0_V_d1(grp_avgpool_concat_fu_18743_outputs_3_0_V_d1),
    .outputs_3_1_V_address0(grp_avgpool_concat_fu_18743_outputs_3_1_V_address0),
    .outputs_3_1_V_ce0(grp_avgpool_concat_fu_18743_outputs_3_1_V_ce0),
    .outputs_3_1_V_we0(grp_avgpool_concat_fu_18743_outputs_3_1_V_we0),
    .outputs_3_1_V_d0(grp_avgpool_concat_fu_18743_outputs_3_1_V_d0),
    .outputs_3_1_V_q0(out_buf_0_3_1_V_q0),
    .outputs_3_1_V_address1(grp_avgpool_concat_fu_18743_outputs_3_1_V_address1),
    .outputs_3_1_V_ce1(grp_avgpool_concat_fu_18743_outputs_3_1_V_ce1),
    .outputs_3_1_V_we1(grp_avgpool_concat_fu_18743_outputs_3_1_V_we1),
    .outputs_3_1_V_d1(grp_avgpool_concat_fu_18743_outputs_3_1_V_d1),
    .outputs_3_2_V_address0(grp_avgpool_concat_fu_18743_outputs_3_2_V_address0),
    .outputs_3_2_V_ce0(grp_avgpool_concat_fu_18743_outputs_3_2_V_ce0),
    .outputs_3_2_V_we0(grp_avgpool_concat_fu_18743_outputs_3_2_V_we0),
    .outputs_3_2_V_d0(grp_avgpool_concat_fu_18743_outputs_3_2_V_d0),
    .outputs_3_2_V_q0(out_buf_0_3_2_V_q0),
    .outputs_3_2_V_address1(grp_avgpool_concat_fu_18743_outputs_3_2_V_address1),
    .outputs_3_2_V_ce1(grp_avgpool_concat_fu_18743_outputs_3_2_V_ce1),
    .outputs_3_2_V_we1(grp_avgpool_concat_fu_18743_outputs_3_2_V_we1),
    .outputs_3_2_V_d1(grp_avgpool_concat_fu_18743_outputs_3_2_V_d1),
    .outputs_3_3_V_address0(grp_avgpool_concat_fu_18743_outputs_3_3_V_address0),
    .outputs_3_3_V_ce0(grp_avgpool_concat_fu_18743_outputs_3_3_V_ce0),
    .outputs_3_3_V_we0(grp_avgpool_concat_fu_18743_outputs_3_3_V_we0),
    .outputs_3_3_V_d0(grp_avgpool_concat_fu_18743_outputs_3_3_V_d0),
    .outputs_3_3_V_q0(out_buf_0_3_3_V_q0),
    .outputs_3_3_V_address1(grp_avgpool_concat_fu_18743_outputs_3_3_V_address1),
    .outputs_3_3_V_ce1(grp_avgpool_concat_fu_18743_outputs_3_3_V_ce1),
    .outputs_3_3_V_we1(grp_avgpool_concat_fu_18743_outputs_3_3_V_we1),
    .outputs_3_3_V_d1(grp_avgpool_concat_fu_18743_outputs_3_3_V_d1),
    .outputs_3_4_V_address0(grp_avgpool_concat_fu_18743_outputs_3_4_V_address0),
    .outputs_3_4_V_ce0(grp_avgpool_concat_fu_18743_outputs_3_4_V_ce0),
    .outputs_3_4_V_we0(grp_avgpool_concat_fu_18743_outputs_3_4_V_we0),
    .outputs_3_4_V_d0(grp_avgpool_concat_fu_18743_outputs_3_4_V_d0),
    .outputs_3_4_V_q0(out_buf_0_3_4_V_q0),
    .outputs_3_4_V_address1(grp_avgpool_concat_fu_18743_outputs_3_4_V_address1),
    .outputs_3_4_V_ce1(grp_avgpool_concat_fu_18743_outputs_3_4_V_ce1),
    .outputs_3_4_V_we1(grp_avgpool_concat_fu_18743_outputs_3_4_V_we1),
    .outputs_3_4_V_d1(grp_avgpool_concat_fu_18743_outputs_3_4_V_d1),
    .outputs_3_5_V_address0(grp_avgpool_concat_fu_18743_outputs_3_5_V_address0),
    .outputs_3_5_V_ce0(grp_avgpool_concat_fu_18743_outputs_3_5_V_ce0),
    .outputs_3_5_V_we0(grp_avgpool_concat_fu_18743_outputs_3_5_V_we0),
    .outputs_3_5_V_d0(grp_avgpool_concat_fu_18743_outputs_3_5_V_d0),
    .outputs_3_5_V_q0(out_buf_0_3_5_V_q0),
    .outputs_3_5_V_address1(grp_avgpool_concat_fu_18743_outputs_3_5_V_address1),
    .outputs_3_5_V_ce1(grp_avgpool_concat_fu_18743_outputs_3_5_V_ce1),
    .outputs_3_5_V_we1(grp_avgpool_concat_fu_18743_outputs_3_5_V_we1),
    .outputs_3_5_V_d1(grp_avgpool_concat_fu_18743_outputs_3_5_V_d1),
    .outputs_3_6_V_address0(grp_avgpool_concat_fu_18743_outputs_3_6_V_address0),
    .outputs_3_6_V_ce0(grp_avgpool_concat_fu_18743_outputs_3_6_V_ce0),
    .outputs_3_6_V_we0(grp_avgpool_concat_fu_18743_outputs_3_6_V_we0),
    .outputs_3_6_V_d0(grp_avgpool_concat_fu_18743_outputs_3_6_V_d0),
    .outputs_3_6_V_q0(out_buf_0_3_6_V_q0),
    .outputs_3_6_V_address1(grp_avgpool_concat_fu_18743_outputs_3_6_V_address1),
    .outputs_3_6_V_ce1(grp_avgpool_concat_fu_18743_outputs_3_6_V_ce1),
    .outputs_3_6_V_we1(grp_avgpool_concat_fu_18743_outputs_3_6_V_we1),
    .outputs_3_6_V_d1(grp_avgpool_concat_fu_18743_outputs_3_6_V_d1),
    .outputs_3_7_V_address0(grp_avgpool_concat_fu_18743_outputs_3_7_V_address0),
    .outputs_3_7_V_ce0(grp_avgpool_concat_fu_18743_outputs_3_7_V_ce0),
    .outputs_3_7_V_we0(grp_avgpool_concat_fu_18743_outputs_3_7_V_we0),
    .outputs_3_7_V_d0(grp_avgpool_concat_fu_18743_outputs_3_7_V_d0),
    .outputs_3_7_V_q0(out_buf_0_3_7_V_q0),
    .outputs_3_7_V_address1(grp_avgpool_concat_fu_18743_outputs_3_7_V_address1),
    .outputs_3_7_V_ce1(grp_avgpool_concat_fu_18743_outputs_3_7_V_ce1),
    .outputs_3_7_V_we1(grp_avgpool_concat_fu_18743_outputs_3_7_V_we1),
    .outputs_3_7_V_d1(grp_avgpool_concat_fu_18743_outputs_3_7_V_d1),
    .outputs_3_8_V_address0(grp_avgpool_concat_fu_18743_outputs_3_8_V_address0),
    .outputs_3_8_V_ce0(grp_avgpool_concat_fu_18743_outputs_3_8_V_ce0),
    .outputs_3_8_V_we0(grp_avgpool_concat_fu_18743_outputs_3_8_V_we0),
    .outputs_3_8_V_d0(grp_avgpool_concat_fu_18743_outputs_3_8_V_d0),
    .outputs_3_8_V_q0(out_buf_0_3_8_V_q0),
    .outputs_3_8_V_address1(grp_avgpool_concat_fu_18743_outputs_3_8_V_address1),
    .outputs_3_8_V_ce1(grp_avgpool_concat_fu_18743_outputs_3_8_V_ce1),
    .outputs_3_8_V_we1(grp_avgpool_concat_fu_18743_outputs_3_8_V_we1),
    .outputs_3_8_V_d1(grp_avgpool_concat_fu_18743_outputs_3_8_V_d1),
    .outputs_3_9_V_address0(grp_avgpool_concat_fu_18743_outputs_3_9_V_address0),
    .outputs_3_9_V_ce0(grp_avgpool_concat_fu_18743_outputs_3_9_V_ce0),
    .outputs_3_9_V_we0(grp_avgpool_concat_fu_18743_outputs_3_9_V_we0),
    .outputs_3_9_V_d0(grp_avgpool_concat_fu_18743_outputs_3_9_V_d0),
    .outputs_3_9_V_q0(out_buf_0_3_9_V_q0),
    .outputs_3_9_V_address1(grp_avgpool_concat_fu_18743_outputs_3_9_V_address1),
    .outputs_3_9_V_ce1(grp_avgpool_concat_fu_18743_outputs_3_9_V_ce1),
    .outputs_3_9_V_we1(grp_avgpool_concat_fu_18743_outputs_3_9_V_we1),
    .outputs_3_9_V_d1(grp_avgpool_concat_fu_18743_outputs_3_9_V_d1),
    .outputs_3_10_V_address0(grp_avgpool_concat_fu_18743_outputs_3_10_V_address0),
    .outputs_3_10_V_ce0(grp_avgpool_concat_fu_18743_outputs_3_10_V_ce0),
    .outputs_3_10_V_we0(grp_avgpool_concat_fu_18743_outputs_3_10_V_we0),
    .outputs_3_10_V_d0(grp_avgpool_concat_fu_18743_outputs_3_10_V_d0),
    .outputs_3_10_V_q0(out_buf_0_3_10_V_q0),
    .outputs_3_10_V_address1(grp_avgpool_concat_fu_18743_outputs_3_10_V_address1),
    .outputs_3_10_V_ce1(grp_avgpool_concat_fu_18743_outputs_3_10_V_ce1),
    .outputs_3_10_V_we1(grp_avgpool_concat_fu_18743_outputs_3_10_V_we1),
    .outputs_3_10_V_d1(grp_avgpool_concat_fu_18743_outputs_3_10_V_d1),
    .outputs_3_11_V_address0(grp_avgpool_concat_fu_18743_outputs_3_11_V_address0),
    .outputs_3_11_V_ce0(grp_avgpool_concat_fu_18743_outputs_3_11_V_ce0),
    .outputs_3_11_V_we0(grp_avgpool_concat_fu_18743_outputs_3_11_V_we0),
    .outputs_3_11_V_d0(grp_avgpool_concat_fu_18743_outputs_3_11_V_d0),
    .outputs_3_11_V_q0(out_buf_0_3_11_V_q0),
    .outputs_3_11_V_address1(grp_avgpool_concat_fu_18743_outputs_3_11_V_address1),
    .outputs_3_11_V_ce1(grp_avgpool_concat_fu_18743_outputs_3_11_V_ce1),
    .outputs_3_11_V_we1(grp_avgpool_concat_fu_18743_outputs_3_11_V_we1),
    .outputs_3_11_V_d1(grp_avgpool_concat_fu_18743_outputs_3_11_V_d1),
    .outputs_3_12_V_address0(grp_avgpool_concat_fu_18743_outputs_3_12_V_address0),
    .outputs_3_12_V_ce0(grp_avgpool_concat_fu_18743_outputs_3_12_V_ce0),
    .outputs_3_12_V_we0(grp_avgpool_concat_fu_18743_outputs_3_12_V_we0),
    .outputs_3_12_V_d0(grp_avgpool_concat_fu_18743_outputs_3_12_V_d0),
    .outputs_3_12_V_q0(out_buf_0_3_12_V_q0),
    .outputs_3_12_V_address1(grp_avgpool_concat_fu_18743_outputs_3_12_V_address1),
    .outputs_3_12_V_ce1(grp_avgpool_concat_fu_18743_outputs_3_12_V_ce1),
    .outputs_3_12_V_we1(grp_avgpool_concat_fu_18743_outputs_3_12_V_we1),
    .outputs_3_12_V_d1(grp_avgpool_concat_fu_18743_outputs_3_12_V_d1),
    .outputs_3_13_V_address0(grp_avgpool_concat_fu_18743_outputs_3_13_V_address0),
    .outputs_3_13_V_ce0(grp_avgpool_concat_fu_18743_outputs_3_13_V_ce0),
    .outputs_3_13_V_we0(grp_avgpool_concat_fu_18743_outputs_3_13_V_we0),
    .outputs_3_13_V_d0(grp_avgpool_concat_fu_18743_outputs_3_13_V_d0),
    .outputs_3_13_V_q0(out_buf_0_3_13_V_q0),
    .outputs_3_13_V_address1(grp_avgpool_concat_fu_18743_outputs_3_13_V_address1),
    .outputs_3_13_V_ce1(grp_avgpool_concat_fu_18743_outputs_3_13_V_ce1),
    .outputs_3_13_V_we1(grp_avgpool_concat_fu_18743_outputs_3_13_V_we1),
    .outputs_3_13_V_d1(grp_avgpool_concat_fu_18743_outputs_3_13_V_d1),
    .outputs_3_14_V_address0(grp_avgpool_concat_fu_18743_outputs_3_14_V_address0),
    .outputs_3_14_V_ce0(grp_avgpool_concat_fu_18743_outputs_3_14_V_ce0),
    .outputs_3_14_V_we0(grp_avgpool_concat_fu_18743_outputs_3_14_V_we0),
    .outputs_3_14_V_d0(grp_avgpool_concat_fu_18743_outputs_3_14_V_d0),
    .outputs_3_14_V_q0(out_buf_0_3_14_V_q0),
    .outputs_3_14_V_address1(grp_avgpool_concat_fu_18743_outputs_3_14_V_address1),
    .outputs_3_14_V_ce1(grp_avgpool_concat_fu_18743_outputs_3_14_V_ce1),
    .outputs_3_14_V_we1(grp_avgpool_concat_fu_18743_outputs_3_14_V_we1),
    .outputs_3_14_V_d1(grp_avgpool_concat_fu_18743_outputs_3_14_V_d1),
    .outputs_3_15_V_address0(grp_avgpool_concat_fu_18743_outputs_3_15_V_address0),
    .outputs_3_15_V_ce0(grp_avgpool_concat_fu_18743_outputs_3_15_V_ce0),
    .outputs_3_15_V_we0(grp_avgpool_concat_fu_18743_outputs_3_15_V_we0),
    .outputs_3_15_V_d0(grp_avgpool_concat_fu_18743_outputs_3_15_V_d0),
    .outputs_3_15_V_q0(out_buf_0_3_15_V_q0),
    .outputs_3_15_V_address1(grp_avgpool_concat_fu_18743_outputs_3_15_V_address1),
    .outputs_3_15_V_ce1(grp_avgpool_concat_fu_18743_outputs_3_15_V_ce1),
    .outputs_3_15_V_we1(grp_avgpool_concat_fu_18743_outputs_3_15_V_we1),
    .outputs_3_15_V_d1(grp_avgpool_concat_fu_18743_outputs_3_15_V_d1),
    .H_fmap(grp_avgpool_concat_fu_18743_H_fmap),
    .in_channels(grp_avgpool_concat_fu_18743_in_channels)
);

avgpool_8x8 grp_avgpool_8x8_fu_18817(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_avgpool_8x8_fu_18817_ap_start),
    .ap_done(grp_avgpool_8x8_fu_18817_ap_done),
    .ap_idle(grp_avgpool_8x8_fu_18817_ap_idle),
    .ap_ready(grp_avgpool_8x8_fu_18817_ap_ready),
    .inputs_0_0_V_address0(grp_avgpool_8x8_fu_18817_inputs_0_0_V_address0),
    .inputs_0_0_V_ce0(grp_avgpool_8x8_fu_18817_inputs_0_0_V_ce0),
    .inputs_0_0_V_q0(out_buf_0_0_0_V_q0),
    .inputs_0_1_V_address0(grp_avgpool_8x8_fu_18817_inputs_0_1_V_address0),
    .inputs_0_1_V_ce0(grp_avgpool_8x8_fu_18817_inputs_0_1_V_ce0),
    .inputs_0_1_V_q0(out_buf_0_0_1_V_q0),
    .inputs_0_2_V_address0(grp_avgpool_8x8_fu_18817_inputs_0_2_V_address0),
    .inputs_0_2_V_ce0(grp_avgpool_8x8_fu_18817_inputs_0_2_V_ce0),
    .inputs_0_2_V_q0(out_buf_0_0_2_V_q0),
    .inputs_0_3_V_address0(grp_avgpool_8x8_fu_18817_inputs_0_3_V_address0),
    .inputs_0_3_V_ce0(grp_avgpool_8x8_fu_18817_inputs_0_3_V_ce0),
    .inputs_0_3_V_q0(out_buf_0_0_3_V_q0),
    .inputs_0_4_V_address0(grp_avgpool_8x8_fu_18817_inputs_0_4_V_address0),
    .inputs_0_4_V_ce0(grp_avgpool_8x8_fu_18817_inputs_0_4_V_ce0),
    .inputs_0_4_V_q0(out_buf_0_0_4_V_q0),
    .inputs_0_5_V_address0(grp_avgpool_8x8_fu_18817_inputs_0_5_V_address0),
    .inputs_0_5_V_ce0(grp_avgpool_8x8_fu_18817_inputs_0_5_V_ce0),
    .inputs_0_5_V_q0(out_buf_0_0_5_V_q0),
    .inputs_0_6_V_address0(grp_avgpool_8x8_fu_18817_inputs_0_6_V_address0),
    .inputs_0_6_V_ce0(grp_avgpool_8x8_fu_18817_inputs_0_6_V_ce0),
    .inputs_0_6_V_q0(out_buf_0_0_6_V_q0),
    .inputs_0_7_V_address0(grp_avgpool_8x8_fu_18817_inputs_0_7_V_address0),
    .inputs_0_7_V_ce0(grp_avgpool_8x8_fu_18817_inputs_0_7_V_ce0),
    .inputs_0_7_V_q0(out_buf_0_0_7_V_q0),
    .inputs_0_8_V_address0(grp_avgpool_8x8_fu_18817_inputs_0_8_V_address0),
    .inputs_0_8_V_ce0(grp_avgpool_8x8_fu_18817_inputs_0_8_V_ce0),
    .inputs_0_8_V_q0(out_buf_0_0_8_V_q0),
    .inputs_0_9_V_address0(grp_avgpool_8x8_fu_18817_inputs_0_9_V_address0),
    .inputs_0_9_V_ce0(grp_avgpool_8x8_fu_18817_inputs_0_9_V_ce0),
    .inputs_0_9_V_q0(out_buf_0_0_9_V_q0),
    .inputs_0_10_V_address0(grp_avgpool_8x8_fu_18817_inputs_0_10_V_address0),
    .inputs_0_10_V_ce0(grp_avgpool_8x8_fu_18817_inputs_0_10_V_ce0),
    .inputs_0_10_V_q0(out_buf_0_0_10_V_q0),
    .inputs_0_11_V_address0(grp_avgpool_8x8_fu_18817_inputs_0_11_V_address0),
    .inputs_0_11_V_ce0(grp_avgpool_8x8_fu_18817_inputs_0_11_V_ce0),
    .inputs_0_11_V_q0(out_buf_0_0_11_V_q0),
    .inputs_0_12_V_address0(grp_avgpool_8x8_fu_18817_inputs_0_12_V_address0),
    .inputs_0_12_V_ce0(grp_avgpool_8x8_fu_18817_inputs_0_12_V_ce0),
    .inputs_0_12_V_q0(out_buf_0_0_12_V_q0),
    .inputs_0_13_V_address0(grp_avgpool_8x8_fu_18817_inputs_0_13_V_address0),
    .inputs_0_13_V_ce0(grp_avgpool_8x8_fu_18817_inputs_0_13_V_ce0),
    .inputs_0_13_V_q0(out_buf_0_0_13_V_q0),
    .inputs_0_14_V_address0(grp_avgpool_8x8_fu_18817_inputs_0_14_V_address0),
    .inputs_0_14_V_ce0(grp_avgpool_8x8_fu_18817_inputs_0_14_V_ce0),
    .inputs_0_14_V_q0(out_buf_0_0_14_V_q0),
    .inputs_0_15_V_address0(grp_avgpool_8x8_fu_18817_inputs_0_15_V_address0),
    .inputs_0_15_V_ce0(grp_avgpool_8x8_fu_18817_inputs_0_15_V_ce0),
    .inputs_0_15_V_q0(out_buf_0_0_15_V_q0),
    .inputs_1_0_V_address0(grp_avgpool_8x8_fu_18817_inputs_1_0_V_address0),
    .inputs_1_0_V_ce0(grp_avgpool_8x8_fu_18817_inputs_1_0_V_ce0),
    .inputs_1_0_V_q0(out_buf_0_1_0_V_q0),
    .inputs_1_1_V_address0(grp_avgpool_8x8_fu_18817_inputs_1_1_V_address0),
    .inputs_1_1_V_ce0(grp_avgpool_8x8_fu_18817_inputs_1_1_V_ce0),
    .inputs_1_1_V_q0(out_buf_0_1_1_V_q0),
    .inputs_1_2_V_address0(grp_avgpool_8x8_fu_18817_inputs_1_2_V_address0),
    .inputs_1_2_V_ce0(grp_avgpool_8x8_fu_18817_inputs_1_2_V_ce0),
    .inputs_1_2_V_q0(out_buf_0_1_2_V_q0),
    .inputs_1_3_V_address0(grp_avgpool_8x8_fu_18817_inputs_1_3_V_address0),
    .inputs_1_3_V_ce0(grp_avgpool_8x8_fu_18817_inputs_1_3_V_ce0),
    .inputs_1_3_V_q0(out_buf_0_1_3_V_q0),
    .inputs_1_4_V_address0(grp_avgpool_8x8_fu_18817_inputs_1_4_V_address0),
    .inputs_1_4_V_ce0(grp_avgpool_8x8_fu_18817_inputs_1_4_V_ce0),
    .inputs_1_4_V_q0(out_buf_0_1_4_V_q0),
    .inputs_1_5_V_address0(grp_avgpool_8x8_fu_18817_inputs_1_5_V_address0),
    .inputs_1_5_V_ce0(grp_avgpool_8x8_fu_18817_inputs_1_5_V_ce0),
    .inputs_1_5_V_q0(out_buf_0_1_5_V_q0),
    .inputs_1_6_V_address0(grp_avgpool_8x8_fu_18817_inputs_1_6_V_address0),
    .inputs_1_6_V_ce0(grp_avgpool_8x8_fu_18817_inputs_1_6_V_ce0),
    .inputs_1_6_V_q0(out_buf_0_1_6_V_q0),
    .inputs_1_7_V_address0(grp_avgpool_8x8_fu_18817_inputs_1_7_V_address0),
    .inputs_1_7_V_ce0(grp_avgpool_8x8_fu_18817_inputs_1_7_V_ce0),
    .inputs_1_7_V_q0(out_buf_0_1_7_V_q0),
    .inputs_1_8_V_address0(grp_avgpool_8x8_fu_18817_inputs_1_8_V_address0),
    .inputs_1_8_V_ce0(grp_avgpool_8x8_fu_18817_inputs_1_8_V_ce0),
    .inputs_1_8_V_q0(out_buf_0_1_8_V_q0),
    .inputs_1_9_V_address0(grp_avgpool_8x8_fu_18817_inputs_1_9_V_address0),
    .inputs_1_9_V_ce0(grp_avgpool_8x8_fu_18817_inputs_1_9_V_ce0),
    .inputs_1_9_V_q0(out_buf_0_1_9_V_q0),
    .inputs_1_10_V_address0(grp_avgpool_8x8_fu_18817_inputs_1_10_V_address0),
    .inputs_1_10_V_ce0(grp_avgpool_8x8_fu_18817_inputs_1_10_V_ce0),
    .inputs_1_10_V_q0(out_buf_0_1_10_V_q0),
    .inputs_1_11_V_address0(grp_avgpool_8x8_fu_18817_inputs_1_11_V_address0),
    .inputs_1_11_V_ce0(grp_avgpool_8x8_fu_18817_inputs_1_11_V_ce0),
    .inputs_1_11_V_q0(out_buf_0_1_11_V_q0),
    .inputs_1_12_V_address0(grp_avgpool_8x8_fu_18817_inputs_1_12_V_address0),
    .inputs_1_12_V_ce0(grp_avgpool_8x8_fu_18817_inputs_1_12_V_ce0),
    .inputs_1_12_V_q0(out_buf_0_1_12_V_q0),
    .inputs_1_13_V_address0(grp_avgpool_8x8_fu_18817_inputs_1_13_V_address0),
    .inputs_1_13_V_ce0(grp_avgpool_8x8_fu_18817_inputs_1_13_V_ce0),
    .inputs_1_13_V_q0(out_buf_0_1_13_V_q0),
    .inputs_1_14_V_address0(grp_avgpool_8x8_fu_18817_inputs_1_14_V_address0),
    .inputs_1_14_V_ce0(grp_avgpool_8x8_fu_18817_inputs_1_14_V_ce0),
    .inputs_1_14_V_q0(out_buf_0_1_14_V_q0),
    .inputs_1_15_V_address0(grp_avgpool_8x8_fu_18817_inputs_1_15_V_address0),
    .inputs_1_15_V_ce0(grp_avgpool_8x8_fu_18817_inputs_1_15_V_ce0),
    .inputs_1_15_V_q0(out_buf_0_1_15_V_q0),
    .inputs_2_0_V_address0(grp_avgpool_8x8_fu_18817_inputs_2_0_V_address0),
    .inputs_2_0_V_ce0(grp_avgpool_8x8_fu_18817_inputs_2_0_V_ce0),
    .inputs_2_0_V_q0(out_buf_0_2_0_V_q0),
    .inputs_2_1_V_address0(grp_avgpool_8x8_fu_18817_inputs_2_1_V_address0),
    .inputs_2_1_V_ce0(grp_avgpool_8x8_fu_18817_inputs_2_1_V_ce0),
    .inputs_2_1_V_q0(out_buf_0_2_1_V_q0),
    .inputs_2_2_V_address0(grp_avgpool_8x8_fu_18817_inputs_2_2_V_address0),
    .inputs_2_2_V_ce0(grp_avgpool_8x8_fu_18817_inputs_2_2_V_ce0),
    .inputs_2_2_V_q0(out_buf_0_2_2_V_q0),
    .inputs_2_3_V_address0(grp_avgpool_8x8_fu_18817_inputs_2_3_V_address0),
    .inputs_2_3_V_ce0(grp_avgpool_8x8_fu_18817_inputs_2_3_V_ce0),
    .inputs_2_3_V_q0(out_buf_0_2_3_V_q0),
    .inputs_2_4_V_address0(grp_avgpool_8x8_fu_18817_inputs_2_4_V_address0),
    .inputs_2_4_V_ce0(grp_avgpool_8x8_fu_18817_inputs_2_4_V_ce0),
    .inputs_2_4_V_q0(out_buf_0_2_4_V_q0),
    .inputs_2_5_V_address0(grp_avgpool_8x8_fu_18817_inputs_2_5_V_address0),
    .inputs_2_5_V_ce0(grp_avgpool_8x8_fu_18817_inputs_2_5_V_ce0),
    .inputs_2_5_V_q0(out_buf_0_2_5_V_q0),
    .inputs_2_6_V_address0(grp_avgpool_8x8_fu_18817_inputs_2_6_V_address0),
    .inputs_2_6_V_ce0(grp_avgpool_8x8_fu_18817_inputs_2_6_V_ce0),
    .inputs_2_6_V_q0(out_buf_0_2_6_V_q0),
    .inputs_2_7_V_address0(grp_avgpool_8x8_fu_18817_inputs_2_7_V_address0),
    .inputs_2_7_V_ce0(grp_avgpool_8x8_fu_18817_inputs_2_7_V_ce0),
    .inputs_2_7_V_q0(out_buf_0_2_7_V_q0),
    .inputs_2_8_V_address0(grp_avgpool_8x8_fu_18817_inputs_2_8_V_address0),
    .inputs_2_8_V_ce0(grp_avgpool_8x8_fu_18817_inputs_2_8_V_ce0),
    .inputs_2_8_V_q0(out_buf_0_2_8_V_q0),
    .inputs_2_9_V_address0(grp_avgpool_8x8_fu_18817_inputs_2_9_V_address0),
    .inputs_2_9_V_ce0(grp_avgpool_8x8_fu_18817_inputs_2_9_V_ce0),
    .inputs_2_9_V_q0(out_buf_0_2_9_V_q0),
    .inputs_2_10_V_address0(grp_avgpool_8x8_fu_18817_inputs_2_10_V_address0),
    .inputs_2_10_V_ce0(grp_avgpool_8x8_fu_18817_inputs_2_10_V_ce0),
    .inputs_2_10_V_q0(out_buf_0_2_10_V_q0),
    .inputs_2_11_V_address0(grp_avgpool_8x8_fu_18817_inputs_2_11_V_address0),
    .inputs_2_11_V_ce0(grp_avgpool_8x8_fu_18817_inputs_2_11_V_ce0),
    .inputs_2_11_V_q0(out_buf_0_2_11_V_q0),
    .inputs_2_12_V_address0(grp_avgpool_8x8_fu_18817_inputs_2_12_V_address0),
    .inputs_2_12_V_ce0(grp_avgpool_8x8_fu_18817_inputs_2_12_V_ce0),
    .inputs_2_12_V_q0(out_buf_0_2_12_V_q0),
    .inputs_2_13_V_address0(grp_avgpool_8x8_fu_18817_inputs_2_13_V_address0),
    .inputs_2_13_V_ce0(grp_avgpool_8x8_fu_18817_inputs_2_13_V_ce0),
    .inputs_2_13_V_q0(out_buf_0_2_13_V_q0),
    .inputs_2_14_V_address0(grp_avgpool_8x8_fu_18817_inputs_2_14_V_address0),
    .inputs_2_14_V_ce0(grp_avgpool_8x8_fu_18817_inputs_2_14_V_ce0),
    .inputs_2_14_V_q0(out_buf_0_2_14_V_q0),
    .inputs_2_15_V_address0(grp_avgpool_8x8_fu_18817_inputs_2_15_V_address0),
    .inputs_2_15_V_ce0(grp_avgpool_8x8_fu_18817_inputs_2_15_V_ce0),
    .inputs_2_15_V_q0(out_buf_0_2_15_V_q0),
    .inputs_3_0_V_address0(grp_avgpool_8x8_fu_18817_inputs_3_0_V_address0),
    .inputs_3_0_V_ce0(grp_avgpool_8x8_fu_18817_inputs_3_0_V_ce0),
    .inputs_3_0_V_q0(out_buf_0_3_0_V_q0),
    .inputs_3_1_V_address0(grp_avgpool_8x8_fu_18817_inputs_3_1_V_address0),
    .inputs_3_1_V_ce0(grp_avgpool_8x8_fu_18817_inputs_3_1_V_ce0),
    .inputs_3_1_V_q0(out_buf_0_3_1_V_q0),
    .inputs_3_2_V_address0(grp_avgpool_8x8_fu_18817_inputs_3_2_V_address0),
    .inputs_3_2_V_ce0(grp_avgpool_8x8_fu_18817_inputs_3_2_V_ce0),
    .inputs_3_2_V_q0(out_buf_0_3_2_V_q0),
    .inputs_3_3_V_address0(grp_avgpool_8x8_fu_18817_inputs_3_3_V_address0),
    .inputs_3_3_V_ce0(grp_avgpool_8x8_fu_18817_inputs_3_3_V_ce0),
    .inputs_3_3_V_q0(out_buf_0_3_3_V_q0),
    .inputs_3_4_V_address0(grp_avgpool_8x8_fu_18817_inputs_3_4_V_address0),
    .inputs_3_4_V_ce0(grp_avgpool_8x8_fu_18817_inputs_3_4_V_ce0),
    .inputs_3_4_V_q0(out_buf_0_3_4_V_q0),
    .inputs_3_5_V_address0(grp_avgpool_8x8_fu_18817_inputs_3_5_V_address0),
    .inputs_3_5_V_ce0(grp_avgpool_8x8_fu_18817_inputs_3_5_V_ce0),
    .inputs_3_5_V_q0(out_buf_0_3_5_V_q0),
    .inputs_3_6_V_address0(grp_avgpool_8x8_fu_18817_inputs_3_6_V_address0),
    .inputs_3_6_V_ce0(grp_avgpool_8x8_fu_18817_inputs_3_6_V_ce0),
    .inputs_3_6_V_q0(out_buf_0_3_6_V_q0),
    .inputs_3_7_V_address0(grp_avgpool_8x8_fu_18817_inputs_3_7_V_address0),
    .inputs_3_7_V_ce0(grp_avgpool_8x8_fu_18817_inputs_3_7_V_ce0),
    .inputs_3_7_V_q0(out_buf_0_3_7_V_q0),
    .inputs_3_8_V_address0(grp_avgpool_8x8_fu_18817_inputs_3_8_V_address0),
    .inputs_3_8_V_ce0(grp_avgpool_8x8_fu_18817_inputs_3_8_V_ce0),
    .inputs_3_8_V_q0(out_buf_0_3_8_V_q0),
    .inputs_3_9_V_address0(grp_avgpool_8x8_fu_18817_inputs_3_9_V_address0),
    .inputs_3_9_V_ce0(grp_avgpool_8x8_fu_18817_inputs_3_9_V_ce0),
    .inputs_3_9_V_q0(out_buf_0_3_9_V_q0),
    .inputs_3_10_V_address0(grp_avgpool_8x8_fu_18817_inputs_3_10_V_address0),
    .inputs_3_10_V_ce0(grp_avgpool_8x8_fu_18817_inputs_3_10_V_ce0),
    .inputs_3_10_V_q0(out_buf_0_3_10_V_q0),
    .inputs_3_11_V_address0(grp_avgpool_8x8_fu_18817_inputs_3_11_V_address0),
    .inputs_3_11_V_ce0(grp_avgpool_8x8_fu_18817_inputs_3_11_V_ce0),
    .inputs_3_11_V_q0(out_buf_0_3_11_V_q0),
    .inputs_3_12_V_address0(grp_avgpool_8x8_fu_18817_inputs_3_12_V_address0),
    .inputs_3_12_V_ce0(grp_avgpool_8x8_fu_18817_inputs_3_12_V_ce0),
    .inputs_3_12_V_q0(out_buf_0_3_12_V_q0),
    .inputs_3_13_V_address0(grp_avgpool_8x8_fu_18817_inputs_3_13_V_address0),
    .inputs_3_13_V_ce0(grp_avgpool_8x8_fu_18817_inputs_3_13_V_ce0),
    .inputs_3_13_V_q0(out_buf_0_3_13_V_q0),
    .inputs_3_14_V_address0(grp_avgpool_8x8_fu_18817_inputs_3_14_V_address0),
    .inputs_3_14_V_ce0(grp_avgpool_8x8_fu_18817_inputs_3_14_V_ce0),
    .inputs_3_14_V_q0(out_buf_0_3_14_V_q0),
    .inputs_3_15_V_address0(grp_avgpool_8x8_fu_18817_inputs_3_15_V_address0),
    .inputs_3_15_V_ce0(grp_avgpool_8x8_fu_18817_inputs_3_15_V_ce0),
    .inputs_3_15_V_q0(out_buf_0_3_15_V_q0),
    .outputs_V_address0(grp_avgpool_8x8_fu_18817_outputs_V_address0),
    .outputs_V_ce0(grp_avgpool_8x8_fu_18817_outputs_V_ce0),
    .outputs_V_we0(grp_avgpool_8x8_fu_18817_outputs_V_we0),
    .outputs_V_d0(grp_avgpool_8x8_fu_18817_outputs_V_d0)
);

bn1 grp_bn1_fu_18887(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_bn1_fu_18887_ap_start),
    .ap_done(grp_bn1_fu_18887_ap_done),
    .ap_idle(grp_bn1_fu_18887_ap_idle),
    .ap_ready(grp_bn1_fu_18887_ap_ready),
    .out_buf_0_0_V_address0(grp_bn1_fu_18887_out_buf_0_0_V_address0),
    .out_buf_0_0_V_ce0(grp_bn1_fu_18887_out_buf_0_0_V_ce0),
    .out_buf_0_0_V_we0(grp_bn1_fu_18887_out_buf_0_0_V_we0),
    .out_buf_0_0_V_d0(grp_bn1_fu_18887_out_buf_0_0_V_d0),
    .out_buf_0_1_V_address0(grp_bn1_fu_18887_out_buf_0_1_V_address0),
    .out_buf_0_1_V_ce0(grp_bn1_fu_18887_out_buf_0_1_V_ce0),
    .out_buf_0_1_V_we0(grp_bn1_fu_18887_out_buf_0_1_V_we0),
    .out_buf_0_1_V_d0(grp_bn1_fu_18887_out_buf_0_1_V_d0),
    .out_buf_0_2_V_address0(grp_bn1_fu_18887_out_buf_0_2_V_address0),
    .out_buf_0_2_V_ce0(grp_bn1_fu_18887_out_buf_0_2_V_ce0),
    .out_buf_0_2_V_we0(grp_bn1_fu_18887_out_buf_0_2_V_we0),
    .out_buf_0_2_V_d0(grp_bn1_fu_18887_out_buf_0_2_V_d0),
    .out_buf_0_3_V_address0(grp_bn1_fu_18887_out_buf_0_3_V_address0),
    .out_buf_0_3_V_ce0(grp_bn1_fu_18887_out_buf_0_3_V_ce0),
    .out_buf_0_3_V_we0(grp_bn1_fu_18887_out_buf_0_3_V_we0),
    .out_buf_0_3_V_d0(grp_bn1_fu_18887_out_buf_0_3_V_d0),
    .out_buf_0_4_V_address0(grp_bn1_fu_18887_out_buf_0_4_V_address0),
    .out_buf_0_4_V_ce0(grp_bn1_fu_18887_out_buf_0_4_V_ce0),
    .out_buf_0_4_V_we0(grp_bn1_fu_18887_out_buf_0_4_V_we0),
    .out_buf_0_4_V_d0(grp_bn1_fu_18887_out_buf_0_4_V_d0),
    .out_buf_0_5_V_address0(grp_bn1_fu_18887_out_buf_0_5_V_address0),
    .out_buf_0_5_V_ce0(grp_bn1_fu_18887_out_buf_0_5_V_ce0),
    .out_buf_0_5_V_we0(grp_bn1_fu_18887_out_buf_0_5_V_we0),
    .out_buf_0_5_V_d0(grp_bn1_fu_18887_out_buf_0_5_V_d0),
    .out_buf_0_6_V_address0(grp_bn1_fu_18887_out_buf_0_6_V_address0),
    .out_buf_0_6_V_ce0(grp_bn1_fu_18887_out_buf_0_6_V_ce0),
    .out_buf_0_6_V_we0(grp_bn1_fu_18887_out_buf_0_6_V_we0),
    .out_buf_0_6_V_d0(grp_bn1_fu_18887_out_buf_0_6_V_d0),
    .out_buf_0_7_V_address0(grp_bn1_fu_18887_out_buf_0_7_V_address0),
    .out_buf_0_7_V_ce0(grp_bn1_fu_18887_out_buf_0_7_V_ce0),
    .out_buf_0_7_V_we0(grp_bn1_fu_18887_out_buf_0_7_V_we0),
    .out_buf_0_7_V_d0(grp_bn1_fu_18887_out_buf_0_7_V_d0),
    .out_buf_0_8_V_address0(grp_bn1_fu_18887_out_buf_0_8_V_address0),
    .out_buf_0_8_V_ce0(grp_bn1_fu_18887_out_buf_0_8_V_ce0),
    .out_buf_0_8_V_we0(grp_bn1_fu_18887_out_buf_0_8_V_we0),
    .out_buf_0_8_V_d0(grp_bn1_fu_18887_out_buf_0_8_V_d0),
    .out_buf_0_9_V_address0(grp_bn1_fu_18887_out_buf_0_9_V_address0),
    .out_buf_0_9_V_ce0(grp_bn1_fu_18887_out_buf_0_9_V_ce0),
    .out_buf_0_9_V_we0(grp_bn1_fu_18887_out_buf_0_9_V_we0),
    .out_buf_0_9_V_d0(grp_bn1_fu_18887_out_buf_0_9_V_d0),
    .out_buf_0_10_V_address0(grp_bn1_fu_18887_out_buf_0_10_V_address0),
    .out_buf_0_10_V_ce0(grp_bn1_fu_18887_out_buf_0_10_V_ce0),
    .out_buf_0_10_V_we0(grp_bn1_fu_18887_out_buf_0_10_V_we0),
    .out_buf_0_10_V_d0(grp_bn1_fu_18887_out_buf_0_10_V_d0),
    .out_buf_0_11_V_address0(grp_bn1_fu_18887_out_buf_0_11_V_address0),
    .out_buf_0_11_V_ce0(grp_bn1_fu_18887_out_buf_0_11_V_ce0),
    .out_buf_0_11_V_we0(grp_bn1_fu_18887_out_buf_0_11_V_we0),
    .out_buf_0_11_V_d0(grp_bn1_fu_18887_out_buf_0_11_V_d0),
    .out_buf_0_12_V_address0(grp_bn1_fu_18887_out_buf_0_12_V_address0),
    .out_buf_0_12_V_ce0(grp_bn1_fu_18887_out_buf_0_12_V_ce0),
    .out_buf_0_12_V_we0(grp_bn1_fu_18887_out_buf_0_12_V_we0),
    .out_buf_0_12_V_d0(grp_bn1_fu_18887_out_buf_0_12_V_d0),
    .out_buf_0_13_V_address0(grp_bn1_fu_18887_out_buf_0_13_V_address0),
    .out_buf_0_13_V_ce0(grp_bn1_fu_18887_out_buf_0_13_V_ce0),
    .out_buf_0_13_V_we0(grp_bn1_fu_18887_out_buf_0_13_V_we0),
    .out_buf_0_13_V_d0(grp_bn1_fu_18887_out_buf_0_13_V_d0),
    .out_buf_0_14_V_address0(grp_bn1_fu_18887_out_buf_0_14_V_address0),
    .out_buf_0_14_V_ce0(grp_bn1_fu_18887_out_buf_0_14_V_ce0),
    .out_buf_0_14_V_we0(grp_bn1_fu_18887_out_buf_0_14_V_we0),
    .out_buf_0_14_V_d0(grp_bn1_fu_18887_out_buf_0_14_V_d0),
    .out_buf_0_15_V_address0(grp_bn1_fu_18887_out_buf_0_15_V_address0),
    .out_buf_0_15_V_ce0(grp_bn1_fu_18887_out_buf_0_15_V_ce0),
    .out_buf_0_15_V_we0(grp_bn1_fu_18887_out_buf_0_15_V_we0),
    .out_buf_0_15_V_d0(grp_bn1_fu_18887_out_buf_0_15_V_d0),
    .block_t0_0_V_address0(grp_bn1_fu_18887_block_t0_0_V_address0),
    .block_t0_0_V_ce0(grp_bn1_fu_18887_block_t0_0_V_ce0),
    .block_t0_0_V_q0(out_buf_t0_0_V_q0),
    .block_t0_1_V_address0(grp_bn1_fu_18887_block_t0_1_V_address0),
    .block_t0_1_V_ce0(grp_bn1_fu_18887_block_t0_1_V_ce0),
    .block_t0_1_V_q0(out_buf_t0_1_V_q0),
    .block_t0_2_V_address0(grp_bn1_fu_18887_block_t0_2_V_address0),
    .block_t0_2_V_ce0(grp_bn1_fu_18887_block_t0_2_V_ce0),
    .block_t0_2_V_q0(out_buf_t0_2_V_q0),
    .block_t0_3_V_address0(grp_bn1_fu_18887_block_t0_3_V_address0),
    .block_t0_3_V_ce0(grp_bn1_fu_18887_block_t0_3_V_ce0),
    .block_t0_3_V_q0(out_buf_t0_3_V_q0),
    .block_t0_4_V_address0(grp_bn1_fu_18887_block_t0_4_V_address0),
    .block_t0_4_V_ce0(grp_bn1_fu_18887_block_t0_4_V_ce0),
    .block_t0_4_V_q0(out_buf_t0_4_V_q0),
    .block_t0_5_V_address0(grp_bn1_fu_18887_block_t0_5_V_address0),
    .block_t0_5_V_ce0(grp_bn1_fu_18887_block_t0_5_V_ce0),
    .block_t0_5_V_q0(out_buf_t0_5_V_q0),
    .block_t0_6_V_address0(grp_bn1_fu_18887_block_t0_6_V_address0),
    .block_t0_6_V_ce0(grp_bn1_fu_18887_block_t0_6_V_ce0),
    .block_t0_6_V_q0(out_buf_t0_6_V_q0),
    .block_t0_7_V_address0(grp_bn1_fu_18887_block_t0_7_V_address0),
    .block_t0_7_V_ce0(grp_bn1_fu_18887_block_t0_7_V_ce0),
    .block_t0_7_V_q0(out_buf_t0_7_V_q0),
    .block_t0_8_V_address0(grp_bn1_fu_18887_block_t0_8_V_address0),
    .block_t0_8_V_ce0(grp_bn1_fu_18887_block_t0_8_V_ce0),
    .block_t0_8_V_q0(out_buf_t0_8_V_q0),
    .block_t0_9_V_address0(grp_bn1_fu_18887_block_t0_9_V_address0),
    .block_t0_9_V_ce0(grp_bn1_fu_18887_block_t0_9_V_ce0),
    .block_t0_9_V_q0(out_buf_t0_9_V_q0),
    .block_t0_10_V_address0(grp_bn1_fu_18887_block_t0_10_V_address0),
    .block_t0_10_V_ce0(grp_bn1_fu_18887_block_t0_10_V_ce0),
    .block_t0_10_V_q0(out_buf_t0_10_V_q0),
    .block_t0_11_V_address0(grp_bn1_fu_18887_block_t0_11_V_address0),
    .block_t0_11_V_ce0(grp_bn1_fu_18887_block_t0_11_V_ce0),
    .block_t0_11_V_q0(out_buf_t0_11_V_q0),
    .block_t0_12_V_address0(grp_bn1_fu_18887_block_t0_12_V_address0),
    .block_t0_12_V_ce0(grp_bn1_fu_18887_block_t0_12_V_ce0),
    .block_t0_12_V_q0(out_buf_t0_12_V_q0),
    .block_t0_13_V_address0(grp_bn1_fu_18887_block_t0_13_V_address0),
    .block_t0_13_V_ce0(grp_bn1_fu_18887_block_t0_13_V_ce0),
    .block_t0_13_V_q0(out_buf_t0_13_V_q0),
    .block_t0_14_V_address0(grp_bn1_fu_18887_block_t0_14_V_address0),
    .block_t0_14_V_ce0(grp_bn1_fu_18887_block_t0_14_V_ce0),
    .block_t0_14_V_q0(out_buf_t0_14_V_q0),
    .block_t0_15_V_address0(grp_bn1_fu_18887_block_t0_15_V_address0),
    .block_t0_15_V_ce0(grp_bn1_fu_18887_block_t0_15_V_ce0),
    .block_t0_15_V_q0(out_buf_t0_15_V_q0)
);

matmul grp_matmul_fu_18923(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_matmul_fu_18923_ap_start),
    .ap_done(grp_matmul_fu_18923_ap_done),
    .ap_idle(grp_matmul_fu_18923_ap_idle),
    .ap_ready(grp_matmul_fu_18923_ap_ready),
    .outputs_V_address0(grp_matmul_fu_18923_outputs_V_address0),
    .outputs_V_ce0(grp_matmul_fu_18923_outputs_V_ce0),
    .outputs_V_we0(grp_matmul_fu_18923_outputs_V_we0),
    .outputs_V_d0(grp_matmul_fu_18923_outputs_V_d0),
    .pool_out_buf_address0(grp_matmul_fu_18923_pool_out_buf_address0),
    .pool_out_buf_ce0(grp_matmul_fu_18923_pool_out_buf_ce0),
    .pool_out_buf_q0(pool_out_buf_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_avgpool_8x8_fu_18817_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln693_fu_19594_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state166))) begin
            grp_avgpool_8x8_fu_18817_ap_start_reg <= 1'b1;
        end else if ((grp_avgpool_8x8_fu_18817_ap_ready == 1'b1)) begin
            grp_avgpool_8x8_fu_18817_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_avgpool_concat_fu_18743_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state123) | (1'b1 == ap_CS_fsm_state79))) begin
            grp_avgpool_concat_fu_18743_ap_start_reg <= 1'b1;
        end else if ((grp_avgpool_concat_fu_18743_ap_ready == 1'b1)) begin
            grp_avgpool_concat_fu_18743_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_binary_conv3x3_tile_fu_5847_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state162) | (1'b1 == ap_CS_fsm_state155) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state141) | (1'b1 == ap_CS_fsm_state134) | (1'b1 == ap_CS_fsm_state127) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state17) | ((icmp_ln659_fu_19571_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state160)) | ((icmp_ln630_fu_19548_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state153)) | ((icmp_ln602_fu_19525_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state146)) | ((icmp_ln573_fu_19502_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state139)) | ((icmp_ln545_fu_19475_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state132)) | ((icmp_ln506_fu_19452_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state125)) | ((icmp_ln466_fu_19424_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state116)) | ((icmp_ln437_fu_19396_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state109)) | ((icmp_ln409_fu_19368_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state102)) | ((icmp_ln380_fu_19336_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state95)) | ((icmp_ln352_fu_19308_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state88)) | ((icmp_ln313_fu_19280_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state81)) | ((icmp_ln64_fu_19162_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5)))) begin
            grp_binary_conv3x3_tile_fu_5847_ap_start_reg <= 1'b1;
        end else if ((grp_binary_conv3x3_tile_fu_5847_ap_ready == 1'b1)) begin
            grp_binary_conv3x3_tile_fu_5847_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_bn1_fu_18887_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state27)) begin
            grp_bn1_fu_18887_ap_start_reg <= 1'b1;
        end else if ((grp_bn1_fu_18887_ap_ready == 1'b1)) begin
            grp_bn1_fu_18887_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_bn_relu_shortcut_fu_7997_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state164) | (1'b1 == ap_CS_fsm_state157) | (1'b1 == ap_CS_fsm_state150) | (1'b1 == ap_CS_fsm_state143) | (1'b1 == ap_CS_fsm_state136) | (1'b1 == ap_CS_fsm_state129) | (1'b1 == ap_CS_fsm_state120) | (1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state35))) begin
            grp_bn_relu_shortcut_fu_7997_ap_start_reg <= 1'b1;
        end else if ((grp_bn_relu_shortcut_fu_7997_ap_ready == 1'b1)) begin
            grp_bn_relu_shortcut_fu_7997_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_matmul_fu_18923_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state168)) begin
            grp_matmul_fu_18923_ap_start_reg <= 1'b1;
        end else if ((grp_matmul_fu_18923_ap_ready == 1'b1)) begin
            grp_matmul_fu_18923_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_quant_and_pack_fu_7788_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state29) | ((icmp_ln630_fu_19548_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state153)) | ((icmp_ln602_fu_19525_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state146)) | ((icmp_ln573_fu_19502_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state139)) | ((icmp_ln545_fu_19475_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state132)) | ((icmp_ln506_fu_19452_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state125)) | ((icmp_ln466_fu_19424_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state116)) | ((icmp_ln437_fu_19396_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state109)) | ((icmp_ln409_fu_19368_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state102)) | ((icmp_ln380_fu_19336_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state95)) | ((icmp_ln352_fu_19308_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state88)) | ((icmp_ln313_fu_19280_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state81)))) begin
            grp_quant_and_pack_fu_7788_ap_start_reg <= 1'b1;
        end else if ((grp_quant_and_pack_fu_7788_ap_ready == 1'b1)) begin
            grp_quant_and_pack_fu_7788_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        c33_0_reg_5520 <= 2'd0;
    end else if (((icmp_ln65_fu_19186_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        c33_0_reg_5520 <= c_reg_19944;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_bn_relu_shortcut_fu_7997_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state86))) begin
        c_out46_0_reg_5566 <= c_out_reg_20011;
    end else if (((grp_avgpool_concat_fu_18743_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state80))) begin
        c_out46_0_reg_5566 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_bn_relu_shortcut_fu_7997_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state93))) begin
        c_out48_0_reg_5588 <= c_out_1_reg_20042;
    end else if (((grp_quant_and_pack_fu_7788_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state87))) begin
        c_out48_0_reg_5588 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_bn_relu_shortcut_fu_7997_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state100))) begin
        c_out50_0_reg_5610 <= c_out_2_reg_20073;
    end else if (((grp_quant_and_pack_fu_7788_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state94))) begin
        c_out50_0_reg_5610 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_bn_relu_shortcut_fu_7997_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state107))) begin
        c_out52_0_reg_5632 <= c_out_3_reg_20104;
    end else if (((grp_quant_and_pack_fu_7788_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state101))) begin
        c_out52_0_reg_5632 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_bn_relu_shortcut_fu_7997_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state114))) begin
        c_out54_0_reg_5654 <= c_out_4_reg_20135;
    end else if (((grp_quant_and_pack_fu_7788_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state108))) begin
        c_out54_0_reg_5654 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_bn_relu_shortcut_fu_7997_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state121))) begin
        c_out56_0_reg_5676 <= c_out_5_reg_20166;
    end else if (((grp_quant_and_pack_fu_7788_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state115))) begin
        c_out56_0_reg_5676 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_bn_relu_shortcut_fu_7997_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state130))) begin
        c_out58_0_reg_5698 <= c_out_6_reg_20197;
    end else if (((grp_avgpool_concat_fu_18743_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state124))) begin
        c_out58_0_reg_5698 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_bn_relu_shortcut_fu_7997_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state137))) begin
        c_out60_0_reg_5721 <= c_out_7_reg_20215;
    end else if (((grp_quant_and_pack_fu_7788_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state131))) begin
        c_out60_0_reg_5721 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_bn_relu_shortcut_fu_7997_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state144))) begin
        c_out62_0_reg_5744 <= c_out_8_reg_20233;
    end else if (((grp_quant_and_pack_fu_7788_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state138))) begin
        c_out62_0_reg_5744 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_bn_relu_shortcut_fu_7997_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state151))) begin
        c_out64_0_reg_5767 <= c_out_9_reg_20251;
    end else if (((grp_quant_and_pack_fu_7788_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state145))) begin
        c_out64_0_reg_5767 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_bn_relu_shortcut_fu_7997_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state158))) begin
        c_out66_0_reg_5790 <= c_out_10_reg_20269;
    end else if (((grp_quant_and_pack_fu_7788_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state152))) begin
        c_out66_0_reg_5790 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_bn_relu_shortcut_fu_7997_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state165))) begin
        c_out68_0_reg_5813 <= c_out_11_reg_20287;
    end else if (((grp_quant_and_pack_fu_7788_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state159))) begin
        c_out68_0_reg_5813 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        col_0_reg_5544 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        col_0_reg_5544 <= col_reg_19981;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_bn_relu_shortcut_fu_7997_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state107))) begin
        conv_weight_ptr_10_reg_5621 <= conv_weight_ptr_1_reg_20127;
    end else if (((grp_quant_and_pack_fu_7788_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state101))) begin
        conv_weight_ptr_10_reg_5621 <= 5'd15;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_bn_relu_shortcut_fu_7997_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state114))) begin
        conv_weight_ptr_11_reg_5643 <= conv_weight_ptr_2_reg_20158;
    end else if (((grp_quant_and_pack_fu_7788_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state108))) begin
        conv_weight_ptr_11_reg_5643 <= 5'd17;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_bn_relu_shortcut_fu_7997_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state121))) begin
        conv_weight_ptr_12_reg_5665 <= conv_weight_ptr_3_reg_20189;
    end else if (((grp_quant_and_pack_fu_7788_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state115))) begin
        conv_weight_ptr_12_reg_5665 <= 5'd19;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_bn_relu_shortcut_fu_7997_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state130))) begin
        conv_weight_ptr_13_reg_5687 <= conv_weight_ptr_4_reg_20207;
    end else if (((grp_avgpool_concat_fu_18743_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state124))) begin
        conv_weight_ptr_13_reg_5687 <= 5'd21;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_bn_relu_shortcut_fu_7997_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state137))) begin
        conv_weight_ptr_14_reg_5710 <= conv_weight_ptr_5_reg_20225;
    end else if (((grp_quant_and_pack_fu_7788_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state131))) begin
        conv_weight_ptr_14_reg_5710 <= 4'd9;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_bn_relu_shortcut_fu_7997_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state144))) begin
        conv_weight_ptr_15_reg_5733 <= conv_weight_ptr_6_reg_20243;
    end else if (((grp_quant_and_pack_fu_7788_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state138))) begin
        conv_weight_ptr_15_reg_5733 <= 6'd29;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_bn_relu_shortcut_fu_7997_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state151))) begin
        conv_weight_ptr_16_reg_5756 <= conv_weight_ptr_19_reg_20261;
    end else if (((grp_quant_and_pack_fu_7788_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state145))) begin
        conv_weight_ptr_16_reg_5756 <= 6'd33;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_bn_relu_shortcut_fu_7997_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state158))) begin
        conv_weight_ptr_17_reg_5779 <= conv_weight_ptr_20_reg_20279;
    end else if (((grp_quant_and_pack_fu_7788_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state152))) begin
        conv_weight_ptr_17_reg_5779 <= 6'd37;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_bn_relu_shortcut_fu_7997_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state165))) begin
        conv_weight_ptr_18_reg_5802 <= conv_weight_ptr_21_reg_20297;
    end else if (((grp_quant_and_pack_fu_7788_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state159))) begin
        conv_weight_ptr_18_reg_5802 <= 6'd41;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_bn_relu_shortcut_fu_7997_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state86))) begin
        conv_weight_ptr_7_reg_5555 <= add_ln321_reg_20034;
    end else if (((grp_avgpool_concat_fu_18743_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state80))) begin
        conv_weight_ptr_7_reg_5555 <= 4'd9;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_bn_relu_shortcut_fu_7997_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state93))) begin
        conv_weight_ptr_8_reg_5577 <= add_ln360_reg_20065;
    end else if (((grp_quant_and_pack_fu_7788_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state87))) begin
        conv_weight_ptr_8_reg_5577 <= 4'd11;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_bn_relu_shortcut_fu_7997_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state100))) begin
        conv_weight_ptr_9_reg_5599 <= conv_weight_ptr_reg_20096;
    end else if (((grp_quant_and_pack_fu_7788_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state94))) begin
        conv_weight_ptr_9_reg_5599 <= 3'd5;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln659_fu_19571_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state160))) begin
        i73_0_reg_5825 <= 4'd0;
    end else if (((icmp_ln693_fu_19594_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state166))) begin
        i73_0_reg_5825 <= i_5_fu_19600_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == RESULT_WREADY) & (1'b1 == ap_CS_fsm_state176))) begin
        i74_0_reg_5836 <= i_6_reg_20313;
    end else if ((~((1'b0 == RESULT_AWREADY) | (grp_matmul_fu_18923_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state169))) begin
        i74_0_reg_5836 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_0_reg_5498 <= select_ln40_1_reg_19929;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_0_reg_5498 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_fu_18984_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_5487 <= add_ln36_fu_18990_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten_reg_5487 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_fu_18984_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_0_reg_5509 <= j_fu_19024_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        j_0_reg_5509 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln66_fu_19252_p2 == 1'd0) & (1'b0 == IMG_RVALID)) & (icmp_ln66_fu_19252_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        row_0_reg_5532 <= row_reg_19957;
    end else if (((icmp_ln64_fu_19162_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        row_0_reg_5532 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln66_fu_19252_p2 == 1'd0) & (1'b0 == IMG_RVALID)) & (icmp_ln66_fu_19252_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        IMG_addr_read_reg_20001 <= IMG_RDATA;
        msb_fmap_0_V_addr_1_reg_19986 <= zext_ln321_12_fu_19273_p1;
        msb_fmap_1_V_addr_1_reg_19991 <= zext_ln321_12_fu_19273_p1;
        msb_fmap_2_V_addr_1_reg_19996 <= zext_ln321_12_fu_19273_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        RESULT_addr_reg_19904[29 : 0] <= empty_fu_18960_p1[29 : 0];
        empty_864_reg_19910[28 : 0] <= empty_864_fu_18980_p1[28 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        add_ln321_5_reg_19973 <= add_ln321_5_fu_19246_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_fu_19186_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        add_ln321_6_reg_19962 <= add_ln321_6_fu_19219_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln313_fu_19280_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state81))) begin
        add_ln321_reg_20034 <= add_ln321_fu_19302_p2;
        zext_ln152_1_reg_20021[1 : 0] <= zext_ln152_1_fu_19297_p1[1 : 0];
        zext_ln152_reg_20016[3 : 0] <= zext_ln152_fu_19292_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln352_fu_19308_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state88))) begin
        add_ln360_reg_20065 <= add_ln360_fu_19330_p2;
        zext_ln152_2_reg_20047[3 : 0] <= zext_ln152_2_fu_19320_p1[3 : 0];
        zext_ln152_3_reg_20052[1 : 0] <= zext_ln152_3_fu_19325_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln935_reg_20340 == 1'd0) & (1'b1 == ap_CS_fsm_state173))) begin
        add_ln958_reg_20380 <= add_ln958_fu_19784_p2;
        icmp_ln958_reg_20375 <= icmp_ln958_fu_19778_p2;
        or_ln_reg_20370[0] <= or_ln_fu_19770_p3[0];
        sub_ln958_reg_20385 <= sub_ln958_fu_19789_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state153)) begin
        c_out_10_reg_20269 <= c_out_10_fu_19554_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        c_out_11_reg_20287 <= c_out_11_fu_19577_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state88)) begin
        c_out_1_reg_20042 <= c_out_1_fu_19314_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state95)) begin
        c_out_2_reg_20073 <= c_out_2_fu_19342_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state102)) begin
        c_out_3_reg_20104 <= c_out_3_fu_19374_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state109)) begin
        c_out_4_reg_20135 <= c_out_4_fu_19402_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state116)) begin
        c_out_5_reg_20166 <= c_out_5_fu_19430_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state125)) begin
        c_out_6_reg_20197 <= c_out_6_fu_19458_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state132)) begin
        c_out_7_reg_20215 <= c_out_7_fu_19481_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state139)) begin
        c_out_8_reg_20233 <= c_out_8_fu_19508_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state146)) begin
        c_out_9_reg_20251 <= c_out_9_fu_19531_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        c_out_reg_20011 <= c_out_fu_19286_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        c_reg_19944 <= c_fu_19168_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln66_fu_19252_p2 == 1'd0) & (1'b0 == IMG_RVALID)) & (1'b1 == ap_CS_fsm_state14))) begin
        col_reg_19981 <= col_fu_19258_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln602_fu_19525_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state146))) begin
        conv_weight_ptr_19_reg_20261 <= conv_weight_ptr_19_fu_19542_p2;
        zext_ln152_15_reg_20256[5 : 0] <= zext_ln152_15_fu_19537_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln409_fu_19368_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state102))) begin
        conv_weight_ptr_1_reg_20127 <= conv_weight_ptr_1_fu_19390_p2;
        zext_ln152_6_reg_20109[4 : 0] <= zext_ln152_6_fu_19380_p1[4 : 0];
        zext_ln152_7_reg_20114[1 : 0] <= zext_ln152_7_fu_19385_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln630_fu_19548_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state153))) begin
        conv_weight_ptr_20_reg_20279 <= conv_weight_ptr_20_fu_19565_p2;
        zext_ln152_16_reg_20274[5 : 0] <= zext_ln152_16_fu_19560_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln659_fu_19571_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state160))) begin
        conv_weight_ptr_21_reg_20297 <= conv_weight_ptr_21_fu_19588_p2;
        zext_ln152_17_reg_20292[5 : 0] <= zext_ln152_17_fu_19583_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln437_fu_19396_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state109))) begin
        conv_weight_ptr_2_reg_20158 <= conv_weight_ptr_2_fu_19418_p2;
        zext_ln152_8_reg_20140[4 : 0] <= zext_ln152_8_fu_19408_p1[4 : 0];
        zext_ln152_9_reg_20145[1 : 0] <= zext_ln152_9_fu_19413_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln466_fu_19424_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state116))) begin
        conv_weight_ptr_3_reg_20189 <= conv_weight_ptr_3_fu_19446_p2;
        zext_ln152_10_reg_20171[4 : 0] <= zext_ln152_10_fu_19436_p1[4 : 0];
        zext_ln152_11_reg_20176[1 : 0] <= zext_ln152_11_fu_19441_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln506_fu_19452_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state125))) begin
        conv_weight_ptr_4_reg_20207 <= conv_weight_ptr_4_fu_19469_p2;
        zext_ln152_12_reg_20202[4 : 0] <= zext_ln152_12_fu_19464_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln545_fu_19475_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state132))) begin
        conv_weight_ptr_5_reg_20225 <= conv_weight_ptr_5_fu_19496_p2;
        zext_ln152_13_reg_20220[4 : 0] <= zext_ln152_13_fu_19491_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln573_fu_19502_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state139))) begin
        conv_weight_ptr_6_reg_20243 <= conv_weight_ptr_6_fu_19519_p2;
        zext_ln152_14_reg_20238[5 : 0] <= zext_ln152_14_fu_19514_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln380_fu_19336_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state95))) begin
        conv_weight_ptr_reg_20096 <= conv_weight_ptr_fu_19362_p2;
        zext_ln152_4_reg_20078[3 : 0] <= zext_ln152_4_fu_19352_p1[3 : 0];
        zext_ln152_5_reg_20083[1 : 0] <= zext_ln152_5_fu_19357_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state170)) begin
        i_6_reg_20313 <= i_6_fu_19617_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln36_reg_19915 <= icmp_ln36_fu_18984_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state172)) begin
        icmp_ln935_reg_20340 <= icmp_ln935_fu_19642_p2;
        sub_ln944_reg_20353 <= sub_ln944_fu_19670_p2;
        tmp_V_4_reg_20345 <= tmp_V_4_fu_19647_p3;
        trunc_ln943_reg_20365 <= trunc_ln943_fu_19680_p1;
        trunc_ln947_reg_20360 <= trunc_ln947_fu_19676_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state171)) begin
        p_Result_7_reg_20329 <= linear_out_buf_V_q0[32'd31];
        tmp_V_3_reg_20323 <= linear_out_buf_V_q0;
        tmp_V_reg_20335 <= tmp_V_fu_19636_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        row_reg_19957 <= row_fu_19192_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_fu_18984_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln40_1_reg_19929 <= select_ln40_1_fu_19016_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_fu_18984_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln40_reg_19924 <= select_ln40_fu_19008_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state175)) begin
        select_ln935_reg_20395 <= select_ln935_fu_19897_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln935_reg_20340 == 1'd0) & (1'b1 == ap_CS_fsm_state174))) begin
        trunc_ln738_reg_20390 <= trunc_ln738_fu_19890_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln64_fu_19162_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        zext_ln65_reg_19949[6 : 5] <= zext_ln65_fu_19182_p1[6 : 5];
    end
end

always @ (*) begin
    if (((1'b1 == IMG_ARREADY) & (1'b1 == ap_CS_fsm_state7))) begin
        IMG_ARVALID = 1'b1;
    end else begin
        IMG_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln66_fu_19252_p2 == 1'd0) & (1'b0 == IMG_RVALID)) & (icmp_ln66_fu_19252_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        IMG_RREADY = 1'b1;
    end else begin
        IMG_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        IMG_blk_n_AR = m_axi_IMG_ARREADY;
    end else begin
        IMG_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln66_fu_19252_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        IMG_blk_n_R = m_axi_IMG_RVALID;
    end else begin
        IMG_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == RESULT_AWREADY) | (grp_matmul_fu_18923_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state169))) begin
        RESULT_AWVALID = 1'b1;
    end else begin
        RESULT_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == RESULT_BVALID) & (1'b1 == ap_CS_fsm_state180))) begin
        RESULT_BREADY = 1'b1;
    end else begin
        RESULT_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == RESULT_WREADY) & (1'b1 == ap_CS_fsm_state176))) begin
        RESULT_WVALID = 1'b1;
    end else begin
        RESULT_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state169)) begin
        RESULT_blk_n_AW = m_axi_RESULT_AWREADY;
    end else begin
        RESULT_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state180)) begin
        RESULT_blk_n_B = m_axi_RESULT_BVALID;
    end else begin
        RESULT_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state176)) begin
        RESULT_blk_n_W = m_axi_RESULT_WREADY;
    end else begin
        RESULT_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if ((icmp_ln36_fu_18984_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == RESULT_BVALID) & (1'b1 == ap_CS_fsm_state180))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_i_0_phi_fu_5502_p4 = select_ln40_1_reg_19929;
    end else begin
        ap_phi_mux_i_0_phi_fu_5502_p4 = i_0_reg_5498;
    end
end

always @ (*) begin
    if (((1'b1 == RESULT_BVALID) & (1'b1 == ap_CS_fsm_state180))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state124)) begin
        grp_avgpool_concat_fu_18743_H_fmap = 6'd8;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        grp_avgpool_concat_fu_18743_H_fmap = 6'd16;
    end else begin
        grp_avgpool_concat_fu_18743_H_fmap = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state124)) begin
        grp_avgpool_concat_fu_18743_in_channels = 7'd32;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        grp_avgpool_concat_fu_18743_in_channels = 7'd16;
    end else begin
        grp_avgpool_concat_fu_18743_in_channels = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133))) begin
        grp_binary_conv3x3_tile_fu_5847_H_fmap_out = 7'd8;
    end else if (((1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89))) begin
        grp_binary_conv3x3_tile_fu_5847_H_fmap_out = 7'd16;
    end else if (((1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_H_fmap_out = 7'd32;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_H_fmap_out = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24))) begin
        grp_binary_conv3x3_tile_fu_5847_c_in = 4'd2;
    end else if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20))) begin
        grp_binary_conv3x3_tile_fu_5847_c_in = 4'd1;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_c_in = 4'd0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_c_in = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        grp_binary_conv3x3_tile_fu_5847_comparator_0_V_q0 = out_buf_t0_0_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_comparator_0_V_q0 = out_buf_t1_0_V_q0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_comparator_0_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        grp_binary_conv3x3_tile_fu_5847_comparator_10_V_q0 = out_buf_t0_10_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_comparator_10_V_q0 = out_buf_t1_10_V_q0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_comparator_10_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        grp_binary_conv3x3_tile_fu_5847_comparator_11_V_q0 = out_buf_t0_11_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_comparator_11_V_q0 = out_buf_t1_11_V_q0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_comparator_11_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        grp_binary_conv3x3_tile_fu_5847_comparator_12_V_q0 = out_buf_t0_12_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_comparator_12_V_q0 = out_buf_t1_12_V_q0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_comparator_12_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        grp_binary_conv3x3_tile_fu_5847_comparator_13_V_q0 = out_buf_t0_13_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_comparator_13_V_q0 = out_buf_t1_13_V_q0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_comparator_13_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        grp_binary_conv3x3_tile_fu_5847_comparator_14_V_q0 = out_buf_t0_14_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_comparator_14_V_q0 = out_buf_t1_14_V_q0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_comparator_14_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        grp_binary_conv3x3_tile_fu_5847_comparator_15_V_q0 = out_buf_t0_15_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_comparator_15_V_q0 = out_buf_t1_15_V_q0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_comparator_15_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        grp_binary_conv3x3_tile_fu_5847_comparator_1_V_q0 = out_buf_t0_1_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_comparator_1_V_q0 = out_buf_t1_1_V_q0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_comparator_1_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        grp_binary_conv3x3_tile_fu_5847_comparator_2_V_q0 = out_buf_t0_2_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_comparator_2_V_q0 = out_buf_t1_2_V_q0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_comparator_2_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        grp_binary_conv3x3_tile_fu_5847_comparator_3_V_q0 = out_buf_t0_3_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_comparator_3_V_q0 = out_buf_t1_3_V_q0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_comparator_3_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        grp_binary_conv3x3_tile_fu_5847_comparator_4_V_q0 = out_buf_t0_4_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_comparator_4_V_q0 = out_buf_t1_4_V_q0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_comparator_4_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        grp_binary_conv3x3_tile_fu_5847_comparator_5_V_q0 = out_buf_t0_5_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_comparator_5_V_q0 = out_buf_t1_5_V_q0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_comparator_5_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        grp_binary_conv3x3_tile_fu_5847_comparator_6_V_q0 = out_buf_t0_6_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_comparator_6_V_q0 = out_buf_t1_6_V_q0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_comparator_6_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        grp_binary_conv3x3_tile_fu_5847_comparator_7_V_q0 = out_buf_t0_7_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_comparator_7_V_q0 = out_buf_t1_7_V_q0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_comparator_7_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        grp_binary_conv3x3_tile_fu_5847_comparator_8_V_q0 = out_buf_t0_8_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_comparator_8_V_q0 = out_buf_t1_8_V_q0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_comparator_8_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        grp_binary_conv3x3_tile_fu_5847_comparator_9_V_q0 = out_buf_t0_9_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_comparator_9_V_q0 = out_buf_t1_9_V_q0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_comparator_9_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133))) begin
        grp_binary_conv3x3_tile_fu_5847_in_channels = 8'd64;
    end else if (((1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32))) begin
        grp_binary_conv3x3_tile_fu_5847_in_channels = 8'd16;
    end else if (((1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_in_channels = 8'd32;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_in_channels = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22))) begin
        grp_binary_conv3x3_tile_fu_5847_msb_inputs_V_q0 = msb_fmap_2_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18))) begin
        grp_binary_conv3x3_tile_fu_5847_msb_inputs_V_q0 = msb_fmap_1_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_msb_inputs_V_q0 = msb_fmap_0_V_q0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_msb_inputs_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        grp_binary_conv3x3_tile_fu_5847_msb_outputs_0_V_q0 = out_buf_t1_0_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_msb_outputs_0_V_q0 = out_buf_t0_0_V_q0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_msb_outputs_0_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        grp_binary_conv3x3_tile_fu_5847_msb_outputs_10_V_q0 = out_buf_t1_10_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_msb_outputs_10_V_q0 = out_buf_t0_10_V_q0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_msb_outputs_10_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        grp_binary_conv3x3_tile_fu_5847_msb_outputs_11_V_q0 = out_buf_t1_11_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_msb_outputs_11_V_q0 = out_buf_t0_11_V_q0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_msb_outputs_11_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        grp_binary_conv3x3_tile_fu_5847_msb_outputs_12_V_q0 = out_buf_t1_12_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_msb_outputs_12_V_q0 = out_buf_t0_12_V_q0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_msb_outputs_12_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        grp_binary_conv3x3_tile_fu_5847_msb_outputs_13_V_q0 = out_buf_t1_13_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_msb_outputs_13_V_q0 = out_buf_t0_13_V_q0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_msb_outputs_13_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        grp_binary_conv3x3_tile_fu_5847_msb_outputs_14_V_q0 = out_buf_t1_14_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_msb_outputs_14_V_q0 = out_buf_t0_14_V_q0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_msb_outputs_14_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        grp_binary_conv3x3_tile_fu_5847_msb_outputs_15_V_q0 = out_buf_t1_15_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_msb_outputs_15_V_q0 = out_buf_t0_15_V_q0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_msb_outputs_15_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        grp_binary_conv3x3_tile_fu_5847_msb_outputs_1_V_q0 = out_buf_t1_1_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_msb_outputs_1_V_q0 = out_buf_t0_1_V_q0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_msb_outputs_1_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        grp_binary_conv3x3_tile_fu_5847_msb_outputs_2_V_q0 = out_buf_t1_2_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_msb_outputs_2_V_q0 = out_buf_t0_2_V_q0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_msb_outputs_2_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        grp_binary_conv3x3_tile_fu_5847_msb_outputs_3_V_q0 = out_buf_t1_3_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_msb_outputs_3_V_q0 = out_buf_t0_3_V_q0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_msb_outputs_3_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        grp_binary_conv3x3_tile_fu_5847_msb_outputs_4_V_q0 = out_buf_t1_4_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_msb_outputs_4_V_q0 = out_buf_t0_4_V_q0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_msb_outputs_4_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        grp_binary_conv3x3_tile_fu_5847_msb_outputs_5_V_q0 = out_buf_t1_5_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_msb_outputs_5_V_q0 = out_buf_t0_5_V_q0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_msb_outputs_5_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        grp_binary_conv3x3_tile_fu_5847_msb_outputs_6_V_q0 = out_buf_t1_6_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_msb_outputs_6_V_q0 = out_buf_t0_6_V_q0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_msb_outputs_6_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        grp_binary_conv3x3_tile_fu_5847_msb_outputs_7_V_q0 = out_buf_t1_7_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_msb_outputs_7_V_q0 = out_buf_t0_7_V_q0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_msb_outputs_7_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        grp_binary_conv3x3_tile_fu_5847_msb_outputs_8_V_q0 = out_buf_t1_8_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_msb_outputs_8_V_q0 = out_buf_t0_8_V_q0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_msb_outputs_8_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        grp_binary_conv3x3_tile_fu_5847_msb_outputs_9_V_q0 = out_buf_t1_9_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_msb_outputs_9_V_q0 = out_buf_t0_9_V_q0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_msb_outputs_9_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read = 11'd763;
    end else if (((1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read = 11'd768;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read = 11'd766;
    end else if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read = 11'd769;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read = 11'd597;
    end else if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read = 11'd759;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read = 11'd654;
    end else if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read = 11'd664;
    end else if (((1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read = 11'd764;
    end else if (((1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read = 11'd767;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read1 = 12'd772;
    end else if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read1 = 12'd765;
    end else if (((1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read1 = 12'd771;
    end else if (((1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read1 = 12'd768;
    end else if (((1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read1 = 12'd766;
    end else if (((1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read1 = 12'd767;
    end else if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read1 = 12'd764;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read1 = 12'd0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read10 = 12'd770;
    end else if (((1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read10 = 12'd765;
    end else if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read10 = 12'd768;
    end else if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read10 = 12'd0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read10 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read11 = 12'd768;
    end else if (((1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read11 = 12'd766;
    end else if (((1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read11 = 12'd769;
    end else if (((1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read11 = 12'd770;
    end else if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read11 = 12'd767;
    end else if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read11 = 12'd0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read11 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read12 = 11'd771;
    end else if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read12 = 11'd772;
    end else if (((1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read12 = 11'd764;
    end else if (((1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read12 = 11'd770;
    end else if (((1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read12 = 11'd679;
    end else if (((1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read12 = 11'd766;
    end else if (((1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read12 = 11'd768;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read12 = 11'd625;
    end else if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read12 = 11'd637;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read12 = 11'd765;
    end else if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read12 = 11'd767;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read12 = 11'd620;
    end else if (((1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read12 = 11'd769;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read12 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read13 = 12'd766;
    end else if (((1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read13 = 12'd768;
    end else if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read13 = 12'd770;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read13 = 12'd764;
    end else if (((1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read13 = 12'd767;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read13 = 12'd0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read13 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read14 = 12'd764;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read14 = 12'd766;
    end else if (((1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read14 = 12'd768;
    end else if (((1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read14 = 12'd770;
    end else if (((1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read14 = 12'd769;
    end else if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read14 = 12'd0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read14 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read15 = 12'd770;
    end else if (((1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read15 = 12'd765;
    end else if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read15 = 12'd767;
    end else if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read15 = 12'd0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read15 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read16 = 11'd768;
    end else if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read16 = 11'd767;
    end else if (((1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read16 = 11'd765;
    end else if (((1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read16 = 11'd769;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read16 = 11'd291;
    end else if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read16 = 11'd628;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read16 = 11'd633;
    end else if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read16 = 11'd647;
    end else if (((1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read16 = 11'd763;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read16 = 11'd766;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read16 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read17 = 12'd770;
    end else if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read17 = 12'd771;
    end else if (((1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read17 = 12'd766;
    end else if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read17 = 12'd769;
    end else if (((1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read17 = 12'd768;
    end else if (((1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read17 = 12'd765;
    end else if (((1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read17 = 12'd767;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read17 = 12'd0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read17 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read18 = 12'd771;
    end else if (((1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read18 = 12'd764;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read18 = 12'd767;
    end else if (((1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read18 = 12'd768;
    end else if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read18 = 12'd0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read18 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read19 = 12'd772;
    end else if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read19 = 12'd770;
    end else if (((1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read19 = 12'd769;
    end else if (((1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read19 = 12'd767;
    end else if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read19 = 12'd0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read19 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read2 = 12'd771;
    end else if (((1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read2 = 12'd767;
    end else if (((1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read2 = 12'd765;
    end else if (((1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read2 = 12'd768;
    end else if (((1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read2 = 12'd766;
    end else if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read2 = 12'd0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read2 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read20 = 11'd772;
    end else if (((1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read20 = 11'd771;
    end else if (((1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read20 = 11'd759;
    end else if (((1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read20 = 11'd765;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read20 = 11'd762;
    end else if (((1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read20 = 11'd767;
    end else if (((1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read20 = 11'd766;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read20 = 11'd768;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read20 = 11'd626;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read20 = 11'd763;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read20 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read21 = 12'd766;
    end else if (((1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read21 = 12'd770;
    end else if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read21 = 12'd769;
    end else if (((1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read21 = 12'd706;
    end else if (((1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read21 = 12'd639;
    end else if (((1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read21 = 12'd767;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read21 = 12'd763;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read21 = 12'd768;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read21 = 12'd0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read21 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read22 = 12'd770;
    end else if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read22 = 12'd766;
    end else if (((1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read22 = 12'd769;
    end else if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read22 = 12'd0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read22 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read23 = 12'd769;
    end else if (((1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read23 = 12'd766;
    end else if (((1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read23 = 12'd768;
    end else if (((1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read23 = 12'd764;
    end else if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read23 = 12'd765;
    end else if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read23 = 12'd0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read23 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read24 = 11'd769;
    end else if (((1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read24 = 11'd768;
    end else if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read24 = 11'd762;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read24 = 11'd767;
    end else if (((1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read24 = 11'd770;
    end else if (((1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read24 = 11'd766;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read24 = 11'd757;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read24 = 11'd677;
    end else if (((1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read24 = 11'd765;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read24 = 11'd759;
    end else if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read24 = 11'd758;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read24 = 11'd641;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read24 = 11'd593;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read24 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read25 = 12'd766;
    end else if (((1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read25 = 12'd771;
    end else if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read25 = 12'd770;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read25 = 12'd767;
    end else if (((1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read25 = 12'd642;
    end else if (((1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read25 = 12'd765;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read25 = 12'd764;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read25 = 12'd0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read25 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read26 = 12'd764;
    end else if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read26 = 12'd768;
    end else if (((1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read26 = 12'd767;
    end else if (((1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read26 = 12'd766;
    end else if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read26 = 12'd0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read26 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read27 = 12'd766;
    end else if (((1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read27 = 12'd769;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read27 = 12'd768;
    end else if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read27 = 12'd0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read27 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read28 = 11'd769;
    end else if (((1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read28 = 11'd768;
    end else if (((1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read28 = 11'd654;
    end else if (((1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read28 = 11'd757;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read28 = 11'd770;
    end else if (((1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read28 = 11'd767;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read28 = 11'd598;
    end else if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read28 = 11'd632;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read28 = 11'd668;
    end else if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read28 = 11'd629;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read28 = 11'd679;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read28 = 11'd589;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read28 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read29 = 12'd767;
    end else if (((1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read29 = 12'd768;
    end else if (((1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read29 = 12'd765;
    end else if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read29 = 12'd772;
    end else if (((1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read29 = 12'd758;
    end else if (((1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read29 = 12'd761;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read29 = 12'd770;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read29 = 12'd769;
    end else if (((1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read29 = 12'd766;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read29 = 12'd0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read29 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read3 = 12'd771;
    end else if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read3 = 12'd769;
    end else if (((1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read3 = 12'd767;
    end else if (((1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read3 = 12'd765;
    end else if (((1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read3 = 12'd766;
    end else if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read3 = 12'd0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read3 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read30 = 12'd771;
    end else if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read30 = 12'd766;
    end else if (((1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read30 = 12'd770;
    end else if (((1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read30 = 12'd767;
    end else if (((1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read30 = 12'd765;
    end else if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read30 = 12'd0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read30 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read31 = 12'd768;
    end else if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read31 = 12'd769;
    end else if (((1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read31 = 12'd767;
    end else if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read31 = 12'd0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read31 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read32 = 11'd766;
    end else if (((1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read32 = 11'd770;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read32 = 11'd768;
    end else if (((1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read32 = 11'd767;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read32 = 11'd754;
    end else if (((1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read32 = 11'd769;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read32 = 11'd773;
    end else if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read32 = 11'd667;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read32 = 11'd616;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read32 = 11'd763;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read32 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read33 = 12'd769;
    end else if (((1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read33 = 12'd768;
    end else if (((1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read33 = 12'd765;
    end else if (((1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read33 = 12'd764;
    end else if (((1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read33 = 12'd767;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read33 = 12'd0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read33 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read34 = 12'd762;
    end else if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read34 = 12'd765;
    end else if (((1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read34 = 12'd772;
    end else if (((1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read34 = 12'd768;
    end else if (((1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read34 = 12'd767;
    end else if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read34 = 12'd0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read34 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read35 = 12'd762;
    end else if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read35 = 12'd772;
    end else if (((1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read35 = 12'd765;
    end else if (((1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read35 = 12'd768;
    end else if (((1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read35 = 12'd767;
    end else if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read35 = 12'd0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read35 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read36 = 11'd769;
    end else if (((1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read36 = 11'd651;
    end else if (((1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read36 = 11'd767;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read36 = 11'd652;
    end else if (((1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read36 = 11'd768;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read36 = 11'd617;
    end else if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read36 = 11'd766;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read36 = 11'd654;
    end else if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read36 = 11'd760;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read36 = 11'd644;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read36 = 11'd628;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read36 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read37 = 12'd768;
    end else if (((1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read37 = 12'd770;
    end else if (((1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read37 = 12'd772;
    end else if (((1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read37 = 12'd763;
    end else if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read37 = 12'd769;
    end else if (((1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read37 = 12'd764;
    end else if (((1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read37 = 12'd767;
    end else if (((1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read37 = 12'd766;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read37 = 12'd0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read37 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read38 = 12'd770;
    end else if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read38 = 12'd764;
    end else if (((1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read38 = 12'd769;
    end else if (((1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read38 = 12'd768;
    end else if (((1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read38 = 12'd765;
    end else if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read38 = 12'd0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read38 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read39 = 12'd771;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read39 = 12'd765;
    end else if (((1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read39 = 12'd770;
    end else if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read39 = 12'd0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read39 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read4 = 11'd771;
    end else if (((1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read4 = 11'd766;
    end else if (((1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read4 = 11'd769;
    end else if (((1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read4 = 11'd764;
    end else if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read4 = 11'd770;
    end else if (((1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read4 = 11'd767;
    end else if (((1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read4 = 11'd765;
    end else if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read4 = 11'd768;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read4 = 11'd612;
    end else if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read4 = 11'd620;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read4 = 11'd585;
    end else if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read4 = 11'd659;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read4 = 11'd639;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read4 = 11'd647;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read4 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read40 = 11'd768;
    end else if (((1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read40 = 11'd770;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read40 = 11'd767;
    end else if (((1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read40 = 11'd769;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read40 = 11'd637;
    end else if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read40 = 11'd766;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read40 = 11'd764;
    end else if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read40 = 11'd661;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read40 = 11'd662;
    end else if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read40 = 11'd665;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read40 = 11'd632;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read40 = 11'd638;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read40 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read41 = 12'd764;
    end else if (((1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read41 = 12'd769;
    end else if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read41 = 12'd766;
    end else if (((1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read41 = 12'd768;
    end else if (((1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read41 = 12'd765;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read41 = 12'd767;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read41 = 12'd0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read41 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read42 = 12'd769;
    end else if (((1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read42 = 12'd764;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read42 = 12'd768;
    end else if (((1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read42 = 12'd763;
    end else if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read42 = 12'd0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read42 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read43 = 12'd769;
    end else if (((1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read43 = 12'd770;
    end else if (((1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read43 = 12'd771;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read43 = 12'd768;
    end else if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read43 = 12'd0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read43 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read44 = 11'd771;
    end else if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read44 = 11'd772;
    end else if (((1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read44 = 11'd766;
    end else if (((1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read44 = 11'd767;
    end else if (((1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read44 = 11'd769;
    end else if (((1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read44 = 11'd666;
    end else if (((1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read44 = 11'd770;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read44 = 11'd768;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read44 = 11'd657;
    end else if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read44 = 11'd644;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read44 = 11'd668;
    end else if (((1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read44 = 11'd764;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read44 = 11'd602;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read44 = 11'd678;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read44 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read45 = 12'd763;
    end else if (((1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read45 = 12'd769;
    end else if (((1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read45 = 12'd771;
    end else if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read45 = 12'd768;
    end else if (((1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read45 = 12'd661;
    end else if (((1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read45 = 12'd767;
    end else if (((1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read45 = 12'd764;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read45 = 12'd0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read45 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read46 = 12'd768;
    end else if (((1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read46 = 12'd771;
    end else if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read46 = 12'd766;
    end else if (((1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read46 = 12'd769;
    end else if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read46 = 12'd0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read46 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read47 = 12'd769;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read47 = 12'd771;
    end else if (((1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read47 = 12'd770;
    end else if (((1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read47 = 12'd768;
    end else if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read47 = 12'd0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read47 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read48 = 11'd771;
    end else if (((1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read48 = 11'd774;
    end else if (((1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read48 = 11'd758;
    end else if (((1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read48 = 11'd768;
    end else if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read48 = 11'd765;
    end else if (((1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read48 = 11'd766;
    end else if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read48 = 11'd767;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read48 = 11'd617;
    end else if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read48 = 11'd641;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read48 = 11'd606;
    end else if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read48 = 11'd656;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read48 = 11'd770;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read48 = 11'd630;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read48 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read49 = 12'd767;
    end else if (((1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read49 = 12'd770;
    end else if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read49 = 12'd768;
    end else if (((1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read49 = 12'd765;
    end else if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read49 = 12'd769;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read49 = 12'd766;
    end else if (((1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read49 = 12'd764;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read49 = 12'd0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read49 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read5 = 12'd772;
    end else if (((1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read5 = 12'd764;
    end else if (((1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read5 = 12'd766;
    end else if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read5 = 12'd767;
    end else if (((1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read5 = 12'd770;
    end else if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read5 = 12'd769;
    end else if (((1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read5 = 12'd768;
    end else if (((1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read5 = 12'd765;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read5 = 12'd0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read5 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read50 = 12'd765;
    end else if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read50 = 12'd773;
    end else if (((1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read50 = 12'd768;
    end else if (((1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read50 = 12'd770;
    end else if (((1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read50 = 12'd764;
    end else if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read50 = 12'd0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read50 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read51 = 12'd770;
    end else if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read51 = 12'd767;
    end else if (((1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read51 = 12'd766;
    end else if (((1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read51 = 12'd765;
    end else if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read51 = 12'd0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read51 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read52 = 11'd766;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read52 = 11'd769;
    end else if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read52 = 11'd767;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read52 = 11'd764;
    end else if (((1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read52 = 11'd768;
    end else if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read52 = 11'd759;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read52 = 11'd677;
    end else if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read52 = 11'd620;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read52 = 11'd629;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read52 = 11'd627;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read52 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read53 = 12'd771;
    end else if (((1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read53 = 12'd768;
    end else if (((1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read53 = 12'd772;
    end else if (((1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read53 = 12'd764;
    end else if (((1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read53 = 12'd767;
    end else if (((1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read53 = 12'd769;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read53 = 12'd759;
    end else if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read53 = 12'd765;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read53 = 12'd0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read53 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read54 = 12'd768;
    end else if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read54 = 12'd767;
    end else if (((1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read54 = 12'd765;
    end else if (((1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read54 = 12'd766;
    end else if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read54 = 12'd0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read54 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read55 = 12'd764;
    end else if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read55 = 12'd770;
    end else if (((1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read55 = 12'd769;
    end else if (((1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read55 = 12'd766;
    end else if (((1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read55 = 12'd767;
    end else if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read55 = 12'd0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read55 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read56 = 11'd764;
    end else if (((1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read56 = 11'd769;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read56 = 11'd768;
    end else if (((1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read56 = 11'd767;
    end else if (((1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read56 = 11'd765;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read56 = 11'd763;
    end else if (((1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read56 = 11'd766;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read56 = 11'd624;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read56 = 11'd762;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read56 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read57 = 12'd769;
    end else if (((1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read57 = 12'd768;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read57 = 12'd765;
    end else if (((1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read57 = 12'd767;
    end else if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read57 = 12'd770;
    end else if (((1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read57 = 12'd766;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read57 = 12'd0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read57 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read58 = 12'd769;
    end else if (((1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read58 = 12'd770;
    end else if (((1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read58 = 12'd771;
    end else if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read58 = 12'd767;
    end else if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read58 = 12'd0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read58 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read59 = 12'd769;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read59 = 12'd766;
    end else if (((1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read59 = 12'd768;
    end else if (((1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read59 = 12'd764;
    end else if (((1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read59 = 12'd767;
    end else if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read59 = 12'd0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read59 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read6 = 12'd772;
    end else if (((1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read6 = 12'd773;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read6 = 12'd767;
    end else if (((1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read6 = 12'd766;
    end else if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read6 = 12'd0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read6 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read60 = 11'd769;
    end else if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read60 = 11'd667;
    end else if (((1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read60 = 11'd768;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read60 = 11'd771;
    end else if (((1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read60 = 11'd767;
    end else if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read60 = 11'd764;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read60 = 11'd772;
    end else if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read60 = 11'd765;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read60 = 11'd644;
    end else if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read60 = 11'd618;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read60 = 11'd655;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read60 = 11'd766;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read60 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read61 = 12'd762;
    end else if (((1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read61 = 12'd769;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read61 = 12'd770;
    end else if (((1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read61 = 12'd768;
    end else if (((1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read61 = 12'd765;
    end else if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read61 = 12'd766;
    end else if (((1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read61 = 12'd767;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read61 = 12'd0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read61 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read62 = 12'd771;
    end else if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read62 = 12'd770;
    end else if (((1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read62 = 12'd769;
    end else if (((1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read62 = 12'd767;
    end else if (((1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read62 = 12'd766;
    end else if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read62 = 12'd0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read62 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read63 = 12'd771;
    end else if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read63 = 12'd770;
    end else if (((1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read63 = 12'd773;
    end else if (((1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read63 = 12'd766;
    end else if (((1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read63 = 12'd767;
    end else if (((1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read63 = 12'd768;
    end else if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read63 = 12'd0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read63 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read7 = 12'd767;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read7 = 12'd769;
    end else if (((1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read7 = 12'd764;
    end else if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read7 = 12'd0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read7 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read8 = 11'd771;
    end else if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read8 = 11'd776;
    end else if (((1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read8 = 11'd760;
    end else if (((1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read8 = 11'd768;
    end else if (((1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read8 = 11'd767;
    end else if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read8 = 11'd764;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read8 = 11'd772;
    end else if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read8 = 11'd769;
    end else if (((1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read8 = 11'd765;
    end else if (((1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read8 = 11'd766;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read9 = 12'd773;
    end else if (((1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read9 = 12'd772;
    end else if (((1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read9 = 12'd769;
    end else if (((1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read9 = 12'd764;
    end else if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read9 = 12'd770;
    end else if (((1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read9 = 12'd767;
    end else if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read9 = 12'd768;
    end else if (((1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read9 = 12'd765;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_p_read9 = 12'd0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_p_read9 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        grp_binary_conv3x3_tile_fu_5847_switch_on = 1'd0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_switch_on = 1'd1;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_switch_on = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161))) begin
        grp_binary_conv3x3_tile_fu_5847_threshold_V_offset = c_out68_0_reg_5813;
    end else if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154))) begin
        grp_binary_conv3x3_tile_fu_5847_threshold_V_offset = c_out66_0_reg_5790;
    end else if (((1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147))) begin
        grp_binary_conv3x3_tile_fu_5847_threshold_V_offset = c_out64_0_reg_5767;
    end else if (((1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140))) begin
        grp_binary_conv3x3_tile_fu_5847_threshold_V_offset = c_out62_0_reg_5744;
    end else if (((1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133))) begin
        grp_binary_conv3x3_tile_fu_5847_threshold_V_offset = c_out60_0_reg_5721;
    end else if (((1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126))) begin
        grp_binary_conv3x3_tile_fu_5847_threshold_V_offset = c_out58_0_reg_5698;
    end else if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117))) begin
        grp_binary_conv3x3_tile_fu_5847_threshold_V_offset = zext_ln152_11_reg_20176;
    end else if (((1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110))) begin
        grp_binary_conv3x3_tile_fu_5847_threshold_V_offset = zext_ln152_9_reg_20145;
    end else if (((1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103))) begin
        grp_binary_conv3x3_tile_fu_5847_threshold_V_offset = zext_ln152_7_reg_20114;
    end else if (((1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96))) begin
        grp_binary_conv3x3_tile_fu_5847_threshold_V_offset = zext_ln152_5_reg_20083;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89))) begin
        grp_binary_conv3x3_tile_fu_5847_threshold_V_offset = zext_ln152_3_reg_20052;
    end else if (((1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82))) begin
        grp_binary_conv3x3_tile_fu_5847_threshold_V_offset = zext_ln152_1_reg_20021;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_threshold_V_offset = 3'd0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_threshold_V_offset = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state161))) begin
        grp_binary_conv3x3_tile_fu_5847_weights_V_offset = zext_ln152_17_reg_20292;
    end else if (((1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state154))) begin
        grp_binary_conv3x3_tile_fu_5847_weights_V_offset = zext_ln152_16_reg_20274;
    end else if (((1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state147))) begin
        grp_binary_conv3x3_tile_fu_5847_weights_V_offset = zext_ln152_15_reg_20256;
    end else if (((1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state140))) begin
        grp_binary_conv3x3_tile_fu_5847_weights_V_offset = zext_ln152_14_reg_20238;
    end else if (((1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state133))) begin
        grp_binary_conv3x3_tile_fu_5847_weights_V_offset = zext_ln152_13_reg_20220;
    end else if (((1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state126))) begin
        grp_binary_conv3x3_tile_fu_5847_weights_V_offset = zext_ln152_12_reg_20202;
    end else if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state117))) begin
        grp_binary_conv3x3_tile_fu_5847_weights_V_offset = zext_ln152_10_reg_20171;
    end else if (((1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110))) begin
        grp_binary_conv3x3_tile_fu_5847_weights_V_offset = zext_ln152_8_reg_20140;
    end else if (((1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state103))) begin
        grp_binary_conv3x3_tile_fu_5847_weights_V_offset = zext_ln152_6_reg_20109;
    end else if (((1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96))) begin
        grp_binary_conv3x3_tile_fu_5847_weights_V_offset = zext_ln152_4_reg_20078;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89))) begin
        grp_binary_conv3x3_tile_fu_5847_weights_V_offset = zext_ln152_2_reg_20047;
    end else if (((1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state82))) begin
        grp_binary_conv3x3_tile_fu_5847_weights_V_offset = zext_ln152_reg_20016;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state72))) begin
        grp_binary_conv3x3_tile_fu_5847_weights_V_offset = 7'd8;
    end else if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state64))) begin
        grp_binary_conv3x3_tile_fu_5847_weights_V_offset = 7'd7;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56))) begin
        grp_binary_conv3x3_tile_fu_5847_weights_V_offset = 7'd6;
    end else if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48))) begin
        grp_binary_conv3x3_tile_fu_5847_weights_V_offset = 7'd5;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40))) begin
        grp_binary_conv3x3_tile_fu_5847_weights_V_offset = 7'd4;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32))) begin
        grp_binary_conv3x3_tile_fu_5847_weights_V_offset = 7'd3;
    end else if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24))) begin
        grp_binary_conv3x3_tile_fu_5847_weights_V_offset = 7'd2;
    end else if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20))) begin
        grp_binary_conv3x3_tile_fu_5847_weights_V_offset = 7'd1;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_binary_conv3x3_tile_fu_5847_weights_V_offset = 7'd0;
    end else begin
        grp_binary_conv3x3_tile_fu_5847_weights_V_offset = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130))) begin
        grp_bn_relu_shortcut_fu_7997_H_fmap = 7'd8;
    end else if (((1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_H_fmap = 7'd16;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_H_fmap = 7'd32;
    end else begin
        grp_bn_relu_shortcut_fu_7997_H_fmap = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_0_0_V_re = 9'd188;
    end else if (((1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_0_0_V_re = 9'd18;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_0_0_V_re = 9'd303;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_0_0_V_re = 9'd312;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_0_0_V_re = 9'd0;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_0_0_V_re = 9'd64;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_0_0_V_re = 9'd432;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_0_0_V_re = 9'd379;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_0_0_V_re = 9'd48;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_0_0_V_re = 9'd31;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_0_0_V_re = 9'd485;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_0_0_V_re = 9'd484;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state60))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_0_0_V_re = 9'd506;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_0_0_V_re = 9'd112;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_0_0_V_re = 9'd53;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_0_0_V_re = 9'd103;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_0_0_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_0_1_V_re = 9'd40;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_0_1_V_re = 9'd114;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_0_1_V_re = 9'd505;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_0_1_V_re = 9'd377;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_0_1_V_re = 9'd283;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_0_1_V_re = 9'd2;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_0_1_V_re = 9'd26;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_0_1_V_re = 9'd464;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_0_1_V_re = 9'd8;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_0_1_V_re = 9'd3;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_0_1_V_re = 9'd493;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_0_1_V_re = 9'd501;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_0_1_V_re = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_0_1_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_0_2_V_re = 8'd204;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_0_2_V_re = 8'd58;
    end else if (((1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state144))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_0_2_V_re = 8'd219;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_0_2_V_re = 8'd177;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_0_2_V_re = 8'd224;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_0_2_V_re = 8'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_0_2_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_0_3_V_re = 8'd156;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_0_3_V_re = 8'd185;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_0_3_V_re = 8'd222;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_0_3_V_re = 8'd62;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_0_3_V_re = 8'd101;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_0_3_V_re = 8'd22;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_0_3_V_re = 8'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_0_3_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_10_0_V_r = 9'd378;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_10_0_V_r = 9'd95;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_10_0_V_r = 9'd493;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_10_0_V_r = 9'd343;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_10_0_V_r = 9'd439;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_10_0_V_r = 9'd45;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_10_0_V_r = 9'd458;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_10_0_V_r = 9'd32;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_10_0_V_r = 9'd484;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_10_0_V_r = 9'd6;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_10_0_V_r = 9'd424;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_10_0_V_r = 9'd437;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_10_0_V_r = 9'd26;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_10_0_V_r = 9'd489;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_10_0_V_r = 9'd296;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_10_0_V_r = 9'd471;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_10_0_V_r = 9'd321;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_10_0_V_r = 9'd482;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_10_0_V_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_10_1_V_r = 11'd46;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_10_1_V_r = 11'd11;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_10_1_V_r = 11'd68;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_10_1_V_r = 11'd2002;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_10_1_V_r = 11'd1977;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_10_1_V_r = 11'd48;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_10_1_V_r = 11'd2005;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_10_1_V_r = 11'd2011;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_10_1_V_r = 11'd2038;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_10_1_V_r = 11'd31;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_10_1_V_r = 11'd2000;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_10_1_V_r = 11'd1710;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_10_1_V_r = 11'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_10_1_V_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_10_2_V_r = 8'd158;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_10_2_V_r = 8'd7;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_10_2_V_r = 8'd72;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_10_2_V_r = 8'd232;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_10_2_V_r = 8'd237;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_10_2_V_r = 8'd34;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_10_2_V_r = 8'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_10_2_V_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_10_3_V_r = 9'd142;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_10_3_V_r = 9'd380;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_10_3_V_r = 9'd349;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_10_3_V_r = 9'd451;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_10_3_V_r = 9'd27;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_10_3_V_r = 9'd442;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_10_3_V_r = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_10_3_V_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_11_0_V_r = 10'd153;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_11_0_V_r = 10'd1022;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_11_0_V_r = 10'd69;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_11_0_V_r = 10'd883;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_11_0_V_r = 10'd793;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_11_0_V_r = 10'd755;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_11_0_V_r = 10'd956;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_11_0_V_r = 10'd1006;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_11_0_V_r = 10'd973;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_11_0_V_r = 10'd991;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_11_0_V_r = 10'd92;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_11_0_V_r = 10'd13;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_11_0_V_r = 10'd90;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_11_0_V_r = 10'd5;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_11_0_V_r = 10'd845;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_11_0_V_r = 10'd10;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_11_0_V_r = 10'd934;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_11_0_V_r = 10'd1012;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_11_0_V_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_11_1_V_r = 8'd109;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_11_1_V_r = 8'd219;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_11_1_V_r = 8'd250;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_11_1_V_r = 8'd82;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_11_1_V_r = 8'd10;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_11_1_V_r = 8'd252;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_11_1_V_r = 8'd215;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_11_1_V_r = 8'd8;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_11_1_V_r = 8'd181;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_11_1_V_r = 8'd108;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_11_1_V_r = 8'd12;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state144))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_11_1_V_r = 8'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_11_1_V_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_11_2_V_r = 10'd173;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_11_2_V_r = 10'd1017;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_11_2_V_r = 10'd863;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_11_2_V_r = 10'd1;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_11_2_V_r = 10'd694;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_11_2_V_r = 10'd998;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_11_2_V_r = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_11_2_V_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_11_3_V_r = 9'd130;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_11_3_V_r = 9'd25;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_11_3_V_r = 9'd440;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_11_3_V_r = 9'd450;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_11_3_V_r = 9'd385;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_11_3_V_r = 9'd446;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_11_3_V_r = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_11_3_V_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_12_0_V_r = 10'd950;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_12_0_V_r = 10'd69;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_12_0_V_r = 10'd3;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_12_0_V_r = 10'd78;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_12_0_V_r = 10'd677;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_12_0_V_r = 10'd853;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_12_0_V_r = 10'd1011;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_12_0_V_r = 10'd972;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_12_0_V_r = 10'd956;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_12_0_V_r = 10'd99;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_12_0_V_r = 10'd995;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_12_0_V_r = 10'd1016;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_12_0_V_r = 10'd1009;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_12_0_V_r = 10'd1020;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_12_0_V_r = 10'd182;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_12_0_V_r = 10'd888;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_12_0_V_r = 10'd59;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_12_0_V_r = 10'd46;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_12_0_V_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_12_1_V_r = 9'd202;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_12_1_V_r = 9'd439;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_12_1_V_r = 9'd72;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_12_1_V_r = 9'd336;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_12_1_V_r = 9'd442;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_12_1_V_r = 9'd509;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_12_1_V_r = 9'd5;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_12_1_V_r = 9'd29;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_12_1_V_r = 9'd502;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_12_1_V_r = 9'd21;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_12_1_V_r = 9'd295;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_12_1_V_r = 9'd68;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_12_1_V_r = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_12_1_V_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_12_2_V_r = 8'd93;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_12_2_V_r = 8'd31;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_12_2_V_r = 8'd13;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_12_2_V_r = 8'd241;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_12_2_V_r = 8'd183;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_12_2_V_r = 8'd26;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_12_2_V_r = 8'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_12_2_V_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_12_3_V_r = 8'd192;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_12_3_V_r = 8'd94;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_12_3_V_r = 8'd2;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_12_3_V_r = 8'd7;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_12_3_V_r = 8'd22;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_12_3_V_r = 8'd253;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_12_3_V_r = 8'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_12_3_V_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_13_0_V_r = 10'd891;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_13_0_V_r = 10'd121;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_13_0_V_r = 10'd875;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_13_0_V_r = 10'd577;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_13_0_V_r = 10'd815;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_13_0_V_r = 10'd949;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_13_0_V_r = 10'd5;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_13_0_V_r = 10'd945;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_13_0_V_r = 10'd920;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_13_0_V_r = 10'd915;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_13_0_V_r = 10'd43;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_13_0_V_r = 10'd16;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_13_0_V_r = 10'd1;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_13_0_V_r = 10'd8;
    end else if (((1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state114))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_13_0_V_r = 10'd938;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_13_0_V_r = 10'd204;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_13_0_V_r = 10'd22;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_13_0_V_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_13_1_V_r = 10'd853;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_13_1_V_r = 10'd126;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_13_1_V_r = 10'd984;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_13_1_V_r = 10'd972;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_13_1_V_r = 10'd671;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_13_1_V_r = 10'd938;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_13_1_V_r = 10'd959;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_13_1_V_r = 10'd1011;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_13_1_V_r = 10'd931;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_13_1_V_r = 10'd1001;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_13_1_V_r = 10'd5;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_13_1_V_r = 10'd991;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_13_1_V_r = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_13_1_V_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_13_2_V_r = 10'd114;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_13_2_V_r = 10'd79;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_13_2_V_r = 10'd762;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_13_2_V_r = 10'd6;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_13_2_V_r = 10'd62;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_13_2_V_r = 10'd975;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_13_2_V_r = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_13_2_V_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_13_3_V_r = 10'd327;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_13_3_V_r = 10'd847;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_13_3_V_r = 10'd997;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_13_3_V_r = 10'd996;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_13_3_V_r = 10'd1017;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_13_3_V_r = 10'd984;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_13_3_V_r = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_13_3_V_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_14_0_V_r = 10'd67;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_14_0_V_r = 10'd935;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_14_0_V_r = 10'd691;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_14_0_V_r = 10'd856;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_14_0_V_r = 10'd922;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_14_0_V_r = 10'd928;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_14_0_V_r = 10'd1023;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_14_0_V_r = 10'd15;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_14_0_V_r = 10'd14;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_14_0_V_r = 10'd972;
    end else if (((1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_14_0_V_r = 10'd41;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_14_0_V_r = 10'd967;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_14_0_V_r = 10'd876;
    end else if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state52))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_14_0_V_r = 10'd989;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_14_0_V_r = 10'd870;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_14_0_V_r = 10'd27;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_14_0_V_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_14_1_V_r = 10'd155;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_14_1_V_r = 10'd1003;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_14_1_V_r = 10'd913;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_14_1_V_r = 10'd43;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_14_1_V_r = 10'd38;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_14_1_V_r = 10'd977;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_14_1_V_r = 10'd940;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_14_1_V_r = 10'd880;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_14_1_V_r = 10'd956;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_14_1_V_r = 10'd922;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_14_1_V_r = 10'd15;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_14_1_V_r = 10'd884;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_14_1_V_r = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_14_1_V_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_14_2_V_r = 10'd104;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_14_2_V_r = 10'd720;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_14_2_V_r = 10'd910;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_14_2_V_r = 10'd1015;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_14_2_V_r = 10'd987;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_14_2_V_r = 10'd993;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_14_2_V_r = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_14_2_V_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_14_3_V_r = 9'd427;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_14_3_V_r = 9'd471;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_14_3_V_r = 9'd356;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_14_3_V_r = 9'd425;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_14_3_V_r = 9'd474;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_14_3_V_r = 9'd491;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_14_3_V_r = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_14_3_V_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_15_0_V_r = 10'd37;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_15_0_V_r = 10'd633;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_15_0_V_r = 10'd1016;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_15_0_V_r = 10'd886;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_15_0_V_r = 10'd980;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_15_0_V_r = 10'd873;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_15_0_V_r = 10'd977;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_15_0_V_r = 10'd24;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_15_0_V_r = 10'd42;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_15_0_V_r = 10'd905;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_15_0_V_r = 10'd34;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_15_0_V_r = 10'd917;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_15_0_V_r = 10'd1001;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_15_0_V_r = 10'd991;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_15_0_V_r = 10'd814;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_15_0_V_r = 10'd924;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_15_0_V_r = 10'd25;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_15_0_V_r = 10'd1013;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_15_0_V_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_15_1_V_r = 9'd97;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_15_1_V_r = 9'd42;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_15_1_V_r = 9'd309;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_15_1_V_r = 9'd336;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_15_1_V_r = 9'd429;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_15_1_V_r = 9'd448;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_15_1_V_r = 9'd427;
    end else if (((1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state100))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_15_1_V_r = 9'd496;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_15_1_V_r = 9'd69;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_15_1_V_r = 9'd508;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state114))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_15_1_V_r = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_15_1_V_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_15_2_V_r = 9'd357;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_15_2_V_r = 9'd22;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_15_2_V_r = 9'd398;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_15_2_V_r = 9'd66;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_15_2_V_r = 9'd26;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_15_2_V_r = 9'd34;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_15_2_V_r = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_15_2_V_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_15_3_V_r = 8'd6;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_15_3_V_r = 8'd148;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_15_3_V_r = 8'd70;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_15_3_V_r = 8'd196;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_15_3_V_r = 8'd100;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_15_3_V_r = 8'd202;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_15_3_V_r = 8'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_15_3_V_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_1_0_V_re = 9'd81;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_1_0_V_re = 9'd319;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_1_0_V_re = 9'd270;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_1_0_V_re = 9'd458;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_1_0_V_re = 9'd99;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_1_0_V_re = 9'd494;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_1_0_V_re = 9'd457;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_1_0_V_re = 9'd344;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_1_0_V_re = 9'd417;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_1_0_V_re = 9'd495;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_1_0_V_re = 9'd53;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_1_0_V_re = 9'd478;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_1_0_V_re = 9'd511;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_1_0_V_re = 9'd474;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_1_0_V_re = 9'd421;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_1_0_V_re = 9'd105;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_1_0_V_re = 9'd438;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_1_0_V_re = 9'd402;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_1_0_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_1_1_V_re = 10'd227;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_1_1_V_re = 10'd37;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_1_1_V_re = 10'd657;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_1_1_V_re = 10'd31;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_1_1_V_re = 10'd119;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_1_1_V_re = 10'd77;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_1_1_V_re = 10'd1023;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_1_1_V_re = 10'd153;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_1_1_V_re = 10'd984;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_1_1_V_re = 10'd19;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_1_1_V_re = 10'd8;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_1_1_V_re = 10'd42;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_1_1_V_re = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_1_1_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_1_2_V_re = 10'd150;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_1_2_V_re = 10'd24;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_1_2_V_re = 10'd980;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_1_2_V_re = 10'd882;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_1_2_V_re = 10'd656;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_1_2_V_re = 10'd917;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_1_2_V_re = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_1_2_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_1_3_V_re = 9'd383;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_1_3_V_re = 9'd75;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_1_3_V_re = 9'd25;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_1_3_V_re = 9'd468;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_1_3_V_re = 9'd419;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_1_3_V_re = 9'd55;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_1_3_V_re = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_1_3_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_2_0_V_re = 10'd979;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_2_0_V_re = 10'd804;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_2_0_V_re = 10'd851;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_2_0_V_re = 10'd276;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_2_0_V_re = 10'd44;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_2_0_V_re = 10'd986;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_2_0_V_re = 10'd75;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_2_0_V_re = 10'd64;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_2_0_V_re = 10'd29;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_2_0_V_re = 10'd944;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_2_0_V_re = 10'd994;
    end else if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state165))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_2_0_V_re = 10'd52;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_2_0_V_re = 10'd0;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_2_0_V_re = 10'd28;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_2_0_V_re = 10'd972;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_2_0_V_re = 10'd981;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_2_0_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_2_1_V_re = 10'd88;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_2_1_V_re = 10'd890;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_2_1_V_re = 10'd895;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_2_1_V_re = 10'd993;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_2_1_V_re = 10'd105;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_2_1_V_re = 10'd34;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_2_1_V_re = 10'd973;
    end else if (((1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state107))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_2_1_V_re = 10'd6;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_2_1_V_re = 10'd827;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_2_1_V_re = 10'd819;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_2_1_V_re = 10'd822;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_2_1_V_re = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_2_1_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_2_2_V_re = 9'd41;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_2_2_V_re = 9'd78;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_2_2_V_re = 9'd75;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_2_2_V_re = 9'd377;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_2_2_V_re = 9'd384;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_2_2_V_re = 9'd474;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_2_2_V_re = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_2_2_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_2_3_V_re = 9'd410;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_2_3_V_re = 9'd11;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_2_3_V_re = 9'd380;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_2_3_V_re = 9'd403;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_2_3_V_re = 9'd493;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_2_3_V_re = 9'd494;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_2_3_V_re = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_2_3_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_3_0_V_re = 9'd510;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_3_0_V_re = 9'd80;
    end else if (((1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state144))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_3_0_V_re = 9'd435;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_3_0_V_re = 9'd23;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_3_0_V_re = 9'd461;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_3_0_V_re = 9'd13;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_3_0_V_re = 9'd357;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_3_0_V_re = 9'd406;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_3_0_V_re = 9'd88;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_3_0_V_re = 9'd94;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_3_0_V_re = 9'd395;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_3_0_V_re = 9'd417;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_3_0_V_re = 9'd425;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_3_0_V_re = 9'd284;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_3_0_V_re = 9'd353;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_3_0_V_re = 9'd411;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_3_0_V_re = 9'd39;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_3_0_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_3_1_V_re = 9'd135;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_3_1_V_re = 9'd15;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_3_1_V_re = 9'd298;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_3_1_V_re = 9'd508;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_3_1_V_re = 9'd436;
    end else if (((1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state121))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_3_1_V_re = 9'd1;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_3_1_V_re = 9'd368;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_3_1_V_re = 9'd475;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_3_1_V_re = 9'd354;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_3_1_V_re = 9'd2;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_3_1_V_re = 9'd37;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_3_1_V_re = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_3_1_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_3_2_V_re = 9'd426;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_3_2_V_re = 9'd361;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_3_2_V_re = 9'd48;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_3_2_V_re = 9'd503;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_3_2_V_re = 9'd424;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_3_2_V_re = 9'd1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_3_2_V_re = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_3_2_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_3_3_V_re = 9'd132;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_3_3_V_re = 9'd58;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_3_3_V_re = 9'd439;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_3_3_V_re = 9'd364;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_3_3_V_re = 9'd71;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_3_3_V_re = 9'd17;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_3_3_V_re = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_3_3_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_4_0_V_re = 10'd184;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_4_0_V_re = 10'd705;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_4_0_V_re = 10'd731;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_4_0_V_re = 10'd34;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_4_0_V_re = 10'd940;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_4_0_V_re = 10'd17;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_4_0_V_re = 10'd926;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_4_0_V_re = 10'd18;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_4_0_V_re = 10'd990;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_4_0_V_re = 10'd39;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_4_0_V_re = 10'd35;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_4_0_V_re = 10'd847;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_4_0_V_re = 10'd995;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_4_0_V_re = 10'd55;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_4_0_V_re = 10'd832;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_4_0_V_re = 10'd863;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_4_0_V_re = 10'd987;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_4_0_V_re = 10'd964;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_4_0_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_4_1_V_re = 11'd85;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_4_1_V_re = 11'd2006;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_4_1_V_re = 11'd28;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_4_1_V_re = 11'd1997;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_4_1_V_re = 11'd1706;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_4_1_V_re = 11'd22;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_4_1_V_re = 11'd2022;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_4_1_V_re = 11'd2041;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_4_1_V_re = 11'd2026;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_4_1_V_re = 11'd2028;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_4_1_V_re = 11'd2015;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_4_1_V_re = 11'd1749;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_4_1_V_re = 11'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_4_1_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_4_2_V_re = 10'd130;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_4_2_V_re = 10'd882;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_4_2_V_re = 10'd727;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_4_2_V_re = 10'd65;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_4_2_V_re = 10'd75;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_4_2_V_re = 10'd824;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_4_2_V_re = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_4_2_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_4_3_V_re = 10'd973;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_4_3_V_re = 10'd4;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_4_3_V_re = 10'd750;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_4_3_V_re = 10'd28;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_4_3_V_re = 10'd936;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_4_3_V_re = 10'd27;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_4_3_V_re = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_4_3_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_5_0_V_re = 9'd73;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_5_0_V_re = 9'd98;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_5_0_V_re = 9'd381;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_5_0_V_re = 9'd511;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_5_0_V_re = 9'd143;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_5_0_V_re = 9'd23;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_5_0_V_re = 9'd428;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_5_0_V_re = 9'd460;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_5_0_V_re = 9'd486;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_5_0_V_re = 9'd483;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_5_0_V_re = 9'd468;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_5_0_V_re = 9'd144;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_5_0_V_re = 9'd492;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_5_0_V_re = 9'd7;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_5_0_V_re = 9'd197;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_5_0_V_re = 9'd13;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_5_0_V_re = 9'd510;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_5_0_V_re = 9'd409;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_5_0_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_5_1_V_re = 10'd850;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_5_1_V_re = 10'd973;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_5_1_V_re = 10'd19;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_5_1_V_re = 10'd930;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_5_1_V_re = 10'd947;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_5_1_V_re = 10'd1020;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_5_1_V_re = 10'd18;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_5_1_V_re = 10'd2;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_5_1_V_re = 10'd996;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_5_1_V_re = 10'd975;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_5_1_V_re = 10'd939;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_5_1_V_re = 10'd182;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_5_1_V_re = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_5_1_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_5_2_V_re = 10'd112;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_5_2_V_re = 10'd908;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_5_2_V_re = 10'd43;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_5_2_V_re = 10'd792;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_5_2_V_re = 10'd678;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_5_2_V_re = 10'd980;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_5_2_V_re = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_5_2_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_5_3_V_re = 9'd99;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_5_3_V_re = 9'd293;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_5_3_V_re = 9'd327;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_5_3_V_re = 9'd433;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_5_3_V_re = 9'd243;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_5_3_V_re = 9'd8;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_5_3_V_re = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_5_3_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_6_0_V_re = 10'd632;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_6_0_V_re = 10'd904;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_6_0_V_re = 10'd0;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_6_0_V_re = 10'd948;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_6_0_V_re = 10'd50;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_6_0_V_re = 10'd1014;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_6_0_V_re = 10'd1019;
    end else if (((1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state100))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_6_0_V_re = 10'd22;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_6_0_V_re = 10'd945;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_6_0_V_re = 10'd861;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_6_0_V_re = 10'd890;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_6_0_V_re = 10'd48;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_6_0_V_re = 10'd55;
    end else if (((1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state130))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_6_0_V_re = 10'd967;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_6_0_V_re = 10'd972;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_6_0_V_re = 10'd964;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_6_0_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_6_1_V_re = 10'd178;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_6_1_V_re = 10'd767;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_6_1_V_re = 10'd1003;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_6_1_V_re = 10'd827;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_6_1_V_re = 10'd935;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_6_1_V_re = 10'd883;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_6_1_V_re = 10'd22;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_6_1_V_re = 10'd835;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_6_1_V_re = 10'd950;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_6_1_V_re = 10'd1023;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_6_1_V_re = 10'd992;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_6_1_V_re = 10'd989;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_6_1_V_re = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_6_1_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_6_2_V_re = 10'd748;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_6_2_V_re = 10'd864;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_6_2_V_re = 10'd910;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_6_2_V_re = 10'd1001;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_6_2_V_re = 10'd789;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_6_2_V_re = 10'd56;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_6_2_V_re = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_6_2_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_6_3_V_re = 9'd59;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_6_3_V_re = 9'd294;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_6_3_V_re = 9'd14;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_6_3_V_re = 9'd26;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_6_3_V_re = 9'd313;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_6_3_V_re = 9'd508;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_6_3_V_re = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_6_3_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_7_0_V_re = 9'd14;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_7_0_V_re = 9'd111;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_7_0_V_re = 9'd90;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_7_0_V_re = 9'd438;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_7_0_V_re = 9'd293;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_7_0_V_re = 9'd1;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_7_0_V_re = 9'd410;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_7_0_V_re = 9'd26;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_7_0_V_re = 9'd8;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_7_0_V_re = 9'd502;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state158))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_7_0_V_re = 9'd469;
    end else if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state151))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_7_0_V_re = 9'd468;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_7_0_V_re = 9'd501;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_7_0_V_re = 9'd467;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_7_0_V_re = 9'd28;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_7_0_V_re = 9'd418;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_7_0_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_7_1_V_re = 9'd450;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_7_1_V_re = 9'd324;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_7_1_V_re = 9'd438;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_7_1_V_re = 9'd508;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_7_1_V_re = 9'd111;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_7_1_V_re = 9'd47;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_7_1_V_re = 9'd26;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_7_1_V_re = 9'd454;
    end else if (((1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state93))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_7_1_V_re = 9'd1;
    end else if (((1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_7_1_V_re = 9'd446;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_7_1_V_re = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_7_1_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_7_2_V_re = 10'd64;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_7_2_V_re = 10'd755;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_7_2_V_re = 10'd37;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_7_2_V_re = 10'd997;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_7_2_V_re = 10'd974;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_7_2_V_re = 10'd32;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_7_2_V_re = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_7_2_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_7_3_V_re = 9'd14;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_7_3_V_re = 9'd354;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_7_3_V_re = 9'd430;
    end else if (((1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_7_3_V_re = 9'd480;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_7_3_V_re = 9'd452;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_7_3_V_re = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_7_3_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_8_0_V_re = 10'd743;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_8_0_V_re = 10'd121;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_8_0_V_re = 10'd738;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_8_0_V_re = 10'd32;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_8_0_V_re = 10'd52;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_8_0_V_re = 10'd943;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_8_0_V_re = 10'd920;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_8_0_V_re = 10'd799;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_8_0_V_re = 10'd960;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_8_0_V_re = 10'd995;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_8_0_V_re = 10'd959;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_8_0_V_re = 10'd987;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_8_0_V_re = 10'd92;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_8_0_V_re = 10'd41;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_8_0_V_re = 10'd955;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_8_0_V_re = 10'd957;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_8_0_V_re = 10'd63;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_8_0_V_re = 10'd104;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_8_0_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_8_1_V_re = 10'd61;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_8_1_V_re = 10'd58;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_8_1_V_re = 10'd32;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_8_1_V_re = 10'd847;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_8_1_V_re = 10'd909;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_8_1_V_re = 10'd97;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_8_1_V_re = 10'd929;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_8_1_V_re = 10'd1021;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_8_1_V_re = 10'd122;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_8_1_V_re = 10'd130;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_8_1_V_re = 10'd62;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_8_1_V_re = 10'd875;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_8_1_V_re = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_8_1_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_8_2_V_re = 11'd1527;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_8_2_V_re = 11'd1852;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_8_2_V_re = 11'd6;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_8_2_V_re = 11'd1855;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_8_2_V_re = 11'd1974;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_8_2_V_re = 11'd1939;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_8_2_V_re = 11'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_8_2_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_8_3_V_re = 10'd742;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_8_3_V_re = 10'd939;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_8_3_V_re = 10'd967;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_8_3_V_re = 10'd781;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_8_3_V_re = 10'd37;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_8_3_V_re = 10'd838;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_8_3_V_re = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_8_3_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_9_0_V_re = 9'd163;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_9_0_V_re = 9'd461;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_9_0_V_re = 9'd424;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_9_0_V_re = 9'd310;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_9_0_V_re = 9'd404;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_9_0_V_re = 9'd23;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_9_0_V_re = 9'd67;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_9_0_V_re = 9'd464;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_9_0_V_re = 9'd392;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_9_0_V_re = 9'd439;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_9_0_V_re = 9'd377;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_9_0_V_re = 9'd457;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_9_0_V_re = 9'd410;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_9_0_V_re = 9'd18;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_9_0_V_re = 9'd117;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_9_0_V_re = 9'd92;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_9_0_V_re = 9'd409;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_9_0_V_re = 9'd481;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_9_0_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_9_1_V_re = 11'd2006;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_9_1_V_re = 11'd1963;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_9_1_V_re = 11'd1973;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_9_1_V_re = 11'd109;
    end else if (((1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state130))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_9_1_V_re = 11'd2028;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_9_1_V_re = 11'd1883;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_9_1_V_re = 11'd2002;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_9_1_V_re = 11'd9;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_9_1_V_re = 11'd1997;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_9_1_V_re = 11'd2044;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_9_1_V_re = 11'd1764;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_9_1_V_re = 11'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_9_1_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_9_2_V_re = 9'd489;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_9_2_V_re = 9'd92;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_9_2_V_re = 9'd379;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_9_2_V_re = 9'd34;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_9_2_V_re = 9'd257;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_9_2_V_re = 9'd27;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_9_2_V_re = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_9_2_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_9_3_V_re = 9'd384;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_9_3_V_re = 9'd507;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_9_3_V_re = 9'd338;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_9_3_V_re = 9'd10;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_9_3_V_re = 9'd74;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_9_3_V_re = 9'd502;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_9_3_V_re = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_9_3_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_V_offset = c_out68_0_reg_5813;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_V_offset = c_out66_0_reg_5790;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_V_offset = c_out64_0_reg_5767;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_V_offset = c_out62_0_reg_5744;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_V_offset = c_out60_0_reg_5721;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_V_offset = c_out58_0_reg_5698;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_V_offset = zext_ln152_11_reg_20176;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_V_offset = zext_ln152_9_reg_20145;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_V_offset = zext_ln152_7_reg_20114;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_V_offset = zext_ln152_5_reg_20083;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_V_offset = zext_ln152_3_reg_20052;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_V_offset = zext_ln152_1_reg_20021;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_V_offset = 3'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_0_V_offset = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_0_0_V_re = 11'd525;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_0_0_V_re = 11'd1907;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_0_0_V_re = 11'd1979;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_0_0_V_re = 11'd1884;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_0_0_V_re = 11'd233;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_0_0_V_re = 11'd1793;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_0_0_V_re = 11'd2024;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_0_0_V_re = 11'd78;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_0_0_V_re = 11'd1797;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_0_0_V_re = 11'd2;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_0_0_V_re = 11'd2018;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_0_0_V_re = 11'd1955;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_0_0_V_re = 11'd19;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_0_0_V_re = 11'd1854;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_0_0_V_re = 11'd1919;
    end else if (((1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state144))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_0_0_V_re = 11'd1872;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_0_0_V_re = 11'd106;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_0_0_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_0_1_V_re = 9'd379;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_0_1_V_re = 9'd316;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_0_1_V_re = 9'd362;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_0_1_V_re = 9'd300;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_0_1_V_re = 9'd409;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_0_1_V_re = 9'd389;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_0_1_V_re = 9'd183;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_0_1_V_re = 9'd69;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state100))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_0_1_V_re = 9'd278;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_0_1_V_re = 9'd407;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_0_1_V_re = 9'd9;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_0_1_V_re = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_0_1_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_0_2_V_re = 10'd483;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_0_2_V_re = 10'd874;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_0_2_V_re = 10'd861;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_0_2_V_re = 10'd918;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_0_2_V_re = 10'd966;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_0_2_V_re = 10'd31;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_0_2_V_re = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_0_2_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_0_3_V_re = 11'd1710;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_0_3_V_re = 11'd1937;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_0_3_V_re = 11'd1942;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_0_3_V_re = 11'd1969;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_0_3_V_re = 11'd1865;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_0_3_V_re = 11'd1656;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_0_3_V_re = 11'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_0_3_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_10_0_V_r = 10'd877;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_10_0_V_r = 10'd843;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_10_0_V_r = 10'd931;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_10_0_V_r = 10'd837;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_10_0_V_r = 10'd927;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_10_0_V_r = 10'd879;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_10_0_V_r = 10'd29;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_10_0_V_r = 10'd929;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_10_0_V_r = 10'd835;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_10_0_V_r = 10'd4;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_10_0_V_r = 10'd757;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_10_0_V_r = 10'd841;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_10_0_V_r = 10'd245;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_10_0_V_r = 10'd91;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_10_0_V_r = 10'd894;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_10_0_V_r = 10'd208;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_10_0_V_r = 10'd1018;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_10_0_V_r = 10'd117;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_10_0_V_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_10_1_V_r = 10'd799;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_10_1_V_r = 10'd839;
    end else if (((1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state144))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_10_1_V_r = 10'd908;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_10_1_V_r = 10'd801;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_10_1_V_r = 10'd10;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_10_1_V_r = 10'd868;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_10_1_V_r = 10'd966;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_10_1_V_r = 10'd987;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_10_1_V_r = 10'd954;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_10_1_V_r = 10'd108;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_10_1_V_r = 10'd872;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_10_1_V_r = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_10_1_V_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_10_2_V_r = 9'd387;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_10_2_V_r = 9'd445;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_10_2_V_r = 9'd368;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_10_2_V_r = 9'd405;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_10_2_V_r = 9'd332;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_10_2_V_r = 9'd7;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_10_2_V_r = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_10_2_V_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_10_3_V_r = 10'd856;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_10_3_V_r = 10'd928;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_10_3_V_r = 10'd912;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_10_3_V_r = 10'd899;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_10_3_V_r = 10'd814;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_10_3_V_r = 10'd853;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_10_3_V_r = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_10_3_V_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_11_0_V_r = 10'd92;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_11_0_V_r = 10'd921;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_11_0_V_r = 10'd845;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_11_0_V_r = 10'd877;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_11_0_V_r = 10'd925;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_11_0_V_r = 10'd931;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_11_0_V_r = 10'd990;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_11_0_V_r = 10'd809;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_11_0_V_r = 10'd20;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_11_0_V_r = 10'd8;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_11_0_V_r = 10'd743;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_11_0_V_r = 10'd77;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_11_0_V_r = 10'd808;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_11_0_V_r = 10'd814;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_11_0_V_r = 10'd132;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_11_0_V_r = 10'd957;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_11_0_V_r = 10'd16;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_11_0_V_r = 10'd994;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_11_0_V_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_11_1_V_r = 10'd998;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_11_1_V_r = 10'd847;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_11_1_V_r = 10'd892;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_11_1_V_r = 10'd900;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_11_1_V_r = 10'd922;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_11_1_V_r = 10'd1014;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_11_1_V_r = 10'd955;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_11_1_V_r = 10'd931;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_11_1_V_r = 10'd994;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_11_1_V_r = 10'd973;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_11_1_V_r = 10'd1023;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_11_1_V_r = 10'd195;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_11_1_V_r = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_11_1_V_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_11_2_V_r = 9'd396;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_11_2_V_r = 9'd469;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_11_2_V_r = 9'd399;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_11_2_V_r = 9'd344;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_11_2_V_r = 9'd286;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_11_2_V_r = 9'd455;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_11_2_V_r = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_11_2_V_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_11_3_V_r = 10'd956;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_11_3_V_r = 10'd944;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_11_3_V_r = 10'd915;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_11_3_V_r = 10'd934;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_11_3_V_r = 10'd938;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_11_3_V_r = 10'd844;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_11_3_V_r = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_11_3_V_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_12_0_V_r = 10'd846;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_12_0_V_r = 10'd849;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_12_0_V_r = 10'd861;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_12_0_V_r = 10'd856;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_12_0_V_r = 10'd921;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_12_0_V_r = 10'd0;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_12_0_V_r = 10'd692;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_12_0_V_r = 10'd996;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_12_0_V_r = 10'd990;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_12_0_V_r = 10'd850;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_12_0_V_r = 10'd145;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_12_0_V_r = 10'd737;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_12_0_V_r = 10'd42;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_12_0_V_r = 10'd862;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_12_0_V_r = 10'd940;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_12_0_V_r = 10'd901;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_12_0_V_r = 10'd2;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_12_0_V_r = 10'd791;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_12_0_V_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_12_1_V_r = 10'd610;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_12_1_V_r = 10'd904;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_12_1_V_r = 10'd868;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_12_1_V_r = 10'd931;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_12_1_V_r = 10'd930;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_12_1_V_r = 10'd997;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_12_1_V_r = 10'd35;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_12_1_V_r = 10'd990;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_12_1_V_r = 10'd802;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_12_1_V_r = 10'd12;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_12_1_V_r = 10'd789;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_12_1_V_r = 10'd26;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_12_1_V_r = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_12_1_V_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_12_2_V_r = 10'd859;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_12_2_V_r = 10'd941;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_12_2_V_r = 10'd929;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_12_2_V_r = 10'd881;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_12_2_V_r = 10'd976;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_12_2_V_r = 10'd162;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_12_2_V_r = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_12_2_V_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_12_3_V_r = 10'd940;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_12_3_V_r = 10'd913;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_12_3_V_r = 10'd974;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_12_3_V_r = 10'd868;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_12_3_V_r = 10'd949;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_12_3_V_r = 10'd829;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_12_3_V_r = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_12_3_V_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_13_0_V_r = 9'd416;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_13_0_V_r = 9'd339;
    end else if (((1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state144))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_13_0_V_r = 9'd306;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_13_0_V_r = 9'd360;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_13_0_V_r = 9'd336;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_13_0_V_r = 9'd38;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_13_0_V_r = 9'd373;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_13_0_V_r = 9'd436;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_13_0_V_r = 9'd359;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_13_0_V_r = 9'd331;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_13_0_V_r = 9'd110;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_13_0_V_r = 9'd301;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_13_0_V_r = 9'd396;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_13_0_V_r = 9'd496;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_13_0_V_r = 9'd445;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_13_0_V_r = 9'd106;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_13_0_V_r = 9'd370;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_13_0_V_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_13_1_V_r = 9'd365;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_13_1_V_r = 9'd315;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_13_1_V_r = 9'd406;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_13_1_V_r = 9'd299;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_13_1_V_r = 9'd419;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_13_1_V_r = 9'd388;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_13_1_V_r = 9'd453;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_13_1_V_r = 9'd421;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state100))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_13_1_V_r = 9'd64;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_13_1_V_r = 9'd402;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_13_1_V_r = 9'd40;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_13_1_V_r = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_13_1_V_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_13_2_V_r = 9'd368;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_13_2_V_r = 9'd367;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_13_2_V_r = 9'd375;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_13_2_V_r = 9'd455;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_13_2_V_r = 9'd397;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_13_2_V_r = 9'd415;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_13_2_V_r = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_13_2_V_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_13_3_V_r = 9'd274;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_13_3_V_r = 9'd348;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_13_3_V_r = 9'd453;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_13_3_V_r = 9'd434;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_13_3_V_r = 9'd325;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_13_3_V_r = 9'd388;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_13_3_V_r = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_13_3_V_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_14_0_V_r = 10'd404;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_14_0_V_r = 10'd908;
    end else if (((1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_14_0_V_r = 10'd885;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_14_0_V_r = 10'd898;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_14_0_V_r = 10'd769;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_14_0_V_r = 10'd150;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_14_0_V_r = 10'd750;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_14_0_V_r = 10'd970;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_14_0_V_r = 10'd934;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_14_0_V_r = 10'd740;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_14_0_V_r = 10'd1012;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_14_0_V_r = 10'd758;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_14_0_V_r = 10'd847;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_14_0_V_r = 10'd319;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_14_0_V_r = 10'd751;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_14_0_V_r = 10'd325;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_14_0_V_r = 10'd748;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_14_0_V_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_14_1_V_r = 10'd704;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_14_1_V_r = 10'd907;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_14_1_V_r = 10'd893;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_14_1_V_r = 10'd867;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_14_1_V_r = 10'd920;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_14_1_V_r = 10'd85;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_14_1_V_r = 10'd992;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_14_1_V_r = 10'd967;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_14_1_V_r = 10'd977;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_14_1_V_r = 10'd918;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_14_1_V_r = 10'd1003;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_14_1_V_r = 10'd816;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_14_1_V_r = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_14_1_V_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_14_2_V_r = 9'd38;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_14_2_V_r = 9'd361;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_14_2_V_r = 9'd421;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_14_2_V_r = 9'd396;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_14_2_V_r = 9'd316;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_14_2_V_r = 9'd463;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_14_2_V_r = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_14_2_V_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_14_3_V_r = 10'd550;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_14_3_V_r = 10'd969;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_14_3_V_r = 10'd895;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_14_3_V_r = 10'd920;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_14_3_V_r = 10'd957;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_14_3_V_r = 10'd856;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_14_3_V_r = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_14_3_V_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_15_0_V_r = 10'd123;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_15_0_V_r = 10'd872;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_15_0_V_r = 10'd884;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_15_0_V_r = 10'd933;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_15_0_V_r = 10'd745;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_15_0_V_r = 10'd963;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_15_0_V_r = 10'd27;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_15_0_V_r = 10'd982;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_15_0_V_r = 10'd732;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_15_0_V_r = 10'd927;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_15_0_V_r = 10'd113;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_15_0_V_r = 10'd140;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_15_0_V_r = 10'd834;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_15_0_V_r = 10'd1012;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_15_0_V_r = 10'd26;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_15_0_V_r = 10'd74;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_15_0_V_r = 10'd778;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_15_0_V_r = 10'd1010;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_15_0_V_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_15_1_V_r = 9'd50;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_15_1_V_r = 9'd439;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_15_1_V_r = 9'd419;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_15_1_V_r = 9'd377;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_15_1_V_r = 9'd383;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_15_1_V_r = 9'd194;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_15_1_V_r = 9'd355;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_15_1_V_r = 9'd84;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_15_1_V_r = 9'd12;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_15_1_V_r = 9'd497;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_15_1_V_r = 9'd342;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_15_1_V_r = 9'd11;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_15_1_V_r = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_15_1_V_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_15_2_V_r = 10'd881;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_15_2_V_r = 10'd940;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_15_2_V_r = 10'd810;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_15_2_V_r = 10'd1008;
    end else if (((1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state130))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_15_2_V_r = 10'd868;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_15_2_V_r = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_15_2_V_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_15_3_V_r = 10'd849;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_15_3_V_r = 10'd897;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_15_3_V_r = 10'd960;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_15_3_V_r = 10'd910;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_15_3_V_r = 10'd919;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_15_3_V_r = 10'd832;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_15_3_V_r = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_15_3_V_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_1_0_V_re = 10'd563;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_1_0_V_re = 10'd864;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_1_0_V_re = 10'd966;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_1_0_V_re = 10'd983;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_1_0_V_re = 10'd18;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_1_0_V_re = 10'd723;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_1_0_V_re = 10'd974;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_1_0_V_re = 10'd1004;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_1_0_V_re = 10'd835;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_1_0_V_re = 10'd6;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_1_0_V_re = 10'd81;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_1_0_V_re = 10'd626;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_1_0_V_re = 10'd861;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_1_0_V_re = 10'd807;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_1_0_V_re = 10'd1007;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_1_0_V_re = 10'd928;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_1_0_V_re = 10'd111;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_1_0_V_re = 10'd122;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_1_0_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_1_1_V_re = 9'd341;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_1_1_V_re = 9'd380;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_1_1_V_re = 9'd391;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_1_1_V_re = 9'd427;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_1_1_V_re = 9'd326;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_1_1_V_re = 9'd390;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_1_1_V_re = 9'd352;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_1_1_V_re = 9'd387;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_1_1_V_re = 9'd412;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_1_1_V_re = 9'd455;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_1_1_V_re = 9'd388;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_1_1_V_re = 9'd64;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_1_1_V_re = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_1_1_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_1_2_V_re = 9'd173;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_1_2_V_re = 9'd391;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_1_2_V_re = 9'd411;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_1_2_V_re = 9'd392;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_1_2_V_re = 9'd351;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_1_2_V_re = 9'd409;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_1_2_V_re = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_1_2_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_1_3_V_re = 10'd668;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_1_3_V_re = 10'd922;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_1_3_V_re = 10'd7;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_1_3_V_re = 10'd831;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_1_3_V_re = 10'd949;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_1_3_V_re = 10'd979;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_1_3_V_re = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_1_3_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_2_0_V_re = 10'd659;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_2_0_V_re = 10'd899;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_2_0_V_re = 10'd937;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_2_0_V_re = 10'd885;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_2_0_V_re = 10'd883;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_2_0_V_re = 10'd846;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_2_0_V_re = 10'd1009;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_2_0_V_re = 10'd920;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_2_0_V_re = 10'd24;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_2_0_V_re = 10'd941;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_2_0_V_re = 10'd843;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_2_0_V_re = 10'd96;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_2_0_V_re = 10'd869;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_2_0_V_re = 10'd14;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_2_0_V_re = 10'd833;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_2_0_V_re = 10'd810;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_2_0_V_re = 10'd241;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_2_0_V_re = 10'd864;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_2_0_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_2_1_V_re = 10'd484;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_2_1_V_re = 10'd889;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_2_1_V_re = 10'd937;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_2_1_V_re = 10'd854;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_2_1_V_re = 10'd985;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_2_1_V_re = 10'd941;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_2_1_V_re = 10'd840;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_2_1_V_re = 10'd1019;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_2_1_V_re = 10'd707;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_2_1_V_re = 10'd198;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_2_1_V_re = 10'd978;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_2_1_V_re = 10'd8;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_2_1_V_re = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_2_1_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_2_2_V_re = 10'd911;
    end else if (((1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_2_2_V_re = 10'd932;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_2_2_V_re = 10'd952;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_2_2_V_re = 10'd763;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_2_2_V_re = 10'd25;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_2_2_V_re = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_2_2_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_2_3_V_re = 10'd607;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_2_3_V_re = 10'd995;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_2_3_V_re = 10'd779;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_2_3_V_re = 10'd901;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_2_3_V_re = 10'd836;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_2_3_V_re = 10'd32;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_2_3_V_re = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_2_3_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_3_0_V_re = 10'd93;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_3_0_V_re = 10'd838;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_3_0_V_re = 10'd991;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_3_0_V_re = 10'd1022;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_3_0_V_re = 10'd865;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_3_0_V_re = 10'd1009;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_3_0_V_re = 10'd908;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_3_0_V_re = 10'd932;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_3_0_V_re = 10'd943;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_3_0_V_re = 10'd830;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_3_0_V_re = 10'd886;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_3_0_V_re = 10'd1023;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_3_0_V_re = 10'd986;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_3_0_V_re = 10'd934;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_3_0_V_re = 10'd31;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_3_0_V_re = 10'd974;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_3_0_V_re = 10'd219;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_3_0_V_re = 10'd757;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_3_0_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_3_1_V_re = 9'd482;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_3_1_V_re = 9'd395;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_3_1_V_re = 9'd396;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_3_1_V_re = 9'd351;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_3_1_V_re = 9'd282;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_3_1_V_re = 9'd131;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_3_1_V_re = 9'd421;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_3_1_V_re = 9'd448;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_3_1_V_re = 9'd16;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_3_1_V_re = 9'd381;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_3_1_V_re = 9'd480;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_3_1_V_re = 9'd416;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_3_1_V_re = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_3_1_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_3_2_V_re = 9'd454;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_3_2_V_re = 9'd440;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_3_2_V_re = 9'd361;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_3_2_V_re = 9'd425;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_3_2_V_re = 9'd414;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_3_2_V_re = 9'd441;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_3_2_V_re = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_3_2_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_3_3_V_re = 9'd6;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_3_3_V_re = 9'd393;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_3_3_V_re = 9'd349;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_3_3_V_re = 9'd337;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_3_3_V_re = 9'd336;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_3_3_V_re = 9'd27;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_3_3_V_re = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_3_3_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_4_0_V_re = 10'd917;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_4_0_V_re = 10'd884;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_4_0_V_re = 10'd869;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_4_0_V_re = 10'd988;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_4_0_V_re = 10'd958;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_4_0_V_re = 10'd135;
    end else if (((1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state114))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_4_0_V_re = 10'd773;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_4_0_V_re = 10'd34;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_4_0_V_re = 10'd831;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_4_0_V_re = 10'd50;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_4_0_V_re = 10'd272;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_4_0_V_re = 10'd914;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_4_0_V_re = 10'd810;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_4_0_V_re = 10'd876;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_4_0_V_re = 10'd1012;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_4_0_V_re = 10'd140;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_4_0_V_re = 10'd123;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_4_0_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_4_1_V_re = 11'd1935;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_4_1_V_re = 11'd1912;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_4_1_V_re = 11'd2004;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_4_1_V_re = 11'd1875;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_4_1_V_re = 11'd1920;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_4_1_V_re = 11'd1977;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_4_1_V_re = 11'd14;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_4_1_V_re = 11'd2043;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_4_1_V_re = 11'd1975;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_4_1_V_re = 11'd1905;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_4_1_V_re = 11'd1729;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_4_1_V_re = 11'd429;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_4_1_V_re = 11'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_4_1_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_4_2_V_re = 10'd53;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_4_2_V_re = 10'd864;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_4_2_V_re = 10'd980;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_4_2_V_re = 10'd868;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_4_2_V_re = 10'd898;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_4_2_V_re = 10'd891;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_4_2_V_re = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_4_2_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_4_3_V_re = 9'd439;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_4_3_V_re = 9'd454;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_4_3_V_re = 9'd265;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_4_3_V_re = 9'd388;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_4_3_V_re = 9'd369;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_4_3_V_re = 9'd425;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_4_3_V_re = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_4_3_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_5_0_V_re = 10'd962;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_5_0_V_re = 10'd848;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_5_0_V_re = 10'd1004;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_5_0_V_re = 10'd868;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_5_0_V_re = 10'd885;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_5_0_V_re = 10'd882;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_5_0_V_re = 10'd993;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_5_0_V_re = 10'd849;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_5_0_V_re = 10'd24;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_5_0_V_re = 10'd994;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_5_0_V_re = 10'd806;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_5_0_V_re = 10'd5;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_5_0_V_re = 10'd725;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_5_0_V_re = 10'd94;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_5_0_V_re = 10'd782;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_5_0_V_re = 10'd143;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_5_0_V_re = 10'd120;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_5_0_V_re = 10'd1020;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_5_0_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_5_1_V_re = 11'd659;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_5_1_V_re = 11'd1882;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_5_1_V_re = 11'd1864;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_5_1_V_re = 11'd1913;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_5_1_V_re = 11'd48;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_5_1_V_re = 11'd1848;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_5_1_V_re = 11'd145;
    end else if (((1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state107))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_5_1_V_re = 11'd1951;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_5_1_V_re = 11'd1990;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_5_1_V_re = 11'd30;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_5_1_V_re = 11'd1963;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_5_1_V_re = 11'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_5_1_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_5_2_V_re = 9'd469;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_5_2_V_re = 9'd377;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_5_2_V_re = 9'd381;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_5_2_V_re = 9'd378;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_5_2_V_re = 9'd359;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_5_2_V_re = 9'd30;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_5_2_V_re = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_5_2_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_5_3_V_re = 10'd746;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_5_3_V_re = 10'd901;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_5_3_V_re = 10'd887;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_5_3_V_re = 10'd961;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_5_3_V_re = 10'd906;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_5_3_V_re = 10'd838;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_5_3_V_re = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_5_3_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_6_0_V_re = 10'd809;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_6_0_V_re = 10'd841;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_6_0_V_re = 10'd887;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_6_0_V_re = 10'd873;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_6_0_V_re = 10'd836;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_6_0_V_re = 10'd934;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_6_0_V_re = 10'd9;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_6_0_V_re = 10'd107;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_6_0_V_re = 10'd727;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_6_0_V_re = 10'd181;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_6_0_V_re = 10'd940;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_6_0_V_re = 10'd425;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_6_0_V_re = 10'd779;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_6_0_V_re = 10'd897;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_6_0_V_re = 10'd129;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_6_0_V_re = 10'd18;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_6_0_V_re = 10'd59;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_6_0_V_re = 10'd53;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_6_0_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_6_1_V_re = 9'd282;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_6_1_V_re = 9'd357;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_6_1_V_re = 9'd388;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_6_1_V_re = 9'd311;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_6_1_V_re = 9'd493;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_6_1_V_re = 9'd444;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_6_1_V_re = 9'd416;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_6_1_V_re = 9'd351;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_6_1_V_re = 9'd466;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_6_1_V_re = 9'd484;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_6_1_V_re = 9'd430;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_6_1_V_re = 9'd35;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_6_1_V_re = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_6_1_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_6_2_V_re = 10'd854;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_6_2_V_re = 10'd932;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_6_2_V_re = 10'd903;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_6_2_V_re = 10'd865;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_6_2_V_re = 10'd61;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_6_2_V_re = 10'd820;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_6_2_V_re = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_6_2_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_6_3_V_re = 10'd629;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_6_3_V_re = 10'd942;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_6_3_V_re = 10'd915;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_6_3_V_re = 10'd904;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_6_3_V_re = 10'd870;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_6_3_V_re = 10'd49;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_6_3_V_re = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_6_3_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_7_0_V_re = 10'd767;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_7_0_V_re = 10'd911;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_7_0_V_re = 10'd816;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_7_0_V_re = 10'd870;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_7_0_V_re = 10'd921;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_7_0_V_re = 10'd981;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_7_0_V_re = 10'd984;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_7_0_V_re = 10'd935;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_7_0_V_re = 10'd965;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_7_0_V_re = 10'd773;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_7_0_V_re = 10'd9;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_7_0_V_re = 10'd1011;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_7_0_V_re = 10'd696;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_7_0_V_re = 10'd934;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_7_0_V_re = 10'd275;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_7_0_V_re = 10'd785;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_7_0_V_re = 10'd913;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_7_0_V_re = 10'd73;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_7_0_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_7_1_V_re = 10'd484;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_7_1_V_re = 10'd933;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_7_1_V_re = 10'd843;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_7_1_V_re = 10'd918;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_7_1_V_re = 10'd832;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_7_1_V_re = 10'd186;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_7_1_V_re = 10'd964;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_7_1_V_re = 10'd121;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_7_1_V_re = 10'd829;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_7_1_V_re = 10'd968;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_7_1_V_re = 10'd42;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_7_1_V_re = 10'd913;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_7_1_V_re = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_7_1_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_7_2_V_re = 10'd919;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_7_2_V_re = 10'd907;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_7_2_V_re = 10'd879;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_7_2_V_re = 10'd915;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_7_2_V_re = 10'd912;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_7_2_V_re = 10'd802;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_7_2_V_re = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_7_2_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_7_3_V_re = 11'd1819;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_7_3_V_re = 11'd1828;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_7_3_V_re = 11'd2014;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_7_3_V_re = 11'd1889;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_7_3_V_re = 11'd1914;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_7_3_V_re = 11'd279;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_7_3_V_re = 11'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_7_3_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_8_0_V_re = 10'd968;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_8_0_V_re = 10'd875;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_8_0_V_re = 10'd890;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_8_0_V_re = 10'd904;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_8_0_V_re = 10'd737;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_8_0_V_re = 10'd129;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_8_0_V_re = 10'd881;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_8_0_V_re = 10'd9;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_8_0_V_re = 10'd886;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_8_0_V_re = 10'd888;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_8_0_V_re = 10'd928;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_8_0_V_re = 10'd108;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_8_0_V_re = 10'd723;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_8_0_V_re = 10'd31;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_8_0_V_re = 10'd868;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_8_0_V_re = 10'd999;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_8_0_V_re = 10'd965;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_8_0_V_re = 10'd727;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_8_0_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_8_1_V_re = 9'd384;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_8_1_V_re = 9'd450;
    end else if (((1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_8_1_V_re = 9'd408;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_8_1_V_re = 9'd432;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_8_1_V_re = 9'd472;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_8_1_V_re = 9'd373;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_8_1_V_re = 9'd369;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_8_1_V_re = 9'd397;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_8_1_V_re = 9'd53;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_8_1_V_re = 9'd439;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_8_1_V_re = 9'd470;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_8_1_V_re = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_8_1_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_8_2_V_re = 9'd446;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_8_2_V_re = 9'd383;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_8_2_V_re = 9'd404;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_8_2_V_re = 9'd378;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_8_2_V_re = 9'd387;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_8_2_V_re = 9'd68;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_8_2_V_re = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_8_2_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_8_3_V_re = 9'd33;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_8_3_V_re = 9'd394;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_8_3_V_re = 9'd465;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_8_3_V_re = 9'd443;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_8_3_V_re = 9'd316;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_8_3_V_re = 9'd510;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_8_3_V_re = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_8_3_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_9_0_V_re = 9'd430;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_9_0_V_re = 9'd389;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_9_0_V_re = 9'd486;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_9_0_V_re = 9'd275;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_9_0_V_re = 9'd434;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_9_0_V_re = 9'd63;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_9_0_V_re = 9'd444;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_9_0_V_re = 9'd382;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_9_0_V_re = 9'd496;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_9_0_V_re = 9'd398;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_9_0_V_re = 9'd326;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_9_0_V_re = 9'd394;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_9_0_V_re = 9'd251;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_9_0_V_re = 9'd4;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_9_0_V_re = 9'd381;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_9_0_V_re = 9'd13;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_9_0_V_re = 9'd88;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_9_0_V_re = 9'd60;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_9_0_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_9_1_V_re = 11'd1506;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_9_1_V_re = 11'd1912;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_9_1_V_re = 11'd1936;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_9_1_V_re = 11'd1786;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_9_1_V_re = 11'd116;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_9_1_V_re = 11'd1832;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_9_1_V_re = 11'd1971;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_9_1_V_re = 11'd1942;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_9_1_V_re = 11'd2038;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_9_1_V_re = 11'd2006;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_9_1_V_re = 11'd1890;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_9_1_V_re = 11'd297;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_9_1_V_re = 11'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_9_1_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_9_2_V_re = 9'd145;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_9_2_V_re = 9'd420;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_9_2_V_re = 9'd396;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_9_2_V_re = 9'd362;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_9_2_V_re = 9'd373;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_9_2_V_re = 9'd422;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_9_2_V_re = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_9_2_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_9_3_V_re = 10'd336;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_9_3_V_re = 10'd991;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_9_3_V_re = 10'd921;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_9_3_V_re = 10'd897;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_9_3_V_re = 10'd855;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_9_3_V_re = 10'd15;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_9_3_V_re = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_9_3_V_re = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_V_offset = c_out68_0_reg_5813;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_V_offset = c_out66_0_reg_5790;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_V_offset = c_out64_0_reg_5767;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_V_offset = c_out62_0_reg_5744;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_V_offset = c_out60_0_reg_5721;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_V_offset = c_out58_0_reg_5698;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_V_offset = zext_ln152_11_reg_20176;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_V_offset = zext_ln152_9_reg_20145;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_V_offset = zext_ln152_7_reg_20114;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_V_offset = zext_ln152_5_reg_20083;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_V_offset = zext_ln152_3_reg_20052;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_V_offset = zext_ln152_1_reg_20021;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_V_offset = 3'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_bias_1_V_offset = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_0_0_V_s = 7'd21;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_0_0_V_s = 7'd16;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_0_0_V_s = 7'd13;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_0_0_V_s = 7'd10;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_0_0_V_s = 7'd20;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_0_0_V_s = 7'd11;
    end else if (((1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state100))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_0_0_V_s = 7'd12;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_0_0_V_s = 7'd26;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_0_0_V_s = 7'd22;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_0_0_V_s = 7'd6;
    end else if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state107))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_0_0_V_s = 7'd14;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_0_0_V_s = 7'd44;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_0_0_V_s = 7'd33;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_0_0_V_s = 7'd17;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_0_0_V_s = 7'd29;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_0_0_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_0_1_V_s = 6'd25;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_0_1_V_s = 6'd14;
    end else if (((1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_0_1_V_s = 6'd13;
    end else if (((1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_0_1_V_s = 6'd9;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_0_1_V_s = 6'd12;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_0_1_V_s = 6'd17;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_0_1_V_s = 6'd19;
    end else if (((1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_0_1_V_s = 6'd11;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_0_1_V_s = 6'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_0_1_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_0_2_V_s = 6'd18;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_0_2_V_s = 6'd19;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_0_2_V_s = 6'd15;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_0_2_V_s = 6'd10;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_0_2_V_s = 6'd9;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_0_2_V_s = 6'd6;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_0_2_V_s = 6'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_0_2_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_0_3_V_s = 6'd29;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_0_3_V_s = 6'd19;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_0_3_V_s = 6'd12;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_0_3_V_s = 6'd11;
    end else if (((1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state130))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_0_3_V_s = 6'd8;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_0_3_V_s = 6'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_0_3_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_10_0_V_read = 7'd31;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_10_0_V_read = 7'd21;
    end else if (((1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_10_0_V_read = 7'd14;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_10_0_V_read = 7'd11;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_10_0_V_read = 7'd17;
    end else if (((1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_10_0_V_read = 7'd13;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_10_0_V_read = 7'd15;
    end else if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state151))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_10_0_V_read = 7'd12;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_10_0_V_read = 7'd36;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_10_0_V_read = 7'd32;
    end else if (((1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_10_0_V_read = 7'd26;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_10_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_10_1_V_read = 7'd31;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_10_1_V_read = 7'd17;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_10_1_V_read = 7'd16;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_10_1_V_read = 7'd15;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_10_1_V_read = 7'd10;
    end else if (((1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state107))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_10_1_V_read = 7'd11;
    end else if (((1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state100))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_10_1_V_read = 7'd14;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state93))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_10_1_V_read = 7'd12;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_10_1_V_read = 7'd18;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_10_1_V_read = 7'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_10_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_10_2_V_read = 6'd27;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_10_2_V_read = 6'd18;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_10_2_V_read = 6'd11;
    end else if (((1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_10_2_V_read = 6'd12;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_10_2_V_read = 6'd7;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_10_2_V_read = 6'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_10_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_10_3_V_read = 7'd27;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_10_3_V_read = 7'd14;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_10_3_V_read = 7'd13;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_10_3_V_read = 7'd20;
    end else if (((1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state130))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_10_3_V_read = 7'd17;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_10_3_V_read = 7'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_10_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_11_0_V_read = 7'd26;
    end else if (((1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state114))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_11_0_V_read = 7'd11;
    end else if (((1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state100))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_11_0_V_read = 7'd14;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_11_0_V_read = 7'd12;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_11_0_V_read = 7'd44;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_11_0_V_read = 7'd34;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_11_0_V_read = 7'd28;
    end else if (((1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state93))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_11_0_V_read = 7'd17;
    end else if (((1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state137))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_11_0_V_read = 7'd15;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_11_0_V_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state144))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_11_1_V_read = 6'd15;
    end else if (((1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state137))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_11_1_V_read = 6'd11;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_11_1_V_read = 6'd8;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_11_1_V_read = 6'd14;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_11_1_V_read = 6'd19;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_11_1_V_read = 6'd9;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_11_1_V_read = 6'd12;
    end else if (((1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state93))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_11_1_V_read = 6'd17;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_11_1_V_read = 6'd10;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_11_1_V_read = 6'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_11_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_11_2_V_read = 7'd32;
    end else if (((1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_11_2_V_read = 7'd11;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_11_2_V_read = 7'd15;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_11_2_V_read = 7'd16;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_11_2_V_read = 7'd7;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_11_2_V_read = 7'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_11_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_11_3_V_read = 6'd24;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_11_3_V_read = 6'd13;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_11_3_V_read = 6'd9;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_11_3_V_read = 6'd11;
    end else if (((1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_11_3_V_read = 6'd12;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_11_3_V_read = 6'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_11_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_12_0_V_read = 7'd37;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_12_0_V_read = 7'd20;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_12_0_V_read = 7'd13;
    end else if (((1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state137))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_12_0_V_read = 7'd15;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_12_0_V_read = 7'd10;
    end else if (((1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state93))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_12_0_V_read = 7'd16;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_12_0_V_read = 7'd9;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_12_0_V_read = 7'd17;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_12_0_V_read = 7'd34;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_12_0_V_read = 7'd25;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_12_0_V_read = 7'd26;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_12_0_V_read = 7'd22;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_12_0_V_read = 7'd11;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_12_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_12_1_V_read = 6'd26;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_12_1_V_read = 6'd16;
    end else if (((1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_12_1_V_read = 6'd12;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_12_1_V_read = 6'd11;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_12_1_V_read = 6'd7;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_12_1_V_read = 6'd8;
    end else if (((1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state100))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_12_1_V_read = 6'd9;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_12_1_V_read = 6'd21;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_12_1_V_read = 6'd5;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_12_1_V_read = 6'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_12_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_12_2_V_read = 5'd14;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_12_2_V_read = 5'd12;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_12_2_V_read = 5'd11;
    end else if (((1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state137))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_12_2_V_read = 5'd9;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_12_2_V_read = 5'd4;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_12_2_V_read = 5'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_12_2_V_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_12_3_V_read = 6'd24;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_12_3_V_read = 6'd9;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_12_3_V_read = 6'd14;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_12_3_V_read = 6'd11;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_12_3_V_read = 6'd10;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_12_3_V_read = 6'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_12_3_V_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_13_0_V_read = 7'd13;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_13_0_V_read = 7'd21;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_13_0_V_read = 7'd14;
    end else if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state100))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_13_0_V_read = 7'd19;
    end else if (((1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_13_0_V_read = 7'd18;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_13_0_V_read = 7'd23;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_13_0_V_read = 7'd55;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_13_0_V_read = 7'd11;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_13_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_13_1_V_read = 6'd24;
    end else if (((1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_13_1_V_read = 6'd17;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_13_1_V_read = 6'd16;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_13_1_V_read = 6'd12;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_13_1_V_read = 6'd10;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_13_1_V_read = 6'd14;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_13_1_V_read = 6'd11;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_13_1_V_read = 6'd13;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_13_1_V_read = 6'd6;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_13_1_V_read = 6'd7;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_13_1_V_read = 6'd9;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_13_1_V_read = 6'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_13_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_13_2_V_read = 6'd29;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_13_2_V_read = 6'd17;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_13_2_V_read = 6'd15;
    end else if (((1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_13_2_V_read = 6'd8;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_13_2_V_read = 6'd9;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_13_2_V_read = 6'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_13_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_13_3_V_read = 7'd32;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_13_3_V_read = 7'd14;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_13_3_V_read = 7'd12;
    end else if (((1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_13_3_V_read = 7'd13;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_13_3_V_read = 7'd9;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_13_3_V_read = 7'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_13_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_14_0_V_read = 7'd14;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_14_0_V_read = 7'd15;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_14_0_V_read = 7'd16;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_14_0_V_read = 7'd8;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_14_0_V_read = 7'd25;
    end else if (((1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state93))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_14_0_V_read = 7'd20;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_14_0_V_read = 7'd9;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_14_0_V_read = 7'd27;
    end else if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state107))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_14_0_V_read = 7'd18;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_14_0_V_read = 7'd38;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_14_0_V_read = 7'd23;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_14_0_V_read = 7'd36;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state121))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_14_0_V_read = 7'd13;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_14_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_14_1_V_read = 6'd19;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_14_1_V_read = 6'd15;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_14_1_V_read = 6'd5;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_14_1_V_read = 6'd7;
    end else if (((1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_14_1_V_read = 6'd10;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_14_1_V_read = 6'd16;
    end else if (((1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_14_1_V_read = 6'd11;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_14_1_V_read = 6'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_14_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_14_2_V_read = 6'd23;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_14_2_V_read = 6'd15;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_14_2_V_read = 6'd13;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_14_2_V_read = 6'd10;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_14_2_V_read = 6'd11;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_14_2_V_read = 6'd4;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_14_2_V_read = 6'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_14_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_14_3_V_read = 6'd29;
    end else if (((1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_14_3_V_read = 6'd16;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_14_3_V_read = 6'd13;
    end else if (((1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state130))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_14_3_V_read = 6'd10;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_14_3_V_read = 6'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_14_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_15_0_V_read = 6'd26;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_15_0_V_read = 6'd21;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_15_0_V_read = 6'd15;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_15_0_V_read = 6'd18;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_15_0_V_read = 6'd10;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_15_0_V_read = 6'd19;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_15_0_V_read = 6'd20;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_15_0_V_read = 6'd11;
    end else if (((1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state93))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_15_0_V_read = 6'd13;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state100))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_15_0_V_read = 6'd17;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_15_0_V_read = 6'd24;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_15_0_V_read = 6'd14;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_15_0_V_read = 6'd12;
    end else if (((1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_15_0_V_read = 6'd9;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_15_0_V_read = 6'd7;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_15_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_15_1_V_read = 6'd23;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_15_1_V_read = 6'd15;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_15_1_V_read = 6'd8;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_15_1_V_read = 6'd4;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_15_1_V_read = 6'd14;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_15_1_V_read = 6'd7;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_15_1_V_read = 6'd10;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_15_1_V_read = 6'd11;
    end else if (((1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_15_1_V_read = 6'd9;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_15_1_V_read = 6'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_15_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_15_2_V_read = 6'd30;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_15_2_V_read = 6'd16;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_15_2_V_read = 6'd13;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_15_2_V_read = 6'd17;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_15_2_V_read = 6'd11;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_15_2_V_read = 6'd8;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_15_2_V_read = 6'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_15_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_15_3_V_read = 6'd23;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_15_3_V_read = 6'd14;
    end else if (((1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state144))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_15_3_V_read = 6'd16;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_15_3_V_read = 6'd11;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_15_3_V_read = 6'd6;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_15_3_V_read = 6'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_15_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_1_0_V_s = 7'd25;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_1_0_V_s = 7'd13;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_1_0_V_s = 7'd14;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_1_0_V_s = 7'd7;
    end else if (((1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state100))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_1_0_V_s = 7'd10;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_1_0_V_s = 7'd15;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_1_0_V_s = 7'd23;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state107))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_1_0_V_s = 7'd12;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_1_0_V_s = 7'd18;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_1_0_V_s = 7'd27;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_1_0_V_s = 7'd35;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_1_0_V_s = 7'd26;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_1_0_V_s = 7'd17;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_1_0_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_1_1_V_s = 7'd32;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_1_1_V_s = 7'd20;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_1_1_V_s = 7'd10;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_1_1_V_s = 7'd13;
    end else if (((1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state114))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_1_1_V_s = 7'd17;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_1_1_V_s = 7'd12;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_1_1_V_s = 7'd7;
    end else if (((1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state93))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_1_1_V_s = 7'd14;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_1_1_V_s = 7'd6;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_1_1_V_s = 7'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_1_1_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_1_2_V_s = 7'd26;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_1_2_V_s = 7'd15;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_1_2_V_s = 7'd11;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_1_2_V_s = 7'd12;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_1_2_V_s = 7'd18;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_1_2_V_s = 7'd19;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_1_2_V_s = 7'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_1_2_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_1_3_V_s = 6'd31;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_1_3_V_s = 6'd12;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_1_3_V_s = 6'd13;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_1_3_V_s = 6'd9;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_1_3_V_s = 6'd11;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_1_3_V_s = 6'd5;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_1_3_V_s = 6'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_1_3_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_2_0_V_s = 6'd28;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_2_0_V_s = 6'd16;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_2_0_V_s = 6'd8;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_2_0_V_s = 6'd12;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_2_0_V_s = 6'd17;
    end else if (((1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state93))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_2_0_V_s = 6'd10;
    end else if (((1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_2_0_V_s = 6'd14;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_2_0_V_s = 6'd15;
    end else if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_2_0_V_s = 6'd11;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_2_0_V_s = 6'd25;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_2_0_V_s = 6'd21;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_2_0_V_s = 6'd9;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_2_0_V_s = 6'd6;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_2_0_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_2_1_V_s = 7'd26;
    end else if (((1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_2_1_V_s = 7'd16;
    end else if (((1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_2_1_V_s = 7'd13;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_2_1_V_s = 7'd10;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_2_1_V_s = 7'd14;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_2_1_V_s = 7'd20;
    end else if (((1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state100))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_2_1_V_s = 7'd17;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_2_1_V_s = 7'd15;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_2_1_V_s = 7'd19;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_2_1_V_s = 7'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_2_1_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_2_2_V_s = 6'd23;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_2_2_V_s = 6'd14;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_2_2_V_s = 6'd10;
    end else if (((1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state137))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_2_2_V_s = 6'd11;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_2_2_V_s = 6'd8;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_2_2_V_s = 6'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_2_2_V_s = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_2_3_V_s = 6'd15;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_2_3_V_s = 6'd11;
    end else if (((1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state137))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_2_3_V_s = 6'd13;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_2_3_V_s = 6'd10;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_2_3_V_s = 6'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_2_3_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_3_0_V_s = 6'd27;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_3_0_V_s = 6'd17;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_3_0_V_s = 6'd9;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_3_0_V_s = 6'd7;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_3_0_V_s = 6'd13;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_3_0_V_s = 6'd15;
    end else if (((1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_3_0_V_s = 6'd11;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_3_0_V_s = 6'd31;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_3_0_V_s = 6'd18;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_3_0_V_s = 6'd20;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_3_0_V_s = 6'd16;
    end else if (((1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_3_0_V_s = 6'd19;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state137))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_3_0_V_s = 6'd8;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_3_0_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_3_1_V_s = 6'd28;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_3_1_V_s = 6'd16;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_3_1_V_s = 6'd11;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_3_1_V_s = 6'd10;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_3_1_V_s = 6'd17;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_3_1_V_s = 6'd13;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_3_1_V_s = 6'd15;
    end else if (((1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state100))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_3_1_V_s = 6'd9;
    end else if (((1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state93))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_3_1_V_s = 6'd8;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_3_1_V_s = 6'd5;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_3_1_V_s = 6'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_3_1_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_3_2_V_s = 6'd23;
    end else if (((1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_3_2_V_s = 6'd11;
    end else if (((1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state137))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_3_2_V_s = 6'd15;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_3_2_V_s = 6'd7;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_3_2_V_s = 6'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_3_2_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_3_3_V_s = 6'd26;
    end else if (((1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_3_3_V_s = 6'd14;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_3_3_V_s = 6'd16;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_3_3_V_s = 6'd12;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_3_3_V_s = 6'd7;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_3_3_V_s = 6'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_3_3_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_4_0_V_s = 7'd29;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_4_0_V_s = 7'd12;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_4_0_V_s = 7'd11;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_4_0_V_s = 7'd5;
    end else if (((1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state121))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_4_0_V_s = 7'd9;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_4_0_V_s = 7'd15;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state100))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_4_0_V_s = 7'd10;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_4_0_V_s = 7'd7;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_4_0_V_s = 7'd8;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state158))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_4_0_V_s = 7'd20;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_4_0_V_s = 7'd31;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_4_0_V_s = 7'd24;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_4_0_V_s = 7'd32;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_4_0_V_s = 7'd23;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_4_0_V_s = 7'd18;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_4_0_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_4_1_V_s = 7'd26;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_4_1_V_s = 7'd15;
    end else if (((1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_4_1_V_s = 7'd12;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_4_1_V_s = 7'd10;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_4_1_V_s = 7'd13;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_4_1_V_s = 7'd14;
    end else if (((1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state100))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_4_1_V_s = 7'd11;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_4_1_V_s = 7'd23;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_4_1_V_s = 7'd20;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_4_1_V_s = 7'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_4_1_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_4_2_V_s = 6'd18;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_4_2_V_s = 6'd14;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_4_2_V_s = 6'd13;
    end else if (((1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state137))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_4_2_V_s = 6'd17;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_4_2_V_s = 6'd8;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_4_2_V_s = 6'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_4_2_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_4_3_V_s = 6'd26;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_4_3_V_s = 6'd14;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_4_3_V_s = 6'd18;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_4_3_V_s = 6'd11;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_4_3_V_s = 6'd16;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_4_3_V_s = 6'd10;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_4_3_V_s = 6'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_4_3_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_5_0_V_s = 6'd23;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_5_0_V_s = 6'd14;
    end else if (((1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state114))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_5_0_V_s = 6'd16;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_5_0_V_s = 6'd13;
    end else if (((1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state100))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_5_0_V_s = 6'd11;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_5_0_V_s = 6'd18;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_5_0_V_s = 6'd12;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state165))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_5_0_V_s = 6'd22;
    end else if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state121))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_5_0_V_s = 6'd15;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_5_0_V_s = 6'd19;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_5_0_V_s = 6'd8;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_5_0_V_s = 6'd6;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state130))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_5_0_V_s = 6'd10;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_5_0_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_5_1_V_s = 6'd19;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_5_1_V_s = 6'd13;
    end else if (((1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state144))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_5_1_V_s = 6'd14;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_5_1_V_s = 6'd12;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_5_1_V_s = 6'd5;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_5_1_V_s = 6'd15;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_5_1_V_s = 6'd18;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_5_1_V_s = 6'd24;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_5_1_V_s = 6'd16;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_5_1_V_s = 6'd10;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_5_1_V_s = 6'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_5_1_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_5_2_V_s = 6'd30;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_5_2_V_s = 6'd18;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_5_2_V_s = 6'd11;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_5_2_V_s = 6'd14;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_5_2_V_s = 6'd16;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_5_2_V_s = 6'd8;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_5_2_V_s = 6'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_5_2_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_5_3_V_s = 6'd30;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_5_3_V_s = 6'd15;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_5_3_V_s = 6'd10;
    end else if (((1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_5_3_V_s = 6'd11;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_5_3_V_s = 6'd7;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_5_3_V_s = 6'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_5_3_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_6_0_V_s = 6'd29;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_6_0_V_s = 6'd18;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_6_0_V_s = 6'd9;
    end else if (((1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state93))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_6_0_V_s = 6'd13;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_6_0_V_s = 6'd26;
    end else if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_6_0_V_s = 6'd11;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_6_0_V_s = 6'd23;
    end else if (((1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state137))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_6_0_V_s = 6'd14;
    end else if (((1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_6_0_V_s = 6'd8;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state144))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_6_0_V_s = 6'd15;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_6_0_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_6_1_V_s = 7'd33;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_6_1_V_s = 7'd17;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_6_1_V_s = 7'd14;
    end else if (((1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_6_1_V_s = 7'd12;
    end else if (((1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_6_1_V_s = 7'd15;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_6_1_V_s = 7'd16;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_6_1_V_s = 7'd18;
    end else if (((1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_6_1_V_s = 7'd10;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_6_1_V_s = 7'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_6_1_V_s = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_6_2_V_s = 5'd13;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_6_2_V_s = 5'd10;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_6_2_V_s = 5'd6;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_6_2_V_s = 5'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_6_2_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_6_3_V_s = 6'd20;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_6_3_V_s = 6'd13;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_6_3_V_s = 6'd12;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_6_3_V_s = 6'd9;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_6_3_V_s = 6'd14;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_6_3_V_s = 6'd7;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_6_3_V_s = 6'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_6_3_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_7_0_V_s = 6'd28;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_7_0_V_s = 6'd13;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_7_0_V_s = 6'd8;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_7_0_V_s = 6'd17;
    end else if (((1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state100))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_7_0_V_s = 6'd12;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_7_0_V_s = 6'd10;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state107))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_7_0_V_s = 6'd14;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_7_0_V_s = 6'd11;
    end else if (((1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state93))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_7_0_V_s = 6'd16;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_7_0_V_s = 6'd23;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_7_0_V_s = 6'd22;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_7_0_V_s = 6'd29;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_7_0_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_7_1_V_s = 6'd27;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_7_1_V_s = 6'd18;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_7_1_V_s = 6'd17;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_7_1_V_s = 6'd16;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_7_1_V_s = 6'd6;
    end else if (((1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_7_1_V_s = 6'd12;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_7_1_V_s = 6'd11;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_7_1_V_s = 6'd7;
    end else if (((1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_7_1_V_s = 6'd13;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_7_1_V_s = 6'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_7_1_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_7_2_V_s = 6'd25;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_7_2_V_s = 6'd16;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_7_2_V_s = 6'd13;
    end else if (((1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state137))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_7_2_V_s = 6'd14;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_7_2_V_s = 6'd11;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_7_2_V_s = 6'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_7_2_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_7_3_V_s = 6'd26;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_7_3_V_s = 6'd17;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_7_3_V_s = 6'd12;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_7_3_V_s = 6'd11;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_7_3_V_s = 6'd13;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_7_3_V_s = 6'd8;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_7_3_V_s = 6'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_7_3_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_8_0_V_s = 6'd19;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_8_0_V_s = 6'd20;
    end else if (((1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state114))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_8_0_V_s = 6'd15;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_8_0_V_s = 6'd13;
    end else if (((1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_8_0_V_s = 6'd11;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_8_0_V_s = 6'd31;
    end else if (((1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state93))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_8_0_V_s = 6'd18;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_8_0_V_s = 6'd17;
    end else if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state44))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_8_0_V_s = 6'd16;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_8_0_V_s = 6'd8;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_8_0_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_8_1_V_s = 6'd23;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_8_1_V_s = 6'd14;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_8_1_V_s = 6'd8;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_8_1_V_s = 6'd10;
    end else if (((1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state130))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_8_1_V_s = 6'd11;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_8_1_V_s = 6'd13;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_8_1_V_s = 6'd20;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_8_1_V_s = 6'd16;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_8_1_V_s = 6'd12;
    end else if (((1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_8_1_V_s = 6'd15;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_8_1_V_s = 6'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_8_1_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_8_2_V_s = 6'd26;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_8_2_V_s = 6'd16;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_8_2_V_s = 6'd17;
    end else if (((1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_8_2_V_s = 6'd13;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_8_2_V_s = 6'd8;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_8_2_V_s = 6'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_8_2_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_8_3_V_s = 6'd21;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_8_3_V_s = 6'd15;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_8_3_V_s = 6'd11;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_8_3_V_s = 6'd12;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_8_3_V_s = 6'd13;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_8_3_V_s = 6'd9;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_8_3_V_s = 6'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_8_3_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_9_0_V_s = 6'd24;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_9_0_V_s = 6'd22;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_9_0_V_s = 6'd15;
    end else if (((1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_9_0_V_s = 6'd13;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_9_0_V_s = 6'd7;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_9_0_V_s = 6'd12;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_9_0_V_s = 6'd16;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_9_0_V_s = 6'd17;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_9_0_V_s = 6'd8;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_9_0_V_s = 6'd14;
    end else if (((1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state107))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_9_0_V_s = 6'd18;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state93))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_9_0_V_s = 6'd21;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_9_0_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_9_1_V_s = 7'd32;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_9_1_V_s = 7'd19;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_9_1_V_s = 7'd10;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_9_1_V_s = 7'd8;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_9_1_V_s = 7'd12;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_9_1_V_s = 7'd16;
    end else if (((1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state100))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_9_1_V_s = 7'd14;
    end else if (((1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state93))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_9_1_V_s = 7'd13;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_9_1_V_s = 7'd11;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_9_1_V_s = 7'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_9_1_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_9_2_V_s = 6'd16;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_9_2_V_s = 6'd14;
    end else if (((1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_9_2_V_s = 6'd12;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_9_2_V_s = 6'd13;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_9_2_V_s = 6'd9;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_9_2_V_s = 6'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_9_2_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_9_3_V_s = 6'd21;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_9_3_V_s = 6'd13;
    end else if (((1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state144))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_9_3_V_s = 6'd10;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_9_3_V_s = 6'd7;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_9_3_V_s = 6'd5;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_9_3_V_s = 6'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_9_3_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_V_offset = c_out68_0_reg_5813;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_V_offset = c_out66_0_reg_5790;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_V_offset = c_out64_0_reg_5767;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_V_offset = c_out62_0_reg_5744;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_V_offset = c_out60_0_reg_5721;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_V_offset = c_out58_0_reg_5698;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_V_offset = zext_ln152_11_reg_20176;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_V_offset = zext_ln152_9_reg_20145;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_V_offset = zext_ln152_7_reg_20114;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_V_offset = zext_ln152_5_reg_20083;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_V_offset = zext_ln152_3_reg_20052;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_V_offset = zext_ln152_1_reg_20021;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_V_offset = 3'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_0_V_offset = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_0_0_V_s = 12'd974;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_0_0_V_s = 12'd179;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_0_0_V_s = 12'd193;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_0_0_V_s = 12'd241;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_0_0_V_s = 12'd192;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_0_0_V_s = 12'd246;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_0_0_V_s = 12'd219;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_0_0_V_s = 12'd306;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_0_0_V_s = 12'd137;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_0_0_V_s = 12'd167;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_0_0_V_s = 12'd209;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_0_0_V_s = 12'd1118;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_0_0_V_s = 12'd79;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_0_0_V_s = 12'd66;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_0_0_V_s = 12'd183;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_0_0_V_s = 12'd172;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_0_0_V_s = 12'd204;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_0_0_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_0_1_V_s = 11'd542;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_0_1_V_s = 11'd204;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_0_1_V_s = 11'd183;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_0_1_V_s = 11'd158;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_0_1_V_s = 11'd235;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_0_1_V_s = 11'd294;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_0_1_V_s = 11'd267;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_0_1_V_s = 11'd240;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_0_1_V_s = 11'd257;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_0_1_V_s = 11'd144;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_0_1_V_s = 11'd222;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_0_1_V_s = 11'd293;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_0_1_V_s = 11'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_0_1_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_0_2_V_s = 11'd675;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_0_2_V_s = 11'd173;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_0_2_V_s = 11'd166;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_0_2_V_s = 11'd269;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_0_2_V_s = 11'd205;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_0_2_V_s = 11'd263;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_0_2_V_s = 11'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_0_2_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_0_3_V_s = 11'd622;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_0_3_V_s = 11'd167;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_0_3_V_s = 11'd242;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_0_3_V_s = 11'd177;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_0_3_V_s = 11'd184;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_0_3_V_s = 11'd248;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_0_3_V_s = 11'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_0_3_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_10_0_V_read = 11'd528;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_10_0_V_read = 11'd196;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_10_0_V_read = 11'd192;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_10_0_V_read = 11'd206;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_10_0_V_read = 11'd239;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_10_0_V_read = 11'd242;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_10_0_V_read = 11'd232;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_10_0_V_read = 11'd155;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_10_0_V_read = 11'd183;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_10_0_V_read = 11'd231;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_10_0_V_read = 11'd159;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_10_0_V_read = 11'd369;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_10_0_V_read = 11'd272;
    end else if (((1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state158))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_10_0_V_read = 11'd116;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_10_0_V_read = 11'd248;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_10_0_V_read = 11'd205;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_10_0_V_read = 11'd142;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_10_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_10_1_V_read = 10'd341;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_10_1_V_read = 10'd178;
    end else if (((1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state144))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_10_1_V_read = 10'd171;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_10_1_V_read = 10'd169;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_10_1_V_read = 10'd244;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_10_1_V_read = 10'd245;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_10_1_V_read = 10'd296;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_10_1_V_read = 10'd197;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_10_1_V_read = 10'd216;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_10_1_V_read = 10'd272;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_10_1_V_read = 10'd139;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_10_1_V_read = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_10_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_10_2_V_read = 11'd651;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_10_2_V_read = 11'd195;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_10_2_V_read = 11'd194;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_10_2_V_read = 11'd200;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_10_2_V_read = 11'd205;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_10_2_V_read = 11'd304;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_10_2_V_read = 11'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_10_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_10_3_V_read = 11'd544;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_10_3_V_read = 11'd184;
    end else if (((1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_10_3_V_read = 11'd199;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_10_3_V_read = 11'd124;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_10_3_V_read = 11'd154;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_10_3_V_read = 11'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_10_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_11_0_V_read = 11'd585;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_11_0_V_read = 11'd204;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_11_0_V_read = 11'd161;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_11_0_V_read = 11'd213;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_11_0_V_read = 11'd157;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_11_0_V_read = 11'd257;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_11_0_V_read = 11'd291;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_11_0_V_read = 11'd182;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_11_0_V_read = 11'd195;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_11_0_V_read = 11'd205;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_11_0_V_read = 11'd150;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_11_0_V_read = 11'd270;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_11_0_V_read = 11'd122;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_11_0_V_read = 11'd162;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_11_0_V_read = 11'd385;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_11_0_V_read = 11'd147;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_11_0_V_read = 11'd236;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_11_0_V_read = 11'd234;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_11_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_11_1_V_read = 11'd748;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_11_1_V_read = 11'd177;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_11_1_V_read = 11'd215;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_11_1_V_read = 11'd176;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_11_1_V_read = 11'd196;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_11_1_V_read = 11'd282;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_11_1_V_read = 11'd228;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_11_1_V_read = 11'd157;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_11_1_V_read = 11'd283;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_11_1_V_read = 11'd167;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_11_1_V_read = 11'd246;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_11_1_V_read = 11'd294;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_11_1_V_read = 11'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_11_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_11_2_V_read = 11'd592;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_11_2_V_read = 11'd219;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_11_2_V_read = 11'd202;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_11_2_V_read = 11'd160;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_11_2_V_read = 11'd162;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_11_2_V_read = 11'd327;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_11_2_V_read = 11'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_11_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_11_3_V_read = 11'd613;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_11_3_V_read = 11'd205;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_11_3_V_read = 11'd254;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_11_3_V_read = 11'd216;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_11_3_V_read = 11'd178;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_11_3_V_read = 11'd209;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_11_3_V_read = 11'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_11_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_12_0_V_read = 10'd489;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_12_0_V_read = 10'd137;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_12_0_V_read = 10'd187;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_12_0_V_read = 10'd176;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_12_0_V_read = 10'd196;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_12_0_V_read = 10'd179;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_12_0_V_read = 10'd214;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_12_0_V_read = 10'd195;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_12_0_V_read = 10'd283;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_12_0_V_read = 10'd164;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_12_0_V_read = 10'd223;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_12_0_V_read = 10'd256;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_12_0_V_read = 10'd319;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_12_0_V_read = 10'd106;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_12_0_V_read = 10'd143;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_12_0_V_read = 10'd186;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_12_0_V_read = 10'd213;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_12_0_V_read = 10'd286;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_12_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_12_1_V_read = 12'd532;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_12_1_V_read = 12'd191;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_12_1_V_read = 12'd217;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_12_1_V_read = 12'd218;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_12_1_V_read = 12'd203;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_12_1_V_read = 12'd327;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_12_1_V_read = 12'd227;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_12_1_V_read = 12'd237;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_12_1_V_read = 12'd249;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_12_1_V_read = 12'd257;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_12_1_V_read = 12'd87;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_12_1_V_read = 12'd569;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_12_1_V_read = 12'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_12_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_12_2_V_read = 11'd661;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_12_2_V_read = 11'd213;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_12_2_V_read = 11'd223;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_12_2_V_read = 11'd221;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_12_2_V_read = 11'd238;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_12_2_V_read = 11'd302;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_12_2_V_read = 11'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_12_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_12_3_V_read = 10'd451;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_12_3_V_read = 10'd166;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_12_3_V_read = 10'd262;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_12_3_V_read = 10'd199;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_12_3_V_read = 10'd196;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_12_3_V_read = 10'd224;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_12_3_V_read = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_12_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_13_0_V_read = 11'd578;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_13_0_V_read = 11'd189;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_13_0_V_read = 11'd195;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_13_0_V_read = 11'd191;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_13_0_V_read = 11'd176;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_13_0_V_read = 11'd175;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_13_0_V_read = 11'd234;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_13_0_V_read = 11'd194;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_13_0_V_read = 11'd233;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_13_0_V_read = 11'd162;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_13_0_V_read = 11'd181;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_13_0_V_read = 11'd203;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_13_0_V_read = 11'd340;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_13_0_V_read = 11'd182;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_13_0_V_read = 11'd185;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_13_0_V_read = 11'd222;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_13_0_V_read = 11'd118;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_13_0_V_read = 11'd386;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_13_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_13_1_V_read = 11'd621;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_13_1_V_read = 11'd144;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_13_1_V_read = 11'd223;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_13_1_V_read = 11'd169;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_13_1_V_read = 11'd222;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_13_1_V_read = 11'd213;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_13_1_V_read = 11'd260;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_13_1_V_read = 11'd253;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_13_1_V_read = 11'd230;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_13_1_V_read = 11'd269;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_13_1_V_read = 11'd243;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_13_1_V_read = 11'd203;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_13_1_V_read = 11'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_13_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_13_2_V_read = 11'd495;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_13_2_V_read = 11'd164;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_13_2_V_read = 11'd191;
    end else if (((1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state137))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_13_2_V_read = 11'd233;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_13_2_V_read = 11'd279;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_13_2_V_read = 11'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_13_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_13_3_V_read = 10'd414;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_13_3_V_read = 10'd218;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_13_3_V_read = 10'd225;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_13_3_V_read = 10'd188;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_13_3_V_read = 10'd179;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_13_3_V_read = 10'd234;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_13_3_V_read = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_13_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_14_0_V_read = 11'd727;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_14_0_V_read = 11'd214;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_14_0_V_read = 11'd243;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_14_0_V_read = 11'd171;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_14_0_V_read = 11'd146;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_14_0_V_read = 11'd356;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_14_0_V_read = 11'd208;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_14_0_V_read = 11'd233;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_14_0_V_read = 11'd200;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_14_0_V_read = 11'd144;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_14_0_V_read = 11'd176;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_14_0_V_read = 11'd336;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_14_0_V_read = 11'd179;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_14_0_V_read = 11'd244;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_14_0_V_read = 11'd378;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_14_0_V_read = 11'd78;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_14_0_V_read = 11'd204;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_14_0_V_read = 11'd272;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_14_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_14_1_V_read = 11'd713;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_14_1_V_read = 11'd227;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_14_1_V_read = 11'd207;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_14_1_V_read = 11'd172;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_14_1_V_read = 11'd185;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_14_1_V_read = 11'd391;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_14_1_V_read = 11'd260;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_14_1_V_read = 11'd220;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_14_1_V_read = 11'd214;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_14_1_V_read = 11'd226;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_14_1_V_read = 11'd195;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_14_1_V_read = 11'd196;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_14_1_V_read = 11'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_14_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_14_2_V_read = 11'd720;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_14_2_V_read = 11'd203;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_14_2_V_read = 11'd220;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_14_2_V_read = 11'd255;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_14_2_V_read = 11'd160;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_14_2_V_read = 11'd379;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_14_2_V_read = 11'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_14_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_14_3_V_read = 11'd690;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_14_3_V_read = 11'd195;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_14_3_V_read = 11'd199;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_14_3_V_read = 11'd185;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_14_3_V_read = 11'd180;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_14_3_V_read = 11'd288;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_14_3_V_read = 11'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_14_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_15_0_V_read = 10'd486;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_15_0_V_read = 10'd159;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_15_0_V_read = 10'd218;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_15_0_V_read = 10'd133;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_15_0_V_read = 10'd255;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_15_0_V_read = 10'd201;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_15_0_V_read = 10'd157;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_15_0_V_read = 10'd236;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_15_0_V_read = 10'd163;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_15_0_V_read = 10'd310;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_15_0_V_read = 10'd263;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_15_0_V_read = 10'd219;
    end else if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state158))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_15_0_V_read = 10'd209;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_15_0_V_read = 10'd305;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_15_0_V_read = 10'd161;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_15_0_V_read = 10'd216;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_15_0_V_read = 10'd286;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_15_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_15_1_V_read = 11'd720;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_15_1_V_read = 11'd219;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_15_1_V_read = 11'd231;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_15_1_V_read = 11'd214;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_15_1_V_read = 11'd167;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_15_1_V_read = 11'd441;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_15_1_V_read = 11'd204;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_15_1_V_read = 11'd361;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_15_1_V_read = 11'd257;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_15_1_V_read = 11'd143;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_15_1_V_read = 11'd228;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_15_1_V_read = 11'd342;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_15_1_V_read = 11'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_15_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_15_2_V_read = 10'd418;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_15_2_V_read = 10'd202;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_15_2_V_read = 10'd217;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_15_2_V_read = 10'd122;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_15_2_V_read = 10'd284;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_15_2_V_read = 10'd230;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_15_2_V_read = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_15_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_15_3_V_read = 11'd550;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_15_3_V_read = 11'd222;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_15_3_V_read = 11'd215;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_15_3_V_read = 11'd177;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_15_3_V_read = 11'd208;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_15_3_V_read = 11'd295;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_15_3_V_read = 11'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_15_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_1_0_V_s = 11'd591;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_1_0_V_s = 11'd181;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_1_0_V_s = 11'd223;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_1_0_V_s = 11'd203;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_1_0_V_s = 11'd315;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_1_0_V_s = 11'd212;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_1_0_V_s = 11'd209;
    end else if (((1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state100))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_1_0_V_s = 11'd227;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_1_0_V_s = 11'd156;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_1_0_V_s = 11'd297;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_1_0_V_s = 11'd399;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_1_0_V_s = 11'd130;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_1_0_V_s = 11'd182;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_1_0_V_s = 11'd155;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_1_0_V_s = 11'd246;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state144))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_1_0_V_s = 11'd273;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_1_0_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_1_1_V_s = 11'd628;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_1_1_V_s = 11'd176;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_1_1_V_s = 11'd237;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_1_1_V_s = 11'd148;
    end else if (((1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state130))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_1_1_V_s = 11'd136;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_1_1_V_s = 11'd228;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_1_1_V_s = 11'd202;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_1_1_V_s = 11'd269;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_1_1_V_s = 11'd244;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_1_1_V_s = 11'd172;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_1_1_V_s = 11'd339;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_1_1_V_s = 11'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_1_1_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_1_2_V_s = 11'd704;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_1_2_V_s = 11'd171;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_1_2_V_s = 11'd244;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_1_2_V_s = 11'd203;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_1_2_V_s = 11'd138;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_1_2_V_s = 11'd177;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_1_2_V_s = 11'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_1_2_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_1_3_V_s = 11'd487;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_1_3_V_s = 11'd203;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_1_3_V_s = 11'd232;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_1_3_V_s = 11'd216;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_1_3_V_s = 11'd181;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_1_3_V_s = 11'd326;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_1_3_V_s = 11'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_1_3_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_2_0_V_s = 11'd714;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_2_0_V_s = 11'd198;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_2_0_V_s = 11'd249;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_2_0_V_s = 11'd178;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_2_0_V_s = 11'd227;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_2_0_V_s = 11'd190;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_2_0_V_s = 11'd290;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_2_0_V_s = 11'd197;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_2_0_V_s = 11'd240;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_2_0_V_s = 11'd186;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_2_0_V_s = 11'd212;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_2_0_V_s = 11'd191;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_2_0_V_s = 11'd309;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_2_0_V_s = 11'd218;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_2_0_V_s = 11'd193;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_2_0_V_s = 11'd530;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_2_0_V_s = 11'd223;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_2_0_V_s = 11'd187;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_2_0_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_2_1_V_s = 11'd746;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_2_1_V_s = 11'd210;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_2_1_V_s = 11'd177;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_2_1_V_s = 11'd182;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_2_1_V_s = 11'd203;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_2_1_V_s = 11'd196;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_2_1_V_s = 11'd260;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_2_1_V_s = 11'd197;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_2_1_V_s = 11'd216;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_2_1_V_s = 11'd251;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_2_1_V_s = 11'd189;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_2_1_V_s = 11'd162;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_2_1_V_s = 11'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_2_1_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_2_2_V_s = 11'd765;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_2_2_V_s = 11'd197;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_2_2_V_s = 11'd193;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_2_2_V_s = 11'd235;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_2_2_V_s = 11'd177;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_2_2_V_s = 11'd258;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_2_2_V_s = 11'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_2_2_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_2_3_V_s = 11'd517;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_2_3_V_s = 11'd178;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_2_3_V_s = 11'd180;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_2_3_V_s = 11'd244;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_2_3_V_s = 11'd164;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_2_3_V_s = 11'd257;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_2_3_V_s = 11'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_2_3_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_3_0_V_s = 11'd611;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_3_0_V_s = 11'd171;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_3_0_V_s = 11'd255;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_3_0_V_s = 11'd221;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_3_0_V_s = 11'd205;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_3_0_V_s = 11'd290;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_3_0_V_s = 11'd203;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_3_0_V_s = 11'd166;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_3_0_V_s = 11'd249;
    end else if (((1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state93))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_3_0_V_s = 11'd209;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_3_0_V_s = 11'd267;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_3_0_V_s = 11'd168;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_3_0_V_s = 11'd222;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_3_0_V_s = 11'd242;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_3_0_V_s = 11'd198;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_3_0_V_s = 11'd272;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_3_0_V_s = 11'd308;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_3_0_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_3_1_V_s = 11'd606;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_3_1_V_s = 11'd193;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_3_1_V_s = 11'd211;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_3_1_V_s = 11'd216;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_3_1_V_s = 11'd285;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_3_1_V_s = 11'd198;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_3_1_V_s = 11'd238;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_3_1_V_s = 11'd199;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_3_1_V_s = 11'd253;
    end else if (((1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state93))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_3_1_V_s = 11'd204;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_3_1_V_s = 11'd335;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_3_1_V_s = 11'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_3_1_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_3_2_V_s = 11'd594;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_3_2_V_s = 11'd216;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_3_2_V_s = 11'd200;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_3_2_V_s = 11'd214;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_3_2_V_s = 11'd172;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_3_2_V_s = 11'd279;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_3_2_V_s = 11'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_3_2_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_3_3_V_s = 11'd615;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_3_3_V_s = 11'd160;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_3_3_V_s = 11'd193;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_3_3_V_s = 11'd181;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_3_3_V_s = 11'd185;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_3_3_V_s = 11'd243;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_3_3_V_s = 11'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_3_3_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_4_0_V_s = 11'd575;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_4_0_V_s = 11'd179;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_4_0_V_s = 11'd200;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_4_0_V_s = 11'd254;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_4_0_V_s = 11'd208;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_4_0_V_s = 11'd215;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_4_0_V_s = 11'd247;
    end else if (((1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_4_0_V_s = 11'd304;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_4_0_V_s = 11'd339;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_4_0_V_s = 11'd101;
    end else if (((1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state121))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_4_0_V_s = 11'd230;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_4_0_V_s = 11'd251;
    end else if (((1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state114))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_4_0_V_s = 11'd244;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state151))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_4_0_V_s = 11'd201;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_4_0_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_4_1_V_s = 11'd661;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_4_1_V_s = 11'd213;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_4_1_V_s = 11'd191;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_4_1_V_s = 11'd188;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_4_1_V_s = 11'd194;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_4_1_V_s = 11'd245;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_4_1_V_s = 11'd302;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_4_1_V_s = 11'd185;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_4_1_V_s = 11'd249;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_4_1_V_s = 11'd190;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_4_1_V_s = 11'd113;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_4_1_V_s = 11'd464;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_4_1_V_s = 11'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_4_1_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_4_2_V_s = 11'd730;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_4_2_V_s = 11'd193;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_4_2_V_s = 11'd229;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_4_2_V_s = 11'd159;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_4_2_V_s = 11'd190;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_4_2_V_s = 11'd240;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_4_2_V_s = 11'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_4_2_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_4_3_V_s = 11'd554;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_4_3_V_s = 11'd193;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_4_3_V_s = 11'd147;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_4_3_V_s = 11'd190;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_4_3_V_s = 11'd183;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_4_3_V_s = 11'd242;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_4_3_V_s = 11'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_4_3_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_5_0_V_s = 11'd693;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_5_0_V_s = 11'd164;
    end else if (((1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_5_0_V_s = 11'd229;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_5_0_V_s = 11'd146;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_5_0_V_s = 11'd237;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_5_0_V_s = 11'd235;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_5_0_V_s = 11'd240;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_5_0_V_s = 11'd186;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_5_0_V_s = 11'd199;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_5_0_V_s = 11'd298;
    end else if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_5_0_V_s = 11'd185;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_5_0_V_s = 11'd271;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_5_0_V_s = 11'd294;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_5_0_V_s = 11'd262;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_5_0_V_s = 11'd209;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_5_0_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_5_1_V_s = 11'd652;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_5_1_V_s = 11'd228;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_5_1_V_s = 11'd224;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_5_1_V_s = 11'd165;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_5_1_V_s = 11'd210;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_5_1_V_s = 11'd278;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_5_1_V_s = 11'd174;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_5_1_V_s = 11'd253;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_5_1_V_s = 11'd171;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_5_1_V_s = 11'd199;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_5_1_V_s = 11'd225;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_5_1_V_s = 11'd184;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_5_1_V_s = 11'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_5_1_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_5_2_V_s = 11'd724;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_5_2_V_s = 11'd159;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_5_2_V_s = 11'd209;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_5_2_V_s = 11'd175;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_5_2_V_s = 11'd172;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_5_2_V_s = 11'd318;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_5_2_V_s = 11'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_5_2_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_5_3_V_s = 11'd543;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_5_3_V_s = 11'd191;
    end else if (((1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state144))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_5_3_V_s = 11'd234;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_5_3_V_s = 11'd151;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_5_3_V_s = 11'd284;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_5_3_V_s = 11'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_5_3_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_6_0_V_s = 10'd460;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_6_0_V_s = 10'd168;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_6_0_V_s = 10'd205;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_6_0_V_s = 10'd182;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_6_0_V_s = 10'd183;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_6_0_V_s = 10'd218;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_6_0_V_s = 10'd261;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_6_0_V_s = 10'd244;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_6_0_V_s = 10'd204;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_6_0_V_s = 10'd320;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_6_0_V_s = 10'd164;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_6_0_V_s = 10'd331;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_6_0_V_s = 10'd250;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_6_0_V_s = 10'd253;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_6_0_V_s = 10'd294;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_6_0_V_s = 10'd196;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_6_0_V_s = 10'd255;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_6_0_V_s = 10'd173;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_6_0_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_6_1_V_s = 11'd567;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_6_1_V_s = 11'd174;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_6_1_V_s = 11'd179;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_6_1_V_s = 11'd223;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_6_1_V_s = 11'd205;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_6_1_V_s = 11'd243;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_6_1_V_s = 11'd268;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_6_1_V_s = 11'd184;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_6_1_V_s = 11'd217;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_6_1_V_s = 11'd230;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_6_1_V_s = 11'd191;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_6_1_V_s = 11'd232;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_6_1_V_s = 11'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_6_1_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_6_2_V_s = 11'd567;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_6_2_V_s = 11'd239;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_6_2_V_s = 11'd169;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_6_2_V_s = 11'd284;
    end else if (((1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state130))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_6_2_V_s = 11'd219;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_6_2_V_s = 11'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_6_2_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_6_3_V_s = 11'd788;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_6_3_V_s = 11'd206;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_6_3_V_s = 11'd195;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_6_3_V_s = 11'd227;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_6_3_V_s = 11'd161;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_6_3_V_s = 11'd271;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_6_3_V_s = 11'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_6_3_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_7_0_V_s = 11'd721;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_7_0_V_s = 11'd174;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_7_0_V_s = 11'd196;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_7_0_V_s = 11'd169;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_7_0_V_s = 11'd188;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_7_0_V_s = 11'd341;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_7_0_V_s = 11'd212;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_7_0_V_s = 11'd240;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_7_0_V_s = 11'd238;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_7_0_V_s = 11'd159;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_7_0_V_s = 11'd261;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_7_0_V_s = 11'd247;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_7_0_V_s = 11'd353;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_7_0_V_s = 11'd185;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_7_0_V_s = 11'd278;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_7_0_V_s = 11'd144;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_7_0_V_s = 11'd148;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_7_0_V_s = 11'd205;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_7_0_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_7_1_V_s = 11'd722;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_7_1_V_s = 11'd178;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_7_1_V_s = 11'd203;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_7_1_V_s = 11'd197;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_7_1_V_s = 11'd168;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_7_1_V_s = 11'd416;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_7_1_V_s = 11'd235;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_7_1_V_s = 11'd250;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_7_1_V_s = 11'd219;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_7_1_V_s = 11'd231;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_7_1_V_s = 11'd286;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_7_1_V_s = 11'd208;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_7_1_V_s = 11'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_7_1_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_7_2_V_s = 11'd683;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_7_2_V_s = 11'd183;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_7_2_V_s = 11'd198;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_7_2_V_s = 11'd171;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_7_2_V_s = 11'd224;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_7_2_V_s = 11'd214;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_7_2_V_s = 11'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_7_2_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_7_3_V_s = 11'd604;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_7_3_V_s = 11'd171;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_7_3_V_s = 11'd264;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_7_3_V_s = 11'd212;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_7_3_V_s = 11'd141;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_7_3_V_s = 11'd398;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_7_3_V_s = 11'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_7_3_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_8_0_V_s = 11'd565;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_8_0_V_s = 11'd171;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_8_0_V_s = 11'd205;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_8_0_V_s = 11'd198;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_8_0_V_s = 11'd133;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_8_0_V_s = 11'd277;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_8_0_V_s = 11'd245;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_8_0_V_s = 11'd207;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_8_0_V_s = 11'd196;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_8_0_V_s = 11'd243;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_8_0_V_s = 11'd151;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_8_0_V_s = 11'd298;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_8_0_V_s = 11'd178;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_8_0_V_s = 11'd255;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_8_0_V_s = 11'd300;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_8_0_V_s = 11'd234;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_8_0_V_s = 11'd150;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_8_0_V_s = 11'd294;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_8_0_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_8_1_V_s = 11'd552;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_8_1_V_s = 11'd212;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_8_1_V_s = 11'd226;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_8_1_V_s = 11'd213;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_8_1_V_s = 11'd223;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_8_1_V_s = 11'd200;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_8_1_V_s = 11'd191;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_8_1_V_s = 11'd201;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_8_1_V_s = 11'd172;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_8_1_V_s = 11'd279;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_8_1_V_s = 11'd230;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_8_1_V_s = 11'd204;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_8_1_V_s = 11'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_8_1_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_8_2_V_s = 11'd622;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_8_2_V_s = 11'd208;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_8_2_V_s = 11'd194;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_8_2_V_s = 11'd216;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_8_2_V_s = 11'd187;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_8_2_V_s = 11'd258;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_8_2_V_s = 11'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_8_2_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_8_3_V_s = 11'd854;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_8_3_V_s = 11'd205;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_8_3_V_s = 11'd222;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_8_3_V_s = 11'd180;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_8_3_V_s = 11'd157;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_8_3_V_s = 11'd262;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_8_3_V_s = 11'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_8_3_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_9_0_V_s = 11'd664;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_9_0_V_s = 11'd149;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_9_0_V_s = 11'd222;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_9_0_V_s = 11'd196;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_9_0_V_s = 11'd225;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_9_0_V_s = 11'd300;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_9_0_V_s = 11'd214;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_9_0_V_s = 11'd150;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_9_0_V_s = 11'd181;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_9_0_V_s = 11'd197;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_9_0_V_s = 11'd146;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_9_0_V_s = 11'd215;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_9_0_V_s = 11'd326;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_9_0_V_s = 11'd293;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_9_0_V_s = 11'd168;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_9_0_V_s = 11'd217;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_9_0_V_s = 11'd179;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_9_0_V_s = 11'd275;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_9_0_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_9_1_V_s = 11'd574;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_9_1_V_s = 11'd160;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_9_1_V_s = 11'd224;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_9_1_V_s = 11'd211;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_9_1_V_s = 11'd186;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_9_1_V_s = 11'd319;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_9_1_V_s = 11'd313;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_9_1_V_s = 11'd166;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_9_1_V_s = 11'd251;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_9_1_V_s = 11'd283;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_9_1_V_s = 11'd189;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_9_1_V_s = 11'd191;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_9_1_V_s = 11'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_9_1_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_9_2_V_s = 11'd775;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_9_2_V_s = 11'd187;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_9_2_V_s = 11'd240;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_9_2_V_s = 11'd182;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_9_2_V_s = 11'd203;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_9_2_V_s = 11'd269;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_9_2_V_s = 11'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_9_2_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_9_3_V_s = 11'd762;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_9_3_V_s = 11'd208;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_9_3_V_s = 11'd210;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_9_3_V_s = 11'd190;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_9_3_V_s = 11'd186;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_9_3_V_s = 11'd365;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_9_3_V_s = 11'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_9_3_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_V_offset = c_out68_0_reg_5813;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_V_offset = c_out66_0_reg_5790;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_V_offset = c_out64_0_reg_5767;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_V_offset = c_out62_0_reg_5744;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_V_offset = c_out60_0_reg_5721;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_V_offset = c_out58_0_reg_5698;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_V_offset = zext_ln152_11_reg_20176;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_V_offset = zext_ln152_9_reg_20145;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_V_offset = zext_ln152_7_reg_20114;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_V_offset = zext_ln152_5_reg_20083;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_V_offset = zext_ln152_3_reg_20052;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_V_offset = zext_ln152_1_reg_20021;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_V_offset = 3'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_bn_weight_1_V_offset = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_channel_tile = c_out68_0_reg_5813;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_channel_tile = c_out66_0_reg_5790;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_channel_tile = c_out64_0_reg_5767;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_channel_tile = c_out62_0_reg_5744;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_channel_tile = c_out60_0_reg_5721;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_channel_tile = c_out58_0_reg_5698;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_channel_tile = zext_ln152_11_reg_20176;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_channel_tile = zext_ln152_9_reg_20145;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_channel_tile = zext_ln152_7_reg_20114;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_channel_tile = zext_ln152_5_reg_20083;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_channel_tile = zext_ln152_3_reg_20052;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_channel_tile = zext_ln152_1_reg_20021;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_channel_tile = 3'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_channel_tile = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_0_0_V_s = 9'd422;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_0_0_V_s = 9'd418;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_0_0_V_s = 9'd462;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_0_0_V_s = 9'd481;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_0_0_V_s = 9'd75;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_0_0_V_s = 9'd477;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_0_0_V_s = 9'd420;
    end else if (((1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state107))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_0_0_V_s = 9'd479;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_0_0_V_s = 9'd466;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_0_0_V_s = 9'd66;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_0_0_V_s = 9'd51;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_0_0_V_s = 9'd388;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_0_0_V_s = 9'd355;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_0_0_V_s = 9'd336;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_0_0_V_s = 9'd456;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_0_0_V_s = 9'd41;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_0_0_V_s = 9'd19;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_0_0_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_0_1_V_s = 9'd437;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_0_1_V_s = 9'd421;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_0_1_V_s = 9'd416;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_0_1_V_s = 9'd367;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_0_1_V_s = 9'd442;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_0_1_V_s = 9'd16;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_0_1_V_s = 9'd511;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_0_1_V_s = 9'd361;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_0_1_V_s = 9'd422;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_0_1_V_s = 9'd448;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_0_1_V_s = 9'd405;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_0_1_V_s = 9'd25;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_0_1_V_s = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_0_1_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_0_2_V_s = 8'd205;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_0_2_V_s = 8'd207;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_0_2_V_s = 8'd167;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_0_2_V_s = 8'd175;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_0_2_V_s = 8'd163;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_0_2_V_s = 8'd240;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_0_2_V_s = 8'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_0_2_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_0_3_V_s = 10'd981;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_0_3_V_s = 10'd969;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_0_3_V_s = 10'd757;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_0_3_V_s = 10'd948;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_0_3_V_s = 10'd851;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_0_3_V_s = 10'd953;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_0_3_V_s = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_0_3_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_10_0_V_read = 9'd466;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_10_0_V_read = 9'd402;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_10_0_V_read = 9'd388;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_10_0_V_read = 9'd406;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_10_0_V_read = 9'd482;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_10_0_V_read = 9'd508;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_10_0_V_read = 9'd439;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_10_0_V_read = 9'd382;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_10_0_V_read = 9'd411;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_10_0_V_read = 9'd324;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_10_0_V_read = 9'd393;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_10_0_V_read = 9'd15;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_10_0_V_read = 9'd41;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_10_0_V_read = 9'd46;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_10_0_V_read = 9'd71;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_10_0_V_read = 9'd52;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_10_0_V_read = 9'd50;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_10_0_V_read = 9'd159;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_10_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_10_1_V_read = 10'd983;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_10_1_V_read = 10'd883;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_10_1_V_read = 10'd880;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_10_1_V_read = 10'd915;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_10_1_V_read = 10'd997;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_10_1_V_read = 10'd925;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_10_1_V_read = 10'd1013;
    end else if (((1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state107))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_10_1_V_read = 10'd977;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_10_1_V_read = 10'd23;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_10_1_V_read = 10'd20;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_10_1_V_read = 10'd130;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_10_1_V_read = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_10_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_10_2_V_read = 9'd495;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_10_2_V_read = 9'd449;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_10_2_V_read = 9'd376;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_10_2_V_read = 9'd384;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_10_2_V_read = 9'd496;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_10_2_V_read = 9'd474;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_10_2_V_read = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_10_2_V_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_10_3_V_read = 9'd435;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_10_3_V_read = 9'd433;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_10_3_V_read = 9'd444;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_10_3_V_read = 9'd342;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_10_3_V_read = 9'd60;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_10_3_V_read = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_10_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_11_0_V_read = 9'd426;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_11_0_V_read = 9'd383;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_11_0_V_read = 9'd454;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_11_0_V_read = 9'd460;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_11_0_V_read = 9'd64;
    end else if (((1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state121))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_11_0_V_read = 9'd492;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_11_0_V_read = 9'd378;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_11_0_V_read = 9'd433;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_11_0_V_read = 9'd414;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_11_0_V_read = 9'd481;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_11_0_V_read = 9'd83;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_11_0_V_read = 9'd375;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_11_0_V_read = 9'd12;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_11_0_V_read = 9'd3;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_11_0_V_read = 9'd504;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_11_0_V_read = 9'd92;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_11_0_V_read = 9'd134;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_11_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_11_1_V_read = 10'd931;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_11_1_V_read = 10'd942;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_11_1_V_read = 10'd955;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_11_1_V_read = 10'd959;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_11_1_V_read = 10'd863;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_11_1_V_read = 10'd1016;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_11_1_V_read = 10'd14;
    end else if (((1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state107))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_11_1_V_read = 10'd1014;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_11_1_V_read = 10'd20;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_11_1_V_read = 10'd1010;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_11_1_V_read = 10'd137;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_11_1_V_read = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_11_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_11_2_V_read = 9'd490;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_11_2_V_read = 9'd404;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_11_2_V_read = 9'd362;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_11_2_V_read = 9'd399;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_11_2_V_read = 9'd409;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_11_2_V_read = 9'd407;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_11_2_V_read = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_11_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_11_3_V_read = 8'd225;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_11_3_V_read = 8'd217;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_11_3_V_read = 8'd135;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_11_3_V_read = 8'd176;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_11_3_V_read = 8'd240;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_11_3_V_read = 8'd202;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_11_3_V_read = 8'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_11_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_12_0_V_read = 9'd399;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_12_0_V_read = 9'd371;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_12_0_V_read = 9'd413;
    end else if (((1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state137))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_12_0_V_read = 9'd470;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_12_0_V_read = 9'd60;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_12_0_V_read = 9'd406;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_12_0_V_read = 9'd346;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_12_0_V_read = 9'd388;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_12_0_V_read = 9'd490;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_12_0_V_read = 9'd10;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_12_0_V_read = 9'd9;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_12_0_V_read = 9'd381;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_12_0_V_read = 9'd367;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_12_0_V_read = 9'd494;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_12_0_V_read = 9'd135;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_12_0_V_read = 9'd50;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_12_0_V_read = 9'd94;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_12_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_12_1_V_read = 8'd221;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_12_1_V_read = 8'd169;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_12_1_V_read = 8'd187;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_12_1_V_read = 8'd196;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_12_1_V_read = 8'd190;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_12_1_V_read = 8'd171;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_12_1_V_read = 8'd134;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_12_1_V_read = 8'd140;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_12_1_V_read = 8'd206;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_12_1_V_read = 8'd55;
    end else if (((1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_12_1_V_read = 8'd62;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_12_1_V_read = 8'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_12_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_12_2_V_read = 9'd395;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_12_2_V_read = 9'd444;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_12_2_V_read = 9'd423;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_12_2_V_read = 9'd458;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_12_2_V_read = 9'd488;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_12_2_V_read = 9'd438;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_12_2_V_read = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_12_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_12_3_V_read = 8'd228;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_12_3_V_read = 8'd166;
    end else if (((1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state144))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_12_3_V_read = 8'd255;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_12_3_V_read = 8'd246;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_12_3_V_read = 8'd21;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_12_3_V_read = 8'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_12_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_13_0_V_read = 9'd445;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_13_0_V_read = 9'd412;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_13_0_V_read = 9'd378;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_13_0_V_read = 9'd421;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_13_0_V_read = 9'd456;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_13_0_V_read = 9'd82;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_13_0_V_read = 9'd459;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_13_0_V_read = 9'd451;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_13_0_V_read = 9'd467;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_13_0_V_read = 9'd437;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_13_0_V_read = 9'd16;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_13_0_V_read = 9'd504;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_13_0_V_read = 9'd461;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_13_0_V_read = 9'd483;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_13_0_V_read = 9'd40;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_13_0_V_read = 9'd84;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_13_0_V_read = 9'd2;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_13_0_V_read = 9'd46;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_13_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_13_1_V_read = 10'd978;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_13_1_V_read = 10'd956;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_13_1_V_read = 10'd960;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_13_1_V_read = 10'd966;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_13_1_V_read = 10'd1019;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_13_1_V_read = 10'd2;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_13_1_V_read = 10'd994;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_13_1_V_read = 10'd6;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_13_1_V_read = 10'd995;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_13_1_V_read = 10'd976;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_13_1_V_read = 10'd46;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_13_1_V_read = 10'd139;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_13_1_V_read = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_13_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_13_2_V_read = 8'd210;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_13_2_V_read = 8'd146;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_13_2_V_read = 8'd186;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_13_2_V_read = 8'd147;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_13_2_V_read = 8'd194;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_13_2_V_read = 8'd17;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_13_2_V_read = 8'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_13_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_13_3_V_read = 9'd419;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_13_3_V_read = 9'd376;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_13_3_V_read = 9'd470;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_13_3_V_read = 9'd436;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_13_3_V_read = 9'd450;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_13_3_V_read = 9'd506;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_13_3_V_read = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_13_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_14_0_V_read = 9'd462;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_14_0_V_read = 9'd466;
    end else if (((1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state144))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_14_0_V_read = 9'd441;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_14_0_V_read = 9'd356;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_14_0_V_read = 9'd19;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_14_0_V_read = 9'd455;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_14_0_V_read = 9'd401;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_14_0_V_read = 9'd478;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_14_0_V_read = 9'd473;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_14_0_V_read = 9'd386;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_14_0_V_read = 9'd216;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_14_0_V_read = 9'd398;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_14_0_V_read = 9'd53;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_14_0_V_read = 9'd3;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_14_0_V_read = 9'd497;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_14_0_V_read = 9'd76;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_14_0_V_read = 9'd133;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_14_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_14_1_V_read = 9'd441;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_14_1_V_read = 9'd472;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_14_1_V_read = 9'd404;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_14_1_V_read = 9'd396;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_14_1_V_read = 9'd2;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_14_1_V_read = 9'd465;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_14_1_V_read = 9'd431;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_14_1_V_read = 9'd473;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_14_1_V_read = 9'd128;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_14_1_V_read = 9'd500;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_14_1_V_read = 9'd37;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_14_1_V_read = 9'd53;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_14_1_V_read = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_14_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_14_2_V_read = 8'd227;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_14_2_V_read = 8'd174;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_14_2_V_read = 8'd185;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_14_2_V_read = 8'd160;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_14_2_V_read = 8'd155;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_14_2_V_read = 8'd27;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_14_2_V_read = 8'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_14_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_14_3_V_read = 8'd232;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_14_3_V_read = 8'd140;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_14_3_V_read = 8'd203;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_14_3_V_read = 8'd7;
    end else if (((1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state130))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_14_3_V_read = 8'd219;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_14_3_V_read = 8'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_14_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_15_0_V_read = 9'd428;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_15_0_V_read = 9'd457;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_15_0_V_read = 9'd433;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_15_0_V_read = 9'd429;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_15_0_V_read = 9'd310;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_15_0_V_read = 9'd43;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_15_0_V_read = 9'd56;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_15_0_V_read = 9'd404;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_15_0_V_read = 9'd303;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_15_0_V_read = 9'd480;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_15_0_V_read = 9'd507;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_15_0_V_read = 9'd129;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_15_0_V_read = 9'd424;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_15_0_V_read = 9'd23;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_15_0_V_read = 9'd69;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_15_0_V_read = 9'd111;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_15_0_V_read = 9'd280;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_15_0_V_read = 9'd85;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_15_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_15_1_V_read = 8'd232;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_15_1_V_read = 8'd239;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_15_1_V_read = 8'd167;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_15_1_V_read = 8'd189;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_15_1_V_read = 8'd195;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_15_1_V_read = 8'd30;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_15_1_V_read = 8'd253;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_15_1_V_read = 8'd230;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_15_1_V_read = 8'd23;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_15_1_V_read = 8'd6;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_15_1_V_read = 8'd254;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_15_1_V_read = 8'd248;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_15_1_V_read = 8'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_15_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_15_2_V_read = 9'd456;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_15_2_V_read = 9'd433;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_15_2_V_read = 9'd434;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_15_2_V_read = 9'd342;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_15_2_V_read = 9'd439;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_15_2_V_read = 9'd503;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_15_2_V_read = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_15_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_15_3_V_read = 8'd220;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_15_3_V_read = 8'd201;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_15_3_V_read = 8'd200;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_15_3_V_read = 8'd169;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_15_3_V_read = 8'd148;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_15_3_V_read = 8'd6;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_15_3_V_read = 8'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_15_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_1_0_V_s = 9'd469;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_1_0_V_s = 9'd399;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_1_0_V_s = 9'd461;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_1_0_V_s = 9'd477;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_1_0_V_s = 9'd453;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_1_0_V_s = 9'd503;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_1_0_V_s = 9'd441;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_1_0_V_s = 9'd497;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_1_0_V_s = 9'd438;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_1_0_V_s = 9'd45;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_1_0_V_s = 9'd466;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_1_0_V_s = 9'd16;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_1_0_V_s = 9'd413;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_1_0_V_s = 9'd338;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_1_0_V_s = 9'd373;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_1_0_V_s = 9'd20;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_1_0_V_s = 9'd77;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_1_0_V_s = 9'd128;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_1_0_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_1_1_V_s = 9'd501;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_1_1_V_s = 9'd434;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_1_1_V_s = 9'd428;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_1_1_V_s = 9'd449;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_1_1_V_s = 9'd416;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_1_1_V_s = 9'd368;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_1_1_V_s = 9'd380;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_1_1_V_s = 9'd480;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_1_1_V_s = 9'd427;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_1_1_V_s = 9'd403;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_1_1_V_s = 9'd507;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_1_1_V_s = 9'd484;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_1_1_V_s = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_1_1_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_1_2_V_s = 8'd238;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_1_2_V_s = 8'd164;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_1_2_V_s = 8'd157;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_1_2_V_s = 8'd194;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_1_2_V_s = 8'd204;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_1_2_V_s = 8'd20;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_1_2_V_s = 8'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_1_2_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_1_3_V_s = 9'd469;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_1_3_V_s = 9'd418;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_1_3_V_s = 9'd502;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_1_3_V_s = 9'd376;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_1_3_V_s = 9'd452;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_1_3_V_s = 9'd38;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_1_3_V_s = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_1_3_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_2_0_V_s = 9'd486;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_2_0_V_s = 9'd448;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_2_0_V_s = 9'd472;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_2_0_V_s = 9'd414;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_2_0_V_s = 9'd423;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_2_0_V_s = 9'd422;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_2_0_V_s = 9'd482;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_2_0_V_s = 9'd494;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_2_0_V_s = 9'd5;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_2_0_V_s = 9'd458;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_2_0_V_s = 9'd211;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_2_0_V_s = 9'd87;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_2_0_V_s = 9'd386;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_2_0_V_s = 9'd33;
    end else if (((1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state130))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_2_0_V_s = 9'd4;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_2_0_V_s = 9'd44;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_2_0_V_s = 9'd162;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_2_0_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_2_1_V_s = 10'd1005;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_2_1_V_s = 10'd980;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_2_1_V_s = 10'd985;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_2_1_V_s = 10'd950;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_2_1_V_s = 10'd976;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_2_1_V_s = 10'd17;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_2_1_V_s = 10'd882;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_2_1_V_s = 10'd969;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_2_1_V_s = 10'd57;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state93))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_2_1_V_s = 10'd977;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_2_1_V_s = 10'd138;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_2_1_V_s = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_2_1_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_2_2_V_s = 9'd490;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_2_2_V_s = 9'd447;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_2_2_V_s = 9'd408;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_2_2_V_s = 9'd386;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_2_2_V_s = 9'd368;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_2_2_V_s = 9'd13;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_2_2_V_s = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_2_2_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_2_3_V_s = 10'd751;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_2_3_V_s = 10'd966;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_2_3_V_s = 10'd904;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_2_3_V_s = 10'd981;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_2_3_V_s = 10'd819;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_2_3_V_s = 10'd1008;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_2_3_V_s = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_2_3_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_3_0_V_s = 8'd216;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_3_0_V_s = 8'd181;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_3_0_V_s = 8'd165;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_3_0_V_s = 8'd199;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_3_0_V_s = 8'd182;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_3_0_V_s = 8'd249;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_3_0_V_s = 8'd184;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_3_0_V_s = 8'd226;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_3_0_V_s = 8'd139;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_3_0_V_s = 8'd179;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_3_0_V_s = 8'd6;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_3_0_V_s = 8'd109;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_3_0_V_s = 8'd162;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_3_0_V_s = 8'd173;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_3_0_V_s = 8'd95;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_3_0_V_s = 8'd103;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_3_0_V_s = 8'd52;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_3_0_V_s = 8'd60;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_3_0_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_3_1_V_s = 9'd502;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_3_1_V_s = 9'd408;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_3_1_V_s = 9'd414;
    end else if (((1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state137))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_3_1_V_s = 9'd444;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_3_1_V_s = 9'd496;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_3_1_V_s = 9'd485;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_3_1_V_s = 9'd45;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_3_1_V_s = 9'd487;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_3_1_V_s = 9'd464;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_3_1_V_s = 9'd47;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_3_1_V_s = 9'd112;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_3_1_V_s = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_3_1_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_3_2_V_s = 8'd180;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_3_2_V_s = 8'd163;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_3_2_V_s = 8'd188;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_3_2_V_s = 8'd157;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_3_2_V_s = 8'd221;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_3_2_V_s = 8'd255;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_3_2_V_s = 8'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_3_2_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_3_3_V_s = 10'd1004;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_3_3_V_s = 10'd886;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_3_3_V_s = 10'd878;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_3_3_V_s = 10'd968;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_3_3_V_s = 10'd918;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_3_3_V_s = 10'd832;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_3_3_V_s = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_3_3_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_4_0_V_s = 9'd466;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_4_0_V_s = 9'd448;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_4_0_V_s = 9'd368;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_4_0_V_s = 9'd17;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_4_0_V_s = 9'd490;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_4_0_V_s = 9'd470;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_4_0_V_s = 9'd399;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_4_0_V_s = 9'd506;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_4_0_V_s = 9'd420;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_4_0_V_s = 9'd58;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_4_0_V_s = 9'd126;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_4_0_V_s = 9'd454;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_4_0_V_s = 9'd411;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_4_0_V_s = 9'd11;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_4_0_V_s = 9'd26;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_4_0_V_s = 9'd41;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_4_0_V_s = 9'd76;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_4_0_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_4_1_V_s = 9'd487;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_4_1_V_s = 9'd416;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_4_1_V_s = 9'd464;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_4_1_V_s = 9'd403;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_4_1_V_s = 9'd455;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_4_1_V_s = 9'd2;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_4_1_V_s = 9'd493;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_4_1_V_s = 9'd452;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_4_1_V_s = 9'd469;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_4_1_V_s = 9'd19;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_4_1_V_s = 9'd354;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_4_1_V_s = 9'd56;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_4_1_V_s = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_4_1_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_4_2_V_s = 8'd220;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_4_2_V_s = 8'd213;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_4_2_V_s = 8'd189;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_4_2_V_s = 8'd143;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_4_2_V_s = 8'd247;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_4_2_V_s = 8'd9;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_4_2_V_s = 8'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_4_2_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_4_3_V_s = 9'd476;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_4_3_V_s = 9'd436;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_4_3_V_s = 9'd388;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_4_3_V_s = 9'd363;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_4_3_V_s = 9'd427;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_4_3_V_s = 9'd496;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_4_3_V_s = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_4_3_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_5_0_V_s = 8'd216;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_5_0_V_s = 8'd183;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_5_0_V_s = 8'd196;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_5_0_V_s = 8'd199;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_5_0_V_s = 8'd144;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_5_0_V_s = 8'd171;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_5_0_V_s = 8'd2;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_5_0_V_s = 8'd187;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_5_0_V_s = 8'd209;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_5_0_V_s = 8'd139;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_5_0_V_s = 8'd78;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_5_0_V_s = 8'd233;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_5_0_V_s = 8'd8;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_5_0_V_s = 8'd179;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_5_0_V_s = 8'd225;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_5_0_V_s = 8'd37;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_5_0_V_s = 8'd255;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_5_0_V_s = 8'd97;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_5_0_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_5_1_V_s = 8'd218;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_5_1_V_s = 8'd210;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_5_1_V_s = 8'd204;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_5_1_V_s = 8'd181;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_5_1_V_s = 8'd190;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_5_1_V_s = 8'd191;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_5_1_V_s = 8'd170;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_5_1_V_s = 8'd18;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_5_1_V_s = 8'd23;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_5_1_V_s = 8'd14;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_5_1_V_s = 8'd66;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_5_1_V_s = 8'd225;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_5_1_V_s = 8'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_5_1_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_5_2_V_s = 9'd490;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_5_2_V_s = 9'd439;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_5_2_V_s = 9'd383;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_5_2_V_s = 9'd404;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_5_2_V_s = 9'd484;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_5_2_V_s = 9'd492;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_5_2_V_s = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_5_2_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_5_3_V_s = 9'd488;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_5_3_V_s = 9'd432;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_5_3_V_s = 9'd351;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_5_3_V_s = 9'd457;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_5_3_V_s = 9'd464;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_5_3_V_s = 9'd34;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_5_3_V_s = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_5_3_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_6_0_V_s = 9'd455;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_6_0_V_s = 9'd381;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_6_0_V_s = 9'd433;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_6_0_V_s = 9'd420;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_6_0_V_s = 9'd509;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_6_0_V_s = 9'd416;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_6_0_V_s = 9'd479;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_6_0_V_s = 9'd464;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_6_0_V_s = 9'd447;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_6_0_V_s = 9'd19;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_6_0_V_s = 9'd424;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_6_0_V_s = 9'd118;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_6_0_V_s = 9'd507;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_6_0_V_s = 9'd415;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_6_0_V_s = 9'd35;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_6_0_V_s = 9'd51;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_6_0_V_s = 9'd128;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_6_0_V_s = 9'd81;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_6_0_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_6_1_V_s = 8'd164;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_6_1_V_s = 8'd184;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_6_1_V_s = 8'd182;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_6_1_V_s = 8'd240;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_6_1_V_s = 8'd16;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_6_1_V_s = 8'd222;
    end else if (((1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state107))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_6_1_V_s = 8'd212;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_6_1_V_s = 8'd253;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_6_1_V_s = 8'd84;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_6_1_V_s = 8'd38;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_6_1_V_s = 8'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_6_1_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_6_2_V_s = 10'd763;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_6_2_V_s = 10'd966;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_6_2_V_s = 10'd912;
    end else if (((1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state137))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_6_2_V_s = 10'd959;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_6_2_V_s = 10'd963;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_6_2_V_s = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_6_2_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_6_3_V_s = 10'd989;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_6_3_V_s = 10'd956;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_6_3_V_s = 10'd937;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_6_3_V_s = 10'd883;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_6_3_V_s = 10'd1009;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_6_3_V_s = 10'd131;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_6_3_V_s = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_6_3_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_7_0_V_s = 9'd487;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_7_0_V_s = 9'd410;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_7_0_V_s = 9'd382;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_7_0_V_s = 9'd409;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_7_0_V_s = 9'd437;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_7_0_V_s = 9'd9;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_7_0_V_s = 9'd470;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_7_0_V_s = 9'd473;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_7_0_V_s = 9'd73;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_7_0_V_s = 9'd40;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_7_0_V_s = 9'd394;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_7_0_V_s = 9'd361;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_7_0_V_s = 9'd492;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_7_0_V_s = 9'd423;
    end else if (((1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state93))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_7_0_V_s = 9'd479;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_7_0_V_s = 9'd50;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_7_0_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_7_1_V_s = 9'd490;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_7_1_V_s = 9'd479;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_7_1_V_s = 9'd467;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_7_1_V_s = 9'd452;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_7_1_V_s = 9'd435;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_7_1_V_s = 9'd76;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_7_1_V_s = 9'd474;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_7_1_V_s = 9'd497;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_7_1_V_s = 9'd434;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_7_1_V_s = 9'd422;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_7_1_V_s = 9'd421;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_7_1_V_s = 9'd77;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_7_1_V_s = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_7_1_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_7_2_V_s = 8'd222;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_7_2_V_s = 8'd154;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_7_2_V_s = 8'd163;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_7_2_V_s = 8'd173;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_7_2_V_s = 8'd197;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_7_2_V_s = 8'd226;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_7_2_V_s = 8'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_7_2_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_7_3_V_s = 8'd225;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_7_3_V_s = 8'd159;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_7_3_V_s = 8'd193;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_7_3_V_s = 8'd13;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_7_3_V_s = 8'd17;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_7_3_V_s = 8'd61;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_7_3_V_s = 8'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_7_3_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_8_0_V_s = 9'd432;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_8_0_V_s = 9'd439;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_8_0_V_s = 9'd397;
    end else if (((1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state137))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_8_0_V_s = 9'd358;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_8_0_V_s = 9'd0;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_8_0_V_s = 9'd498;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_8_0_V_s = 9'd504;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_8_0_V_s = 9'd361;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_8_0_V_s = 9'd412;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_8_0_V_s = 9'd123;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_8_0_V_s = 9'd69;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_8_0_V_s = 9'd445;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_8_0_V_s = 9'd28;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_8_0_V_s = 9'd12;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_8_0_V_s = 9'd39;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_8_0_V_s = 9'd480;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_8_0_V_s = 9'd32;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_8_0_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_8_1_V_s = 9'd451;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_8_1_V_s = 9'd416;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_8_1_V_s = 9'd321;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_8_1_V_s = 9'd443;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_8_1_V_s = 9'd457;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_8_1_V_s = 9'd11;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_8_1_V_s = 9'd428;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_8_1_V_s = 9'd498;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_8_1_V_s = 9'd480;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_8_1_V_s = 9'd461;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_8_1_V_s = 9'd499;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_8_1_V_s = 9'd41;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_8_1_V_s = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_8_1_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_8_2_V_s = 8'd201;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_8_2_V_s = 8'd196;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_8_2_V_s = 8'd191;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_8_2_V_s = 8'd183;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_8_2_V_s = 8'd7;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_8_2_V_s = 8'd199;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_8_2_V_s = 8'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_8_2_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_8_3_V_s = 8'd228;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_8_3_V_s = 8'd194;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_8_3_V_s = 8'd184;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_8_3_V_s = 8'd232;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_8_3_V_s = 8'd181;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_8_3_V_s = 8'd15;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_8_3_V_s = 8'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_8_3_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_9_0_V_s = 9'd452;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_9_0_V_s = 9'd467;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_9_0_V_s = 9'd404;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_9_0_V_s = 9'd477;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_9_0_V_s = 9'd490;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_9_0_V_s = 9'd444;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_9_0_V_s = 9'd414;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_9_0_V_s = 9'd61;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_9_0_V_s = 9'd292;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_9_0_V_s = 9'd505;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_9_0_V_s = 9'd105;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_9_0_V_s = 9'd348;
    end else if (((1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state165))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_9_0_V_s = 9'd474;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_9_0_V_s = 9'd87;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_9_0_V_s = 9'd149;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state107))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_9_0_V_s = 9'd49;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_9_0_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_9_1_V_s = 10'd987;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_9_1_V_s = 10'd971;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_9_1_V_s = 10'd960;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_9_1_V_s = 10'd869;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_9_1_V_s = 10'd25;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_9_1_V_s = 10'd9;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_9_1_V_s = 10'd986;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_9_1_V_s = 10'd975;
    end else if (((1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_9_1_V_s = 10'd994;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_9_1_V_s = 10'd964;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_9_1_V_s = 10'd208;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_9_1_V_s = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_9_1_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_9_2_V_s = 9'd458;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_9_2_V_s = 9'd444;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_9_2_V_s = 9'd489;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_9_2_V_s = 9'd402;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_9_2_V_s = 9'd462;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_9_2_V_s = 9'd392;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_9_2_V_s = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_9_2_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_9_3_V_s = 10'd1004;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_9_3_V_s = 10'd950;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_9_3_V_s = 10'd955;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_9_3_V_s = 10'd963;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_9_3_V_s = 10'd748;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_9_3_V_s = 10'd987;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_9_3_V_s = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_9_3_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_V_offset = c_out68_0_reg_5813;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_V_offset = c_out66_0_reg_5790;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_V_offset = c_out64_0_reg_5767;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_V_offset = c_out62_0_reg_5744;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_V_offset = c_out60_0_reg_5721;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_V_offset = c_out58_0_reg_5698;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_V_offset = zext_ln152_11_reg_20176;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_V_offset = zext_ln152_9_reg_20145;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_V_offset = zext_ln152_7_reg_20114;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_V_offset = zext_ln152_5_reg_20083;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_V_offset = zext_ln152_3_reg_20052;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_V_offset = zext_ln152_1_reg_20021;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_V_offset = 3'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_weight_V_offset = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_0_0_V_s = 9'd356;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_0_0_V_s = 9'd427;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_0_0_V_s = 9'd463;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_0_0_V_s = 9'd406;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_0_0_V_s = 9'd428;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_0_0_V_s = 9'd478;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_0_0_V_s = 9'd424;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_0_0_V_s = 9'd503;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_0_0_V_s = 9'd439;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_0_0_V_s = 9'd61;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_0_0_V_s = 9'd426;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_0_0_V_s = 9'd38;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_0_0_V_s = 9'd504;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_0_0_V_s = 9'd505;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_0_0_V_s = 9'd1;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_0_0_V_s = 9'd5;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_0_0_V_s = 9'd511;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_0_0_V_s = 9'd419;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_0_0_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_0_1_V_s = 8'd193;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_0_1_V_s = 8'd195;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_0_1_V_s = 8'd78;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_0_1_V_s = 8'd250;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_0_1_V_s = 8'd220;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_0_1_V_s = 8'd33;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_0_1_V_s = 8'd2;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_0_1_V_s = 8'd231;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_0_1_V_s = 8'd241;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_0_1_V_s = 8'd217;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_0_1_V_s = 8'd207;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_0_1_V_s = 8'd216;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_0_1_V_s = 8'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_0_1_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_0_2_V_s = 9'd450;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_0_2_V_s = 9'd365;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_0_2_V_s = 9'd469;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_0_2_V_s = 9'd461;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_0_2_V_s = 9'd498;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_0_2_V_s = 9'd23;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_0_2_V_s = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_0_2_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_0_3_V_s = 9'd345;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_0_3_V_s = 9'd410;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_0_3_V_s = 9'd65;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_0_3_V_s = 9'd9;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_0_3_V_s = 9'd55;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_0_3_V_s = 9'd101;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_0_3_V_s = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_0_3_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_10_0_V_read = 9'd302;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_10_0_V_read = 9'd476;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_10_0_V_read = 9'd65;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_10_0_V_read = 9'd470;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_10_0_V_read = 9'd505;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_10_0_V_read = 9'd385;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_10_0_V_read = 9'd458;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_10_0_V_read = 9'd488;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_10_0_V_read = 9'd493;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_10_0_V_read = 9'd484;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_10_0_V_read = 9'd485;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_10_0_V_read = 9'd9;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_10_0_V_read = 9'd482;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_10_0_V_read = 9'd465;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_10_0_V_read = 9'd359;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_10_0_V_read = 9'd449;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_10_0_V_read = 9'd392;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_10_0_V_read = 9'd2;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_10_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_10_1_V_read = 8'd248;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_10_1_V_read = 8'd237;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_10_1_V_read = 8'd244;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_10_1_V_read = 8'd243;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_10_1_V_read = 8'd150;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_10_1_V_read = 8'd188;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_10_1_V_read = 8'd52;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_10_1_V_read = 8'd205;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_10_1_V_read = 8'd3;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_10_1_V_read = 8'd170;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_10_1_V_read = 8'd202;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_10_1_V_read = 8'd232;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_10_1_V_read = 8'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_10_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_10_2_V_read = 9'd297;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_10_2_V_read = 9'd380;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_10_2_V_read = 9'd9;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_10_2_V_read = 9'd473;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_10_2_V_read = 9'd484;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_10_2_V_read = 9'd18;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_10_2_V_read = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_10_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_10_3_V_read = 9'd403;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_10_3_V_read = 9'd451;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_10_3_V_read = 9'd371;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_10_3_V_read = 9'd23;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_10_3_V_read = 9'd6;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_10_3_V_read = 9'd496;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_10_3_V_read = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_10_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_11_0_V_read = 9'd346;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_11_0_V_read = 9'd440;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_11_0_V_read = 9'd468;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_11_0_V_read = 9'd441;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_11_0_V_read = 9'd490;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_11_0_V_read = 9'd437;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_11_0_V_read = 9'd335;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_11_0_V_read = 9'd488;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_11_0_V_read = 9'd506;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_11_0_V_read = 9'd471;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_11_0_V_read = 9'd34;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_11_0_V_read = 9'd52;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_11_0_V_read = 9'd489;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_11_0_V_read = 9'd467;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_11_0_V_read = 9'd415;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_11_0_V_read = 9'd23;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_11_0_V_read = 9'd484;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_11_0_V_read = 9'd480;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_11_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_11_1_V_read = 9'd497;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_11_1_V_read = 9'd424;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_11_1_V_read = 9'd364;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_11_1_V_read = 9'd28;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_11_1_V_read = 9'd480;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_11_1_V_read = 9'd4;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_11_1_V_read = 9'd405;
    end else if (((1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state107))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_11_1_V_read = 9'd486;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_11_1_V_read = 9'd9;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_11_1_V_read = 9'd498;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_11_1_V_read = 9'd474;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_11_1_V_read = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_11_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_11_2_V_read = 10'd767;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_11_2_V_read = 10'd22;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_11_2_V_read = 10'd1020;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_11_2_V_read = 10'd986;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_11_2_V_read = 10'd976;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_11_2_V_read = 10'd36;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_11_2_V_read = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_11_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_11_3_V_read = 9'd380;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_11_3_V_read = 9'd442;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_11_3_V_read = 9'd9;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_11_3_V_read = 9'd452;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_11_3_V_read = 9'd486;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_11_3_V_read = 9'd31;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_11_3_V_read = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_11_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_12_0_V_read = 9'd266;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_12_0_V_read = 9'd476;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_12_0_V_read = 9'd426;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_12_0_V_read = 9'd423;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_12_0_V_read = 9'd473;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_12_0_V_read = 9'd40;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_12_0_V_read = 9'd92;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_12_0_V_read = 9'd468;
    end else if (((1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state100))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_12_0_V_read = 9'd50;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_12_0_V_read = 9'd470;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_12_0_V_read = 9'd49;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_12_0_V_read = 9'd500;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_12_0_V_read = 9'd7;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_12_0_V_read = 9'd113;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_12_0_V_read = 9'd462;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_12_0_V_read = 9'd502;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_12_0_V_read = 9'd60;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_12_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_12_1_V_read = 8'd141;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_12_1_V_read = 8'd186;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_12_1_V_read = 8'd150;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_12_1_V_read = 8'd190;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_12_1_V_read = 8'd235;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_12_1_V_read = 8'd7;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_12_1_V_read = 8'd251;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_12_1_V_read = 8'd254;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_12_1_V_read = 8'd242;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_12_1_V_read = 8'd4;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_12_1_V_read = 8'd36;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_12_1_V_read = 8'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_12_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_12_2_V_read = 7'd8;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_12_2_V_read = 7'd92;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_12_2_V_read = 7'd122;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_12_2_V_read = 7'd96;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_12_2_V_read = 7'd71;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_12_2_V_read = 7'd3;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_12_2_V_read = 7'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_12_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_12_3_V_read = 9'd433;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_12_3_V_read = 9'd368;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_12_3_V_read = 9'd20;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_12_3_V_read = 9'd454;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_12_3_V_read = 9'd503;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_12_3_V_read = 9'd61;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_12_3_V_read = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_12_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_13_0_V_read = 9'd505;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_13_0_V_read = 9'd409;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_13_0_V_read = 9'd404;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_13_0_V_read = 9'd323;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_13_0_V_read = 9'd328;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_13_0_V_read = 9'd81;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_13_0_V_read = 9'd474;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_13_0_V_read = 9'd504;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_13_0_V_read = 9'd479;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_13_0_V_read = 9'd426;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_13_0_V_read = 9'd460;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_13_0_V_read = 9'd72;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_13_0_V_read = 9'd502;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_13_0_V_read = 9'd466;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_13_0_V_read = 9'd494;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_13_0_V_read = 9'd493;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_13_0_V_read = 9'd11;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_13_0_V_read = 9'd38;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_13_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_13_1_V_read = 9'd377;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_13_1_V_read = 9'd456;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_13_1_V_read = 9'd416;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_13_1_V_read = 9'd483;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_13_1_V_read = 9'd459;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_13_1_V_read = 9'd486;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_13_1_V_read = 9'd471;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_13_1_V_read = 9'd498;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_13_1_V_read = 9'd448;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_13_1_V_read = 9'd10;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_13_1_V_read = 9'd32;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_13_1_V_read = 9'd489;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_13_1_V_read = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_13_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_13_2_V_read = 9'd345;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_13_2_V_read = 9'd436;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_13_2_V_read = 9'd389;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_13_2_V_read = 9'd37;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_13_2_V_read = 9'd34;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_13_2_V_read = 9'd416;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_13_2_V_read = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_13_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_13_3_V_read = 8'd187;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_13_3_V_read = 8'd250;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_13_3_V_read = 8'd232;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_13_3_V_read = 8'd186;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_13_3_V_read = 8'd36;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_13_3_V_read = 8'd240;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_13_3_V_read = 8'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_13_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_14_0_V_read = 9'd411;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_14_0_V_read = 9'd447;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_14_0_V_read = 9'd345;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_14_0_V_read = 9'd417;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_14_0_V_read = 9'd479;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_14_0_V_read = 9'd7;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_14_0_V_read = 9'd485;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_14_0_V_read = 9'd28;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_14_0_V_read = 9'd467;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_14_0_V_read = 9'd444;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_14_0_V_read = 9'd482;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_14_0_V_read = 9'd85;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_14_0_V_read = 9'd503;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_14_0_V_read = 9'd488;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_14_0_V_read = 9'd305;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_14_0_V_read = 9'd72;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_14_0_V_read = 9'd386;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_14_0_V_read = 9'd46;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_14_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_14_1_V_read = 9'd366;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_14_1_V_read = 9'd403;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_14_1_V_read = 9'd502;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_14_1_V_read = 9'd490;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_14_1_V_read = 9'd481;
    end else if (((1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state121))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_14_1_V_read = 9'd13;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_14_1_V_read = 9'd458;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_14_1_V_read = 9'd509;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_14_1_V_read = 9'd478;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_14_1_V_read = 9'd472;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_14_1_V_read = 9'd41;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_14_1_V_read = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_14_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_14_2_V_read = 9'd345;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_14_2_V_read = 9'd412;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_14_2_V_read = 9'd415;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_14_2_V_read = 9'd454;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_14_2_V_read = 9'd501;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_14_2_V_read = 9'd19;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_14_2_V_read = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_14_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_14_3_V_read = 10'd739;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_14_3_V_read = 10'd19;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_14_3_V_read = 10'd922;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_14_3_V_read = 10'd859;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_14_3_V_read = 10'd6;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_14_3_V_read = 10'd28;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_14_3_V_read = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_14_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_15_0_V_read = 9'd484;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_15_0_V_read = 9'd304;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_15_0_V_read = 9'd483;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_15_0_V_read = 9'd491;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_15_0_V_read = 9'd481;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_15_0_V_read = 9'd435;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_15_0_V_read = 9'd43;
    end else if (((1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state100))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_15_0_V_read = 9'd498;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_15_0_V_read = 9'd439;
    end else if (((1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_15_0_V_read = 9'd466;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_15_0_V_read = 9'd471;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_15_0_V_read = 9'd337;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_15_0_V_read = 9'd437;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_15_0_V_read = 9'd21;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_15_0_V_read = 9'd74;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_15_0_V_read = 9'd6;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_15_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_15_1_V_read = 9'd323;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_15_1_V_read = 9'd377;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_15_1_V_read = 9'd444;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_15_1_V_read = 9'd475;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_15_1_V_read = 9'd464;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_15_1_V_read = 9'd8;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_15_1_V_read = 9'd421;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_15_1_V_read = 9'd466;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_15_1_V_read = 9'd473;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_15_1_V_read = 9'd26;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_15_1_V_read = 9'd480;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_15_1_V_read = 9'd511;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_15_1_V_read = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_15_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_15_2_V_read = 8'd148;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_15_2_V_read = 8'd181;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_15_2_V_read = 8'd229;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_15_2_V_read = 8'd42;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_15_2_V_read = 8'd226;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_15_2_V_read = 8'd4;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_15_2_V_read = 8'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_15_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_15_3_V_read = 8'd171;
    end else if (((1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_15_3_V_read = 8'd145;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_15_3_V_read = 8'd143;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_15_3_V_read = 8'd50;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_15_3_V_read = 8'd28;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_15_3_V_read = 8'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_15_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_1_0_V_s = 8'd144;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_1_0_V_s = 8'd249;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_1_0_V_s = 8'd181;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_1_0_V_s = 8'd61;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_1_0_V_s = 8'd250;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_1_0_V_s = 8'd218;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_1_0_V_s = 8'd4;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_1_0_V_s = 8'd0;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_1_0_V_s = 8'd255;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_1_0_V_s = 8'd229;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_1_0_V_s = 8'd239;
    end else if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_1_0_V_s = 8'd240;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_1_0_V_s = 8'd199;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_1_0_V_s = 8'd160;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_1_0_V_s = 8'd170;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_1_0_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_1_1_V_s = 10'd693;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_1_1_V_s = 10'd940;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_1_1_V_s = 10'd886;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_1_1_V_s = 10'd17;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_1_1_V_s = 10'd30;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_1_1_V_s = 10'd992;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_1_1_V_s = 10'd951;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_1_1_V_s = 10'd1018;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_1_1_V_s = 10'd40;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_1_1_V_s = 10'd974;
    end else if (((1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_1_1_V_s = 10'd1019;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_1_1_V_s = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_1_1_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_1_2_V_s = 9'd300;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_1_2_V_s = 9'd488;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_1_2_V_s = 9'd446;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_1_2_V_s = 9'd421;
    end else if (((1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state130))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_1_2_V_s = 9'd430;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_1_2_V_s = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_1_2_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_1_3_V_s = 9'd351;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_1_3_V_s = 9'd450;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_1_3_V_s = 9'd428;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_1_3_V_s = 9'd67;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_1_3_V_s = 9'd454;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_1_3_V_s = 9'd55;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_1_3_V_s = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_1_3_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_2_0_V_s = 9'd299;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_2_0_V_s = 9'd385;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_2_0_V_s = 9'd462;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_2_0_V_s = 9'd357;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_2_0_V_s = 9'd85;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_2_0_V_s = 9'd453;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_2_0_V_s = 9'd4;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_2_0_V_s = 9'd24;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_2_0_V_s = 9'd505;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_2_0_V_s = 9'd465;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_2_0_V_s = 9'd37;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_2_0_V_s = 9'd63;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_2_0_V_s = 9'd436;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_2_0_V_s = 9'd22;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_2_0_V_s = 9'd383;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_2_0_V_s = 9'd375;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_2_0_V_s = 9'd428;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_2_0_V_s = 9'd481;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_2_0_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_2_1_V_s = 9'd257;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_2_1_V_s = 9'd360;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_2_1_V_s = 9'd389;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_2_1_V_s = 9'd405;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_2_1_V_s = 9'd495;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_2_1_V_s = 9'd477;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_2_1_V_s = 9'd48;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_2_1_V_s = 9'd470;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_2_1_V_s = 9'd411;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_2_1_V_s = 9'd366;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_2_1_V_s = 9'd452;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_2_1_V_s = 9'd425;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_2_1_V_s = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_2_1_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_2_2_V_s = 9'd355;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_2_2_V_s = 9'd413;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_2_2_V_s = 9'd469;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_2_2_V_s = 9'd465;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_2_2_V_s = 9'd471;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_2_2_V_s = 9'd8;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_2_2_V_s = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_2_2_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_2_3_V_s = 8'd83;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_2_3_V_s = 8'd240;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_2_3_V_s = 8'd188;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_2_3_V_s = 8'd193;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_2_3_V_s = 8'd227;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_2_3_V_s = 8'd201;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_2_3_V_s = 8'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_2_3_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_3_0_V_s = 9'd333;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_3_0_V_s = 9'd428;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_3_0_V_s = 9'd12;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_3_0_V_s = 9'd38;
    end else if (((1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state130))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_3_0_V_s = 9'd498;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_3_0_V_s = 9'd22;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_3_0_V_s = 9'd391;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_3_0_V_s = 9'd487;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_3_0_V_s = 9'd494;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_3_0_V_s = 9'd7;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_3_0_V_s = 9'd55;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_3_0_V_s = 9'd481;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_3_0_V_s = 9'd509;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_3_0_V_s = 9'd413;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_3_0_V_s = 9'd393;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_3_0_V_s = 9'd467;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_3_0_V_s = 9'd64;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_3_0_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_3_1_V_s = 9'd348;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_3_1_V_s = 9'd417;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_3_1_V_s = 9'd509;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_3_1_V_s = 9'd466;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_3_1_V_s = 9'd51;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_3_1_V_s = 9'd487;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_3_1_V_s = 9'd442;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_3_1_V_s = 9'd430;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_3_1_V_s = 9'd437;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_3_1_V_s = 9'd495;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_3_1_V_s = 9'd7;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_3_1_V_s = 9'd9;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_3_1_V_s = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_3_1_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_3_2_V_s = 8'd168;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_3_2_V_s = 8'd188;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_3_2_V_s = 8'd214;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_3_2_V_s = 8'd233;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_3_2_V_s = 8'd250;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_3_2_V_s = 8'd27;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_3_2_V_s = 8'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_3_2_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_3_3_V_s = 9'd321;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_3_3_V_s = 9'd496;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_3_3_V_s = 9'd17;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_3_3_V_s = 9'd436;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_3_3_V_s = 9'd82;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_3_3_V_s = 9'd23;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_3_3_V_s = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_3_3_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_4_0_V_s = 9'd333;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_4_0_V_s = 9'd354;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_4_0_V_s = 9'd506;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_4_0_V_s = 9'd23;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_4_0_V_s = 9'd502;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_4_0_V_s = 9'd6;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_4_0_V_s = 9'd10;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_4_0_V_s = 9'd1;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_4_0_V_s = 9'd428;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_4_0_V_s = 9'd499;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_4_0_V_s = 9'd39;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_4_0_V_s = 9'd294;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_4_0_V_s = 9'd464;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_4_0_V_s = 9'd484;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_4_0_V_s = 9'd498;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_4_0_V_s = 9'd408;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_4_0_V_s = 9'd458;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_4_0_V_s = 9'd436;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_4_0_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_4_1_V_s = 9'd334;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_4_1_V_s = 9'd496;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_4_1_V_s = 9'd481;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_4_1_V_s = 9'd442;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_4_1_V_s = 9'd36;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_4_1_V_s = 9'd491;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_4_1_V_s = 9'd490;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_4_1_V_s = 9'd477;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_4_1_V_s = 9'd41;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_4_1_V_s = 9'd493;
    end else if (((1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_4_1_V_s = 9'd396;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_4_1_V_s = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_4_1_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_4_2_V_s = 9'd427;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_4_2_V_s = 9'd399;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_4_2_V_s = 9'd352;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_4_2_V_s = 9'd22;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_4_2_V_s = 9'd401;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_4_2_V_s = 9'd17;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_4_2_V_s = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_4_2_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_4_3_V_s = 9'd360;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_4_3_V_s = 9'd449;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_4_3_V_s = 9'd2;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_4_3_V_s = 9'd25;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_4_3_V_s = 9'd442;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_4_3_V_s = 9'd450;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_4_3_V_s = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_4_3_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_5_0_V_s = 9'd361;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_5_0_V_s = 9'd405;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_5_0_V_s = 9'd472;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_5_0_V_s = 9'd21;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_5_0_V_s = 9'd511;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_5_0_V_s = 9'd38;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_5_0_V_s = 9'd459;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_5_0_V_s = 9'd461;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_5_0_V_s = 9'd501;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_5_0_V_s = 9'd42;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_5_0_V_s = 9'd443;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_5_0_V_s = 9'd10;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_5_0_V_s = 9'd474;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_5_0_V_s = 9'd23;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_5_0_V_s = 9'd479;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_5_0_V_s = 9'd508;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_5_0_V_s = 9'd12;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_5_0_V_s = 9'd429;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_5_0_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_5_1_V_s = 8'd165;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_5_1_V_s = 8'd166;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_5_1_V_s = 8'd164;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_5_1_V_s = 8'd203;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_5_1_V_s = 8'd183;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_5_1_V_s = 8'd251;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_5_1_V_s = 8'd238;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_5_1_V_s = 8'd209;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_5_1_V_s = 8'd186;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_5_1_V_s = 8'd144;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_5_1_V_s = 8'd190;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_5_1_V_s = 8'd47;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_5_1_V_s = 8'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_5_1_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_5_2_V_s = 10'd743;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_5_2_V_s = 10'd938;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_5_2_V_s = 10'd1022;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_5_2_V_s = 10'd951;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_5_2_V_s = 10'd928;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_5_2_V_s = 10'd992;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_5_2_V_s = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_5_2_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_5_3_V_s = 9'd301;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_5_3_V_s = 9'd378;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_5_3_V_s = 9'd500;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_5_3_V_s = 9'd459;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_5_3_V_s = 9'd118;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_5_3_V_s = 9'd52;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_5_3_V_s = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_5_3_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_6_0_V_s = 9'd420;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_6_0_V_s = 9'd461;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_6_0_V_s = 9'd485;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_6_0_V_s = 9'd444;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_6_0_V_s = 9'd17;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_6_0_V_s = 9'd8;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_6_0_V_s = 9'd501;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_6_0_V_s = 9'd486;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_6_0_V_s = 9'd479;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_6_0_V_s = 9'd481;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_6_0_V_s = 9'd277;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_6_0_V_s = 9'd399;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_6_0_V_s = 9'd7;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_6_0_V_s = 9'd383;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_6_0_V_s = 9'd429;
    end else if (((1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state107))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_6_0_V_s = 9'd480;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_6_0_V_s = 9'd491;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_6_0_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_6_1_V_s = 9'd310;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_6_1_V_s = 9'd470;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_6_1_V_s = 9'd8;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_6_1_V_s = 9'd439;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_6_1_V_s = 9'd482;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_6_1_V_s = 9'd485;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_6_1_V_s = 9'd441;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_6_1_V_s = 9'd436;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_6_1_V_s = 9'd458;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_6_1_V_s = 9'd30;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_6_1_V_s = 9'd432;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_6_1_V_s = 9'd119;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_6_1_V_s = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_6_1_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_6_2_V_s = 8'd48;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_6_2_V_s = 8'd198;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_6_2_V_s = 8'd171;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_6_2_V_s = 8'd254;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_6_2_V_s = 8'd201;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_6_2_V_s = 8'd3;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_6_2_V_s = 8'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_6_2_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_6_3_V_s = 8'd135;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_6_3_V_s = 8'd210;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_6_3_V_s = 8'd212;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_6_3_V_s = 8'd37;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_6_3_V_s = 8'd15;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_6_3_V_s = 8'd36;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_6_3_V_s = 8'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_6_3_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_7_0_V_s = 9'd299;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_7_0_V_s = 9'd438;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_7_0_V_s = 9'd503;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_7_0_V_s = 9'd505;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_7_0_V_s = 9'd23;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_7_0_V_s = 9'd491;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_7_0_V_s = 9'd417;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_7_0_V_s = 9'd439;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_7_0_V_s = 9'd41;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_7_0_V_s = 9'd459;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_7_0_V_s = 9'd13;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_7_0_V_s = 9'd490;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_7_0_V_s = 9'd509;
    end else if (((1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state114))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_7_0_V_s = 9'd476;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_7_0_V_s = 9'd477;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_7_0_V_s = 9'd15;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_7_0_V_s = 9'd415;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_7_0_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_7_1_V_s = 9'd307;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_7_1_V_s = 9'd398;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_7_1_V_s = 9'd389;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_7_1_V_s = 9'd426;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_7_1_V_s = 9'd15;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_7_1_V_s = 9'd506;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_7_1_V_s = 9'd459;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_7_1_V_s = 9'd453;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_7_1_V_s = 9'd482;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_7_1_V_s = 9'd473;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_7_1_V_s = 9'd497;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_7_1_V_s = 9'd454;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_7_1_V_s = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_7_1_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_7_2_V_s = 9'd378;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_7_2_V_s = 9'd471;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_7_2_V_s = 9'd356;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_7_2_V_s = 9'd85;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_7_2_V_s = 9'd479;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_7_2_V_s = 9'd504;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_7_2_V_s = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_7_2_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_7_3_V_s = 9'd352;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_7_3_V_s = 9'd456;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_7_3_V_s = 9'd440;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_7_3_V_s = 9'd4;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_7_3_V_s = 9'd500;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_7_3_V_s = 9'd479;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_7_3_V_s = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_7_3_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_8_0_V_s = 9'd501;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_8_0_V_s = 9'd364;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_8_0_V_s = 9'd358;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_8_0_V_s = 9'd35;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_8_0_V_s = 9'd49;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_8_0_V_s = 9'd370;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_8_0_V_s = 9'd446;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_8_0_V_s = 9'd470;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_8_0_V_s = 9'd454;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_8_0_V_s = 9'd439;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_8_0_V_s = 9'd3;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_8_0_V_s = 9'd482;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_8_0_V_s = 9'd486;
    end else if (((1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state130))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_8_0_V_s = 9'd458;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_8_0_V_s = 9'd449;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_8_0_V_s = 9'd90;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_8_0_V_s = 9'd117;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_8_0_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_8_1_V_s = 8'd161;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_8_1_V_s = 8'd184;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_8_1_V_s = 8'd220;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_8_1_V_s = 8'd163;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_8_1_V_s = 8'd214;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_8_1_V_s = 8'd238;
    end else if (((1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state114))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_8_1_V_s = 8'd31;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_8_1_V_s = 8'd1;
    end else if (((1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_8_1_V_s = 8'd249;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_8_1_V_s = 8'd6;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_8_1_V_s = 8'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_8_1_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_8_2_V_s = 9'd297;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_8_2_V_s = 9'd390;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_8_2_V_s = 9'd379;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_8_2_V_s = 9'd383;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_8_2_V_s = 9'd497;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_8_2_V_s = 9'd508;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_8_2_V_s = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_8_2_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_8_3_V_s = 9'd317;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_8_3_V_s = 9'd423;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_8_3_V_s = 9'd432;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_8_3_V_s = 9'd491;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_8_3_V_s = 9'd40;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_8_3_V_s = 9'd504;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_8_3_V_s = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_8_3_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_9_0_V_s = 9'd316;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_9_0_V_s = 9'd362;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_9_0_V_s = 9'd419;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_9_0_V_s = 9'd405;
    end else if (((1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_9_0_V_s = 9'd466;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_9_0_V_s = 9'd509;
    end else if (((1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state100))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_9_0_V_s = 9'd4;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_9_0_V_s = 9'd501;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_9_0_V_s = 9'd485;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_9_0_V_s = 9'd386;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_9_0_V_s = 9'd2;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_9_0_V_s = 9'd498;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_9_0_V_s = 9'd472;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_9_0_V_s = 9'd471;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_9_0_V_s = 9'd384;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_9_0_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_9_1_V_s = 10'd746;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_9_1_V_s = 10'd913;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_9_1_V_s = 10'd25;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_9_1_V_s = 10'd987;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_9_1_V_s = 10'd1023;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_9_1_V_s = 10'd49;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_9_1_V_s = 10'd951;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_9_1_V_s = 10'd940;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_9_1_V_s = 10'd978;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_9_1_V_s = 10'd934;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_9_1_V_s = 10'd991;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_9_1_V_s = 10'd857;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_9_1_V_s = 10'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_9_1_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_9_2_V_s = 8'd172;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_9_2_V_s = 8'd196;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_9_2_V_s = 8'd173;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_9_2_V_s = 8'd183;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_9_2_V_s = 8'd165;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_9_2_V_s = 8'd44;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_9_2_V_s = 8'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_9_2_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_9_3_V_s = 9'd350;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_9_3_V_s = 9'd491;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_9_3_V_s = 9'd408;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_9_3_V_s = 9'd32;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_9_3_V_s = 9'd490;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_9_3_V_s = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_9_3_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_V_offset = c_out68_0_reg_5813;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_V_offset = c_out66_0_reg_5790;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_V_offset = c_out64_0_reg_5767;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_V_offset = c_out62_0_reg_5744;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_V_offset = c_out60_0_reg_5721;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_V_offset = c_out58_0_reg_5698;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_V_offset = zext_ln152_11_reg_20176;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_V_offset = zext_ln152_9_reg_20145;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_V_offset = zext_ln152_7_reg_20114;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_V_offset = zext_ln152_5_reg_20083;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_V_offset = zext_ln152_3_reg_20052;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_V_offset = zext_ln152_1_reg_20021;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_V_offset = 3'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_x_bias_V_offset = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_0_0_V_s = 8'd177;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_0_0_V_s = 8'd7;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_0_0_V_s = 8'd36;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_0_0_V_s = 8'd5;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_0_0_V_s = 8'd245;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_0_0_V_s = 8'd13;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_0_0_V_s = 8'd187;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_0_0_V_s = 8'd255;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_0_0_V_s = 8'd219;
    end else if (((1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_0_0_V_s = 8'd238;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_0_0_V_s = 8'd18;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_0_0_V_s = 8'd174;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_0_0_V_s = 8'd242;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_0_0_V_s = 8'd3;
    end else if (((1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state151))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_0_0_V_s = 8'd234;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_0_0_V_s = 8'd205;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_0_0_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_0_1_V_s = 7'd54;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_0_1_V_s = 7'd127;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_0_1_V_s = 7'd117;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_0_1_V_s = 7'd14;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_0_1_V_s = 7'd105;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_0_1_V_s = 7'd9;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_0_1_V_s = 7'd124;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_0_1_V_s = 7'd84;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_0_1_V_s = 7'd126;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_0_1_V_s = 7'd109;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_0_1_V_s = 7'd111;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_0_1_V_s = 7'd28;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_0_1_V_s = 7'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_0_1_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_0_2_V_s = 8'd148;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_0_2_V_s = 8'd4;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_0_2_V_s = 8'd249;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_0_2_V_s = 8'd251;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_0_2_V_s = 8'd10;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_0_2_V_s = 8'd16;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_0_2_V_s = 8'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_0_2_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_0_3_V_s = 8'd67;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_0_3_V_s = 8'd24;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_0_3_V_s = 8'd9;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_0_3_V_s = 8'd249;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_0_3_V_s = 8'd21;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_0_3_V_s = 8'd234;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_0_3_V_s = 8'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_0_3_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_10_0_V_read = 8'd69;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_10_0_V_read = 8'd243;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_10_0_V_read = 8'd253;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_10_0_V_read = 8'd252;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_10_0_V_read = 8'd5;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_10_0_V_read = 8'd24;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_10_0_V_read = 8'd168;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_10_0_V_read = 8'd40;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_10_0_V_read = 8'd10;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_10_0_V_read = 8'd250;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_10_0_V_read = 8'd27;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_10_0_V_read = 8'd251;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_10_0_V_read = 8'd182;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_10_0_V_read = 8'd220;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_10_0_V_read = 8'd31;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_10_0_V_read = 8'd143;
    end else if (((1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_10_0_V_read = 8'd234;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_10_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_10_1_V_read = 7'd62;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_10_1_V_read = 7'd120;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_10_1_V_read = 7'd112;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_10_1_V_read = 7'd126;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_10_1_V_read = 7'd15;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_10_1_V_read = 7'd5;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_10_1_V_read = 7'd25;
    end else if (((1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state107))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_10_1_V_read = 7'd124;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_10_1_V_read = 7'd121;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_10_1_V_read = 7'd122;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_10_1_V_read = 7'd9;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_10_1_V_read = 7'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_10_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_10_2_V_read = 8'd104;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_10_2_V_read = 8'd201;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_10_2_V_read = 8'd11;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_10_2_V_read = 8'd255;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_10_2_V_read = 8'd25;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_10_2_V_read = 8'd241;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_10_2_V_read = 8'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_10_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_10_3_V_read = 7'd69;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_10_3_V_read = 7'd11;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_10_3_V_read = 7'd74;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_10_3_V_read = 7'd10;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_10_3_V_read = 7'd13;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_10_3_V_read = 7'd109;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_10_3_V_read = 7'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_10_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_11_0_V_read = 8'd30;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_11_0_V_read = 8'd245;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_11_0_V_read = 8'd21;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_11_0_V_read = 8'd3;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_11_0_V_read = 8'd246;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_11_0_V_read = 8'd13;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_11_0_V_read = 8'd24;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_11_0_V_read = 8'd221;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_11_0_V_read = 8'd255;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_11_0_V_read = 8'd234;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_11_0_V_read = 8'd229;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_11_0_V_read = 8'd185;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_11_0_V_read = 8'd33;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_11_0_V_read = 8'd39;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_11_0_V_read = 8'd23;
    end else if (((1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state165))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_11_0_V_read = 8'd219;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_11_0_V_read = 8'd231;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_11_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_11_1_V_read = 8'd214;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_11_1_V_read = 8'd44;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_11_1_V_read = 8'd31;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_11_1_V_read = 8'd251;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_11_1_V_read = 8'd238;
    end else if (((1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state121))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_11_1_V_read = 8'd244;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_11_1_V_read = 8'd15;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_11_1_V_read = 8'd217;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_11_1_V_read = 8'd243;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_11_1_V_read = 8'd253;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_11_1_V_read = 8'd213;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_11_1_V_read = 8'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_11_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_11_2_V_read = 6'd1;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_11_2_V_read = 6'd48;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_11_2_V_read = 6'd57;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_11_2_V_read = 6'd23;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_11_2_V_read = 6'd47;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_11_2_V_read = 6'd5;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_11_2_V_read = 6'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_11_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_11_3_V_read = 7'd105;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_11_3_V_read = 7'd33;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_11_3_V_read = 7'd107;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_11_3_V_read = 7'd5;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_11_3_V_read = 7'd23;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_11_3_V_read = 7'd14;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_11_3_V_read = 7'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_11_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_12_0_V_read = 7'd47;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_12_0_V_read = 7'd4;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_12_0_V_read = 7'd5;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_12_0_V_read = 7'd13;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_12_0_V_read = 7'd1;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_12_0_V_read = 7'd92;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_12_0_V_read = 7'd94;
    end else if (((1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state93))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_12_0_V_read = 7'd123;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_12_0_V_read = 7'd96;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_12_0_V_read = 7'd98;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_12_0_V_read = 7'd101;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_12_0_V_read = 7'd26;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_12_0_V_read = 7'd37;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_12_0_V_read = 7'd80;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_12_0_V_read = 7'd112;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_12_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_12_1_V_read = 9'd157;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_12_1_V_read = 9'd17;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_12_1_V_read = 9'd496;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_12_1_V_read = 9'd503;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_12_1_V_read = 9'd6;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_12_1_V_read = 9'd502;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_12_1_V_read = 9'd45;
    end else if (((1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state100))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_12_1_V_read = 9'd4;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_12_1_V_read = 9'd38;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_12_1_V_read = 9'd481;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state158))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_12_1_V_read = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_12_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_12_2_V_read = 7'd111;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_12_2_V_read = 7'd109;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_12_2_V_read = 7'd31;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_12_2_V_read = 7'd36;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_12_2_V_read = 7'd4;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_12_2_V_read = 7'd5;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_12_2_V_read = 7'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_12_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_12_3_V_read = 7'd58;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_12_3_V_read = 7'd22;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_12_3_V_read = 7'd101;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_12_3_V_read = 7'd28;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_12_3_V_read = 7'd16;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_12_3_V_read = 7'd3;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_12_3_V_read = 7'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_12_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_13_0_V_read = 8'd42;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_13_0_V_read = 8'd250;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_13_0_V_read = 8'd230;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_13_0_V_read = 8'd4;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_13_0_V_read = 8'd13;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_13_0_V_read = 8'd195;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_13_0_V_read = 8'd30;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_13_0_V_read = 8'd22;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_13_0_V_read = 8'd10;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_13_0_V_read = 8'd35;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_13_0_V_read = 8'd254;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_13_0_V_read = 8'd243;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_13_0_V_read = 8'd220;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_13_0_V_read = 8'd232;
    end else if (((1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state151))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_13_0_V_read = 8'd29;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_13_0_V_read = 8'd244;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_13_0_V_read = 8'd166;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_13_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_13_1_V_read = 8'd119;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_13_1_V_read = 8'd11;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_13_1_V_read = 8'd21;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_13_1_V_read = 8'd12;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_13_1_V_read = 8'd15;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_13_1_V_read = 8'd17;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_13_1_V_read = 8'd238;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_13_1_V_read = 8'd219;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_13_1_V_read = 8'd3;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_13_1_V_read = 8'd16;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_13_1_V_read = 8'd28;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_13_1_V_read = 8'd49;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_13_1_V_read = 8'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_13_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_13_2_V_read = 6'd6;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_13_2_V_read = 6'd8;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_13_2_V_read = 6'd1;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_13_2_V_read = 6'd26;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_13_2_V_read = 6'd11;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_13_2_V_read = 6'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_13_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_13_3_V_read = 6'd48;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_13_3_V_read = 6'd45;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_13_3_V_read = 6'd55;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_13_3_V_read = 6'd6;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_13_3_V_read = 6'd63;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_13_3_V_read = 6'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_13_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_14_0_V_read = 8'd132;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_14_0_V_read = 8'd251;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_14_0_V_read = 8'd27;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_14_0_V_read = 8'd25;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_14_0_V_read = 8'd24;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_14_0_V_read = 8'd244;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_14_0_V_read = 8'd232;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_14_0_V_read = 8'd248;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_14_0_V_read = 8'd223;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_14_0_V_read = 8'd247;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_14_0_V_read = 8'd9;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state107))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_14_0_V_read = 8'd10;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_14_0_V_read = 8'd63;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_14_0_V_read = 8'd3;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_14_0_V_read = 8'd230;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_14_0_V_read = 8'd31;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_14_0_V_read = 8'd44;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_14_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_14_1_V_read = 9'd106;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_14_1_V_read = 9'd13;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_14_1_V_read = 9'd2;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_14_1_V_read = 9'd502;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_14_1_V_read = 9'd4;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_14_1_V_read = 9'd14;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_14_1_V_read = 9'd21;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_14_1_V_read = 9'd12;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_14_1_V_read = 9'd478;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_14_1_V_read = 9'd44;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_14_1_V_read = 9'd32;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_14_1_V_read = 9'd87;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_14_1_V_read = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_14_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_14_2_V_read = 7'd28;
    end else if (((1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_14_2_V_read = 7'd9;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_14_2_V_read = 7'd25;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_14_2_V_read = 7'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_14_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_14_3_V_read = 8'd118;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_14_3_V_read = 8'd243;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_14_3_V_read = 8'd249;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_14_3_V_read = 8'd10;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_14_3_V_read = 8'd6;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_14_3_V_read = 8'd4;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_14_3_V_read = 8'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_14_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_15_0_V_read = 8'd183;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_15_0_V_read = 8'd244;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_15_0_V_read = 8'd238;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_15_0_V_read = 8'd15;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_15_0_V_read = 8'd250;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_15_0_V_read = 8'd33;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_15_0_V_read = 8'd233;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_15_0_V_read = 8'd213;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_15_0_V_read = 8'd255;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_15_0_V_read = 8'd215;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_15_0_V_read = 8'd5;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_15_0_V_read = 8'd8;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_15_0_V_read = 8'd3;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_15_0_V_read = 8'd251;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_15_0_V_read = 8'd224;
    end else if (((1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state151))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_15_0_V_read = 8'd9;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_15_0_V_read = 8'd52;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_15_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_15_1_V_read = 7'd78;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_15_1_V_read = 7'd31;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_15_1_V_read = 7'd14;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_15_1_V_read = 7'd108;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_15_1_V_read = 7'd21;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_15_1_V_read = 7'd100;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_15_1_V_read = 7'd124;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_15_1_V_read = 7'd117;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_15_1_V_read = 7'd40;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_15_1_V_read = 7'd12;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_15_1_V_read = 7'd45;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_15_1_V_read = 7'd18;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_15_1_V_read = 7'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_15_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_15_2_V_read = 5'd15;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_15_2_V_read = 5'd9;
    end else if (((1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state144))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_15_2_V_read = 5'd29;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_15_2_V_read = 5'd4;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_15_2_V_read = 5'd30;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_15_2_V_read = 5'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_15_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_15_3_V_read = 6'd7;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_15_3_V_read = 6'd60;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_15_3_V_read = 6'd10;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_15_3_V_read = 6'd18;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_15_3_V_read = 6'd9;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_15_3_V_read = 6'd51;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_15_3_V_read = 6'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_15_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_1_0_V_s = 9'd101;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_1_0_V_s = 9'd24;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_1_0_V_s = 9'd508;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_1_0_V_s = 9'd2;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_1_0_V_s = 9'd7;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_1_0_V_s = 9'd33;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_1_0_V_s = 9'd5;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_1_0_V_s = 9'd26;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_1_0_V_s = 9'd17;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_1_0_V_s = 9'd494;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_1_0_V_s = 9'd511;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_1_0_V_s = 9'd60;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_1_0_V_s = 9'd137;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_1_0_V_s = 9'd495;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_1_0_V_s = 9'd504;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_1_0_V_s = 9'd412;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_1_0_V_s = 9'd47;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_1_0_V_s = 9'd506;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_1_0_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_1_1_V_s = 9'd137;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_1_1_V_s = 9'd468;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_1_1_V_s = 9'd510;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_1_1_V_s = 9'd505;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_1_1_V_s = 9'd498;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_1_1_V_s = 9'd472;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_1_1_V_s = 9'd34;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_1_1_V_s = 9'd56;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_1_1_V_s = 9'd508;
    end else if (((1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state93))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_1_1_V_s = 9'd1;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_1_1_V_s = 9'd13;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_1_1_V_s = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_1_1_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_1_2_V_s = 7'd113;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_1_2_V_s = 7'd127;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_1_2_V_s = 7'd116;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_1_2_V_s = 7'd117;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_1_2_V_s = 7'd121;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_1_2_V_s = 7'd26;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_1_2_V_s = 7'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_1_2_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_1_3_V_s = 7'd47;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_1_3_V_s = 7'd34;
    end else if (((1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_1_3_V_s = 7'd2;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_1_3_V_s = 7'd126;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_1_3_V_s = 7'd111;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_1_3_V_s = 7'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_1_3_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_2_0_V_s = 8'd78;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_2_0_V_s = 8'd22;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_2_0_V_s = 8'd17;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_2_0_V_s = 8'd255;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_2_0_V_s = 8'd35;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_2_0_V_s = 8'd230;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_2_0_V_s = 8'd3;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_2_0_V_s = 8'd40;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_2_0_V_s = 8'd238;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_2_0_V_s = 8'd10;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_2_0_V_s = 8'd12;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_2_0_V_s = 8'd36;
    end else if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state158))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_2_0_V_s = 8'd8;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_2_0_V_s = 8'd251;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_2_0_V_s = 8'd65;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_2_0_V_s = 8'd181;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_2_0_V_s = 8'd15;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_2_0_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_2_1_V_s = 8'd180;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_2_1_V_s = 8'd244;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_2_1_V_s = 8'd233;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_2_1_V_s = 8'd29;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_2_1_V_s = 8'd242;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_2_1_V_s = 8'd38;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_2_1_V_s = 8'd16;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_2_1_V_s = 8'd237;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_2_1_V_s = 8'd11;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_2_1_V_s = 8'd221;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_2_1_V_s = 8'd15;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state158))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_2_1_V_s = 8'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_2_1_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_2_2_V_s = 7'd52;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_2_2_V_s = 7'd85;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_2_2_V_s = 7'd127;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_2_2_V_s = 7'd117;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_2_2_V_s = 7'd123;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_2_2_V_s = 7'd120;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_2_2_V_s = 7'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_2_2_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_2_3_V_s = 7'd44;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_2_3_V_s = 7'd106;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_2_3_V_s = 7'd13;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_2_3_V_s = 7'd12;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_2_3_V_s = 7'd1;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_2_3_V_s = 7'd10;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_2_3_V_s = 7'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_2_3_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_3_0_V_s = 8'd209;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_3_0_V_s = 8'd10;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_3_0_V_s = 8'd236;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_3_0_V_s = 8'd246;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_3_0_V_s = 8'd252;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_3_0_V_s = 8'd27;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_3_0_V_s = 8'd0;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_3_0_V_s = 8'd238;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_3_0_V_s = 8'd232;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_3_0_V_s = 8'd31;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_3_0_V_s = 8'd211;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_3_0_V_s = 8'd229;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_3_0_V_s = 8'd220;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_3_0_V_s = 8'd161;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_3_0_V_s = 8'd78;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_3_0_V_s = 8'd41;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_3_0_V_s = 8'd180;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_3_0_V_s = 8'd247;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_3_0_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_3_1_V_s = 8'd74;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_3_1_V_s = 8'd230;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_3_1_V_s = 8'd38;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_3_1_V_s = 8'd14;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_3_1_V_s = 8'd27;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_3_1_V_s = 8'd248;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_3_1_V_s = 8'd208;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_3_1_V_s = 8'd253;
    end else if (((1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state100))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_3_1_V_s = 8'd6;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_3_1_V_s = 8'd11;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_3_1_V_s = 8'd9;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_3_1_V_s = 8'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_3_1_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_3_2_V_s = 7'd78;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_3_2_V_s = 7'd10;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_3_2_V_s = 7'd16;
    end else if (((1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state137))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_3_2_V_s = 7'd111;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_3_2_V_s = 7'd108;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_3_2_V_s = 7'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_3_2_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_3_3_V_s = 8'd15;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_3_3_V_s = 8'd254;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_3_3_V_s = 8'd255;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_3_3_V_s = 8'd5;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_3_3_V_s = 8'd10;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_3_3_V_s = 8'd222;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_3_3_V_s = 8'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_3_3_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_4_0_V_s = 7'd34;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_4_0_V_s = 7'd1;
    end else if (((1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state137))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_4_0_V_s = 7'd7;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_4_0_V_s = 7'd16;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_4_0_V_s = 7'd103;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_4_0_V_s = 7'd115;
    end else if (((1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_4_0_V_s = 7'd116;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_4_0_V_s = 7'd5;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_4_0_V_s = 7'd108;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_4_0_V_s = 7'd52;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_4_0_V_s = 7'd14;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_4_0_V_s = 7'd19;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_4_0_V_s = 7'd30;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_4_0_V_s = 7'd126;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state144))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_4_0_V_s = 7'd107;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_4_0_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_4_1_V_s = 8'd77;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_4_1_V_s = 8'd231;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_4_1_V_s = 8'd18;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_4_1_V_s = 8'd229;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_4_1_V_s = 8'd6;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_4_1_V_s = 8'd244;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_4_1_V_s = 8'd239;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_4_1_V_s = 8'd254;
    end else if (((1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state100))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_4_1_V_s = 8'd22;
    end else if (((1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_4_1_V_s = 8'd230;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_4_1_V_s = 8'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_4_1_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_4_2_V_s = 8'd225;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_4_2_V_s = 8'd67;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_4_2_V_s = 8'd252;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_4_2_V_s = 8'd226;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_4_2_V_s = 8'd17;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_4_2_V_s = 8'd43;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_4_2_V_s = 8'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_4_2_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_4_3_V_s = 7'd46;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_4_3_V_s = 7'd111;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_4_3_V_s = 7'd124;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_4_3_V_s = 7'd112;
    end else if (((1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state130))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_4_3_V_s = 7'd14;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_4_3_V_s = 7'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_4_3_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_5_0_V_s = 8'd250;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_5_0_V_s = 8'd255;
    end else if (((1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state137))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_5_0_V_s = 8'd252;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_5_0_V_s = 8'd51;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_5_0_V_s = 8'd211;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_5_0_V_s = 8'd209;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_5_0_V_s = 8'd28;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_5_0_V_s = 8'd35;
    end else if (((1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_5_0_V_s = 8'd46;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_5_0_V_s = 8'd19;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_5_0_V_s = 8'd175;
    end else if (((1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state130))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_5_0_V_s = 8'd219;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_5_0_V_s = 8'd42;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_5_0_V_s = 8'd185;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_5_0_V_s = 8'd176;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_5_0_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_5_1_V_s = 9'd366;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_5_1_V_s = 9'd31;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_5_1_V_s = 9'd5;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_5_1_V_s = 9'd24;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_5_1_V_s = 9'd489;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_5_1_V_s = 9'd495;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_5_1_V_s = 9'd6;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_5_1_V_s = 9'd23;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_5_1_V_s = 9'd482;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_5_1_V_s = 9'd510;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_5_1_V_s = 9'd486;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_5_1_V_s = 9'd20;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_5_1_V_s = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_5_1_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_5_2_V_s = 7'd49;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_5_2_V_s = 7'd101;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_5_2_V_s = 7'd13;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_5_2_V_s = 7'd110;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_5_2_V_s = 7'd15;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_5_2_V_s = 7'd3;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_5_2_V_s = 7'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_5_2_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_5_3_V_s = 7'd58;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_5_3_V_s = 7'd127;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_5_3_V_s = 7'd119;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_5_3_V_s = 7'd18;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_5_3_V_s = 7'd7;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_5_3_V_s = 7'd124;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_5_3_V_s = 7'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_5_3_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_6_0_V_s = 8'd72;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_6_0_V_s = 8'd23;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_6_0_V_s = 8'd0;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_6_0_V_s = 8'd10;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_6_0_V_s = 8'd246;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_6_0_V_s = 8'd219;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_6_0_V_s = 8'd1;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_6_0_V_s = 8'd224;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_6_0_V_s = 8'd247;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_6_0_V_s = 8'd8;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_6_0_V_s = 8'd46;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_6_0_V_s = 8'd190;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_6_0_V_s = 8'd232;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_6_0_V_s = 8'd242;
    end else if (((1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state121))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_6_0_V_s = 8'd253;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_6_0_V_s = 8'd6;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_6_0_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_6_1_V_s = 7'd46;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_6_1_V_s = 7'd14;
    end else if (((1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state144))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_6_1_V_s = 7'd12;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_6_1_V_s = 7'd104;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_6_1_V_s = 7'd20;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_6_1_V_s = 7'd35;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_6_1_V_s = 7'd10;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_6_1_V_s = 7'd2;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_6_1_V_s = 7'd22;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_6_1_V_s = 7'd120;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_6_1_V_s = 7'd8;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_6_1_V_s = 7'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_6_1_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_6_2_V_s = 7'd84;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_6_2_V_s = 7'd9;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_6_2_V_s = 7'd21;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_6_2_V_s = 7'd127;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_6_2_V_s = 7'd121;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_6_2_V_s = 7'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_6_2_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_6_3_V_s = 8'd79;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_6_3_V_s = 8'd13;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_6_3_V_s = 8'd3;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_6_3_V_s = 8'd220;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_6_3_V_s = 8'd18;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_6_3_V_s = 8'd233;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_6_3_V_s = 8'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_6_3_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_7_0_V_s = 9'd152;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_7_0_V_s = 9'd503;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_7_0_V_s = 9'd29;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_7_0_V_s = 9'd508;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_7_0_V_s = 9'd505;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_7_0_V_s = 9'd5;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_7_0_V_s = 9'd506;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_7_0_V_s = 9'd58;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_7_0_V_s = 9'd54;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_7_0_V_s = 9'd77;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_7_0_V_s = 9'd25;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_7_0_V_s = 9'd498;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_7_0_V_s = 9'd35;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_7_0_V_s = 9'd34;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_7_0_V_s = 9'd31;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_7_0_V_s = 9'd485;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_7_0_V_s = 9'd451;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_7_0_V_s = 9'd17;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_7_0_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_7_1_V_s = 8'd130;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_7_1_V_s = 8'd227;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_7_1_V_s = 8'd31;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_7_1_V_s = 8'd14;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_7_1_V_s = 8'd3;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_7_1_V_s = 8'd239;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_7_1_V_s = 8'd201;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_7_1_V_s = 8'd204;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_7_1_V_s = 8'd26;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_7_1_V_s = 8'd34;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_7_1_V_s = 8'd28;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_7_1_V_s = 8'd234;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_7_1_V_s = 8'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_7_1_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_7_2_V_s = 6'd57;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_7_2_V_s = 6'd55;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_7_2_V_s = 6'd59;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_7_2_V_s = 6'd3;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_7_2_V_s = 6'd13;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_7_2_V_s = 6'd12;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_7_2_V_s = 6'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_7_2_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_7_3_V_s = 8'd126;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_7_3_V_s = 8'd28;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_7_3_V_s = 8'd5;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_7_3_V_s = 8'd255;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_7_3_V_s = 8'd245;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_7_3_V_s = 8'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_7_3_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_8_0_V_s = 8'd207;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_8_0_V_s = 8'd7;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_8_0_V_s = 8'd255;
    end else if (((1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state137))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_8_0_V_s = 8'd250;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_8_0_V_s = 8'd28;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_8_0_V_s = 8'd204;
    end else if (((1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state100))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_8_0_V_s = 8'd248;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_8_0_V_s = 8'd79;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_8_0_V_s = 8'd30;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_8_0_V_s = 8'd29;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_8_0_V_s = 8'd21;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_8_0_V_s = 8'd22;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_8_0_V_s = 8'd15;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_8_0_V_s = 8'd13;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state107))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_8_0_V_s = 8'd233;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_8_0_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_8_1_V_s = 7'd95;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_8_1_V_s = 7'd104;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_8_1_V_s = 7'd111;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_8_1_V_s = 7'd121;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_8_1_V_s = 7'd120;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_8_1_V_s = 7'd114;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_8_1_V_s = 7'd118;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_8_1_V_s = 7'd23;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_8_1_V_s = 7'd126;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_8_1_V_s = 7'd80;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_8_1_V_s = 7'd25;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_8_1_V_s = 7'd99;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_8_1_V_s = 7'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_8_1_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_8_2_V_s = 7'd33;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_8_2_V_s = 7'd105;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_8_2_V_s = 7'd114;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_8_2_V_s = 7'd123;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_8_2_V_s = 7'd2;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_8_2_V_s = 7'd119;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_8_2_V_s = 7'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_8_2_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_8_3_V_s = 7'd99;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_8_3_V_s = 7'd88;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_8_3_V_s = 7'd10;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_8_3_V_s = 7'd2;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_8_3_V_s = 7'd103;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_8_3_V_s = 7'd105;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_8_3_V_s = 7'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_8_3_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_9_0_V_s = 7'd116;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_9_0_V_s = 7'd125;
    end else if (((1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state130))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_9_0_V_s = 7'd122;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_9_0_V_s = 7'd75;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_9_0_V_s = 7'd9;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_9_0_V_s = 7'd3;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_9_0_V_s = 7'd11;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_9_0_V_s = 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_9_0_V_s = 7'd123;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_9_0_V_s = 7'd94;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_9_0_V_s = 7'd77;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_9_0_V_s = 7'd69;
    end else if (((1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state165))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_9_0_V_s = 7'd14;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_9_0_V_s = 7'd108;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state137))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_9_0_V_s = 7'd93;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_9_0_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_9_1_V_s = 9'd133;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_9_1_V_s = 9'd9;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_9_1_V_s = 9'd34;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_9_1_V_s = 9'd505;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_9_1_V_s = 9'd489;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_9_1_V_s = 9'd508;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_9_1_V_s = 9'd67;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_9_1_V_s = 9'd468;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_9_1_V_s = 9'd4;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_9_1_V_s = 9'd25;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_9_1_V_s = 9'd50;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_9_1_V_s = 9'd462;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_9_1_V_s = 9'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_9_1_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_9_2_V_s = 8'd167;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_9_2_V_s = 8'd7;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_9_2_V_s = 8'd48;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_9_2_V_s = 8'd28;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_9_2_V_s = 8'd19;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_9_2_V_s = 8'd9;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_9_2_V_s = 8'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_9_2_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_9_3_V_s = 8'd171;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_9_3_V_s = 8'd216;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_9_3_V_s = 8'd233;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_9_3_V_s = 8'd246;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_9_3_V_s = 8'd6;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_9_3_V_s = 8'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_9_3_V_s = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_V_offset = c_out68_0_reg_5813;
    end else if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_V_offset = c_out66_0_reg_5790;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_V_offset = c_out64_0_reg_5767;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_V_offset = c_out62_0_reg_5744;
    end else if ((1'b1 == ap_CS_fsm_state137)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_V_offset = c_out60_0_reg_5721;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_V_offset = c_out58_0_reg_5698;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_V_offset = zext_ln152_11_reg_20176;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_V_offset = zext_ln152_9_reg_20145;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_V_offset = zext_ln152_7_reg_20114;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_V_offset = zext_ln152_5_reg_20083;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_V_offset = zext_ln152_3_reg_20052;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_V_offset = zext_ln152_1_reg_20021;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36))) begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_V_offset = 3'd0;
    end else begin
        grp_bn_relu_shortcut_fu_7997_relu_y_bias_V_offset = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state86))) begin
        grp_bn_relu_shortcut_fu_7997_stride = 4'd2;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93))) begin
        grp_bn_relu_shortcut_fu_7997_stride = 4'd1;
    end else begin
        grp_bn_relu_shortcut_fu_7997_stride = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131))) begin
        grp_quant_and_pack_fu_7788_H_fmap = 7'd8;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        grp_quant_and_pack_fu_7788_H_fmap = 7'd16;
    end else if (((1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30))) begin
        grp_quant_and_pack_fu_7788_H_fmap = 7'd32;
    end else begin
        grp_quant_and_pack_fu_7788_H_fmap = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131))) begin
        grp_quant_and_pack_fu_7788_in_channels = 8'd64;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        grp_quant_and_pack_fu_7788_in_channels = 8'd32;
    end else if (((1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30))) begin
        grp_quant_and_pack_fu_7788_in_channels = 8'd16;
    end else begin
        grp_quant_and_pack_fu_7788_in_channels = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state170)) begin
        linear_out_buf_V_address0 = zext_ln703_fu_19623_p1;
    end else if ((1'b1 == ap_CS_fsm_state166)) begin
        linear_out_buf_V_address0 = zext_ln694_fu_19606_p1;
    end else if ((1'b1 == ap_CS_fsm_state169)) begin
        linear_out_buf_V_address0 = grp_matmul_fu_18923_outputs_V_address0;
    end else begin
        linear_out_buf_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state170) | (1'b1 == ap_CS_fsm_state166))) begin
        linear_out_buf_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state169)) begin
        linear_out_buf_V_ce0 = grp_matmul_fu_18923_outputs_V_ce0;
    end else begin
        linear_out_buf_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state166)) begin
        linear_out_buf_V_d0 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state169)) begin
        linear_out_buf_V_d0 = grp_matmul_fu_18923_outputs_V_d0;
    end else begin
        linear_out_buf_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln693_fu_19594_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state166))) begin
        linear_out_buf_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state169)) begin
        linear_out_buf_V_we0 = grp_matmul_fu_18923_outputs_V_we0;
    end else begin
        linear_out_buf_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        msb_fmap_0_V_address0 = msb_fmap_0_V_addr_1_reg_19986;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        msb_fmap_0_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        msb_fmap_0_V_address0 = grp_quant_and_pack_fu_7788_msb_buffer_0_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state16))) begin
        msb_fmap_0_V_address0 = grp_binary_conv3x3_tile_fu_5847_msb_inputs_V_address0;
    end else begin
        msb_fmap_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        msb_fmap_0_V_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        msb_fmap_0_V_ce0 = grp_quant_and_pack_fu_7788_msb_buffer_0_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state16))) begin
        msb_fmap_0_V_ce0 = grp_binary_conv3x3_tile_fu_5847_msb_inputs_V_ce0;
    end else begin
        msb_fmap_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        msb_fmap_0_V_ce1 = grp_quant_and_pack_fu_7788_msb_buffer_0_V_ce1;
    end else begin
        msb_fmap_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        msb_fmap_0_V_d0 = IMG_addr_read_reg_20001;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        msb_fmap_0_V_d0 = 64'd0;
    end else begin
        msb_fmap_0_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((c33_0_reg_5520 == 2'd0) & (1'b1 == ap_CS_fsm_state15)))) begin
        msb_fmap_0_V_we0 = 1'b1;
    end else begin
        msb_fmap_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        msb_fmap_0_V_we1 = grp_quant_and_pack_fu_7788_msb_buffer_0_V_we1;
    end else begin
        msb_fmap_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        msb_fmap_1_V_address0 = msb_fmap_1_V_addr_1_reg_19991;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        msb_fmap_1_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        msb_fmap_1_V_address0 = grp_quant_and_pack_fu_7788_msb_buffer_1_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18))) begin
        msb_fmap_1_V_address0 = grp_binary_conv3x3_tile_fu_5847_msb_inputs_V_address0;
    end else begin
        msb_fmap_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        msb_fmap_1_V_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        msb_fmap_1_V_ce0 = grp_quant_and_pack_fu_7788_msb_buffer_1_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18))) begin
        msb_fmap_1_V_ce0 = grp_binary_conv3x3_tile_fu_5847_msb_inputs_V_ce0;
    end else begin
        msb_fmap_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        msb_fmap_1_V_ce1 = grp_quant_and_pack_fu_7788_msb_buffer_1_V_ce1;
    end else begin
        msb_fmap_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        msb_fmap_1_V_d0 = IMG_addr_read_reg_20001;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        msb_fmap_1_V_d0 = 64'd0;
    end else begin
        msb_fmap_1_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((c33_0_reg_5520 == 2'd1) & (1'b1 == ap_CS_fsm_state15)))) begin
        msb_fmap_1_V_we0 = 1'b1;
    end else begin
        msb_fmap_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        msb_fmap_1_V_we1 = grp_quant_and_pack_fu_7788_msb_buffer_1_V_we1;
    end else begin
        msb_fmap_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        msb_fmap_2_V_address0 = msb_fmap_2_V_addr_1_reg_19996;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        msb_fmap_2_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22))) begin
        msb_fmap_2_V_address0 = grp_binary_conv3x3_tile_fu_5847_msb_inputs_V_address0;
    end else begin
        msb_fmap_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        msb_fmap_2_V_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22))) begin
        msb_fmap_2_V_ce0 = grp_binary_conv3x3_tile_fu_5847_msb_inputs_V_ce0;
    end else begin
        msb_fmap_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        msb_fmap_2_V_d0 = IMG_addr_read_reg_20001;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        msb_fmap_2_V_d0 = 64'd0;
    end else begin
        msb_fmap_2_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~(c33_0_reg_5520 == 2'd1) & ~(c33_0_reg_5520 == 2'd0) & (1'b1 == ap_CS_fsm_state15)))) begin
        msb_fmap_2_V_we0 = 1'b1;
    end else begin
        msb_fmap_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_0_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_0_V_address0 = grp_bn1_fu_18887_out_buf_0_0_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_0_0_V_address0 = grp_avgpool_8x8_fu_18817_inputs_0_0_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_0_V_address0 = grp_avgpool_concat_fu_18743_outputs_0_0_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_0_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_0_0_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_0_0_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_0_0_V_address0;
    end else begin
        out_buf_0_0_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_0_V_address1 = grp_avgpool_concat_fu_18743_outputs_0_0_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_0_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_0_0_V_address1;
    end else begin
        out_buf_0_0_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_0_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_0_V_ce0 = grp_bn1_fu_18887_out_buf_0_0_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_0_0_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_0_0_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_0_V_ce0 = grp_avgpool_concat_fu_18743_outputs_0_0_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_0_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_0_0_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_0_0_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_0_0_V_ce0;
    end else begin
        out_buf_0_0_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_0_V_ce1 = grp_avgpool_concat_fu_18743_outputs_0_0_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_0_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_0_0_V_ce1;
    end else begin
        out_buf_0_0_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_0_V_d0 = 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_0_V_d0 = grp_bn1_fu_18887_out_buf_0_0_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_0_V_d0 = grp_avgpool_concat_fu_18743_outputs_0_0_V_d0;
    end else begin
        out_buf_0_0_0_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_0_V_d1 = grp_avgpool_concat_fu_18743_outputs_0_0_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_0_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_0_0_V_d1;
    end else begin
        out_buf_0_0_0_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_0_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_0_V_we0 = grp_bn1_fu_18887_out_buf_0_0_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_0_V_we0 = grp_avgpool_concat_fu_18743_outputs_0_0_V_we0;
    end else begin
        out_buf_0_0_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_0_V_we1 = grp_avgpool_concat_fu_18743_outputs_0_0_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_0_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_0_0_V_we1;
    end else begin
        out_buf_0_0_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_10_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_10_V_address0 = grp_bn1_fu_18887_out_buf_0_10_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_0_10_V_address0 = grp_avgpool_8x8_fu_18817_inputs_0_10_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_10_V_address0 = grp_avgpool_concat_fu_18743_outputs_0_10_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_10_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_0_10_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_0_10_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_0_10_V_address0;
    end else begin
        out_buf_0_0_10_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_10_V_address1 = grp_avgpool_concat_fu_18743_outputs_0_10_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_10_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_0_10_V_address1;
    end else begin
        out_buf_0_0_10_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_10_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_10_V_ce0 = grp_bn1_fu_18887_out_buf_0_10_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_0_10_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_0_10_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_10_V_ce0 = grp_avgpool_concat_fu_18743_outputs_0_10_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_10_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_0_10_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_0_10_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_0_10_V_ce0;
    end else begin
        out_buf_0_0_10_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_10_V_ce1 = grp_avgpool_concat_fu_18743_outputs_0_10_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_10_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_0_10_V_ce1;
    end else begin
        out_buf_0_0_10_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_10_V_d0 = 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_10_V_d0 = grp_bn1_fu_18887_out_buf_0_10_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_10_V_d0 = grp_avgpool_concat_fu_18743_outputs_0_10_V_d0;
    end else begin
        out_buf_0_0_10_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_10_V_d1 = grp_avgpool_concat_fu_18743_outputs_0_10_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_10_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_0_10_V_d1;
    end else begin
        out_buf_0_0_10_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_10_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_10_V_we0 = grp_bn1_fu_18887_out_buf_0_10_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_10_V_we0 = grp_avgpool_concat_fu_18743_outputs_0_10_V_we0;
    end else begin
        out_buf_0_0_10_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_10_V_we1 = grp_avgpool_concat_fu_18743_outputs_0_10_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_10_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_0_10_V_we1;
    end else begin
        out_buf_0_0_10_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_11_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_11_V_address0 = grp_bn1_fu_18887_out_buf_0_11_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_0_11_V_address0 = grp_avgpool_8x8_fu_18817_inputs_0_11_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_11_V_address0 = grp_avgpool_concat_fu_18743_outputs_0_11_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_11_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_0_11_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_0_11_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_0_11_V_address0;
    end else begin
        out_buf_0_0_11_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_11_V_address1 = grp_avgpool_concat_fu_18743_outputs_0_11_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_11_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_0_11_V_address1;
    end else begin
        out_buf_0_0_11_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_11_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_11_V_ce0 = grp_bn1_fu_18887_out_buf_0_11_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_0_11_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_0_11_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_11_V_ce0 = grp_avgpool_concat_fu_18743_outputs_0_11_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_11_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_0_11_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_0_11_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_0_11_V_ce0;
    end else begin
        out_buf_0_0_11_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_11_V_ce1 = grp_avgpool_concat_fu_18743_outputs_0_11_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_11_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_0_11_V_ce1;
    end else begin
        out_buf_0_0_11_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_11_V_d0 = 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_11_V_d0 = grp_bn1_fu_18887_out_buf_0_11_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_11_V_d0 = grp_avgpool_concat_fu_18743_outputs_0_11_V_d0;
    end else begin
        out_buf_0_0_11_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_11_V_d1 = grp_avgpool_concat_fu_18743_outputs_0_11_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_11_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_0_11_V_d1;
    end else begin
        out_buf_0_0_11_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_11_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_11_V_we0 = grp_bn1_fu_18887_out_buf_0_11_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_11_V_we0 = grp_avgpool_concat_fu_18743_outputs_0_11_V_we0;
    end else begin
        out_buf_0_0_11_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_11_V_we1 = grp_avgpool_concat_fu_18743_outputs_0_11_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_11_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_0_11_V_we1;
    end else begin
        out_buf_0_0_11_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_12_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_12_V_address0 = grp_bn1_fu_18887_out_buf_0_12_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_0_12_V_address0 = grp_avgpool_8x8_fu_18817_inputs_0_12_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_12_V_address0 = grp_avgpool_concat_fu_18743_outputs_0_12_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_12_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_0_12_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_0_12_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_0_12_V_address0;
    end else begin
        out_buf_0_0_12_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_12_V_address1 = grp_avgpool_concat_fu_18743_outputs_0_12_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_12_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_0_12_V_address1;
    end else begin
        out_buf_0_0_12_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_12_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_12_V_ce0 = grp_bn1_fu_18887_out_buf_0_12_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_0_12_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_0_12_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_12_V_ce0 = grp_avgpool_concat_fu_18743_outputs_0_12_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_12_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_0_12_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_0_12_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_0_12_V_ce0;
    end else begin
        out_buf_0_0_12_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_12_V_ce1 = grp_avgpool_concat_fu_18743_outputs_0_12_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_12_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_0_12_V_ce1;
    end else begin
        out_buf_0_0_12_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_12_V_d0 = 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_12_V_d0 = grp_bn1_fu_18887_out_buf_0_12_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_12_V_d0 = grp_avgpool_concat_fu_18743_outputs_0_12_V_d0;
    end else begin
        out_buf_0_0_12_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_12_V_d1 = grp_avgpool_concat_fu_18743_outputs_0_12_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_12_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_0_12_V_d1;
    end else begin
        out_buf_0_0_12_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_12_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_12_V_we0 = grp_bn1_fu_18887_out_buf_0_12_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_12_V_we0 = grp_avgpool_concat_fu_18743_outputs_0_12_V_we0;
    end else begin
        out_buf_0_0_12_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_12_V_we1 = grp_avgpool_concat_fu_18743_outputs_0_12_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_12_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_0_12_V_we1;
    end else begin
        out_buf_0_0_12_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_13_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_13_V_address0 = grp_bn1_fu_18887_out_buf_0_13_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_0_13_V_address0 = grp_avgpool_8x8_fu_18817_inputs_0_13_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_13_V_address0 = grp_avgpool_concat_fu_18743_outputs_0_13_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_13_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_0_13_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_0_13_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_0_13_V_address0;
    end else begin
        out_buf_0_0_13_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_13_V_address1 = grp_avgpool_concat_fu_18743_outputs_0_13_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_13_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_0_13_V_address1;
    end else begin
        out_buf_0_0_13_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_13_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_13_V_ce0 = grp_bn1_fu_18887_out_buf_0_13_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_0_13_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_0_13_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_13_V_ce0 = grp_avgpool_concat_fu_18743_outputs_0_13_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_13_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_0_13_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_0_13_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_0_13_V_ce0;
    end else begin
        out_buf_0_0_13_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_13_V_ce1 = grp_avgpool_concat_fu_18743_outputs_0_13_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_13_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_0_13_V_ce1;
    end else begin
        out_buf_0_0_13_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_13_V_d0 = 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_13_V_d0 = grp_bn1_fu_18887_out_buf_0_13_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_13_V_d0 = grp_avgpool_concat_fu_18743_outputs_0_13_V_d0;
    end else begin
        out_buf_0_0_13_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_13_V_d1 = grp_avgpool_concat_fu_18743_outputs_0_13_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_13_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_0_13_V_d1;
    end else begin
        out_buf_0_0_13_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_13_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_13_V_we0 = grp_bn1_fu_18887_out_buf_0_13_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_13_V_we0 = grp_avgpool_concat_fu_18743_outputs_0_13_V_we0;
    end else begin
        out_buf_0_0_13_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_13_V_we1 = grp_avgpool_concat_fu_18743_outputs_0_13_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_13_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_0_13_V_we1;
    end else begin
        out_buf_0_0_13_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_14_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_14_V_address0 = grp_bn1_fu_18887_out_buf_0_14_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_0_14_V_address0 = grp_avgpool_8x8_fu_18817_inputs_0_14_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_14_V_address0 = grp_avgpool_concat_fu_18743_outputs_0_14_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_14_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_0_14_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_0_14_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_0_14_V_address0;
    end else begin
        out_buf_0_0_14_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_14_V_address1 = grp_avgpool_concat_fu_18743_outputs_0_14_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_14_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_0_14_V_address1;
    end else begin
        out_buf_0_0_14_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_14_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_14_V_ce0 = grp_bn1_fu_18887_out_buf_0_14_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_0_14_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_0_14_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_14_V_ce0 = grp_avgpool_concat_fu_18743_outputs_0_14_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_14_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_0_14_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_0_14_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_0_14_V_ce0;
    end else begin
        out_buf_0_0_14_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_14_V_ce1 = grp_avgpool_concat_fu_18743_outputs_0_14_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_14_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_0_14_V_ce1;
    end else begin
        out_buf_0_0_14_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_14_V_d0 = 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_14_V_d0 = grp_bn1_fu_18887_out_buf_0_14_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_14_V_d0 = grp_avgpool_concat_fu_18743_outputs_0_14_V_d0;
    end else begin
        out_buf_0_0_14_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_14_V_d1 = grp_avgpool_concat_fu_18743_outputs_0_14_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_14_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_0_14_V_d1;
    end else begin
        out_buf_0_0_14_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_14_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_14_V_we0 = grp_bn1_fu_18887_out_buf_0_14_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_14_V_we0 = grp_avgpool_concat_fu_18743_outputs_0_14_V_we0;
    end else begin
        out_buf_0_0_14_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_14_V_we1 = grp_avgpool_concat_fu_18743_outputs_0_14_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_14_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_0_14_V_we1;
    end else begin
        out_buf_0_0_14_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_15_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_15_V_address0 = grp_bn1_fu_18887_out_buf_0_15_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_0_15_V_address0 = grp_avgpool_8x8_fu_18817_inputs_0_15_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_15_V_address0 = grp_avgpool_concat_fu_18743_outputs_0_15_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_15_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_0_15_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_0_15_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_0_15_V_address0;
    end else begin
        out_buf_0_0_15_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_15_V_address1 = grp_avgpool_concat_fu_18743_outputs_0_15_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_15_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_0_15_V_address1;
    end else begin
        out_buf_0_0_15_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_15_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_15_V_ce0 = grp_bn1_fu_18887_out_buf_0_15_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_0_15_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_0_15_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_15_V_ce0 = grp_avgpool_concat_fu_18743_outputs_0_15_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_15_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_0_15_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_0_15_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_0_15_V_ce0;
    end else begin
        out_buf_0_0_15_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_15_V_ce1 = grp_avgpool_concat_fu_18743_outputs_0_15_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_15_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_0_15_V_ce1;
    end else begin
        out_buf_0_0_15_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_15_V_d0 = 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_15_V_d0 = grp_bn1_fu_18887_out_buf_0_15_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_15_V_d0 = grp_avgpool_concat_fu_18743_outputs_0_15_V_d0;
    end else begin
        out_buf_0_0_15_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_15_V_d1 = grp_avgpool_concat_fu_18743_outputs_0_15_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_15_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_0_15_V_d1;
    end else begin
        out_buf_0_0_15_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_15_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_15_V_we0 = grp_bn1_fu_18887_out_buf_0_15_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_15_V_we0 = grp_avgpool_concat_fu_18743_outputs_0_15_V_we0;
    end else begin
        out_buf_0_0_15_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_15_V_we1 = grp_avgpool_concat_fu_18743_outputs_0_15_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_15_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_0_15_V_we1;
    end else begin
        out_buf_0_0_15_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_1_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_1_V_address0 = grp_bn1_fu_18887_out_buf_0_1_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_0_1_V_address0 = grp_avgpool_8x8_fu_18817_inputs_0_1_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_1_V_address0 = grp_avgpool_concat_fu_18743_outputs_0_1_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_1_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_0_1_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_0_1_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_0_1_V_address0;
    end else begin
        out_buf_0_0_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_1_V_address1 = grp_avgpool_concat_fu_18743_outputs_0_1_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_1_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_0_1_V_address1;
    end else begin
        out_buf_0_0_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_1_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_1_V_ce0 = grp_bn1_fu_18887_out_buf_0_1_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_0_1_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_0_1_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_1_V_ce0 = grp_avgpool_concat_fu_18743_outputs_0_1_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_1_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_0_1_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_0_1_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_0_1_V_ce0;
    end else begin
        out_buf_0_0_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_1_V_ce1 = grp_avgpool_concat_fu_18743_outputs_0_1_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_1_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_0_1_V_ce1;
    end else begin
        out_buf_0_0_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_1_V_d0 = 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_1_V_d0 = grp_bn1_fu_18887_out_buf_0_1_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_1_V_d0 = grp_avgpool_concat_fu_18743_outputs_0_1_V_d0;
    end else begin
        out_buf_0_0_1_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_1_V_d1 = grp_avgpool_concat_fu_18743_outputs_0_1_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_1_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_0_1_V_d1;
    end else begin
        out_buf_0_0_1_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_1_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_1_V_we0 = grp_bn1_fu_18887_out_buf_0_1_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_1_V_we0 = grp_avgpool_concat_fu_18743_outputs_0_1_V_we0;
    end else begin
        out_buf_0_0_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_1_V_we1 = grp_avgpool_concat_fu_18743_outputs_0_1_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_1_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_0_1_V_we1;
    end else begin
        out_buf_0_0_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_2_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_2_V_address0 = grp_bn1_fu_18887_out_buf_0_2_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_0_2_V_address0 = grp_avgpool_8x8_fu_18817_inputs_0_2_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_2_V_address0 = grp_avgpool_concat_fu_18743_outputs_0_2_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_2_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_0_2_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_0_2_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_0_2_V_address0;
    end else begin
        out_buf_0_0_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_2_V_address1 = grp_avgpool_concat_fu_18743_outputs_0_2_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_2_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_0_2_V_address1;
    end else begin
        out_buf_0_0_2_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_2_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_2_V_ce0 = grp_bn1_fu_18887_out_buf_0_2_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_0_2_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_0_2_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_2_V_ce0 = grp_avgpool_concat_fu_18743_outputs_0_2_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_2_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_0_2_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_0_2_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_0_2_V_ce0;
    end else begin
        out_buf_0_0_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_2_V_ce1 = grp_avgpool_concat_fu_18743_outputs_0_2_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_2_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_0_2_V_ce1;
    end else begin
        out_buf_0_0_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_2_V_d0 = 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_2_V_d0 = grp_bn1_fu_18887_out_buf_0_2_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_2_V_d0 = grp_avgpool_concat_fu_18743_outputs_0_2_V_d0;
    end else begin
        out_buf_0_0_2_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_2_V_d1 = grp_avgpool_concat_fu_18743_outputs_0_2_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_2_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_0_2_V_d1;
    end else begin
        out_buf_0_0_2_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_2_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_2_V_we0 = grp_bn1_fu_18887_out_buf_0_2_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_2_V_we0 = grp_avgpool_concat_fu_18743_outputs_0_2_V_we0;
    end else begin
        out_buf_0_0_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_2_V_we1 = grp_avgpool_concat_fu_18743_outputs_0_2_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_2_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_0_2_V_we1;
    end else begin
        out_buf_0_0_2_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_3_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_3_V_address0 = grp_bn1_fu_18887_out_buf_0_3_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_0_3_V_address0 = grp_avgpool_8x8_fu_18817_inputs_0_3_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_3_V_address0 = grp_avgpool_concat_fu_18743_outputs_0_3_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_3_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_0_3_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_0_3_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_0_3_V_address0;
    end else begin
        out_buf_0_0_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_3_V_address1 = grp_avgpool_concat_fu_18743_outputs_0_3_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_3_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_0_3_V_address1;
    end else begin
        out_buf_0_0_3_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_3_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_3_V_ce0 = grp_bn1_fu_18887_out_buf_0_3_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_0_3_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_0_3_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_3_V_ce0 = grp_avgpool_concat_fu_18743_outputs_0_3_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_3_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_0_3_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_0_3_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_0_3_V_ce0;
    end else begin
        out_buf_0_0_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_3_V_ce1 = grp_avgpool_concat_fu_18743_outputs_0_3_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_3_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_0_3_V_ce1;
    end else begin
        out_buf_0_0_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_3_V_d0 = 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_3_V_d0 = grp_bn1_fu_18887_out_buf_0_3_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_3_V_d0 = grp_avgpool_concat_fu_18743_outputs_0_3_V_d0;
    end else begin
        out_buf_0_0_3_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_3_V_d1 = grp_avgpool_concat_fu_18743_outputs_0_3_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_3_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_0_3_V_d1;
    end else begin
        out_buf_0_0_3_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_3_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_3_V_we0 = grp_bn1_fu_18887_out_buf_0_3_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_3_V_we0 = grp_avgpool_concat_fu_18743_outputs_0_3_V_we0;
    end else begin
        out_buf_0_0_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_3_V_we1 = grp_avgpool_concat_fu_18743_outputs_0_3_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_3_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_0_3_V_we1;
    end else begin
        out_buf_0_0_3_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_4_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_4_V_address0 = grp_bn1_fu_18887_out_buf_0_4_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_0_4_V_address0 = grp_avgpool_8x8_fu_18817_inputs_0_4_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_4_V_address0 = grp_avgpool_concat_fu_18743_outputs_0_4_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_4_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_0_4_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_0_4_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_0_4_V_address0;
    end else begin
        out_buf_0_0_4_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_4_V_address1 = grp_avgpool_concat_fu_18743_outputs_0_4_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_4_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_0_4_V_address1;
    end else begin
        out_buf_0_0_4_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_4_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_4_V_ce0 = grp_bn1_fu_18887_out_buf_0_4_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_0_4_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_0_4_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_4_V_ce0 = grp_avgpool_concat_fu_18743_outputs_0_4_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_4_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_0_4_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_0_4_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_0_4_V_ce0;
    end else begin
        out_buf_0_0_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_4_V_ce1 = grp_avgpool_concat_fu_18743_outputs_0_4_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_4_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_0_4_V_ce1;
    end else begin
        out_buf_0_0_4_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_4_V_d0 = 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_4_V_d0 = grp_bn1_fu_18887_out_buf_0_4_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_4_V_d0 = grp_avgpool_concat_fu_18743_outputs_0_4_V_d0;
    end else begin
        out_buf_0_0_4_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_4_V_d1 = grp_avgpool_concat_fu_18743_outputs_0_4_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_4_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_0_4_V_d1;
    end else begin
        out_buf_0_0_4_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_4_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_4_V_we0 = grp_bn1_fu_18887_out_buf_0_4_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_4_V_we0 = grp_avgpool_concat_fu_18743_outputs_0_4_V_we0;
    end else begin
        out_buf_0_0_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_4_V_we1 = grp_avgpool_concat_fu_18743_outputs_0_4_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_4_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_0_4_V_we1;
    end else begin
        out_buf_0_0_4_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_5_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_5_V_address0 = grp_bn1_fu_18887_out_buf_0_5_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_0_5_V_address0 = grp_avgpool_8x8_fu_18817_inputs_0_5_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_5_V_address0 = grp_avgpool_concat_fu_18743_outputs_0_5_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_5_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_0_5_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_0_5_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_0_5_V_address0;
    end else begin
        out_buf_0_0_5_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_5_V_address1 = grp_avgpool_concat_fu_18743_outputs_0_5_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_5_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_0_5_V_address1;
    end else begin
        out_buf_0_0_5_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_5_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_5_V_ce0 = grp_bn1_fu_18887_out_buf_0_5_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_0_5_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_0_5_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_5_V_ce0 = grp_avgpool_concat_fu_18743_outputs_0_5_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_5_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_0_5_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_0_5_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_0_5_V_ce0;
    end else begin
        out_buf_0_0_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_5_V_ce1 = grp_avgpool_concat_fu_18743_outputs_0_5_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_5_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_0_5_V_ce1;
    end else begin
        out_buf_0_0_5_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_5_V_d0 = 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_5_V_d0 = grp_bn1_fu_18887_out_buf_0_5_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_5_V_d0 = grp_avgpool_concat_fu_18743_outputs_0_5_V_d0;
    end else begin
        out_buf_0_0_5_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_5_V_d1 = grp_avgpool_concat_fu_18743_outputs_0_5_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_5_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_0_5_V_d1;
    end else begin
        out_buf_0_0_5_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_5_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_5_V_we0 = grp_bn1_fu_18887_out_buf_0_5_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_5_V_we0 = grp_avgpool_concat_fu_18743_outputs_0_5_V_we0;
    end else begin
        out_buf_0_0_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_5_V_we1 = grp_avgpool_concat_fu_18743_outputs_0_5_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_5_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_0_5_V_we1;
    end else begin
        out_buf_0_0_5_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_6_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_6_V_address0 = grp_bn1_fu_18887_out_buf_0_6_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_0_6_V_address0 = grp_avgpool_8x8_fu_18817_inputs_0_6_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_6_V_address0 = grp_avgpool_concat_fu_18743_outputs_0_6_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_6_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_0_6_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_0_6_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_0_6_V_address0;
    end else begin
        out_buf_0_0_6_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_6_V_address1 = grp_avgpool_concat_fu_18743_outputs_0_6_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_6_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_0_6_V_address1;
    end else begin
        out_buf_0_0_6_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_6_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_6_V_ce0 = grp_bn1_fu_18887_out_buf_0_6_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_0_6_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_0_6_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_6_V_ce0 = grp_avgpool_concat_fu_18743_outputs_0_6_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_6_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_0_6_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_0_6_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_0_6_V_ce0;
    end else begin
        out_buf_0_0_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_6_V_ce1 = grp_avgpool_concat_fu_18743_outputs_0_6_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_6_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_0_6_V_ce1;
    end else begin
        out_buf_0_0_6_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_6_V_d0 = 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_6_V_d0 = grp_bn1_fu_18887_out_buf_0_6_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_6_V_d0 = grp_avgpool_concat_fu_18743_outputs_0_6_V_d0;
    end else begin
        out_buf_0_0_6_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_6_V_d1 = grp_avgpool_concat_fu_18743_outputs_0_6_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_6_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_0_6_V_d1;
    end else begin
        out_buf_0_0_6_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_6_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_6_V_we0 = grp_bn1_fu_18887_out_buf_0_6_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_6_V_we0 = grp_avgpool_concat_fu_18743_outputs_0_6_V_we0;
    end else begin
        out_buf_0_0_6_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_6_V_we1 = grp_avgpool_concat_fu_18743_outputs_0_6_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_6_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_0_6_V_we1;
    end else begin
        out_buf_0_0_6_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_7_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_7_V_address0 = grp_bn1_fu_18887_out_buf_0_7_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_0_7_V_address0 = grp_avgpool_8x8_fu_18817_inputs_0_7_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_7_V_address0 = grp_avgpool_concat_fu_18743_outputs_0_7_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_7_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_0_7_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_0_7_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_0_7_V_address0;
    end else begin
        out_buf_0_0_7_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_7_V_address1 = grp_avgpool_concat_fu_18743_outputs_0_7_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_7_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_0_7_V_address1;
    end else begin
        out_buf_0_0_7_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_7_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_7_V_ce0 = grp_bn1_fu_18887_out_buf_0_7_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_0_7_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_0_7_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_7_V_ce0 = grp_avgpool_concat_fu_18743_outputs_0_7_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_7_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_0_7_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_0_7_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_0_7_V_ce0;
    end else begin
        out_buf_0_0_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_7_V_ce1 = grp_avgpool_concat_fu_18743_outputs_0_7_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_7_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_0_7_V_ce1;
    end else begin
        out_buf_0_0_7_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_7_V_d0 = 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_7_V_d0 = grp_bn1_fu_18887_out_buf_0_7_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_7_V_d0 = grp_avgpool_concat_fu_18743_outputs_0_7_V_d0;
    end else begin
        out_buf_0_0_7_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_7_V_d1 = grp_avgpool_concat_fu_18743_outputs_0_7_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_7_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_0_7_V_d1;
    end else begin
        out_buf_0_0_7_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_7_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_7_V_we0 = grp_bn1_fu_18887_out_buf_0_7_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_7_V_we0 = grp_avgpool_concat_fu_18743_outputs_0_7_V_we0;
    end else begin
        out_buf_0_0_7_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_7_V_we1 = grp_avgpool_concat_fu_18743_outputs_0_7_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_7_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_0_7_V_we1;
    end else begin
        out_buf_0_0_7_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_8_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_8_V_address0 = grp_bn1_fu_18887_out_buf_0_8_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_0_8_V_address0 = grp_avgpool_8x8_fu_18817_inputs_0_8_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_8_V_address0 = grp_avgpool_concat_fu_18743_outputs_0_8_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_8_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_0_8_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_0_8_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_0_8_V_address0;
    end else begin
        out_buf_0_0_8_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_8_V_address1 = grp_avgpool_concat_fu_18743_outputs_0_8_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_8_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_0_8_V_address1;
    end else begin
        out_buf_0_0_8_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_8_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_8_V_ce0 = grp_bn1_fu_18887_out_buf_0_8_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_0_8_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_0_8_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_8_V_ce0 = grp_avgpool_concat_fu_18743_outputs_0_8_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_8_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_0_8_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_0_8_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_0_8_V_ce0;
    end else begin
        out_buf_0_0_8_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_8_V_ce1 = grp_avgpool_concat_fu_18743_outputs_0_8_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_8_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_0_8_V_ce1;
    end else begin
        out_buf_0_0_8_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_8_V_d0 = 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_8_V_d0 = grp_bn1_fu_18887_out_buf_0_8_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_8_V_d0 = grp_avgpool_concat_fu_18743_outputs_0_8_V_d0;
    end else begin
        out_buf_0_0_8_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_8_V_d1 = grp_avgpool_concat_fu_18743_outputs_0_8_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_8_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_0_8_V_d1;
    end else begin
        out_buf_0_0_8_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_8_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_8_V_we0 = grp_bn1_fu_18887_out_buf_0_8_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_8_V_we0 = grp_avgpool_concat_fu_18743_outputs_0_8_V_we0;
    end else begin
        out_buf_0_0_8_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_8_V_we1 = grp_avgpool_concat_fu_18743_outputs_0_8_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_8_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_0_8_V_we1;
    end else begin
        out_buf_0_0_8_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_9_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_9_V_address0 = grp_bn1_fu_18887_out_buf_0_9_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_0_9_V_address0 = grp_avgpool_8x8_fu_18817_inputs_0_9_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_9_V_address0 = grp_avgpool_concat_fu_18743_outputs_0_9_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_9_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_0_9_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_0_9_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_0_9_V_address0;
    end else begin
        out_buf_0_0_9_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_9_V_address1 = grp_avgpool_concat_fu_18743_outputs_0_9_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_9_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_0_9_V_address1;
    end else begin
        out_buf_0_0_9_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_9_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_9_V_ce0 = grp_bn1_fu_18887_out_buf_0_9_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_0_9_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_0_9_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_9_V_ce0 = grp_avgpool_concat_fu_18743_outputs_0_9_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_9_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_0_9_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_0_9_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_0_9_V_ce0;
    end else begin
        out_buf_0_0_9_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_9_V_ce1 = grp_avgpool_concat_fu_18743_outputs_0_9_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_9_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_0_9_V_ce1;
    end else begin
        out_buf_0_0_9_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_9_V_d0 = 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_9_V_d0 = grp_bn1_fu_18887_out_buf_0_9_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_9_V_d0 = grp_avgpool_concat_fu_18743_outputs_0_9_V_d0;
    end else begin
        out_buf_0_0_9_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_9_V_d1 = grp_avgpool_concat_fu_18743_outputs_0_9_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_9_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_0_9_V_d1;
    end else begin
        out_buf_0_0_9_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_0_9_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_0_0_9_V_we0 = grp_bn1_fu_18887_out_buf_0_9_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_9_V_we0 = grp_avgpool_concat_fu_18743_outputs_0_9_V_we0;
    end else begin
        out_buf_0_0_9_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_0_9_V_we1 = grp_avgpool_concat_fu_18743_outputs_0_9_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_0_9_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_0_9_V_we1;
    end else begin
        out_buf_0_0_9_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_0_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_1_0_V_address0 = grp_avgpool_8x8_fu_18817_inputs_1_0_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_0_V_address0 = grp_avgpool_concat_fu_18743_outputs_1_0_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_0_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_1_0_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_1_0_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_1_0_V_address0;
    end else begin
        out_buf_0_1_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_0_V_address1 = grp_avgpool_concat_fu_18743_outputs_1_0_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_0_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_1_0_V_address1;
    end else begin
        out_buf_0_1_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_0_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_1_0_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_1_0_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_0_V_ce0 = grp_avgpool_concat_fu_18743_outputs_1_0_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_0_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_1_0_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_1_0_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_1_0_V_ce0;
    end else begin
        out_buf_0_1_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_0_V_ce1 = grp_avgpool_concat_fu_18743_outputs_1_0_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_0_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_1_0_V_ce1;
    end else begin
        out_buf_0_1_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_0_V_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_0_V_d0 = grp_avgpool_concat_fu_18743_outputs_1_0_V_d0;
    end else begin
        out_buf_0_1_0_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_0_V_d1 = grp_avgpool_concat_fu_18743_outputs_1_0_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_0_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_1_0_V_d1;
    end else begin
        out_buf_0_1_0_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_0_V_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_0_V_we0 = grp_avgpool_concat_fu_18743_outputs_1_0_V_we0;
    end else begin
        out_buf_0_1_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_0_V_we1 = grp_avgpool_concat_fu_18743_outputs_1_0_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_0_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_1_0_V_we1;
    end else begin
        out_buf_0_1_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_10_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_1_10_V_address0 = grp_avgpool_8x8_fu_18817_inputs_1_10_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_10_V_address0 = grp_avgpool_concat_fu_18743_outputs_1_10_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_10_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_1_10_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_1_10_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_1_10_V_address0;
    end else begin
        out_buf_0_1_10_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_10_V_address1 = grp_avgpool_concat_fu_18743_outputs_1_10_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_10_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_1_10_V_address1;
    end else begin
        out_buf_0_1_10_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_10_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_1_10_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_1_10_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_10_V_ce0 = grp_avgpool_concat_fu_18743_outputs_1_10_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_10_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_1_10_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_1_10_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_1_10_V_ce0;
    end else begin
        out_buf_0_1_10_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_10_V_ce1 = grp_avgpool_concat_fu_18743_outputs_1_10_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_10_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_1_10_V_ce1;
    end else begin
        out_buf_0_1_10_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_10_V_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_10_V_d0 = grp_avgpool_concat_fu_18743_outputs_1_10_V_d0;
    end else begin
        out_buf_0_1_10_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_10_V_d1 = grp_avgpool_concat_fu_18743_outputs_1_10_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_10_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_1_10_V_d1;
    end else begin
        out_buf_0_1_10_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_10_V_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_10_V_we0 = grp_avgpool_concat_fu_18743_outputs_1_10_V_we0;
    end else begin
        out_buf_0_1_10_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_10_V_we1 = grp_avgpool_concat_fu_18743_outputs_1_10_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_10_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_1_10_V_we1;
    end else begin
        out_buf_0_1_10_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_11_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_1_11_V_address0 = grp_avgpool_8x8_fu_18817_inputs_1_11_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_11_V_address0 = grp_avgpool_concat_fu_18743_outputs_1_11_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_11_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_1_11_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_1_11_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_1_11_V_address0;
    end else begin
        out_buf_0_1_11_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_11_V_address1 = grp_avgpool_concat_fu_18743_outputs_1_11_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_11_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_1_11_V_address1;
    end else begin
        out_buf_0_1_11_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_11_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_1_11_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_1_11_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_11_V_ce0 = grp_avgpool_concat_fu_18743_outputs_1_11_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_11_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_1_11_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_1_11_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_1_11_V_ce0;
    end else begin
        out_buf_0_1_11_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_11_V_ce1 = grp_avgpool_concat_fu_18743_outputs_1_11_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_11_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_1_11_V_ce1;
    end else begin
        out_buf_0_1_11_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_11_V_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_11_V_d0 = grp_avgpool_concat_fu_18743_outputs_1_11_V_d0;
    end else begin
        out_buf_0_1_11_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_11_V_d1 = grp_avgpool_concat_fu_18743_outputs_1_11_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_11_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_1_11_V_d1;
    end else begin
        out_buf_0_1_11_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_11_V_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_11_V_we0 = grp_avgpool_concat_fu_18743_outputs_1_11_V_we0;
    end else begin
        out_buf_0_1_11_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_11_V_we1 = grp_avgpool_concat_fu_18743_outputs_1_11_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_11_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_1_11_V_we1;
    end else begin
        out_buf_0_1_11_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_12_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_1_12_V_address0 = grp_avgpool_8x8_fu_18817_inputs_1_12_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_12_V_address0 = grp_avgpool_concat_fu_18743_outputs_1_12_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_12_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_1_12_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_1_12_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_1_12_V_address0;
    end else begin
        out_buf_0_1_12_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_12_V_address1 = grp_avgpool_concat_fu_18743_outputs_1_12_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_12_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_1_12_V_address1;
    end else begin
        out_buf_0_1_12_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_12_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_1_12_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_1_12_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_12_V_ce0 = grp_avgpool_concat_fu_18743_outputs_1_12_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_12_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_1_12_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_1_12_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_1_12_V_ce0;
    end else begin
        out_buf_0_1_12_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_12_V_ce1 = grp_avgpool_concat_fu_18743_outputs_1_12_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_12_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_1_12_V_ce1;
    end else begin
        out_buf_0_1_12_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_12_V_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_12_V_d0 = grp_avgpool_concat_fu_18743_outputs_1_12_V_d0;
    end else begin
        out_buf_0_1_12_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_12_V_d1 = grp_avgpool_concat_fu_18743_outputs_1_12_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_12_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_1_12_V_d1;
    end else begin
        out_buf_0_1_12_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_12_V_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_12_V_we0 = grp_avgpool_concat_fu_18743_outputs_1_12_V_we0;
    end else begin
        out_buf_0_1_12_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_12_V_we1 = grp_avgpool_concat_fu_18743_outputs_1_12_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_12_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_1_12_V_we1;
    end else begin
        out_buf_0_1_12_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_13_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_1_13_V_address0 = grp_avgpool_8x8_fu_18817_inputs_1_13_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_13_V_address0 = grp_avgpool_concat_fu_18743_outputs_1_13_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_13_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_1_13_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_1_13_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_1_13_V_address0;
    end else begin
        out_buf_0_1_13_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_13_V_address1 = grp_avgpool_concat_fu_18743_outputs_1_13_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_13_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_1_13_V_address1;
    end else begin
        out_buf_0_1_13_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_13_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_1_13_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_1_13_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_13_V_ce0 = grp_avgpool_concat_fu_18743_outputs_1_13_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_13_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_1_13_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_1_13_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_1_13_V_ce0;
    end else begin
        out_buf_0_1_13_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_13_V_ce1 = grp_avgpool_concat_fu_18743_outputs_1_13_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_13_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_1_13_V_ce1;
    end else begin
        out_buf_0_1_13_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_13_V_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_13_V_d0 = grp_avgpool_concat_fu_18743_outputs_1_13_V_d0;
    end else begin
        out_buf_0_1_13_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_13_V_d1 = grp_avgpool_concat_fu_18743_outputs_1_13_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_13_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_1_13_V_d1;
    end else begin
        out_buf_0_1_13_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_13_V_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_13_V_we0 = grp_avgpool_concat_fu_18743_outputs_1_13_V_we0;
    end else begin
        out_buf_0_1_13_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_13_V_we1 = grp_avgpool_concat_fu_18743_outputs_1_13_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_13_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_1_13_V_we1;
    end else begin
        out_buf_0_1_13_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_14_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_1_14_V_address0 = grp_avgpool_8x8_fu_18817_inputs_1_14_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_14_V_address0 = grp_avgpool_concat_fu_18743_outputs_1_14_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_14_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_1_14_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_1_14_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_1_14_V_address0;
    end else begin
        out_buf_0_1_14_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_14_V_address1 = grp_avgpool_concat_fu_18743_outputs_1_14_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_14_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_1_14_V_address1;
    end else begin
        out_buf_0_1_14_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_14_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_1_14_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_1_14_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_14_V_ce0 = grp_avgpool_concat_fu_18743_outputs_1_14_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_14_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_1_14_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_1_14_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_1_14_V_ce0;
    end else begin
        out_buf_0_1_14_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_14_V_ce1 = grp_avgpool_concat_fu_18743_outputs_1_14_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_14_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_1_14_V_ce1;
    end else begin
        out_buf_0_1_14_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_14_V_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_14_V_d0 = grp_avgpool_concat_fu_18743_outputs_1_14_V_d0;
    end else begin
        out_buf_0_1_14_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_14_V_d1 = grp_avgpool_concat_fu_18743_outputs_1_14_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_14_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_1_14_V_d1;
    end else begin
        out_buf_0_1_14_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_14_V_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_14_V_we0 = grp_avgpool_concat_fu_18743_outputs_1_14_V_we0;
    end else begin
        out_buf_0_1_14_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_14_V_we1 = grp_avgpool_concat_fu_18743_outputs_1_14_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_14_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_1_14_V_we1;
    end else begin
        out_buf_0_1_14_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_15_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_1_15_V_address0 = grp_avgpool_8x8_fu_18817_inputs_1_15_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_15_V_address0 = grp_avgpool_concat_fu_18743_outputs_1_15_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_15_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_1_15_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_1_15_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_1_15_V_address0;
    end else begin
        out_buf_0_1_15_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_15_V_address1 = grp_avgpool_concat_fu_18743_outputs_1_15_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_15_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_1_15_V_address1;
    end else begin
        out_buf_0_1_15_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_15_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_1_15_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_1_15_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_15_V_ce0 = grp_avgpool_concat_fu_18743_outputs_1_15_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_15_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_1_15_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_1_15_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_1_15_V_ce0;
    end else begin
        out_buf_0_1_15_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_15_V_ce1 = grp_avgpool_concat_fu_18743_outputs_1_15_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_15_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_1_15_V_ce1;
    end else begin
        out_buf_0_1_15_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_15_V_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_15_V_d0 = grp_avgpool_concat_fu_18743_outputs_1_15_V_d0;
    end else begin
        out_buf_0_1_15_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_15_V_d1 = grp_avgpool_concat_fu_18743_outputs_1_15_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_15_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_1_15_V_d1;
    end else begin
        out_buf_0_1_15_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_15_V_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_15_V_we0 = grp_avgpool_concat_fu_18743_outputs_1_15_V_we0;
    end else begin
        out_buf_0_1_15_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_15_V_we1 = grp_avgpool_concat_fu_18743_outputs_1_15_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_15_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_1_15_V_we1;
    end else begin
        out_buf_0_1_15_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_1_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_1_1_V_address0 = grp_avgpool_8x8_fu_18817_inputs_1_1_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_1_V_address0 = grp_avgpool_concat_fu_18743_outputs_1_1_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_1_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_1_1_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_1_1_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_1_1_V_address0;
    end else begin
        out_buf_0_1_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_1_V_address1 = grp_avgpool_concat_fu_18743_outputs_1_1_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_1_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_1_1_V_address1;
    end else begin
        out_buf_0_1_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_1_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_1_1_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_1_1_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_1_V_ce0 = grp_avgpool_concat_fu_18743_outputs_1_1_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_1_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_1_1_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_1_1_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_1_1_V_ce0;
    end else begin
        out_buf_0_1_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_1_V_ce1 = grp_avgpool_concat_fu_18743_outputs_1_1_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_1_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_1_1_V_ce1;
    end else begin
        out_buf_0_1_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_1_V_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_1_V_d0 = grp_avgpool_concat_fu_18743_outputs_1_1_V_d0;
    end else begin
        out_buf_0_1_1_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_1_V_d1 = grp_avgpool_concat_fu_18743_outputs_1_1_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_1_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_1_1_V_d1;
    end else begin
        out_buf_0_1_1_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_1_V_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_1_V_we0 = grp_avgpool_concat_fu_18743_outputs_1_1_V_we0;
    end else begin
        out_buf_0_1_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_1_V_we1 = grp_avgpool_concat_fu_18743_outputs_1_1_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_1_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_1_1_V_we1;
    end else begin
        out_buf_0_1_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_2_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_1_2_V_address0 = grp_avgpool_8x8_fu_18817_inputs_1_2_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_2_V_address0 = grp_avgpool_concat_fu_18743_outputs_1_2_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_2_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_1_2_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_1_2_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_1_2_V_address0;
    end else begin
        out_buf_0_1_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_2_V_address1 = grp_avgpool_concat_fu_18743_outputs_1_2_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_2_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_1_2_V_address1;
    end else begin
        out_buf_0_1_2_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_2_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_1_2_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_1_2_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_2_V_ce0 = grp_avgpool_concat_fu_18743_outputs_1_2_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_2_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_1_2_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_1_2_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_1_2_V_ce0;
    end else begin
        out_buf_0_1_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_2_V_ce1 = grp_avgpool_concat_fu_18743_outputs_1_2_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_2_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_1_2_V_ce1;
    end else begin
        out_buf_0_1_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_2_V_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_2_V_d0 = grp_avgpool_concat_fu_18743_outputs_1_2_V_d0;
    end else begin
        out_buf_0_1_2_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_2_V_d1 = grp_avgpool_concat_fu_18743_outputs_1_2_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_2_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_1_2_V_d1;
    end else begin
        out_buf_0_1_2_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_2_V_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_2_V_we0 = grp_avgpool_concat_fu_18743_outputs_1_2_V_we0;
    end else begin
        out_buf_0_1_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_2_V_we1 = grp_avgpool_concat_fu_18743_outputs_1_2_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_2_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_1_2_V_we1;
    end else begin
        out_buf_0_1_2_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_3_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_1_3_V_address0 = grp_avgpool_8x8_fu_18817_inputs_1_3_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_3_V_address0 = grp_avgpool_concat_fu_18743_outputs_1_3_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_3_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_1_3_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_1_3_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_1_3_V_address0;
    end else begin
        out_buf_0_1_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_3_V_address1 = grp_avgpool_concat_fu_18743_outputs_1_3_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_3_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_1_3_V_address1;
    end else begin
        out_buf_0_1_3_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_3_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_1_3_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_1_3_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_3_V_ce0 = grp_avgpool_concat_fu_18743_outputs_1_3_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_3_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_1_3_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_1_3_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_1_3_V_ce0;
    end else begin
        out_buf_0_1_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_3_V_ce1 = grp_avgpool_concat_fu_18743_outputs_1_3_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_3_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_1_3_V_ce1;
    end else begin
        out_buf_0_1_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_3_V_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_3_V_d0 = grp_avgpool_concat_fu_18743_outputs_1_3_V_d0;
    end else begin
        out_buf_0_1_3_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_3_V_d1 = grp_avgpool_concat_fu_18743_outputs_1_3_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_3_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_1_3_V_d1;
    end else begin
        out_buf_0_1_3_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_3_V_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_3_V_we0 = grp_avgpool_concat_fu_18743_outputs_1_3_V_we0;
    end else begin
        out_buf_0_1_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_3_V_we1 = grp_avgpool_concat_fu_18743_outputs_1_3_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_3_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_1_3_V_we1;
    end else begin
        out_buf_0_1_3_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_4_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_1_4_V_address0 = grp_avgpool_8x8_fu_18817_inputs_1_4_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_4_V_address0 = grp_avgpool_concat_fu_18743_outputs_1_4_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_4_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_1_4_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_1_4_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_1_4_V_address0;
    end else begin
        out_buf_0_1_4_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_4_V_address1 = grp_avgpool_concat_fu_18743_outputs_1_4_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_4_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_1_4_V_address1;
    end else begin
        out_buf_0_1_4_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_4_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_1_4_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_1_4_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_4_V_ce0 = grp_avgpool_concat_fu_18743_outputs_1_4_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_4_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_1_4_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_1_4_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_1_4_V_ce0;
    end else begin
        out_buf_0_1_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_4_V_ce1 = grp_avgpool_concat_fu_18743_outputs_1_4_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_4_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_1_4_V_ce1;
    end else begin
        out_buf_0_1_4_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_4_V_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_4_V_d0 = grp_avgpool_concat_fu_18743_outputs_1_4_V_d0;
    end else begin
        out_buf_0_1_4_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_4_V_d1 = grp_avgpool_concat_fu_18743_outputs_1_4_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_4_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_1_4_V_d1;
    end else begin
        out_buf_0_1_4_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_4_V_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_4_V_we0 = grp_avgpool_concat_fu_18743_outputs_1_4_V_we0;
    end else begin
        out_buf_0_1_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_4_V_we1 = grp_avgpool_concat_fu_18743_outputs_1_4_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_4_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_1_4_V_we1;
    end else begin
        out_buf_0_1_4_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_5_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_1_5_V_address0 = grp_avgpool_8x8_fu_18817_inputs_1_5_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_5_V_address0 = grp_avgpool_concat_fu_18743_outputs_1_5_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_5_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_1_5_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_1_5_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_1_5_V_address0;
    end else begin
        out_buf_0_1_5_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_5_V_address1 = grp_avgpool_concat_fu_18743_outputs_1_5_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_5_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_1_5_V_address1;
    end else begin
        out_buf_0_1_5_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_5_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_1_5_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_1_5_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_5_V_ce0 = grp_avgpool_concat_fu_18743_outputs_1_5_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_5_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_1_5_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_1_5_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_1_5_V_ce0;
    end else begin
        out_buf_0_1_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_5_V_ce1 = grp_avgpool_concat_fu_18743_outputs_1_5_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_5_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_1_5_V_ce1;
    end else begin
        out_buf_0_1_5_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_5_V_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_5_V_d0 = grp_avgpool_concat_fu_18743_outputs_1_5_V_d0;
    end else begin
        out_buf_0_1_5_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_5_V_d1 = grp_avgpool_concat_fu_18743_outputs_1_5_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_5_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_1_5_V_d1;
    end else begin
        out_buf_0_1_5_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_5_V_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_5_V_we0 = grp_avgpool_concat_fu_18743_outputs_1_5_V_we0;
    end else begin
        out_buf_0_1_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_5_V_we1 = grp_avgpool_concat_fu_18743_outputs_1_5_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_5_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_1_5_V_we1;
    end else begin
        out_buf_0_1_5_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_6_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_1_6_V_address0 = grp_avgpool_8x8_fu_18817_inputs_1_6_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_6_V_address0 = grp_avgpool_concat_fu_18743_outputs_1_6_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_6_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_1_6_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_1_6_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_1_6_V_address0;
    end else begin
        out_buf_0_1_6_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_6_V_address1 = grp_avgpool_concat_fu_18743_outputs_1_6_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_6_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_1_6_V_address1;
    end else begin
        out_buf_0_1_6_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_6_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_1_6_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_1_6_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_6_V_ce0 = grp_avgpool_concat_fu_18743_outputs_1_6_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_6_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_1_6_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_1_6_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_1_6_V_ce0;
    end else begin
        out_buf_0_1_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_6_V_ce1 = grp_avgpool_concat_fu_18743_outputs_1_6_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_6_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_1_6_V_ce1;
    end else begin
        out_buf_0_1_6_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_6_V_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_6_V_d0 = grp_avgpool_concat_fu_18743_outputs_1_6_V_d0;
    end else begin
        out_buf_0_1_6_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_6_V_d1 = grp_avgpool_concat_fu_18743_outputs_1_6_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_6_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_1_6_V_d1;
    end else begin
        out_buf_0_1_6_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_6_V_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_6_V_we0 = grp_avgpool_concat_fu_18743_outputs_1_6_V_we0;
    end else begin
        out_buf_0_1_6_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_6_V_we1 = grp_avgpool_concat_fu_18743_outputs_1_6_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_6_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_1_6_V_we1;
    end else begin
        out_buf_0_1_6_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_7_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_1_7_V_address0 = grp_avgpool_8x8_fu_18817_inputs_1_7_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_7_V_address0 = grp_avgpool_concat_fu_18743_outputs_1_7_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_7_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_1_7_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_1_7_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_1_7_V_address0;
    end else begin
        out_buf_0_1_7_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_7_V_address1 = grp_avgpool_concat_fu_18743_outputs_1_7_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_7_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_1_7_V_address1;
    end else begin
        out_buf_0_1_7_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_7_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_1_7_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_1_7_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_7_V_ce0 = grp_avgpool_concat_fu_18743_outputs_1_7_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_7_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_1_7_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_1_7_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_1_7_V_ce0;
    end else begin
        out_buf_0_1_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_7_V_ce1 = grp_avgpool_concat_fu_18743_outputs_1_7_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_7_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_1_7_V_ce1;
    end else begin
        out_buf_0_1_7_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_7_V_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_7_V_d0 = grp_avgpool_concat_fu_18743_outputs_1_7_V_d0;
    end else begin
        out_buf_0_1_7_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_7_V_d1 = grp_avgpool_concat_fu_18743_outputs_1_7_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_7_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_1_7_V_d1;
    end else begin
        out_buf_0_1_7_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_7_V_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_7_V_we0 = grp_avgpool_concat_fu_18743_outputs_1_7_V_we0;
    end else begin
        out_buf_0_1_7_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_7_V_we1 = grp_avgpool_concat_fu_18743_outputs_1_7_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_7_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_1_7_V_we1;
    end else begin
        out_buf_0_1_7_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_8_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_1_8_V_address0 = grp_avgpool_8x8_fu_18817_inputs_1_8_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_8_V_address0 = grp_avgpool_concat_fu_18743_outputs_1_8_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_8_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_1_8_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_1_8_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_1_8_V_address0;
    end else begin
        out_buf_0_1_8_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_8_V_address1 = grp_avgpool_concat_fu_18743_outputs_1_8_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_8_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_1_8_V_address1;
    end else begin
        out_buf_0_1_8_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_8_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_1_8_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_1_8_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_8_V_ce0 = grp_avgpool_concat_fu_18743_outputs_1_8_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_8_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_1_8_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_1_8_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_1_8_V_ce0;
    end else begin
        out_buf_0_1_8_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_8_V_ce1 = grp_avgpool_concat_fu_18743_outputs_1_8_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_8_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_1_8_V_ce1;
    end else begin
        out_buf_0_1_8_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_8_V_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_8_V_d0 = grp_avgpool_concat_fu_18743_outputs_1_8_V_d0;
    end else begin
        out_buf_0_1_8_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_8_V_d1 = grp_avgpool_concat_fu_18743_outputs_1_8_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_8_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_1_8_V_d1;
    end else begin
        out_buf_0_1_8_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_8_V_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_8_V_we0 = grp_avgpool_concat_fu_18743_outputs_1_8_V_we0;
    end else begin
        out_buf_0_1_8_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_8_V_we1 = grp_avgpool_concat_fu_18743_outputs_1_8_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_8_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_1_8_V_we1;
    end else begin
        out_buf_0_1_8_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_9_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_1_9_V_address0 = grp_avgpool_8x8_fu_18817_inputs_1_9_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_9_V_address0 = grp_avgpool_concat_fu_18743_outputs_1_9_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_9_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_1_9_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_1_9_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_1_9_V_address0;
    end else begin
        out_buf_0_1_9_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_9_V_address1 = grp_avgpool_concat_fu_18743_outputs_1_9_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_9_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_1_9_V_address1;
    end else begin
        out_buf_0_1_9_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_9_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_1_9_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_1_9_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_9_V_ce0 = grp_avgpool_concat_fu_18743_outputs_1_9_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_9_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_1_9_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_1_9_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_1_9_V_ce0;
    end else begin
        out_buf_0_1_9_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_9_V_ce1 = grp_avgpool_concat_fu_18743_outputs_1_9_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_9_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_1_9_V_ce1;
    end else begin
        out_buf_0_1_9_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_9_V_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_9_V_d0 = grp_avgpool_concat_fu_18743_outputs_1_9_V_d0;
    end else begin
        out_buf_0_1_9_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_9_V_d1 = grp_avgpool_concat_fu_18743_outputs_1_9_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_9_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_1_9_V_d1;
    end else begin
        out_buf_0_1_9_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_1_9_V_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_9_V_we0 = grp_avgpool_concat_fu_18743_outputs_1_9_V_we0;
    end else begin
        out_buf_0_1_9_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_1_9_V_we1 = grp_avgpool_concat_fu_18743_outputs_1_9_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_1_9_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_1_9_V_we1;
    end else begin
        out_buf_0_1_9_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_0_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_2_0_V_address0 = grp_avgpool_8x8_fu_18817_inputs_2_0_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_0_V_address0 = grp_avgpool_concat_fu_18743_outputs_2_0_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_0_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_2_0_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_2_0_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_2_0_V_address0;
    end else begin
        out_buf_0_2_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_0_V_address1 = grp_avgpool_concat_fu_18743_outputs_2_0_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_0_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_2_0_V_address1;
    end else begin
        out_buf_0_2_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_0_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_2_0_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_2_0_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_0_V_ce0 = grp_avgpool_concat_fu_18743_outputs_2_0_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_0_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_2_0_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_2_0_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_2_0_V_ce0;
    end else begin
        out_buf_0_2_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_0_V_ce1 = grp_avgpool_concat_fu_18743_outputs_2_0_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_0_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_2_0_V_ce1;
    end else begin
        out_buf_0_2_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_0_V_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_0_V_d0 = grp_avgpool_concat_fu_18743_outputs_2_0_V_d0;
    end else begin
        out_buf_0_2_0_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_0_V_d1 = grp_avgpool_concat_fu_18743_outputs_2_0_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_0_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_2_0_V_d1;
    end else begin
        out_buf_0_2_0_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_0_V_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_0_V_we0 = grp_avgpool_concat_fu_18743_outputs_2_0_V_we0;
    end else begin
        out_buf_0_2_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_0_V_we1 = grp_avgpool_concat_fu_18743_outputs_2_0_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_0_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_2_0_V_we1;
    end else begin
        out_buf_0_2_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_10_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_2_10_V_address0 = grp_avgpool_8x8_fu_18817_inputs_2_10_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_10_V_address0 = grp_avgpool_concat_fu_18743_outputs_2_10_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_10_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_2_10_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_2_10_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_2_10_V_address0;
    end else begin
        out_buf_0_2_10_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_10_V_address1 = grp_avgpool_concat_fu_18743_outputs_2_10_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_10_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_2_10_V_address1;
    end else begin
        out_buf_0_2_10_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_10_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_2_10_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_2_10_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_10_V_ce0 = grp_avgpool_concat_fu_18743_outputs_2_10_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_10_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_2_10_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_2_10_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_2_10_V_ce0;
    end else begin
        out_buf_0_2_10_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_10_V_ce1 = grp_avgpool_concat_fu_18743_outputs_2_10_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_10_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_2_10_V_ce1;
    end else begin
        out_buf_0_2_10_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_10_V_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_10_V_d0 = grp_avgpool_concat_fu_18743_outputs_2_10_V_d0;
    end else begin
        out_buf_0_2_10_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_10_V_d1 = grp_avgpool_concat_fu_18743_outputs_2_10_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_10_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_2_10_V_d1;
    end else begin
        out_buf_0_2_10_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_10_V_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_10_V_we0 = grp_avgpool_concat_fu_18743_outputs_2_10_V_we0;
    end else begin
        out_buf_0_2_10_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_10_V_we1 = grp_avgpool_concat_fu_18743_outputs_2_10_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_10_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_2_10_V_we1;
    end else begin
        out_buf_0_2_10_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_11_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_2_11_V_address0 = grp_avgpool_8x8_fu_18817_inputs_2_11_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_11_V_address0 = grp_avgpool_concat_fu_18743_outputs_2_11_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_11_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_2_11_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_2_11_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_2_11_V_address0;
    end else begin
        out_buf_0_2_11_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_11_V_address1 = grp_avgpool_concat_fu_18743_outputs_2_11_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_11_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_2_11_V_address1;
    end else begin
        out_buf_0_2_11_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_11_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_2_11_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_2_11_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_11_V_ce0 = grp_avgpool_concat_fu_18743_outputs_2_11_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_11_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_2_11_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_2_11_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_2_11_V_ce0;
    end else begin
        out_buf_0_2_11_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_11_V_ce1 = grp_avgpool_concat_fu_18743_outputs_2_11_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_11_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_2_11_V_ce1;
    end else begin
        out_buf_0_2_11_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_11_V_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_11_V_d0 = grp_avgpool_concat_fu_18743_outputs_2_11_V_d0;
    end else begin
        out_buf_0_2_11_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_11_V_d1 = grp_avgpool_concat_fu_18743_outputs_2_11_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_11_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_2_11_V_d1;
    end else begin
        out_buf_0_2_11_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_11_V_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_11_V_we0 = grp_avgpool_concat_fu_18743_outputs_2_11_V_we0;
    end else begin
        out_buf_0_2_11_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_11_V_we1 = grp_avgpool_concat_fu_18743_outputs_2_11_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_11_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_2_11_V_we1;
    end else begin
        out_buf_0_2_11_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_12_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_2_12_V_address0 = grp_avgpool_8x8_fu_18817_inputs_2_12_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_12_V_address0 = grp_avgpool_concat_fu_18743_outputs_2_12_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_12_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_2_12_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_2_12_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_2_12_V_address0;
    end else begin
        out_buf_0_2_12_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_12_V_address1 = grp_avgpool_concat_fu_18743_outputs_2_12_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_12_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_2_12_V_address1;
    end else begin
        out_buf_0_2_12_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_12_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_2_12_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_2_12_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_12_V_ce0 = grp_avgpool_concat_fu_18743_outputs_2_12_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_12_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_2_12_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_2_12_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_2_12_V_ce0;
    end else begin
        out_buf_0_2_12_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_12_V_ce1 = grp_avgpool_concat_fu_18743_outputs_2_12_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_12_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_2_12_V_ce1;
    end else begin
        out_buf_0_2_12_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_12_V_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_12_V_d0 = grp_avgpool_concat_fu_18743_outputs_2_12_V_d0;
    end else begin
        out_buf_0_2_12_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_12_V_d1 = grp_avgpool_concat_fu_18743_outputs_2_12_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_12_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_2_12_V_d1;
    end else begin
        out_buf_0_2_12_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_12_V_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_12_V_we0 = grp_avgpool_concat_fu_18743_outputs_2_12_V_we0;
    end else begin
        out_buf_0_2_12_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_12_V_we1 = grp_avgpool_concat_fu_18743_outputs_2_12_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_12_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_2_12_V_we1;
    end else begin
        out_buf_0_2_12_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_13_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_2_13_V_address0 = grp_avgpool_8x8_fu_18817_inputs_2_13_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_13_V_address0 = grp_avgpool_concat_fu_18743_outputs_2_13_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_13_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_2_13_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_2_13_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_2_13_V_address0;
    end else begin
        out_buf_0_2_13_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_13_V_address1 = grp_avgpool_concat_fu_18743_outputs_2_13_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_13_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_2_13_V_address1;
    end else begin
        out_buf_0_2_13_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_13_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_2_13_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_2_13_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_13_V_ce0 = grp_avgpool_concat_fu_18743_outputs_2_13_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_13_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_2_13_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_2_13_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_2_13_V_ce0;
    end else begin
        out_buf_0_2_13_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_13_V_ce1 = grp_avgpool_concat_fu_18743_outputs_2_13_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_13_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_2_13_V_ce1;
    end else begin
        out_buf_0_2_13_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_13_V_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_13_V_d0 = grp_avgpool_concat_fu_18743_outputs_2_13_V_d0;
    end else begin
        out_buf_0_2_13_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_13_V_d1 = grp_avgpool_concat_fu_18743_outputs_2_13_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_13_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_2_13_V_d1;
    end else begin
        out_buf_0_2_13_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_13_V_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_13_V_we0 = grp_avgpool_concat_fu_18743_outputs_2_13_V_we0;
    end else begin
        out_buf_0_2_13_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_13_V_we1 = grp_avgpool_concat_fu_18743_outputs_2_13_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_13_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_2_13_V_we1;
    end else begin
        out_buf_0_2_13_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_14_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_2_14_V_address0 = grp_avgpool_8x8_fu_18817_inputs_2_14_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_14_V_address0 = grp_avgpool_concat_fu_18743_outputs_2_14_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_14_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_2_14_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_2_14_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_2_14_V_address0;
    end else begin
        out_buf_0_2_14_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_14_V_address1 = grp_avgpool_concat_fu_18743_outputs_2_14_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_14_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_2_14_V_address1;
    end else begin
        out_buf_0_2_14_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_14_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_2_14_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_2_14_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_14_V_ce0 = grp_avgpool_concat_fu_18743_outputs_2_14_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_14_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_2_14_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_2_14_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_2_14_V_ce0;
    end else begin
        out_buf_0_2_14_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_14_V_ce1 = grp_avgpool_concat_fu_18743_outputs_2_14_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_14_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_2_14_V_ce1;
    end else begin
        out_buf_0_2_14_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_14_V_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_14_V_d0 = grp_avgpool_concat_fu_18743_outputs_2_14_V_d0;
    end else begin
        out_buf_0_2_14_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_14_V_d1 = grp_avgpool_concat_fu_18743_outputs_2_14_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_14_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_2_14_V_d1;
    end else begin
        out_buf_0_2_14_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_14_V_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_14_V_we0 = grp_avgpool_concat_fu_18743_outputs_2_14_V_we0;
    end else begin
        out_buf_0_2_14_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_14_V_we1 = grp_avgpool_concat_fu_18743_outputs_2_14_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_14_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_2_14_V_we1;
    end else begin
        out_buf_0_2_14_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_15_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_2_15_V_address0 = grp_avgpool_8x8_fu_18817_inputs_2_15_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_15_V_address0 = grp_avgpool_concat_fu_18743_outputs_2_15_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_15_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_2_15_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_2_15_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_2_15_V_address0;
    end else begin
        out_buf_0_2_15_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_15_V_address1 = grp_avgpool_concat_fu_18743_outputs_2_15_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_15_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_2_15_V_address1;
    end else begin
        out_buf_0_2_15_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_15_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_2_15_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_2_15_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_15_V_ce0 = grp_avgpool_concat_fu_18743_outputs_2_15_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_15_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_2_15_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_2_15_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_2_15_V_ce0;
    end else begin
        out_buf_0_2_15_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_15_V_ce1 = grp_avgpool_concat_fu_18743_outputs_2_15_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_15_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_2_15_V_ce1;
    end else begin
        out_buf_0_2_15_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_15_V_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_15_V_d0 = grp_avgpool_concat_fu_18743_outputs_2_15_V_d0;
    end else begin
        out_buf_0_2_15_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_15_V_d1 = grp_avgpool_concat_fu_18743_outputs_2_15_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_15_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_2_15_V_d1;
    end else begin
        out_buf_0_2_15_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_15_V_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_15_V_we0 = grp_avgpool_concat_fu_18743_outputs_2_15_V_we0;
    end else begin
        out_buf_0_2_15_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_15_V_we1 = grp_avgpool_concat_fu_18743_outputs_2_15_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_15_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_2_15_V_we1;
    end else begin
        out_buf_0_2_15_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_1_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_2_1_V_address0 = grp_avgpool_8x8_fu_18817_inputs_2_1_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_1_V_address0 = grp_avgpool_concat_fu_18743_outputs_2_1_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_1_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_2_1_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_2_1_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_2_1_V_address0;
    end else begin
        out_buf_0_2_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_1_V_address1 = grp_avgpool_concat_fu_18743_outputs_2_1_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_1_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_2_1_V_address1;
    end else begin
        out_buf_0_2_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_1_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_2_1_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_2_1_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_1_V_ce0 = grp_avgpool_concat_fu_18743_outputs_2_1_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_1_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_2_1_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_2_1_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_2_1_V_ce0;
    end else begin
        out_buf_0_2_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_1_V_ce1 = grp_avgpool_concat_fu_18743_outputs_2_1_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_1_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_2_1_V_ce1;
    end else begin
        out_buf_0_2_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_1_V_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_1_V_d0 = grp_avgpool_concat_fu_18743_outputs_2_1_V_d0;
    end else begin
        out_buf_0_2_1_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_1_V_d1 = grp_avgpool_concat_fu_18743_outputs_2_1_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_1_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_2_1_V_d1;
    end else begin
        out_buf_0_2_1_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_1_V_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_1_V_we0 = grp_avgpool_concat_fu_18743_outputs_2_1_V_we0;
    end else begin
        out_buf_0_2_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_1_V_we1 = grp_avgpool_concat_fu_18743_outputs_2_1_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_1_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_2_1_V_we1;
    end else begin
        out_buf_0_2_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_2_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_2_2_V_address0 = grp_avgpool_8x8_fu_18817_inputs_2_2_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_2_V_address0 = grp_avgpool_concat_fu_18743_outputs_2_2_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_2_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_2_2_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_2_2_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_2_2_V_address0;
    end else begin
        out_buf_0_2_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_2_V_address1 = grp_avgpool_concat_fu_18743_outputs_2_2_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_2_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_2_2_V_address1;
    end else begin
        out_buf_0_2_2_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_2_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_2_2_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_2_2_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_2_V_ce0 = grp_avgpool_concat_fu_18743_outputs_2_2_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_2_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_2_2_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_2_2_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_2_2_V_ce0;
    end else begin
        out_buf_0_2_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_2_V_ce1 = grp_avgpool_concat_fu_18743_outputs_2_2_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_2_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_2_2_V_ce1;
    end else begin
        out_buf_0_2_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_2_V_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_2_V_d0 = grp_avgpool_concat_fu_18743_outputs_2_2_V_d0;
    end else begin
        out_buf_0_2_2_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_2_V_d1 = grp_avgpool_concat_fu_18743_outputs_2_2_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_2_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_2_2_V_d1;
    end else begin
        out_buf_0_2_2_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_2_V_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_2_V_we0 = grp_avgpool_concat_fu_18743_outputs_2_2_V_we0;
    end else begin
        out_buf_0_2_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_2_V_we1 = grp_avgpool_concat_fu_18743_outputs_2_2_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_2_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_2_2_V_we1;
    end else begin
        out_buf_0_2_2_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_3_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_2_3_V_address0 = grp_avgpool_8x8_fu_18817_inputs_2_3_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_3_V_address0 = grp_avgpool_concat_fu_18743_outputs_2_3_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_3_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_2_3_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_2_3_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_2_3_V_address0;
    end else begin
        out_buf_0_2_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_3_V_address1 = grp_avgpool_concat_fu_18743_outputs_2_3_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_3_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_2_3_V_address1;
    end else begin
        out_buf_0_2_3_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_3_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_2_3_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_2_3_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_3_V_ce0 = grp_avgpool_concat_fu_18743_outputs_2_3_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_3_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_2_3_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_2_3_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_2_3_V_ce0;
    end else begin
        out_buf_0_2_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_3_V_ce1 = grp_avgpool_concat_fu_18743_outputs_2_3_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_3_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_2_3_V_ce1;
    end else begin
        out_buf_0_2_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_3_V_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_3_V_d0 = grp_avgpool_concat_fu_18743_outputs_2_3_V_d0;
    end else begin
        out_buf_0_2_3_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_3_V_d1 = grp_avgpool_concat_fu_18743_outputs_2_3_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_3_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_2_3_V_d1;
    end else begin
        out_buf_0_2_3_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_3_V_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_3_V_we0 = grp_avgpool_concat_fu_18743_outputs_2_3_V_we0;
    end else begin
        out_buf_0_2_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_3_V_we1 = grp_avgpool_concat_fu_18743_outputs_2_3_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_3_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_2_3_V_we1;
    end else begin
        out_buf_0_2_3_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_4_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_2_4_V_address0 = grp_avgpool_8x8_fu_18817_inputs_2_4_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_4_V_address0 = grp_avgpool_concat_fu_18743_outputs_2_4_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_4_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_2_4_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_2_4_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_2_4_V_address0;
    end else begin
        out_buf_0_2_4_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_4_V_address1 = grp_avgpool_concat_fu_18743_outputs_2_4_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_4_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_2_4_V_address1;
    end else begin
        out_buf_0_2_4_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_4_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_2_4_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_2_4_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_4_V_ce0 = grp_avgpool_concat_fu_18743_outputs_2_4_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_4_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_2_4_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_2_4_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_2_4_V_ce0;
    end else begin
        out_buf_0_2_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_4_V_ce1 = grp_avgpool_concat_fu_18743_outputs_2_4_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_4_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_2_4_V_ce1;
    end else begin
        out_buf_0_2_4_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_4_V_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_4_V_d0 = grp_avgpool_concat_fu_18743_outputs_2_4_V_d0;
    end else begin
        out_buf_0_2_4_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_4_V_d1 = grp_avgpool_concat_fu_18743_outputs_2_4_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_4_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_2_4_V_d1;
    end else begin
        out_buf_0_2_4_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_4_V_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_4_V_we0 = grp_avgpool_concat_fu_18743_outputs_2_4_V_we0;
    end else begin
        out_buf_0_2_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_4_V_we1 = grp_avgpool_concat_fu_18743_outputs_2_4_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_4_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_2_4_V_we1;
    end else begin
        out_buf_0_2_4_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_5_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_2_5_V_address0 = grp_avgpool_8x8_fu_18817_inputs_2_5_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_5_V_address0 = grp_avgpool_concat_fu_18743_outputs_2_5_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_5_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_2_5_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_2_5_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_2_5_V_address0;
    end else begin
        out_buf_0_2_5_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_5_V_address1 = grp_avgpool_concat_fu_18743_outputs_2_5_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_5_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_2_5_V_address1;
    end else begin
        out_buf_0_2_5_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_5_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_2_5_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_2_5_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_5_V_ce0 = grp_avgpool_concat_fu_18743_outputs_2_5_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_5_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_2_5_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_2_5_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_2_5_V_ce0;
    end else begin
        out_buf_0_2_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_5_V_ce1 = grp_avgpool_concat_fu_18743_outputs_2_5_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_5_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_2_5_V_ce1;
    end else begin
        out_buf_0_2_5_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_5_V_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_5_V_d0 = grp_avgpool_concat_fu_18743_outputs_2_5_V_d0;
    end else begin
        out_buf_0_2_5_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_5_V_d1 = grp_avgpool_concat_fu_18743_outputs_2_5_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_5_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_2_5_V_d1;
    end else begin
        out_buf_0_2_5_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_5_V_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_5_V_we0 = grp_avgpool_concat_fu_18743_outputs_2_5_V_we0;
    end else begin
        out_buf_0_2_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_5_V_we1 = grp_avgpool_concat_fu_18743_outputs_2_5_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_5_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_2_5_V_we1;
    end else begin
        out_buf_0_2_5_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_6_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_2_6_V_address0 = grp_avgpool_8x8_fu_18817_inputs_2_6_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_6_V_address0 = grp_avgpool_concat_fu_18743_outputs_2_6_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_6_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_2_6_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_2_6_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_2_6_V_address0;
    end else begin
        out_buf_0_2_6_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_6_V_address1 = grp_avgpool_concat_fu_18743_outputs_2_6_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_6_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_2_6_V_address1;
    end else begin
        out_buf_0_2_6_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_6_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_2_6_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_2_6_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_6_V_ce0 = grp_avgpool_concat_fu_18743_outputs_2_6_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_6_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_2_6_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_2_6_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_2_6_V_ce0;
    end else begin
        out_buf_0_2_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_6_V_ce1 = grp_avgpool_concat_fu_18743_outputs_2_6_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_6_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_2_6_V_ce1;
    end else begin
        out_buf_0_2_6_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_6_V_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_6_V_d0 = grp_avgpool_concat_fu_18743_outputs_2_6_V_d0;
    end else begin
        out_buf_0_2_6_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_6_V_d1 = grp_avgpool_concat_fu_18743_outputs_2_6_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_6_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_2_6_V_d1;
    end else begin
        out_buf_0_2_6_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_6_V_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_6_V_we0 = grp_avgpool_concat_fu_18743_outputs_2_6_V_we0;
    end else begin
        out_buf_0_2_6_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_6_V_we1 = grp_avgpool_concat_fu_18743_outputs_2_6_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_6_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_2_6_V_we1;
    end else begin
        out_buf_0_2_6_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_7_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_2_7_V_address0 = grp_avgpool_8x8_fu_18817_inputs_2_7_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_7_V_address0 = grp_avgpool_concat_fu_18743_outputs_2_7_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_7_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_2_7_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_2_7_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_2_7_V_address0;
    end else begin
        out_buf_0_2_7_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_7_V_address1 = grp_avgpool_concat_fu_18743_outputs_2_7_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_7_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_2_7_V_address1;
    end else begin
        out_buf_0_2_7_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_7_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_2_7_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_2_7_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_7_V_ce0 = grp_avgpool_concat_fu_18743_outputs_2_7_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_7_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_2_7_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_2_7_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_2_7_V_ce0;
    end else begin
        out_buf_0_2_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_7_V_ce1 = grp_avgpool_concat_fu_18743_outputs_2_7_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_7_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_2_7_V_ce1;
    end else begin
        out_buf_0_2_7_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_7_V_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_7_V_d0 = grp_avgpool_concat_fu_18743_outputs_2_7_V_d0;
    end else begin
        out_buf_0_2_7_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_7_V_d1 = grp_avgpool_concat_fu_18743_outputs_2_7_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_7_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_2_7_V_d1;
    end else begin
        out_buf_0_2_7_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_7_V_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_7_V_we0 = grp_avgpool_concat_fu_18743_outputs_2_7_V_we0;
    end else begin
        out_buf_0_2_7_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_7_V_we1 = grp_avgpool_concat_fu_18743_outputs_2_7_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_7_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_2_7_V_we1;
    end else begin
        out_buf_0_2_7_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_8_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_2_8_V_address0 = grp_avgpool_8x8_fu_18817_inputs_2_8_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_8_V_address0 = grp_avgpool_concat_fu_18743_outputs_2_8_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_8_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_2_8_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_2_8_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_2_8_V_address0;
    end else begin
        out_buf_0_2_8_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_8_V_address1 = grp_avgpool_concat_fu_18743_outputs_2_8_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_8_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_2_8_V_address1;
    end else begin
        out_buf_0_2_8_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_8_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_2_8_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_2_8_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_8_V_ce0 = grp_avgpool_concat_fu_18743_outputs_2_8_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_8_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_2_8_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_2_8_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_2_8_V_ce0;
    end else begin
        out_buf_0_2_8_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_8_V_ce1 = grp_avgpool_concat_fu_18743_outputs_2_8_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_8_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_2_8_V_ce1;
    end else begin
        out_buf_0_2_8_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_8_V_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_8_V_d0 = grp_avgpool_concat_fu_18743_outputs_2_8_V_d0;
    end else begin
        out_buf_0_2_8_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_8_V_d1 = grp_avgpool_concat_fu_18743_outputs_2_8_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_8_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_2_8_V_d1;
    end else begin
        out_buf_0_2_8_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_8_V_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_8_V_we0 = grp_avgpool_concat_fu_18743_outputs_2_8_V_we0;
    end else begin
        out_buf_0_2_8_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_8_V_we1 = grp_avgpool_concat_fu_18743_outputs_2_8_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_8_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_2_8_V_we1;
    end else begin
        out_buf_0_2_8_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_9_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_2_9_V_address0 = grp_avgpool_8x8_fu_18817_inputs_2_9_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_9_V_address0 = grp_avgpool_concat_fu_18743_outputs_2_9_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_9_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_2_9_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_2_9_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_2_9_V_address0;
    end else begin
        out_buf_0_2_9_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_9_V_address1 = grp_avgpool_concat_fu_18743_outputs_2_9_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_9_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_2_9_V_address1;
    end else begin
        out_buf_0_2_9_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_9_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_2_9_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_2_9_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_9_V_ce0 = grp_avgpool_concat_fu_18743_outputs_2_9_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_9_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_2_9_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_2_9_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_2_9_V_ce0;
    end else begin
        out_buf_0_2_9_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_9_V_ce1 = grp_avgpool_concat_fu_18743_outputs_2_9_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_9_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_2_9_V_ce1;
    end else begin
        out_buf_0_2_9_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_9_V_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_9_V_d0 = grp_avgpool_concat_fu_18743_outputs_2_9_V_d0;
    end else begin
        out_buf_0_2_9_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_9_V_d1 = grp_avgpool_concat_fu_18743_outputs_2_9_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_9_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_2_9_V_d1;
    end else begin
        out_buf_0_2_9_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_2_9_V_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_9_V_we0 = grp_avgpool_concat_fu_18743_outputs_2_9_V_we0;
    end else begin
        out_buf_0_2_9_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_2_9_V_we1 = grp_avgpool_concat_fu_18743_outputs_2_9_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_2_9_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_2_9_V_we1;
    end else begin
        out_buf_0_2_9_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_0_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_3_0_V_address0 = grp_avgpool_8x8_fu_18817_inputs_3_0_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_0_V_address0 = grp_avgpool_concat_fu_18743_outputs_3_0_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_0_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_3_0_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_3_0_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_3_0_V_address0;
    end else begin
        out_buf_0_3_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_0_V_address1 = grp_avgpool_concat_fu_18743_outputs_3_0_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_0_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_3_0_V_address1;
    end else begin
        out_buf_0_3_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_0_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_3_0_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_3_0_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_0_V_ce0 = grp_avgpool_concat_fu_18743_outputs_3_0_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_0_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_3_0_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_3_0_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_3_0_V_ce0;
    end else begin
        out_buf_0_3_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_0_V_ce1 = grp_avgpool_concat_fu_18743_outputs_3_0_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_0_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_3_0_V_ce1;
    end else begin
        out_buf_0_3_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_0_V_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_0_V_d0 = grp_avgpool_concat_fu_18743_outputs_3_0_V_d0;
    end else begin
        out_buf_0_3_0_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_0_V_d1 = grp_avgpool_concat_fu_18743_outputs_3_0_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_0_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_3_0_V_d1;
    end else begin
        out_buf_0_3_0_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_0_V_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_0_V_we0 = grp_avgpool_concat_fu_18743_outputs_3_0_V_we0;
    end else begin
        out_buf_0_3_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_0_V_we1 = grp_avgpool_concat_fu_18743_outputs_3_0_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_0_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_3_0_V_we1;
    end else begin
        out_buf_0_3_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_10_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_3_10_V_address0 = grp_avgpool_8x8_fu_18817_inputs_3_10_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_10_V_address0 = grp_avgpool_concat_fu_18743_outputs_3_10_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_10_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_3_10_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_3_10_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_3_10_V_address0;
    end else begin
        out_buf_0_3_10_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_10_V_address1 = grp_avgpool_concat_fu_18743_outputs_3_10_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_10_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_3_10_V_address1;
    end else begin
        out_buf_0_3_10_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_10_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_3_10_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_3_10_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_10_V_ce0 = grp_avgpool_concat_fu_18743_outputs_3_10_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_10_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_3_10_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_3_10_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_3_10_V_ce0;
    end else begin
        out_buf_0_3_10_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_10_V_ce1 = grp_avgpool_concat_fu_18743_outputs_3_10_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_10_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_3_10_V_ce1;
    end else begin
        out_buf_0_3_10_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_10_V_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_10_V_d0 = grp_avgpool_concat_fu_18743_outputs_3_10_V_d0;
    end else begin
        out_buf_0_3_10_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_10_V_d1 = grp_avgpool_concat_fu_18743_outputs_3_10_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_10_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_3_10_V_d1;
    end else begin
        out_buf_0_3_10_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_10_V_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_10_V_we0 = grp_avgpool_concat_fu_18743_outputs_3_10_V_we0;
    end else begin
        out_buf_0_3_10_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_10_V_we1 = grp_avgpool_concat_fu_18743_outputs_3_10_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_10_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_3_10_V_we1;
    end else begin
        out_buf_0_3_10_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_11_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_3_11_V_address0 = grp_avgpool_8x8_fu_18817_inputs_3_11_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_11_V_address0 = grp_avgpool_concat_fu_18743_outputs_3_11_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_11_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_3_11_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_3_11_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_3_11_V_address0;
    end else begin
        out_buf_0_3_11_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_11_V_address1 = grp_avgpool_concat_fu_18743_outputs_3_11_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_11_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_3_11_V_address1;
    end else begin
        out_buf_0_3_11_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_11_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_3_11_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_3_11_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_11_V_ce0 = grp_avgpool_concat_fu_18743_outputs_3_11_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_11_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_3_11_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_3_11_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_3_11_V_ce0;
    end else begin
        out_buf_0_3_11_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_11_V_ce1 = grp_avgpool_concat_fu_18743_outputs_3_11_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_11_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_3_11_V_ce1;
    end else begin
        out_buf_0_3_11_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_11_V_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_11_V_d0 = grp_avgpool_concat_fu_18743_outputs_3_11_V_d0;
    end else begin
        out_buf_0_3_11_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_11_V_d1 = grp_avgpool_concat_fu_18743_outputs_3_11_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_11_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_3_11_V_d1;
    end else begin
        out_buf_0_3_11_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_11_V_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_11_V_we0 = grp_avgpool_concat_fu_18743_outputs_3_11_V_we0;
    end else begin
        out_buf_0_3_11_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_11_V_we1 = grp_avgpool_concat_fu_18743_outputs_3_11_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_11_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_3_11_V_we1;
    end else begin
        out_buf_0_3_11_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_12_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_3_12_V_address0 = grp_avgpool_8x8_fu_18817_inputs_3_12_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_12_V_address0 = grp_avgpool_concat_fu_18743_outputs_3_12_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_12_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_3_12_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_3_12_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_3_12_V_address0;
    end else begin
        out_buf_0_3_12_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_12_V_address1 = grp_avgpool_concat_fu_18743_outputs_3_12_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_12_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_3_12_V_address1;
    end else begin
        out_buf_0_3_12_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_12_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_3_12_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_3_12_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_12_V_ce0 = grp_avgpool_concat_fu_18743_outputs_3_12_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_12_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_3_12_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_3_12_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_3_12_V_ce0;
    end else begin
        out_buf_0_3_12_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_12_V_ce1 = grp_avgpool_concat_fu_18743_outputs_3_12_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_12_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_3_12_V_ce1;
    end else begin
        out_buf_0_3_12_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_12_V_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_12_V_d0 = grp_avgpool_concat_fu_18743_outputs_3_12_V_d0;
    end else begin
        out_buf_0_3_12_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_12_V_d1 = grp_avgpool_concat_fu_18743_outputs_3_12_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_12_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_3_12_V_d1;
    end else begin
        out_buf_0_3_12_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_12_V_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_12_V_we0 = grp_avgpool_concat_fu_18743_outputs_3_12_V_we0;
    end else begin
        out_buf_0_3_12_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_12_V_we1 = grp_avgpool_concat_fu_18743_outputs_3_12_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_12_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_3_12_V_we1;
    end else begin
        out_buf_0_3_12_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_13_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_3_13_V_address0 = grp_avgpool_8x8_fu_18817_inputs_3_13_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_13_V_address0 = grp_avgpool_concat_fu_18743_outputs_3_13_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_13_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_3_13_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_3_13_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_3_13_V_address0;
    end else begin
        out_buf_0_3_13_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_13_V_address1 = grp_avgpool_concat_fu_18743_outputs_3_13_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_13_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_3_13_V_address1;
    end else begin
        out_buf_0_3_13_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_13_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_3_13_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_3_13_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_13_V_ce0 = grp_avgpool_concat_fu_18743_outputs_3_13_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_13_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_3_13_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_3_13_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_3_13_V_ce0;
    end else begin
        out_buf_0_3_13_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_13_V_ce1 = grp_avgpool_concat_fu_18743_outputs_3_13_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_13_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_3_13_V_ce1;
    end else begin
        out_buf_0_3_13_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_13_V_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_13_V_d0 = grp_avgpool_concat_fu_18743_outputs_3_13_V_d0;
    end else begin
        out_buf_0_3_13_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_13_V_d1 = grp_avgpool_concat_fu_18743_outputs_3_13_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_13_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_3_13_V_d1;
    end else begin
        out_buf_0_3_13_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_13_V_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_13_V_we0 = grp_avgpool_concat_fu_18743_outputs_3_13_V_we0;
    end else begin
        out_buf_0_3_13_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_13_V_we1 = grp_avgpool_concat_fu_18743_outputs_3_13_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_13_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_3_13_V_we1;
    end else begin
        out_buf_0_3_13_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_14_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_3_14_V_address0 = grp_avgpool_8x8_fu_18817_inputs_3_14_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_14_V_address0 = grp_avgpool_concat_fu_18743_outputs_3_14_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_14_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_3_14_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_3_14_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_3_14_V_address0;
    end else begin
        out_buf_0_3_14_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_14_V_address1 = grp_avgpool_concat_fu_18743_outputs_3_14_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_14_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_3_14_V_address1;
    end else begin
        out_buf_0_3_14_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_14_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_3_14_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_3_14_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_14_V_ce0 = grp_avgpool_concat_fu_18743_outputs_3_14_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_14_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_3_14_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_3_14_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_3_14_V_ce0;
    end else begin
        out_buf_0_3_14_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_14_V_ce1 = grp_avgpool_concat_fu_18743_outputs_3_14_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_14_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_3_14_V_ce1;
    end else begin
        out_buf_0_3_14_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_14_V_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_14_V_d0 = grp_avgpool_concat_fu_18743_outputs_3_14_V_d0;
    end else begin
        out_buf_0_3_14_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_14_V_d1 = grp_avgpool_concat_fu_18743_outputs_3_14_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_14_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_3_14_V_d1;
    end else begin
        out_buf_0_3_14_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_14_V_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_14_V_we0 = grp_avgpool_concat_fu_18743_outputs_3_14_V_we0;
    end else begin
        out_buf_0_3_14_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_14_V_we1 = grp_avgpool_concat_fu_18743_outputs_3_14_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_14_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_3_14_V_we1;
    end else begin
        out_buf_0_3_14_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_15_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_3_15_V_address0 = grp_avgpool_8x8_fu_18817_inputs_3_15_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_15_V_address0 = grp_avgpool_concat_fu_18743_outputs_3_15_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_15_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_3_15_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_3_15_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_3_15_V_address0;
    end else begin
        out_buf_0_3_15_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_15_V_address1 = grp_avgpool_concat_fu_18743_outputs_3_15_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_15_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_3_15_V_address1;
    end else begin
        out_buf_0_3_15_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_15_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_3_15_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_3_15_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_15_V_ce0 = grp_avgpool_concat_fu_18743_outputs_3_15_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_15_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_3_15_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_3_15_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_3_15_V_ce0;
    end else begin
        out_buf_0_3_15_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_15_V_ce1 = grp_avgpool_concat_fu_18743_outputs_3_15_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_15_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_3_15_V_ce1;
    end else begin
        out_buf_0_3_15_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_15_V_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_15_V_d0 = grp_avgpool_concat_fu_18743_outputs_3_15_V_d0;
    end else begin
        out_buf_0_3_15_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_15_V_d1 = grp_avgpool_concat_fu_18743_outputs_3_15_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_15_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_3_15_V_d1;
    end else begin
        out_buf_0_3_15_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_15_V_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_15_V_we0 = grp_avgpool_concat_fu_18743_outputs_3_15_V_we0;
    end else begin
        out_buf_0_3_15_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_15_V_we1 = grp_avgpool_concat_fu_18743_outputs_3_15_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_15_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_3_15_V_we1;
    end else begin
        out_buf_0_3_15_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_1_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_3_1_V_address0 = grp_avgpool_8x8_fu_18817_inputs_3_1_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_1_V_address0 = grp_avgpool_concat_fu_18743_outputs_3_1_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_1_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_3_1_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_3_1_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_3_1_V_address0;
    end else begin
        out_buf_0_3_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_1_V_address1 = grp_avgpool_concat_fu_18743_outputs_3_1_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_1_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_3_1_V_address1;
    end else begin
        out_buf_0_3_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_1_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_3_1_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_3_1_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_1_V_ce0 = grp_avgpool_concat_fu_18743_outputs_3_1_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_1_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_3_1_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_3_1_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_3_1_V_ce0;
    end else begin
        out_buf_0_3_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_1_V_ce1 = grp_avgpool_concat_fu_18743_outputs_3_1_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_1_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_3_1_V_ce1;
    end else begin
        out_buf_0_3_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_1_V_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_1_V_d0 = grp_avgpool_concat_fu_18743_outputs_3_1_V_d0;
    end else begin
        out_buf_0_3_1_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_1_V_d1 = grp_avgpool_concat_fu_18743_outputs_3_1_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_1_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_3_1_V_d1;
    end else begin
        out_buf_0_3_1_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_1_V_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_1_V_we0 = grp_avgpool_concat_fu_18743_outputs_3_1_V_we0;
    end else begin
        out_buf_0_3_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_1_V_we1 = grp_avgpool_concat_fu_18743_outputs_3_1_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_1_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_3_1_V_we1;
    end else begin
        out_buf_0_3_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_2_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_3_2_V_address0 = grp_avgpool_8x8_fu_18817_inputs_3_2_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_2_V_address0 = grp_avgpool_concat_fu_18743_outputs_3_2_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_2_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_3_2_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_3_2_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_3_2_V_address0;
    end else begin
        out_buf_0_3_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_2_V_address1 = grp_avgpool_concat_fu_18743_outputs_3_2_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_2_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_3_2_V_address1;
    end else begin
        out_buf_0_3_2_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_2_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_3_2_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_3_2_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_2_V_ce0 = grp_avgpool_concat_fu_18743_outputs_3_2_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_2_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_3_2_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_3_2_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_3_2_V_ce0;
    end else begin
        out_buf_0_3_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_2_V_ce1 = grp_avgpool_concat_fu_18743_outputs_3_2_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_2_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_3_2_V_ce1;
    end else begin
        out_buf_0_3_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_2_V_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_2_V_d0 = grp_avgpool_concat_fu_18743_outputs_3_2_V_d0;
    end else begin
        out_buf_0_3_2_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_2_V_d1 = grp_avgpool_concat_fu_18743_outputs_3_2_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_2_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_3_2_V_d1;
    end else begin
        out_buf_0_3_2_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_2_V_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_2_V_we0 = grp_avgpool_concat_fu_18743_outputs_3_2_V_we0;
    end else begin
        out_buf_0_3_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_2_V_we1 = grp_avgpool_concat_fu_18743_outputs_3_2_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_2_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_3_2_V_we1;
    end else begin
        out_buf_0_3_2_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_3_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_3_3_V_address0 = grp_avgpool_8x8_fu_18817_inputs_3_3_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_3_V_address0 = grp_avgpool_concat_fu_18743_outputs_3_3_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_3_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_3_3_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_3_3_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_3_3_V_address0;
    end else begin
        out_buf_0_3_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_3_V_address1 = grp_avgpool_concat_fu_18743_outputs_3_3_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_3_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_3_3_V_address1;
    end else begin
        out_buf_0_3_3_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_3_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_3_3_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_3_3_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_3_V_ce0 = grp_avgpool_concat_fu_18743_outputs_3_3_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_3_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_3_3_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_3_3_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_3_3_V_ce0;
    end else begin
        out_buf_0_3_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_3_V_ce1 = grp_avgpool_concat_fu_18743_outputs_3_3_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_3_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_3_3_V_ce1;
    end else begin
        out_buf_0_3_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_3_V_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_3_V_d0 = grp_avgpool_concat_fu_18743_outputs_3_3_V_d0;
    end else begin
        out_buf_0_3_3_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_3_V_d1 = grp_avgpool_concat_fu_18743_outputs_3_3_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_3_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_3_3_V_d1;
    end else begin
        out_buf_0_3_3_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_3_V_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_3_V_we0 = grp_avgpool_concat_fu_18743_outputs_3_3_V_we0;
    end else begin
        out_buf_0_3_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_3_V_we1 = grp_avgpool_concat_fu_18743_outputs_3_3_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_3_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_3_3_V_we1;
    end else begin
        out_buf_0_3_3_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_4_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_3_4_V_address0 = grp_avgpool_8x8_fu_18817_inputs_3_4_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_4_V_address0 = grp_avgpool_concat_fu_18743_outputs_3_4_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_4_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_3_4_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_3_4_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_3_4_V_address0;
    end else begin
        out_buf_0_3_4_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_4_V_address1 = grp_avgpool_concat_fu_18743_outputs_3_4_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_4_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_3_4_V_address1;
    end else begin
        out_buf_0_3_4_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_4_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_3_4_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_3_4_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_4_V_ce0 = grp_avgpool_concat_fu_18743_outputs_3_4_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_4_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_3_4_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_3_4_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_3_4_V_ce0;
    end else begin
        out_buf_0_3_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_4_V_ce1 = grp_avgpool_concat_fu_18743_outputs_3_4_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_4_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_3_4_V_ce1;
    end else begin
        out_buf_0_3_4_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_4_V_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_4_V_d0 = grp_avgpool_concat_fu_18743_outputs_3_4_V_d0;
    end else begin
        out_buf_0_3_4_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_4_V_d1 = grp_avgpool_concat_fu_18743_outputs_3_4_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_4_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_3_4_V_d1;
    end else begin
        out_buf_0_3_4_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_4_V_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_4_V_we0 = grp_avgpool_concat_fu_18743_outputs_3_4_V_we0;
    end else begin
        out_buf_0_3_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_4_V_we1 = grp_avgpool_concat_fu_18743_outputs_3_4_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_4_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_3_4_V_we1;
    end else begin
        out_buf_0_3_4_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_5_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_3_5_V_address0 = grp_avgpool_8x8_fu_18817_inputs_3_5_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_5_V_address0 = grp_avgpool_concat_fu_18743_outputs_3_5_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_5_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_3_5_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_3_5_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_3_5_V_address0;
    end else begin
        out_buf_0_3_5_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_5_V_address1 = grp_avgpool_concat_fu_18743_outputs_3_5_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_5_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_3_5_V_address1;
    end else begin
        out_buf_0_3_5_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_5_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_3_5_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_3_5_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_5_V_ce0 = grp_avgpool_concat_fu_18743_outputs_3_5_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_5_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_3_5_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_3_5_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_3_5_V_ce0;
    end else begin
        out_buf_0_3_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_5_V_ce1 = grp_avgpool_concat_fu_18743_outputs_3_5_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_5_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_3_5_V_ce1;
    end else begin
        out_buf_0_3_5_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_5_V_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_5_V_d0 = grp_avgpool_concat_fu_18743_outputs_3_5_V_d0;
    end else begin
        out_buf_0_3_5_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_5_V_d1 = grp_avgpool_concat_fu_18743_outputs_3_5_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_5_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_3_5_V_d1;
    end else begin
        out_buf_0_3_5_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_5_V_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_5_V_we0 = grp_avgpool_concat_fu_18743_outputs_3_5_V_we0;
    end else begin
        out_buf_0_3_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_5_V_we1 = grp_avgpool_concat_fu_18743_outputs_3_5_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_5_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_3_5_V_we1;
    end else begin
        out_buf_0_3_5_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_6_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_3_6_V_address0 = grp_avgpool_8x8_fu_18817_inputs_3_6_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_6_V_address0 = grp_avgpool_concat_fu_18743_outputs_3_6_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_6_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_3_6_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_3_6_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_3_6_V_address0;
    end else begin
        out_buf_0_3_6_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_6_V_address1 = grp_avgpool_concat_fu_18743_outputs_3_6_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_6_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_3_6_V_address1;
    end else begin
        out_buf_0_3_6_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_6_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_3_6_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_3_6_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_6_V_ce0 = grp_avgpool_concat_fu_18743_outputs_3_6_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_6_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_3_6_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_3_6_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_3_6_V_ce0;
    end else begin
        out_buf_0_3_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_6_V_ce1 = grp_avgpool_concat_fu_18743_outputs_3_6_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_6_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_3_6_V_ce1;
    end else begin
        out_buf_0_3_6_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_6_V_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_6_V_d0 = grp_avgpool_concat_fu_18743_outputs_3_6_V_d0;
    end else begin
        out_buf_0_3_6_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_6_V_d1 = grp_avgpool_concat_fu_18743_outputs_3_6_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_6_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_3_6_V_d1;
    end else begin
        out_buf_0_3_6_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_6_V_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_6_V_we0 = grp_avgpool_concat_fu_18743_outputs_3_6_V_we0;
    end else begin
        out_buf_0_3_6_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_6_V_we1 = grp_avgpool_concat_fu_18743_outputs_3_6_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_6_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_3_6_V_we1;
    end else begin
        out_buf_0_3_6_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_7_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_3_7_V_address0 = grp_avgpool_8x8_fu_18817_inputs_3_7_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_7_V_address0 = grp_avgpool_concat_fu_18743_outputs_3_7_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_7_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_3_7_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_3_7_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_3_7_V_address0;
    end else begin
        out_buf_0_3_7_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_7_V_address1 = grp_avgpool_concat_fu_18743_outputs_3_7_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_7_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_3_7_V_address1;
    end else begin
        out_buf_0_3_7_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_7_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_3_7_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_3_7_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_7_V_ce0 = grp_avgpool_concat_fu_18743_outputs_3_7_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_7_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_3_7_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_3_7_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_3_7_V_ce0;
    end else begin
        out_buf_0_3_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_7_V_ce1 = grp_avgpool_concat_fu_18743_outputs_3_7_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_7_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_3_7_V_ce1;
    end else begin
        out_buf_0_3_7_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_7_V_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_7_V_d0 = grp_avgpool_concat_fu_18743_outputs_3_7_V_d0;
    end else begin
        out_buf_0_3_7_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_7_V_d1 = grp_avgpool_concat_fu_18743_outputs_3_7_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_7_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_3_7_V_d1;
    end else begin
        out_buf_0_3_7_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_7_V_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_7_V_we0 = grp_avgpool_concat_fu_18743_outputs_3_7_V_we0;
    end else begin
        out_buf_0_3_7_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_7_V_we1 = grp_avgpool_concat_fu_18743_outputs_3_7_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_7_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_3_7_V_we1;
    end else begin
        out_buf_0_3_7_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_8_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_3_8_V_address0 = grp_avgpool_8x8_fu_18817_inputs_3_8_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_8_V_address0 = grp_avgpool_concat_fu_18743_outputs_3_8_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_8_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_3_8_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_3_8_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_3_8_V_address0;
    end else begin
        out_buf_0_3_8_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_8_V_address1 = grp_avgpool_concat_fu_18743_outputs_3_8_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_8_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_3_8_V_address1;
    end else begin
        out_buf_0_3_8_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_8_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_3_8_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_3_8_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_8_V_ce0 = grp_avgpool_concat_fu_18743_outputs_3_8_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_8_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_3_8_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_3_8_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_3_8_V_ce0;
    end else begin
        out_buf_0_3_8_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_8_V_ce1 = grp_avgpool_concat_fu_18743_outputs_3_8_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_8_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_3_8_V_ce1;
    end else begin
        out_buf_0_3_8_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_8_V_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_8_V_d0 = grp_avgpool_concat_fu_18743_outputs_3_8_V_d0;
    end else begin
        out_buf_0_3_8_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_8_V_d1 = grp_avgpool_concat_fu_18743_outputs_3_8_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_8_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_3_8_V_d1;
    end else begin
        out_buf_0_3_8_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_8_V_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_8_V_we0 = grp_avgpool_concat_fu_18743_outputs_3_8_V_we0;
    end else begin
        out_buf_0_3_8_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_8_V_we1 = grp_avgpool_concat_fu_18743_outputs_3_8_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_8_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_3_8_V_we1;
    end else begin
        out_buf_0_3_8_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_9_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_3_9_V_address0 = grp_avgpool_8x8_fu_18817_inputs_3_9_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_9_V_address0 = grp_avgpool_concat_fu_18743_outputs_3_9_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_9_V_address0 = grp_bn_relu_shortcut_fu_7997_residual_3_9_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_3_9_V_address0 = grp_quant_and_pack_fu_7788_prior_outputs_3_9_V_address0;
    end else begin
        out_buf_0_3_9_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_9_V_address1 = grp_avgpool_concat_fu_18743_outputs_3_9_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_9_V_address1 = grp_bn_relu_shortcut_fu_7997_residual_3_9_V_address1;
    end else begin
        out_buf_0_3_9_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_9_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        out_buf_0_3_9_V_ce0 = grp_avgpool_8x8_fu_18817_inputs_3_9_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_9_V_ce0 = grp_avgpool_concat_fu_18743_outputs_3_9_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_9_V_ce0 = grp_bn_relu_shortcut_fu_7997_residual_3_9_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state152) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state138) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state87))) begin
        out_buf_0_3_9_V_ce0 = grp_quant_and_pack_fu_7788_prior_outputs_3_9_V_ce0;
    end else begin
        out_buf_0_3_9_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_9_V_ce1 = grp_avgpool_concat_fu_18743_outputs_3_9_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_9_V_ce1 = grp_bn_relu_shortcut_fu_7997_residual_3_9_V_ce1;
    end else begin
        out_buf_0_3_9_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_9_V_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_9_V_d0 = grp_avgpool_concat_fu_18743_outputs_3_9_V_d0;
    end else begin
        out_buf_0_3_9_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_9_V_d1 = grp_avgpool_concat_fu_18743_outputs_3_9_V_d1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_9_V_d1 = grp_bn_relu_shortcut_fu_7997_residual_3_9_V_d1;
    end else begin
        out_buf_0_3_9_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_3_9_V_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_9_V_we0 = grp_avgpool_concat_fu_18743_outputs_3_9_V_we0;
    end else begin
        out_buf_0_3_9_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state80))) begin
        out_buf_0_3_9_V_we1 = grp_avgpool_concat_fu_18743_outputs_3_9_V_we1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_0_3_9_V_we1 = grp_bn_relu_shortcut_fu_7997_residual_3_9_V_we1;
    end else begin
        out_buf_0_3_9_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t0_0_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_t0_0_V_address0 = grp_bn1_fu_18887_block_t0_0_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t0_0_V_address0 = grp_bn_relu_shortcut_fu_7997_block_t0_0_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t0_0_V_address0 = grp_binary_conv3x3_tile_fu_5847_comparator_0_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_0_V_address0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_0_V_address0;
    end else begin
        out_buf_t0_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t0_0_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_t0_0_V_ce0 = grp_bn1_fu_18887_block_t0_0_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t0_0_V_ce0 = grp_bn_relu_shortcut_fu_7997_block_t0_0_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t0_0_V_ce0 = grp_binary_conv3x3_tile_fu_5847_comparator_0_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_0_V_ce0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_0_V_ce0;
    end else begin
        out_buf_t0_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_0_V_ce1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_0_V_ce1;
    end else begin
        out_buf_t0_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t0_0_V_we0 = 1'b1;
    end else begin
        out_buf_t0_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_0_V_we1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_0_V_we1;
    end else begin
        out_buf_t0_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t0_10_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_t0_10_V_address0 = grp_bn1_fu_18887_block_t0_10_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t0_10_V_address0 = grp_bn_relu_shortcut_fu_7997_block_t0_10_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t0_10_V_address0 = grp_binary_conv3x3_tile_fu_5847_comparator_10_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_10_V_address0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_10_V_address0;
    end else begin
        out_buf_t0_10_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t0_10_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_t0_10_V_ce0 = grp_bn1_fu_18887_block_t0_10_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t0_10_V_ce0 = grp_bn_relu_shortcut_fu_7997_block_t0_10_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t0_10_V_ce0 = grp_binary_conv3x3_tile_fu_5847_comparator_10_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_10_V_ce0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_10_V_ce0;
    end else begin
        out_buf_t0_10_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_10_V_ce1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_10_V_ce1;
    end else begin
        out_buf_t0_10_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t0_10_V_we0 = 1'b1;
    end else begin
        out_buf_t0_10_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_10_V_we1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_10_V_we1;
    end else begin
        out_buf_t0_10_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t0_11_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_t0_11_V_address0 = grp_bn1_fu_18887_block_t0_11_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t0_11_V_address0 = grp_bn_relu_shortcut_fu_7997_block_t0_11_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t0_11_V_address0 = grp_binary_conv3x3_tile_fu_5847_comparator_11_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_11_V_address0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_11_V_address0;
    end else begin
        out_buf_t0_11_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t0_11_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_t0_11_V_ce0 = grp_bn1_fu_18887_block_t0_11_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t0_11_V_ce0 = grp_bn_relu_shortcut_fu_7997_block_t0_11_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t0_11_V_ce0 = grp_binary_conv3x3_tile_fu_5847_comparator_11_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_11_V_ce0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_11_V_ce0;
    end else begin
        out_buf_t0_11_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_11_V_ce1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_11_V_ce1;
    end else begin
        out_buf_t0_11_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t0_11_V_we0 = 1'b1;
    end else begin
        out_buf_t0_11_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_11_V_we1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_11_V_we1;
    end else begin
        out_buf_t0_11_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t0_12_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_t0_12_V_address0 = grp_bn1_fu_18887_block_t0_12_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t0_12_V_address0 = grp_bn_relu_shortcut_fu_7997_block_t0_12_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t0_12_V_address0 = grp_binary_conv3x3_tile_fu_5847_comparator_12_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_12_V_address0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_12_V_address0;
    end else begin
        out_buf_t0_12_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t0_12_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_t0_12_V_ce0 = grp_bn1_fu_18887_block_t0_12_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t0_12_V_ce0 = grp_bn_relu_shortcut_fu_7997_block_t0_12_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t0_12_V_ce0 = grp_binary_conv3x3_tile_fu_5847_comparator_12_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_12_V_ce0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_12_V_ce0;
    end else begin
        out_buf_t0_12_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_12_V_ce1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_12_V_ce1;
    end else begin
        out_buf_t0_12_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t0_12_V_we0 = 1'b1;
    end else begin
        out_buf_t0_12_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_12_V_we1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_12_V_we1;
    end else begin
        out_buf_t0_12_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t0_13_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_t0_13_V_address0 = grp_bn1_fu_18887_block_t0_13_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t0_13_V_address0 = grp_bn_relu_shortcut_fu_7997_block_t0_13_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t0_13_V_address0 = grp_binary_conv3x3_tile_fu_5847_comparator_13_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_13_V_address0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_13_V_address0;
    end else begin
        out_buf_t0_13_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t0_13_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_t0_13_V_ce0 = grp_bn1_fu_18887_block_t0_13_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t0_13_V_ce0 = grp_bn_relu_shortcut_fu_7997_block_t0_13_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t0_13_V_ce0 = grp_binary_conv3x3_tile_fu_5847_comparator_13_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_13_V_ce0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_13_V_ce0;
    end else begin
        out_buf_t0_13_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_13_V_ce1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_13_V_ce1;
    end else begin
        out_buf_t0_13_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t0_13_V_we0 = 1'b1;
    end else begin
        out_buf_t0_13_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_13_V_we1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_13_V_we1;
    end else begin
        out_buf_t0_13_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t0_14_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_t0_14_V_address0 = grp_bn1_fu_18887_block_t0_14_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t0_14_V_address0 = grp_bn_relu_shortcut_fu_7997_block_t0_14_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t0_14_V_address0 = grp_binary_conv3x3_tile_fu_5847_comparator_14_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_14_V_address0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_14_V_address0;
    end else begin
        out_buf_t0_14_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t0_14_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_t0_14_V_ce0 = grp_bn1_fu_18887_block_t0_14_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t0_14_V_ce0 = grp_bn_relu_shortcut_fu_7997_block_t0_14_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t0_14_V_ce0 = grp_binary_conv3x3_tile_fu_5847_comparator_14_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_14_V_ce0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_14_V_ce0;
    end else begin
        out_buf_t0_14_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_14_V_ce1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_14_V_ce1;
    end else begin
        out_buf_t0_14_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t0_14_V_we0 = 1'b1;
    end else begin
        out_buf_t0_14_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_14_V_we1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_14_V_we1;
    end else begin
        out_buf_t0_14_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t0_15_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_t0_15_V_address0 = grp_bn1_fu_18887_block_t0_15_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t0_15_V_address0 = grp_bn_relu_shortcut_fu_7997_block_t0_15_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t0_15_V_address0 = grp_binary_conv3x3_tile_fu_5847_comparator_15_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_15_V_address0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_15_V_address0;
    end else begin
        out_buf_t0_15_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t0_15_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_t0_15_V_ce0 = grp_bn1_fu_18887_block_t0_15_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t0_15_V_ce0 = grp_bn_relu_shortcut_fu_7997_block_t0_15_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t0_15_V_ce0 = grp_binary_conv3x3_tile_fu_5847_comparator_15_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_15_V_ce0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_15_V_ce0;
    end else begin
        out_buf_t0_15_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_15_V_ce1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_15_V_ce1;
    end else begin
        out_buf_t0_15_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t0_15_V_we0 = 1'b1;
    end else begin
        out_buf_t0_15_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_15_V_we1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_15_V_we1;
    end else begin
        out_buf_t0_15_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t0_1_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_t0_1_V_address0 = grp_bn1_fu_18887_block_t0_1_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t0_1_V_address0 = grp_bn_relu_shortcut_fu_7997_block_t0_1_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t0_1_V_address0 = grp_binary_conv3x3_tile_fu_5847_comparator_1_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_1_V_address0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_1_V_address0;
    end else begin
        out_buf_t0_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t0_1_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_t0_1_V_ce0 = grp_bn1_fu_18887_block_t0_1_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t0_1_V_ce0 = grp_bn_relu_shortcut_fu_7997_block_t0_1_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t0_1_V_ce0 = grp_binary_conv3x3_tile_fu_5847_comparator_1_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_1_V_ce0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_1_V_ce0;
    end else begin
        out_buf_t0_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_1_V_ce1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_1_V_ce1;
    end else begin
        out_buf_t0_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t0_1_V_we0 = 1'b1;
    end else begin
        out_buf_t0_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_1_V_we1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_1_V_we1;
    end else begin
        out_buf_t0_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t0_2_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_t0_2_V_address0 = grp_bn1_fu_18887_block_t0_2_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t0_2_V_address0 = grp_bn_relu_shortcut_fu_7997_block_t0_2_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t0_2_V_address0 = grp_binary_conv3x3_tile_fu_5847_comparator_2_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_2_V_address0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_2_V_address0;
    end else begin
        out_buf_t0_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t0_2_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_t0_2_V_ce0 = grp_bn1_fu_18887_block_t0_2_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t0_2_V_ce0 = grp_bn_relu_shortcut_fu_7997_block_t0_2_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t0_2_V_ce0 = grp_binary_conv3x3_tile_fu_5847_comparator_2_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_2_V_ce0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_2_V_ce0;
    end else begin
        out_buf_t0_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_2_V_ce1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_2_V_ce1;
    end else begin
        out_buf_t0_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t0_2_V_we0 = 1'b1;
    end else begin
        out_buf_t0_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_2_V_we1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_2_V_we1;
    end else begin
        out_buf_t0_2_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t0_3_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_t0_3_V_address0 = grp_bn1_fu_18887_block_t0_3_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t0_3_V_address0 = grp_bn_relu_shortcut_fu_7997_block_t0_3_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t0_3_V_address0 = grp_binary_conv3x3_tile_fu_5847_comparator_3_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_3_V_address0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_3_V_address0;
    end else begin
        out_buf_t0_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t0_3_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_t0_3_V_ce0 = grp_bn1_fu_18887_block_t0_3_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t0_3_V_ce0 = grp_bn_relu_shortcut_fu_7997_block_t0_3_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t0_3_V_ce0 = grp_binary_conv3x3_tile_fu_5847_comparator_3_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_3_V_ce0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_3_V_ce0;
    end else begin
        out_buf_t0_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_3_V_ce1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_3_V_ce1;
    end else begin
        out_buf_t0_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t0_3_V_we0 = 1'b1;
    end else begin
        out_buf_t0_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_3_V_we1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_3_V_we1;
    end else begin
        out_buf_t0_3_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t0_4_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_t0_4_V_address0 = grp_bn1_fu_18887_block_t0_4_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t0_4_V_address0 = grp_bn_relu_shortcut_fu_7997_block_t0_4_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t0_4_V_address0 = grp_binary_conv3x3_tile_fu_5847_comparator_4_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_4_V_address0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_4_V_address0;
    end else begin
        out_buf_t0_4_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t0_4_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_t0_4_V_ce0 = grp_bn1_fu_18887_block_t0_4_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t0_4_V_ce0 = grp_bn_relu_shortcut_fu_7997_block_t0_4_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t0_4_V_ce0 = grp_binary_conv3x3_tile_fu_5847_comparator_4_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_4_V_ce0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_4_V_ce0;
    end else begin
        out_buf_t0_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_4_V_ce1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_4_V_ce1;
    end else begin
        out_buf_t0_4_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t0_4_V_we0 = 1'b1;
    end else begin
        out_buf_t0_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_4_V_we1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_4_V_we1;
    end else begin
        out_buf_t0_4_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t0_5_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_t0_5_V_address0 = grp_bn1_fu_18887_block_t0_5_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t0_5_V_address0 = grp_bn_relu_shortcut_fu_7997_block_t0_5_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t0_5_V_address0 = grp_binary_conv3x3_tile_fu_5847_comparator_5_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_5_V_address0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_5_V_address0;
    end else begin
        out_buf_t0_5_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t0_5_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_t0_5_V_ce0 = grp_bn1_fu_18887_block_t0_5_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t0_5_V_ce0 = grp_bn_relu_shortcut_fu_7997_block_t0_5_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t0_5_V_ce0 = grp_binary_conv3x3_tile_fu_5847_comparator_5_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_5_V_ce0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_5_V_ce0;
    end else begin
        out_buf_t0_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_5_V_ce1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_5_V_ce1;
    end else begin
        out_buf_t0_5_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t0_5_V_we0 = 1'b1;
    end else begin
        out_buf_t0_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_5_V_we1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_5_V_we1;
    end else begin
        out_buf_t0_5_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t0_6_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_t0_6_V_address0 = grp_bn1_fu_18887_block_t0_6_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t0_6_V_address0 = grp_bn_relu_shortcut_fu_7997_block_t0_6_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t0_6_V_address0 = grp_binary_conv3x3_tile_fu_5847_comparator_6_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_6_V_address0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_6_V_address0;
    end else begin
        out_buf_t0_6_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t0_6_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_t0_6_V_ce0 = grp_bn1_fu_18887_block_t0_6_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t0_6_V_ce0 = grp_bn_relu_shortcut_fu_7997_block_t0_6_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t0_6_V_ce0 = grp_binary_conv3x3_tile_fu_5847_comparator_6_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_6_V_ce0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_6_V_ce0;
    end else begin
        out_buf_t0_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_6_V_ce1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_6_V_ce1;
    end else begin
        out_buf_t0_6_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t0_6_V_we0 = 1'b1;
    end else begin
        out_buf_t0_6_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_6_V_we1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_6_V_we1;
    end else begin
        out_buf_t0_6_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t0_7_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_t0_7_V_address0 = grp_bn1_fu_18887_block_t0_7_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t0_7_V_address0 = grp_bn_relu_shortcut_fu_7997_block_t0_7_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t0_7_V_address0 = grp_binary_conv3x3_tile_fu_5847_comparator_7_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_7_V_address0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_7_V_address0;
    end else begin
        out_buf_t0_7_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t0_7_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_t0_7_V_ce0 = grp_bn1_fu_18887_block_t0_7_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t0_7_V_ce0 = grp_bn_relu_shortcut_fu_7997_block_t0_7_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t0_7_V_ce0 = grp_binary_conv3x3_tile_fu_5847_comparator_7_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_7_V_ce0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_7_V_ce0;
    end else begin
        out_buf_t0_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_7_V_ce1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_7_V_ce1;
    end else begin
        out_buf_t0_7_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t0_7_V_we0 = 1'b1;
    end else begin
        out_buf_t0_7_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_7_V_we1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_7_V_we1;
    end else begin
        out_buf_t0_7_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t0_8_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_t0_8_V_address0 = grp_bn1_fu_18887_block_t0_8_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t0_8_V_address0 = grp_bn_relu_shortcut_fu_7997_block_t0_8_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t0_8_V_address0 = grp_binary_conv3x3_tile_fu_5847_comparator_8_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_8_V_address0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_8_V_address0;
    end else begin
        out_buf_t0_8_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t0_8_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_t0_8_V_ce0 = grp_bn1_fu_18887_block_t0_8_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t0_8_V_ce0 = grp_bn_relu_shortcut_fu_7997_block_t0_8_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t0_8_V_ce0 = grp_binary_conv3x3_tile_fu_5847_comparator_8_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_8_V_ce0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_8_V_ce0;
    end else begin
        out_buf_t0_8_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_8_V_ce1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_8_V_ce1;
    end else begin
        out_buf_t0_8_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t0_8_V_we0 = 1'b1;
    end else begin
        out_buf_t0_8_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_8_V_we1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_8_V_we1;
    end else begin
        out_buf_t0_8_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t0_9_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_t0_9_V_address0 = grp_bn1_fu_18887_block_t0_9_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t0_9_V_address0 = grp_bn_relu_shortcut_fu_7997_block_t0_9_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t0_9_V_address0 = grp_binary_conv3x3_tile_fu_5847_comparator_9_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_9_V_address0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_9_V_address0;
    end else begin
        out_buf_t0_9_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t0_9_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_buf_t0_9_V_ce0 = grp_bn1_fu_18887_block_t0_9_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t0_9_V_ce0 = grp_bn_relu_shortcut_fu_7997_block_t0_9_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t0_9_V_ce0 = grp_binary_conv3x3_tile_fu_5847_comparator_9_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_9_V_ce0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_9_V_ce0;
    end else begin
        out_buf_t0_9_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_9_V_ce1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_9_V_ce1;
    end else begin
        out_buf_t0_9_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t0_9_V_we0 = 1'b1;
    end else begin
        out_buf_t0_9_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t0_9_V_we1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_9_V_we1;
    end else begin
        out_buf_t0_9_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t1_0_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t1_0_V_address0 = grp_bn_relu_shortcut_fu_7997_block_t1_0_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t1_0_V_address0 = grp_binary_conv3x3_tile_fu_5847_comparator_0_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_0_V_address0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_0_V_address0;
    end else begin
        out_buf_t1_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t1_0_V_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t1_0_V_ce0 = grp_bn_relu_shortcut_fu_7997_block_t1_0_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t1_0_V_ce0 = grp_binary_conv3x3_tile_fu_5847_comparator_0_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_0_V_ce0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_0_V_ce0;
    end else begin
        out_buf_t1_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_0_V_ce1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_0_V_ce1;
    end else begin
        out_buf_t1_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t1_0_V_we0 = 1'b1;
    end else begin
        out_buf_t1_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_0_V_we1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_0_V_we1;
    end else begin
        out_buf_t1_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t1_10_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t1_10_V_address0 = grp_bn_relu_shortcut_fu_7997_block_t1_10_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t1_10_V_address0 = grp_binary_conv3x3_tile_fu_5847_comparator_10_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_10_V_address0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_10_V_address0;
    end else begin
        out_buf_t1_10_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t1_10_V_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t1_10_V_ce0 = grp_bn_relu_shortcut_fu_7997_block_t1_10_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t1_10_V_ce0 = grp_binary_conv3x3_tile_fu_5847_comparator_10_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_10_V_ce0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_10_V_ce0;
    end else begin
        out_buf_t1_10_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_10_V_ce1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_10_V_ce1;
    end else begin
        out_buf_t1_10_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t1_10_V_we0 = 1'b1;
    end else begin
        out_buf_t1_10_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_10_V_we1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_10_V_we1;
    end else begin
        out_buf_t1_10_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t1_11_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t1_11_V_address0 = grp_bn_relu_shortcut_fu_7997_block_t1_11_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t1_11_V_address0 = grp_binary_conv3x3_tile_fu_5847_comparator_11_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_11_V_address0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_11_V_address0;
    end else begin
        out_buf_t1_11_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t1_11_V_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t1_11_V_ce0 = grp_bn_relu_shortcut_fu_7997_block_t1_11_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t1_11_V_ce0 = grp_binary_conv3x3_tile_fu_5847_comparator_11_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_11_V_ce0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_11_V_ce0;
    end else begin
        out_buf_t1_11_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_11_V_ce1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_11_V_ce1;
    end else begin
        out_buf_t1_11_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t1_11_V_we0 = 1'b1;
    end else begin
        out_buf_t1_11_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_11_V_we1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_11_V_we1;
    end else begin
        out_buf_t1_11_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t1_12_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t1_12_V_address0 = grp_bn_relu_shortcut_fu_7997_block_t1_12_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t1_12_V_address0 = grp_binary_conv3x3_tile_fu_5847_comparator_12_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_12_V_address0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_12_V_address0;
    end else begin
        out_buf_t1_12_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t1_12_V_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t1_12_V_ce0 = grp_bn_relu_shortcut_fu_7997_block_t1_12_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t1_12_V_ce0 = grp_binary_conv3x3_tile_fu_5847_comparator_12_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_12_V_ce0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_12_V_ce0;
    end else begin
        out_buf_t1_12_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_12_V_ce1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_12_V_ce1;
    end else begin
        out_buf_t1_12_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t1_12_V_we0 = 1'b1;
    end else begin
        out_buf_t1_12_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_12_V_we1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_12_V_we1;
    end else begin
        out_buf_t1_12_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t1_13_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t1_13_V_address0 = grp_bn_relu_shortcut_fu_7997_block_t1_13_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t1_13_V_address0 = grp_binary_conv3x3_tile_fu_5847_comparator_13_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_13_V_address0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_13_V_address0;
    end else begin
        out_buf_t1_13_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t1_13_V_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t1_13_V_ce0 = grp_bn_relu_shortcut_fu_7997_block_t1_13_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t1_13_V_ce0 = grp_binary_conv3x3_tile_fu_5847_comparator_13_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_13_V_ce0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_13_V_ce0;
    end else begin
        out_buf_t1_13_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_13_V_ce1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_13_V_ce1;
    end else begin
        out_buf_t1_13_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t1_13_V_we0 = 1'b1;
    end else begin
        out_buf_t1_13_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_13_V_we1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_13_V_we1;
    end else begin
        out_buf_t1_13_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t1_14_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t1_14_V_address0 = grp_bn_relu_shortcut_fu_7997_block_t1_14_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t1_14_V_address0 = grp_binary_conv3x3_tile_fu_5847_comparator_14_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_14_V_address0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_14_V_address0;
    end else begin
        out_buf_t1_14_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t1_14_V_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t1_14_V_ce0 = grp_bn_relu_shortcut_fu_7997_block_t1_14_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t1_14_V_ce0 = grp_binary_conv3x3_tile_fu_5847_comparator_14_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_14_V_ce0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_14_V_ce0;
    end else begin
        out_buf_t1_14_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_14_V_ce1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_14_V_ce1;
    end else begin
        out_buf_t1_14_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t1_14_V_we0 = 1'b1;
    end else begin
        out_buf_t1_14_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_14_V_we1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_14_V_we1;
    end else begin
        out_buf_t1_14_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t1_15_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t1_15_V_address0 = grp_bn_relu_shortcut_fu_7997_block_t1_15_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t1_15_V_address0 = grp_binary_conv3x3_tile_fu_5847_comparator_15_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_15_V_address0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_15_V_address0;
    end else begin
        out_buf_t1_15_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t1_15_V_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t1_15_V_ce0 = grp_bn_relu_shortcut_fu_7997_block_t1_15_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t1_15_V_ce0 = grp_binary_conv3x3_tile_fu_5847_comparator_15_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_15_V_ce0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_15_V_ce0;
    end else begin
        out_buf_t1_15_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_15_V_ce1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_15_V_ce1;
    end else begin
        out_buf_t1_15_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t1_15_V_we0 = 1'b1;
    end else begin
        out_buf_t1_15_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_15_V_we1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_15_V_we1;
    end else begin
        out_buf_t1_15_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t1_1_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t1_1_V_address0 = grp_bn_relu_shortcut_fu_7997_block_t1_1_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t1_1_V_address0 = grp_binary_conv3x3_tile_fu_5847_comparator_1_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_1_V_address0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_1_V_address0;
    end else begin
        out_buf_t1_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t1_1_V_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t1_1_V_ce0 = grp_bn_relu_shortcut_fu_7997_block_t1_1_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t1_1_V_ce0 = grp_binary_conv3x3_tile_fu_5847_comparator_1_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_1_V_ce0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_1_V_ce0;
    end else begin
        out_buf_t1_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_1_V_ce1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_1_V_ce1;
    end else begin
        out_buf_t1_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t1_1_V_we0 = 1'b1;
    end else begin
        out_buf_t1_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_1_V_we1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_1_V_we1;
    end else begin
        out_buf_t1_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t1_2_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t1_2_V_address0 = grp_bn_relu_shortcut_fu_7997_block_t1_2_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t1_2_V_address0 = grp_binary_conv3x3_tile_fu_5847_comparator_2_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_2_V_address0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_2_V_address0;
    end else begin
        out_buf_t1_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t1_2_V_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t1_2_V_ce0 = grp_bn_relu_shortcut_fu_7997_block_t1_2_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t1_2_V_ce0 = grp_binary_conv3x3_tile_fu_5847_comparator_2_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_2_V_ce0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_2_V_ce0;
    end else begin
        out_buf_t1_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_2_V_ce1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_2_V_ce1;
    end else begin
        out_buf_t1_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t1_2_V_we0 = 1'b1;
    end else begin
        out_buf_t1_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_2_V_we1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_2_V_we1;
    end else begin
        out_buf_t1_2_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t1_3_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t1_3_V_address0 = grp_bn_relu_shortcut_fu_7997_block_t1_3_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t1_3_V_address0 = grp_binary_conv3x3_tile_fu_5847_comparator_3_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_3_V_address0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_3_V_address0;
    end else begin
        out_buf_t1_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t1_3_V_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t1_3_V_ce0 = grp_bn_relu_shortcut_fu_7997_block_t1_3_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t1_3_V_ce0 = grp_binary_conv3x3_tile_fu_5847_comparator_3_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_3_V_ce0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_3_V_ce0;
    end else begin
        out_buf_t1_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_3_V_ce1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_3_V_ce1;
    end else begin
        out_buf_t1_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t1_3_V_we0 = 1'b1;
    end else begin
        out_buf_t1_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_3_V_we1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_3_V_we1;
    end else begin
        out_buf_t1_3_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t1_4_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t1_4_V_address0 = grp_bn_relu_shortcut_fu_7997_block_t1_4_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t1_4_V_address0 = grp_binary_conv3x3_tile_fu_5847_comparator_4_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_4_V_address0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_4_V_address0;
    end else begin
        out_buf_t1_4_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t1_4_V_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t1_4_V_ce0 = grp_bn_relu_shortcut_fu_7997_block_t1_4_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t1_4_V_ce0 = grp_binary_conv3x3_tile_fu_5847_comparator_4_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_4_V_ce0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_4_V_ce0;
    end else begin
        out_buf_t1_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_4_V_ce1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_4_V_ce1;
    end else begin
        out_buf_t1_4_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t1_4_V_we0 = 1'b1;
    end else begin
        out_buf_t1_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_4_V_we1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_4_V_we1;
    end else begin
        out_buf_t1_4_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t1_5_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t1_5_V_address0 = grp_bn_relu_shortcut_fu_7997_block_t1_5_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t1_5_V_address0 = grp_binary_conv3x3_tile_fu_5847_comparator_5_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_5_V_address0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_5_V_address0;
    end else begin
        out_buf_t1_5_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t1_5_V_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t1_5_V_ce0 = grp_bn_relu_shortcut_fu_7997_block_t1_5_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t1_5_V_ce0 = grp_binary_conv3x3_tile_fu_5847_comparator_5_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_5_V_ce0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_5_V_ce0;
    end else begin
        out_buf_t1_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_5_V_ce1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_5_V_ce1;
    end else begin
        out_buf_t1_5_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t1_5_V_we0 = 1'b1;
    end else begin
        out_buf_t1_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_5_V_we1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_5_V_we1;
    end else begin
        out_buf_t1_5_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t1_6_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t1_6_V_address0 = grp_bn_relu_shortcut_fu_7997_block_t1_6_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t1_6_V_address0 = grp_binary_conv3x3_tile_fu_5847_comparator_6_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_6_V_address0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_6_V_address0;
    end else begin
        out_buf_t1_6_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t1_6_V_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t1_6_V_ce0 = grp_bn_relu_shortcut_fu_7997_block_t1_6_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t1_6_V_ce0 = grp_binary_conv3x3_tile_fu_5847_comparator_6_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_6_V_ce0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_6_V_ce0;
    end else begin
        out_buf_t1_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_6_V_ce1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_6_V_ce1;
    end else begin
        out_buf_t1_6_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t1_6_V_we0 = 1'b1;
    end else begin
        out_buf_t1_6_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_6_V_we1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_6_V_we1;
    end else begin
        out_buf_t1_6_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t1_7_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t1_7_V_address0 = grp_bn_relu_shortcut_fu_7997_block_t1_7_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t1_7_V_address0 = grp_binary_conv3x3_tile_fu_5847_comparator_7_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_7_V_address0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_7_V_address0;
    end else begin
        out_buf_t1_7_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t1_7_V_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t1_7_V_ce0 = grp_bn_relu_shortcut_fu_7997_block_t1_7_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t1_7_V_ce0 = grp_binary_conv3x3_tile_fu_5847_comparator_7_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_7_V_ce0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_7_V_ce0;
    end else begin
        out_buf_t1_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_7_V_ce1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_7_V_ce1;
    end else begin
        out_buf_t1_7_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t1_7_V_we0 = 1'b1;
    end else begin
        out_buf_t1_7_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_7_V_we1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_7_V_we1;
    end else begin
        out_buf_t1_7_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t1_8_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t1_8_V_address0 = grp_bn_relu_shortcut_fu_7997_block_t1_8_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t1_8_V_address0 = grp_binary_conv3x3_tile_fu_5847_comparator_8_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_8_V_address0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_8_V_address0;
    end else begin
        out_buf_t1_8_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t1_8_V_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t1_8_V_ce0 = grp_bn_relu_shortcut_fu_7997_block_t1_8_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t1_8_V_ce0 = grp_binary_conv3x3_tile_fu_5847_comparator_8_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_8_V_ce0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_8_V_ce0;
    end else begin
        out_buf_t1_8_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_8_V_ce1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_8_V_ce1;
    end else begin
        out_buf_t1_8_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t1_8_V_we0 = 1'b1;
    end else begin
        out_buf_t1_8_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_8_V_we1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_8_V_we1;
    end else begin
        out_buf_t1_8_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t1_9_V_address0 = zext_ln321_6_fu_19059_p1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t1_9_V_address0 = grp_bn_relu_shortcut_fu_7997_block_t1_9_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t1_9_V_address0 = grp_binary_conv3x3_tile_fu_5847_comparator_9_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_9_V_address0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_9_V_address0;
    end else begin
        out_buf_t1_9_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t1_9_V_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state86))) begin
        out_buf_t1_9_V_ce0 = grp_bn_relu_shortcut_fu_7997_block_t1_9_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state147) | (1'b1 == ap_CS_fsm_state140) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        out_buf_t1_9_V_ce0 = grp_binary_conv3x3_tile_fu_5847_comparator_9_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_9_V_ce0 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_9_V_ce0;
    end else begin
        out_buf_t1_9_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_9_V_ce1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_9_V_ce1;
    end else begin
        out_buf_t1_9_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_reg_19915 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_t1_9_V_we0 = 1'b1;
    end else begin
        out_buf_t1_9_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        out_buf_t1_9_V_we1 = grp_binary_conv3x3_tile_fu_5847_msb_outputs_9_V_we1;
    end else begin
        out_buf_t1_9_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state169)) begin
        pool_out_buf_address0 = grp_matmul_fu_18923_pool_out_buf_address0;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        pool_out_buf_address0 = grp_avgpool_8x8_fu_18817_outputs_V_address0;
    end else begin
        pool_out_buf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state169)) begin
        pool_out_buf_ce0 = grp_matmul_fu_18923_pool_out_buf_ce0;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        pool_out_buf_ce0 = grp_avgpool_8x8_fu_18817_outputs_V_ce0;
    end else begin
        pool_out_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state167)) begin
        pool_out_buf_we0 = grp_avgpool_8x8_fu_18817_outputs_V_we0;
    end else begin
        pool_out_buf_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln36_fu_18984_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln36_fu_18984_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln64_fu_19162_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln65_fu_19186_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == IMG_ARREADY) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if ((~((icmp_ln66_fu_19252_p2 == 1'd0) & (1'b0 == IMG_RVALID)) & (icmp_ln66_fu_19252_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if ((~((icmp_ln66_fu_19252_p2 == 1'd0) & (1'b0 == IMG_RVALID)) & (icmp_ln66_fu_19252_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state16 : begin
            if (((grp_binary_conv3x3_tile_fu_5847_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (((grp_binary_conv3x3_tile_fu_5847_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            if (((grp_binary_conv3x3_tile_fu_5847_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            if (((grp_binary_conv3x3_tile_fu_5847_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if (((grp_binary_conv3x3_tile_fu_5847_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            if (((grp_binary_conv3x3_tile_fu_5847_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            if (((grp_bn1_fu_18887_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            if (((grp_quant_and_pack_fu_7788_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            if (((grp_binary_conv3x3_tile_fu_5847_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            if (((grp_binary_conv3x3_tile_fu_5847_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state34))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            if (((grp_bn_relu_shortcut_fu_7997_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            if (((grp_quant_and_pack_fu_7788_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state38))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            if (((grp_binary_conv3x3_tile_fu_5847_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            if (((grp_binary_conv3x3_tile_fu_5847_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state42))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            if (((grp_bn_relu_shortcut_fu_7997_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state44))) begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            if (((grp_quant_and_pack_fu_7788_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state46))) begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            if (((grp_binary_conv3x3_tile_fu_5847_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state48))) begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            if (((grp_binary_conv3x3_tile_fu_5847_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state50))) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            if (((grp_bn_relu_shortcut_fu_7997_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state52))) begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            if (((grp_quant_and_pack_fu_7788_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state54))) begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            if (((grp_binary_conv3x3_tile_fu_5847_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state56))) begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            if (((grp_binary_conv3x3_tile_fu_5847_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state58))) begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            if (((grp_bn_relu_shortcut_fu_7997_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state60))) begin
                ap_NS_fsm = ap_ST_fsm_state61;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state60;
            end
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            if (((grp_quant_and_pack_fu_7788_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state62))) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state62;
            end
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            if (((grp_binary_conv3x3_tile_fu_5847_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state64))) begin
                ap_NS_fsm = ap_ST_fsm_state65;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state64;
            end
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            if (((grp_binary_conv3x3_tile_fu_5847_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state66))) begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state66;
            end
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            if (((grp_bn_relu_shortcut_fu_7997_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state68))) begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            if (((grp_quant_and_pack_fu_7788_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state70))) begin
                ap_NS_fsm = ap_ST_fsm_state71;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            if (((grp_binary_conv3x3_tile_fu_5847_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state72))) begin
                ap_NS_fsm = ap_ST_fsm_state73;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state72;
            end
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            if (((grp_binary_conv3x3_tile_fu_5847_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state74))) begin
                ap_NS_fsm = ap_ST_fsm_state75;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            if (((grp_bn_relu_shortcut_fu_7997_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state76))) begin
                ap_NS_fsm = ap_ST_fsm_state77;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            if (((grp_quant_and_pack_fu_7788_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state78))) begin
                ap_NS_fsm = ap_ST_fsm_state79;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            if (((grp_avgpool_concat_fu_18743_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state80))) begin
                ap_NS_fsm = ap_ST_fsm_state81;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state80;
            end
        end
        ap_ST_fsm_state81 : begin
            if (((icmp_ln313_fu_19280_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state81))) begin
                ap_NS_fsm = ap_ST_fsm_state87;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state82;
            end
        end
        ap_ST_fsm_state82 : begin
            if (((grp_binary_conv3x3_tile_fu_5847_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state82))) begin
                ap_NS_fsm = ap_ST_fsm_state83;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state82;
            end
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state84 : begin
            if (((grp_binary_conv3x3_tile_fu_5847_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state84))) begin
                ap_NS_fsm = ap_ST_fsm_state85;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state84;
            end
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state86;
        end
        ap_ST_fsm_state86 : begin
            if (((grp_bn_relu_shortcut_fu_7997_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state86))) begin
                ap_NS_fsm = ap_ST_fsm_state81;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state86;
            end
        end
        ap_ST_fsm_state87 : begin
            if (((grp_quant_and_pack_fu_7788_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state87))) begin
                ap_NS_fsm = ap_ST_fsm_state88;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state87;
            end
        end
        ap_ST_fsm_state88 : begin
            if (((icmp_ln352_fu_19308_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state88))) begin
                ap_NS_fsm = ap_ST_fsm_state94;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state89;
            end
        end
        ap_ST_fsm_state89 : begin
            if (((grp_binary_conv3x3_tile_fu_5847_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state89))) begin
                ap_NS_fsm = ap_ST_fsm_state90;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state89;
            end
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state91;
        end
        ap_ST_fsm_state91 : begin
            if (((grp_binary_conv3x3_tile_fu_5847_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state91))) begin
                ap_NS_fsm = ap_ST_fsm_state92;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state91;
            end
        end
        ap_ST_fsm_state92 : begin
            ap_NS_fsm = ap_ST_fsm_state93;
        end
        ap_ST_fsm_state93 : begin
            if (((grp_bn_relu_shortcut_fu_7997_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state93))) begin
                ap_NS_fsm = ap_ST_fsm_state88;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state93;
            end
        end
        ap_ST_fsm_state94 : begin
            if (((grp_quant_and_pack_fu_7788_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state94))) begin
                ap_NS_fsm = ap_ST_fsm_state95;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state94;
            end
        end
        ap_ST_fsm_state95 : begin
            if (((icmp_ln380_fu_19336_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state95))) begin
                ap_NS_fsm = ap_ST_fsm_state101;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state96;
            end
        end
        ap_ST_fsm_state96 : begin
            if (((grp_binary_conv3x3_tile_fu_5847_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state96))) begin
                ap_NS_fsm = ap_ST_fsm_state97;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state96;
            end
        end
        ap_ST_fsm_state97 : begin
            ap_NS_fsm = ap_ST_fsm_state98;
        end
        ap_ST_fsm_state98 : begin
            if (((grp_binary_conv3x3_tile_fu_5847_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state98))) begin
                ap_NS_fsm = ap_ST_fsm_state99;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state98;
            end
        end
        ap_ST_fsm_state99 : begin
            ap_NS_fsm = ap_ST_fsm_state100;
        end
        ap_ST_fsm_state100 : begin
            if (((grp_bn_relu_shortcut_fu_7997_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state100))) begin
                ap_NS_fsm = ap_ST_fsm_state95;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state100;
            end
        end
        ap_ST_fsm_state101 : begin
            if (((grp_quant_and_pack_fu_7788_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state101))) begin
                ap_NS_fsm = ap_ST_fsm_state102;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state101;
            end
        end
        ap_ST_fsm_state102 : begin
            if (((icmp_ln409_fu_19368_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state102))) begin
                ap_NS_fsm = ap_ST_fsm_state108;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state103;
            end
        end
        ap_ST_fsm_state103 : begin
            if (((grp_binary_conv3x3_tile_fu_5847_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state103))) begin
                ap_NS_fsm = ap_ST_fsm_state104;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state103;
            end
        end
        ap_ST_fsm_state104 : begin
            ap_NS_fsm = ap_ST_fsm_state105;
        end
        ap_ST_fsm_state105 : begin
            if (((grp_binary_conv3x3_tile_fu_5847_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state105))) begin
                ap_NS_fsm = ap_ST_fsm_state106;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state105;
            end
        end
        ap_ST_fsm_state106 : begin
            ap_NS_fsm = ap_ST_fsm_state107;
        end
        ap_ST_fsm_state107 : begin
            if (((grp_bn_relu_shortcut_fu_7997_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state107))) begin
                ap_NS_fsm = ap_ST_fsm_state102;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state107;
            end
        end
        ap_ST_fsm_state108 : begin
            if (((grp_quant_and_pack_fu_7788_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state108))) begin
                ap_NS_fsm = ap_ST_fsm_state109;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state108;
            end
        end
        ap_ST_fsm_state109 : begin
            if (((icmp_ln437_fu_19396_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state109))) begin
                ap_NS_fsm = ap_ST_fsm_state115;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state110;
            end
        end
        ap_ST_fsm_state110 : begin
            if (((grp_binary_conv3x3_tile_fu_5847_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state110))) begin
                ap_NS_fsm = ap_ST_fsm_state111;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state110;
            end
        end
        ap_ST_fsm_state111 : begin
            ap_NS_fsm = ap_ST_fsm_state112;
        end
        ap_ST_fsm_state112 : begin
            if (((grp_binary_conv3x3_tile_fu_5847_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state112))) begin
                ap_NS_fsm = ap_ST_fsm_state113;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state112;
            end
        end
        ap_ST_fsm_state113 : begin
            ap_NS_fsm = ap_ST_fsm_state114;
        end
        ap_ST_fsm_state114 : begin
            if (((grp_bn_relu_shortcut_fu_7997_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state114))) begin
                ap_NS_fsm = ap_ST_fsm_state109;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state114;
            end
        end
        ap_ST_fsm_state115 : begin
            if (((grp_quant_and_pack_fu_7788_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state115))) begin
                ap_NS_fsm = ap_ST_fsm_state116;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state115;
            end
        end
        ap_ST_fsm_state116 : begin
            if (((icmp_ln466_fu_19424_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state116))) begin
                ap_NS_fsm = ap_ST_fsm_state122;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state117;
            end
        end
        ap_ST_fsm_state117 : begin
            if (((grp_binary_conv3x3_tile_fu_5847_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state117))) begin
                ap_NS_fsm = ap_ST_fsm_state118;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state117;
            end
        end
        ap_ST_fsm_state118 : begin
            ap_NS_fsm = ap_ST_fsm_state119;
        end
        ap_ST_fsm_state119 : begin
            if (((grp_binary_conv3x3_tile_fu_5847_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state119))) begin
                ap_NS_fsm = ap_ST_fsm_state120;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state119;
            end
        end
        ap_ST_fsm_state120 : begin
            ap_NS_fsm = ap_ST_fsm_state121;
        end
        ap_ST_fsm_state121 : begin
            if (((grp_bn_relu_shortcut_fu_7997_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state121))) begin
                ap_NS_fsm = ap_ST_fsm_state116;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state121;
            end
        end
        ap_ST_fsm_state122 : begin
            if (((grp_quant_and_pack_fu_7788_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state122))) begin
                ap_NS_fsm = ap_ST_fsm_state123;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state122;
            end
        end
        ap_ST_fsm_state123 : begin
            ap_NS_fsm = ap_ST_fsm_state124;
        end
        ap_ST_fsm_state124 : begin
            if (((grp_avgpool_concat_fu_18743_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state124))) begin
                ap_NS_fsm = ap_ST_fsm_state125;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state124;
            end
        end
        ap_ST_fsm_state125 : begin
            if (((icmp_ln506_fu_19452_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state125))) begin
                ap_NS_fsm = ap_ST_fsm_state131;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state126;
            end
        end
        ap_ST_fsm_state126 : begin
            if (((grp_binary_conv3x3_tile_fu_5847_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state126))) begin
                ap_NS_fsm = ap_ST_fsm_state127;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state126;
            end
        end
        ap_ST_fsm_state127 : begin
            ap_NS_fsm = ap_ST_fsm_state128;
        end
        ap_ST_fsm_state128 : begin
            if (((grp_binary_conv3x3_tile_fu_5847_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state128))) begin
                ap_NS_fsm = ap_ST_fsm_state129;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state128;
            end
        end
        ap_ST_fsm_state129 : begin
            ap_NS_fsm = ap_ST_fsm_state130;
        end
        ap_ST_fsm_state130 : begin
            if (((grp_bn_relu_shortcut_fu_7997_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state130))) begin
                ap_NS_fsm = ap_ST_fsm_state125;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state130;
            end
        end
        ap_ST_fsm_state131 : begin
            if (((grp_quant_and_pack_fu_7788_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state131))) begin
                ap_NS_fsm = ap_ST_fsm_state132;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state131;
            end
        end
        ap_ST_fsm_state132 : begin
            if (((icmp_ln545_fu_19475_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state132))) begin
                ap_NS_fsm = ap_ST_fsm_state138;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state133;
            end
        end
        ap_ST_fsm_state133 : begin
            if (((grp_binary_conv3x3_tile_fu_5847_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state133))) begin
                ap_NS_fsm = ap_ST_fsm_state134;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state133;
            end
        end
        ap_ST_fsm_state134 : begin
            ap_NS_fsm = ap_ST_fsm_state135;
        end
        ap_ST_fsm_state135 : begin
            if (((grp_binary_conv3x3_tile_fu_5847_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state135))) begin
                ap_NS_fsm = ap_ST_fsm_state136;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state135;
            end
        end
        ap_ST_fsm_state136 : begin
            ap_NS_fsm = ap_ST_fsm_state137;
        end
        ap_ST_fsm_state137 : begin
            if (((grp_bn_relu_shortcut_fu_7997_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state137))) begin
                ap_NS_fsm = ap_ST_fsm_state132;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state137;
            end
        end
        ap_ST_fsm_state138 : begin
            if (((grp_quant_and_pack_fu_7788_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state138))) begin
                ap_NS_fsm = ap_ST_fsm_state139;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state138;
            end
        end
        ap_ST_fsm_state139 : begin
            if (((icmp_ln573_fu_19502_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state139))) begin
                ap_NS_fsm = ap_ST_fsm_state145;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state140;
            end
        end
        ap_ST_fsm_state140 : begin
            if (((grp_binary_conv3x3_tile_fu_5847_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state140))) begin
                ap_NS_fsm = ap_ST_fsm_state141;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state140;
            end
        end
        ap_ST_fsm_state141 : begin
            ap_NS_fsm = ap_ST_fsm_state142;
        end
        ap_ST_fsm_state142 : begin
            if (((grp_binary_conv3x3_tile_fu_5847_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state142))) begin
                ap_NS_fsm = ap_ST_fsm_state143;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state142;
            end
        end
        ap_ST_fsm_state143 : begin
            ap_NS_fsm = ap_ST_fsm_state144;
        end
        ap_ST_fsm_state144 : begin
            if (((grp_bn_relu_shortcut_fu_7997_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state144))) begin
                ap_NS_fsm = ap_ST_fsm_state139;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state144;
            end
        end
        ap_ST_fsm_state145 : begin
            if (((grp_quant_and_pack_fu_7788_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state145))) begin
                ap_NS_fsm = ap_ST_fsm_state146;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state145;
            end
        end
        ap_ST_fsm_state146 : begin
            if (((icmp_ln602_fu_19525_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state146))) begin
                ap_NS_fsm = ap_ST_fsm_state152;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state147;
            end
        end
        ap_ST_fsm_state147 : begin
            if (((grp_binary_conv3x3_tile_fu_5847_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state147))) begin
                ap_NS_fsm = ap_ST_fsm_state148;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state147;
            end
        end
        ap_ST_fsm_state148 : begin
            ap_NS_fsm = ap_ST_fsm_state149;
        end
        ap_ST_fsm_state149 : begin
            if (((grp_binary_conv3x3_tile_fu_5847_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state149))) begin
                ap_NS_fsm = ap_ST_fsm_state150;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state149;
            end
        end
        ap_ST_fsm_state150 : begin
            ap_NS_fsm = ap_ST_fsm_state151;
        end
        ap_ST_fsm_state151 : begin
            if (((grp_bn_relu_shortcut_fu_7997_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state151))) begin
                ap_NS_fsm = ap_ST_fsm_state146;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state151;
            end
        end
        ap_ST_fsm_state152 : begin
            if (((grp_quant_and_pack_fu_7788_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state152))) begin
                ap_NS_fsm = ap_ST_fsm_state153;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state152;
            end
        end
        ap_ST_fsm_state153 : begin
            if (((icmp_ln630_fu_19548_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state153))) begin
                ap_NS_fsm = ap_ST_fsm_state159;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state154;
            end
        end
        ap_ST_fsm_state154 : begin
            if (((grp_binary_conv3x3_tile_fu_5847_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state154))) begin
                ap_NS_fsm = ap_ST_fsm_state155;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state154;
            end
        end
        ap_ST_fsm_state155 : begin
            ap_NS_fsm = ap_ST_fsm_state156;
        end
        ap_ST_fsm_state156 : begin
            if (((grp_binary_conv3x3_tile_fu_5847_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state156))) begin
                ap_NS_fsm = ap_ST_fsm_state157;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state156;
            end
        end
        ap_ST_fsm_state157 : begin
            ap_NS_fsm = ap_ST_fsm_state158;
        end
        ap_ST_fsm_state158 : begin
            if (((grp_bn_relu_shortcut_fu_7997_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state158))) begin
                ap_NS_fsm = ap_ST_fsm_state153;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state158;
            end
        end
        ap_ST_fsm_state159 : begin
            if (((grp_quant_and_pack_fu_7788_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state159))) begin
                ap_NS_fsm = ap_ST_fsm_state160;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state159;
            end
        end
        ap_ST_fsm_state160 : begin
            if (((icmp_ln659_fu_19571_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state160))) begin
                ap_NS_fsm = ap_ST_fsm_state166;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state161;
            end
        end
        ap_ST_fsm_state161 : begin
            if (((grp_binary_conv3x3_tile_fu_5847_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state161))) begin
                ap_NS_fsm = ap_ST_fsm_state162;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state161;
            end
        end
        ap_ST_fsm_state162 : begin
            ap_NS_fsm = ap_ST_fsm_state163;
        end
        ap_ST_fsm_state163 : begin
            if (((grp_binary_conv3x3_tile_fu_5847_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state163))) begin
                ap_NS_fsm = ap_ST_fsm_state164;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state163;
            end
        end
        ap_ST_fsm_state164 : begin
            ap_NS_fsm = ap_ST_fsm_state165;
        end
        ap_ST_fsm_state165 : begin
            if (((grp_bn_relu_shortcut_fu_7997_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state165))) begin
                ap_NS_fsm = ap_ST_fsm_state160;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state165;
            end
        end
        ap_ST_fsm_state166 : begin
            if (((icmp_ln693_fu_19594_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state166))) begin
                ap_NS_fsm = ap_ST_fsm_state166;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state167;
            end
        end
        ap_ST_fsm_state167 : begin
            if (((grp_avgpool_8x8_fu_18817_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state167))) begin
                ap_NS_fsm = ap_ST_fsm_state168;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state167;
            end
        end
        ap_ST_fsm_state168 : begin
            ap_NS_fsm = ap_ST_fsm_state169;
        end
        ap_ST_fsm_state169 : begin
            if ((~((1'b0 == RESULT_AWREADY) | (grp_matmul_fu_18923_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state169))) begin
                ap_NS_fsm = ap_ST_fsm_state170;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state169;
            end
        end
        ap_ST_fsm_state170 : begin
            if (((icmp_ln702_fu_19611_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state170))) begin
                ap_NS_fsm = ap_ST_fsm_state177;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state171;
            end
        end
        ap_ST_fsm_state171 : begin
            ap_NS_fsm = ap_ST_fsm_state172;
        end
        ap_ST_fsm_state172 : begin
            ap_NS_fsm = ap_ST_fsm_state173;
        end
        ap_ST_fsm_state173 : begin
            ap_NS_fsm = ap_ST_fsm_state174;
        end
        ap_ST_fsm_state174 : begin
            ap_NS_fsm = ap_ST_fsm_state175;
        end
        ap_ST_fsm_state175 : begin
            ap_NS_fsm = ap_ST_fsm_state176;
        end
        ap_ST_fsm_state176 : begin
            if (((1'b1 == RESULT_WREADY) & (1'b1 == ap_CS_fsm_state176))) begin
                ap_NS_fsm = ap_ST_fsm_state170;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state176;
            end
        end
        ap_ST_fsm_state177 : begin
            ap_NS_fsm = ap_ST_fsm_state178;
        end
        ap_ST_fsm_state178 : begin
            ap_NS_fsm = ap_ST_fsm_state179;
        end
        ap_ST_fsm_state179 : begin
            ap_NS_fsm = ap_ST_fsm_state180;
        end
        ap_ST_fsm_state180 : begin
            if (((1'b1 == RESULT_BVALID) & (1'b1 == ap_CS_fsm_state180))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state180;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign IMG_ARADDR = add_ln321_6_reg_19962;

assign a_fu_19731_p2 = (icmp_ln947_fu_19699_p2 & icmp_ln947_1_fu_19725_p2);

assign add_ln321_2_fu_19044_p2 = (zext_ln321_fu_19030_p1 + zext_ln321_4_fu_19040_p1);

assign add_ln321_3_fu_19053_p2 = (add_ln321_2_fu_19044_p2 + zext_ln321_5_fu_19050_p1);

assign add_ln321_4_fu_19202_p2 = (zext_ln65_reg_19949 + zext_ln321_8_fu_19198_p1);

assign add_ln321_5_fu_19246_p2 = (zext_ln321_7_fu_19230_p1 + zext_ln321_10_fu_19242_p1);

assign add_ln321_6_fu_19219_p2 = (zext_ln321_9_fu_19215_p1 + empty_864_reg_19910);

assign add_ln321_7_fu_19268_p2 = (add_ln321_5_reg_19973 + zext_ln321_11_fu_19264_p1);

assign add_ln321_fu_19302_p2 = (conv_weight_ptr_7_reg_5555 + 4'd1);

assign add_ln360_fu_19330_p2 = (conv_weight_ptr_8_reg_5577 + 4'd1);

assign add_ln36_fu_18990_p2 = (indvar_flatten_reg_5487 + 11'd1);

assign add_ln958_fu_19784_p2 = ($signed(32'd4294967271) + $signed(sub_ln944_reg_20353));

assign add_ln964_fu_19865_p2 = (select_ln964_fu_19852_p3 + sub_ln964_fu_19860_p2);

assign and_ln949_fu_19758_p2 = (xor_ln949_fu_19745_p2 & p_Result_5_fu_19751_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state100 = ap_CS_fsm[32'd98];

assign ap_CS_fsm_state101 = ap_CS_fsm[32'd99];

assign ap_CS_fsm_state102 = ap_CS_fsm[32'd100];

assign ap_CS_fsm_state103 = ap_CS_fsm[32'd101];

assign ap_CS_fsm_state104 = ap_CS_fsm[32'd102];

assign ap_CS_fsm_state105 = ap_CS_fsm[32'd103];

assign ap_CS_fsm_state106 = ap_CS_fsm[32'd104];

assign ap_CS_fsm_state107 = ap_CS_fsm[32'd105];

assign ap_CS_fsm_state108 = ap_CS_fsm[32'd106];

assign ap_CS_fsm_state109 = ap_CS_fsm[32'd107];

assign ap_CS_fsm_state110 = ap_CS_fsm[32'd108];

assign ap_CS_fsm_state111 = ap_CS_fsm[32'd109];

assign ap_CS_fsm_state112 = ap_CS_fsm[32'd110];

assign ap_CS_fsm_state113 = ap_CS_fsm[32'd111];

assign ap_CS_fsm_state114 = ap_CS_fsm[32'd112];

assign ap_CS_fsm_state115 = ap_CS_fsm[32'd113];

assign ap_CS_fsm_state116 = ap_CS_fsm[32'd114];

assign ap_CS_fsm_state117 = ap_CS_fsm[32'd115];

assign ap_CS_fsm_state118 = ap_CS_fsm[32'd116];

assign ap_CS_fsm_state119 = ap_CS_fsm[32'd117];

assign ap_CS_fsm_state120 = ap_CS_fsm[32'd118];

assign ap_CS_fsm_state121 = ap_CS_fsm[32'd119];

assign ap_CS_fsm_state122 = ap_CS_fsm[32'd120];

assign ap_CS_fsm_state123 = ap_CS_fsm[32'd121];

assign ap_CS_fsm_state124 = ap_CS_fsm[32'd122];

assign ap_CS_fsm_state125 = ap_CS_fsm[32'd123];

assign ap_CS_fsm_state126 = ap_CS_fsm[32'd124];

assign ap_CS_fsm_state127 = ap_CS_fsm[32'd125];

assign ap_CS_fsm_state128 = ap_CS_fsm[32'd126];

assign ap_CS_fsm_state129 = ap_CS_fsm[32'd127];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state130 = ap_CS_fsm[32'd128];

assign ap_CS_fsm_state131 = ap_CS_fsm[32'd129];

assign ap_CS_fsm_state132 = ap_CS_fsm[32'd130];

assign ap_CS_fsm_state133 = ap_CS_fsm[32'd131];

assign ap_CS_fsm_state134 = ap_CS_fsm[32'd132];

assign ap_CS_fsm_state135 = ap_CS_fsm[32'd133];

assign ap_CS_fsm_state136 = ap_CS_fsm[32'd134];

assign ap_CS_fsm_state137 = ap_CS_fsm[32'd135];

assign ap_CS_fsm_state138 = ap_CS_fsm[32'd136];

assign ap_CS_fsm_state139 = ap_CS_fsm[32'd137];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state140 = ap_CS_fsm[32'd138];

assign ap_CS_fsm_state141 = ap_CS_fsm[32'd139];

assign ap_CS_fsm_state142 = ap_CS_fsm[32'd140];

assign ap_CS_fsm_state143 = ap_CS_fsm[32'd141];

assign ap_CS_fsm_state144 = ap_CS_fsm[32'd142];

assign ap_CS_fsm_state145 = ap_CS_fsm[32'd143];

assign ap_CS_fsm_state146 = ap_CS_fsm[32'd144];

assign ap_CS_fsm_state147 = ap_CS_fsm[32'd145];

assign ap_CS_fsm_state148 = ap_CS_fsm[32'd146];

assign ap_CS_fsm_state149 = ap_CS_fsm[32'd147];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state150 = ap_CS_fsm[32'd148];

assign ap_CS_fsm_state151 = ap_CS_fsm[32'd149];

assign ap_CS_fsm_state152 = ap_CS_fsm[32'd150];

assign ap_CS_fsm_state153 = ap_CS_fsm[32'd151];

assign ap_CS_fsm_state154 = ap_CS_fsm[32'd152];

assign ap_CS_fsm_state155 = ap_CS_fsm[32'd153];

assign ap_CS_fsm_state156 = ap_CS_fsm[32'd154];

assign ap_CS_fsm_state157 = ap_CS_fsm[32'd155];

assign ap_CS_fsm_state158 = ap_CS_fsm[32'd156];

assign ap_CS_fsm_state159 = ap_CS_fsm[32'd157];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state160 = ap_CS_fsm[32'd158];

assign ap_CS_fsm_state161 = ap_CS_fsm[32'd159];

assign ap_CS_fsm_state162 = ap_CS_fsm[32'd160];

assign ap_CS_fsm_state163 = ap_CS_fsm[32'd161];

assign ap_CS_fsm_state164 = ap_CS_fsm[32'd162];

assign ap_CS_fsm_state165 = ap_CS_fsm[32'd163];

assign ap_CS_fsm_state166 = ap_CS_fsm[32'd164];

assign ap_CS_fsm_state167 = ap_CS_fsm[32'd165];

assign ap_CS_fsm_state168 = ap_CS_fsm[32'd166];

assign ap_CS_fsm_state169 = ap_CS_fsm[32'd167];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state170 = ap_CS_fsm[32'd168];

assign ap_CS_fsm_state171 = ap_CS_fsm[32'd169];

assign ap_CS_fsm_state172 = ap_CS_fsm[32'd170];

assign ap_CS_fsm_state173 = ap_CS_fsm[32'd171];

assign ap_CS_fsm_state174 = ap_CS_fsm[32'd172];

assign ap_CS_fsm_state175 = ap_CS_fsm[32'd173];

assign ap_CS_fsm_state176 = ap_CS_fsm[32'd174];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state180 = ap_CS_fsm[32'd178];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_state78 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state79 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_state80 = ap_CS_fsm[32'd78];

assign ap_CS_fsm_state81 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_state82 = ap_CS_fsm[32'd80];

assign ap_CS_fsm_state83 = ap_CS_fsm[32'd81];

assign ap_CS_fsm_state84 = ap_CS_fsm[32'd82];

assign ap_CS_fsm_state85 = ap_CS_fsm[32'd83];

assign ap_CS_fsm_state86 = ap_CS_fsm[32'd84];

assign ap_CS_fsm_state87 = ap_CS_fsm[32'd85];

assign ap_CS_fsm_state88 = ap_CS_fsm[32'd86];

assign ap_CS_fsm_state89 = ap_CS_fsm[32'd87];

assign ap_CS_fsm_state90 = ap_CS_fsm[32'd88];

assign ap_CS_fsm_state91 = ap_CS_fsm[32'd89];

assign ap_CS_fsm_state92 = ap_CS_fsm[32'd90];

assign ap_CS_fsm_state93 = ap_CS_fsm[32'd91];

assign ap_CS_fsm_state94 = ap_CS_fsm[32'd92];

assign ap_CS_fsm_state95 = ap_CS_fsm[32'd93];

assign ap_CS_fsm_state96 = ap_CS_fsm[32'd94];

assign ap_CS_fsm_state97 = ap_CS_fsm[32'd95];

assign ap_CS_fsm_state98 = ap_CS_fsm[32'd96];

assign ap_CS_fsm_state99 = ap_CS_fsm[32'd97];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state14 = ((icmp_ln66_fu_19252_p2 == 1'd0) & (1'b0 == IMG_RVALID));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign bitcast_ln739_fu_19894_p1 = trunc_ln738_reg_20390;

assign c_fu_19168_p2 = (c33_0_reg_5520 + 2'd1);

assign c_out_10_fu_19554_p2 = (c_out66_0_reg_5790 + 3'd1);

assign c_out_11_fu_19577_p2 = (c_out68_0_reg_5813 + 3'd1);

assign c_out_1_fu_19314_p2 = (c_out48_0_reg_5588 + 2'd1);

assign c_out_2_fu_19342_p2 = (c_out50_0_reg_5610 + 2'd1);

assign c_out_3_fu_19374_p2 = (c_out52_0_reg_5632 + 2'd1);

assign c_out_4_fu_19402_p2 = (c_out54_0_reg_5654 + 2'd1);

assign c_out_5_fu_19430_p2 = (c_out56_0_reg_5676 + 2'd1);

assign c_out_6_fu_19458_p2 = (c_out58_0_reg_5698 + 3'd1);

assign c_out_7_fu_19481_p2 = (c_out60_0_reg_5721 + 3'd1);

assign c_out_8_fu_19508_p2 = (c_out62_0_reg_5744 + 3'd1);

assign c_out_9_fu_19531_p2 = (c_out64_0_reg_5767 + 3'd1);

assign c_out_fu_19286_p2 = (c_out46_0_reg_5566 + 2'd1);

assign col_fu_19258_p2 = (col_0_reg_5544 + 6'd1);

assign conv_weight_ptr_19_fu_19542_p2 = (conv_weight_ptr_16_reg_5756 + 6'd1);

assign conv_weight_ptr_1_fu_19390_p2 = (conv_weight_ptr_10_reg_5621 + 5'd1);

assign conv_weight_ptr_20_fu_19565_p2 = (conv_weight_ptr_17_reg_5779 + 6'd1);

assign conv_weight_ptr_21_fu_19588_p2 = (conv_weight_ptr_18_reg_5802 + 6'd1);

assign conv_weight_ptr_2_fu_19418_p2 = (conv_weight_ptr_11_reg_5643 + 5'd1);

assign conv_weight_ptr_3_fu_19446_p2 = (conv_weight_ptr_12_reg_5665 + 5'd1);

assign conv_weight_ptr_4_fu_19469_p2 = (conv_weight_ptr_13_reg_5687 + 5'd1);

assign conv_weight_ptr_5_fu_19496_p2 = ($signed(conv_weight_ptr_14_reg_5710) + $signed(4'd1));

assign conv_weight_ptr_6_fu_19519_p2 = (conv_weight_ptr_15_reg_5733 + 6'd1);

assign conv_weight_ptr_fu_19362_p2 = ($signed(conv_weight_ptr_9_reg_5599) + $signed(3'd1));

assign empty_864_fu_18980_p1 = image_V1_fu_18970_p4;

assign empty_fu_18960_p1 = output3_fu_18950_p4;

assign grp_avgpool_8x8_fu_18817_ap_start = grp_avgpool_8x8_fu_18817_ap_start_reg;

assign grp_avgpool_concat_fu_18743_ap_start = grp_avgpool_concat_fu_18743_ap_start_reg;

assign grp_binary_conv3x3_tile_fu_5847_ap_start = grp_binary_conv3x3_tile_fu_5847_ap_start_reg;

assign grp_bn1_fu_18887_ap_start = grp_bn1_fu_18887_ap_start_reg;

assign grp_bn_relu_shortcut_fu_7997_ap_start = grp_bn_relu_shortcut_fu_7997_ap_start_reg;

assign grp_matmul_fu_18923_ap_start = grp_matmul_fu_18923_ap_start_reg;

assign grp_quant_and_pack_fu_7788_ap_start = grp_quant_and_pack_fu_7788_ap_start_reg;

assign i_5_fu_19600_p2 = (i73_0_reg_5825 + 4'd1);

assign i_6_fu_19617_p2 = (i74_0_reg_5836 + 4'd1);

assign i_fu_18996_p2 = (ap_phi_mux_i_0_phi_fu_5502_p4 + 6'd1);

assign icmp_ln313_fu_19280_p2 = ((c_out46_0_reg_5566 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln352_fu_19308_p2 = ((c_out48_0_reg_5588 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln36_fu_18984_p2 = ((indvar_flatten_reg_5487 == 11'd1089) ? 1'b1 : 1'b0);

assign icmp_ln37_fu_19002_p2 = ((j_0_reg_5509 == 6'd33) ? 1'b1 : 1'b0);

assign icmp_ln380_fu_19336_p2 = ((c_out50_0_reg_5610 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln409_fu_19368_p2 = ((c_out52_0_reg_5632 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln437_fu_19396_p2 = ((c_out54_0_reg_5654 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln466_fu_19424_p2 = ((c_out56_0_reg_5676 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln506_fu_19452_p2 = ((c_out58_0_reg_5698 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln545_fu_19475_p2 = ((c_out60_0_reg_5721 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln573_fu_19502_p2 = ((c_out62_0_reg_5744 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln602_fu_19525_p2 = ((c_out64_0_reg_5767 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln630_fu_19548_p2 = ((c_out66_0_reg_5790 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln64_fu_19162_p2 = ((c33_0_reg_5520 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln659_fu_19571_p2 = ((c_out68_0_reg_5813 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln65_fu_19186_p2 = ((row_0_reg_5532 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln66_fu_19252_p2 = ((col_0_reg_5544 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln693_fu_19594_p2 = ((i73_0_reg_5825 == 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln702_fu_19611_p2 = ((i74_0_reg_5836 == 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln935_fu_19642_p2 = ((tmp_V_3_reg_20323 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln947_1_fu_19725_p2 = ((p_Result_s_fu_19720_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln947_fu_19699_p2 = (($signed(tmp_1235_fu_19689_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln958_fu_19778_p2 = (($signed(lsb_index_fu_19684_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign image_V1_fu_18970_p4 = {{image_V[31:3]}};

assign j_fu_19024_p2 = (select_ln40_fu_19008_p3 + 6'd1);


always @ (p_Result_8_fu_19652_p4) begin
    if (p_Result_8_fu_19652_p4[0] == 1'b1) begin
        l_fu_19662_p3 = 32'd0;
    end else if (p_Result_8_fu_19652_p4[1] == 1'b1) begin
        l_fu_19662_p3 = 32'd1;
    end else if (p_Result_8_fu_19652_p4[2] == 1'b1) begin
        l_fu_19662_p3 = 32'd2;
    end else if (p_Result_8_fu_19652_p4[3] == 1'b1) begin
        l_fu_19662_p3 = 32'd3;
    end else if (p_Result_8_fu_19652_p4[4] == 1'b1) begin
        l_fu_19662_p3 = 32'd4;
    end else if (p_Result_8_fu_19652_p4[5] == 1'b1) begin
        l_fu_19662_p3 = 32'd5;
    end else if (p_Result_8_fu_19652_p4[6] == 1'b1) begin
        l_fu_19662_p3 = 32'd6;
    end else if (p_Result_8_fu_19652_p4[7] == 1'b1) begin
        l_fu_19662_p3 = 32'd7;
    end else if (p_Result_8_fu_19652_p4[8] == 1'b1) begin
        l_fu_19662_p3 = 32'd8;
    end else if (p_Result_8_fu_19652_p4[9] == 1'b1) begin
        l_fu_19662_p3 = 32'd9;
    end else if (p_Result_8_fu_19652_p4[10] == 1'b1) begin
        l_fu_19662_p3 = 32'd10;
    end else if (p_Result_8_fu_19652_p4[11] == 1'b1) begin
        l_fu_19662_p3 = 32'd11;
    end else if (p_Result_8_fu_19652_p4[12] == 1'b1) begin
        l_fu_19662_p3 = 32'd12;
    end else if (p_Result_8_fu_19652_p4[13] == 1'b1) begin
        l_fu_19662_p3 = 32'd13;
    end else if (p_Result_8_fu_19652_p4[14] == 1'b1) begin
        l_fu_19662_p3 = 32'd14;
    end else if (p_Result_8_fu_19652_p4[15] == 1'b1) begin
        l_fu_19662_p3 = 32'd15;
    end else if (p_Result_8_fu_19652_p4[16] == 1'b1) begin
        l_fu_19662_p3 = 32'd16;
    end else if (p_Result_8_fu_19652_p4[17] == 1'b1) begin
        l_fu_19662_p3 = 32'd17;
    end else if (p_Result_8_fu_19652_p4[18] == 1'b1) begin
        l_fu_19662_p3 = 32'd18;
    end else if (p_Result_8_fu_19652_p4[19] == 1'b1) begin
        l_fu_19662_p3 = 32'd19;
    end else if (p_Result_8_fu_19652_p4[20] == 1'b1) begin
        l_fu_19662_p3 = 32'd20;
    end else if (p_Result_8_fu_19652_p4[21] == 1'b1) begin
        l_fu_19662_p3 = 32'd21;
    end else if (p_Result_8_fu_19652_p4[22] == 1'b1) begin
        l_fu_19662_p3 = 32'd22;
    end else if (p_Result_8_fu_19652_p4[23] == 1'b1) begin
        l_fu_19662_p3 = 32'd23;
    end else if (p_Result_8_fu_19652_p4[24] == 1'b1) begin
        l_fu_19662_p3 = 32'd24;
    end else if (p_Result_8_fu_19652_p4[25] == 1'b1) begin
        l_fu_19662_p3 = 32'd25;
    end else if (p_Result_8_fu_19652_p4[26] == 1'b1) begin
        l_fu_19662_p3 = 32'd26;
    end else if (p_Result_8_fu_19652_p4[27] == 1'b1) begin
        l_fu_19662_p3 = 32'd27;
    end else if (p_Result_8_fu_19652_p4[28] == 1'b1) begin
        l_fu_19662_p3 = 32'd28;
    end else if (p_Result_8_fu_19652_p4[29] == 1'b1) begin
        l_fu_19662_p3 = 32'd29;
    end else if (p_Result_8_fu_19652_p4[30] == 1'b1) begin
        l_fu_19662_p3 = 32'd30;
    end else if (p_Result_8_fu_19652_p4[31] == 1'b1) begin
        l_fu_19662_p3 = 32'd31;
    end else begin
        l_fu_19662_p3 = 32'd32;
    end
end

assign lsb_index_fu_19684_p2 = ($signed(32'd4294967272) + $signed(sub_ln944_reg_20353));

assign lshr_ln947_fu_19714_p2 = 32'd4294967295 >> zext_ln947_fu_19710_p1;

assign lshr_ln958_fu_19797_p2 = tmp_V_4_reg_20345 >> add_ln958_reg_20380;

assign m_1_fu_19814_p3 = ((icmp_ln958_reg_20375[0:0] === 1'b1) ? zext_ln958_fu_19801_p1 : shl_ln958_fu_19808_p2);

assign m_2_fu_19824_p2 = (m_1_fu_19814_p3 + zext_ln961_fu_19821_p1);

assign m_5_fu_19830_p4 = {{m_2_fu_19824_p2[63:1]}};

assign m_6_fu_19840_p1 = m_5_fu_19830_p4;

assign m_fu_19794_p1 = tmp_V_4_reg_20345;

assign or_ln949_fu_19764_p2 = (and_ln949_fu_19758_p2 | a_fu_19731_p2);

assign or_ln_fu_19770_p3 = {{31'd0}, {or_ln949_fu_19764_p2}};

assign output3_fu_18950_p4 = {{output_r[31:2]}};

assign p_Result_5_fu_19751_p3 = tmp_V_4_reg_20345[lsb_index_fu_19684_p2];

integer ap_tvar_int_0;

always @ (tmp_V_4_fu_19647_p3) begin
    for (ap_tvar_int_0 = 32 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 31 - 0) begin
            p_Result_8_fu_19652_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_8_fu_19652_p4[ap_tvar_int_0] = tmp_V_4_fu_19647_p3[31 - ap_tvar_int_0];
        end
    end
end

assign p_Result_9_fu_19878_p5 = {{m_6_fu_19840_p1[63:32]}, {tmp_27_fu_19871_p3}, {m_6_fu_19840_p1[22:0]}};

assign p_Result_s_fu_19720_p2 = (tmp_V_4_reg_20345 & lshr_ln947_fu_19714_p2);

assign row_fu_19192_p2 = (row_0_reg_5532 + 6'd1);

assign select_ln40_1_fu_19016_p3 = ((icmp_ln37_fu_19002_p2[0:0] === 1'b1) ? i_fu_18996_p2 : ap_phi_mux_i_0_phi_fu_5502_p4);

assign select_ln40_fu_19008_p3 = ((icmp_ln37_fu_19002_p2[0:0] === 1'b1) ? 6'd0 : j_0_reg_5509);

assign select_ln935_fu_19897_p3 = ((icmp_ln935_reg_20340[0:0] === 1'b1) ? 32'd0 : bitcast_ln739_fu_19894_p1);

assign select_ln964_fu_19852_p3 = ((tmp_1237_fu_19844_p3[0:0] === 1'b1) ? 8'd127 : 8'd126);

assign sext_ln380_fu_19348_p1 = conv_weight_ptr_9_reg_5599;

assign sext_ln545_fu_19487_p1 = conv_weight_ptr_14_reg_5710;

assign shl_ln958_fu_19808_p2 = m_fu_19794_p1 << zext_ln958_1_fu_19805_p1;

assign sub_ln944_fu_19670_p2 = (32'd32 - l_fu_19662_p3);

assign sub_ln947_fu_19705_p2 = ($signed(6'd57) - $signed(trunc_ln947_reg_20360));

assign sub_ln958_fu_19789_p2 = (32'd25 - sub_ln944_reg_20353);

assign sub_ln964_fu_19860_p2 = (8'd10 - trunc_ln943_reg_20365);

assign tmp_1233_fu_19207_p3 = {{add_ln321_4_fu_19202_p2}, {5'd0}};

assign tmp_1235_fu_19689_p4 = {{lsb_index_fu_19684_p2[31:1]}};

assign tmp_1236_fu_19737_p3 = lsb_index_fu_19684_p2[32'd31];

assign tmp_1237_fu_19844_p3 = m_2_fu_19824_p2[32'd25];

assign tmp_27_fu_19871_p3 = {{p_Result_7_reg_20329}, {add_ln964_fu_19865_p2}};

assign tmp_453_fu_19174_p3 = {{c33_0_reg_5520}, {5'd0}};

assign tmp_454_fu_19234_p3 = {{row_0_reg_5532}, {5'd0}};

assign tmp_V_4_fu_19647_p3 = ((p_Result_7_reg_20329[0:0] === 1'b1) ? tmp_V_reg_20335 : tmp_V_3_reg_20323);

assign tmp_V_fu_19636_p2 = (32'd0 - linear_out_buf_V_q0);

assign tmp_fu_19033_p3 = {{select_ln40_1_reg_19929}, {5'd0}};

assign trunc_ln738_fu_19890_p1 = p_Result_9_fu_19878_p5[31:0];

assign trunc_ln943_fu_19680_p1 = l_fu_19662_p3[7:0];

assign trunc_ln947_fu_19676_p1 = sub_ln944_fu_19670_p2[5:0];

assign xor_ln949_fu_19745_p2 = (tmp_1236_fu_19737_p3 ^ 1'd1);

assign zext_ln152_10_fu_19436_p1 = conv_weight_ptr_12_reg_5665;

assign zext_ln152_11_fu_19441_p1 = c_out56_0_reg_5676;

assign zext_ln152_12_fu_19464_p1 = conv_weight_ptr_13_reg_5687;

assign zext_ln152_13_fu_19491_p1 = $unsigned(sext_ln545_fu_19487_p1);

assign zext_ln152_14_fu_19514_p1 = conv_weight_ptr_15_reg_5733;

assign zext_ln152_15_fu_19537_p1 = conv_weight_ptr_16_reg_5756;

assign zext_ln152_16_fu_19560_p1 = conv_weight_ptr_17_reg_5779;

assign zext_ln152_17_fu_19583_p1 = conv_weight_ptr_18_reg_5802;

assign zext_ln152_1_fu_19297_p1 = c_out46_0_reg_5566;

assign zext_ln152_2_fu_19320_p1 = conv_weight_ptr_8_reg_5577;

assign zext_ln152_3_fu_19325_p1 = c_out48_0_reg_5588;

assign zext_ln152_4_fu_19352_p1 = $unsigned(sext_ln380_fu_19348_p1);

assign zext_ln152_5_fu_19357_p1 = c_out50_0_reg_5610;

assign zext_ln152_6_fu_19380_p1 = conv_weight_ptr_10_reg_5621;

assign zext_ln152_7_fu_19385_p1 = c_out52_0_reg_5632;

assign zext_ln152_8_fu_19408_p1 = conv_weight_ptr_11_reg_5643;

assign zext_ln152_9_fu_19413_p1 = c_out54_0_reg_5654;

assign zext_ln152_fu_19292_p1 = conv_weight_ptr_7_reg_5555;

assign zext_ln321_10_fu_19242_p1 = tmp_454_fu_19234_p3;

assign zext_ln321_11_fu_19264_p1 = col_0_reg_5544;

assign zext_ln321_12_fu_19273_p1 = add_ln321_7_fu_19268_p2;

assign zext_ln321_4_fu_19040_p1 = tmp_fu_19033_p3;

assign zext_ln321_5_fu_19050_p1 = select_ln40_reg_19924;

assign zext_ln321_6_fu_19059_p1 = add_ln321_3_fu_19053_p2;

assign zext_ln321_7_fu_19230_p1 = row_0_reg_5532;

assign zext_ln321_8_fu_19198_p1 = row_0_reg_5532;

assign zext_ln321_9_fu_19215_p1 = tmp_1233_fu_19207_p3;

assign zext_ln321_fu_19030_p1 = select_ln40_1_reg_19929;

assign zext_ln65_fu_19182_p1 = tmp_453_fu_19174_p3;

assign zext_ln694_fu_19606_p1 = i73_0_reg_5825;

assign zext_ln703_fu_19623_p1 = i74_0_reg_5836;

assign zext_ln947_fu_19710_p1 = sub_ln947_fu_19705_p2;

assign zext_ln958_1_fu_19805_p1 = sub_ln958_reg_20385;

assign zext_ln958_fu_19801_p1 = lshr_ln958_fu_19797_p2;

assign zext_ln961_fu_19821_p1 = or_ln_reg_20370;

always @ (posedge ap_clk) begin
    RESULT_addr_reg_19904[31:30] <= 2'b00;
    empty_864_reg_19910[63:29] <= 35'b00000000000000000000000000000000000;
    zext_ln65_reg_19949[4:0] <= 5'b00000;
    zext_ln65_reg_19949[7] <= 1'b0;
    zext_ln152_reg_20016[6:4] <= 3'b000;
    zext_ln152_1_reg_20021[2] <= 1'b0;
    zext_ln152_2_reg_20047[6:4] <= 3'b000;
    zext_ln152_3_reg_20052[2] <= 1'b0;
    zext_ln152_4_reg_20078[6:4] <= 3'b000;
    zext_ln152_5_reg_20083[2] <= 1'b0;
    zext_ln152_6_reg_20109[6:5] <= 2'b00;
    zext_ln152_7_reg_20114[2] <= 1'b0;
    zext_ln152_8_reg_20140[6:5] <= 2'b00;
    zext_ln152_9_reg_20145[2] <= 1'b0;
    zext_ln152_10_reg_20171[6:5] <= 2'b00;
    zext_ln152_11_reg_20176[2] <= 1'b0;
    zext_ln152_12_reg_20202[6:5] <= 2'b00;
    zext_ln152_13_reg_20220[6:5] <= 2'b00;
    zext_ln152_14_reg_20238[6] <= 1'b0;
    zext_ln152_15_reg_20256[6] <= 1'b0;
    zext_ln152_16_reg_20274[6] <= 1'b0;
    zext_ln152_17_reg_20292[6] <= 1'b0;
    or_ln_reg_20370[31:1] <= 31'b0000000000000000000000000000000;
end

endmodule //FracNet_T
