{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701211841811 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701211841811 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 19:50:41 2023 " "Processing started: Tue Nov 28 19:50:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701211841811 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701211841811 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lot -c Lot " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lot -c Lot" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701211841811 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701211842270 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701211842270 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Lot.v(37) " "Verilog HDL information at Lot.v(37): always construct contains both blocking and non-blocking assignments" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701211851878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lot.v 1 1 " "Found 1 design units, including 1 entities, in source file lot.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lot " "Found entity 1: Lot" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701211851878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701211851878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lot_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file lot_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 lot_tb " "Found entity 1: lot_tb" {  } { { "lot_tb.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/lot_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701211851894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701211851894 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lot " "Elaborating entity \"Lot\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701211851925 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Lot.v(52) " "Verilog HDL assignment warning at Lot.v(52): truncated value with size 32 to match size of target (5)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701211851963 "|Lot"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Lot.v(57) " "Verilog HDL assignment warning at Lot.v(57): truncated value with size 32 to match size of target (5)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701211851963 "|Lot"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Lot.v(49) " "Verilog HDL Case Statement information at Lot.v(49): all case item expressions in this case statement are onehot" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 49 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701211851963 "|Lot"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lot.v(73) " "Verilog HDL assignment warning at Lot.v(73): truncated value with size 32 to match size of target (4)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701211851963 "|Lot"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lot.v(82) " "Verilog HDL assignment warning at Lot.v(82): truncated value with size 32 to match size of target (4)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701211851963 "|Lot"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lot.v(91) " "Verilog HDL assignment warning at Lot.v(91): truncated value with size 32 to match size of target (4)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701211851963 "|Lot"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lot.v(108) " "Verilog HDL assignment warning at Lot.v(108): truncated value with size 32 to match size of target (4)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701211851963 "|Lot"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Lot.v(70) " "Verilog HDL Case Statement information at Lot.v(70): all case item expressions in this case statement are onehot" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 70 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701211851963 "|Lot"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "premio Lot.v(37) " "Verilog HDL Always Construct warning at Lot.v(37): inferring latch(es) for variable \"premio\", which holds its previous value in one or more paths through the always construct" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701211851963 "|Lot"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "p1 Lot.v(37) " "Verilog HDL Always Construct warning at Lot.v(37): inferring latch(es) for variable \"p1\", which holds its previous value in one or more paths through the always construct" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701211851963 "|Lot"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "p2 Lot.v(37) " "Verilog HDL Always Construct warning at Lot.v(37): inferring latch(es) for variable \"p2\", which holds its previous value in one or more paths through the always construct" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701211851963 "|Lot"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2\[4\] Lot.v(37) " "Inferred latch for \"p2\[4\]\" at Lot.v(37)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701211851979 "|Lot"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2\[3\] Lot.v(37) " "Inferred latch for \"p2\[3\]\" at Lot.v(37)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701211851979 "|Lot"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2\[2\] Lot.v(37) " "Inferred latch for \"p2\[2\]\" at Lot.v(37)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701211851979 "|Lot"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2\[1\] Lot.v(37) " "Inferred latch for \"p2\[1\]\" at Lot.v(37)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701211851979 "|Lot"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2\[0\] Lot.v(37) " "Inferred latch for \"p2\[0\]\" at Lot.v(37)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701211851979 "|Lot"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1\[4\] Lot.v(37) " "Inferred latch for \"p1\[4\]\" at Lot.v(37)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701211851979 "|Lot"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1\[3\] Lot.v(37) " "Inferred latch for \"p1\[3\]\" at Lot.v(37)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701211851979 "|Lot"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1\[2\] Lot.v(37) " "Inferred latch for \"p1\[2\]\" at Lot.v(37)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701211851979 "|Lot"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1\[1\] Lot.v(37) " "Inferred latch for \"p1\[1\]\" at Lot.v(37)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701211851979 "|Lot"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1\[0\] Lot.v(37) " "Inferred latch for \"p1\[0\]\" at Lot.v(37)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701211851979 "|Lot"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "premio\[1\] Lot.v(44) " "Inferred latch for \"premio\[1\]\" at Lot.v(44)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701211851979 "|Lot"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "premio\[0\] Lot.v(44) " "Inferred latch for \"premio\[0\]\" at Lot.v(44)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701211851979 "|Lot"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Analysis & Synthesis" 0 -1 1701211851979 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "state.s3 state.s3~_emulated state.s3~1 " "Register \"state.s3\" is converted into an equivalent circuit using register \"state.s3~_emulated\" and latch \"state.s3~1\"" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 7 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701211852495 "|Lot|state.s3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "state.s4 state.s4~_emulated state.s4~1 " "Register \"state.s4\" is converted into an equivalent circuit using register \"state.s4~_emulated\" and latch \"state.s4~1\"" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 7 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701211852495 "|Lot|state.s4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "state.s0 state.s0~_emulated state.s0~1 " "Register \"state.s0\" is converted into an equivalent circuit using register \"state.s0~_emulated\" and latch \"state.s0~1\"" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 7 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701211852495 "|Lot|state.s0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "state.s1 state.s1~_emulated state.s1~1 " "Register \"state.s1\" is converted into an equivalent circuit using register \"state.s1~_emulated\" and latch \"state.s1~1\"" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 7 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701211852495 "|Lot|state.s1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "state.s2 state.s2~_emulated state.s2~1 " "Register \"state.s2\" is converted into an equivalent circuit using register \"state.s2~_emulated\" and latch \"state.s2~1\"" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 7 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701211852495 "|Lot|state.s2"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1701211852495 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701211852643 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/output_files/Lot.map.smsg " "Generated suppressed messages file C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/output_files/Lot.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701211853066 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701211853166 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701211853166 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "110 " "Implemented 110 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701211853213 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701211853213 ""} { "Info" "ICUT_CUT_TM_LCELLS" "89 " "Implemented 89 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701211853213 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701211853213 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4742 " "Peak virtual memory: 4742 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701211853228 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 28 19:50:53 2023 " "Processing ended: Tue Nov 28 19:50:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701211853228 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701211853228 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701211853228 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701211853228 ""}
