// Seed: 1540121641
module module_0;
  assign id_1 = 1;
endmodule
module module_1 (
    input  supply0 id_0,
    input  logic   id_1,
    output logic   id_2,
    input  supply1 id_3
);
  wand id_5, id_6, id_7;
  assign id_2 = 1;
  always
    if (id_1.id_0) @(1) id_2 <= 1'd0;
    else if (id_3) @((1));
  assign id_2.id_1 = 1;
  assign id_7 = id_0;
  assign id_6 = id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  nand primCall (id_2, id_3, id_5, id_6, id_7);
  id_8(
      1
  );
  wire id_9;
  wire id_10;
endmodule
