INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SHUBHAM_KUMAR_JHA/Desktop/HPCES Lab/Ram_prl_rd_wrt/Ram_prl_rd_wrt.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SHUBHAM_KUMAR_JHA/Desktop/HPCES Lab/Ram_prl_rd_wrt/Ram_prl_rd_wrt.srcs/sim_1/new/ram_test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_test_tb
