/*
 * arch/arm/mach-tz3000/include/mach/regs/camif_reg_def.h
 *
 * (C) Copyright TOSHIBA Corporation
 * Semiconductor & Storage Products Company 2013
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License along with
 * this program; if not, write to the Free Software Foundation, Inc.,
 * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
 */

#ifndef _CAMIF_REG_DEF_H
#define _CAMIF_REG_DEF_H

#ifdef __cplusplus
extern  {
#endif /* __cplusplus */

// CAM_STADR Register
#define CAMIF_CAM_STADR_OFS                      0x00000000
// cf_mb_stadr bitfiled (RW) Reset=10000000000000000000000000000000
#define CAMIF_CAM_STADR_CF_MB_STADR_MASK         0xFFFFFFFF
#define CAMIF_CAM_STADR_CF_MB_STADR_SHIFT        0 
#define CAMIF_CAM_STADR_CF_MB_STADR_BIT          0xFFFFFFFF
#define CAMIF_CAM_STADR_CF_MB_STADR_BITWIDTH     32
// CAM_ENDADR Register
#define CAMIF_CAM_ENDADR_OFS                     0x00000004
// cf_mb_endadr bitfiled (RW) Reset=11111111111111111111111111111111
#define CAMIF_CAM_ENDADR_CF_MB_ENDADR_MASK       0xFFFFFFFF
#define CAMIF_CAM_ENDADR_CF_MB_ENDADR_SHIFT      0 
#define CAMIF_CAM_ENDADR_CF_MB_ENDADR_BIT        0xFFFFFFFF
#define CAMIF_CAM_ENDADR_CF_MB_ENDADR_BITWIDTH   32
// CAM_DMRADR Register
#define CAMIF_CAM_DMRADR_OFS                     0x00000018
// cf_dr_adr bitfiled (RW) Reset=0
#define CAMIF_CAM_DMRADR_CF_DR_ADR_MASK          0xFFFFFFFF
#define CAMIF_CAM_DMRADR_CF_DR_ADR_SHIFT         0 
#define CAMIF_CAM_DMRADR_CF_DR_ADR_BIT           0xFFFFFFFF
#define CAMIF_CAM_DMRADR_CF_DR_ADR_BITWIDTH      32
// CAM_CFG Register
#define CAMIF_CAM_CFG_OFS                        0x0000001C
// cf_dr_enable_g00 bitfiled (RW) Reset=0
#define CAMIF_CAM_CFG_CF_DR_ENABLE_G00_MASK      0x1
#define CAMIF_CAM_CFG_CF_DR_ENABLE_G00_SHIFT     0 
#define CAMIF_CAM_CFG_CF_DR_ENABLE_G00_BIT       0x1
#define CAMIF_CAM_CFG_CF_DR_ENABLE_G00_BITWIDTH  1
// cf_dr_enable_g01 bitfiled (RW) Reset=0
#define CAMIF_CAM_CFG_CF_DR_ENABLE_G01_MASK      0x2
#define CAMIF_CAM_CFG_CF_DR_ENABLE_G01_SHIFT     1 
#define CAMIF_CAM_CFG_CF_DR_ENABLE_G01_BIT       0x1
#define CAMIF_CAM_CFG_CF_DR_ENABLE_G01_BITWIDTH  1
// cf_dr_enable_g02 bitfiled (RW) Reset=0
#define CAMIF_CAM_CFG_CF_DR_ENABLE_G02_MASK      0x4
#define CAMIF_CAM_CFG_CF_DR_ENABLE_G02_SHIFT     2 
#define CAMIF_CAM_CFG_CF_DR_ENABLE_G02_BIT       0x1
#define CAMIF_CAM_CFG_CF_DR_ENABLE_G02_BITWIDTH  1
// cf_dr_enable_g03 bitfiled (RW) Reset=0
#define CAMIF_CAM_CFG_CF_DR_ENABLE_G03_MASK      0x8
#define CAMIF_CAM_CFG_CF_DR_ENABLE_G03_SHIFT     3 
#define CAMIF_CAM_CFG_CF_DR_ENABLE_G03_BIT       0x1
#define CAMIF_CAM_CFG_CF_DR_ENABLE_G03_BITWIDTH  1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_CFG_RESERVED_MASK              0xF0
#define CAMIF_CAM_CFG_RESERVED_SHIFT             4 
#define CAMIF_CAM_CFG_RESERVED_BIT               0xF
#define CAMIF_CAM_CFG_RESERVED_BITWIDTH          4
// cf_cmd_queue_depth bitfiled (RW) Reset=111
#define CAMIF_CAM_CFG_CF_CMD_QUEUE_DEPTH_MASK    0x700
#define CAMIF_CAM_CFG_CF_CMD_QUEUE_DEPTH_SHIFT   8 
#define CAMIF_CAM_CFG_CF_CMD_QUEUE_DEPTH_BIT     0x7
#define CAMIF_CAM_CFG_CF_CMD_QUEUE_DEPTH_BITWIDTH 3
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_CFG_RESERVED2_MASK             0xF800
#define CAMIF_CAM_CFG_RESERVED2_SHIFT            11 
#define CAMIF_CAM_CFG_RESERVED2_BIT              0x1F
#define CAMIF_CAM_CFG_RESERVED2_BITWIDTH         5
// cf_accmd_queue_depth bitfiled (RW) Reset=111
#define CAMIF_CAM_CFG_CF_ACCMD_QUEUE_DEPTH_MASK  0x70000
#define CAMIF_CAM_CFG_CF_ACCMD_QUEUE_DEPTH_SHIFT 16 
#define CAMIF_CAM_CFG_CF_ACCMD_QUEUE_DEPTH_BIT   0x7
#define CAMIF_CAM_CFG_CF_ACCMD_QUEUE_DEPTH_BITWIDTH 3
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CAM_CFG_RESERVED3_MASK             0xF80000
#define CAMIF_CAM_CFG_RESERVED3_SHIFT            19 
#define CAMIF_CAM_CFG_RESERVED3_BIT              0x1F
#define CAMIF_CAM_CFG_RESERVED3_BITWIDTH         5
// cf_vdmacctrl bitfiled (RW) Reset=0
#define CAMIF_CAM_CFG_CF_VDMACCTRL_MASK          0x1000000
#define CAMIF_CAM_CFG_CF_VDMACCTRL_SHIFT         24 
#define CAMIF_CAM_CFG_CF_VDMACCTRL_BIT           0x1
#define CAMIF_CAM_CFG_CF_VDMACCTRL_BITWIDTH      1
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CAM_CFG_RESERVED4_MASK             0xFE000000
#define CAMIF_CAM_CFG_RESERVED4_SHIFT            25 
#define CAMIF_CAM_CFG_RESERVED4_BIT              0x7F
#define CAMIF_CAM_CFG_RESERVED4_BITWIDTH         7
// CAM_INT_MASK Register
#define CAMIF_CAM_INT_MASK_OFS                   0x00000020
// cf_int_mask_g00 bitfiled (RW) Reset=0
#define CAMIF_CAM_INT_MASK_CF_INT_MASK_G00_MASK  0x1
#define CAMIF_CAM_INT_MASK_CF_INT_MASK_G00_SHIFT 0 
#define CAMIF_CAM_INT_MASK_CF_INT_MASK_G00_BIT   0x1
#define CAMIF_CAM_INT_MASK_CF_INT_MASK_G00_BITWIDTH 1
// cf_int_mask_g01 bitfiled (RW) Reset=0
#define CAMIF_CAM_INT_MASK_CF_INT_MASK_G01_MASK  0x2
#define CAMIF_CAM_INT_MASK_CF_INT_MASK_G01_SHIFT 1 
#define CAMIF_CAM_INT_MASK_CF_INT_MASK_G01_BIT   0x1
#define CAMIF_CAM_INT_MASK_CF_INT_MASK_G01_BITWIDTH 1
// cf_int_mask_g02 bitfiled (RW) Reset=0
#define CAMIF_CAM_INT_MASK_CF_INT_MASK_G02_MASK  0x4
#define CAMIF_CAM_INT_MASK_CF_INT_MASK_G02_SHIFT 2 
#define CAMIF_CAM_INT_MASK_CF_INT_MASK_G02_BIT   0x1
#define CAMIF_CAM_INT_MASK_CF_INT_MASK_G02_BITWIDTH 1
// cf_int_mask_g03 bitfiled (RW) Reset=0
#define CAMIF_CAM_INT_MASK_CF_INT_MASK_G03_MASK  0x8
#define CAMIF_CAM_INT_MASK_CF_INT_MASK_G03_SHIFT 3 
#define CAMIF_CAM_INT_MASK_CF_INT_MASK_G03_BIT   0x1
#define CAMIF_CAM_INT_MASK_CF_INT_MASK_G03_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_INT_MASK_RESERVED_MASK         0x7FF0
#define CAMIF_CAM_INT_MASK_RESERVED_SHIFT        4 
#define CAMIF_CAM_INT_MASK_RESERVED_BIT          0x7FF
#define CAMIF_CAM_INT_MASK_RESERVED_BITWIDTH     11
// cf_mb_err_mask bitfiled (RW) Reset=0
#define CAMIF_CAM_INT_MASK_CF_MB_ERR_MASK_MASK   0x8000
#define CAMIF_CAM_INT_MASK_CF_MB_ERR_MASK_SHIFT  15 
#define CAMIF_CAM_INT_MASK_CF_MB_ERR_MASK_BIT    0x1
#define CAMIF_CAM_INT_MASK_CF_MB_ERR_MASK_BITWIDTH 1
// cf_abort_mask_g00 bitfiled (RW) Reset=0
#define CAMIF_CAM_INT_MASK_CF_ABORT_MASK_G00_MASK 0x10000
#define CAMIF_CAM_INT_MASK_CF_ABORT_MASK_G00_SHIFT 16 
#define CAMIF_CAM_INT_MASK_CF_ABORT_MASK_G00_BIT 0x1
#define CAMIF_CAM_INT_MASK_CF_ABORT_MASK_G00_BITWIDTH 1
// cf_abort_mask_g01 bitfiled (RW) Reset=0
#define CAMIF_CAM_INT_MASK_CF_ABORT_MASK_G01_MASK 0x20000
#define CAMIF_CAM_INT_MASK_CF_ABORT_MASK_G01_SHIFT 17 
#define CAMIF_CAM_INT_MASK_CF_ABORT_MASK_G01_BIT 0x1
#define CAMIF_CAM_INT_MASK_CF_ABORT_MASK_G01_BITWIDTH 1
// cf_abort_mask_g02 bitfiled (RW) Reset=0
#define CAMIF_CAM_INT_MASK_CF_ABORT_MASK_G02_MASK 0x40000
#define CAMIF_CAM_INT_MASK_CF_ABORT_MASK_G02_SHIFT 18 
#define CAMIF_CAM_INT_MASK_CF_ABORT_MASK_G02_BIT 0x1
#define CAMIF_CAM_INT_MASK_CF_ABORT_MASK_G02_BITWIDTH 1
// cf_abort_mask_g03 bitfiled (RW) Reset=0
#define CAMIF_CAM_INT_MASK_CF_ABORT_MASK_G03_MASK 0x80000
#define CAMIF_CAM_INT_MASK_CF_ABORT_MASK_G03_SHIFT 19 
#define CAMIF_CAM_INT_MASK_CF_ABORT_MASK_G03_BIT 0x1
#define CAMIF_CAM_INT_MASK_CF_ABORT_MASK_G03_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_INT_MASK_RESERVED2_MASK        0xFFF00000
#define CAMIF_CAM_INT_MASK_RESERVED2_SHIFT       20 
#define CAMIF_CAM_INT_MASK_RESERVED2_BIT         0xFFF
#define CAMIF_CAM_INT_MASK_RESERVED2_BITWIDTH    12
// CAM_W_ENABLE Register
#define CAMIF_CAM_W_ENABLE_OFS                   0x00000034
// cf_enable_w00 bitfiled (RW) Reset=0
#define CAMIF_CAM_W_ENABLE_CF_ENABLE_W00_MASK    0x1
#define CAMIF_CAM_W_ENABLE_CF_ENABLE_W00_SHIFT   0 
#define CAMIF_CAM_W_ENABLE_CF_ENABLE_W00_BIT     0x1
#define CAMIF_CAM_W_ENABLE_CF_ENABLE_W00_BITWIDTH 1
// cf_enable_w01 bitfiled (RW) Reset=0
#define CAMIF_CAM_W_ENABLE_CF_ENABLE_W01_MASK    0x2
#define CAMIF_CAM_W_ENABLE_CF_ENABLE_W01_SHIFT   1 
#define CAMIF_CAM_W_ENABLE_CF_ENABLE_W01_BIT     0x1
#define CAMIF_CAM_W_ENABLE_CF_ENABLE_W01_BITWIDTH 1
// cf_enable_w02 bitfiled (RW) Reset=0
#define CAMIF_CAM_W_ENABLE_CF_ENABLE_W02_MASK    0x4
#define CAMIF_CAM_W_ENABLE_CF_ENABLE_W02_SHIFT   2 
#define CAMIF_CAM_W_ENABLE_CF_ENABLE_W02_BIT     0x1
#define CAMIF_CAM_W_ENABLE_CF_ENABLE_W02_BITWIDTH 1
// cf_enable_w03 bitfiled (RW) Reset=0
#define CAMIF_CAM_W_ENABLE_CF_ENABLE_W03_MASK    0x8
#define CAMIF_CAM_W_ENABLE_CF_ENABLE_W03_SHIFT   3 
#define CAMIF_CAM_W_ENABLE_CF_ENABLE_W03_BIT     0x1
#define CAMIF_CAM_W_ENABLE_CF_ENABLE_W03_BITWIDTH 1
// cf_enable_w04 bitfiled (RW) Reset=0
#define CAMIF_CAM_W_ENABLE_CF_ENABLE_W04_MASK    0x10
#define CAMIF_CAM_W_ENABLE_CF_ENABLE_W04_SHIFT   4 
#define CAMIF_CAM_W_ENABLE_CF_ENABLE_W04_BIT     0x1
#define CAMIF_CAM_W_ENABLE_CF_ENABLE_W04_BITWIDTH 1
// cf_enable_w05 bitfiled (RW) Reset=0
#define CAMIF_CAM_W_ENABLE_CF_ENABLE_W05_MASK    0x20
#define CAMIF_CAM_W_ENABLE_CF_ENABLE_W05_SHIFT   5 
#define CAMIF_CAM_W_ENABLE_CF_ENABLE_W05_BIT     0x1
#define CAMIF_CAM_W_ENABLE_CF_ENABLE_W05_BITWIDTH 1
// cf_enable_w06 bitfiled (RW) Reset=0
#define CAMIF_CAM_W_ENABLE_CF_ENABLE_W06_MASK    0x40
#define CAMIF_CAM_W_ENABLE_CF_ENABLE_W06_SHIFT   6 
#define CAMIF_CAM_W_ENABLE_CF_ENABLE_W06_BIT     0x1
#define CAMIF_CAM_W_ENABLE_CF_ENABLE_W06_BITWIDTH 1
// cf_enable_w07 bitfiled (RW) Reset=0
#define CAMIF_CAM_W_ENABLE_CF_ENABLE_W07_MASK    0x80
#define CAMIF_CAM_W_ENABLE_CF_ENABLE_W07_SHIFT   7 
#define CAMIF_CAM_W_ENABLE_CF_ENABLE_W07_BIT     0x1
#define CAMIF_CAM_W_ENABLE_CF_ENABLE_W07_BITWIDTH 1
// cf_enable_w08 bitfiled (RW) Reset=0
#define CAMIF_CAM_W_ENABLE_CF_ENABLE_W08_MASK    0x100
#define CAMIF_CAM_W_ENABLE_CF_ENABLE_W08_SHIFT   8 
#define CAMIF_CAM_W_ENABLE_CF_ENABLE_W08_BIT     0x1
#define CAMIF_CAM_W_ENABLE_CF_ENABLE_W08_BITWIDTH 1
// cf_enable_w09 bitfiled (RW) Reset=0
#define CAMIF_CAM_W_ENABLE_CF_ENABLE_W09_MASK    0x200
#define CAMIF_CAM_W_ENABLE_CF_ENABLE_W09_SHIFT   9 
#define CAMIF_CAM_W_ENABLE_CF_ENABLE_W09_BIT     0x1
#define CAMIF_CAM_W_ENABLE_CF_ENABLE_W09_BITWIDTH 1
// cf_enable_w10 bitfiled (RW) Reset=0
#define CAMIF_CAM_W_ENABLE_CF_ENABLE_W10_MASK    0x400
#define CAMIF_CAM_W_ENABLE_CF_ENABLE_W10_SHIFT   10 
#define CAMIF_CAM_W_ENABLE_CF_ENABLE_W10_BIT     0x1
#define CAMIF_CAM_W_ENABLE_CF_ENABLE_W10_BITWIDTH 1
// cf_enable_w11 bitfiled (RW) Reset=0
#define CAMIF_CAM_W_ENABLE_CF_ENABLE_W11_MASK    0x800
#define CAMIF_CAM_W_ENABLE_CF_ENABLE_W11_SHIFT   11 
#define CAMIF_CAM_W_ENABLE_CF_ENABLE_W11_BIT     0x1
#define CAMIF_CAM_W_ENABLE_CF_ENABLE_W11_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W_ENABLE_RESERVED_MASK         0xFFFFF000
#define CAMIF_CAM_W_ENABLE_RESERVED_SHIFT        12 
#define CAMIF_CAM_W_ENABLE_RESERVED_BIT          0xFFFFF
#define CAMIF_CAM_W_ENABLE_RESERVED_BITWIDTH     20
// CAM_CTRL Register
#define CAMIF_CAM_CTRL_OFS                       0x0000003C
// cf_force_abort_g00 bitfiled (RW) Reset=0
#define CAMIF_CAM_CTRL_CF_FORCE_ABORT_G00_MASK   0x1
#define CAMIF_CAM_CTRL_CF_FORCE_ABORT_G00_SHIFT  0 
#define CAMIF_CAM_CTRL_CF_FORCE_ABORT_G00_BIT    0x1
#define CAMIF_CAM_CTRL_CF_FORCE_ABORT_G00_BITWIDTH 1
// cf_force_abort_g01 bitfiled (RW) Reset=0
#define CAMIF_CAM_CTRL_CF_FORCE_ABORT_G01_MASK   0x2
#define CAMIF_CAM_CTRL_CF_FORCE_ABORT_G01_SHIFT  1 
#define CAMIF_CAM_CTRL_CF_FORCE_ABORT_G01_BIT    0x1
#define CAMIF_CAM_CTRL_CF_FORCE_ABORT_G01_BITWIDTH 1
// cf_force_abort_g02 bitfiled (RW) Reset=0
#define CAMIF_CAM_CTRL_CF_FORCE_ABORT_G02_MASK   0x4
#define CAMIF_CAM_CTRL_CF_FORCE_ABORT_G02_SHIFT  2 
#define CAMIF_CAM_CTRL_CF_FORCE_ABORT_G02_BIT    0x1
#define CAMIF_CAM_CTRL_CF_FORCE_ABORT_G02_BITWIDTH 1
// cf_force_abort_g03 bitfiled (RW) Reset=0
#define CAMIF_CAM_CTRL_CF_FORCE_ABORT_G03_MASK   0x8
#define CAMIF_CAM_CTRL_CF_FORCE_ABORT_G03_SHIFT  3 
#define CAMIF_CAM_CTRL_CF_FORCE_ABORT_G03_BIT    0x1
#define CAMIF_CAM_CTRL_CF_FORCE_ABORT_G03_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_CTRL_RESERVED_MASK             0xFFFFFFF0
#define CAMIF_CAM_CTRL_RESERVED_SHIFT            4 
#define CAMIF_CAM_CTRL_RESERVED_BIT              0xFFFFFFF
#define CAMIF_CAM_CTRL_RESERVED_BITWIDTH         28
// CAM_W00_STADR Register
#define CAMIF_CAM_W00_STADR_OFS                  0x00000300
// cf_stadr_w00 bitfiled (RW) Reset=0
#define CAMIF_CAM_W00_STADR_CF_STADR_W00_MASK    0xFFFFFFFF
#define CAMIF_CAM_W00_STADR_CF_STADR_W00_SHIFT   0 
#define CAMIF_CAM_W00_STADR_CF_STADR_W00_BIT     0xFFFFFFFF
#define CAMIF_CAM_W00_STADR_CF_STADR_W00_BITWIDTH 32
// CAM_W00_ENDADR Register
#define CAMIF_CAM_W00_ENDADR_OFS                 0x00000304
// cf_endadr_w00 bitfiled (RW) Reset=0
#define CAMIF_CAM_W00_ENDADR_CF_ENDADR_W00_MASK  0xFFFFFFFF
#define CAMIF_CAM_W00_ENDADR_CF_ENDADR_W00_SHIFT 0 
#define CAMIF_CAM_W00_ENDADR_CF_ENDADR_W00_BIT   0xFFFFFFFF
#define CAMIF_CAM_W00_ENDADR_CF_ENDADR_W00_BITWIDTH 32
// CAM_W00_HEIGHT Register
#define CAMIF_CAM_W00_HEIGHT_OFS                 0x00000308
// cf_height_w00 bitfiled (RW) Reset=0
#define CAMIF_CAM_W00_HEIGHT_CF_HEIGHT_W00_MASK  0x3FFF
#define CAMIF_CAM_W00_HEIGHT_CF_HEIGHT_W00_SHIFT 0 
#define CAMIF_CAM_W00_HEIGHT_CF_HEIGHT_W00_BIT   0x3FFF
#define CAMIF_CAM_W00_HEIGHT_CF_HEIGHT_W00_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W00_HEIGHT_RESERVED_MASK       0xFFFFC000
#define CAMIF_CAM_W00_HEIGHT_RESERVED_SHIFT      14 
#define CAMIF_CAM_W00_HEIGHT_RESERVED_BIT        0x3FFFF
#define CAMIF_CAM_W00_HEIGHT_RESERVED_BITWIDTH   18
// CAM_W00_PITCH Register
#define CAMIF_CAM_W00_PITCH_OFS                  0x0000030C
// cf_pitch_w00 bitfiled (RW) Reset=0
#define CAMIF_CAM_W00_PITCH_CF_PITCH_W00_MASK    0x7FFFF
#define CAMIF_CAM_W00_PITCH_CF_PITCH_W00_SHIFT   0 
#define CAMIF_CAM_W00_PITCH_CF_PITCH_W00_BIT     0x7FFFF
#define CAMIF_CAM_W00_PITCH_CF_PITCH_W00_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W00_PITCH_RESERVED_MASK        0xFFF80000
#define CAMIF_CAM_W00_PITCH_RESERVED_SHIFT       19 
#define CAMIF_CAM_W00_PITCH_RESERVED_BIT         0x1FFF
#define CAMIF_CAM_W00_PITCH_RESERVED_BITWIDTH    13
// CAM_W00_CFG0 Register
#define CAMIF_CAM_W00_CFG0_OFS                   0x00000310
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W00_CFG0_RESERVED_MASK         0xFF
#define CAMIF_CAM_W00_CFG0_RESERVED_SHIFT        0 
#define CAMIF_CAM_W00_CFG0_RESERVED_BIT          0xFF
#define CAMIF_CAM_W00_CFG0_RESERVED_BITWIDTH     8
// cf_datawidth_w00 bitfiled (RW) Reset=10
#define CAMIF_CAM_W00_CFG0_CF_DATAWIDTH_W00_MASK 0x300
#define CAMIF_CAM_W00_CFG0_CF_DATAWIDTH_W00_SHIFT 8 
#define CAMIF_CAM_W00_CFG0_CF_DATAWIDTH_W00_BIT  0x3
#define CAMIF_CAM_W00_CFG0_CF_DATAWIDTH_W00_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W00_CFG0_RESERVED2_MASK        0xFC00
#define CAMIF_CAM_W00_CFG0_RESERVED2_SHIFT       10 
#define CAMIF_CAM_W00_CFG0_RESERVED2_BIT         0x3F
#define CAMIF_CAM_W00_CFG0_RESERVED2_BITWIDTH    6
// cf_sram_th_w00 bitfiled (RW) Reset=0
#define CAMIF_CAM_W00_CFG0_CF_SRAM_TH_W00_MASK   0x1F0000
#define CAMIF_CAM_W00_CFG0_CF_SRAM_TH_W00_SHIFT  16 
#define CAMIF_CAM_W00_CFG0_CF_SRAM_TH_W00_BIT    0x1F
#define CAMIF_CAM_W00_CFG0_CF_SRAM_TH_W00_BITWIDTH 5
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CAM_W00_CFG0_RESERVED3_MASK        0xE00000
#define CAMIF_CAM_W00_CFG0_RESERVED3_SHIFT       21 
#define CAMIF_CAM_W00_CFG0_RESERVED3_BIT         0x7
#define CAMIF_CAM_W00_CFG0_RESERVED3_BITWIDTH    3
// cf_buf_th_w00 bitfiled (RW) Reset=0
#define CAMIF_CAM_W00_CFG0_CF_BUF_TH_W00_MASK    0x3000000
#define CAMIF_CAM_W00_CFG0_CF_BUF_TH_W00_SHIFT   24 
#define CAMIF_CAM_W00_CFG0_CF_BUF_TH_W00_BIT     0x3
#define CAMIF_CAM_W00_CFG0_CF_BUF_TH_W00_BITWIDTH 2
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CAM_W00_CFG0_RESERVED4_MASK        0xFC000000
#define CAMIF_CAM_W00_CFG0_RESERVED4_SHIFT       26 
#define CAMIF_CAM_W00_CFG0_RESERVED4_BIT         0x3F
#define CAMIF_CAM_W00_CFG0_RESERVED4_BITWIDTH    6
// CAM_W00_CFG1 Register
#define CAMIF_CAM_W00_CFG1_OFS                   0x00000314
// cf_maskbyte_w00 bitfiled (RW) Reset=0
#define CAMIF_CAM_W00_CFG1_CF_MASKBYTE_W00_MASK  0x7
#define CAMIF_CAM_W00_CFG1_CF_MASKBYTE_W00_SHIFT 0 
#define CAMIF_CAM_W00_CFG1_CF_MASKBYTE_W00_BIT   0x7
#define CAMIF_CAM_W00_CFG1_CF_MASKBYTE_W00_BITWIDTH 3
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W00_CFG1_RESERVED_MASK         0xFFF8
#define CAMIF_CAM_W00_CFG1_RESERVED_SHIFT        3 
#define CAMIF_CAM_W00_CFG1_RESERVED_BIT          0x1FFF
#define CAMIF_CAM_W00_CFG1_RESERVED_BITWIDTH     13
// cf_endian_w00 bitfiled (RW) Reset=1
#define CAMIF_CAM_W00_CFG1_CF_ENDIAN_W00_MASK    0x10000
#define CAMIF_CAM_W00_CFG1_CF_ENDIAN_W00_SHIFT   16 
#define CAMIF_CAM_W00_CFG1_CF_ENDIAN_W00_BIT     0x1
#define CAMIF_CAM_W00_CFG1_CF_ENDIAN_W00_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W00_CFG1_RESERVED2_MASK        0xFFFE0000
#define CAMIF_CAM_W00_CFG1_RESERVED2_SHIFT       17 
#define CAMIF_CAM_W00_CFG1_RESERVED2_BIT         0x7FFF
#define CAMIF_CAM_W00_CFG1_RESERVED2_BITWIDTH    15
// CAM_W00_SRAM_BASE Register
#define CAMIF_CAM_W00_SRAM_BASE_OFS              0x00000318
// cf_sram_base_w00 bitfiled (RW) Reset=0
#define CAMIF_CAM_W00_SRAM_BASE_CF_SRAM_BASE_W00_MASK 0x7FF
#define CAMIF_CAM_W00_SRAM_BASE_CF_SRAM_BASE_W00_SHIFT 0 
#define CAMIF_CAM_W00_SRAM_BASE_CF_SRAM_BASE_W00_BIT 0x7FF
#define CAMIF_CAM_W00_SRAM_BASE_CF_SRAM_BASE_W00_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W00_SRAM_BASE_RESERVED_MASK    0xFFFFF800
#define CAMIF_CAM_W00_SRAM_BASE_RESERVED_SHIFT   11 
#define CAMIF_CAM_W00_SRAM_BASE_RESERVED_BIT     0x1FFFFF
#define CAMIF_CAM_W00_SRAM_BASE_RESERVED_BITWIDTH 21
// CAM_W00_SRAM_SIZE Register
#define CAMIF_CAM_W00_SRAM_SIZE_OFS              0x0000031C
// cf_sram_size_w00 bitfiled (RW) Reset=0
#define CAMIF_CAM_W00_SRAM_SIZE_CF_SRAM_SIZE_W00_MASK 0x7FF
#define CAMIF_CAM_W00_SRAM_SIZE_CF_SRAM_SIZE_W00_SHIFT 0 
#define CAMIF_CAM_W00_SRAM_SIZE_CF_SRAM_SIZE_W00_BIT 0x7FF
#define CAMIF_CAM_W00_SRAM_SIZE_CF_SRAM_SIZE_W00_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W00_SRAM_SIZE_RESERVED_MASK    0xFFFFF800
#define CAMIF_CAM_W00_SRAM_SIZE_RESERVED_SHIFT   11 
#define CAMIF_CAM_W00_SRAM_SIZE_RESERVED_BIT     0x1FFFFF
#define CAMIF_CAM_W00_SRAM_SIZE_RESERVED_BITWIDTH 21
// CAM_W00_INTL Register
#define CAMIF_CAM_W00_INTL_OFS                   0x00000320
// cf_interval_w00 bitfiled (RW) Reset=0
#define CAMIF_CAM_W00_INTL_CF_INTERVAL_W00_MASK  0x3F
#define CAMIF_CAM_W00_INTL_CF_INTERVAL_W00_SHIFT 0 
#define CAMIF_CAM_W00_INTL_CF_INTERVAL_W00_BIT   0x3F
#define CAMIF_CAM_W00_INTL_CF_INTERVAL_W00_BITWIDTH 6
// cf_init_interval_w00 bitfiled (RW) Reset=0
#define CAMIF_CAM_W00_INTL_CF_INIT_INTERVAL_W00_MASK 0xFC0
#define CAMIF_CAM_W00_INTL_CF_INIT_INTERVAL_W00_SHIFT 6 
#define CAMIF_CAM_W00_INTL_CF_INIT_INTERVAL_W00_BIT 0x3F
#define CAMIF_CAM_W00_INTL_CF_INIT_INTERVAL_W00_BITWIDTH 6
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W00_INTL_RESERVED_MASK         0xF000
#define CAMIF_CAM_W00_INTL_RESERVED_SHIFT        12 
#define CAMIF_CAM_W00_INTL_RESERVED_BIT          0xF
#define CAMIF_CAM_W00_INTL_RESERVED_BITWIDTH     4
// cf_init_interval_period_w00 bitfiled (RW) Reset=0
#define CAMIF_CAM_W00_INTL_CF_INIT_INTERVAL_PERIOD_W00_MASK 0xFF0000
#define CAMIF_CAM_W00_INTL_CF_INIT_INTERVAL_PERIOD_W00_SHIFT 16 
#define CAMIF_CAM_W00_INTL_CF_INIT_INTERVAL_PERIOD_W00_BIT 0xFF
#define CAMIF_CAM_W00_INTL_CF_INIT_INTERVAL_PERIOD_W00_BITWIDTH 8
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W00_INTL_RESERVED2_MASK        0xFF000000
#define CAMIF_CAM_W00_INTL_RESERVED2_SHIFT       24 
#define CAMIF_CAM_W00_INTL_RESERVED2_BIT         0xFF
#define CAMIF_CAM_W00_INTL_RESERVED2_BITWIDTH    8
// CAM_W01_STADR Register
#define CAMIF_CAM_W01_STADR_OFS                  0x00000340
// cf_stadr_w01 bitfiled (RW) Reset=0
#define CAMIF_CAM_W01_STADR_CF_STADR_W01_MASK    0xFFFFFFFF
#define CAMIF_CAM_W01_STADR_CF_STADR_W01_SHIFT   0 
#define CAMIF_CAM_W01_STADR_CF_STADR_W01_BIT     0xFFFFFFFF
#define CAMIF_CAM_W01_STADR_CF_STADR_W01_BITWIDTH 32
// CAM_W01_ENDADR Register
#define CAMIF_CAM_W01_ENDADR_OFS                 0x00000344
// cf_endadr_w01 bitfiled (RW) Reset=0
#define CAMIF_CAM_W01_ENDADR_CF_ENDADR_W01_MASK  0xFFFFFFFF
#define CAMIF_CAM_W01_ENDADR_CF_ENDADR_W01_SHIFT 0 
#define CAMIF_CAM_W01_ENDADR_CF_ENDADR_W01_BIT   0xFFFFFFFF
#define CAMIF_CAM_W01_ENDADR_CF_ENDADR_W01_BITWIDTH 32
// CAM_W01_HEIGHT Register
#define CAMIF_CAM_W01_HEIGHT_OFS                 0x00000348
// cf_height_w01 bitfiled (RW) Reset=0
#define CAMIF_CAM_W01_HEIGHT_CF_HEIGHT_W01_MASK  0x3FFF
#define CAMIF_CAM_W01_HEIGHT_CF_HEIGHT_W01_SHIFT 0 
#define CAMIF_CAM_W01_HEIGHT_CF_HEIGHT_W01_BIT   0x3FFF
#define CAMIF_CAM_W01_HEIGHT_CF_HEIGHT_W01_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W01_HEIGHT_RESERVED_MASK       0xFFFFC000
#define CAMIF_CAM_W01_HEIGHT_RESERVED_SHIFT      14 
#define CAMIF_CAM_W01_HEIGHT_RESERVED_BIT        0x3FFFF
#define CAMIF_CAM_W01_HEIGHT_RESERVED_BITWIDTH   18
// CAM_W01_PITCH Register
#define CAMIF_CAM_W01_PITCH_OFS                  0x0000034C
// cf_pitch_w01 bitfiled (RW) Reset=0
#define CAMIF_CAM_W01_PITCH_CF_PITCH_W01_MASK    0x7FFFF
#define CAMIF_CAM_W01_PITCH_CF_PITCH_W01_SHIFT   0 
#define CAMIF_CAM_W01_PITCH_CF_PITCH_W01_BIT     0x7FFFF
#define CAMIF_CAM_W01_PITCH_CF_PITCH_W01_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W01_PITCH_RESERVED_MASK        0xFFF80000
#define CAMIF_CAM_W01_PITCH_RESERVED_SHIFT       19 
#define CAMIF_CAM_W01_PITCH_RESERVED_BIT         0x1FFF
#define CAMIF_CAM_W01_PITCH_RESERVED_BITWIDTH    13
// CAM_W01_CFG0 Register
#define CAMIF_CAM_W01_CFG0_OFS                   0x00000350
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W01_CFG0_RESERVED_MASK         0xFF
#define CAMIF_CAM_W01_CFG0_RESERVED_SHIFT        0 
#define CAMIF_CAM_W01_CFG0_RESERVED_BIT          0xFF
#define CAMIF_CAM_W01_CFG0_RESERVED_BITWIDTH     8
// cf_datawidth_w01 bitfiled (RW) Reset=10
#define CAMIF_CAM_W01_CFG0_CF_DATAWIDTH_W01_MASK 0x300
#define CAMIF_CAM_W01_CFG0_CF_DATAWIDTH_W01_SHIFT 8 
#define CAMIF_CAM_W01_CFG0_CF_DATAWIDTH_W01_BIT  0x3
#define CAMIF_CAM_W01_CFG0_CF_DATAWIDTH_W01_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W01_CFG0_RESERVED2_MASK        0xFC00
#define CAMIF_CAM_W01_CFG0_RESERVED2_SHIFT       10 
#define CAMIF_CAM_W01_CFG0_RESERVED2_BIT         0x3F
#define CAMIF_CAM_W01_CFG0_RESERVED2_BITWIDTH    6
// cf_sram_th_w01 bitfiled (RW) Reset=0
#define CAMIF_CAM_W01_CFG0_CF_SRAM_TH_W01_MASK   0x1F0000
#define CAMIF_CAM_W01_CFG0_CF_SRAM_TH_W01_SHIFT  16 
#define CAMIF_CAM_W01_CFG0_CF_SRAM_TH_W01_BIT    0x1F
#define CAMIF_CAM_W01_CFG0_CF_SRAM_TH_W01_BITWIDTH 5
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CAM_W01_CFG0_RESERVED3_MASK        0xE00000
#define CAMIF_CAM_W01_CFG0_RESERVED3_SHIFT       21 
#define CAMIF_CAM_W01_CFG0_RESERVED3_BIT         0x7
#define CAMIF_CAM_W01_CFG0_RESERVED3_BITWIDTH    3
// cf_buf_th_w01 bitfiled (RW) Reset=0
#define CAMIF_CAM_W01_CFG0_CF_BUF_TH_W01_MASK    0x3000000
#define CAMIF_CAM_W01_CFG0_CF_BUF_TH_W01_SHIFT   24 
#define CAMIF_CAM_W01_CFG0_CF_BUF_TH_W01_BIT     0x3
#define CAMIF_CAM_W01_CFG0_CF_BUF_TH_W01_BITWIDTH 2
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CAM_W01_CFG0_RESERVED4_MASK        0xFC000000
#define CAMIF_CAM_W01_CFG0_RESERVED4_SHIFT       26 
#define CAMIF_CAM_W01_CFG0_RESERVED4_BIT         0x3F
#define CAMIF_CAM_W01_CFG0_RESERVED4_BITWIDTH    6
// CAM_W01_CFG1 Register
#define CAMIF_CAM_W01_CFG1_OFS                   0x00000354
// cf_maskbyte_w01 bitfiled (RW) Reset=0
#define CAMIF_CAM_W01_CFG1_CF_MASKBYTE_W01_MASK  0x7
#define CAMIF_CAM_W01_CFG1_CF_MASKBYTE_W01_SHIFT 0 
#define CAMIF_CAM_W01_CFG1_CF_MASKBYTE_W01_BIT   0x7
#define CAMIF_CAM_W01_CFG1_CF_MASKBYTE_W01_BITWIDTH 3
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W01_CFG1_RESERVED_MASK         0xFFF8
#define CAMIF_CAM_W01_CFG1_RESERVED_SHIFT        3 
#define CAMIF_CAM_W01_CFG1_RESERVED_BIT          0x1FFF
#define CAMIF_CAM_W01_CFG1_RESERVED_BITWIDTH     13
// cf_endian_w01 bitfiled (RW) Reset=1
#define CAMIF_CAM_W01_CFG1_CF_ENDIAN_W01_MASK    0x10000
#define CAMIF_CAM_W01_CFG1_CF_ENDIAN_W01_SHIFT   16 
#define CAMIF_CAM_W01_CFG1_CF_ENDIAN_W01_BIT     0x1
#define CAMIF_CAM_W01_CFG1_CF_ENDIAN_W01_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W01_CFG1_RESERVED2_MASK        0xFFFE0000
#define CAMIF_CAM_W01_CFG1_RESERVED2_SHIFT       17 
#define CAMIF_CAM_W01_CFG1_RESERVED2_BIT         0x7FFF
#define CAMIF_CAM_W01_CFG1_RESERVED2_BITWIDTH    15
// CAM_W01_SRAM_BASE Register
#define CAMIF_CAM_W01_SRAM_BASE_OFS              0x00000358
// cf_sram_base_w01 bitfiled (RW) Reset=0
#define CAMIF_CAM_W01_SRAM_BASE_CF_SRAM_BASE_W01_MASK 0x7FF
#define CAMIF_CAM_W01_SRAM_BASE_CF_SRAM_BASE_W01_SHIFT 0 
#define CAMIF_CAM_W01_SRAM_BASE_CF_SRAM_BASE_W01_BIT 0x7FF
#define CAMIF_CAM_W01_SRAM_BASE_CF_SRAM_BASE_W01_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W01_SRAM_BASE_RESERVED_MASK    0xFFFFF800
#define CAMIF_CAM_W01_SRAM_BASE_RESERVED_SHIFT   11 
#define CAMIF_CAM_W01_SRAM_BASE_RESERVED_BIT     0x1FFFFF
#define CAMIF_CAM_W01_SRAM_BASE_RESERVED_BITWIDTH 21
// CAM_W01_SRAM_SIZE Register
#define CAMIF_CAM_W01_SRAM_SIZE_OFS              0x0000035C
// cf_sram_size_w01 bitfiled (RW) Reset=0
#define CAMIF_CAM_W01_SRAM_SIZE_CF_SRAM_SIZE_W01_MASK 0x7FF
#define CAMIF_CAM_W01_SRAM_SIZE_CF_SRAM_SIZE_W01_SHIFT 0 
#define CAMIF_CAM_W01_SRAM_SIZE_CF_SRAM_SIZE_W01_BIT 0x7FF
#define CAMIF_CAM_W01_SRAM_SIZE_CF_SRAM_SIZE_W01_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W01_SRAM_SIZE_RESERVED_MASK    0xFFFFF800
#define CAMIF_CAM_W01_SRAM_SIZE_RESERVED_SHIFT   11 
#define CAMIF_CAM_W01_SRAM_SIZE_RESERVED_BIT     0x1FFFFF
#define CAMIF_CAM_W01_SRAM_SIZE_RESERVED_BITWIDTH 21
// CAM_W01_INTL Register
#define CAMIF_CAM_W01_INTL_OFS                   0x00000360
// cf_interval_w01 bitfiled (RW) Reset=0
#define CAMIF_CAM_W01_INTL_CF_INTERVAL_W01_MASK  0x3F
#define CAMIF_CAM_W01_INTL_CF_INTERVAL_W01_SHIFT 0 
#define CAMIF_CAM_W01_INTL_CF_INTERVAL_W01_BIT   0x3F
#define CAMIF_CAM_W01_INTL_CF_INTERVAL_W01_BITWIDTH 6
// cf_init_interval_w01 bitfiled (RW) Reset=0
#define CAMIF_CAM_W01_INTL_CF_INIT_INTERVAL_W01_MASK 0xFC0
#define CAMIF_CAM_W01_INTL_CF_INIT_INTERVAL_W01_SHIFT 6 
#define CAMIF_CAM_W01_INTL_CF_INIT_INTERVAL_W01_BIT 0x3F
#define CAMIF_CAM_W01_INTL_CF_INIT_INTERVAL_W01_BITWIDTH 6
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W01_INTL_RESERVED_MASK         0xF000
#define CAMIF_CAM_W01_INTL_RESERVED_SHIFT        12 
#define CAMIF_CAM_W01_INTL_RESERVED_BIT          0xF
#define CAMIF_CAM_W01_INTL_RESERVED_BITWIDTH     4
// cf_init_interval_period_w01 bitfiled (RW) Reset=0
#define CAMIF_CAM_W01_INTL_CF_INIT_INTERVAL_PERIOD_W01_MASK 0xFF0000
#define CAMIF_CAM_W01_INTL_CF_INIT_INTERVAL_PERIOD_W01_SHIFT 16 
#define CAMIF_CAM_W01_INTL_CF_INIT_INTERVAL_PERIOD_W01_BIT 0xFF
#define CAMIF_CAM_W01_INTL_CF_INIT_INTERVAL_PERIOD_W01_BITWIDTH 8
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W01_INTL_RESERVED2_MASK        0xFF000000
#define CAMIF_CAM_W01_INTL_RESERVED2_SHIFT       24 
#define CAMIF_CAM_W01_INTL_RESERVED2_BIT         0xFF
#define CAMIF_CAM_W01_INTL_RESERVED2_BITWIDTH    8
// CAM_W02_STADR Register
#define CAMIF_CAM_W02_STADR_OFS                  0x00000380
// cf_stadr_w02 bitfiled (RW) Reset=0
#define CAMIF_CAM_W02_STADR_CF_STADR_W02_MASK    0xFFFFFFFF
#define CAMIF_CAM_W02_STADR_CF_STADR_W02_SHIFT   0 
#define CAMIF_CAM_W02_STADR_CF_STADR_W02_BIT     0xFFFFFFFF
#define CAMIF_CAM_W02_STADR_CF_STADR_W02_BITWIDTH 32
// CAM_W02_ENDADR Register
#define CAMIF_CAM_W02_ENDADR_OFS                 0x00000384
// cf_endadr_w02 bitfiled (RW) Reset=0
#define CAMIF_CAM_W02_ENDADR_CF_ENDADR_W02_MASK  0xFFFFFFFF
#define CAMIF_CAM_W02_ENDADR_CF_ENDADR_W02_SHIFT 0 
#define CAMIF_CAM_W02_ENDADR_CF_ENDADR_W02_BIT   0xFFFFFFFF
#define CAMIF_CAM_W02_ENDADR_CF_ENDADR_W02_BITWIDTH 32
// CAM_W02_HEIGHT Register
#define CAMIF_CAM_W02_HEIGHT_OFS                 0x00000388
// cf_height_w02 bitfiled (RW) Reset=0
#define CAMIF_CAM_W02_HEIGHT_CF_HEIGHT_W02_MASK  0x3FFF
#define CAMIF_CAM_W02_HEIGHT_CF_HEIGHT_W02_SHIFT 0 
#define CAMIF_CAM_W02_HEIGHT_CF_HEIGHT_W02_BIT   0x3FFF
#define CAMIF_CAM_W02_HEIGHT_CF_HEIGHT_W02_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W02_HEIGHT_RESERVED_MASK       0xFFFFC000
#define CAMIF_CAM_W02_HEIGHT_RESERVED_SHIFT      14 
#define CAMIF_CAM_W02_HEIGHT_RESERVED_BIT        0x3FFFF
#define CAMIF_CAM_W02_HEIGHT_RESERVED_BITWIDTH   18
// CAM_W02_PITCH Register
#define CAMIF_CAM_W02_PITCH_OFS                  0x0000038C
// cf_pitch_w02 bitfiled (RW) Reset=0
#define CAMIF_CAM_W02_PITCH_CF_PITCH_W02_MASK    0x7FFFF
#define CAMIF_CAM_W02_PITCH_CF_PITCH_W02_SHIFT   0 
#define CAMIF_CAM_W02_PITCH_CF_PITCH_W02_BIT     0x7FFFF
#define CAMIF_CAM_W02_PITCH_CF_PITCH_W02_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W02_PITCH_RESERVED_MASK        0xFFF80000
#define CAMIF_CAM_W02_PITCH_RESERVED_SHIFT       19 
#define CAMIF_CAM_W02_PITCH_RESERVED_BIT         0x1FFF
#define CAMIF_CAM_W02_PITCH_RESERVED_BITWIDTH    13
// CAM_W02_CFG0 Register
#define CAMIF_CAM_W02_CFG0_OFS                   0x00000390
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W02_CFG0_RESERVED_MASK         0xFF
#define CAMIF_CAM_W02_CFG0_RESERVED_SHIFT        0 
#define CAMIF_CAM_W02_CFG0_RESERVED_BIT          0xFF
#define CAMIF_CAM_W02_CFG0_RESERVED_BITWIDTH     8
// cf_datawidth_w02 bitfiled (RW) Reset=10
#define CAMIF_CAM_W02_CFG0_CF_DATAWIDTH_W02_MASK 0x300
#define CAMIF_CAM_W02_CFG0_CF_DATAWIDTH_W02_SHIFT 8 
#define CAMIF_CAM_W02_CFG0_CF_DATAWIDTH_W02_BIT  0x3
#define CAMIF_CAM_W02_CFG0_CF_DATAWIDTH_W02_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W02_CFG0_RESERVED2_MASK        0xFC00
#define CAMIF_CAM_W02_CFG0_RESERVED2_SHIFT       10 
#define CAMIF_CAM_W02_CFG0_RESERVED2_BIT         0x3F
#define CAMIF_CAM_W02_CFG0_RESERVED2_BITWIDTH    6
// cf_sram_th_w02 bitfiled (RW) Reset=0
#define CAMIF_CAM_W02_CFG0_CF_SRAM_TH_W02_MASK   0x1F0000
#define CAMIF_CAM_W02_CFG0_CF_SRAM_TH_W02_SHIFT  16 
#define CAMIF_CAM_W02_CFG0_CF_SRAM_TH_W02_BIT    0x1F
#define CAMIF_CAM_W02_CFG0_CF_SRAM_TH_W02_BITWIDTH 5
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CAM_W02_CFG0_RESERVED3_MASK        0xE00000
#define CAMIF_CAM_W02_CFG0_RESERVED3_SHIFT       21 
#define CAMIF_CAM_W02_CFG0_RESERVED3_BIT         0x7
#define CAMIF_CAM_W02_CFG0_RESERVED3_BITWIDTH    3
// cf_buf_th_w02 bitfiled (RW) Reset=0
#define CAMIF_CAM_W02_CFG0_CF_BUF_TH_W02_MASK    0x3000000
#define CAMIF_CAM_W02_CFG0_CF_BUF_TH_W02_SHIFT   24 
#define CAMIF_CAM_W02_CFG0_CF_BUF_TH_W02_BIT     0x3
#define CAMIF_CAM_W02_CFG0_CF_BUF_TH_W02_BITWIDTH 2
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CAM_W02_CFG0_RESERVED4_MASK        0xFC000000
#define CAMIF_CAM_W02_CFG0_RESERVED4_SHIFT       26 
#define CAMIF_CAM_W02_CFG0_RESERVED4_BIT         0x3F
#define CAMIF_CAM_W02_CFG0_RESERVED4_BITWIDTH    6
// CAM_W02_CFG1 Register
#define CAMIF_CAM_W02_CFG1_OFS                   0x00000394
// cf_maskbyte_w02 bitfiled (RW) Reset=0
#define CAMIF_CAM_W02_CFG1_CF_MASKBYTE_W02_MASK  0x7
#define CAMIF_CAM_W02_CFG1_CF_MASKBYTE_W02_SHIFT 0 
#define CAMIF_CAM_W02_CFG1_CF_MASKBYTE_W02_BIT   0x7
#define CAMIF_CAM_W02_CFG1_CF_MASKBYTE_W02_BITWIDTH 3
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W02_CFG1_RESERVED_MASK         0xFFF8
#define CAMIF_CAM_W02_CFG1_RESERVED_SHIFT        3 
#define CAMIF_CAM_W02_CFG1_RESERVED_BIT          0x1FFF
#define CAMIF_CAM_W02_CFG1_RESERVED_BITWIDTH     13
// cf_endian_w02 bitfiled (RW) Reset=1
#define CAMIF_CAM_W02_CFG1_CF_ENDIAN_W02_MASK    0x10000
#define CAMIF_CAM_W02_CFG1_CF_ENDIAN_W02_SHIFT   16 
#define CAMIF_CAM_W02_CFG1_CF_ENDIAN_W02_BIT     0x1
#define CAMIF_CAM_W02_CFG1_CF_ENDIAN_W02_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W02_CFG1_RESERVED2_MASK        0xFFFE0000
#define CAMIF_CAM_W02_CFG1_RESERVED2_SHIFT       17 
#define CAMIF_CAM_W02_CFG1_RESERVED2_BIT         0x7FFF
#define CAMIF_CAM_W02_CFG1_RESERVED2_BITWIDTH    15
// CAM_W02_SRAM_BASE Register
#define CAMIF_CAM_W02_SRAM_BASE_OFS              0x00000398
// cf_sram_base_w02 bitfiled (RW) Reset=0
#define CAMIF_CAM_W02_SRAM_BASE_CF_SRAM_BASE_W02_MASK 0x7FF
#define CAMIF_CAM_W02_SRAM_BASE_CF_SRAM_BASE_W02_SHIFT 0 
#define CAMIF_CAM_W02_SRAM_BASE_CF_SRAM_BASE_W02_BIT 0x7FF
#define CAMIF_CAM_W02_SRAM_BASE_CF_SRAM_BASE_W02_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W02_SRAM_BASE_RESERVED_MASK    0xFFFFF800
#define CAMIF_CAM_W02_SRAM_BASE_RESERVED_SHIFT   11 
#define CAMIF_CAM_W02_SRAM_BASE_RESERVED_BIT     0x1FFFFF
#define CAMIF_CAM_W02_SRAM_BASE_RESERVED_BITWIDTH 21
// CAM_W02_SRAM_SIZE Register
#define CAMIF_CAM_W02_SRAM_SIZE_OFS              0x0000039C
// cf_sram_size_w02 bitfiled (RW) Reset=0
#define CAMIF_CAM_W02_SRAM_SIZE_CF_SRAM_SIZE_W02_MASK 0x7FF
#define CAMIF_CAM_W02_SRAM_SIZE_CF_SRAM_SIZE_W02_SHIFT 0 
#define CAMIF_CAM_W02_SRAM_SIZE_CF_SRAM_SIZE_W02_BIT 0x7FF
#define CAMIF_CAM_W02_SRAM_SIZE_CF_SRAM_SIZE_W02_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W02_SRAM_SIZE_RESERVED_MASK    0xFFFFF800
#define CAMIF_CAM_W02_SRAM_SIZE_RESERVED_SHIFT   11 
#define CAMIF_CAM_W02_SRAM_SIZE_RESERVED_BIT     0x1FFFFF
#define CAMIF_CAM_W02_SRAM_SIZE_RESERVED_BITWIDTH 21
// CAM_W02_INTL Register
#define CAMIF_CAM_W02_INTL_OFS                   0x000003A0
// cf_interval_w02 bitfiled (RW) Reset=0
#define CAMIF_CAM_W02_INTL_CF_INTERVAL_W02_MASK  0x3F
#define CAMIF_CAM_W02_INTL_CF_INTERVAL_W02_SHIFT 0 
#define CAMIF_CAM_W02_INTL_CF_INTERVAL_W02_BIT   0x3F
#define CAMIF_CAM_W02_INTL_CF_INTERVAL_W02_BITWIDTH 6
// cf_init_interval_w02 bitfiled (RW) Reset=0
#define CAMIF_CAM_W02_INTL_CF_INIT_INTERVAL_W02_MASK 0xFC0
#define CAMIF_CAM_W02_INTL_CF_INIT_INTERVAL_W02_SHIFT 6 
#define CAMIF_CAM_W02_INTL_CF_INIT_INTERVAL_W02_BIT 0x3F
#define CAMIF_CAM_W02_INTL_CF_INIT_INTERVAL_W02_BITWIDTH 6
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W02_INTL_RESERVED_MASK         0xF000
#define CAMIF_CAM_W02_INTL_RESERVED_SHIFT        12 
#define CAMIF_CAM_W02_INTL_RESERVED_BIT          0xF
#define CAMIF_CAM_W02_INTL_RESERVED_BITWIDTH     4
// cf_init_interval_period_w02 bitfiled (RW) Reset=0
#define CAMIF_CAM_W02_INTL_CF_INIT_INTERVAL_PERIOD_W02_MASK 0xFF0000
#define CAMIF_CAM_W02_INTL_CF_INIT_INTERVAL_PERIOD_W02_SHIFT 16 
#define CAMIF_CAM_W02_INTL_CF_INIT_INTERVAL_PERIOD_W02_BIT 0xFF
#define CAMIF_CAM_W02_INTL_CF_INIT_INTERVAL_PERIOD_W02_BITWIDTH 8
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W02_INTL_RESERVED2_MASK        0xFF000000
#define CAMIF_CAM_W02_INTL_RESERVED2_SHIFT       24 
#define CAMIF_CAM_W02_INTL_RESERVED2_BIT         0xFF
#define CAMIF_CAM_W02_INTL_RESERVED2_BITWIDTH    8
// CAM_W03_STADR Register
#define CAMIF_CAM_W03_STADR_OFS                  0x000003C0
// cf_stadr_w03 bitfiled (RW) Reset=0
#define CAMIF_CAM_W03_STADR_CF_STADR_W03_MASK    0xFFFFFFFF
#define CAMIF_CAM_W03_STADR_CF_STADR_W03_SHIFT   0 
#define CAMIF_CAM_W03_STADR_CF_STADR_W03_BIT     0xFFFFFFFF
#define CAMIF_CAM_W03_STADR_CF_STADR_W03_BITWIDTH 32
// CAM_W03_ENDADR Register
#define CAMIF_CAM_W03_ENDADR_OFS                 0x000003C4
// cf_endadr_w03 bitfiled (RW) Reset=0
#define CAMIF_CAM_W03_ENDADR_CF_ENDADR_W03_MASK  0xFFFFFFFF
#define CAMIF_CAM_W03_ENDADR_CF_ENDADR_W03_SHIFT 0 
#define CAMIF_CAM_W03_ENDADR_CF_ENDADR_W03_BIT   0xFFFFFFFF
#define CAMIF_CAM_W03_ENDADR_CF_ENDADR_W03_BITWIDTH 32
// CAM_W03_HEIGHT Register
#define CAMIF_CAM_W03_HEIGHT_OFS                 0x000003C8
// cf_height_w03 bitfiled (RW) Reset=0
#define CAMIF_CAM_W03_HEIGHT_CF_HEIGHT_W03_MASK  0x3FFF
#define CAMIF_CAM_W03_HEIGHT_CF_HEIGHT_W03_SHIFT 0 
#define CAMIF_CAM_W03_HEIGHT_CF_HEIGHT_W03_BIT   0x3FFF
#define CAMIF_CAM_W03_HEIGHT_CF_HEIGHT_W03_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W03_HEIGHT_RESERVED_MASK       0xFFFFC000
#define CAMIF_CAM_W03_HEIGHT_RESERVED_SHIFT      14 
#define CAMIF_CAM_W03_HEIGHT_RESERVED_BIT        0x3FFFF
#define CAMIF_CAM_W03_HEIGHT_RESERVED_BITWIDTH   18
// CAM_W03_PITCH Register
#define CAMIF_CAM_W03_PITCH_OFS                  0x000003CC
// cf_pitch_w03 bitfiled (RW) Reset=0
#define CAMIF_CAM_W03_PITCH_CF_PITCH_W03_MASK    0x7FFFF
#define CAMIF_CAM_W03_PITCH_CF_PITCH_W03_SHIFT   0 
#define CAMIF_CAM_W03_PITCH_CF_PITCH_W03_BIT     0x7FFFF
#define CAMIF_CAM_W03_PITCH_CF_PITCH_W03_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W03_PITCH_RESERVED_MASK        0xFFF80000
#define CAMIF_CAM_W03_PITCH_RESERVED_SHIFT       19 
#define CAMIF_CAM_W03_PITCH_RESERVED_BIT         0x1FFF
#define CAMIF_CAM_W03_PITCH_RESERVED_BITWIDTH    13
// CAM_W03_CFG0 Register
#define CAMIF_CAM_W03_CFG0_OFS                   0x000003D0
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W03_CFG0_RESERVED_MASK         0xFF
#define CAMIF_CAM_W03_CFG0_RESERVED_SHIFT        0 
#define CAMIF_CAM_W03_CFG0_RESERVED_BIT          0xFF
#define CAMIF_CAM_W03_CFG0_RESERVED_BITWIDTH     8
// cf_datawidth_w03 bitfiled (RW) Reset=10
#define CAMIF_CAM_W03_CFG0_CF_DATAWIDTH_W03_MASK 0x300
#define CAMIF_CAM_W03_CFG0_CF_DATAWIDTH_W03_SHIFT 8 
#define CAMIF_CAM_W03_CFG0_CF_DATAWIDTH_W03_BIT  0x3
#define CAMIF_CAM_W03_CFG0_CF_DATAWIDTH_W03_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W03_CFG0_RESERVED2_MASK        0xFC00
#define CAMIF_CAM_W03_CFG0_RESERVED2_SHIFT       10 
#define CAMIF_CAM_W03_CFG0_RESERVED2_BIT         0x3F
#define CAMIF_CAM_W03_CFG0_RESERVED2_BITWIDTH    6
// cf_sram_th_w03 bitfiled (RW) Reset=0
#define CAMIF_CAM_W03_CFG0_CF_SRAM_TH_W03_MASK   0x1F0000
#define CAMIF_CAM_W03_CFG0_CF_SRAM_TH_W03_SHIFT  16 
#define CAMIF_CAM_W03_CFG0_CF_SRAM_TH_W03_BIT    0x1F
#define CAMIF_CAM_W03_CFG0_CF_SRAM_TH_W03_BITWIDTH 5
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CAM_W03_CFG0_RESERVED3_MASK        0xE00000
#define CAMIF_CAM_W03_CFG0_RESERVED3_SHIFT       21 
#define CAMIF_CAM_W03_CFG0_RESERVED3_BIT         0x7
#define CAMIF_CAM_W03_CFG0_RESERVED3_BITWIDTH    3
// cf_buf_th_w03 bitfiled (RW) Reset=0
#define CAMIF_CAM_W03_CFG0_CF_BUF_TH_W03_MASK    0x3000000
#define CAMIF_CAM_W03_CFG0_CF_BUF_TH_W03_SHIFT   24 
#define CAMIF_CAM_W03_CFG0_CF_BUF_TH_W03_BIT     0x3
#define CAMIF_CAM_W03_CFG0_CF_BUF_TH_W03_BITWIDTH 2
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CAM_W03_CFG0_RESERVED4_MASK        0xFC000000
#define CAMIF_CAM_W03_CFG0_RESERVED4_SHIFT       26 
#define CAMIF_CAM_W03_CFG0_RESERVED4_BIT         0x3F
#define CAMIF_CAM_W03_CFG0_RESERVED4_BITWIDTH    6
// CAM_W03_CFG1 Register
#define CAMIF_CAM_W03_CFG1_OFS                   0x000003D4
// cf_maskbyte_w03 bitfiled (RW) Reset=0
#define CAMIF_CAM_W03_CFG1_CF_MASKBYTE_W03_MASK  0x7
#define CAMIF_CAM_W03_CFG1_CF_MASKBYTE_W03_SHIFT 0 
#define CAMIF_CAM_W03_CFG1_CF_MASKBYTE_W03_BIT   0x7
#define CAMIF_CAM_W03_CFG1_CF_MASKBYTE_W03_BITWIDTH 3
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W03_CFG1_RESERVED_MASK         0xFFF8
#define CAMIF_CAM_W03_CFG1_RESERVED_SHIFT        3 
#define CAMIF_CAM_W03_CFG1_RESERVED_BIT          0x1FFF
#define CAMIF_CAM_W03_CFG1_RESERVED_BITWIDTH     13
// cf_endian_w03 bitfiled (RW) Reset=1
#define CAMIF_CAM_W03_CFG1_CF_ENDIAN_W03_MASK    0x10000
#define CAMIF_CAM_W03_CFG1_CF_ENDIAN_W03_SHIFT   16 
#define CAMIF_CAM_W03_CFG1_CF_ENDIAN_W03_BIT     0x1
#define CAMIF_CAM_W03_CFG1_CF_ENDIAN_W03_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W03_CFG1_RESERVED2_MASK        0xFFFE0000
#define CAMIF_CAM_W03_CFG1_RESERVED2_SHIFT       17 
#define CAMIF_CAM_W03_CFG1_RESERVED2_BIT         0x7FFF
#define CAMIF_CAM_W03_CFG1_RESERVED2_BITWIDTH    15
// CAM_W03_SRAM_BASE Register
#define CAMIF_CAM_W03_SRAM_BASE_OFS              0x000003D8
// cf_sram_base_w03 bitfiled (RW) Reset=0
#define CAMIF_CAM_W03_SRAM_BASE_CF_SRAM_BASE_W03_MASK 0x7FF
#define CAMIF_CAM_W03_SRAM_BASE_CF_SRAM_BASE_W03_SHIFT 0 
#define CAMIF_CAM_W03_SRAM_BASE_CF_SRAM_BASE_W03_BIT 0x7FF
#define CAMIF_CAM_W03_SRAM_BASE_CF_SRAM_BASE_W03_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W03_SRAM_BASE_RESERVED_MASK    0xFFFFF800
#define CAMIF_CAM_W03_SRAM_BASE_RESERVED_SHIFT   11 
#define CAMIF_CAM_W03_SRAM_BASE_RESERVED_BIT     0x1FFFFF
#define CAMIF_CAM_W03_SRAM_BASE_RESERVED_BITWIDTH 21
// CAM_W03_SRAM_SIZE Register
#define CAMIF_CAM_W03_SRAM_SIZE_OFS              0x000003DC
// cf_sram_size_w03 bitfiled (RW) Reset=0
#define CAMIF_CAM_W03_SRAM_SIZE_CF_SRAM_SIZE_W03_MASK 0x7FF
#define CAMIF_CAM_W03_SRAM_SIZE_CF_SRAM_SIZE_W03_SHIFT 0 
#define CAMIF_CAM_W03_SRAM_SIZE_CF_SRAM_SIZE_W03_BIT 0x7FF
#define CAMIF_CAM_W03_SRAM_SIZE_CF_SRAM_SIZE_W03_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W03_SRAM_SIZE_RESERVED_MASK    0xFFFFF800
#define CAMIF_CAM_W03_SRAM_SIZE_RESERVED_SHIFT   11 
#define CAMIF_CAM_W03_SRAM_SIZE_RESERVED_BIT     0x1FFFFF
#define CAMIF_CAM_W03_SRAM_SIZE_RESERVED_BITWIDTH 21
// CAM_W03_INTL Register
#define CAMIF_CAM_W03_INTL_OFS                   0x000003E0
// cf_interval_w03 bitfiled (RW) Reset=0
#define CAMIF_CAM_W03_INTL_CF_INTERVAL_W03_MASK  0x3F
#define CAMIF_CAM_W03_INTL_CF_INTERVAL_W03_SHIFT 0 
#define CAMIF_CAM_W03_INTL_CF_INTERVAL_W03_BIT   0x3F
#define CAMIF_CAM_W03_INTL_CF_INTERVAL_W03_BITWIDTH 6
// cf_init_interval_w03 bitfiled (RW) Reset=0
#define CAMIF_CAM_W03_INTL_CF_INIT_INTERVAL_W03_MASK 0xFC0
#define CAMIF_CAM_W03_INTL_CF_INIT_INTERVAL_W03_SHIFT 6 
#define CAMIF_CAM_W03_INTL_CF_INIT_INTERVAL_W03_BIT 0x3F
#define CAMIF_CAM_W03_INTL_CF_INIT_INTERVAL_W03_BITWIDTH 6
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W03_INTL_RESERVED_MASK         0xF000
#define CAMIF_CAM_W03_INTL_RESERVED_SHIFT        12 
#define CAMIF_CAM_W03_INTL_RESERVED_BIT          0xF
#define CAMIF_CAM_W03_INTL_RESERVED_BITWIDTH     4
// cf_init_interval_period_w03 bitfiled (RW) Reset=0
#define CAMIF_CAM_W03_INTL_CF_INIT_INTERVAL_PERIOD_W03_MASK 0xFF0000
#define CAMIF_CAM_W03_INTL_CF_INIT_INTERVAL_PERIOD_W03_SHIFT 16 
#define CAMIF_CAM_W03_INTL_CF_INIT_INTERVAL_PERIOD_W03_BIT 0xFF
#define CAMIF_CAM_W03_INTL_CF_INIT_INTERVAL_PERIOD_W03_BITWIDTH 8
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W03_INTL_RESERVED2_MASK        0xFF000000
#define CAMIF_CAM_W03_INTL_RESERVED2_SHIFT       24 
#define CAMIF_CAM_W03_INTL_RESERVED2_BIT         0xFF
#define CAMIF_CAM_W03_INTL_RESERVED2_BITWIDTH    8
// CAM_W04_STADR Register
#define CAMIF_CAM_W04_STADR_OFS                  0x00000400
// cf_stadr_w04 bitfiled (RW) Reset=0
#define CAMIF_CAM_W04_STADR_CF_STADR_W04_MASK    0xFFFFFFFF
#define CAMIF_CAM_W04_STADR_CF_STADR_W04_SHIFT   0 
#define CAMIF_CAM_W04_STADR_CF_STADR_W04_BIT     0xFFFFFFFF
#define CAMIF_CAM_W04_STADR_CF_STADR_W04_BITWIDTH 32
// CAM_W04_ENDADR Register
#define CAMIF_CAM_W04_ENDADR_OFS                 0x00000404
// cf_endadr_w04 bitfiled (RW) Reset=0
#define CAMIF_CAM_W04_ENDADR_CF_ENDADR_W04_MASK  0xFFFFFFFF
#define CAMIF_CAM_W04_ENDADR_CF_ENDADR_W04_SHIFT 0 
#define CAMIF_CAM_W04_ENDADR_CF_ENDADR_W04_BIT   0xFFFFFFFF
#define CAMIF_CAM_W04_ENDADR_CF_ENDADR_W04_BITWIDTH 32
// CAM_W04_HEIGHT Register
#define CAMIF_CAM_W04_HEIGHT_OFS                 0x00000408
// cf_height_w04 bitfiled (RW) Reset=0
#define CAMIF_CAM_W04_HEIGHT_CF_HEIGHT_W04_MASK  0x3FFF
#define CAMIF_CAM_W04_HEIGHT_CF_HEIGHT_W04_SHIFT 0 
#define CAMIF_CAM_W04_HEIGHT_CF_HEIGHT_W04_BIT   0x3FFF
#define CAMIF_CAM_W04_HEIGHT_CF_HEIGHT_W04_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W04_HEIGHT_RESERVED_MASK       0xFFFFC000
#define CAMIF_CAM_W04_HEIGHT_RESERVED_SHIFT      14 
#define CAMIF_CAM_W04_HEIGHT_RESERVED_BIT        0x3FFFF
#define CAMIF_CAM_W04_HEIGHT_RESERVED_BITWIDTH   18
// CAM_W04_PITCH Register
#define CAMIF_CAM_W04_PITCH_OFS                  0x0000040C
// cf_pitch_w04 bitfiled (RW) Reset=0
#define CAMIF_CAM_W04_PITCH_CF_PITCH_W04_MASK    0x7FFFF
#define CAMIF_CAM_W04_PITCH_CF_PITCH_W04_SHIFT   0 
#define CAMIF_CAM_W04_PITCH_CF_PITCH_W04_BIT     0x7FFFF
#define CAMIF_CAM_W04_PITCH_CF_PITCH_W04_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W04_PITCH_RESERVED_MASK        0xFFF80000
#define CAMIF_CAM_W04_PITCH_RESERVED_SHIFT       19 
#define CAMIF_CAM_W04_PITCH_RESERVED_BIT         0x1FFF
#define CAMIF_CAM_W04_PITCH_RESERVED_BITWIDTH    13
// CAM_W04_CFG0 Register
#define CAMIF_CAM_W04_CFG0_OFS                   0x00000410
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W04_CFG0_RESERVED_MASK         0xFF
#define CAMIF_CAM_W04_CFG0_RESERVED_SHIFT        0 
#define CAMIF_CAM_W04_CFG0_RESERVED_BIT          0xFF
#define CAMIF_CAM_W04_CFG0_RESERVED_BITWIDTH     8
// cf_datawidth_w04 bitfiled (RW) Reset=10
#define CAMIF_CAM_W04_CFG0_CF_DATAWIDTH_W04_MASK 0x300
#define CAMIF_CAM_W04_CFG0_CF_DATAWIDTH_W04_SHIFT 8 
#define CAMIF_CAM_W04_CFG0_CF_DATAWIDTH_W04_BIT  0x3
#define CAMIF_CAM_W04_CFG0_CF_DATAWIDTH_W04_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W04_CFG0_RESERVED2_MASK        0xFC00
#define CAMIF_CAM_W04_CFG0_RESERVED2_SHIFT       10 
#define CAMIF_CAM_W04_CFG0_RESERVED2_BIT         0x3F
#define CAMIF_CAM_W04_CFG0_RESERVED2_BITWIDTH    6
// cf_sram_th_w04 bitfiled (RW) Reset=0
#define CAMIF_CAM_W04_CFG0_CF_SRAM_TH_W04_MASK   0x1F0000
#define CAMIF_CAM_W04_CFG0_CF_SRAM_TH_W04_SHIFT  16 
#define CAMIF_CAM_W04_CFG0_CF_SRAM_TH_W04_BIT    0x1F
#define CAMIF_CAM_W04_CFG0_CF_SRAM_TH_W04_BITWIDTH 5
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CAM_W04_CFG0_RESERVED3_MASK        0xE00000
#define CAMIF_CAM_W04_CFG0_RESERVED3_SHIFT       21 
#define CAMIF_CAM_W04_CFG0_RESERVED3_BIT         0x7
#define CAMIF_CAM_W04_CFG0_RESERVED3_BITWIDTH    3
// cf_buf_th_w04 bitfiled (RW) Reset=0
#define CAMIF_CAM_W04_CFG0_CF_BUF_TH_W04_MASK    0x3000000
#define CAMIF_CAM_W04_CFG0_CF_BUF_TH_W04_SHIFT   24 
#define CAMIF_CAM_W04_CFG0_CF_BUF_TH_W04_BIT     0x3
#define CAMIF_CAM_W04_CFG0_CF_BUF_TH_W04_BITWIDTH 2
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CAM_W04_CFG0_RESERVED4_MASK        0xFC000000
#define CAMIF_CAM_W04_CFG0_RESERVED4_SHIFT       26 
#define CAMIF_CAM_W04_CFG0_RESERVED4_BIT         0x3F
#define CAMIF_CAM_W04_CFG0_RESERVED4_BITWIDTH    6
// CAM_W04_CFG1 Register
#define CAMIF_CAM_W04_CFG1_OFS                   0x00000414
// cf_maskbyte_w04 bitfiled (RW) Reset=0
#define CAMIF_CAM_W04_CFG1_CF_MASKBYTE_W04_MASK  0x7
#define CAMIF_CAM_W04_CFG1_CF_MASKBYTE_W04_SHIFT 0 
#define CAMIF_CAM_W04_CFG1_CF_MASKBYTE_W04_BIT   0x7
#define CAMIF_CAM_W04_CFG1_CF_MASKBYTE_W04_BITWIDTH 3
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W04_CFG1_RESERVED_MASK         0xFFF8
#define CAMIF_CAM_W04_CFG1_RESERVED_SHIFT        3 
#define CAMIF_CAM_W04_CFG1_RESERVED_BIT          0x1FFF
#define CAMIF_CAM_W04_CFG1_RESERVED_BITWIDTH     13
// cf_endian_w04 bitfiled (RW) Reset=1
#define CAMIF_CAM_W04_CFG1_CF_ENDIAN_W04_MASK    0x10000
#define CAMIF_CAM_W04_CFG1_CF_ENDIAN_W04_SHIFT   16 
#define CAMIF_CAM_W04_CFG1_CF_ENDIAN_W04_BIT     0x1
#define CAMIF_CAM_W04_CFG1_CF_ENDIAN_W04_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W04_CFG1_RESERVED2_MASK        0xFFFE0000
#define CAMIF_CAM_W04_CFG1_RESERVED2_SHIFT       17 
#define CAMIF_CAM_W04_CFG1_RESERVED2_BIT         0x7FFF
#define CAMIF_CAM_W04_CFG1_RESERVED2_BITWIDTH    15
// CAM_W04_SRAM_BASE Register
#define CAMIF_CAM_W04_SRAM_BASE_OFS              0x00000418
// cf_sram_base_w04 bitfiled (RW) Reset=0
#define CAMIF_CAM_W04_SRAM_BASE_CF_SRAM_BASE_W04_MASK 0x7FF
#define CAMIF_CAM_W04_SRAM_BASE_CF_SRAM_BASE_W04_SHIFT 0 
#define CAMIF_CAM_W04_SRAM_BASE_CF_SRAM_BASE_W04_BIT 0x7FF
#define CAMIF_CAM_W04_SRAM_BASE_CF_SRAM_BASE_W04_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W04_SRAM_BASE_RESERVED_MASK    0xFFFFF800
#define CAMIF_CAM_W04_SRAM_BASE_RESERVED_SHIFT   11 
#define CAMIF_CAM_W04_SRAM_BASE_RESERVED_BIT     0x1FFFFF
#define CAMIF_CAM_W04_SRAM_BASE_RESERVED_BITWIDTH 21
// CAM_W04_SRAM_SIZE Register
#define CAMIF_CAM_W04_SRAM_SIZE_OFS              0x0000041C
// cf_sram_size_w04 bitfiled (RW) Reset=0
#define CAMIF_CAM_W04_SRAM_SIZE_CF_SRAM_SIZE_W04_MASK 0x7FF
#define CAMIF_CAM_W04_SRAM_SIZE_CF_SRAM_SIZE_W04_SHIFT 0 
#define CAMIF_CAM_W04_SRAM_SIZE_CF_SRAM_SIZE_W04_BIT 0x7FF
#define CAMIF_CAM_W04_SRAM_SIZE_CF_SRAM_SIZE_W04_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W04_SRAM_SIZE_RESERVED_MASK    0xFFFFF800
#define CAMIF_CAM_W04_SRAM_SIZE_RESERVED_SHIFT   11 
#define CAMIF_CAM_W04_SRAM_SIZE_RESERVED_BIT     0x1FFFFF
#define CAMIF_CAM_W04_SRAM_SIZE_RESERVED_BITWIDTH 21
// CAM_W04_INTL Register
#define CAMIF_CAM_W04_INTL_OFS                   0x00000420
// cf_interval_w04 bitfiled (RW) Reset=0
#define CAMIF_CAM_W04_INTL_CF_INTERVAL_W04_MASK  0x3F
#define CAMIF_CAM_W04_INTL_CF_INTERVAL_W04_SHIFT 0 
#define CAMIF_CAM_W04_INTL_CF_INTERVAL_W04_BIT   0x3F
#define CAMIF_CAM_W04_INTL_CF_INTERVAL_W04_BITWIDTH 6
// cf_init_interval_w04 bitfiled (RW) Reset=0
#define CAMIF_CAM_W04_INTL_CF_INIT_INTERVAL_W04_MASK 0xFC0
#define CAMIF_CAM_W04_INTL_CF_INIT_INTERVAL_W04_SHIFT 6 
#define CAMIF_CAM_W04_INTL_CF_INIT_INTERVAL_W04_BIT 0x3F
#define CAMIF_CAM_W04_INTL_CF_INIT_INTERVAL_W04_BITWIDTH 6
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W04_INTL_RESERVED_MASK         0xF000
#define CAMIF_CAM_W04_INTL_RESERVED_SHIFT        12 
#define CAMIF_CAM_W04_INTL_RESERVED_BIT          0xF
#define CAMIF_CAM_W04_INTL_RESERVED_BITWIDTH     4
// cf_init_interval_period_w04 bitfiled (RW) Reset=0
#define CAMIF_CAM_W04_INTL_CF_INIT_INTERVAL_PERIOD_W04_MASK 0xFF0000
#define CAMIF_CAM_W04_INTL_CF_INIT_INTERVAL_PERIOD_W04_SHIFT 16 
#define CAMIF_CAM_W04_INTL_CF_INIT_INTERVAL_PERIOD_W04_BIT 0xFF
#define CAMIF_CAM_W04_INTL_CF_INIT_INTERVAL_PERIOD_W04_BITWIDTH 8
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W04_INTL_RESERVED2_MASK        0xFF000000
#define CAMIF_CAM_W04_INTL_RESERVED2_SHIFT       24 
#define CAMIF_CAM_W04_INTL_RESERVED2_BIT         0xFF
#define CAMIF_CAM_W04_INTL_RESERVED2_BITWIDTH    8
// CAM_W05_STADR Register
#define CAMIF_CAM_W05_STADR_OFS                  0x00000440
// cf_stadr_w05 bitfiled (RW) Reset=0
#define CAMIF_CAM_W05_STADR_CF_STADR_W05_MASK    0xFFFFFFFF
#define CAMIF_CAM_W05_STADR_CF_STADR_W05_SHIFT   0 
#define CAMIF_CAM_W05_STADR_CF_STADR_W05_BIT     0xFFFFFFFF
#define CAMIF_CAM_W05_STADR_CF_STADR_W05_BITWIDTH 32
// CAM_W05_ENDADR Register
#define CAMIF_CAM_W05_ENDADR_OFS                 0x00000444
// cf_endadr_w05 bitfiled (RW) Reset=0
#define CAMIF_CAM_W05_ENDADR_CF_ENDADR_W05_MASK  0xFFFFFFFF
#define CAMIF_CAM_W05_ENDADR_CF_ENDADR_W05_SHIFT 0 
#define CAMIF_CAM_W05_ENDADR_CF_ENDADR_W05_BIT   0xFFFFFFFF
#define CAMIF_CAM_W05_ENDADR_CF_ENDADR_W05_BITWIDTH 32
// CAM_W05_HEIGHT Register
#define CAMIF_CAM_W05_HEIGHT_OFS                 0x00000448
// cf_height_w05 bitfiled (RW) Reset=0
#define CAMIF_CAM_W05_HEIGHT_CF_HEIGHT_W05_MASK  0x3FFF
#define CAMIF_CAM_W05_HEIGHT_CF_HEIGHT_W05_SHIFT 0 
#define CAMIF_CAM_W05_HEIGHT_CF_HEIGHT_W05_BIT   0x3FFF
#define CAMIF_CAM_W05_HEIGHT_CF_HEIGHT_W05_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W05_HEIGHT_RESERVED_MASK       0xFFFFC000
#define CAMIF_CAM_W05_HEIGHT_RESERVED_SHIFT      14 
#define CAMIF_CAM_W05_HEIGHT_RESERVED_BIT        0x3FFFF
#define CAMIF_CAM_W05_HEIGHT_RESERVED_BITWIDTH   18
// CAM_W05_PITCH Register
#define CAMIF_CAM_W05_PITCH_OFS                  0x0000044C
// cf_pitch_w05 bitfiled (RW) Reset=0
#define CAMIF_CAM_W05_PITCH_CF_PITCH_W05_MASK    0x7FFFF
#define CAMIF_CAM_W05_PITCH_CF_PITCH_W05_SHIFT   0 
#define CAMIF_CAM_W05_PITCH_CF_PITCH_W05_BIT     0x7FFFF
#define CAMIF_CAM_W05_PITCH_CF_PITCH_W05_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W05_PITCH_RESERVED_MASK        0xFFF80000
#define CAMIF_CAM_W05_PITCH_RESERVED_SHIFT       19 
#define CAMIF_CAM_W05_PITCH_RESERVED_BIT         0x1FFF
#define CAMIF_CAM_W05_PITCH_RESERVED_BITWIDTH    13
// CAM_W05_CFG0 Register
#define CAMIF_CAM_W05_CFG0_OFS                   0x00000450
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W05_CFG0_RESERVED_MASK         0xFF
#define CAMIF_CAM_W05_CFG0_RESERVED_SHIFT        0 
#define CAMIF_CAM_W05_CFG0_RESERVED_BIT          0xFF
#define CAMIF_CAM_W05_CFG0_RESERVED_BITWIDTH     8
// cf_datawidth_w05 bitfiled (RW) Reset=10
#define CAMIF_CAM_W05_CFG0_CF_DATAWIDTH_W05_MASK 0x300
#define CAMIF_CAM_W05_CFG0_CF_DATAWIDTH_W05_SHIFT 8 
#define CAMIF_CAM_W05_CFG0_CF_DATAWIDTH_W05_BIT  0x3
#define CAMIF_CAM_W05_CFG0_CF_DATAWIDTH_W05_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W05_CFG0_RESERVED2_MASK        0xFC00
#define CAMIF_CAM_W05_CFG0_RESERVED2_SHIFT       10 
#define CAMIF_CAM_W05_CFG0_RESERVED2_BIT         0x3F
#define CAMIF_CAM_W05_CFG0_RESERVED2_BITWIDTH    6
// cf_sram_th_w05 bitfiled (RW) Reset=0
#define CAMIF_CAM_W05_CFG0_CF_SRAM_TH_W05_MASK   0x1F0000
#define CAMIF_CAM_W05_CFG0_CF_SRAM_TH_W05_SHIFT  16 
#define CAMIF_CAM_W05_CFG0_CF_SRAM_TH_W05_BIT    0x1F
#define CAMIF_CAM_W05_CFG0_CF_SRAM_TH_W05_BITWIDTH 5
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CAM_W05_CFG0_RESERVED3_MASK        0xE00000
#define CAMIF_CAM_W05_CFG0_RESERVED3_SHIFT       21 
#define CAMIF_CAM_W05_CFG0_RESERVED3_BIT         0x7
#define CAMIF_CAM_W05_CFG0_RESERVED3_BITWIDTH    3
// cf_buf_th_w05 bitfiled (RW) Reset=0
#define CAMIF_CAM_W05_CFG0_CF_BUF_TH_W05_MASK    0x3000000
#define CAMIF_CAM_W05_CFG0_CF_BUF_TH_W05_SHIFT   24 
#define CAMIF_CAM_W05_CFG0_CF_BUF_TH_W05_BIT     0x3
#define CAMIF_CAM_W05_CFG0_CF_BUF_TH_W05_BITWIDTH 2
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CAM_W05_CFG0_RESERVED4_MASK        0xFC000000
#define CAMIF_CAM_W05_CFG0_RESERVED4_SHIFT       26 
#define CAMIF_CAM_W05_CFG0_RESERVED4_BIT         0x3F
#define CAMIF_CAM_W05_CFG0_RESERVED4_BITWIDTH    6
// CAM_W05_CFG1 Register
#define CAMIF_CAM_W05_CFG1_OFS                   0x00000454
// cf_maskbyte_w05 bitfiled (RW) Reset=0
#define CAMIF_CAM_W05_CFG1_CF_MASKBYTE_W05_MASK  0x7
#define CAMIF_CAM_W05_CFG1_CF_MASKBYTE_W05_SHIFT 0 
#define CAMIF_CAM_W05_CFG1_CF_MASKBYTE_W05_BIT   0x7
#define CAMIF_CAM_W05_CFG1_CF_MASKBYTE_W05_BITWIDTH 3
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W05_CFG1_RESERVED_MASK         0xFFF8
#define CAMIF_CAM_W05_CFG1_RESERVED_SHIFT        3 
#define CAMIF_CAM_W05_CFG1_RESERVED_BIT          0x1FFF
#define CAMIF_CAM_W05_CFG1_RESERVED_BITWIDTH     13
// cf_endian_w05 bitfiled (RW) Reset=1
#define CAMIF_CAM_W05_CFG1_CF_ENDIAN_W05_MASK    0x10000
#define CAMIF_CAM_W05_CFG1_CF_ENDIAN_W05_SHIFT   16 
#define CAMIF_CAM_W05_CFG1_CF_ENDIAN_W05_BIT     0x1
#define CAMIF_CAM_W05_CFG1_CF_ENDIAN_W05_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W05_CFG1_RESERVED2_MASK        0xFFFE0000
#define CAMIF_CAM_W05_CFG1_RESERVED2_SHIFT       17 
#define CAMIF_CAM_W05_CFG1_RESERVED2_BIT         0x7FFF
#define CAMIF_CAM_W05_CFG1_RESERVED2_BITWIDTH    15
// CAM_W05_SRAM_BASE Register
#define CAMIF_CAM_W05_SRAM_BASE_OFS              0x00000458
// cf_sram_base_w05 bitfiled (RW) Reset=0
#define CAMIF_CAM_W05_SRAM_BASE_CF_SRAM_BASE_W05_MASK 0x7FF
#define CAMIF_CAM_W05_SRAM_BASE_CF_SRAM_BASE_W05_SHIFT 0 
#define CAMIF_CAM_W05_SRAM_BASE_CF_SRAM_BASE_W05_BIT 0x7FF
#define CAMIF_CAM_W05_SRAM_BASE_CF_SRAM_BASE_W05_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W05_SRAM_BASE_RESERVED_MASK    0xFFFFF800
#define CAMIF_CAM_W05_SRAM_BASE_RESERVED_SHIFT   11 
#define CAMIF_CAM_W05_SRAM_BASE_RESERVED_BIT     0x1FFFFF
#define CAMIF_CAM_W05_SRAM_BASE_RESERVED_BITWIDTH 21
// CAM_W05_SRAM_SIZE Register
#define CAMIF_CAM_W05_SRAM_SIZE_OFS              0x0000045C
// cf_sram_size_w05 bitfiled (RW) Reset=0
#define CAMIF_CAM_W05_SRAM_SIZE_CF_SRAM_SIZE_W05_MASK 0x7FF
#define CAMIF_CAM_W05_SRAM_SIZE_CF_SRAM_SIZE_W05_SHIFT 0 
#define CAMIF_CAM_W05_SRAM_SIZE_CF_SRAM_SIZE_W05_BIT 0x7FF
#define CAMIF_CAM_W05_SRAM_SIZE_CF_SRAM_SIZE_W05_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W05_SRAM_SIZE_RESERVED_MASK    0xFFFFF800
#define CAMIF_CAM_W05_SRAM_SIZE_RESERVED_SHIFT   11 
#define CAMIF_CAM_W05_SRAM_SIZE_RESERVED_BIT     0x1FFFFF
#define CAMIF_CAM_W05_SRAM_SIZE_RESERVED_BITWIDTH 21
// CAM_W05_INTL Register
#define CAMIF_CAM_W05_INTL_OFS                   0x00000460
// cf_interval_w05 bitfiled (RW) Reset=0
#define CAMIF_CAM_W05_INTL_CF_INTERVAL_W05_MASK  0x3F
#define CAMIF_CAM_W05_INTL_CF_INTERVAL_W05_SHIFT 0 
#define CAMIF_CAM_W05_INTL_CF_INTERVAL_W05_BIT   0x3F
#define CAMIF_CAM_W05_INTL_CF_INTERVAL_W05_BITWIDTH 6
// cf_init_interval_w05 bitfiled (RW) Reset=0
#define CAMIF_CAM_W05_INTL_CF_INIT_INTERVAL_W05_MASK 0xFC0
#define CAMIF_CAM_W05_INTL_CF_INIT_INTERVAL_W05_SHIFT 6 
#define CAMIF_CAM_W05_INTL_CF_INIT_INTERVAL_W05_BIT 0x3F
#define CAMIF_CAM_W05_INTL_CF_INIT_INTERVAL_W05_BITWIDTH 6
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W05_INTL_RESERVED_MASK         0xF000
#define CAMIF_CAM_W05_INTL_RESERVED_SHIFT        12 
#define CAMIF_CAM_W05_INTL_RESERVED_BIT          0xF
#define CAMIF_CAM_W05_INTL_RESERVED_BITWIDTH     4
// cf_init_interval_period_w05 bitfiled (RW) Reset=0
#define CAMIF_CAM_W05_INTL_CF_INIT_INTERVAL_PERIOD_W05_MASK 0xFF0000
#define CAMIF_CAM_W05_INTL_CF_INIT_INTERVAL_PERIOD_W05_SHIFT 16 
#define CAMIF_CAM_W05_INTL_CF_INIT_INTERVAL_PERIOD_W05_BIT 0xFF
#define CAMIF_CAM_W05_INTL_CF_INIT_INTERVAL_PERIOD_W05_BITWIDTH 8
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W05_INTL_RESERVED2_MASK        0xFF000000
#define CAMIF_CAM_W05_INTL_RESERVED2_SHIFT       24 
#define CAMIF_CAM_W05_INTL_RESERVED2_BIT         0xFF
#define CAMIF_CAM_W05_INTL_RESERVED2_BITWIDTH    8
// CAM_W06_STADR Register
#define CAMIF_CAM_W06_STADR_OFS                  0x00000480
// cf_stadr_w06 bitfiled (RW) Reset=0
#define CAMIF_CAM_W06_STADR_CF_STADR_W06_MASK    0xFFFFFFFF
#define CAMIF_CAM_W06_STADR_CF_STADR_W06_SHIFT   0 
#define CAMIF_CAM_W06_STADR_CF_STADR_W06_BIT     0xFFFFFFFF
#define CAMIF_CAM_W06_STADR_CF_STADR_W06_BITWIDTH 32
// CAM_W06_ENDADR Register
#define CAMIF_CAM_W06_ENDADR_OFS                 0x00000484
// cf_endadr_w06 bitfiled (RW) Reset=0
#define CAMIF_CAM_W06_ENDADR_CF_ENDADR_W06_MASK  0xFFFFFFFF
#define CAMIF_CAM_W06_ENDADR_CF_ENDADR_W06_SHIFT 0 
#define CAMIF_CAM_W06_ENDADR_CF_ENDADR_W06_BIT   0xFFFFFFFF
#define CAMIF_CAM_W06_ENDADR_CF_ENDADR_W06_BITWIDTH 32
// CAM_W06_HEIGHT Register
#define CAMIF_CAM_W06_HEIGHT_OFS                 0x00000488
// cf_height_w06 bitfiled (RW) Reset=0
#define CAMIF_CAM_W06_HEIGHT_CF_HEIGHT_W06_MASK  0x3FFF
#define CAMIF_CAM_W06_HEIGHT_CF_HEIGHT_W06_SHIFT 0 
#define CAMIF_CAM_W06_HEIGHT_CF_HEIGHT_W06_BIT   0x3FFF
#define CAMIF_CAM_W06_HEIGHT_CF_HEIGHT_W06_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W06_HEIGHT_RESERVED_MASK       0xFFFFC000
#define CAMIF_CAM_W06_HEIGHT_RESERVED_SHIFT      14 
#define CAMIF_CAM_W06_HEIGHT_RESERVED_BIT        0x3FFFF
#define CAMIF_CAM_W06_HEIGHT_RESERVED_BITWIDTH   18
// CAM_W06_PITCH Register
#define CAMIF_CAM_W06_PITCH_OFS                  0x0000048C
// cf_pitch_w06 bitfiled (RW) Reset=0
#define CAMIF_CAM_W06_PITCH_CF_PITCH_W06_MASK    0x7FFFF
#define CAMIF_CAM_W06_PITCH_CF_PITCH_W06_SHIFT   0 
#define CAMIF_CAM_W06_PITCH_CF_PITCH_W06_BIT     0x7FFFF
#define CAMIF_CAM_W06_PITCH_CF_PITCH_W06_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W06_PITCH_RESERVED_MASK        0xFFF80000
#define CAMIF_CAM_W06_PITCH_RESERVED_SHIFT       19 
#define CAMIF_CAM_W06_PITCH_RESERVED_BIT         0x1FFF
#define CAMIF_CAM_W06_PITCH_RESERVED_BITWIDTH    13
// CAM_W06_CFG0 Register
#define CAMIF_CAM_W06_CFG0_OFS                   0x00000490
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W06_CFG0_RESERVED_MASK         0xFF
#define CAMIF_CAM_W06_CFG0_RESERVED_SHIFT        0 
#define CAMIF_CAM_W06_CFG0_RESERVED_BIT          0xFF
#define CAMIF_CAM_W06_CFG0_RESERVED_BITWIDTH     8
// cf_datawidth_w06 bitfiled (RW) Reset=10
#define CAMIF_CAM_W06_CFG0_CF_DATAWIDTH_W06_MASK 0x300
#define CAMIF_CAM_W06_CFG0_CF_DATAWIDTH_W06_SHIFT 8 
#define CAMIF_CAM_W06_CFG0_CF_DATAWIDTH_W06_BIT  0x3
#define CAMIF_CAM_W06_CFG0_CF_DATAWIDTH_W06_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W06_CFG0_RESERVED2_MASK        0xFC00
#define CAMIF_CAM_W06_CFG0_RESERVED2_SHIFT       10 
#define CAMIF_CAM_W06_CFG0_RESERVED2_BIT         0x3F
#define CAMIF_CAM_W06_CFG0_RESERVED2_BITWIDTH    6
// cf_sram_th_w06 bitfiled (RW) Reset=0
#define CAMIF_CAM_W06_CFG0_CF_SRAM_TH_W06_MASK   0x1F0000
#define CAMIF_CAM_W06_CFG0_CF_SRAM_TH_W06_SHIFT  16 
#define CAMIF_CAM_W06_CFG0_CF_SRAM_TH_W06_BIT    0x1F
#define CAMIF_CAM_W06_CFG0_CF_SRAM_TH_W06_BITWIDTH 5
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CAM_W06_CFG0_RESERVED3_MASK        0xE00000
#define CAMIF_CAM_W06_CFG0_RESERVED3_SHIFT       21 
#define CAMIF_CAM_W06_CFG0_RESERVED3_BIT         0x7
#define CAMIF_CAM_W06_CFG0_RESERVED3_BITWIDTH    3
// cf_buf_th_w06 bitfiled (RW) Reset=0
#define CAMIF_CAM_W06_CFG0_CF_BUF_TH_W06_MASK    0x3000000
#define CAMIF_CAM_W06_CFG0_CF_BUF_TH_W06_SHIFT   24 
#define CAMIF_CAM_W06_CFG0_CF_BUF_TH_W06_BIT     0x3
#define CAMIF_CAM_W06_CFG0_CF_BUF_TH_W06_BITWIDTH 2
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CAM_W06_CFG0_RESERVED4_MASK        0xFC000000
#define CAMIF_CAM_W06_CFG0_RESERVED4_SHIFT       26 
#define CAMIF_CAM_W06_CFG0_RESERVED4_BIT         0x3F
#define CAMIF_CAM_W06_CFG0_RESERVED4_BITWIDTH    6
// CAM_W06_CFG1 Register
#define CAMIF_CAM_W06_CFG1_OFS                   0x00000494
// cf_maskbyte_w06 bitfiled (RW) Reset=0
#define CAMIF_CAM_W06_CFG1_CF_MASKBYTE_W06_MASK  0x7
#define CAMIF_CAM_W06_CFG1_CF_MASKBYTE_W06_SHIFT 0 
#define CAMIF_CAM_W06_CFG1_CF_MASKBYTE_W06_BIT   0x7
#define CAMIF_CAM_W06_CFG1_CF_MASKBYTE_W06_BITWIDTH 3
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W06_CFG1_RESERVED_MASK         0xFFF8
#define CAMIF_CAM_W06_CFG1_RESERVED_SHIFT        3 
#define CAMIF_CAM_W06_CFG1_RESERVED_BIT          0x1FFF
#define CAMIF_CAM_W06_CFG1_RESERVED_BITWIDTH     13
// cf_endian_w06 bitfiled (RW) Reset=1
#define CAMIF_CAM_W06_CFG1_CF_ENDIAN_W06_MASK    0x10000
#define CAMIF_CAM_W06_CFG1_CF_ENDIAN_W06_SHIFT   16 
#define CAMIF_CAM_W06_CFG1_CF_ENDIAN_W06_BIT     0x1
#define CAMIF_CAM_W06_CFG1_CF_ENDIAN_W06_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W06_CFG1_RESERVED2_MASK        0xFFFE0000
#define CAMIF_CAM_W06_CFG1_RESERVED2_SHIFT       17 
#define CAMIF_CAM_W06_CFG1_RESERVED2_BIT         0x7FFF
#define CAMIF_CAM_W06_CFG1_RESERVED2_BITWIDTH    15
// CAM_W06_SRAM_BASE Register
#define CAMIF_CAM_W06_SRAM_BASE_OFS              0x00000498
// cf_sram_base_w06 bitfiled (RW) Reset=0
#define CAMIF_CAM_W06_SRAM_BASE_CF_SRAM_BASE_W06_MASK 0x7FF
#define CAMIF_CAM_W06_SRAM_BASE_CF_SRAM_BASE_W06_SHIFT 0 
#define CAMIF_CAM_W06_SRAM_BASE_CF_SRAM_BASE_W06_BIT 0x7FF
#define CAMIF_CAM_W06_SRAM_BASE_CF_SRAM_BASE_W06_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W06_SRAM_BASE_RESERVED_MASK    0xFFFFF800
#define CAMIF_CAM_W06_SRAM_BASE_RESERVED_SHIFT   11 
#define CAMIF_CAM_W06_SRAM_BASE_RESERVED_BIT     0x1FFFFF
#define CAMIF_CAM_W06_SRAM_BASE_RESERVED_BITWIDTH 21
// CAM_W06_SRAM_SIZE Register
#define CAMIF_CAM_W06_SRAM_SIZE_OFS              0x0000049C
// cf_sram_size_w06 bitfiled (RW) Reset=0
#define CAMIF_CAM_W06_SRAM_SIZE_CF_SRAM_SIZE_W06_MASK 0x7FF
#define CAMIF_CAM_W06_SRAM_SIZE_CF_SRAM_SIZE_W06_SHIFT 0 
#define CAMIF_CAM_W06_SRAM_SIZE_CF_SRAM_SIZE_W06_BIT 0x7FF
#define CAMIF_CAM_W06_SRAM_SIZE_CF_SRAM_SIZE_W06_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W06_SRAM_SIZE_RESERVED_MASK    0xFFFFF800
#define CAMIF_CAM_W06_SRAM_SIZE_RESERVED_SHIFT   11 
#define CAMIF_CAM_W06_SRAM_SIZE_RESERVED_BIT     0x1FFFFF
#define CAMIF_CAM_W06_SRAM_SIZE_RESERVED_BITWIDTH 21
// CAM_W06_INTL Register
#define CAMIF_CAM_W06_INTL_OFS                   0x000004A0
// cf_interval_w06 bitfiled (RW) Reset=0
#define CAMIF_CAM_W06_INTL_CF_INTERVAL_W06_MASK  0x3F
#define CAMIF_CAM_W06_INTL_CF_INTERVAL_W06_SHIFT 0 
#define CAMIF_CAM_W06_INTL_CF_INTERVAL_W06_BIT   0x3F
#define CAMIF_CAM_W06_INTL_CF_INTERVAL_W06_BITWIDTH 6
// cf_init_interval_w06 bitfiled (RW) Reset=0
#define CAMIF_CAM_W06_INTL_CF_INIT_INTERVAL_W06_MASK 0xFC0
#define CAMIF_CAM_W06_INTL_CF_INIT_INTERVAL_W06_SHIFT 6 
#define CAMIF_CAM_W06_INTL_CF_INIT_INTERVAL_W06_BIT 0x3F
#define CAMIF_CAM_W06_INTL_CF_INIT_INTERVAL_W06_BITWIDTH 6
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W06_INTL_RESERVED_MASK         0xF000
#define CAMIF_CAM_W06_INTL_RESERVED_SHIFT        12 
#define CAMIF_CAM_W06_INTL_RESERVED_BIT          0xF
#define CAMIF_CAM_W06_INTL_RESERVED_BITWIDTH     4
// cf_init_interval_period_w06 bitfiled (RW) Reset=0
#define CAMIF_CAM_W06_INTL_CF_INIT_INTERVAL_PERIOD_W06_MASK 0xFF0000
#define CAMIF_CAM_W06_INTL_CF_INIT_INTERVAL_PERIOD_W06_SHIFT 16 
#define CAMIF_CAM_W06_INTL_CF_INIT_INTERVAL_PERIOD_W06_BIT 0xFF
#define CAMIF_CAM_W06_INTL_CF_INIT_INTERVAL_PERIOD_W06_BITWIDTH 8
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W06_INTL_RESERVED2_MASK        0xFF000000
#define CAMIF_CAM_W06_INTL_RESERVED2_SHIFT       24 
#define CAMIF_CAM_W06_INTL_RESERVED2_BIT         0xFF
#define CAMIF_CAM_W06_INTL_RESERVED2_BITWIDTH    8
// CAM_W07_STADR Register
#define CAMIF_CAM_W07_STADR_OFS                  0x000004C0
// cf_stadr_w07 bitfiled (RW) Reset=0
#define CAMIF_CAM_W07_STADR_CF_STADR_W07_MASK    0xFFFFFFFF
#define CAMIF_CAM_W07_STADR_CF_STADR_W07_SHIFT   0 
#define CAMIF_CAM_W07_STADR_CF_STADR_W07_BIT     0xFFFFFFFF
#define CAMIF_CAM_W07_STADR_CF_STADR_W07_BITWIDTH 32
// CAM_W07_ENDADR Register
#define CAMIF_CAM_W07_ENDADR_OFS                 0x000004C4
// cf_endadr_w07 bitfiled (RW) Reset=0
#define CAMIF_CAM_W07_ENDADR_CF_ENDADR_W07_MASK  0xFFFFFFFF
#define CAMIF_CAM_W07_ENDADR_CF_ENDADR_W07_SHIFT 0 
#define CAMIF_CAM_W07_ENDADR_CF_ENDADR_W07_BIT   0xFFFFFFFF
#define CAMIF_CAM_W07_ENDADR_CF_ENDADR_W07_BITWIDTH 32
// CAM_W07_HEIGHT Register
#define CAMIF_CAM_W07_HEIGHT_OFS                 0x000004C8
// cf_height_w07 bitfiled (RW) Reset=0
#define CAMIF_CAM_W07_HEIGHT_CF_HEIGHT_W07_MASK  0x3FFF
#define CAMIF_CAM_W07_HEIGHT_CF_HEIGHT_W07_SHIFT 0 
#define CAMIF_CAM_W07_HEIGHT_CF_HEIGHT_W07_BIT   0x3FFF
#define CAMIF_CAM_W07_HEIGHT_CF_HEIGHT_W07_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W07_HEIGHT_RESERVED_MASK       0xFFFFC000
#define CAMIF_CAM_W07_HEIGHT_RESERVED_SHIFT      14 
#define CAMIF_CAM_W07_HEIGHT_RESERVED_BIT        0x3FFFF
#define CAMIF_CAM_W07_HEIGHT_RESERVED_BITWIDTH   18
// CAM_W07_PITCH Register
#define CAMIF_CAM_W07_PITCH_OFS                  0x000004CC
// cf_pitch_w07 bitfiled (RW) Reset=0
#define CAMIF_CAM_W07_PITCH_CF_PITCH_W07_MASK    0x7FFFF
#define CAMIF_CAM_W07_PITCH_CF_PITCH_W07_SHIFT   0 
#define CAMIF_CAM_W07_PITCH_CF_PITCH_W07_BIT     0x7FFFF
#define CAMIF_CAM_W07_PITCH_CF_PITCH_W07_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W07_PITCH_RESERVED_MASK        0xFFF80000
#define CAMIF_CAM_W07_PITCH_RESERVED_SHIFT       19 
#define CAMIF_CAM_W07_PITCH_RESERVED_BIT         0x1FFF
#define CAMIF_CAM_W07_PITCH_RESERVED_BITWIDTH    13
// CAM_W07_CFG0 Register
#define CAMIF_CAM_W07_CFG0_OFS                   0x000004D0
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W07_CFG0_RESERVED_MASK         0xFF
#define CAMIF_CAM_W07_CFG0_RESERVED_SHIFT        0 
#define CAMIF_CAM_W07_CFG0_RESERVED_BIT          0xFF
#define CAMIF_CAM_W07_CFG0_RESERVED_BITWIDTH     8
// cf_datawidth_w07 bitfiled (RW) Reset=10
#define CAMIF_CAM_W07_CFG0_CF_DATAWIDTH_W07_MASK 0x300
#define CAMIF_CAM_W07_CFG0_CF_DATAWIDTH_W07_SHIFT 8 
#define CAMIF_CAM_W07_CFG0_CF_DATAWIDTH_W07_BIT  0x3
#define CAMIF_CAM_W07_CFG0_CF_DATAWIDTH_W07_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W07_CFG0_RESERVED2_MASK        0xFC00
#define CAMIF_CAM_W07_CFG0_RESERVED2_SHIFT       10 
#define CAMIF_CAM_W07_CFG0_RESERVED2_BIT         0x3F
#define CAMIF_CAM_W07_CFG0_RESERVED2_BITWIDTH    6
// cf_sram_th_w07 bitfiled (RW) Reset=0
#define CAMIF_CAM_W07_CFG0_CF_SRAM_TH_W07_MASK   0x1F0000
#define CAMIF_CAM_W07_CFG0_CF_SRAM_TH_W07_SHIFT  16 
#define CAMIF_CAM_W07_CFG0_CF_SRAM_TH_W07_BIT    0x1F
#define CAMIF_CAM_W07_CFG0_CF_SRAM_TH_W07_BITWIDTH 5
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CAM_W07_CFG0_RESERVED3_MASK        0xE00000
#define CAMIF_CAM_W07_CFG0_RESERVED3_SHIFT       21 
#define CAMIF_CAM_W07_CFG0_RESERVED3_BIT         0x7
#define CAMIF_CAM_W07_CFG0_RESERVED3_BITWIDTH    3
// cf_buf_th_w07 bitfiled (RW) Reset=0
#define CAMIF_CAM_W07_CFG0_CF_BUF_TH_W07_MASK    0x3000000
#define CAMIF_CAM_W07_CFG0_CF_BUF_TH_W07_SHIFT   24 
#define CAMIF_CAM_W07_CFG0_CF_BUF_TH_W07_BIT     0x3
#define CAMIF_CAM_W07_CFG0_CF_BUF_TH_W07_BITWIDTH 2
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CAM_W07_CFG0_RESERVED4_MASK        0xFC000000
#define CAMIF_CAM_W07_CFG0_RESERVED4_SHIFT       26 
#define CAMIF_CAM_W07_CFG0_RESERVED4_BIT         0x3F
#define CAMIF_CAM_W07_CFG0_RESERVED4_BITWIDTH    6
// CAM_W07_CFG1 Register
#define CAMIF_CAM_W07_CFG1_OFS                   0x000004D4
// cf_maskbyte_w07 bitfiled (RW) Reset=0
#define CAMIF_CAM_W07_CFG1_CF_MASKBYTE_W07_MASK  0x7
#define CAMIF_CAM_W07_CFG1_CF_MASKBYTE_W07_SHIFT 0 
#define CAMIF_CAM_W07_CFG1_CF_MASKBYTE_W07_BIT   0x7
#define CAMIF_CAM_W07_CFG1_CF_MASKBYTE_W07_BITWIDTH 3
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W07_CFG1_RESERVED_MASK         0xFFF8
#define CAMIF_CAM_W07_CFG1_RESERVED_SHIFT        3 
#define CAMIF_CAM_W07_CFG1_RESERVED_BIT          0x1FFF
#define CAMIF_CAM_W07_CFG1_RESERVED_BITWIDTH     13
// cf_endian_w07 bitfiled (RW) Reset=1
#define CAMIF_CAM_W07_CFG1_CF_ENDIAN_W07_MASK    0x10000
#define CAMIF_CAM_W07_CFG1_CF_ENDIAN_W07_SHIFT   16 
#define CAMIF_CAM_W07_CFG1_CF_ENDIAN_W07_BIT     0x1
#define CAMIF_CAM_W07_CFG1_CF_ENDIAN_W07_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W07_CFG1_RESERVED2_MASK        0xFFFE0000
#define CAMIF_CAM_W07_CFG1_RESERVED2_SHIFT       17 
#define CAMIF_CAM_W07_CFG1_RESERVED2_BIT         0x7FFF
#define CAMIF_CAM_W07_CFG1_RESERVED2_BITWIDTH    15
// CAM_W07_SRAM_BASE Register
#define CAMIF_CAM_W07_SRAM_BASE_OFS              0x000004D8
// cf_sram_base_w07 bitfiled (RW) Reset=0
#define CAMIF_CAM_W07_SRAM_BASE_CF_SRAM_BASE_W07_MASK 0x7FF
#define CAMIF_CAM_W07_SRAM_BASE_CF_SRAM_BASE_W07_SHIFT 0 
#define CAMIF_CAM_W07_SRAM_BASE_CF_SRAM_BASE_W07_BIT 0x7FF
#define CAMIF_CAM_W07_SRAM_BASE_CF_SRAM_BASE_W07_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W07_SRAM_BASE_RESERVED_MASK    0xFFFFF800
#define CAMIF_CAM_W07_SRAM_BASE_RESERVED_SHIFT   11 
#define CAMIF_CAM_W07_SRAM_BASE_RESERVED_BIT     0x1FFFFF
#define CAMIF_CAM_W07_SRAM_BASE_RESERVED_BITWIDTH 21
// CAM_W07_SRAM_SIZE Register
#define CAMIF_CAM_W07_SRAM_SIZE_OFS              0x000004DC
// cf_sram_size_w07 bitfiled (RW) Reset=0
#define CAMIF_CAM_W07_SRAM_SIZE_CF_SRAM_SIZE_W07_MASK 0x7FF
#define CAMIF_CAM_W07_SRAM_SIZE_CF_SRAM_SIZE_W07_SHIFT 0 
#define CAMIF_CAM_W07_SRAM_SIZE_CF_SRAM_SIZE_W07_BIT 0x7FF
#define CAMIF_CAM_W07_SRAM_SIZE_CF_SRAM_SIZE_W07_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W07_SRAM_SIZE_RESERVED_MASK    0xFFFFF800
#define CAMIF_CAM_W07_SRAM_SIZE_RESERVED_SHIFT   11 
#define CAMIF_CAM_W07_SRAM_SIZE_RESERVED_BIT     0x1FFFFF
#define CAMIF_CAM_W07_SRAM_SIZE_RESERVED_BITWIDTH 21
// CAM_W07_INTL Register
#define CAMIF_CAM_W07_INTL_OFS                   0x000004E0
// cf_interval_w07 bitfiled (RW) Reset=0
#define CAMIF_CAM_W07_INTL_CF_INTERVAL_W07_MASK  0x3F
#define CAMIF_CAM_W07_INTL_CF_INTERVAL_W07_SHIFT 0 
#define CAMIF_CAM_W07_INTL_CF_INTERVAL_W07_BIT   0x3F
#define CAMIF_CAM_W07_INTL_CF_INTERVAL_W07_BITWIDTH 6
// cf_init_interval_w07 bitfiled (RW) Reset=0
#define CAMIF_CAM_W07_INTL_CF_INIT_INTERVAL_W07_MASK 0xFC0
#define CAMIF_CAM_W07_INTL_CF_INIT_INTERVAL_W07_SHIFT 6 
#define CAMIF_CAM_W07_INTL_CF_INIT_INTERVAL_W07_BIT 0x3F
#define CAMIF_CAM_W07_INTL_CF_INIT_INTERVAL_W07_BITWIDTH 6
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W07_INTL_RESERVED_MASK         0xF000
#define CAMIF_CAM_W07_INTL_RESERVED_SHIFT        12 
#define CAMIF_CAM_W07_INTL_RESERVED_BIT          0xF
#define CAMIF_CAM_W07_INTL_RESERVED_BITWIDTH     4
// cf_init_interval_period_w07 bitfiled (RW) Reset=0
#define CAMIF_CAM_W07_INTL_CF_INIT_INTERVAL_PERIOD_W07_MASK 0xFF0000
#define CAMIF_CAM_W07_INTL_CF_INIT_INTERVAL_PERIOD_W07_SHIFT 16 
#define CAMIF_CAM_W07_INTL_CF_INIT_INTERVAL_PERIOD_W07_BIT 0xFF
#define CAMIF_CAM_W07_INTL_CF_INIT_INTERVAL_PERIOD_W07_BITWIDTH 8
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W07_INTL_RESERVED2_MASK        0xFF000000
#define CAMIF_CAM_W07_INTL_RESERVED2_SHIFT       24 
#define CAMIF_CAM_W07_INTL_RESERVED2_BIT         0xFF
#define CAMIF_CAM_W07_INTL_RESERVED2_BITWIDTH    8
// CAM_W08_STADR Register
#define CAMIF_CAM_W08_STADR_OFS                  0x00000500
// cf_stadr_w08 bitfiled (RW) Reset=0
#define CAMIF_CAM_W08_STADR_CF_STADR_W08_MASK    0xFFFFFFFF
#define CAMIF_CAM_W08_STADR_CF_STADR_W08_SHIFT   0 
#define CAMIF_CAM_W08_STADR_CF_STADR_W08_BIT     0xFFFFFFFF
#define CAMIF_CAM_W08_STADR_CF_STADR_W08_BITWIDTH 32
// CAM_W08_ENDADR Register
#define CAMIF_CAM_W08_ENDADR_OFS                 0x00000504
// cf_endadr_w08 bitfiled (RW) Reset=0
#define CAMIF_CAM_W08_ENDADR_CF_ENDADR_W08_MASK  0xFFFFFFFF
#define CAMIF_CAM_W08_ENDADR_CF_ENDADR_W08_SHIFT 0 
#define CAMIF_CAM_W08_ENDADR_CF_ENDADR_W08_BIT   0xFFFFFFFF
#define CAMIF_CAM_W08_ENDADR_CF_ENDADR_W08_BITWIDTH 32
// CAM_W08_HEIGHT Register
#define CAMIF_CAM_W08_HEIGHT_OFS                 0x00000508
// cf_height_w08 bitfiled (RW) Reset=0
#define CAMIF_CAM_W08_HEIGHT_CF_HEIGHT_W08_MASK  0x3FFF
#define CAMIF_CAM_W08_HEIGHT_CF_HEIGHT_W08_SHIFT 0 
#define CAMIF_CAM_W08_HEIGHT_CF_HEIGHT_W08_BIT   0x3FFF
#define CAMIF_CAM_W08_HEIGHT_CF_HEIGHT_W08_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W08_HEIGHT_RESERVED_MASK       0xFFFFC000
#define CAMIF_CAM_W08_HEIGHT_RESERVED_SHIFT      14 
#define CAMIF_CAM_W08_HEIGHT_RESERVED_BIT        0x3FFFF
#define CAMIF_CAM_W08_HEIGHT_RESERVED_BITWIDTH   18
// CAM_W08_PITCH Register
#define CAMIF_CAM_W08_PITCH_OFS                  0x0000050C
// cf_pitch_w08 bitfiled (RW) Reset=0
#define CAMIF_CAM_W08_PITCH_CF_PITCH_W08_MASK    0x7FFFF
#define CAMIF_CAM_W08_PITCH_CF_PITCH_W08_SHIFT   0 
#define CAMIF_CAM_W08_PITCH_CF_PITCH_W08_BIT     0x7FFFF
#define CAMIF_CAM_W08_PITCH_CF_PITCH_W08_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W08_PITCH_RESERVED_MASK        0xFFF80000
#define CAMIF_CAM_W08_PITCH_RESERVED_SHIFT       19 
#define CAMIF_CAM_W08_PITCH_RESERVED_BIT         0x1FFF
#define CAMIF_CAM_W08_PITCH_RESERVED_BITWIDTH    13
// CAM_W08_CFG0 Register
#define CAMIF_CAM_W08_CFG0_OFS                   0x00000510
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W08_CFG0_RESERVED_MASK         0xFF
#define CAMIF_CAM_W08_CFG0_RESERVED_SHIFT        0 
#define CAMIF_CAM_W08_CFG0_RESERVED_BIT          0xFF
#define CAMIF_CAM_W08_CFG0_RESERVED_BITWIDTH     8
// cf_datawidth_w08 bitfiled (RW) Reset=10
#define CAMIF_CAM_W08_CFG0_CF_DATAWIDTH_W08_MASK 0x300
#define CAMIF_CAM_W08_CFG0_CF_DATAWIDTH_W08_SHIFT 8 
#define CAMIF_CAM_W08_CFG0_CF_DATAWIDTH_W08_BIT  0x3
#define CAMIF_CAM_W08_CFG0_CF_DATAWIDTH_W08_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W08_CFG0_RESERVED2_MASK        0xFC00
#define CAMIF_CAM_W08_CFG0_RESERVED2_SHIFT       10 
#define CAMIF_CAM_W08_CFG0_RESERVED2_BIT         0x3F
#define CAMIF_CAM_W08_CFG0_RESERVED2_BITWIDTH    6
// cf_sram_th_w08 bitfiled (RW) Reset=0
#define CAMIF_CAM_W08_CFG0_CF_SRAM_TH_W08_MASK   0x1F0000
#define CAMIF_CAM_W08_CFG0_CF_SRAM_TH_W08_SHIFT  16 
#define CAMIF_CAM_W08_CFG0_CF_SRAM_TH_W08_BIT    0x1F
#define CAMIF_CAM_W08_CFG0_CF_SRAM_TH_W08_BITWIDTH 5
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CAM_W08_CFG0_RESERVED3_MASK        0xE00000
#define CAMIF_CAM_W08_CFG0_RESERVED3_SHIFT       21 
#define CAMIF_CAM_W08_CFG0_RESERVED3_BIT         0x7
#define CAMIF_CAM_W08_CFG0_RESERVED3_BITWIDTH    3
// cf_buf_th_w08 bitfiled (RW) Reset=0
#define CAMIF_CAM_W08_CFG0_CF_BUF_TH_W08_MASK    0x3000000
#define CAMIF_CAM_W08_CFG0_CF_BUF_TH_W08_SHIFT   24 
#define CAMIF_CAM_W08_CFG0_CF_BUF_TH_W08_BIT     0x3
#define CAMIF_CAM_W08_CFG0_CF_BUF_TH_W08_BITWIDTH 2
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CAM_W08_CFG0_RESERVED4_MASK        0xFC000000
#define CAMIF_CAM_W08_CFG0_RESERVED4_SHIFT       26 
#define CAMIF_CAM_W08_CFG0_RESERVED4_BIT         0x3F
#define CAMIF_CAM_W08_CFG0_RESERVED4_BITWIDTH    6
// CAM_W08_CFG1 Register
#define CAMIF_CAM_W08_CFG1_OFS                   0x00000514
// cf_maskbyte_w08 bitfiled (RW) Reset=0
#define CAMIF_CAM_W08_CFG1_CF_MASKBYTE_W08_MASK  0x7
#define CAMIF_CAM_W08_CFG1_CF_MASKBYTE_W08_SHIFT 0 
#define CAMIF_CAM_W08_CFG1_CF_MASKBYTE_W08_BIT   0x7
#define CAMIF_CAM_W08_CFG1_CF_MASKBYTE_W08_BITWIDTH 3
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W08_CFG1_RESERVED_MASK         0xFFF8
#define CAMIF_CAM_W08_CFG1_RESERVED_SHIFT        3 
#define CAMIF_CAM_W08_CFG1_RESERVED_BIT          0x1FFF
#define CAMIF_CAM_W08_CFG1_RESERVED_BITWIDTH     13
// cf_endian_w08 bitfiled (RW) Reset=1
#define CAMIF_CAM_W08_CFG1_CF_ENDIAN_W08_MASK    0x10000
#define CAMIF_CAM_W08_CFG1_CF_ENDIAN_W08_SHIFT   16 
#define CAMIF_CAM_W08_CFG1_CF_ENDIAN_W08_BIT     0x1
#define CAMIF_CAM_W08_CFG1_CF_ENDIAN_W08_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W08_CFG1_RESERVED2_MASK        0xFFFE0000
#define CAMIF_CAM_W08_CFG1_RESERVED2_SHIFT       17 
#define CAMIF_CAM_W08_CFG1_RESERVED2_BIT         0x7FFF
#define CAMIF_CAM_W08_CFG1_RESERVED2_BITWIDTH    15
// CAM_W08_SRAM_BASE Register
#define CAMIF_CAM_W08_SRAM_BASE_OFS              0x00000518
// cf_sram_base_w08 bitfiled (RW) Reset=0
#define CAMIF_CAM_W08_SRAM_BASE_CF_SRAM_BASE_W08_MASK 0x7FF
#define CAMIF_CAM_W08_SRAM_BASE_CF_SRAM_BASE_W08_SHIFT 0 
#define CAMIF_CAM_W08_SRAM_BASE_CF_SRAM_BASE_W08_BIT 0x7FF
#define CAMIF_CAM_W08_SRAM_BASE_CF_SRAM_BASE_W08_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W08_SRAM_BASE_RESERVED_MASK    0xFFFFF800
#define CAMIF_CAM_W08_SRAM_BASE_RESERVED_SHIFT   11 
#define CAMIF_CAM_W08_SRAM_BASE_RESERVED_BIT     0x1FFFFF
#define CAMIF_CAM_W08_SRAM_BASE_RESERVED_BITWIDTH 21
// CAM_W08_SRAM_SIZE Register
#define CAMIF_CAM_W08_SRAM_SIZE_OFS              0x0000051C
// cf_sram_size_w08 bitfiled (RW) Reset=0
#define CAMIF_CAM_W08_SRAM_SIZE_CF_SRAM_SIZE_W08_MASK 0x7FF
#define CAMIF_CAM_W08_SRAM_SIZE_CF_SRAM_SIZE_W08_SHIFT 0 
#define CAMIF_CAM_W08_SRAM_SIZE_CF_SRAM_SIZE_W08_BIT 0x7FF
#define CAMIF_CAM_W08_SRAM_SIZE_CF_SRAM_SIZE_W08_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W08_SRAM_SIZE_RESERVED_MASK    0xFFFFF800
#define CAMIF_CAM_W08_SRAM_SIZE_RESERVED_SHIFT   11 
#define CAMIF_CAM_W08_SRAM_SIZE_RESERVED_BIT     0x1FFFFF
#define CAMIF_CAM_W08_SRAM_SIZE_RESERVED_BITWIDTH 21
// CAM_W08_INTL Register
#define CAMIF_CAM_W08_INTL_OFS                   0x00000520
// cf_interval_w08 bitfiled (RW) Reset=0
#define CAMIF_CAM_W08_INTL_CF_INTERVAL_W08_MASK  0x3F
#define CAMIF_CAM_W08_INTL_CF_INTERVAL_W08_SHIFT 0 
#define CAMIF_CAM_W08_INTL_CF_INTERVAL_W08_BIT   0x3F
#define CAMIF_CAM_W08_INTL_CF_INTERVAL_W08_BITWIDTH 6
// cf_init_interval_w08 bitfiled (RW) Reset=0
#define CAMIF_CAM_W08_INTL_CF_INIT_INTERVAL_W08_MASK 0xFC0
#define CAMIF_CAM_W08_INTL_CF_INIT_INTERVAL_W08_SHIFT 6 
#define CAMIF_CAM_W08_INTL_CF_INIT_INTERVAL_W08_BIT 0x3F
#define CAMIF_CAM_W08_INTL_CF_INIT_INTERVAL_W08_BITWIDTH 6
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W08_INTL_RESERVED_MASK         0xF000
#define CAMIF_CAM_W08_INTL_RESERVED_SHIFT        12 
#define CAMIF_CAM_W08_INTL_RESERVED_BIT          0xF
#define CAMIF_CAM_W08_INTL_RESERVED_BITWIDTH     4
// cf_init_interval_period_w08 bitfiled (RW) Reset=0
#define CAMIF_CAM_W08_INTL_CF_INIT_INTERVAL_PERIOD_W08_MASK 0xFF0000
#define CAMIF_CAM_W08_INTL_CF_INIT_INTERVAL_PERIOD_W08_SHIFT 16 
#define CAMIF_CAM_W08_INTL_CF_INIT_INTERVAL_PERIOD_W08_BIT 0xFF
#define CAMIF_CAM_W08_INTL_CF_INIT_INTERVAL_PERIOD_W08_BITWIDTH 8
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W08_INTL_RESERVED2_MASK        0xFF000000
#define CAMIF_CAM_W08_INTL_RESERVED2_SHIFT       24 
#define CAMIF_CAM_W08_INTL_RESERVED2_BIT         0xFF
#define CAMIF_CAM_W08_INTL_RESERVED2_BITWIDTH    8
// CAM_W09_STADR Register
#define CAMIF_CAM_W09_STADR_OFS                  0x00000540
// cf_stadr_w09 bitfiled (RW) Reset=0
#define CAMIF_CAM_W09_STADR_CF_STADR_W09_MASK    0xFFFFFFFF
#define CAMIF_CAM_W09_STADR_CF_STADR_W09_SHIFT   0 
#define CAMIF_CAM_W09_STADR_CF_STADR_W09_BIT     0xFFFFFFFF
#define CAMIF_CAM_W09_STADR_CF_STADR_W09_BITWIDTH 32
// CAM_W09_ENDADR Register
#define CAMIF_CAM_W09_ENDADR_OFS                 0x00000544
// cf_endadr_w09 bitfiled (RW) Reset=0
#define CAMIF_CAM_W09_ENDADR_CF_ENDADR_W09_MASK  0xFFFFFFFF
#define CAMIF_CAM_W09_ENDADR_CF_ENDADR_W09_SHIFT 0 
#define CAMIF_CAM_W09_ENDADR_CF_ENDADR_W09_BIT   0xFFFFFFFF
#define CAMIF_CAM_W09_ENDADR_CF_ENDADR_W09_BITWIDTH 32
// CAM_W09_HEIGHT Register
#define CAMIF_CAM_W09_HEIGHT_OFS                 0x00000548
// cf_height_w09 bitfiled (RW) Reset=0
#define CAMIF_CAM_W09_HEIGHT_CF_HEIGHT_W09_MASK  0x3FFF
#define CAMIF_CAM_W09_HEIGHT_CF_HEIGHT_W09_SHIFT 0 
#define CAMIF_CAM_W09_HEIGHT_CF_HEIGHT_W09_BIT   0x3FFF
#define CAMIF_CAM_W09_HEIGHT_CF_HEIGHT_W09_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W09_HEIGHT_RESERVED_MASK       0xFFFFC000
#define CAMIF_CAM_W09_HEIGHT_RESERVED_SHIFT      14 
#define CAMIF_CAM_W09_HEIGHT_RESERVED_BIT        0x3FFFF
#define CAMIF_CAM_W09_HEIGHT_RESERVED_BITWIDTH   18
// CAM_W09_PITCH Register
#define CAMIF_CAM_W09_PITCH_OFS                  0x0000054C
// cf_pitch_w09 bitfiled (RW) Reset=0
#define CAMIF_CAM_W09_PITCH_CF_PITCH_W09_MASK    0x7FFFF
#define CAMIF_CAM_W09_PITCH_CF_PITCH_W09_SHIFT   0 
#define CAMIF_CAM_W09_PITCH_CF_PITCH_W09_BIT     0x7FFFF
#define CAMIF_CAM_W09_PITCH_CF_PITCH_W09_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W09_PITCH_RESERVED_MASK        0xFFF80000
#define CAMIF_CAM_W09_PITCH_RESERVED_SHIFT       19 
#define CAMIF_CAM_W09_PITCH_RESERVED_BIT         0x1FFF
#define CAMIF_CAM_W09_PITCH_RESERVED_BITWIDTH    13
// CAM_W09_CFG0 Register
#define CAMIF_CAM_W09_CFG0_OFS                   0x00000550
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W09_CFG0_RESERVED_MASK         0xFF
#define CAMIF_CAM_W09_CFG0_RESERVED_SHIFT        0 
#define CAMIF_CAM_W09_CFG0_RESERVED_BIT          0xFF
#define CAMIF_CAM_W09_CFG0_RESERVED_BITWIDTH     8
// cf_datawidth_w09 bitfiled (RW) Reset=10
#define CAMIF_CAM_W09_CFG0_CF_DATAWIDTH_W09_MASK 0x300
#define CAMIF_CAM_W09_CFG0_CF_DATAWIDTH_W09_SHIFT 8 
#define CAMIF_CAM_W09_CFG0_CF_DATAWIDTH_W09_BIT  0x3
#define CAMIF_CAM_W09_CFG0_CF_DATAWIDTH_W09_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W09_CFG0_RESERVED2_MASK        0xFC00
#define CAMIF_CAM_W09_CFG0_RESERVED2_SHIFT       10 
#define CAMIF_CAM_W09_CFG0_RESERVED2_BIT         0x3F
#define CAMIF_CAM_W09_CFG0_RESERVED2_BITWIDTH    6
// cf_sram_th_w09 bitfiled (RW) Reset=0
#define CAMIF_CAM_W09_CFG0_CF_SRAM_TH_W09_MASK   0x1F0000
#define CAMIF_CAM_W09_CFG0_CF_SRAM_TH_W09_SHIFT  16 
#define CAMIF_CAM_W09_CFG0_CF_SRAM_TH_W09_BIT    0x1F
#define CAMIF_CAM_W09_CFG0_CF_SRAM_TH_W09_BITWIDTH 5
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CAM_W09_CFG0_RESERVED3_MASK        0xE00000
#define CAMIF_CAM_W09_CFG0_RESERVED3_SHIFT       21 
#define CAMIF_CAM_W09_CFG0_RESERVED3_BIT         0x7
#define CAMIF_CAM_W09_CFG0_RESERVED3_BITWIDTH    3
// cf_buf_th_w09 bitfiled (RW) Reset=0
#define CAMIF_CAM_W09_CFG0_CF_BUF_TH_W09_MASK    0x3000000
#define CAMIF_CAM_W09_CFG0_CF_BUF_TH_W09_SHIFT   24 
#define CAMIF_CAM_W09_CFG0_CF_BUF_TH_W09_BIT     0x3
#define CAMIF_CAM_W09_CFG0_CF_BUF_TH_W09_BITWIDTH 2
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CAM_W09_CFG0_RESERVED4_MASK        0xFC000000
#define CAMIF_CAM_W09_CFG0_RESERVED4_SHIFT       26 
#define CAMIF_CAM_W09_CFG0_RESERVED4_BIT         0x3F
#define CAMIF_CAM_W09_CFG0_RESERVED4_BITWIDTH    6
// CAM_W09_CFG1 Register
#define CAMIF_CAM_W09_CFG1_OFS                   0x00000554
// cf_maskbyte_w09 bitfiled (RW) Reset=0
#define CAMIF_CAM_W09_CFG1_CF_MASKBYTE_W09_MASK  0x7
#define CAMIF_CAM_W09_CFG1_CF_MASKBYTE_W09_SHIFT 0 
#define CAMIF_CAM_W09_CFG1_CF_MASKBYTE_W09_BIT   0x7
#define CAMIF_CAM_W09_CFG1_CF_MASKBYTE_W09_BITWIDTH 3
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W09_CFG1_RESERVED_MASK         0xFFF8
#define CAMIF_CAM_W09_CFG1_RESERVED_SHIFT        3 
#define CAMIF_CAM_W09_CFG1_RESERVED_BIT          0x1FFF
#define CAMIF_CAM_W09_CFG1_RESERVED_BITWIDTH     13
// cf_endian_w09 bitfiled (RW) Reset=1
#define CAMIF_CAM_W09_CFG1_CF_ENDIAN_W09_MASK    0x10000
#define CAMIF_CAM_W09_CFG1_CF_ENDIAN_W09_SHIFT   16 
#define CAMIF_CAM_W09_CFG1_CF_ENDIAN_W09_BIT     0x1
#define CAMIF_CAM_W09_CFG1_CF_ENDIAN_W09_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W09_CFG1_RESERVED2_MASK        0xFFFE0000
#define CAMIF_CAM_W09_CFG1_RESERVED2_SHIFT       17 
#define CAMIF_CAM_W09_CFG1_RESERVED2_BIT         0x7FFF
#define CAMIF_CAM_W09_CFG1_RESERVED2_BITWIDTH    15
// CAM_W09_SRAM_BASE Register
#define CAMIF_CAM_W09_SRAM_BASE_OFS              0x00000558
// cf_sram_base_w09 bitfiled (RW) Reset=0
#define CAMIF_CAM_W09_SRAM_BASE_CF_SRAM_BASE_W09_MASK 0x7FF
#define CAMIF_CAM_W09_SRAM_BASE_CF_SRAM_BASE_W09_SHIFT 0 
#define CAMIF_CAM_W09_SRAM_BASE_CF_SRAM_BASE_W09_BIT 0x7FF
#define CAMIF_CAM_W09_SRAM_BASE_CF_SRAM_BASE_W09_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W09_SRAM_BASE_RESERVED_MASK    0xFFFFF800
#define CAMIF_CAM_W09_SRAM_BASE_RESERVED_SHIFT   11 
#define CAMIF_CAM_W09_SRAM_BASE_RESERVED_BIT     0x1FFFFF
#define CAMIF_CAM_W09_SRAM_BASE_RESERVED_BITWIDTH 21
// CAM_W09_SRAM_SIZE Register
#define CAMIF_CAM_W09_SRAM_SIZE_OFS              0x0000055C
// cf_sram_size_w09 bitfiled (RW) Reset=0
#define CAMIF_CAM_W09_SRAM_SIZE_CF_SRAM_SIZE_W09_MASK 0x7FF
#define CAMIF_CAM_W09_SRAM_SIZE_CF_SRAM_SIZE_W09_SHIFT 0 
#define CAMIF_CAM_W09_SRAM_SIZE_CF_SRAM_SIZE_W09_BIT 0x7FF
#define CAMIF_CAM_W09_SRAM_SIZE_CF_SRAM_SIZE_W09_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W09_SRAM_SIZE_RESERVED_MASK    0xFFFFF800
#define CAMIF_CAM_W09_SRAM_SIZE_RESERVED_SHIFT   11 
#define CAMIF_CAM_W09_SRAM_SIZE_RESERVED_BIT     0x1FFFFF
#define CAMIF_CAM_W09_SRAM_SIZE_RESERVED_BITWIDTH 21
// CAM_W09_INTL Register
#define CAMIF_CAM_W09_INTL_OFS                   0x00000560
// cf_interval_w09 bitfiled (RW) Reset=0
#define CAMIF_CAM_W09_INTL_CF_INTERVAL_W09_MASK  0x3F
#define CAMIF_CAM_W09_INTL_CF_INTERVAL_W09_SHIFT 0 
#define CAMIF_CAM_W09_INTL_CF_INTERVAL_W09_BIT   0x3F
#define CAMIF_CAM_W09_INTL_CF_INTERVAL_W09_BITWIDTH 6
// cf_init_interval_w09 bitfiled (RW) Reset=0
#define CAMIF_CAM_W09_INTL_CF_INIT_INTERVAL_W09_MASK 0xFC0
#define CAMIF_CAM_W09_INTL_CF_INIT_INTERVAL_W09_SHIFT 6 
#define CAMIF_CAM_W09_INTL_CF_INIT_INTERVAL_W09_BIT 0x3F
#define CAMIF_CAM_W09_INTL_CF_INIT_INTERVAL_W09_BITWIDTH 6
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W09_INTL_RESERVED_MASK         0xF000
#define CAMIF_CAM_W09_INTL_RESERVED_SHIFT        12 
#define CAMIF_CAM_W09_INTL_RESERVED_BIT          0xF
#define CAMIF_CAM_W09_INTL_RESERVED_BITWIDTH     4
// cf_init_interval_period_w09 bitfiled (RW) Reset=0
#define CAMIF_CAM_W09_INTL_CF_INIT_INTERVAL_PERIOD_W09_MASK 0xFF0000
#define CAMIF_CAM_W09_INTL_CF_INIT_INTERVAL_PERIOD_W09_SHIFT 16 
#define CAMIF_CAM_W09_INTL_CF_INIT_INTERVAL_PERIOD_W09_BIT 0xFF
#define CAMIF_CAM_W09_INTL_CF_INIT_INTERVAL_PERIOD_W09_BITWIDTH 8
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W09_INTL_RESERVED2_MASK        0xFF000000
#define CAMIF_CAM_W09_INTL_RESERVED2_SHIFT       24 
#define CAMIF_CAM_W09_INTL_RESERVED2_BIT         0xFF
#define CAMIF_CAM_W09_INTL_RESERVED2_BITWIDTH    8
// CAM_W10_STADR Register
#define CAMIF_CAM_W10_STADR_OFS                  0x00000580
// cf_stadr_w10 bitfiled (RW) Reset=0
#define CAMIF_CAM_W10_STADR_CF_STADR_W10_MASK    0xFFFFFFFF
#define CAMIF_CAM_W10_STADR_CF_STADR_W10_SHIFT   0 
#define CAMIF_CAM_W10_STADR_CF_STADR_W10_BIT     0xFFFFFFFF
#define CAMIF_CAM_W10_STADR_CF_STADR_W10_BITWIDTH 32
// CAM_W10_ENDADR Register
#define CAMIF_CAM_W10_ENDADR_OFS                 0x00000584
// cf_endadr_w10 bitfiled (RW) Reset=0
#define CAMIF_CAM_W10_ENDADR_CF_ENDADR_W10_MASK  0xFFFFFFFF
#define CAMIF_CAM_W10_ENDADR_CF_ENDADR_W10_SHIFT 0 
#define CAMIF_CAM_W10_ENDADR_CF_ENDADR_W10_BIT   0xFFFFFFFF
#define CAMIF_CAM_W10_ENDADR_CF_ENDADR_W10_BITWIDTH 32
// CAM_W10_HEIGHT Register
#define CAMIF_CAM_W10_HEIGHT_OFS                 0x00000588
// cf_height_w10 bitfiled (RW) Reset=0
#define CAMIF_CAM_W10_HEIGHT_CF_HEIGHT_W10_MASK  0x3FFF
#define CAMIF_CAM_W10_HEIGHT_CF_HEIGHT_W10_SHIFT 0 
#define CAMIF_CAM_W10_HEIGHT_CF_HEIGHT_W10_BIT   0x3FFF
#define CAMIF_CAM_W10_HEIGHT_CF_HEIGHT_W10_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W10_HEIGHT_RESERVED_MASK       0xFFFFC000
#define CAMIF_CAM_W10_HEIGHT_RESERVED_SHIFT      14 
#define CAMIF_CAM_W10_HEIGHT_RESERVED_BIT        0x3FFFF
#define CAMIF_CAM_W10_HEIGHT_RESERVED_BITWIDTH   18
// CAM_W10_PITCH Register
#define CAMIF_CAM_W10_PITCH_OFS                  0x0000058C
// cf_pitch_w10 bitfiled (RW) Reset=0
#define CAMIF_CAM_W10_PITCH_CF_PITCH_W10_MASK    0x7FFFF
#define CAMIF_CAM_W10_PITCH_CF_PITCH_W10_SHIFT   0 
#define CAMIF_CAM_W10_PITCH_CF_PITCH_W10_BIT     0x7FFFF
#define CAMIF_CAM_W10_PITCH_CF_PITCH_W10_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W10_PITCH_RESERVED_MASK        0xFFF80000
#define CAMIF_CAM_W10_PITCH_RESERVED_SHIFT       19 
#define CAMIF_CAM_W10_PITCH_RESERVED_BIT         0x1FFF
#define CAMIF_CAM_W10_PITCH_RESERVED_BITWIDTH    13
// CAM_W10_CFG0 Register
#define CAMIF_CAM_W10_CFG0_OFS                   0x00000590
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W10_CFG0_RESERVED_MASK         0xFF
#define CAMIF_CAM_W10_CFG0_RESERVED_SHIFT        0 
#define CAMIF_CAM_W10_CFG0_RESERVED_BIT          0xFF
#define CAMIF_CAM_W10_CFG0_RESERVED_BITWIDTH     8
// cf_datawidth_w10 bitfiled (RW) Reset=10
#define CAMIF_CAM_W10_CFG0_CF_DATAWIDTH_W10_MASK 0x300
#define CAMIF_CAM_W10_CFG0_CF_DATAWIDTH_W10_SHIFT 8 
#define CAMIF_CAM_W10_CFG0_CF_DATAWIDTH_W10_BIT  0x3
#define CAMIF_CAM_W10_CFG0_CF_DATAWIDTH_W10_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W10_CFG0_RESERVED2_MASK        0xFC00
#define CAMIF_CAM_W10_CFG0_RESERVED2_SHIFT       10 
#define CAMIF_CAM_W10_CFG0_RESERVED2_BIT         0x3F
#define CAMIF_CAM_W10_CFG0_RESERVED2_BITWIDTH    6
// cf_sram_th_w10 bitfiled (RW) Reset=0
#define CAMIF_CAM_W10_CFG0_CF_SRAM_TH_W10_MASK   0x1F0000
#define CAMIF_CAM_W10_CFG0_CF_SRAM_TH_W10_SHIFT  16 
#define CAMIF_CAM_W10_CFG0_CF_SRAM_TH_W10_BIT    0x1F
#define CAMIF_CAM_W10_CFG0_CF_SRAM_TH_W10_BITWIDTH 5
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CAM_W10_CFG0_RESERVED3_MASK        0xE00000
#define CAMIF_CAM_W10_CFG0_RESERVED3_SHIFT       21 
#define CAMIF_CAM_W10_CFG0_RESERVED3_BIT         0x7
#define CAMIF_CAM_W10_CFG0_RESERVED3_BITWIDTH    3
// cf_buf_th_w10 bitfiled (RW) Reset=0
#define CAMIF_CAM_W10_CFG0_CF_BUF_TH_W10_MASK    0x3000000
#define CAMIF_CAM_W10_CFG0_CF_BUF_TH_W10_SHIFT   24 
#define CAMIF_CAM_W10_CFG0_CF_BUF_TH_W10_BIT     0x3
#define CAMIF_CAM_W10_CFG0_CF_BUF_TH_W10_BITWIDTH 2
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CAM_W10_CFG0_RESERVED4_MASK        0xFC000000
#define CAMIF_CAM_W10_CFG0_RESERVED4_SHIFT       26 
#define CAMIF_CAM_W10_CFG0_RESERVED4_BIT         0x3F
#define CAMIF_CAM_W10_CFG0_RESERVED4_BITWIDTH    6
// CAM_W10_CFG1 Register
#define CAMIF_CAM_W10_CFG1_OFS                   0x00000594
// cf_maskbyte_w10 bitfiled (RW) Reset=0
#define CAMIF_CAM_W10_CFG1_CF_MASKBYTE_W10_MASK  0x7
#define CAMIF_CAM_W10_CFG1_CF_MASKBYTE_W10_SHIFT 0 
#define CAMIF_CAM_W10_CFG1_CF_MASKBYTE_W10_BIT   0x7
#define CAMIF_CAM_W10_CFG1_CF_MASKBYTE_W10_BITWIDTH 3
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W10_CFG1_RESERVED_MASK         0xFFF8
#define CAMIF_CAM_W10_CFG1_RESERVED_SHIFT        3 
#define CAMIF_CAM_W10_CFG1_RESERVED_BIT          0x1FFF
#define CAMIF_CAM_W10_CFG1_RESERVED_BITWIDTH     13
// cf_endian_w10 bitfiled (RW) Reset=1
#define CAMIF_CAM_W10_CFG1_CF_ENDIAN_W10_MASK    0x10000
#define CAMIF_CAM_W10_CFG1_CF_ENDIAN_W10_SHIFT   16 
#define CAMIF_CAM_W10_CFG1_CF_ENDIAN_W10_BIT     0x1
#define CAMIF_CAM_W10_CFG1_CF_ENDIAN_W10_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W10_CFG1_RESERVED2_MASK        0xFFFE0000
#define CAMIF_CAM_W10_CFG1_RESERVED2_SHIFT       17 
#define CAMIF_CAM_W10_CFG1_RESERVED2_BIT         0x7FFF
#define CAMIF_CAM_W10_CFG1_RESERVED2_BITWIDTH    15
// CAM_W10_SRAM_BASE Register
#define CAMIF_CAM_W10_SRAM_BASE_OFS              0x00000598
// cf_sram_base_w10 bitfiled (RW) Reset=0
#define CAMIF_CAM_W10_SRAM_BASE_CF_SRAM_BASE_W10_MASK 0x7FF
#define CAMIF_CAM_W10_SRAM_BASE_CF_SRAM_BASE_W10_SHIFT 0 
#define CAMIF_CAM_W10_SRAM_BASE_CF_SRAM_BASE_W10_BIT 0x7FF
#define CAMIF_CAM_W10_SRAM_BASE_CF_SRAM_BASE_W10_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W10_SRAM_BASE_RESERVED_MASK    0xFFFFF800
#define CAMIF_CAM_W10_SRAM_BASE_RESERVED_SHIFT   11 
#define CAMIF_CAM_W10_SRAM_BASE_RESERVED_BIT     0x1FFFFF
#define CAMIF_CAM_W10_SRAM_BASE_RESERVED_BITWIDTH 21
// CAM_W10_SRAM_SIZE Register
#define CAMIF_CAM_W10_SRAM_SIZE_OFS              0x0000059C
// cf_sram_size_w10 bitfiled (RW) Reset=0
#define CAMIF_CAM_W10_SRAM_SIZE_CF_SRAM_SIZE_W10_MASK 0x7FF
#define CAMIF_CAM_W10_SRAM_SIZE_CF_SRAM_SIZE_W10_SHIFT 0 
#define CAMIF_CAM_W10_SRAM_SIZE_CF_SRAM_SIZE_W10_BIT 0x7FF
#define CAMIF_CAM_W10_SRAM_SIZE_CF_SRAM_SIZE_W10_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W10_SRAM_SIZE_RESERVED_MASK    0xFFFFF800
#define CAMIF_CAM_W10_SRAM_SIZE_RESERVED_SHIFT   11 
#define CAMIF_CAM_W10_SRAM_SIZE_RESERVED_BIT     0x1FFFFF
#define CAMIF_CAM_W10_SRAM_SIZE_RESERVED_BITWIDTH 21
// CAM_W10_INTL Register
#define CAMIF_CAM_W10_INTL_OFS                   0x000005A0
// cf_interval_w10 bitfiled (RW) Reset=0
#define CAMIF_CAM_W10_INTL_CF_INTERVAL_W10_MASK  0x3F
#define CAMIF_CAM_W10_INTL_CF_INTERVAL_W10_SHIFT 0 
#define CAMIF_CAM_W10_INTL_CF_INTERVAL_W10_BIT   0x3F
#define CAMIF_CAM_W10_INTL_CF_INTERVAL_W10_BITWIDTH 6
// cf_init_interval_w10 bitfiled (RW) Reset=0
#define CAMIF_CAM_W10_INTL_CF_INIT_INTERVAL_W10_MASK 0xFC0
#define CAMIF_CAM_W10_INTL_CF_INIT_INTERVAL_W10_SHIFT 6 
#define CAMIF_CAM_W10_INTL_CF_INIT_INTERVAL_W10_BIT 0x3F
#define CAMIF_CAM_W10_INTL_CF_INIT_INTERVAL_W10_BITWIDTH 6
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W10_INTL_RESERVED_MASK         0xF000
#define CAMIF_CAM_W10_INTL_RESERVED_SHIFT        12 
#define CAMIF_CAM_W10_INTL_RESERVED_BIT          0xF
#define CAMIF_CAM_W10_INTL_RESERVED_BITWIDTH     4
// cf_init_interval_period_w10 bitfiled (RW) Reset=0
#define CAMIF_CAM_W10_INTL_CF_INIT_INTERVAL_PERIOD_W10_MASK 0xFF0000
#define CAMIF_CAM_W10_INTL_CF_INIT_INTERVAL_PERIOD_W10_SHIFT 16 
#define CAMIF_CAM_W10_INTL_CF_INIT_INTERVAL_PERIOD_W10_BIT 0xFF
#define CAMIF_CAM_W10_INTL_CF_INIT_INTERVAL_PERIOD_W10_BITWIDTH 8
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W10_INTL_RESERVED2_MASK        0xFF000000
#define CAMIF_CAM_W10_INTL_RESERVED2_SHIFT       24 
#define CAMIF_CAM_W10_INTL_RESERVED2_BIT         0xFF
#define CAMIF_CAM_W10_INTL_RESERVED2_BITWIDTH    8
// CAM_W11_STADR Register
#define CAMIF_CAM_W11_STADR_OFS                  0x000005C0
// cf_stadr_w11 bitfiled (RW) Reset=0
#define CAMIF_CAM_W11_STADR_CF_STADR_W11_MASK    0xFFFFFFFF
#define CAMIF_CAM_W11_STADR_CF_STADR_W11_SHIFT   0 
#define CAMIF_CAM_W11_STADR_CF_STADR_W11_BIT     0xFFFFFFFF
#define CAMIF_CAM_W11_STADR_CF_STADR_W11_BITWIDTH 32
// CAM_W11_ENDADR Register
#define CAMIF_CAM_W11_ENDADR_OFS                 0x000005C4
// cf_endadr_w11 bitfiled (RW) Reset=0
#define CAMIF_CAM_W11_ENDADR_CF_ENDADR_W11_MASK  0xFFFFFFFF
#define CAMIF_CAM_W11_ENDADR_CF_ENDADR_W11_SHIFT 0 
#define CAMIF_CAM_W11_ENDADR_CF_ENDADR_W11_BIT   0xFFFFFFFF
#define CAMIF_CAM_W11_ENDADR_CF_ENDADR_W11_BITWIDTH 32
// CAM_W11_HEIGHT Register
#define CAMIF_CAM_W11_HEIGHT_OFS                 0x000005C8
// cf_height_w11 bitfiled (RW) Reset=0
#define CAMIF_CAM_W11_HEIGHT_CF_HEIGHT_W11_MASK  0x3FFF
#define CAMIF_CAM_W11_HEIGHT_CF_HEIGHT_W11_SHIFT 0 
#define CAMIF_CAM_W11_HEIGHT_CF_HEIGHT_W11_BIT   0x3FFF
#define CAMIF_CAM_W11_HEIGHT_CF_HEIGHT_W11_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W11_HEIGHT_RESERVED_MASK       0xFFFFC000
#define CAMIF_CAM_W11_HEIGHT_RESERVED_SHIFT      14 
#define CAMIF_CAM_W11_HEIGHT_RESERVED_BIT        0x3FFFF
#define CAMIF_CAM_W11_HEIGHT_RESERVED_BITWIDTH   18
// CAM_W11_PITCH Register
#define CAMIF_CAM_W11_PITCH_OFS                  0x000005CC
// cf_pitch_w11 bitfiled (RW) Reset=0
#define CAMIF_CAM_W11_PITCH_CF_PITCH_W11_MASK    0x7FFFF
#define CAMIF_CAM_W11_PITCH_CF_PITCH_W11_SHIFT   0 
#define CAMIF_CAM_W11_PITCH_CF_PITCH_W11_BIT     0x7FFFF
#define CAMIF_CAM_W11_PITCH_CF_PITCH_W11_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W11_PITCH_RESERVED_MASK        0xFFF80000
#define CAMIF_CAM_W11_PITCH_RESERVED_SHIFT       19 
#define CAMIF_CAM_W11_PITCH_RESERVED_BIT         0x1FFF
#define CAMIF_CAM_W11_PITCH_RESERVED_BITWIDTH    13
// CAM_W11_CFG0 Register
#define CAMIF_CAM_W11_CFG0_OFS                   0x000005D0
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W11_CFG0_RESERVED_MASK         0xFF
#define CAMIF_CAM_W11_CFG0_RESERVED_SHIFT        0 
#define CAMIF_CAM_W11_CFG0_RESERVED_BIT          0xFF
#define CAMIF_CAM_W11_CFG0_RESERVED_BITWIDTH     8
// cf_datawidth_w11 bitfiled (RW) Reset=10
#define CAMIF_CAM_W11_CFG0_CF_DATAWIDTH_W11_MASK 0x300
#define CAMIF_CAM_W11_CFG0_CF_DATAWIDTH_W11_SHIFT 8 
#define CAMIF_CAM_W11_CFG0_CF_DATAWIDTH_W11_BIT  0x3
#define CAMIF_CAM_W11_CFG0_CF_DATAWIDTH_W11_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W11_CFG0_RESERVED2_MASK        0xFC00
#define CAMIF_CAM_W11_CFG0_RESERVED2_SHIFT       10 
#define CAMIF_CAM_W11_CFG0_RESERVED2_BIT         0x3F
#define CAMIF_CAM_W11_CFG0_RESERVED2_BITWIDTH    6
// cf_sram_th_w11 bitfiled (RW) Reset=0
#define CAMIF_CAM_W11_CFG0_CF_SRAM_TH_W11_MASK   0x1F0000
#define CAMIF_CAM_W11_CFG0_CF_SRAM_TH_W11_SHIFT  16 
#define CAMIF_CAM_W11_CFG0_CF_SRAM_TH_W11_BIT    0x1F
#define CAMIF_CAM_W11_CFG0_CF_SRAM_TH_W11_BITWIDTH 5
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CAM_W11_CFG0_RESERVED3_MASK        0xE00000
#define CAMIF_CAM_W11_CFG0_RESERVED3_SHIFT       21 
#define CAMIF_CAM_W11_CFG0_RESERVED3_BIT         0x7
#define CAMIF_CAM_W11_CFG0_RESERVED3_BITWIDTH    3
// cf_buf_th_w11 bitfiled (RW) Reset=0
#define CAMIF_CAM_W11_CFG0_CF_BUF_TH_W11_MASK    0x3000000
#define CAMIF_CAM_W11_CFG0_CF_BUF_TH_W11_SHIFT   24 
#define CAMIF_CAM_W11_CFG0_CF_BUF_TH_W11_BIT     0x3
#define CAMIF_CAM_W11_CFG0_CF_BUF_TH_W11_BITWIDTH 2
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CAM_W11_CFG0_RESERVED4_MASK        0xFC000000
#define CAMIF_CAM_W11_CFG0_RESERVED4_SHIFT       26 
#define CAMIF_CAM_W11_CFG0_RESERVED4_BIT         0x3F
#define CAMIF_CAM_W11_CFG0_RESERVED4_BITWIDTH    6
// CAM_W11_CFG1 Register
#define CAMIF_CAM_W11_CFG1_OFS                   0x000005D4
// cf_maskbyte_w11 bitfiled (RW) Reset=0
#define CAMIF_CAM_W11_CFG1_CF_MASKBYTE_W11_MASK  0x7
#define CAMIF_CAM_W11_CFG1_CF_MASKBYTE_W11_SHIFT 0 
#define CAMIF_CAM_W11_CFG1_CF_MASKBYTE_W11_BIT   0x7
#define CAMIF_CAM_W11_CFG1_CF_MASKBYTE_W11_BITWIDTH 3
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W11_CFG1_RESERVED_MASK         0xFFF8
#define CAMIF_CAM_W11_CFG1_RESERVED_SHIFT        3 
#define CAMIF_CAM_W11_CFG1_RESERVED_BIT          0x1FFF
#define CAMIF_CAM_W11_CFG1_RESERVED_BITWIDTH     13
// cf_endian_w11 bitfiled (RW) Reset=1
#define CAMIF_CAM_W11_CFG1_CF_ENDIAN_W11_MASK    0x10000
#define CAMIF_CAM_W11_CFG1_CF_ENDIAN_W11_SHIFT   16 
#define CAMIF_CAM_W11_CFG1_CF_ENDIAN_W11_BIT     0x1
#define CAMIF_CAM_W11_CFG1_CF_ENDIAN_W11_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W11_CFG1_RESERVED2_MASK        0xFFFE0000
#define CAMIF_CAM_W11_CFG1_RESERVED2_SHIFT       17 
#define CAMIF_CAM_W11_CFG1_RESERVED2_BIT         0x7FFF
#define CAMIF_CAM_W11_CFG1_RESERVED2_BITWIDTH    15
// CAM_W11_SRAM_BASE Register
#define CAMIF_CAM_W11_SRAM_BASE_OFS              0x000005D8
// cf_sram_base_w11 bitfiled (RW) Reset=0
#define CAMIF_CAM_W11_SRAM_BASE_CF_SRAM_BASE_W11_MASK 0x7FF
#define CAMIF_CAM_W11_SRAM_BASE_CF_SRAM_BASE_W11_SHIFT 0 
#define CAMIF_CAM_W11_SRAM_BASE_CF_SRAM_BASE_W11_BIT 0x7FF
#define CAMIF_CAM_W11_SRAM_BASE_CF_SRAM_BASE_W11_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W11_SRAM_BASE_RESERVED_MASK    0xFFFFF800
#define CAMIF_CAM_W11_SRAM_BASE_RESERVED_SHIFT   11 
#define CAMIF_CAM_W11_SRAM_BASE_RESERVED_BIT     0x1FFFFF
#define CAMIF_CAM_W11_SRAM_BASE_RESERVED_BITWIDTH 21
// CAM_W11_SRAM_SIZE Register
#define CAMIF_CAM_W11_SRAM_SIZE_OFS              0x000005DC
// cf_sram_size_w11 bitfiled (RW) Reset=0
#define CAMIF_CAM_W11_SRAM_SIZE_CF_SRAM_SIZE_W11_MASK 0x7FF
#define CAMIF_CAM_W11_SRAM_SIZE_CF_SRAM_SIZE_W11_SHIFT 0 
#define CAMIF_CAM_W11_SRAM_SIZE_CF_SRAM_SIZE_W11_BIT 0x7FF
#define CAMIF_CAM_W11_SRAM_SIZE_CF_SRAM_SIZE_W11_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W11_SRAM_SIZE_RESERVED_MASK    0xFFFFF800
#define CAMIF_CAM_W11_SRAM_SIZE_RESERVED_SHIFT   11 
#define CAMIF_CAM_W11_SRAM_SIZE_RESERVED_BIT     0x1FFFFF
#define CAMIF_CAM_W11_SRAM_SIZE_RESERVED_BITWIDTH 21
// CAM_W11_INTL Register
#define CAMIF_CAM_W11_INTL_OFS                   0x000005E0
// cf_interval_w11 bitfiled (RW) Reset=0
#define CAMIF_CAM_W11_INTL_CF_INTERVAL_W11_MASK  0x3F
#define CAMIF_CAM_W11_INTL_CF_INTERVAL_W11_SHIFT 0 
#define CAMIF_CAM_W11_INTL_CF_INTERVAL_W11_BIT   0x3F
#define CAMIF_CAM_W11_INTL_CF_INTERVAL_W11_BITWIDTH 6
// cf_init_interval_w11 bitfiled (RW) Reset=0
#define CAMIF_CAM_W11_INTL_CF_INIT_INTERVAL_W11_MASK 0xFC0
#define CAMIF_CAM_W11_INTL_CF_INIT_INTERVAL_W11_SHIFT 6 
#define CAMIF_CAM_W11_INTL_CF_INIT_INTERVAL_W11_BIT 0x3F
#define CAMIF_CAM_W11_INTL_CF_INIT_INTERVAL_W11_BITWIDTH 6
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W11_INTL_RESERVED_MASK         0xF000
#define CAMIF_CAM_W11_INTL_RESERVED_SHIFT        12 
#define CAMIF_CAM_W11_INTL_RESERVED_BIT          0xF
#define CAMIF_CAM_W11_INTL_RESERVED_BITWIDTH     4
// cf_init_interval_period_w11 bitfiled (RW) Reset=0
#define CAMIF_CAM_W11_INTL_CF_INIT_INTERVAL_PERIOD_W11_MASK 0xFF0000
#define CAMIF_CAM_W11_INTL_CF_INIT_INTERVAL_PERIOD_W11_SHIFT 16 
#define CAMIF_CAM_W11_INTL_CF_INIT_INTERVAL_PERIOD_W11_BIT 0xFF
#define CAMIF_CAM_W11_INTL_CF_INIT_INTERVAL_PERIOD_W11_BITWIDTH 8
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W11_INTL_RESERVED2_MASK        0xFF000000
#define CAMIF_CAM_W11_INTL_RESERVED2_SHIFT       24 
#define CAMIF_CAM_W11_INTL_RESERVED2_BIT         0xFF
#define CAMIF_CAM_W11_INTL_RESERVED2_BITWIDTH    8
// CAM_W_ENABLE_BUF Register
#define CAMIF_CAM_W_ENABLE_BUF_OFS               0x00000804
// cf_enable_w00 bitfiled (RO) Reset=0
#define CAMIF_CAM_W_ENABLE_BUF_CF_ENABLE_W00_MASK 0x1
#define CAMIF_CAM_W_ENABLE_BUF_CF_ENABLE_W00_SHIFT 0 
#define CAMIF_CAM_W_ENABLE_BUF_CF_ENABLE_W00_BIT 0x1
#define CAMIF_CAM_W_ENABLE_BUF_CF_ENABLE_W00_BITWIDTH 1
// cf_enable_w01 bitfiled (RO) Reset=0
#define CAMIF_CAM_W_ENABLE_BUF_CF_ENABLE_W01_MASK 0x2
#define CAMIF_CAM_W_ENABLE_BUF_CF_ENABLE_W01_SHIFT 1 
#define CAMIF_CAM_W_ENABLE_BUF_CF_ENABLE_W01_BIT 0x1
#define CAMIF_CAM_W_ENABLE_BUF_CF_ENABLE_W01_BITWIDTH 1
// cf_enable_w02 bitfiled (RO) Reset=0
#define CAMIF_CAM_W_ENABLE_BUF_CF_ENABLE_W02_MASK 0x4
#define CAMIF_CAM_W_ENABLE_BUF_CF_ENABLE_W02_SHIFT 2 
#define CAMIF_CAM_W_ENABLE_BUF_CF_ENABLE_W02_BIT 0x1
#define CAMIF_CAM_W_ENABLE_BUF_CF_ENABLE_W02_BITWIDTH 1
// cf_enable_w03 bitfiled (RO) Reset=0
#define CAMIF_CAM_W_ENABLE_BUF_CF_ENABLE_W03_MASK 0x8
#define CAMIF_CAM_W_ENABLE_BUF_CF_ENABLE_W03_SHIFT 3 
#define CAMIF_CAM_W_ENABLE_BUF_CF_ENABLE_W03_BIT 0x1
#define CAMIF_CAM_W_ENABLE_BUF_CF_ENABLE_W03_BITWIDTH 1
// cf_enable_w04 bitfiled (RO) Reset=0
#define CAMIF_CAM_W_ENABLE_BUF_CF_ENABLE_W04_MASK 0x10
#define CAMIF_CAM_W_ENABLE_BUF_CF_ENABLE_W04_SHIFT 4 
#define CAMIF_CAM_W_ENABLE_BUF_CF_ENABLE_W04_BIT 0x1
#define CAMIF_CAM_W_ENABLE_BUF_CF_ENABLE_W04_BITWIDTH 1
// cf_enable_w05 bitfiled (RO) Reset=0
#define CAMIF_CAM_W_ENABLE_BUF_CF_ENABLE_W05_MASK 0x20
#define CAMIF_CAM_W_ENABLE_BUF_CF_ENABLE_W05_SHIFT 5 
#define CAMIF_CAM_W_ENABLE_BUF_CF_ENABLE_W05_BIT 0x1
#define CAMIF_CAM_W_ENABLE_BUF_CF_ENABLE_W05_BITWIDTH 1
// cf_enable_w06 bitfiled (RO) Reset=0
#define CAMIF_CAM_W_ENABLE_BUF_CF_ENABLE_W06_MASK 0x40
#define CAMIF_CAM_W_ENABLE_BUF_CF_ENABLE_W06_SHIFT 6 
#define CAMIF_CAM_W_ENABLE_BUF_CF_ENABLE_W06_BIT 0x1
#define CAMIF_CAM_W_ENABLE_BUF_CF_ENABLE_W06_BITWIDTH 1
// cf_enable_w07 bitfiled (RO) Reset=0
#define CAMIF_CAM_W_ENABLE_BUF_CF_ENABLE_W07_MASK 0x80
#define CAMIF_CAM_W_ENABLE_BUF_CF_ENABLE_W07_SHIFT 7 
#define CAMIF_CAM_W_ENABLE_BUF_CF_ENABLE_W07_BIT 0x1
#define CAMIF_CAM_W_ENABLE_BUF_CF_ENABLE_W07_BITWIDTH 1
// cf_enable_w08 bitfiled (RO) Reset=0
#define CAMIF_CAM_W_ENABLE_BUF_CF_ENABLE_W08_MASK 0x100
#define CAMIF_CAM_W_ENABLE_BUF_CF_ENABLE_W08_SHIFT 8 
#define CAMIF_CAM_W_ENABLE_BUF_CF_ENABLE_W08_BIT 0x1
#define CAMIF_CAM_W_ENABLE_BUF_CF_ENABLE_W08_BITWIDTH 1
// cf_enable_w09 bitfiled (RO) Reset=0
#define CAMIF_CAM_W_ENABLE_BUF_CF_ENABLE_W09_MASK 0x200
#define CAMIF_CAM_W_ENABLE_BUF_CF_ENABLE_W09_SHIFT 9 
#define CAMIF_CAM_W_ENABLE_BUF_CF_ENABLE_W09_BIT 0x1
#define CAMIF_CAM_W_ENABLE_BUF_CF_ENABLE_W09_BITWIDTH 1
// cf_enable_w10 bitfiled (RO) Reset=0
#define CAMIF_CAM_W_ENABLE_BUF_CF_ENABLE_W10_MASK 0x400
#define CAMIF_CAM_W_ENABLE_BUF_CF_ENABLE_W10_SHIFT 10 
#define CAMIF_CAM_W_ENABLE_BUF_CF_ENABLE_W10_BIT 0x1
#define CAMIF_CAM_W_ENABLE_BUF_CF_ENABLE_W10_BITWIDTH 1
// cf_enable_w11 bitfiled (RO) Reset=0
#define CAMIF_CAM_W_ENABLE_BUF_CF_ENABLE_W11_MASK 0x800
#define CAMIF_CAM_W_ENABLE_BUF_CF_ENABLE_W11_SHIFT 11 
#define CAMIF_CAM_W_ENABLE_BUF_CF_ENABLE_W11_BIT 0x1
#define CAMIF_CAM_W_ENABLE_BUF_CF_ENABLE_W11_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W_ENABLE_BUF_RESERVED_MASK     0xFFFFF000
#define CAMIF_CAM_W_ENABLE_BUF_RESERVED_SHIFT    12 
#define CAMIF_CAM_W_ENABLE_BUF_RESERVED_BIT      0xFFFFF
#define CAMIF_CAM_W_ENABLE_BUF_RESERVED_BITWIDTH 20
// CAM_W00_STADR_BUF Register
#define CAMIF_CAM_W00_STADR_BUF_OFS              0x00000C00
// cf_stadr_w00 bitfiled (RO) Reset=0
#define CAMIF_CAM_W00_STADR_BUF_CF_STADR_W00_MASK 0xFFFFFFFF
#define CAMIF_CAM_W00_STADR_BUF_CF_STADR_W00_SHIFT 0 
#define CAMIF_CAM_W00_STADR_BUF_CF_STADR_W00_BIT 0xFFFFFFFF
#define CAMIF_CAM_W00_STADR_BUF_CF_STADR_W00_BITWIDTH 32
// CAM_W00_ENDADR_BUF Register
#define CAMIF_CAM_W00_ENDADR_BUF_OFS             0x00000C04
// cf_endadr_w00 bitfiled (RO) Reset=0
#define CAMIF_CAM_W00_ENDADR_BUF_CF_ENDADR_W00_MASK 0xFFFFFFFF
#define CAMIF_CAM_W00_ENDADR_BUF_CF_ENDADR_W00_SHIFT 0 
#define CAMIF_CAM_W00_ENDADR_BUF_CF_ENDADR_W00_BIT 0xFFFFFFFF
#define CAMIF_CAM_W00_ENDADR_BUF_CF_ENDADR_W00_BITWIDTH 32
// CAM_W00_HEIGHT_BUF Register
#define CAMIF_CAM_W00_HEIGHT_BUF_OFS             0x00000C08
// cf_height_w00 bitfiled (RO) Reset=0
#define CAMIF_CAM_W00_HEIGHT_BUF_CF_HEIGHT_W00_MASK 0x3FFF
#define CAMIF_CAM_W00_HEIGHT_BUF_CF_HEIGHT_W00_SHIFT 0 
#define CAMIF_CAM_W00_HEIGHT_BUF_CF_HEIGHT_W00_BIT 0x3FFF
#define CAMIF_CAM_W00_HEIGHT_BUF_CF_HEIGHT_W00_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W00_HEIGHT_BUF_RESERVED_MASK   0xFFFFC000
#define CAMIF_CAM_W00_HEIGHT_BUF_RESERVED_SHIFT  14 
#define CAMIF_CAM_W00_HEIGHT_BUF_RESERVED_BIT    0x3FFFF
#define CAMIF_CAM_W00_HEIGHT_BUF_RESERVED_BITWIDTH 18
// CAM_W00_PITCH_BUF Register
#define CAMIF_CAM_W00_PITCH_BUF_OFS              0x00000C0C
// cf_pitch_w00 bitfiled (RO) Reset=0
#define CAMIF_CAM_W00_PITCH_BUF_CF_PITCH_W00_MASK 0x7FFFF
#define CAMIF_CAM_W00_PITCH_BUF_CF_PITCH_W00_SHIFT 0 
#define CAMIF_CAM_W00_PITCH_BUF_CF_PITCH_W00_BIT 0x7FFFF
#define CAMIF_CAM_W00_PITCH_BUF_CF_PITCH_W00_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W00_PITCH_BUF_RESERVED_MASK    0xFFF80000
#define CAMIF_CAM_W00_PITCH_BUF_RESERVED_SHIFT   19 
#define CAMIF_CAM_W00_PITCH_BUF_RESERVED_BIT     0x1FFF
#define CAMIF_CAM_W00_PITCH_BUF_RESERVED_BITWIDTH 13
// CAM_W00_CFG0_BUF Register
#define CAMIF_CAM_W00_CFG0_BUF_OFS               0x00000C10
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W00_CFG0_BUF_RESERVED_MASK     0xFF
#define CAMIF_CAM_W00_CFG0_BUF_RESERVED_SHIFT    0 
#define CAMIF_CAM_W00_CFG0_BUF_RESERVED_BIT      0xFF
#define CAMIF_CAM_W00_CFG0_BUF_RESERVED_BITWIDTH 8
// cf_datawidth_w00 bitfiled (RO) Reset=10
#define CAMIF_CAM_W00_CFG0_BUF_CF_DATAWIDTH_W00_MASK 0x300
#define CAMIF_CAM_W00_CFG0_BUF_CF_DATAWIDTH_W00_SHIFT 8 
#define CAMIF_CAM_W00_CFG0_BUF_CF_DATAWIDTH_W00_BIT 0x3
#define CAMIF_CAM_W00_CFG0_BUF_CF_DATAWIDTH_W00_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W00_CFG0_BUF_RESERVED2_MASK    0xFC00
#define CAMIF_CAM_W00_CFG0_BUF_RESERVED2_SHIFT   10 
#define CAMIF_CAM_W00_CFG0_BUF_RESERVED2_BIT     0x3F
#define CAMIF_CAM_W00_CFG0_BUF_RESERVED2_BITWIDTH 6
// cf_sram_th_w00 bitfiled (RO) Reset=0
#define CAMIF_CAM_W00_CFG0_BUF_CF_SRAM_TH_W00_MASK 0x1F0000
#define CAMIF_CAM_W00_CFG0_BUF_CF_SRAM_TH_W00_SHIFT 16 
#define CAMIF_CAM_W00_CFG0_BUF_CF_SRAM_TH_W00_BIT 0x1F
#define CAMIF_CAM_W00_CFG0_BUF_CF_SRAM_TH_W00_BITWIDTH 5
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CAM_W00_CFG0_BUF_RESERVED3_MASK    0xE00000
#define CAMIF_CAM_W00_CFG0_BUF_RESERVED3_SHIFT   21 
#define CAMIF_CAM_W00_CFG0_BUF_RESERVED3_BIT     0x7
#define CAMIF_CAM_W00_CFG0_BUF_RESERVED3_BITWIDTH 3
// cf_buf_th_w00 bitfiled (RO) Reset=0
#define CAMIF_CAM_W00_CFG0_BUF_CF_BUF_TH_W00_MASK 0x3000000
#define CAMIF_CAM_W00_CFG0_BUF_CF_BUF_TH_W00_SHIFT 24 
#define CAMIF_CAM_W00_CFG0_BUF_CF_BUF_TH_W00_BIT 0x3
#define CAMIF_CAM_W00_CFG0_BUF_CF_BUF_TH_W00_BITWIDTH 2
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CAM_W00_CFG0_BUF_RESERVED4_MASK    0xFC000000
#define CAMIF_CAM_W00_CFG0_BUF_RESERVED4_SHIFT   26 
#define CAMIF_CAM_W00_CFG0_BUF_RESERVED4_BIT     0x3F
#define CAMIF_CAM_W00_CFG0_BUF_RESERVED4_BITWIDTH 6
// CAM_W00_CFG1_BUF Register
#define CAMIF_CAM_W00_CFG1_BUF_OFS               0x00000C14
// cf_maskbyte_w00 bitfiled (RO) Reset=0
#define CAMIF_CAM_W00_CFG1_BUF_CF_MASKBYTE_W00_MASK 0x7
#define CAMIF_CAM_W00_CFG1_BUF_CF_MASKBYTE_W00_SHIFT 0 
#define CAMIF_CAM_W00_CFG1_BUF_CF_MASKBYTE_W00_BIT 0x7
#define CAMIF_CAM_W00_CFG1_BUF_CF_MASKBYTE_W00_BITWIDTH 3
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W00_CFG1_BUF_RESERVED_MASK     0xFFF8
#define CAMIF_CAM_W00_CFG1_BUF_RESERVED_SHIFT    3 
#define CAMIF_CAM_W00_CFG1_BUF_RESERVED_BIT      0x1FFF
#define CAMIF_CAM_W00_CFG1_BUF_RESERVED_BITWIDTH 13
// cf_endian_w00 bitfiled (RO) Reset=1
#define CAMIF_CAM_W00_CFG1_BUF_CF_ENDIAN_W00_MASK 0x10000
#define CAMIF_CAM_W00_CFG1_BUF_CF_ENDIAN_W00_SHIFT 16 
#define CAMIF_CAM_W00_CFG1_BUF_CF_ENDIAN_W00_BIT 0x1
#define CAMIF_CAM_W00_CFG1_BUF_CF_ENDIAN_W00_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W00_CFG1_BUF_RESERVED2_MASK    0xFFFE0000
#define CAMIF_CAM_W00_CFG1_BUF_RESERVED2_SHIFT   17 
#define CAMIF_CAM_W00_CFG1_BUF_RESERVED2_BIT     0x7FFF
#define CAMIF_CAM_W00_CFG1_BUF_RESERVED2_BITWIDTH 15
// CAM_W01_STADR_BUF Register
#define CAMIF_CAM_W01_STADR_BUF_OFS              0x00000C20
// cf_stadr_w01 bitfiled (RO) Reset=0
#define CAMIF_CAM_W01_STADR_BUF_CF_STADR_W01_MASK 0xFFFFFFFF
#define CAMIF_CAM_W01_STADR_BUF_CF_STADR_W01_SHIFT 0 
#define CAMIF_CAM_W01_STADR_BUF_CF_STADR_W01_BIT 0xFFFFFFFF
#define CAMIF_CAM_W01_STADR_BUF_CF_STADR_W01_BITWIDTH 32
// CAM_W01_ENDADR_BUF Register
#define CAMIF_CAM_W01_ENDADR_BUF_OFS             0x00000C24
// cf_endadr_w01 bitfiled (RO) Reset=0
#define CAMIF_CAM_W01_ENDADR_BUF_CF_ENDADR_W01_MASK 0xFFFFFFFF
#define CAMIF_CAM_W01_ENDADR_BUF_CF_ENDADR_W01_SHIFT 0 
#define CAMIF_CAM_W01_ENDADR_BUF_CF_ENDADR_W01_BIT 0xFFFFFFFF
#define CAMIF_CAM_W01_ENDADR_BUF_CF_ENDADR_W01_BITWIDTH 32
// CAM_W01_HEIGHT_BUF Register
#define CAMIF_CAM_W01_HEIGHT_BUF_OFS             0x00000C28
// cf_height_w01 bitfiled (RO) Reset=0
#define CAMIF_CAM_W01_HEIGHT_BUF_CF_HEIGHT_W01_MASK 0x3FFF
#define CAMIF_CAM_W01_HEIGHT_BUF_CF_HEIGHT_W01_SHIFT 0 
#define CAMIF_CAM_W01_HEIGHT_BUF_CF_HEIGHT_W01_BIT 0x3FFF
#define CAMIF_CAM_W01_HEIGHT_BUF_CF_HEIGHT_W01_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W01_HEIGHT_BUF_RESERVED_MASK   0xFFFFC000
#define CAMIF_CAM_W01_HEIGHT_BUF_RESERVED_SHIFT  14 
#define CAMIF_CAM_W01_HEIGHT_BUF_RESERVED_BIT    0x3FFFF
#define CAMIF_CAM_W01_HEIGHT_BUF_RESERVED_BITWIDTH 18
// CAM_W01_PITCH_BUF Register
#define CAMIF_CAM_W01_PITCH_BUF_OFS              0x00000C2C
// cf_pitch_w01 bitfiled (RO) Reset=0
#define CAMIF_CAM_W01_PITCH_BUF_CF_PITCH_W01_MASK 0x7FFFF
#define CAMIF_CAM_W01_PITCH_BUF_CF_PITCH_W01_SHIFT 0 
#define CAMIF_CAM_W01_PITCH_BUF_CF_PITCH_W01_BIT 0x7FFFF
#define CAMIF_CAM_W01_PITCH_BUF_CF_PITCH_W01_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W01_PITCH_BUF_RESERVED_MASK    0xFFF80000
#define CAMIF_CAM_W01_PITCH_BUF_RESERVED_SHIFT   19 
#define CAMIF_CAM_W01_PITCH_BUF_RESERVED_BIT     0x1FFF
#define CAMIF_CAM_W01_PITCH_BUF_RESERVED_BITWIDTH 13
// CAM_W01_CFG0_BUF Register
#define CAMIF_CAM_W01_CFG0_BUF_OFS               0x00000C30
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W01_CFG0_BUF_RESERVED_MASK     0xFF
#define CAMIF_CAM_W01_CFG0_BUF_RESERVED_SHIFT    0 
#define CAMIF_CAM_W01_CFG0_BUF_RESERVED_BIT      0xFF
#define CAMIF_CAM_W01_CFG0_BUF_RESERVED_BITWIDTH 8
// cf_datawidth_w01 bitfiled (RO) Reset=10
#define CAMIF_CAM_W01_CFG0_BUF_CF_DATAWIDTH_W01_MASK 0x300
#define CAMIF_CAM_W01_CFG0_BUF_CF_DATAWIDTH_W01_SHIFT 8 
#define CAMIF_CAM_W01_CFG0_BUF_CF_DATAWIDTH_W01_BIT 0x3
#define CAMIF_CAM_W01_CFG0_BUF_CF_DATAWIDTH_W01_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W01_CFG0_BUF_RESERVED2_MASK    0xFC00
#define CAMIF_CAM_W01_CFG0_BUF_RESERVED2_SHIFT   10 
#define CAMIF_CAM_W01_CFG0_BUF_RESERVED2_BIT     0x3F
#define CAMIF_CAM_W01_CFG0_BUF_RESERVED2_BITWIDTH 6
// cf_sram_th_w01 bitfiled (RO) Reset=0
#define CAMIF_CAM_W01_CFG0_BUF_CF_SRAM_TH_W01_MASK 0x1F0000
#define CAMIF_CAM_W01_CFG0_BUF_CF_SRAM_TH_W01_SHIFT 16 
#define CAMIF_CAM_W01_CFG0_BUF_CF_SRAM_TH_W01_BIT 0x1F
#define CAMIF_CAM_W01_CFG0_BUF_CF_SRAM_TH_W01_BITWIDTH 5
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CAM_W01_CFG0_BUF_RESERVED3_MASK    0xE00000
#define CAMIF_CAM_W01_CFG0_BUF_RESERVED3_SHIFT   21 
#define CAMIF_CAM_W01_CFG0_BUF_RESERVED3_BIT     0x7
#define CAMIF_CAM_W01_CFG0_BUF_RESERVED3_BITWIDTH 3
// cf_buf_th_w01 bitfiled (RO) Reset=0
#define CAMIF_CAM_W01_CFG0_BUF_CF_BUF_TH_W01_MASK 0x3000000
#define CAMIF_CAM_W01_CFG0_BUF_CF_BUF_TH_W01_SHIFT 24 
#define CAMIF_CAM_W01_CFG0_BUF_CF_BUF_TH_W01_BIT 0x3
#define CAMIF_CAM_W01_CFG0_BUF_CF_BUF_TH_W01_BITWIDTH 2
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CAM_W01_CFG0_BUF_RESERVED4_MASK    0xFC000000
#define CAMIF_CAM_W01_CFG0_BUF_RESERVED4_SHIFT   26 
#define CAMIF_CAM_W01_CFG0_BUF_RESERVED4_BIT     0x3F
#define CAMIF_CAM_W01_CFG0_BUF_RESERVED4_BITWIDTH 6
// CAM_W01_CFG1_BUF Register
#define CAMIF_CAM_W01_CFG1_BUF_OFS               0x00000C34
// cf_maskbyte_w01 bitfiled (RO) Reset=0
#define CAMIF_CAM_W01_CFG1_BUF_CF_MASKBYTE_W01_MASK 0x7
#define CAMIF_CAM_W01_CFG1_BUF_CF_MASKBYTE_W01_SHIFT 0 
#define CAMIF_CAM_W01_CFG1_BUF_CF_MASKBYTE_W01_BIT 0x7
#define CAMIF_CAM_W01_CFG1_BUF_CF_MASKBYTE_W01_BITWIDTH 3
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W01_CFG1_BUF_RESERVED_MASK     0xFFF8
#define CAMIF_CAM_W01_CFG1_BUF_RESERVED_SHIFT    3 
#define CAMIF_CAM_W01_CFG1_BUF_RESERVED_BIT      0x1FFF
#define CAMIF_CAM_W01_CFG1_BUF_RESERVED_BITWIDTH 13
// cf_endian_w01 bitfiled (RO) Reset=1
#define CAMIF_CAM_W01_CFG1_BUF_CF_ENDIAN_W01_MASK 0x10000
#define CAMIF_CAM_W01_CFG1_BUF_CF_ENDIAN_W01_SHIFT 16 
#define CAMIF_CAM_W01_CFG1_BUF_CF_ENDIAN_W01_BIT 0x1
#define CAMIF_CAM_W01_CFG1_BUF_CF_ENDIAN_W01_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W01_CFG1_BUF_RESERVED2_MASK    0xFFFE0000
#define CAMIF_CAM_W01_CFG1_BUF_RESERVED2_SHIFT   17 
#define CAMIF_CAM_W01_CFG1_BUF_RESERVED2_BIT     0x7FFF
#define CAMIF_CAM_W01_CFG1_BUF_RESERVED2_BITWIDTH 15
// CAM_W02_STADR_BUF Register
#define CAMIF_CAM_W02_STADR_BUF_OFS              0x00000C40
// cf_stadr_w02 bitfiled (RO) Reset=0
#define CAMIF_CAM_W02_STADR_BUF_CF_STADR_W02_MASK 0xFFFFFFFF
#define CAMIF_CAM_W02_STADR_BUF_CF_STADR_W02_SHIFT 0 
#define CAMIF_CAM_W02_STADR_BUF_CF_STADR_W02_BIT 0xFFFFFFFF
#define CAMIF_CAM_W02_STADR_BUF_CF_STADR_W02_BITWIDTH 32
// CAM_W02_ENDADR_BUF Register
#define CAMIF_CAM_W02_ENDADR_BUF_OFS             0x00000C44
// cf_endadr_w02 bitfiled (RO) Reset=0
#define CAMIF_CAM_W02_ENDADR_BUF_CF_ENDADR_W02_MASK 0xFFFFFFFF
#define CAMIF_CAM_W02_ENDADR_BUF_CF_ENDADR_W02_SHIFT 0 
#define CAMIF_CAM_W02_ENDADR_BUF_CF_ENDADR_W02_BIT 0xFFFFFFFF
#define CAMIF_CAM_W02_ENDADR_BUF_CF_ENDADR_W02_BITWIDTH 32
// CAM_W02_HEIGHT_BUF Register
#define CAMIF_CAM_W02_HEIGHT_BUF_OFS             0x00000C48
// cf_height_w02 bitfiled (RO) Reset=0
#define CAMIF_CAM_W02_HEIGHT_BUF_CF_HEIGHT_W02_MASK 0x3FFF
#define CAMIF_CAM_W02_HEIGHT_BUF_CF_HEIGHT_W02_SHIFT 0 
#define CAMIF_CAM_W02_HEIGHT_BUF_CF_HEIGHT_W02_BIT 0x3FFF
#define CAMIF_CAM_W02_HEIGHT_BUF_CF_HEIGHT_W02_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W02_HEIGHT_BUF_RESERVED_MASK   0xFFFFC000
#define CAMIF_CAM_W02_HEIGHT_BUF_RESERVED_SHIFT  14 
#define CAMIF_CAM_W02_HEIGHT_BUF_RESERVED_BIT    0x3FFFF
#define CAMIF_CAM_W02_HEIGHT_BUF_RESERVED_BITWIDTH 18
// CAM_W02_PITCH_BUF Register
#define CAMIF_CAM_W02_PITCH_BUF_OFS              0x00000C4C
// cf_pitch_w02 bitfiled (RO) Reset=0
#define CAMIF_CAM_W02_PITCH_BUF_CF_PITCH_W02_MASK 0x7FFFF
#define CAMIF_CAM_W02_PITCH_BUF_CF_PITCH_W02_SHIFT 0 
#define CAMIF_CAM_W02_PITCH_BUF_CF_PITCH_W02_BIT 0x7FFFF
#define CAMIF_CAM_W02_PITCH_BUF_CF_PITCH_W02_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W02_PITCH_BUF_RESERVED_MASK    0xFFF80000
#define CAMIF_CAM_W02_PITCH_BUF_RESERVED_SHIFT   19 
#define CAMIF_CAM_W02_PITCH_BUF_RESERVED_BIT     0x1FFF
#define CAMIF_CAM_W02_PITCH_BUF_RESERVED_BITWIDTH 13
// CAM_W02_CFG0_BUF Register
#define CAMIF_CAM_W02_CFG0_BUF_OFS               0x00000C50
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W02_CFG0_BUF_RESERVED_MASK     0xFF
#define CAMIF_CAM_W02_CFG0_BUF_RESERVED_SHIFT    0 
#define CAMIF_CAM_W02_CFG0_BUF_RESERVED_BIT      0xFF
#define CAMIF_CAM_W02_CFG0_BUF_RESERVED_BITWIDTH 8
// cf_datawidth_w02 bitfiled (RO) Reset=10
#define CAMIF_CAM_W02_CFG0_BUF_CF_DATAWIDTH_W02_MASK 0x300
#define CAMIF_CAM_W02_CFG0_BUF_CF_DATAWIDTH_W02_SHIFT 8 
#define CAMIF_CAM_W02_CFG0_BUF_CF_DATAWIDTH_W02_BIT 0x3
#define CAMIF_CAM_W02_CFG0_BUF_CF_DATAWIDTH_W02_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W02_CFG0_BUF_RESERVED2_MASK    0xFC00
#define CAMIF_CAM_W02_CFG0_BUF_RESERVED2_SHIFT   10 
#define CAMIF_CAM_W02_CFG0_BUF_RESERVED2_BIT     0x3F
#define CAMIF_CAM_W02_CFG0_BUF_RESERVED2_BITWIDTH 6
// cf_sram_th_w02 bitfiled (RO) Reset=0
#define CAMIF_CAM_W02_CFG0_BUF_CF_SRAM_TH_W02_MASK 0x1F0000
#define CAMIF_CAM_W02_CFG0_BUF_CF_SRAM_TH_W02_SHIFT 16 
#define CAMIF_CAM_W02_CFG0_BUF_CF_SRAM_TH_W02_BIT 0x1F
#define CAMIF_CAM_W02_CFG0_BUF_CF_SRAM_TH_W02_BITWIDTH 5
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CAM_W02_CFG0_BUF_RESERVED3_MASK    0xE00000
#define CAMIF_CAM_W02_CFG0_BUF_RESERVED3_SHIFT   21 
#define CAMIF_CAM_W02_CFG0_BUF_RESERVED3_BIT     0x7
#define CAMIF_CAM_W02_CFG0_BUF_RESERVED3_BITWIDTH 3
// cf_buf_th_w02 bitfiled (RO) Reset=0
#define CAMIF_CAM_W02_CFG0_BUF_CF_BUF_TH_W02_MASK 0x3000000
#define CAMIF_CAM_W02_CFG0_BUF_CF_BUF_TH_W02_SHIFT 24 
#define CAMIF_CAM_W02_CFG0_BUF_CF_BUF_TH_W02_BIT 0x3
#define CAMIF_CAM_W02_CFG0_BUF_CF_BUF_TH_W02_BITWIDTH 2
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CAM_W02_CFG0_BUF_RESERVED4_MASK    0xFC000000
#define CAMIF_CAM_W02_CFG0_BUF_RESERVED4_SHIFT   26 
#define CAMIF_CAM_W02_CFG0_BUF_RESERVED4_BIT     0x3F
#define CAMIF_CAM_W02_CFG0_BUF_RESERVED4_BITWIDTH 6
// CAM_W02_CFG1_BUF Register
#define CAMIF_CAM_W02_CFG1_BUF_OFS               0x00000C54
// cf_maskbyte_w02 bitfiled (RO) Reset=0
#define CAMIF_CAM_W02_CFG1_BUF_CF_MASKBYTE_W02_MASK 0x7
#define CAMIF_CAM_W02_CFG1_BUF_CF_MASKBYTE_W02_SHIFT 0 
#define CAMIF_CAM_W02_CFG1_BUF_CF_MASKBYTE_W02_BIT 0x7
#define CAMIF_CAM_W02_CFG1_BUF_CF_MASKBYTE_W02_BITWIDTH 3
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W02_CFG1_BUF_RESERVED_MASK     0xFFF8
#define CAMIF_CAM_W02_CFG1_BUF_RESERVED_SHIFT    3 
#define CAMIF_CAM_W02_CFG1_BUF_RESERVED_BIT      0x1FFF
#define CAMIF_CAM_W02_CFG1_BUF_RESERVED_BITWIDTH 13
// cf_endian_w02 bitfiled (RO) Reset=1
#define CAMIF_CAM_W02_CFG1_BUF_CF_ENDIAN_W02_MASK 0x10000
#define CAMIF_CAM_W02_CFG1_BUF_CF_ENDIAN_W02_SHIFT 16 
#define CAMIF_CAM_W02_CFG1_BUF_CF_ENDIAN_W02_BIT 0x1
#define CAMIF_CAM_W02_CFG1_BUF_CF_ENDIAN_W02_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W02_CFG1_BUF_RESERVED2_MASK    0xFFFE0000
#define CAMIF_CAM_W02_CFG1_BUF_RESERVED2_SHIFT   17 
#define CAMIF_CAM_W02_CFG1_BUF_RESERVED2_BIT     0x7FFF
#define CAMIF_CAM_W02_CFG1_BUF_RESERVED2_BITWIDTH 15
// CAM_W03_STADR_BUF Register
#define CAMIF_CAM_W03_STADR_BUF_OFS              0x00000C60
// cf_stadr_w03 bitfiled (RO) Reset=0
#define CAMIF_CAM_W03_STADR_BUF_CF_STADR_W03_MASK 0xFFFFFFFF
#define CAMIF_CAM_W03_STADR_BUF_CF_STADR_W03_SHIFT 0 
#define CAMIF_CAM_W03_STADR_BUF_CF_STADR_W03_BIT 0xFFFFFFFF
#define CAMIF_CAM_W03_STADR_BUF_CF_STADR_W03_BITWIDTH 32
// CAM_W03_ENDADR_BUF Register
#define CAMIF_CAM_W03_ENDADR_BUF_OFS             0x00000C64
// cf_endadr_w03 bitfiled (RO) Reset=0
#define CAMIF_CAM_W03_ENDADR_BUF_CF_ENDADR_W03_MASK 0xFFFFFFFF
#define CAMIF_CAM_W03_ENDADR_BUF_CF_ENDADR_W03_SHIFT 0 
#define CAMIF_CAM_W03_ENDADR_BUF_CF_ENDADR_W03_BIT 0xFFFFFFFF
#define CAMIF_CAM_W03_ENDADR_BUF_CF_ENDADR_W03_BITWIDTH 32
// CAM_W03_HEIGHT_BUF Register
#define CAMIF_CAM_W03_HEIGHT_BUF_OFS             0x00000C68
// cf_height_w03 bitfiled (RO) Reset=0
#define CAMIF_CAM_W03_HEIGHT_BUF_CF_HEIGHT_W03_MASK 0x3FFF
#define CAMIF_CAM_W03_HEIGHT_BUF_CF_HEIGHT_W03_SHIFT 0 
#define CAMIF_CAM_W03_HEIGHT_BUF_CF_HEIGHT_W03_BIT 0x3FFF
#define CAMIF_CAM_W03_HEIGHT_BUF_CF_HEIGHT_W03_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W03_HEIGHT_BUF_RESERVED_MASK   0xFFFFC000
#define CAMIF_CAM_W03_HEIGHT_BUF_RESERVED_SHIFT  14 
#define CAMIF_CAM_W03_HEIGHT_BUF_RESERVED_BIT    0x3FFFF
#define CAMIF_CAM_W03_HEIGHT_BUF_RESERVED_BITWIDTH 18
// CAM_W03_PITCH_BUF Register
#define CAMIF_CAM_W03_PITCH_BUF_OFS              0x00000C6C
// cf_pitch_w03 bitfiled (RO) Reset=0
#define CAMIF_CAM_W03_PITCH_BUF_CF_PITCH_W03_MASK 0x7FFFF
#define CAMIF_CAM_W03_PITCH_BUF_CF_PITCH_W03_SHIFT 0 
#define CAMIF_CAM_W03_PITCH_BUF_CF_PITCH_W03_BIT 0x7FFFF
#define CAMIF_CAM_W03_PITCH_BUF_CF_PITCH_W03_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W03_PITCH_BUF_RESERVED_MASK    0xFFF80000
#define CAMIF_CAM_W03_PITCH_BUF_RESERVED_SHIFT   19 
#define CAMIF_CAM_W03_PITCH_BUF_RESERVED_BIT     0x1FFF
#define CAMIF_CAM_W03_PITCH_BUF_RESERVED_BITWIDTH 13
// CAM_W03_CFG0_BUF Register
#define CAMIF_CAM_W03_CFG0_BUF_OFS               0x00000C70
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W03_CFG0_BUF_RESERVED_MASK     0xFF
#define CAMIF_CAM_W03_CFG0_BUF_RESERVED_SHIFT    0 
#define CAMIF_CAM_W03_CFG0_BUF_RESERVED_BIT      0xFF
#define CAMIF_CAM_W03_CFG0_BUF_RESERVED_BITWIDTH 8
// cf_datawidth_w03 bitfiled (RO) Reset=10
#define CAMIF_CAM_W03_CFG0_BUF_CF_DATAWIDTH_W03_MASK 0x300
#define CAMIF_CAM_W03_CFG0_BUF_CF_DATAWIDTH_W03_SHIFT 8 
#define CAMIF_CAM_W03_CFG0_BUF_CF_DATAWIDTH_W03_BIT 0x3
#define CAMIF_CAM_W03_CFG0_BUF_CF_DATAWIDTH_W03_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W03_CFG0_BUF_RESERVED2_MASK    0xFC00
#define CAMIF_CAM_W03_CFG0_BUF_RESERVED2_SHIFT   10 
#define CAMIF_CAM_W03_CFG0_BUF_RESERVED2_BIT     0x3F
#define CAMIF_CAM_W03_CFG0_BUF_RESERVED2_BITWIDTH 6
// cf_sram_th_w03 bitfiled (RO) Reset=0
#define CAMIF_CAM_W03_CFG0_BUF_CF_SRAM_TH_W03_MASK 0x1F0000
#define CAMIF_CAM_W03_CFG0_BUF_CF_SRAM_TH_W03_SHIFT 16 
#define CAMIF_CAM_W03_CFG0_BUF_CF_SRAM_TH_W03_BIT 0x1F
#define CAMIF_CAM_W03_CFG0_BUF_CF_SRAM_TH_W03_BITWIDTH 5
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CAM_W03_CFG0_BUF_RESERVED3_MASK    0xE00000
#define CAMIF_CAM_W03_CFG0_BUF_RESERVED3_SHIFT   21 
#define CAMIF_CAM_W03_CFG0_BUF_RESERVED3_BIT     0x7
#define CAMIF_CAM_W03_CFG0_BUF_RESERVED3_BITWIDTH 3
// cf_buf_th_w03 bitfiled (RO) Reset=0
#define CAMIF_CAM_W03_CFG0_BUF_CF_BUF_TH_W03_MASK 0x3000000
#define CAMIF_CAM_W03_CFG0_BUF_CF_BUF_TH_W03_SHIFT 24 
#define CAMIF_CAM_W03_CFG0_BUF_CF_BUF_TH_W03_BIT 0x3
#define CAMIF_CAM_W03_CFG0_BUF_CF_BUF_TH_W03_BITWIDTH 2
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CAM_W03_CFG0_BUF_RESERVED4_MASK    0xFC000000
#define CAMIF_CAM_W03_CFG0_BUF_RESERVED4_SHIFT   26 
#define CAMIF_CAM_W03_CFG0_BUF_RESERVED4_BIT     0x3F
#define CAMIF_CAM_W03_CFG0_BUF_RESERVED4_BITWIDTH 6
// CAM_W03_CFG1_BUF Register
#define CAMIF_CAM_W03_CFG1_BUF_OFS               0x00000C74
// cf_maskbyte_w03 bitfiled (RO) Reset=0
#define CAMIF_CAM_W03_CFG1_BUF_CF_MASKBYTE_W03_MASK 0x7
#define CAMIF_CAM_W03_CFG1_BUF_CF_MASKBYTE_W03_SHIFT 0 
#define CAMIF_CAM_W03_CFG1_BUF_CF_MASKBYTE_W03_BIT 0x7
#define CAMIF_CAM_W03_CFG1_BUF_CF_MASKBYTE_W03_BITWIDTH 3
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W03_CFG1_BUF_RESERVED_MASK     0xFFF8
#define CAMIF_CAM_W03_CFG1_BUF_RESERVED_SHIFT    3 
#define CAMIF_CAM_W03_CFG1_BUF_RESERVED_BIT      0x1FFF
#define CAMIF_CAM_W03_CFG1_BUF_RESERVED_BITWIDTH 13
// cf_endian_w03 bitfiled (RO) Reset=1
#define CAMIF_CAM_W03_CFG1_BUF_CF_ENDIAN_W03_MASK 0x10000
#define CAMIF_CAM_W03_CFG1_BUF_CF_ENDIAN_W03_SHIFT 16 
#define CAMIF_CAM_W03_CFG1_BUF_CF_ENDIAN_W03_BIT 0x1
#define CAMIF_CAM_W03_CFG1_BUF_CF_ENDIAN_W03_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W03_CFG1_BUF_RESERVED2_MASK    0xFFFE0000
#define CAMIF_CAM_W03_CFG1_BUF_RESERVED2_SHIFT   17 
#define CAMIF_CAM_W03_CFG1_BUF_RESERVED2_BIT     0x7FFF
#define CAMIF_CAM_W03_CFG1_BUF_RESERVED2_BITWIDTH 15
// CAM_W04_STADR_BUF Register
#define CAMIF_CAM_W04_STADR_BUF_OFS              0x00000C80
// cf_stadr_w04 bitfiled (RO) Reset=0
#define CAMIF_CAM_W04_STADR_BUF_CF_STADR_W04_MASK 0xFFFFFFFF
#define CAMIF_CAM_W04_STADR_BUF_CF_STADR_W04_SHIFT 0 
#define CAMIF_CAM_W04_STADR_BUF_CF_STADR_W04_BIT 0xFFFFFFFF
#define CAMIF_CAM_W04_STADR_BUF_CF_STADR_W04_BITWIDTH 32
// CAM_W04_ENDADR_BUF Register
#define CAMIF_CAM_W04_ENDADR_BUF_OFS             0x00000C84
// cf_endadr_w04 bitfiled (RO) Reset=0
#define CAMIF_CAM_W04_ENDADR_BUF_CF_ENDADR_W04_MASK 0xFFFFFFFF
#define CAMIF_CAM_W04_ENDADR_BUF_CF_ENDADR_W04_SHIFT 0 
#define CAMIF_CAM_W04_ENDADR_BUF_CF_ENDADR_W04_BIT 0xFFFFFFFF
#define CAMIF_CAM_W04_ENDADR_BUF_CF_ENDADR_W04_BITWIDTH 32
// CAM_W04_HEIGHT_BUF Register
#define CAMIF_CAM_W04_HEIGHT_BUF_OFS             0x00000C88
// cf_height_w04 bitfiled (RO) Reset=0
#define CAMIF_CAM_W04_HEIGHT_BUF_CF_HEIGHT_W04_MASK 0x3FFF
#define CAMIF_CAM_W04_HEIGHT_BUF_CF_HEIGHT_W04_SHIFT 0 
#define CAMIF_CAM_W04_HEIGHT_BUF_CF_HEIGHT_W04_BIT 0x3FFF
#define CAMIF_CAM_W04_HEIGHT_BUF_CF_HEIGHT_W04_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W04_HEIGHT_BUF_RESERVED_MASK   0xFFFFC000
#define CAMIF_CAM_W04_HEIGHT_BUF_RESERVED_SHIFT  14 
#define CAMIF_CAM_W04_HEIGHT_BUF_RESERVED_BIT    0x3FFFF
#define CAMIF_CAM_W04_HEIGHT_BUF_RESERVED_BITWIDTH 18
// CAM_W04_PITCH_BUF Register
#define CAMIF_CAM_W04_PITCH_BUF_OFS              0x00000C8C
// cf_pitch_w04 bitfiled (RO) Reset=0
#define CAMIF_CAM_W04_PITCH_BUF_CF_PITCH_W04_MASK 0x7FFFF
#define CAMIF_CAM_W04_PITCH_BUF_CF_PITCH_W04_SHIFT 0 
#define CAMIF_CAM_W04_PITCH_BUF_CF_PITCH_W04_BIT 0x7FFFF
#define CAMIF_CAM_W04_PITCH_BUF_CF_PITCH_W04_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W04_PITCH_BUF_RESERVED_MASK    0xFFF80000
#define CAMIF_CAM_W04_PITCH_BUF_RESERVED_SHIFT   19 
#define CAMIF_CAM_W04_PITCH_BUF_RESERVED_BIT     0x1FFF
#define CAMIF_CAM_W04_PITCH_BUF_RESERVED_BITWIDTH 13
// CAM_W04_CFG0_BUF Register
#define CAMIF_CAM_W04_CFG0_BUF_OFS               0x00000C90
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W04_CFG0_BUF_RESERVED_MASK     0xFF
#define CAMIF_CAM_W04_CFG0_BUF_RESERVED_SHIFT    0 
#define CAMIF_CAM_W04_CFG0_BUF_RESERVED_BIT      0xFF
#define CAMIF_CAM_W04_CFG0_BUF_RESERVED_BITWIDTH 8
// cf_datawidth_w04 bitfiled (RO) Reset=10
#define CAMIF_CAM_W04_CFG0_BUF_CF_DATAWIDTH_W04_MASK 0x300
#define CAMIF_CAM_W04_CFG0_BUF_CF_DATAWIDTH_W04_SHIFT 8 
#define CAMIF_CAM_W04_CFG0_BUF_CF_DATAWIDTH_W04_BIT 0x3
#define CAMIF_CAM_W04_CFG0_BUF_CF_DATAWIDTH_W04_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W04_CFG0_BUF_RESERVED2_MASK    0xFC00
#define CAMIF_CAM_W04_CFG0_BUF_RESERVED2_SHIFT   10 
#define CAMIF_CAM_W04_CFG0_BUF_RESERVED2_BIT     0x3F
#define CAMIF_CAM_W04_CFG0_BUF_RESERVED2_BITWIDTH 6
// cf_sram_th_w04 bitfiled (RO) Reset=0
#define CAMIF_CAM_W04_CFG0_BUF_CF_SRAM_TH_W04_MASK 0x1F0000
#define CAMIF_CAM_W04_CFG0_BUF_CF_SRAM_TH_W04_SHIFT 16 
#define CAMIF_CAM_W04_CFG0_BUF_CF_SRAM_TH_W04_BIT 0x1F
#define CAMIF_CAM_W04_CFG0_BUF_CF_SRAM_TH_W04_BITWIDTH 5
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CAM_W04_CFG0_BUF_RESERVED3_MASK    0xE00000
#define CAMIF_CAM_W04_CFG0_BUF_RESERVED3_SHIFT   21 
#define CAMIF_CAM_W04_CFG0_BUF_RESERVED3_BIT     0x7
#define CAMIF_CAM_W04_CFG0_BUF_RESERVED3_BITWIDTH 3
// cf_buf_th_w04 bitfiled (RO) Reset=0
#define CAMIF_CAM_W04_CFG0_BUF_CF_BUF_TH_W04_MASK 0x3000000
#define CAMIF_CAM_W04_CFG0_BUF_CF_BUF_TH_W04_SHIFT 24 
#define CAMIF_CAM_W04_CFG0_BUF_CF_BUF_TH_W04_BIT 0x3
#define CAMIF_CAM_W04_CFG0_BUF_CF_BUF_TH_W04_BITWIDTH 2
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CAM_W04_CFG0_BUF_RESERVED4_MASK    0xFC000000
#define CAMIF_CAM_W04_CFG0_BUF_RESERVED4_SHIFT   26 
#define CAMIF_CAM_W04_CFG0_BUF_RESERVED4_BIT     0x3F
#define CAMIF_CAM_W04_CFG0_BUF_RESERVED4_BITWIDTH 6
// CAM_W04_CFG1_BUF Register
#define CAMIF_CAM_W04_CFG1_BUF_OFS               0x00000C94
// cf_maskbyte_w04 bitfiled (RO) Reset=0
#define CAMIF_CAM_W04_CFG1_BUF_CF_MASKBYTE_W04_MASK 0x7
#define CAMIF_CAM_W04_CFG1_BUF_CF_MASKBYTE_W04_SHIFT 0 
#define CAMIF_CAM_W04_CFG1_BUF_CF_MASKBYTE_W04_BIT 0x7
#define CAMIF_CAM_W04_CFG1_BUF_CF_MASKBYTE_W04_BITWIDTH 3
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W04_CFG1_BUF_RESERVED_MASK     0xFFF8
#define CAMIF_CAM_W04_CFG1_BUF_RESERVED_SHIFT    3 
#define CAMIF_CAM_W04_CFG1_BUF_RESERVED_BIT      0x1FFF
#define CAMIF_CAM_W04_CFG1_BUF_RESERVED_BITWIDTH 13
// cf_endian_w04 bitfiled (RO) Reset=1
#define CAMIF_CAM_W04_CFG1_BUF_CF_ENDIAN_W04_MASK 0x10000
#define CAMIF_CAM_W04_CFG1_BUF_CF_ENDIAN_W04_SHIFT 16 
#define CAMIF_CAM_W04_CFG1_BUF_CF_ENDIAN_W04_BIT 0x1
#define CAMIF_CAM_W04_CFG1_BUF_CF_ENDIAN_W04_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W04_CFG1_BUF_RESERVED2_MASK    0xFFFE0000
#define CAMIF_CAM_W04_CFG1_BUF_RESERVED2_SHIFT   17 
#define CAMIF_CAM_W04_CFG1_BUF_RESERVED2_BIT     0x7FFF
#define CAMIF_CAM_W04_CFG1_BUF_RESERVED2_BITWIDTH 15
// CAM_W05_STADR_BUF Register
#define CAMIF_CAM_W05_STADR_BUF_OFS              0x00000CA0
// cf_stadr_w05 bitfiled (RO) Reset=0
#define CAMIF_CAM_W05_STADR_BUF_CF_STADR_W05_MASK 0xFFFFFFFF
#define CAMIF_CAM_W05_STADR_BUF_CF_STADR_W05_SHIFT 0 
#define CAMIF_CAM_W05_STADR_BUF_CF_STADR_W05_BIT 0xFFFFFFFF
#define CAMIF_CAM_W05_STADR_BUF_CF_STADR_W05_BITWIDTH 32
// CAM_W05_ENDADR_BUF Register
#define CAMIF_CAM_W05_ENDADR_BUF_OFS             0x00000CA4
// cf_endadr_w05 bitfiled (RO) Reset=0
#define CAMIF_CAM_W05_ENDADR_BUF_CF_ENDADR_W05_MASK 0xFFFFFFFF
#define CAMIF_CAM_W05_ENDADR_BUF_CF_ENDADR_W05_SHIFT 0 
#define CAMIF_CAM_W05_ENDADR_BUF_CF_ENDADR_W05_BIT 0xFFFFFFFF
#define CAMIF_CAM_W05_ENDADR_BUF_CF_ENDADR_W05_BITWIDTH 32
// CAM_W05_HEIGHT_BUF Register
#define CAMIF_CAM_W05_HEIGHT_BUF_OFS             0x00000CA8
// cf_height_w05 bitfiled (RO) Reset=0
#define CAMIF_CAM_W05_HEIGHT_BUF_CF_HEIGHT_W05_MASK 0x3FFF
#define CAMIF_CAM_W05_HEIGHT_BUF_CF_HEIGHT_W05_SHIFT 0 
#define CAMIF_CAM_W05_HEIGHT_BUF_CF_HEIGHT_W05_BIT 0x3FFF
#define CAMIF_CAM_W05_HEIGHT_BUF_CF_HEIGHT_W05_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W05_HEIGHT_BUF_RESERVED_MASK   0xFFFFC000
#define CAMIF_CAM_W05_HEIGHT_BUF_RESERVED_SHIFT  14 
#define CAMIF_CAM_W05_HEIGHT_BUF_RESERVED_BIT    0x3FFFF
#define CAMIF_CAM_W05_HEIGHT_BUF_RESERVED_BITWIDTH 18
// CAM_W05_PITCH_BUF Register
#define CAMIF_CAM_W05_PITCH_BUF_OFS              0x00000CAC
// cf_pitch_w05 bitfiled (RO) Reset=0
#define CAMIF_CAM_W05_PITCH_BUF_CF_PITCH_W05_MASK 0x7FFFF
#define CAMIF_CAM_W05_PITCH_BUF_CF_PITCH_W05_SHIFT 0 
#define CAMIF_CAM_W05_PITCH_BUF_CF_PITCH_W05_BIT 0x7FFFF
#define CAMIF_CAM_W05_PITCH_BUF_CF_PITCH_W05_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W05_PITCH_BUF_RESERVED_MASK    0xFFF80000
#define CAMIF_CAM_W05_PITCH_BUF_RESERVED_SHIFT   19 
#define CAMIF_CAM_W05_PITCH_BUF_RESERVED_BIT     0x1FFF
#define CAMIF_CAM_W05_PITCH_BUF_RESERVED_BITWIDTH 13
// CAM_W05_CFG0_BUF Register
#define CAMIF_CAM_W05_CFG0_BUF_OFS               0x00000CB0
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W05_CFG0_BUF_RESERVED_MASK     0xFF
#define CAMIF_CAM_W05_CFG0_BUF_RESERVED_SHIFT    0 
#define CAMIF_CAM_W05_CFG0_BUF_RESERVED_BIT      0xFF
#define CAMIF_CAM_W05_CFG0_BUF_RESERVED_BITWIDTH 8
// cf_datawidth_w05 bitfiled (RO) Reset=10
#define CAMIF_CAM_W05_CFG0_BUF_CF_DATAWIDTH_W05_MASK 0x300
#define CAMIF_CAM_W05_CFG0_BUF_CF_DATAWIDTH_W05_SHIFT 8 
#define CAMIF_CAM_W05_CFG0_BUF_CF_DATAWIDTH_W05_BIT 0x3
#define CAMIF_CAM_W05_CFG0_BUF_CF_DATAWIDTH_W05_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W05_CFG0_BUF_RESERVED2_MASK    0xFC00
#define CAMIF_CAM_W05_CFG0_BUF_RESERVED2_SHIFT   10 
#define CAMIF_CAM_W05_CFG0_BUF_RESERVED2_BIT     0x3F
#define CAMIF_CAM_W05_CFG0_BUF_RESERVED2_BITWIDTH 6
// cf_sram_th_w05 bitfiled (RO) Reset=0
#define CAMIF_CAM_W05_CFG0_BUF_CF_SRAM_TH_W05_MASK 0x1F0000
#define CAMIF_CAM_W05_CFG0_BUF_CF_SRAM_TH_W05_SHIFT 16 
#define CAMIF_CAM_W05_CFG0_BUF_CF_SRAM_TH_W05_BIT 0x1F
#define CAMIF_CAM_W05_CFG0_BUF_CF_SRAM_TH_W05_BITWIDTH 5
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CAM_W05_CFG0_BUF_RESERVED3_MASK    0xE00000
#define CAMIF_CAM_W05_CFG0_BUF_RESERVED3_SHIFT   21 
#define CAMIF_CAM_W05_CFG0_BUF_RESERVED3_BIT     0x7
#define CAMIF_CAM_W05_CFG0_BUF_RESERVED3_BITWIDTH 3
// cf_buf_th_w05 bitfiled (RO) Reset=0
#define CAMIF_CAM_W05_CFG0_BUF_CF_BUF_TH_W05_MASK 0x3000000
#define CAMIF_CAM_W05_CFG0_BUF_CF_BUF_TH_W05_SHIFT 24 
#define CAMIF_CAM_W05_CFG0_BUF_CF_BUF_TH_W05_BIT 0x3
#define CAMIF_CAM_W05_CFG0_BUF_CF_BUF_TH_W05_BITWIDTH 2
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CAM_W05_CFG0_BUF_RESERVED4_MASK    0xFC000000
#define CAMIF_CAM_W05_CFG0_BUF_RESERVED4_SHIFT   26 
#define CAMIF_CAM_W05_CFG0_BUF_RESERVED4_BIT     0x3F
#define CAMIF_CAM_W05_CFG0_BUF_RESERVED4_BITWIDTH 6
// CAM_W05_CFG1_BUF Register
#define CAMIF_CAM_W05_CFG1_BUF_OFS               0x00000CB4
// cf_maskbyte_w05 bitfiled (RO) Reset=0
#define CAMIF_CAM_W05_CFG1_BUF_CF_MASKBYTE_W05_MASK 0x7
#define CAMIF_CAM_W05_CFG1_BUF_CF_MASKBYTE_W05_SHIFT 0 
#define CAMIF_CAM_W05_CFG1_BUF_CF_MASKBYTE_W05_BIT 0x7
#define CAMIF_CAM_W05_CFG1_BUF_CF_MASKBYTE_W05_BITWIDTH 3
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W05_CFG1_BUF_RESERVED_MASK     0xFFF8
#define CAMIF_CAM_W05_CFG1_BUF_RESERVED_SHIFT    3 
#define CAMIF_CAM_W05_CFG1_BUF_RESERVED_BIT      0x1FFF
#define CAMIF_CAM_W05_CFG1_BUF_RESERVED_BITWIDTH 13
// cf_endian_w05 bitfiled (RO) Reset=1
#define CAMIF_CAM_W05_CFG1_BUF_CF_ENDIAN_W05_MASK 0x10000
#define CAMIF_CAM_W05_CFG1_BUF_CF_ENDIAN_W05_SHIFT 16 
#define CAMIF_CAM_W05_CFG1_BUF_CF_ENDIAN_W05_BIT 0x1
#define CAMIF_CAM_W05_CFG1_BUF_CF_ENDIAN_W05_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W05_CFG1_BUF_RESERVED2_MASK    0xFFFE0000
#define CAMIF_CAM_W05_CFG1_BUF_RESERVED2_SHIFT   17 
#define CAMIF_CAM_W05_CFG1_BUF_RESERVED2_BIT     0x7FFF
#define CAMIF_CAM_W05_CFG1_BUF_RESERVED2_BITWIDTH 15
// CAM_W06_STADR_BUF Register
#define CAMIF_CAM_W06_STADR_BUF_OFS              0x00000CC0
// cf_stadr_w06 bitfiled (RO) Reset=0
#define CAMIF_CAM_W06_STADR_BUF_CF_STADR_W06_MASK 0xFFFFFFFF
#define CAMIF_CAM_W06_STADR_BUF_CF_STADR_W06_SHIFT 0 
#define CAMIF_CAM_W06_STADR_BUF_CF_STADR_W06_BIT 0xFFFFFFFF
#define CAMIF_CAM_W06_STADR_BUF_CF_STADR_W06_BITWIDTH 32
// CAM_W06_ENDADR_BUF Register
#define CAMIF_CAM_W06_ENDADR_BUF_OFS             0x00000CC4
// cf_endadr_w06 bitfiled (RO) Reset=0
#define CAMIF_CAM_W06_ENDADR_BUF_CF_ENDADR_W06_MASK 0xFFFFFFFF
#define CAMIF_CAM_W06_ENDADR_BUF_CF_ENDADR_W06_SHIFT 0 
#define CAMIF_CAM_W06_ENDADR_BUF_CF_ENDADR_W06_BIT 0xFFFFFFFF
#define CAMIF_CAM_W06_ENDADR_BUF_CF_ENDADR_W06_BITWIDTH 32
// CAM_W06_HEIGHT_BUF Register
#define CAMIF_CAM_W06_HEIGHT_BUF_OFS             0x00000CC8
// cf_height_w06 bitfiled (RO) Reset=0
#define CAMIF_CAM_W06_HEIGHT_BUF_CF_HEIGHT_W06_MASK 0x3FFF
#define CAMIF_CAM_W06_HEIGHT_BUF_CF_HEIGHT_W06_SHIFT 0 
#define CAMIF_CAM_W06_HEIGHT_BUF_CF_HEIGHT_W06_BIT 0x3FFF
#define CAMIF_CAM_W06_HEIGHT_BUF_CF_HEIGHT_W06_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W06_HEIGHT_BUF_RESERVED_MASK   0xFFFFC000
#define CAMIF_CAM_W06_HEIGHT_BUF_RESERVED_SHIFT  14 
#define CAMIF_CAM_W06_HEIGHT_BUF_RESERVED_BIT    0x3FFFF
#define CAMIF_CAM_W06_HEIGHT_BUF_RESERVED_BITWIDTH 18
// CAM_W06_PITCH_BUF Register
#define CAMIF_CAM_W06_PITCH_BUF_OFS              0x00000CCC
// cf_pitch_w06 bitfiled (RO) Reset=0
#define CAMIF_CAM_W06_PITCH_BUF_CF_PITCH_W06_MASK 0x7FFFF
#define CAMIF_CAM_W06_PITCH_BUF_CF_PITCH_W06_SHIFT 0 
#define CAMIF_CAM_W06_PITCH_BUF_CF_PITCH_W06_BIT 0x7FFFF
#define CAMIF_CAM_W06_PITCH_BUF_CF_PITCH_W06_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W06_PITCH_BUF_RESERVED_MASK    0xFFF80000
#define CAMIF_CAM_W06_PITCH_BUF_RESERVED_SHIFT   19 
#define CAMIF_CAM_W06_PITCH_BUF_RESERVED_BIT     0x1FFF
#define CAMIF_CAM_W06_PITCH_BUF_RESERVED_BITWIDTH 13
// CAM_W06_CFG0_BUF Register
#define CAMIF_CAM_W06_CFG0_BUF_OFS               0x00000CD0
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W06_CFG0_BUF_RESERVED_MASK     0xFF
#define CAMIF_CAM_W06_CFG0_BUF_RESERVED_SHIFT    0 
#define CAMIF_CAM_W06_CFG0_BUF_RESERVED_BIT      0xFF
#define CAMIF_CAM_W06_CFG0_BUF_RESERVED_BITWIDTH 8
// cf_datawidth_w06 bitfiled (RO) Reset=10
#define CAMIF_CAM_W06_CFG0_BUF_CF_DATAWIDTH_W06_MASK 0x300
#define CAMIF_CAM_W06_CFG0_BUF_CF_DATAWIDTH_W06_SHIFT 8 
#define CAMIF_CAM_W06_CFG0_BUF_CF_DATAWIDTH_W06_BIT 0x3
#define CAMIF_CAM_W06_CFG0_BUF_CF_DATAWIDTH_W06_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W06_CFG0_BUF_RESERVED2_MASK    0xFC00
#define CAMIF_CAM_W06_CFG0_BUF_RESERVED2_SHIFT   10 
#define CAMIF_CAM_W06_CFG0_BUF_RESERVED2_BIT     0x3F
#define CAMIF_CAM_W06_CFG0_BUF_RESERVED2_BITWIDTH 6
// cf_sram_th_w06 bitfiled (RO) Reset=0
#define CAMIF_CAM_W06_CFG0_BUF_CF_SRAM_TH_W06_MASK 0x1F0000
#define CAMIF_CAM_W06_CFG0_BUF_CF_SRAM_TH_W06_SHIFT 16 
#define CAMIF_CAM_W06_CFG0_BUF_CF_SRAM_TH_W06_BIT 0x1F
#define CAMIF_CAM_W06_CFG0_BUF_CF_SRAM_TH_W06_BITWIDTH 5
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CAM_W06_CFG0_BUF_RESERVED3_MASK    0xE00000
#define CAMIF_CAM_W06_CFG0_BUF_RESERVED3_SHIFT   21 
#define CAMIF_CAM_W06_CFG0_BUF_RESERVED3_BIT     0x7
#define CAMIF_CAM_W06_CFG0_BUF_RESERVED3_BITWIDTH 3
// cf_buf_th_w06 bitfiled (RO) Reset=0
#define CAMIF_CAM_W06_CFG0_BUF_CF_BUF_TH_W06_MASK 0x3000000
#define CAMIF_CAM_W06_CFG0_BUF_CF_BUF_TH_W06_SHIFT 24 
#define CAMIF_CAM_W06_CFG0_BUF_CF_BUF_TH_W06_BIT 0x3
#define CAMIF_CAM_W06_CFG0_BUF_CF_BUF_TH_W06_BITWIDTH 2
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CAM_W06_CFG0_BUF_RESERVED4_MASK    0xFC000000
#define CAMIF_CAM_W06_CFG0_BUF_RESERVED4_SHIFT   26 
#define CAMIF_CAM_W06_CFG0_BUF_RESERVED4_BIT     0x3F
#define CAMIF_CAM_W06_CFG0_BUF_RESERVED4_BITWIDTH 6
// CAM_W06_CFG1_BUF Register
#define CAMIF_CAM_W06_CFG1_BUF_OFS               0x00000CD4
// cf_maskbyte_w06 bitfiled (RO) Reset=0
#define CAMIF_CAM_W06_CFG1_BUF_CF_MASKBYTE_W06_MASK 0x7
#define CAMIF_CAM_W06_CFG1_BUF_CF_MASKBYTE_W06_SHIFT 0 
#define CAMIF_CAM_W06_CFG1_BUF_CF_MASKBYTE_W06_BIT 0x7
#define CAMIF_CAM_W06_CFG1_BUF_CF_MASKBYTE_W06_BITWIDTH 3
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W06_CFG1_BUF_RESERVED_MASK     0xFFF8
#define CAMIF_CAM_W06_CFG1_BUF_RESERVED_SHIFT    3 
#define CAMIF_CAM_W06_CFG1_BUF_RESERVED_BIT      0x1FFF
#define CAMIF_CAM_W06_CFG1_BUF_RESERVED_BITWIDTH 13
// cf_endian_w06 bitfiled (RO) Reset=1
#define CAMIF_CAM_W06_CFG1_BUF_CF_ENDIAN_W06_MASK 0x10000
#define CAMIF_CAM_W06_CFG1_BUF_CF_ENDIAN_W06_SHIFT 16 
#define CAMIF_CAM_W06_CFG1_BUF_CF_ENDIAN_W06_BIT 0x1
#define CAMIF_CAM_W06_CFG1_BUF_CF_ENDIAN_W06_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W06_CFG1_BUF_RESERVED2_MASK    0xFFFE0000
#define CAMIF_CAM_W06_CFG1_BUF_RESERVED2_SHIFT   17 
#define CAMIF_CAM_W06_CFG1_BUF_RESERVED2_BIT     0x7FFF
#define CAMIF_CAM_W06_CFG1_BUF_RESERVED2_BITWIDTH 15
// CAM_W07_STADR_BUF Register
#define CAMIF_CAM_W07_STADR_BUF_OFS              0x00000CE0
// cf_stadr_w07 bitfiled (RO) Reset=0
#define CAMIF_CAM_W07_STADR_BUF_CF_STADR_W07_MASK 0xFFFFFFFF
#define CAMIF_CAM_W07_STADR_BUF_CF_STADR_W07_SHIFT 0 
#define CAMIF_CAM_W07_STADR_BUF_CF_STADR_W07_BIT 0xFFFFFFFF
#define CAMIF_CAM_W07_STADR_BUF_CF_STADR_W07_BITWIDTH 32
// CAM_W07_ENDADR_BUF Register
#define CAMIF_CAM_W07_ENDADR_BUF_OFS             0x00000CE4
// cf_endadr_w07 bitfiled (RO) Reset=0
#define CAMIF_CAM_W07_ENDADR_BUF_CF_ENDADR_W07_MASK 0xFFFFFFFF
#define CAMIF_CAM_W07_ENDADR_BUF_CF_ENDADR_W07_SHIFT 0 
#define CAMIF_CAM_W07_ENDADR_BUF_CF_ENDADR_W07_BIT 0xFFFFFFFF
#define CAMIF_CAM_W07_ENDADR_BUF_CF_ENDADR_W07_BITWIDTH 32
// CAM_W07_HEIGHT_BUF Register
#define CAMIF_CAM_W07_HEIGHT_BUF_OFS             0x00000CE8
// cf_height_w07 bitfiled (RO) Reset=0
#define CAMIF_CAM_W07_HEIGHT_BUF_CF_HEIGHT_W07_MASK 0x3FFF
#define CAMIF_CAM_W07_HEIGHT_BUF_CF_HEIGHT_W07_SHIFT 0 
#define CAMIF_CAM_W07_HEIGHT_BUF_CF_HEIGHT_W07_BIT 0x3FFF
#define CAMIF_CAM_W07_HEIGHT_BUF_CF_HEIGHT_W07_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W07_HEIGHT_BUF_RESERVED_MASK   0xFFFFC000
#define CAMIF_CAM_W07_HEIGHT_BUF_RESERVED_SHIFT  14 
#define CAMIF_CAM_W07_HEIGHT_BUF_RESERVED_BIT    0x3FFFF
#define CAMIF_CAM_W07_HEIGHT_BUF_RESERVED_BITWIDTH 18
// CAM_W07_PITCH_BUF Register
#define CAMIF_CAM_W07_PITCH_BUF_OFS              0x00000CEC
// cf_pitch_w07 bitfiled (RO) Reset=0
#define CAMIF_CAM_W07_PITCH_BUF_CF_PITCH_W07_MASK 0x7FFFF
#define CAMIF_CAM_W07_PITCH_BUF_CF_PITCH_W07_SHIFT 0 
#define CAMIF_CAM_W07_PITCH_BUF_CF_PITCH_W07_BIT 0x7FFFF
#define CAMIF_CAM_W07_PITCH_BUF_CF_PITCH_W07_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W07_PITCH_BUF_RESERVED_MASK    0xFFF80000
#define CAMIF_CAM_W07_PITCH_BUF_RESERVED_SHIFT   19 
#define CAMIF_CAM_W07_PITCH_BUF_RESERVED_BIT     0x1FFF
#define CAMIF_CAM_W07_PITCH_BUF_RESERVED_BITWIDTH 13
// CAM_W07_CFG0_BUF Register
#define CAMIF_CAM_W07_CFG0_BUF_OFS               0x00000CF0
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W07_CFG0_BUF_RESERVED_MASK     0xFF
#define CAMIF_CAM_W07_CFG0_BUF_RESERVED_SHIFT    0 
#define CAMIF_CAM_W07_CFG0_BUF_RESERVED_BIT      0xFF
#define CAMIF_CAM_W07_CFG0_BUF_RESERVED_BITWIDTH 8
// cf_datawidth_w07 bitfiled (RO) Reset=10
#define CAMIF_CAM_W07_CFG0_BUF_CF_DATAWIDTH_W07_MASK 0x300
#define CAMIF_CAM_W07_CFG0_BUF_CF_DATAWIDTH_W07_SHIFT 8 
#define CAMIF_CAM_W07_CFG0_BUF_CF_DATAWIDTH_W07_BIT 0x3
#define CAMIF_CAM_W07_CFG0_BUF_CF_DATAWIDTH_W07_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W07_CFG0_BUF_RESERVED2_MASK    0xFC00
#define CAMIF_CAM_W07_CFG0_BUF_RESERVED2_SHIFT   10 
#define CAMIF_CAM_W07_CFG0_BUF_RESERVED2_BIT     0x3F
#define CAMIF_CAM_W07_CFG0_BUF_RESERVED2_BITWIDTH 6
// cf_sram_th_w07 bitfiled (RO) Reset=0
#define CAMIF_CAM_W07_CFG0_BUF_CF_SRAM_TH_W07_MASK 0x1F0000
#define CAMIF_CAM_W07_CFG0_BUF_CF_SRAM_TH_W07_SHIFT 16 
#define CAMIF_CAM_W07_CFG0_BUF_CF_SRAM_TH_W07_BIT 0x1F
#define CAMIF_CAM_W07_CFG0_BUF_CF_SRAM_TH_W07_BITWIDTH 5
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CAM_W07_CFG0_BUF_RESERVED3_MASK    0xE00000
#define CAMIF_CAM_W07_CFG0_BUF_RESERVED3_SHIFT   21 
#define CAMIF_CAM_W07_CFG0_BUF_RESERVED3_BIT     0x7
#define CAMIF_CAM_W07_CFG0_BUF_RESERVED3_BITWIDTH 3
// cf_buf_th_w07 bitfiled (RO) Reset=0
#define CAMIF_CAM_W07_CFG0_BUF_CF_BUF_TH_W07_MASK 0x3000000
#define CAMIF_CAM_W07_CFG0_BUF_CF_BUF_TH_W07_SHIFT 24 
#define CAMIF_CAM_W07_CFG0_BUF_CF_BUF_TH_W07_BIT 0x3
#define CAMIF_CAM_W07_CFG0_BUF_CF_BUF_TH_W07_BITWIDTH 2
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CAM_W07_CFG0_BUF_RESERVED4_MASK    0xFC000000
#define CAMIF_CAM_W07_CFG0_BUF_RESERVED4_SHIFT   26 
#define CAMIF_CAM_W07_CFG0_BUF_RESERVED4_BIT     0x3F
#define CAMIF_CAM_W07_CFG0_BUF_RESERVED4_BITWIDTH 6
// CAM_W07_CFG1_BUF Register
#define CAMIF_CAM_W07_CFG1_BUF_OFS               0x00000CF4
// cf_maskbyte_w07 bitfiled (RO) Reset=0
#define CAMIF_CAM_W07_CFG1_BUF_CF_MASKBYTE_W07_MASK 0x7
#define CAMIF_CAM_W07_CFG1_BUF_CF_MASKBYTE_W07_SHIFT 0 
#define CAMIF_CAM_W07_CFG1_BUF_CF_MASKBYTE_W07_BIT 0x7
#define CAMIF_CAM_W07_CFG1_BUF_CF_MASKBYTE_W07_BITWIDTH 3
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W07_CFG1_BUF_RESERVED_MASK     0xFFF8
#define CAMIF_CAM_W07_CFG1_BUF_RESERVED_SHIFT    3 
#define CAMIF_CAM_W07_CFG1_BUF_RESERVED_BIT      0x1FFF
#define CAMIF_CAM_W07_CFG1_BUF_RESERVED_BITWIDTH 13
// cf_endian_w07 bitfiled (RO) Reset=1
#define CAMIF_CAM_W07_CFG1_BUF_CF_ENDIAN_W07_MASK 0x10000
#define CAMIF_CAM_W07_CFG1_BUF_CF_ENDIAN_W07_SHIFT 16 
#define CAMIF_CAM_W07_CFG1_BUF_CF_ENDIAN_W07_BIT 0x1
#define CAMIF_CAM_W07_CFG1_BUF_CF_ENDIAN_W07_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W07_CFG1_BUF_RESERVED2_MASK    0xFFFE0000
#define CAMIF_CAM_W07_CFG1_BUF_RESERVED2_SHIFT   17 
#define CAMIF_CAM_W07_CFG1_BUF_RESERVED2_BIT     0x7FFF
#define CAMIF_CAM_W07_CFG1_BUF_RESERVED2_BITWIDTH 15
// CAM_W08_STADR_BUF Register
#define CAMIF_CAM_W08_STADR_BUF_OFS              0x00000D00
// cf_stadr_w08 bitfiled (RO) Reset=0
#define CAMIF_CAM_W08_STADR_BUF_CF_STADR_W08_MASK 0xFFFFFFFF
#define CAMIF_CAM_W08_STADR_BUF_CF_STADR_W08_SHIFT 0 
#define CAMIF_CAM_W08_STADR_BUF_CF_STADR_W08_BIT 0xFFFFFFFF
#define CAMIF_CAM_W08_STADR_BUF_CF_STADR_W08_BITWIDTH 32
// CAM_W08_ENDADR_BUF Register
#define CAMIF_CAM_W08_ENDADR_BUF_OFS             0x00000D04
// cf_endadr_w08 bitfiled (RO) Reset=0
#define CAMIF_CAM_W08_ENDADR_BUF_CF_ENDADR_W08_MASK 0xFFFFFFFF
#define CAMIF_CAM_W08_ENDADR_BUF_CF_ENDADR_W08_SHIFT 0 
#define CAMIF_CAM_W08_ENDADR_BUF_CF_ENDADR_W08_BIT 0xFFFFFFFF
#define CAMIF_CAM_W08_ENDADR_BUF_CF_ENDADR_W08_BITWIDTH 32
// CAM_W08_HEIGHT_BUF Register
#define CAMIF_CAM_W08_HEIGHT_BUF_OFS             0x00000D08
// cf_height_w08 bitfiled (RO) Reset=0
#define CAMIF_CAM_W08_HEIGHT_BUF_CF_HEIGHT_W08_MASK 0x3FFF
#define CAMIF_CAM_W08_HEIGHT_BUF_CF_HEIGHT_W08_SHIFT 0 
#define CAMIF_CAM_W08_HEIGHT_BUF_CF_HEIGHT_W08_BIT 0x3FFF
#define CAMIF_CAM_W08_HEIGHT_BUF_CF_HEIGHT_W08_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W08_HEIGHT_BUF_RESERVED_MASK   0xFFFFC000
#define CAMIF_CAM_W08_HEIGHT_BUF_RESERVED_SHIFT  14 
#define CAMIF_CAM_W08_HEIGHT_BUF_RESERVED_BIT    0x3FFFF
#define CAMIF_CAM_W08_HEIGHT_BUF_RESERVED_BITWIDTH 18
// CAM_W08_PITCH_BUF Register
#define CAMIF_CAM_W08_PITCH_BUF_OFS              0x00000D0C
// cf_pitch_w08 bitfiled (RO) Reset=0
#define CAMIF_CAM_W08_PITCH_BUF_CF_PITCH_W08_MASK 0x7FFFF
#define CAMIF_CAM_W08_PITCH_BUF_CF_PITCH_W08_SHIFT 0 
#define CAMIF_CAM_W08_PITCH_BUF_CF_PITCH_W08_BIT 0x7FFFF
#define CAMIF_CAM_W08_PITCH_BUF_CF_PITCH_W08_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W08_PITCH_BUF_RESERVED_MASK    0xFFF80000
#define CAMIF_CAM_W08_PITCH_BUF_RESERVED_SHIFT   19 
#define CAMIF_CAM_W08_PITCH_BUF_RESERVED_BIT     0x1FFF
#define CAMIF_CAM_W08_PITCH_BUF_RESERVED_BITWIDTH 13
// CAM_W08_CFG0_BUF Register
#define CAMIF_CAM_W08_CFG0_BUF_OFS               0x00000D10
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W08_CFG0_BUF_RESERVED_MASK     0xFF
#define CAMIF_CAM_W08_CFG0_BUF_RESERVED_SHIFT    0 
#define CAMIF_CAM_W08_CFG0_BUF_RESERVED_BIT      0xFF
#define CAMIF_CAM_W08_CFG0_BUF_RESERVED_BITWIDTH 8
// cf_datawidth_w08 bitfiled (RO) Reset=10
#define CAMIF_CAM_W08_CFG0_BUF_CF_DATAWIDTH_W08_MASK 0x300
#define CAMIF_CAM_W08_CFG0_BUF_CF_DATAWIDTH_W08_SHIFT 8 
#define CAMIF_CAM_W08_CFG0_BUF_CF_DATAWIDTH_W08_BIT 0x3
#define CAMIF_CAM_W08_CFG0_BUF_CF_DATAWIDTH_W08_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W08_CFG0_BUF_RESERVED2_MASK    0xFC00
#define CAMIF_CAM_W08_CFG0_BUF_RESERVED2_SHIFT   10 
#define CAMIF_CAM_W08_CFG0_BUF_RESERVED2_BIT     0x3F
#define CAMIF_CAM_W08_CFG0_BUF_RESERVED2_BITWIDTH 6
// cf_sram_th_w08 bitfiled (RO) Reset=0
#define CAMIF_CAM_W08_CFG0_BUF_CF_SRAM_TH_W08_MASK 0x1F0000
#define CAMIF_CAM_W08_CFG0_BUF_CF_SRAM_TH_W08_SHIFT 16 
#define CAMIF_CAM_W08_CFG0_BUF_CF_SRAM_TH_W08_BIT 0x1F
#define CAMIF_CAM_W08_CFG0_BUF_CF_SRAM_TH_W08_BITWIDTH 5
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CAM_W08_CFG0_BUF_RESERVED3_MASK    0xE00000
#define CAMIF_CAM_W08_CFG0_BUF_RESERVED3_SHIFT   21 
#define CAMIF_CAM_W08_CFG0_BUF_RESERVED3_BIT     0x7
#define CAMIF_CAM_W08_CFG0_BUF_RESERVED3_BITWIDTH 3
// cf_buf_th_w08 bitfiled (RO) Reset=0
#define CAMIF_CAM_W08_CFG0_BUF_CF_BUF_TH_W08_MASK 0x3000000
#define CAMIF_CAM_W08_CFG0_BUF_CF_BUF_TH_W08_SHIFT 24 
#define CAMIF_CAM_W08_CFG0_BUF_CF_BUF_TH_W08_BIT 0x3
#define CAMIF_CAM_W08_CFG0_BUF_CF_BUF_TH_W08_BITWIDTH 2
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CAM_W08_CFG0_BUF_RESERVED4_MASK    0xFC000000
#define CAMIF_CAM_W08_CFG0_BUF_RESERVED4_SHIFT   26 
#define CAMIF_CAM_W08_CFG0_BUF_RESERVED4_BIT     0x3F
#define CAMIF_CAM_W08_CFG0_BUF_RESERVED4_BITWIDTH 6
// CAM_W08_CFG1_BUF Register
#define CAMIF_CAM_W08_CFG1_BUF_OFS               0x00000D14
// cf_maskbyte_w08 bitfiled (RO) Reset=0
#define CAMIF_CAM_W08_CFG1_BUF_CF_MASKBYTE_W08_MASK 0x7
#define CAMIF_CAM_W08_CFG1_BUF_CF_MASKBYTE_W08_SHIFT 0 
#define CAMIF_CAM_W08_CFG1_BUF_CF_MASKBYTE_W08_BIT 0x7
#define CAMIF_CAM_W08_CFG1_BUF_CF_MASKBYTE_W08_BITWIDTH 3
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W08_CFG1_BUF_RESERVED_MASK     0xFFF8
#define CAMIF_CAM_W08_CFG1_BUF_RESERVED_SHIFT    3 
#define CAMIF_CAM_W08_CFG1_BUF_RESERVED_BIT      0x1FFF
#define CAMIF_CAM_W08_CFG1_BUF_RESERVED_BITWIDTH 13
// cf_endian_w08 bitfiled (RO) Reset=1
#define CAMIF_CAM_W08_CFG1_BUF_CF_ENDIAN_W08_MASK 0x10000
#define CAMIF_CAM_W08_CFG1_BUF_CF_ENDIAN_W08_SHIFT 16 
#define CAMIF_CAM_W08_CFG1_BUF_CF_ENDIAN_W08_BIT 0x1
#define CAMIF_CAM_W08_CFG1_BUF_CF_ENDIAN_W08_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W08_CFG1_BUF_RESERVED2_MASK    0xFFFE0000
#define CAMIF_CAM_W08_CFG1_BUF_RESERVED2_SHIFT   17 
#define CAMIF_CAM_W08_CFG1_BUF_RESERVED2_BIT     0x7FFF
#define CAMIF_CAM_W08_CFG1_BUF_RESERVED2_BITWIDTH 15
// CAM_W09_STADR_BUF Register
#define CAMIF_CAM_W09_STADR_BUF_OFS              0x00000D20
// cf_stadr_w09 bitfiled (RO) Reset=0
#define CAMIF_CAM_W09_STADR_BUF_CF_STADR_W09_MASK 0xFFFFFFFF
#define CAMIF_CAM_W09_STADR_BUF_CF_STADR_W09_SHIFT 0 
#define CAMIF_CAM_W09_STADR_BUF_CF_STADR_W09_BIT 0xFFFFFFFF
#define CAMIF_CAM_W09_STADR_BUF_CF_STADR_W09_BITWIDTH 32
// CAM_W09_ENDADR_BUF Register
#define CAMIF_CAM_W09_ENDADR_BUF_OFS             0x00000D24
// cf_endadr_w09 bitfiled (RO) Reset=0
#define CAMIF_CAM_W09_ENDADR_BUF_CF_ENDADR_W09_MASK 0xFFFFFFFF
#define CAMIF_CAM_W09_ENDADR_BUF_CF_ENDADR_W09_SHIFT 0 
#define CAMIF_CAM_W09_ENDADR_BUF_CF_ENDADR_W09_BIT 0xFFFFFFFF
#define CAMIF_CAM_W09_ENDADR_BUF_CF_ENDADR_W09_BITWIDTH 32
// CAM_W09_HEIGHT_BUF Register
#define CAMIF_CAM_W09_HEIGHT_BUF_OFS             0x00000D28
// cf_height_w09 bitfiled (RO) Reset=0
#define CAMIF_CAM_W09_HEIGHT_BUF_CF_HEIGHT_W09_MASK 0x3FFF
#define CAMIF_CAM_W09_HEIGHT_BUF_CF_HEIGHT_W09_SHIFT 0 
#define CAMIF_CAM_W09_HEIGHT_BUF_CF_HEIGHT_W09_BIT 0x3FFF
#define CAMIF_CAM_W09_HEIGHT_BUF_CF_HEIGHT_W09_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W09_HEIGHT_BUF_RESERVED_MASK   0xFFFFC000
#define CAMIF_CAM_W09_HEIGHT_BUF_RESERVED_SHIFT  14 
#define CAMIF_CAM_W09_HEIGHT_BUF_RESERVED_BIT    0x3FFFF
#define CAMIF_CAM_W09_HEIGHT_BUF_RESERVED_BITWIDTH 18
// CAM_W09_PITCH_BUF Register
#define CAMIF_CAM_W09_PITCH_BUF_OFS              0x00000D2C
// cf_pitch_w09 bitfiled (RO) Reset=0
#define CAMIF_CAM_W09_PITCH_BUF_CF_PITCH_W09_MASK 0x7FFFF
#define CAMIF_CAM_W09_PITCH_BUF_CF_PITCH_W09_SHIFT 0 
#define CAMIF_CAM_W09_PITCH_BUF_CF_PITCH_W09_BIT 0x7FFFF
#define CAMIF_CAM_W09_PITCH_BUF_CF_PITCH_W09_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W09_PITCH_BUF_RESERVED_MASK    0xFFF80000
#define CAMIF_CAM_W09_PITCH_BUF_RESERVED_SHIFT   19 
#define CAMIF_CAM_W09_PITCH_BUF_RESERVED_BIT     0x1FFF
#define CAMIF_CAM_W09_PITCH_BUF_RESERVED_BITWIDTH 13
// CAM_W09_CFG0_BUF Register
#define CAMIF_CAM_W09_CFG0_BUF_OFS               0x00000D30
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W09_CFG0_BUF_RESERVED_MASK     0xFF
#define CAMIF_CAM_W09_CFG0_BUF_RESERVED_SHIFT    0 
#define CAMIF_CAM_W09_CFG0_BUF_RESERVED_BIT      0xFF
#define CAMIF_CAM_W09_CFG0_BUF_RESERVED_BITWIDTH 8
// cf_datawidth_w09 bitfiled (RO) Reset=10
#define CAMIF_CAM_W09_CFG0_BUF_CF_DATAWIDTH_W09_MASK 0x300
#define CAMIF_CAM_W09_CFG0_BUF_CF_DATAWIDTH_W09_SHIFT 8 
#define CAMIF_CAM_W09_CFG0_BUF_CF_DATAWIDTH_W09_BIT 0x3
#define CAMIF_CAM_W09_CFG0_BUF_CF_DATAWIDTH_W09_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W09_CFG0_BUF_RESERVED2_MASK    0xFC00
#define CAMIF_CAM_W09_CFG0_BUF_RESERVED2_SHIFT   10 
#define CAMIF_CAM_W09_CFG0_BUF_RESERVED2_BIT     0x3F
#define CAMIF_CAM_W09_CFG0_BUF_RESERVED2_BITWIDTH 6
// cf_sram_th_w09 bitfiled (RO) Reset=0
#define CAMIF_CAM_W09_CFG0_BUF_CF_SRAM_TH_W09_MASK 0x1F0000
#define CAMIF_CAM_W09_CFG0_BUF_CF_SRAM_TH_W09_SHIFT 16 
#define CAMIF_CAM_W09_CFG0_BUF_CF_SRAM_TH_W09_BIT 0x1F
#define CAMIF_CAM_W09_CFG0_BUF_CF_SRAM_TH_W09_BITWIDTH 5
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CAM_W09_CFG0_BUF_RESERVED3_MASK    0xE00000
#define CAMIF_CAM_W09_CFG0_BUF_RESERVED3_SHIFT   21 
#define CAMIF_CAM_W09_CFG0_BUF_RESERVED3_BIT     0x7
#define CAMIF_CAM_W09_CFG0_BUF_RESERVED3_BITWIDTH 3
// cf_buf_th_w09 bitfiled (RO) Reset=0
#define CAMIF_CAM_W09_CFG0_BUF_CF_BUF_TH_W09_MASK 0x3000000
#define CAMIF_CAM_W09_CFG0_BUF_CF_BUF_TH_W09_SHIFT 24 
#define CAMIF_CAM_W09_CFG0_BUF_CF_BUF_TH_W09_BIT 0x3
#define CAMIF_CAM_W09_CFG0_BUF_CF_BUF_TH_W09_BITWIDTH 2
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CAM_W09_CFG0_BUF_RESERVED4_MASK    0xFC000000
#define CAMIF_CAM_W09_CFG0_BUF_RESERVED4_SHIFT   26 
#define CAMIF_CAM_W09_CFG0_BUF_RESERVED4_BIT     0x3F
#define CAMIF_CAM_W09_CFG0_BUF_RESERVED4_BITWIDTH 6
// CAM_W09_CFG1_BUF Register
#define CAMIF_CAM_W09_CFG1_BUF_OFS               0x00000D34
// cf_maskbyte_w09 bitfiled (RO) Reset=0
#define CAMIF_CAM_W09_CFG1_BUF_CF_MASKBYTE_W09_MASK 0x7
#define CAMIF_CAM_W09_CFG1_BUF_CF_MASKBYTE_W09_SHIFT 0 
#define CAMIF_CAM_W09_CFG1_BUF_CF_MASKBYTE_W09_BIT 0x7
#define CAMIF_CAM_W09_CFG1_BUF_CF_MASKBYTE_W09_BITWIDTH 3
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W09_CFG1_BUF_RESERVED_MASK     0xFFF8
#define CAMIF_CAM_W09_CFG1_BUF_RESERVED_SHIFT    3 
#define CAMIF_CAM_W09_CFG1_BUF_RESERVED_BIT      0x1FFF
#define CAMIF_CAM_W09_CFG1_BUF_RESERVED_BITWIDTH 13
// cf_endian_w09 bitfiled (RO) Reset=1
#define CAMIF_CAM_W09_CFG1_BUF_CF_ENDIAN_W09_MASK 0x10000
#define CAMIF_CAM_W09_CFG1_BUF_CF_ENDIAN_W09_SHIFT 16 
#define CAMIF_CAM_W09_CFG1_BUF_CF_ENDIAN_W09_BIT 0x1
#define CAMIF_CAM_W09_CFG1_BUF_CF_ENDIAN_W09_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W09_CFG1_BUF_RESERVED2_MASK    0xFFFE0000
#define CAMIF_CAM_W09_CFG1_BUF_RESERVED2_SHIFT   17 
#define CAMIF_CAM_W09_CFG1_BUF_RESERVED2_BIT     0x7FFF
#define CAMIF_CAM_W09_CFG1_BUF_RESERVED2_BITWIDTH 15
// CAM_W10_STADR_BUF Register
#define CAMIF_CAM_W10_STADR_BUF_OFS              0x00000D40
// cf_stadr_w10 bitfiled (RO) Reset=0
#define CAMIF_CAM_W10_STADR_BUF_CF_STADR_W10_MASK 0xFFFFFFFF
#define CAMIF_CAM_W10_STADR_BUF_CF_STADR_W10_SHIFT 0 
#define CAMIF_CAM_W10_STADR_BUF_CF_STADR_W10_BIT 0xFFFFFFFF
#define CAMIF_CAM_W10_STADR_BUF_CF_STADR_W10_BITWIDTH 32
// CAM_W10_ENDADR_BUF Register
#define CAMIF_CAM_W10_ENDADR_BUF_OFS             0x00000D44
// cf_endadr_w10 bitfiled (RO) Reset=0
#define CAMIF_CAM_W10_ENDADR_BUF_CF_ENDADR_W10_MASK 0xFFFFFFFF
#define CAMIF_CAM_W10_ENDADR_BUF_CF_ENDADR_W10_SHIFT 0 
#define CAMIF_CAM_W10_ENDADR_BUF_CF_ENDADR_W10_BIT 0xFFFFFFFF
#define CAMIF_CAM_W10_ENDADR_BUF_CF_ENDADR_W10_BITWIDTH 32
// CAM_W10_HEIGHT_BUF Register
#define CAMIF_CAM_W10_HEIGHT_BUF_OFS             0x00000D48
// cf_height_w10 bitfiled (RO) Reset=0
#define CAMIF_CAM_W10_HEIGHT_BUF_CF_HEIGHT_W10_MASK 0x3FFF
#define CAMIF_CAM_W10_HEIGHT_BUF_CF_HEIGHT_W10_SHIFT 0 
#define CAMIF_CAM_W10_HEIGHT_BUF_CF_HEIGHT_W10_BIT 0x3FFF
#define CAMIF_CAM_W10_HEIGHT_BUF_CF_HEIGHT_W10_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W10_HEIGHT_BUF_RESERVED_MASK   0xFFFFC000
#define CAMIF_CAM_W10_HEIGHT_BUF_RESERVED_SHIFT  14 
#define CAMIF_CAM_W10_HEIGHT_BUF_RESERVED_BIT    0x3FFFF
#define CAMIF_CAM_W10_HEIGHT_BUF_RESERVED_BITWIDTH 18
// CAM_W10_PITCH_BUF Register
#define CAMIF_CAM_W10_PITCH_BUF_OFS              0x00000D4C
// cf_pitch_w10 bitfiled (RO) Reset=0
#define CAMIF_CAM_W10_PITCH_BUF_CF_PITCH_W10_MASK 0x7FFFF
#define CAMIF_CAM_W10_PITCH_BUF_CF_PITCH_W10_SHIFT 0 
#define CAMIF_CAM_W10_PITCH_BUF_CF_PITCH_W10_BIT 0x7FFFF
#define CAMIF_CAM_W10_PITCH_BUF_CF_PITCH_W10_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W10_PITCH_BUF_RESERVED_MASK    0xFFF80000
#define CAMIF_CAM_W10_PITCH_BUF_RESERVED_SHIFT   19 
#define CAMIF_CAM_W10_PITCH_BUF_RESERVED_BIT     0x1FFF
#define CAMIF_CAM_W10_PITCH_BUF_RESERVED_BITWIDTH 13
// CAM_W10_CFG0_BUF Register
#define CAMIF_CAM_W10_CFG0_BUF_OFS               0x00000D50
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W10_CFG0_BUF_RESERVED_MASK     0xFF
#define CAMIF_CAM_W10_CFG0_BUF_RESERVED_SHIFT    0 
#define CAMIF_CAM_W10_CFG0_BUF_RESERVED_BIT      0xFF
#define CAMIF_CAM_W10_CFG0_BUF_RESERVED_BITWIDTH 8
// cf_datawidth_w10 bitfiled (RO) Reset=10
#define CAMIF_CAM_W10_CFG0_BUF_CF_DATAWIDTH_W10_MASK 0x300
#define CAMIF_CAM_W10_CFG0_BUF_CF_DATAWIDTH_W10_SHIFT 8 
#define CAMIF_CAM_W10_CFG0_BUF_CF_DATAWIDTH_W10_BIT 0x3
#define CAMIF_CAM_W10_CFG0_BUF_CF_DATAWIDTH_W10_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W10_CFG0_BUF_RESERVED2_MASK    0xFC00
#define CAMIF_CAM_W10_CFG0_BUF_RESERVED2_SHIFT   10 
#define CAMIF_CAM_W10_CFG0_BUF_RESERVED2_BIT     0x3F
#define CAMIF_CAM_W10_CFG0_BUF_RESERVED2_BITWIDTH 6
// cf_sram_th_w10 bitfiled (RO) Reset=0
#define CAMIF_CAM_W10_CFG0_BUF_CF_SRAM_TH_W10_MASK 0x1F0000
#define CAMIF_CAM_W10_CFG0_BUF_CF_SRAM_TH_W10_SHIFT 16 
#define CAMIF_CAM_W10_CFG0_BUF_CF_SRAM_TH_W10_BIT 0x1F
#define CAMIF_CAM_W10_CFG0_BUF_CF_SRAM_TH_W10_BITWIDTH 5
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CAM_W10_CFG0_BUF_RESERVED3_MASK    0xE00000
#define CAMIF_CAM_W10_CFG0_BUF_RESERVED3_SHIFT   21 
#define CAMIF_CAM_W10_CFG0_BUF_RESERVED3_BIT     0x7
#define CAMIF_CAM_W10_CFG0_BUF_RESERVED3_BITWIDTH 3
// cf_buf_th_w10 bitfiled (RO) Reset=0
#define CAMIF_CAM_W10_CFG0_BUF_CF_BUF_TH_W10_MASK 0x3000000
#define CAMIF_CAM_W10_CFG0_BUF_CF_BUF_TH_W10_SHIFT 24 
#define CAMIF_CAM_W10_CFG0_BUF_CF_BUF_TH_W10_BIT 0x3
#define CAMIF_CAM_W10_CFG0_BUF_CF_BUF_TH_W10_BITWIDTH 2
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CAM_W10_CFG0_BUF_RESERVED4_MASK    0xFC000000
#define CAMIF_CAM_W10_CFG0_BUF_RESERVED4_SHIFT   26 
#define CAMIF_CAM_W10_CFG0_BUF_RESERVED4_BIT     0x3F
#define CAMIF_CAM_W10_CFG0_BUF_RESERVED4_BITWIDTH 6
// CAM_W10_CFG1_BUF Register
#define CAMIF_CAM_W10_CFG1_BUF_OFS               0x00000D54
// cf_maskbyte_w10 bitfiled (RO) Reset=0
#define CAMIF_CAM_W10_CFG1_BUF_CF_MASKBYTE_W10_MASK 0x7
#define CAMIF_CAM_W10_CFG1_BUF_CF_MASKBYTE_W10_SHIFT 0 
#define CAMIF_CAM_W10_CFG1_BUF_CF_MASKBYTE_W10_BIT 0x7
#define CAMIF_CAM_W10_CFG1_BUF_CF_MASKBYTE_W10_BITWIDTH 3
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W10_CFG1_BUF_RESERVED_MASK     0xFFF8
#define CAMIF_CAM_W10_CFG1_BUF_RESERVED_SHIFT    3 
#define CAMIF_CAM_W10_CFG1_BUF_RESERVED_BIT      0x1FFF
#define CAMIF_CAM_W10_CFG1_BUF_RESERVED_BITWIDTH 13
// cf_endian_w10 bitfiled (RO) Reset=1
#define CAMIF_CAM_W10_CFG1_BUF_CF_ENDIAN_W10_MASK 0x10000
#define CAMIF_CAM_W10_CFG1_BUF_CF_ENDIAN_W10_SHIFT 16 
#define CAMIF_CAM_W10_CFG1_BUF_CF_ENDIAN_W10_BIT 0x1
#define CAMIF_CAM_W10_CFG1_BUF_CF_ENDIAN_W10_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W10_CFG1_BUF_RESERVED2_MASK    0xFFFE0000
#define CAMIF_CAM_W10_CFG1_BUF_RESERVED2_SHIFT   17 
#define CAMIF_CAM_W10_CFG1_BUF_RESERVED2_BIT     0x7FFF
#define CAMIF_CAM_W10_CFG1_BUF_RESERVED2_BITWIDTH 15
// CAM_W11_STADR_BUF Register
#define CAMIF_CAM_W11_STADR_BUF_OFS              0x00000D60
// cf_stadr_w11 bitfiled (RO) Reset=0
#define CAMIF_CAM_W11_STADR_BUF_CF_STADR_W11_MASK 0xFFFFFFFF
#define CAMIF_CAM_W11_STADR_BUF_CF_STADR_W11_SHIFT 0 
#define CAMIF_CAM_W11_STADR_BUF_CF_STADR_W11_BIT 0xFFFFFFFF
#define CAMIF_CAM_W11_STADR_BUF_CF_STADR_W11_BITWIDTH 32
// CAM_W11_ENDADR_BUF Register
#define CAMIF_CAM_W11_ENDADR_BUF_OFS             0x00000D64
// cf_endadr_w11 bitfiled (RO) Reset=0
#define CAMIF_CAM_W11_ENDADR_BUF_CF_ENDADR_W11_MASK 0xFFFFFFFF
#define CAMIF_CAM_W11_ENDADR_BUF_CF_ENDADR_W11_SHIFT 0 
#define CAMIF_CAM_W11_ENDADR_BUF_CF_ENDADR_W11_BIT 0xFFFFFFFF
#define CAMIF_CAM_W11_ENDADR_BUF_CF_ENDADR_W11_BITWIDTH 32
// CAM_W11_HEIGHT_BUF Register
#define CAMIF_CAM_W11_HEIGHT_BUF_OFS             0x00000D68
// cf_height_w11 bitfiled (RO) Reset=0
#define CAMIF_CAM_W11_HEIGHT_BUF_CF_HEIGHT_W11_MASK 0x3FFF
#define CAMIF_CAM_W11_HEIGHT_BUF_CF_HEIGHT_W11_SHIFT 0 
#define CAMIF_CAM_W11_HEIGHT_BUF_CF_HEIGHT_W11_BIT 0x3FFF
#define CAMIF_CAM_W11_HEIGHT_BUF_CF_HEIGHT_W11_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W11_HEIGHT_BUF_RESERVED_MASK   0xFFFFC000
#define CAMIF_CAM_W11_HEIGHT_BUF_RESERVED_SHIFT  14 
#define CAMIF_CAM_W11_HEIGHT_BUF_RESERVED_BIT    0x3FFFF
#define CAMIF_CAM_W11_HEIGHT_BUF_RESERVED_BITWIDTH 18
// CAM_W11_PITCH_BUF Register
#define CAMIF_CAM_W11_PITCH_BUF_OFS              0x00000D6C
// cf_pitch_w11 bitfiled (RO) Reset=0
#define CAMIF_CAM_W11_PITCH_BUF_CF_PITCH_W11_MASK 0x7FFFF
#define CAMIF_CAM_W11_PITCH_BUF_CF_PITCH_W11_SHIFT 0 
#define CAMIF_CAM_W11_PITCH_BUF_CF_PITCH_W11_BIT 0x7FFFF
#define CAMIF_CAM_W11_PITCH_BUF_CF_PITCH_W11_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W11_PITCH_BUF_RESERVED_MASK    0xFFF80000
#define CAMIF_CAM_W11_PITCH_BUF_RESERVED_SHIFT   19 
#define CAMIF_CAM_W11_PITCH_BUF_RESERVED_BIT     0x1FFF
#define CAMIF_CAM_W11_PITCH_BUF_RESERVED_BITWIDTH 13
// CAM_W11_CFG0_BUF Register
#define CAMIF_CAM_W11_CFG0_BUF_OFS               0x00000D70
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W11_CFG0_BUF_RESERVED_MASK     0xFF
#define CAMIF_CAM_W11_CFG0_BUF_RESERVED_SHIFT    0 
#define CAMIF_CAM_W11_CFG0_BUF_RESERVED_BIT      0xFF
#define CAMIF_CAM_W11_CFG0_BUF_RESERVED_BITWIDTH 8
// cf_datawidth_w11 bitfiled (RO) Reset=10
#define CAMIF_CAM_W11_CFG0_BUF_CF_DATAWIDTH_W11_MASK 0x300
#define CAMIF_CAM_W11_CFG0_BUF_CF_DATAWIDTH_W11_SHIFT 8 
#define CAMIF_CAM_W11_CFG0_BUF_CF_DATAWIDTH_W11_BIT 0x3
#define CAMIF_CAM_W11_CFG0_BUF_CF_DATAWIDTH_W11_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W11_CFG0_BUF_RESERVED2_MASK    0xFC00
#define CAMIF_CAM_W11_CFG0_BUF_RESERVED2_SHIFT   10 
#define CAMIF_CAM_W11_CFG0_BUF_RESERVED2_BIT     0x3F
#define CAMIF_CAM_W11_CFG0_BUF_RESERVED2_BITWIDTH 6
// cf_sram_th_w11 bitfiled (RO) Reset=0
#define CAMIF_CAM_W11_CFG0_BUF_CF_SRAM_TH_W11_MASK 0x1F0000
#define CAMIF_CAM_W11_CFG0_BUF_CF_SRAM_TH_W11_SHIFT 16 
#define CAMIF_CAM_W11_CFG0_BUF_CF_SRAM_TH_W11_BIT 0x1F
#define CAMIF_CAM_W11_CFG0_BUF_CF_SRAM_TH_W11_BITWIDTH 5
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CAM_W11_CFG0_BUF_RESERVED3_MASK    0xE00000
#define CAMIF_CAM_W11_CFG0_BUF_RESERVED3_SHIFT   21 
#define CAMIF_CAM_W11_CFG0_BUF_RESERVED3_BIT     0x7
#define CAMIF_CAM_W11_CFG0_BUF_RESERVED3_BITWIDTH 3
// cf_buf_th_w11 bitfiled (RO) Reset=0
#define CAMIF_CAM_W11_CFG0_BUF_CF_BUF_TH_W11_MASK 0x3000000
#define CAMIF_CAM_W11_CFG0_BUF_CF_BUF_TH_W11_SHIFT 24 
#define CAMIF_CAM_W11_CFG0_BUF_CF_BUF_TH_W11_BIT 0x3
#define CAMIF_CAM_W11_CFG0_BUF_CF_BUF_TH_W11_BITWIDTH 2
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CAM_W11_CFG0_BUF_RESERVED4_MASK    0xFC000000
#define CAMIF_CAM_W11_CFG0_BUF_RESERVED4_SHIFT   26 
#define CAMIF_CAM_W11_CFG0_BUF_RESERVED4_BIT     0x3F
#define CAMIF_CAM_W11_CFG0_BUF_RESERVED4_BITWIDTH 6
// CAM_W11_CFG1_BUF Register
#define CAMIF_CAM_W11_CFG1_BUF_OFS               0x00000D74
// cf_maskbyte_w11 bitfiled (RO) Reset=0
#define CAMIF_CAM_W11_CFG1_BUF_CF_MASKBYTE_W11_MASK 0x7
#define CAMIF_CAM_W11_CFG1_BUF_CF_MASKBYTE_W11_SHIFT 0 
#define CAMIF_CAM_W11_CFG1_BUF_CF_MASKBYTE_W11_BIT 0x7
#define CAMIF_CAM_W11_CFG1_BUF_CF_MASKBYTE_W11_BITWIDTH 3
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W11_CFG1_BUF_RESERVED_MASK     0xFFF8
#define CAMIF_CAM_W11_CFG1_BUF_RESERVED_SHIFT    3 
#define CAMIF_CAM_W11_CFG1_BUF_RESERVED_BIT      0x1FFF
#define CAMIF_CAM_W11_CFG1_BUF_RESERVED_BITWIDTH 13
// cf_endian_w11 bitfiled (RO) Reset=1
#define CAMIF_CAM_W11_CFG1_BUF_CF_ENDIAN_W11_MASK 0x10000
#define CAMIF_CAM_W11_CFG1_BUF_CF_ENDIAN_W11_SHIFT 16 
#define CAMIF_CAM_W11_CFG1_BUF_CF_ENDIAN_W11_BIT 0x1
#define CAMIF_CAM_W11_CFG1_BUF_CF_ENDIAN_W11_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_W11_CFG1_BUF_RESERVED2_MASK    0xFFFE0000
#define CAMIF_CAM_W11_CFG1_BUF_RESERVED2_SHIFT   17 
#define CAMIF_CAM_W11_CFG1_BUF_RESERVED2_BIT     0x7FFF
#define CAMIF_CAM_W11_CFG1_BUF_RESERVED2_BITWIDTH 15
// CAM_STATUS Register
#define CAMIF_CAM_STATUS_OFS                     0x00000E00
// mb_error_region bitfiled (RW) Reset=0
#define CAMIF_CAM_STATUS_MB_ERROR_REGION_MASK    0x1
#define CAMIF_CAM_STATUS_MB_ERROR_REGION_SHIFT   0 
#define CAMIF_CAM_STATUS_MB_ERROR_REGION_BIT     0x1
#define CAMIF_CAM_STATUS_MB_ERROR_REGION_BITWIDTH 1
// mb_error_inband bitfiled (RW) Reset=0
#define CAMIF_CAM_STATUS_MB_ERROR_INBAND_MASK    0x2
#define CAMIF_CAM_STATUS_MB_ERROR_INBAND_SHIFT   1 
#define CAMIF_CAM_STATUS_MB_ERROR_INBAND_BIT     0x1
#define CAMIF_CAM_STATUS_MB_ERROR_INBAND_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_STATUS_RESERVED_MASK           0xFC
#define CAMIF_CAM_STATUS_RESERVED_SHIFT          2 
#define CAMIF_CAM_STATUS_RESERVED_BIT            0x3F
#define CAMIF_CAM_STATUS_RESERVED_BITWIDTH       6
// cmd_num bitfiled (RO) Reset=0
#define CAMIF_CAM_STATUS_CMD_NUM_MASK            0x700
#define CAMIF_CAM_STATUS_CMD_NUM_SHIFT           8 
#define CAMIF_CAM_STATUS_CMD_NUM_BIT             0x7
#define CAMIF_CAM_STATUS_CMD_NUM_BITWIDTH        3
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_STATUS_RESERVED2_MASK          0xF800
#define CAMIF_CAM_STATUS_RESERVED2_SHIFT         11 
#define CAMIF_CAM_STATUS_RESERVED2_BIT           0x1F
#define CAMIF_CAM_STATUS_RESERVED2_BITWIDTH      5
// accmd_num bitfiled (RO) Reset=0
#define CAMIF_CAM_STATUS_ACCMD_NUM_MASK          0xF0000
#define CAMIF_CAM_STATUS_ACCMD_NUM_SHIFT         16 
#define CAMIF_CAM_STATUS_ACCMD_NUM_BIT           0xF
#define CAMIF_CAM_STATUS_ACCMD_NUM_BITWIDTH      4
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CAM_STATUS_RESERVED3_MASK          0xFFF00000
#define CAMIF_CAM_STATUS_RESERVED3_SHIFT         20 
#define CAMIF_CAM_STATUS_RESERVED3_BIT           0xFFF
#define CAMIF_CAM_STATUS_RESERVED3_BITWIDTH      12
// CAM_INT Register
#define CAMIF_CAM_INT_OFS                        0x00000E04
// int_g00 bitfiled (RW) Reset=0
#define CAMIF_CAM_INT_INT_G00_MASK               0x1
#define CAMIF_CAM_INT_INT_G00_SHIFT              0 
#define CAMIF_CAM_INT_INT_G00_BIT                0x1
#define CAMIF_CAM_INT_INT_G00_BITWIDTH           1
// int_g01 bitfiled (RW) Reset=0
#define CAMIF_CAM_INT_INT_G01_MASK               0x2
#define CAMIF_CAM_INT_INT_G01_SHIFT              1 
#define CAMIF_CAM_INT_INT_G01_BIT                0x1
#define CAMIF_CAM_INT_INT_G01_BITWIDTH           1
// int_g02 bitfiled (RW) Reset=0
#define CAMIF_CAM_INT_INT_G02_MASK               0x4
#define CAMIF_CAM_INT_INT_G02_SHIFT              2 
#define CAMIF_CAM_INT_INT_G02_BIT                0x1
#define CAMIF_CAM_INT_INT_G02_BITWIDTH           1
// int_g03 bitfiled (RW) Reset=0
#define CAMIF_CAM_INT_INT_G03_MASK               0x8
#define CAMIF_CAM_INT_INT_G03_SHIFT              3 
#define CAMIF_CAM_INT_INT_G03_BIT                0x1
#define CAMIF_CAM_INT_INT_G03_BITWIDTH           1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_INT_RESERVED_MASK              0x7FF0
#define CAMIF_CAM_INT_RESERVED_SHIFT             4 
#define CAMIF_CAM_INT_RESERVED_BIT               0x7FF
#define CAMIF_CAM_INT_RESERVED_BITWIDTH          11
// mb_err bitfiled (RW) Reset=0
#define CAMIF_CAM_INT_MB_ERR_MASK                0x8000
#define CAMIF_CAM_INT_MB_ERR_SHIFT               15 
#define CAMIF_CAM_INT_MB_ERR_BIT                 0x1
#define CAMIF_CAM_INT_MB_ERR_BITWIDTH            1
// abort_g00 bitfiled (RW) Reset=0
#define CAMIF_CAM_INT_ABORT_G00_MASK             0x10000
#define CAMIF_CAM_INT_ABORT_G00_SHIFT            16 
#define CAMIF_CAM_INT_ABORT_G00_BIT              0x1
#define CAMIF_CAM_INT_ABORT_G00_BITWIDTH         1
// abort_g01 bitfiled (RW) Reset=0
#define CAMIF_CAM_INT_ABORT_G01_MASK             0x20000
#define CAMIF_CAM_INT_ABORT_G01_SHIFT            17 
#define CAMIF_CAM_INT_ABORT_G01_BIT              0x1
#define CAMIF_CAM_INT_ABORT_G01_BITWIDTH         1
// abort_g02 bitfiled (RW) Reset=0
#define CAMIF_CAM_INT_ABORT_G02_MASK             0x40000
#define CAMIF_CAM_INT_ABORT_G02_SHIFT            18 
#define CAMIF_CAM_INT_ABORT_G02_BIT              0x1
#define CAMIF_CAM_INT_ABORT_G02_BITWIDTH         1
// abort_g03 bitfiled (RW) Reset=0
#define CAMIF_CAM_INT_ABORT_G03_MASK             0x80000
#define CAMIF_CAM_INT_ABORT_G03_SHIFT            19 
#define CAMIF_CAM_INT_ABORT_G03_BIT              0x1
#define CAMIF_CAM_INT_ABORT_G03_BITWIDTH         1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAM_INT_RESERVED2_MASK             0xFFF00000
#define CAMIF_CAM_INT_RESERVED2_SHIFT            20 
#define CAMIF_CAM_INT_RESERVED2_BIT              0xFFF
#define CAMIF_CAM_INT_RESERVED2_BITWIDTH         12
// CAM_W_SRAM Register
#define CAMIF_CAM_W_SRAM_OFS                     0x00000E0C
// full_w00 bitfiled (RO) Reset=0
#define CAMIF_CAM_W_SRAM_FULL_W00_MASK           0x1
#define CAMIF_CAM_W_SRAM_FULL_W00_SHIFT          0 
#define CAMIF_CAM_W_SRAM_FULL_W00_BIT            0x1
#define CAMIF_CAM_W_SRAM_FULL_W00_BITWIDTH       1
// full_w01 bitfiled (RO) Reset=0
#define CAMIF_CAM_W_SRAM_FULL_W01_MASK           0x2
#define CAMIF_CAM_W_SRAM_FULL_W01_SHIFT          1 
#define CAMIF_CAM_W_SRAM_FULL_W01_BIT            0x1
#define CAMIF_CAM_W_SRAM_FULL_W01_BITWIDTH       1
// full_w02 bitfiled (RO) Reset=0
#define CAMIF_CAM_W_SRAM_FULL_W02_MASK           0x4
#define CAMIF_CAM_W_SRAM_FULL_W02_SHIFT          2 
#define CAMIF_CAM_W_SRAM_FULL_W02_BIT            0x1
#define CAMIF_CAM_W_SRAM_FULL_W02_BITWIDTH       1
// full_w03 bitfiled (RO) Reset=0
#define CAMIF_CAM_W_SRAM_FULL_W03_MASK           0x8
#define CAMIF_CAM_W_SRAM_FULL_W03_SHIFT          3 
#define CAMIF_CAM_W_SRAM_FULL_W03_BIT            0x1
#define CAMIF_CAM_W_SRAM_FULL_W03_BITWIDTH       1
// full_w04 bitfiled (RO) Reset=0
#define CAMIF_CAM_W_SRAM_FULL_W04_MASK           0x10
#define CAMIF_CAM_W_SRAM_FULL_W04_SHIFT          4 
#define CAMIF_CAM_W_SRAM_FULL_W04_BIT            0x1
#define CAMIF_CAM_W_SRAM_FULL_W04_BITWIDTH       1
// full_w05 bitfiled (RO) Reset=0
#define CAMIF_CAM_W_SRAM_FULL_W05_MASK           0x20
#define CAMIF_CAM_W_SRAM_FULL_W05_SHIFT          5 
#define CAMIF_CAM_W_SRAM_FULL_W05_BIT            0x1
#define CAMIF_CAM_W_SRAM_FULL_W05_BITWIDTH       1
// full_w06 bitfiled (RO) Reset=0
#define CAMIF_CAM_W_SRAM_FULL_W06_MASK           0x40
#define CAMIF_CAM_W_SRAM_FULL_W06_SHIFT          6 
#define CAMIF_CAM_W_SRAM_FULL_W06_BIT            0x1
#define CAMIF_CAM_W_SRAM_FULL_W06_BITWIDTH       1
// full_w07 bitfiled (RO) Reset=0
#define CAMIF_CAM_W_SRAM_FULL_W07_MASK           0x80
#define CAMIF_CAM_W_SRAM_FULL_W07_SHIFT          7 
#define CAMIF_CAM_W_SRAM_FULL_W07_BIT            0x1
#define CAMIF_CAM_W_SRAM_FULL_W07_BITWIDTH       1
// full_w08 bitfiled (RO) Reset=0
#define CAMIF_CAM_W_SRAM_FULL_W08_MASK           0x100
#define CAMIF_CAM_W_SRAM_FULL_W08_SHIFT          8 
#define CAMIF_CAM_W_SRAM_FULL_W08_BIT            0x1
#define CAMIF_CAM_W_SRAM_FULL_W08_BITWIDTH       1
// full_w09 bitfiled (RO) Reset=0
#define CAMIF_CAM_W_SRAM_FULL_W09_MASK           0x200
#define CAMIF_CAM_W_SRAM_FULL_W09_SHIFT          9 
#define CAMIF_CAM_W_SRAM_FULL_W09_BIT            0x1
#define CAMIF_CAM_W_SRAM_FULL_W09_BITWIDTH       1
// full_w10 bitfiled (RO) Reset=0
#define CAMIF_CAM_W_SRAM_FULL_W10_MASK           0x400
#define CAMIF_CAM_W_SRAM_FULL_W10_SHIFT          10 
#define CAMIF_CAM_W_SRAM_FULL_W10_BIT            0x1
#define CAMIF_CAM_W_SRAM_FULL_W10_BITWIDTH       1
// full_w11 bitfiled (RO) Reset=0
#define CAMIF_CAM_W_SRAM_FULL_W11_MASK           0x800
#define CAMIF_CAM_W_SRAM_FULL_W11_SHIFT          11 
#define CAMIF_CAM_W_SRAM_FULL_W11_BIT            0x1
#define CAMIF_CAM_W_SRAM_FULL_W11_BITWIDTH       1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W_SRAM_RESERVED_MASK           0xFFFFF000
#define CAMIF_CAM_W_SRAM_RESERVED_SHIFT          12 
#define CAMIF_CAM_W_SRAM_RESERVED_BIT            0xFFFFF
#define CAMIF_CAM_W_SRAM_RESERVED_BITWIDTH       20
// CAM_W_STOP Register
#define CAMIF_CAM_W_STOP_OFS                     0x00000E14
// abort_w00 bitfiled (RW) Reset=0
#define CAMIF_CAM_W_STOP_ABORT_W00_MASK          0x1
#define CAMIF_CAM_W_STOP_ABORT_W00_SHIFT         0 
#define CAMIF_CAM_W_STOP_ABORT_W00_BIT           0x1
#define CAMIF_CAM_W_STOP_ABORT_W00_BITWIDTH      1
// abort_w01 bitfiled (RW) Reset=0
#define CAMIF_CAM_W_STOP_ABORT_W01_MASK          0x2
#define CAMIF_CAM_W_STOP_ABORT_W01_SHIFT         1 
#define CAMIF_CAM_W_STOP_ABORT_W01_BIT           0x1
#define CAMIF_CAM_W_STOP_ABORT_W01_BITWIDTH      1
// abort_w02 bitfiled (RW) Reset=0
#define CAMIF_CAM_W_STOP_ABORT_W02_MASK          0x4
#define CAMIF_CAM_W_STOP_ABORT_W02_SHIFT         2 
#define CAMIF_CAM_W_STOP_ABORT_W02_BIT           0x1
#define CAMIF_CAM_W_STOP_ABORT_W02_BITWIDTH      1
// abort_w03 bitfiled (RW) Reset=0
#define CAMIF_CAM_W_STOP_ABORT_W03_MASK          0x8
#define CAMIF_CAM_W_STOP_ABORT_W03_SHIFT         3 
#define CAMIF_CAM_W_STOP_ABORT_W03_BIT           0x1
#define CAMIF_CAM_W_STOP_ABORT_W03_BITWIDTH      1
// abort_w04 bitfiled (RW) Reset=0
#define CAMIF_CAM_W_STOP_ABORT_W04_MASK          0x10
#define CAMIF_CAM_W_STOP_ABORT_W04_SHIFT         4 
#define CAMIF_CAM_W_STOP_ABORT_W04_BIT           0x1
#define CAMIF_CAM_W_STOP_ABORT_W04_BITWIDTH      1
// abort_w05 bitfiled (RW) Reset=0
#define CAMIF_CAM_W_STOP_ABORT_W05_MASK          0x20
#define CAMIF_CAM_W_STOP_ABORT_W05_SHIFT         5 
#define CAMIF_CAM_W_STOP_ABORT_W05_BIT           0x1
#define CAMIF_CAM_W_STOP_ABORT_W05_BITWIDTH      1
// abort_w06 bitfiled (RW) Reset=0
#define CAMIF_CAM_W_STOP_ABORT_W06_MASK          0x40
#define CAMIF_CAM_W_STOP_ABORT_W06_SHIFT         6 
#define CAMIF_CAM_W_STOP_ABORT_W06_BIT           0x1
#define CAMIF_CAM_W_STOP_ABORT_W06_BITWIDTH      1
// abort_w07 bitfiled (RW) Reset=0
#define CAMIF_CAM_W_STOP_ABORT_W07_MASK          0x80
#define CAMIF_CAM_W_STOP_ABORT_W07_SHIFT         7 
#define CAMIF_CAM_W_STOP_ABORT_W07_BIT           0x1
#define CAMIF_CAM_W_STOP_ABORT_W07_BITWIDTH      1
// abort_w08 bitfiled (RW) Reset=0
#define CAMIF_CAM_W_STOP_ABORT_W08_MASK          0x100
#define CAMIF_CAM_W_STOP_ABORT_W08_SHIFT         8 
#define CAMIF_CAM_W_STOP_ABORT_W08_BIT           0x1
#define CAMIF_CAM_W_STOP_ABORT_W08_BITWIDTH      1
// abort_w09 bitfiled (RW) Reset=0
#define CAMIF_CAM_W_STOP_ABORT_W09_MASK          0x200
#define CAMIF_CAM_W_STOP_ABORT_W09_SHIFT         9 
#define CAMIF_CAM_W_STOP_ABORT_W09_BIT           0x1
#define CAMIF_CAM_W_STOP_ABORT_W09_BITWIDTH      1
// abort_w10 bitfiled (RW) Reset=0
#define CAMIF_CAM_W_STOP_ABORT_W10_MASK          0x400
#define CAMIF_CAM_W_STOP_ABORT_W10_SHIFT         10 
#define CAMIF_CAM_W_STOP_ABORT_W10_BIT           0x1
#define CAMIF_CAM_W_STOP_ABORT_W10_BITWIDTH      1
// abort_w11 bitfiled (RW) Reset=0
#define CAMIF_CAM_W_STOP_ABORT_W11_MASK          0x800
#define CAMIF_CAM_W_STOP_ABORT_W11_SHIFT         11 
#define CAMIF_CAM_W_STOP_ABORT_W11_BIT           0x1
#define CAMIF_CAM_W_STOP_ABORT_W11_BITWIDTH      1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W_STOP_RESERVED_MASK           0xFFFFF000
#define CAMIF_CAM_W_STOP_RESERVED_SHIFT          12 
#define CAMIF_CAM_W_STOP_RESERVED_BIT            0xFFFFF
#define CAMIF_CAM_W_STOP_RESERVED_BITWIDTH       20
// CAM_W_RUN Register
#define CAMIF_CAM_W_RUN_OFS                      0x00000E1C
// run_w00 bitfiled (RO) Reset=0
#define CAMIF_CAM_W_RUN_RUN_W00_MASK             0x1
#define CAMIF_CAM_W_RUN_RUN_W00_SHIFT            0 
#define CAMIF_CAM_W_RUN_RUN_W00_BIT              0x1
#define CAMIF_CAM_W_RUN_RUN_W00_BITWIDTH         1
// run_w01 bitfiled (RO) Reset=0
#define CAMIF_CAM_W_RUN_RUN_W01_MASK             0x2
#define CAMIF_CAM_W_RUN_RUN_W01_SHIFT            1 
#define CAMIF_CAM_W_RUN_RUN_W01_BIT              0x1
#define CAMIF_CAM_W_RUN_RUN_W01_BITWIDTH         1
// run_w02 bitfiled (RO) Reset=0
#define CAMIF_CAM_W_RUN_RUN_W02_MASK             0x4
#define CAMIF_CAM_W_RUN_RUN_W02_SHIFT            2 
#define CAMIF_CAM_W_RUN_RUN_W02_BIT              0x1
#define CAMIF_CAM_W_RUN_RUN_W02_BITWIDTH         1
// run_w03 bitfiled (RO) Reset=0
#define CAMIF_CAM_W_RUN_RUN_W03_MASK             0x8
#define CAMIF_CAM_W_RUN_RUN_W03_SHIFT            3 
#define CAMIF_CAM_W_RUN_RUN_W03_BIT              0x1
#define CAMIF_CAM_W_RUN_RUN_W03_BITWIDTH         1
// run_w04 bitfiled (RO) Reset=0
#define CAMIF_CAM_W_RUN_RUN_W04_MASK             0x10
#define CAMIF_CAM_W_RUN_RUN_W04_SHIFT            4 
#define CAMIF_CAM_W_RUN_RUN_W04_BIT              0x1
#define CAMIF_CAM_W_RUN_RUN_W04_BITWIDTH         1
// run_w05 bitfiled (RO) Reset=0
#define CAMIF_CAM_W_RUN_RUN_W05_MASK             0x20
#define CAMIF_CAM_W_RUN_RUN_W05_SHIFT            5 
#define CAMIF_CAM_W_RUN_RUN_W05_BIT              0x1
#define CAMIF_CAM_W_RUN_RUN_W05_BITWIDTH         1
// run_w06 bitfiled (RO) Reset=0
#define CAMIF_CAM_W_RUN_RUN_W06_MASK             0x40
#define CAMIF_CAM_W_RUN_RUN_W06_SHIFT            6 
#define CAMIF_CAM_W_RUN_RUN_W06_BIT              0x1
#define CAMIF_CAM_W_RUN_RUN_W06_BITWIDTH         1
// run_w07 bitfiled (RO) Reset=0
#define CAMIF_CAM_W_RUN_RUN_W07_MASK             0x80
#define CAMIF_CAM_W_RUN_RUN_W07_SHIFT            7 
#define CAMIF_CAM_W_RUN_RUN_W07_BIT              0x1
#define CAMIF_CAM_W_RUN_RUN_W07_BITWIDTH         1
// run_w08 bitfiled (RO) Reset=0
#define CAMIF_CAM_W_RUN_RUN_W08_MASK             0x100
#define CAMIF_CAM_W_RUN_RUN_W08_SHIFT            8 
#define CAMIF_CAM_W_RUN_RUN_W08_BIT              0x1
#define CAMIF_CAM_W_RUN_RUN_W08_BITWIDTH         1
// run_w09 bitfiled (RO) Reset=0
#define CAMIF_CAM_W_RUN_RUN_W09_MASK             0x200
#define CAMIF_CAM_W_RUN_RUN_W09_SHIFT            9 
#define CAMIF_CAM_W_RUN_RUN_W09_BIT              0x1
#define CAMIF_CAM_W_RUN_RUN_W09_BITWIDTH         1
// run_w10 bitfiled (RO) Reset=0
#define CAMIF_CAM_W_RUN_RUN_W10_MASK             0x400
#define CAMIF_CAM_W_RUN_RUN_W10_SHIFT            10 
#define CAMIF_CAM_W_RUN_RUN_W10_BIT              0x1
#define CAMIF_CAM_W_RUN_RUN_W10_BITWIDTH         1
// run_w11 bitfiled (RO) Reset=0
#define CAMIF_CAM_W_RUN_RUN_W11_MASK             0x800
#define CAMIF_CAM_W_RUN_RUN_W11_SHIFT            11 
#define CAMIF_CAM_W_RUN_RUN_W11_BIT              0x1
#define CAMIF_CAM_W_RUN_RUN_W11_BITWIDTH         1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W_RUN_RESERVED_MASK            0xFFFFF000
#define CAMIF_CAM_W_RUN_RESERVED_SHIFT           12 
#define CAMIF_CAM_W_RUN_RESERVED_BIT             0xFFFFF
#define CAMIF_CAM_W_RUN_RESERVED_BITWIDTH        20
// CAM_D00_STADRMON Register
#define CAMIF_CAM_D00_STADRMON_OFS               0x00000E40
// last_accepted_adr_d00 bitfiled (RO) Reset=0
#define CAMIF_CAM_D00_STADRMON_LAST_ACCEPTED_ADR_D00_MASK 0xFFFFFFFF
#define CAMIF_CAM_D00_STADRMON_LAST_ACCEPTED_ADR_D00_SHIFT 0 
#define CAMIF_CAM_D00_STADRMON_LAST_ACCEPTED_ADR_D00_BIT 0xFFFFFFFF
#define CAMIF_CAM_D00_STADRMON_LAST_ACCEPTED_ADR_D00_BITWIDTH 32
// CAM_D01_STADRMON Register
#define CAMIF_CAM_D01_STADRMON_OFS               0x00000E44
// last_accepted_adr_d01 bitfiled (RO) Reset=0
#define CAMIF_CAM_D01_STADRMON_LAST_ACCEPTED_ADR_D01_MASK 0xFFFFFFFF
#define CAMIF_CAM_D01_STADRMON_LAST_ACCEPTED_ADR_D01_SHIFT 0 
#define CAMIF_CAM_D01_STADRMON_LAST_ACCEPTED_ADR_D01_BIT 0xFFFFFFFF
#define CAMIF_CAM_D01_STADRMON_LAST_ACCEPTED_ADR_D01_BITWIDTH 32
// CAM_D02_STADRMON Register
#define CAMIF_CAM_D02_STADRMON_OFS               0x00000E48
// last_accepted_adr_d02 bitfiled (RO) Reset=0
#define CAMIF_CAM_D02_STADRMON_LAST_ACCEPTED_ADR_D02_MASK 0xFFFFFFFF
#define CAMIF_CAM_D02_STADRMON_LAST_ACCEPTED_ADR_D02_SHIFT 0 
#define CAMIF_CAM_D02_STADRMON_LAST_ACCEPTED_ADR_D02_BIT 0xFFFFFFFF
#define CAMIF_CAM_D02_STADRMON_LAST_ACCEPTED_ADR_D02_BITWIDTH 32
// CAM_D03_STADRMON Register
#define CAMIF_CAM_D03_STADRMON_OFS               0x00000E4C
// last_accepted_adr_d03 bitfiled (RO) Reset=0
#define CAMIF_CAM_D03_STADRMON_LAST_ACCEPTED_ADR_D03_MASK 0xFFFFFFFF
#define CAMIF_CAM_D03_STADRMON_LAST_ACCEPTED_ADR_D03_SHIFT 0 
#define CAMIF_CAM_D03_STADRMON_LAST_ACCEPTED_ADR_D03_BIT 0xFFFFFFFF
#define CAMIF_CAM_D03_STADRMON_LAST_ACCEPTED_ADR_D03_BITWIDTH 32
// CAM_W00_LINEMON Register
#define CAMIF_CAM_W00_LINEMON_OFS                0x00000F80
// linecount_w00 bitfiled (RO) Reset=0
#define CAMIF_CAM_W00_LINEMON_LINECOUNT_W00_MASK 0x3FFF
#define CAMIF_CAM_W00_LINEMON_LINECOUNT_W00_SHIFT 0 
#define CAMIF_CAM_W00_LINEMON_LINECOUNT_W00_BIT  0x3FFF
#define CAMIF_CAM_W00_LINEMON_LINECOUNT_W00_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W00_LINEMON_RESERVED_MASK      0xFFFFC000
#define CAMIF_CAM_W00_LINEMON_RESERVED_SHIFT     14 
#define CAMIF_CAM_W00_LINEMON_RESERVED_BIT       0x3FFFF
#define CAMIF_CAM_W00_LINEMON_RESERVED_BITWIDTH  18
// CAM_W00_STADRMON Register
#define CAMIF_CAM_W00_STADRMON_OFS               0x00000F84
// last_accepted_adr_w00 bitfiled (RO) Reset=0
#define CAMIF_CAM_W00_STADRMON_LAST_ACCEPTED_ADR_W00_MASK 0xFFFFFFFF
#define CAMIF_CAM_W00_STADRMON_LAST_ACCEPTED_ADR_W00_SHIFT 0 
#define CAMIF_CAM_W00_STADRMON_LAST_ACCEPTED_ADR_W00_BIT 0xFFFFFFFF
#define CAMIF_CAM_W00_STADRMON_LAST_ACCEPTED_ADR_W00_BITWIDTH 32
// CAM_W01_LINEMON Register
#define CAMIF_CAM_W01_LINEMON_OFS                0x00000F88
// linecount_w01 bitfiled (RO) Reset=0
#define CAMIF_CAM_W01_LINEMON_LINECOUNT_W01_MASK 0x3FFF
#define CAMIF_CAM_W01_LINEMON_LINECOUNT_W01_SHIFT 0 
#define CAMIF_CAM_W01_LINEMON_LINECOUNT_W01_BIT  0x3FFF
#define CAMIF_CAM_W01_LINEMON_LINECOUNT_W01_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W01_LINEMON_RESERVED_MASK      0xFFFFC000
#define CAMIF_CAM_W01_LINEMON_RESERVED_SHIFT     14 
#define CAMIF_CAM_W01_LINEMON_RESERVED_BIT       0x3FFFF
#define CAMIF_CAM_W01_LINEMON_RESERVED_BITWIDTH  18
// CAM_W01_STADRMON Register
#define CAMIF_CAM_W01_STADRMON_OFS               0x00000F8C
// last_accepted_adr_w01 bitfiled (RO) Reset=0
#define CAMIF_CAM_W01_STADRMON_LAST_ACCEPTED_ADR_W01_MASK 0xFFFFFFFF
#define CAMIF_CAM_W01_STADRMON_LAST_ACCEPTED_ADR_W01_SHIFT 0 
#define CAMIF_CAM_W01_STADRMON_LAST_ACCEPTED_ADR_W01_BIT 0xFFFFFFFF
#define CAMIF_CAM_W01_STADRMON_LAST_ACCEPTED_ADR_W01_BITWIDTH 32
// CAM_W02_LINEMON Register
#define CAMIF_CAM_W02_LINEMON_OFS                0x00000F90
// linecount_w02 bitfiled (RO) Reset=0
#define CAMIF_CAM_W02_LINEMON_LINECOUNT_W02_MASK 0x3FFF
#define CAMIF_CAM_W02_LINEMON_LINECOUNT_W02_SHIFT 0 
#define CAMIF_CAM_W02_LINEMON_LINECOUNT_W02_BIT  0x3FFF
#define CAMIF_CAM_W02_LINEMON_LINECOUNT_W02_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W02_LINEMON_RESERVED_MASK      0xFFFFC000
#define CAMIF_CAM_W02_LINEMON_RESERVED_SHIFT     14 
#define CAMIF_CAM_W02_LINEMON_RESERVED_BIT       0x3FFFF
#define CAMIF_CAM_W02_LINEMON_RESERVED_BITWIDTH  18
// CAM_W02_STADRMON Register
#define CAMIF_CAM_W02_STADRMON_OFS               0x00000F94
// last_accepted_adr_w02 bitfiled (RO) Reset=0
#define CAMIF_CAM_W02_STADRMON_LAST_ACCEPTED_ADR_W02_MASK 0xFFFFFFFF
#define CAMIF_CAM_W02_STADRMON_LAST_ACCEPTED_ADR_W02_SHIFT 0 
#define CAMIF_CAM_W02_STADRMON_LAST_ACCEPTED_ADR_W02_BIT 0xFFFFFFFF
#define CAMIF_CAM_W02_STADRMON_LAST_ACCEPTED_ADR_W02_BITWIDTH 32
// CAM_W03_LINEMON Register
#define CAMIF_CAM_W03_LINEMON_OFS                0x00000F98
// linecount_w03 bitfiled (RO) Reset=0
#define CAMIF_CAM_W03_LINEMON_LINECOUNT_W03_MASK 0x3FFF
#define CAMIF_CAM_W03_LINEMON_LINECOUNT_W03_SHIFT 0 
#define CAMIF_CAM_W03_LINEMON_LINECOUNT_W03_BIT  0x3FFF
#define CAMIF_CAM_W03_LINEMON_LINECOUNT_W03_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W03_LINEMON_RESERVED_MASK      0xFFFFC000
#define CAMIF_CAM_W03_LINEMON_RESERVED_SHIFT     14 
#define CAMIF_CAM_W03_LINEMON_RESERVED_BIT       0x3FFFF
#define CAMIF_CAM_W03_LINEMON_RESERVED_BITWIDTH  18
// CAM_W03_STADRMON Register
#define CAMIF_CAM_W03_STADRMON_OFS               0x00000F9C
// last_accepted_adr_w03 bitfiled (RO) Reset=0
#define CAMIF_CAM_W03_STADRMON_LAST_ACCEPTED_ADR_W03_MASK 0xFFFFFFFF
#define CAMIF_CAM_W03_STADRMON_LAST_ACCEPTED_ADR_W03_SHIFT 0 
#define CAMIF_CAM_W03_STADRMON_LAST_ACCEPTED_ADR_W03_BIT 0xFFFFFFFF
#define CAMIF_CAM_W03_STADRMON_LAST_ACCEPTED_ADR_W03_BITWIDTH 32
// CAM_W04_LINEMON Register
#define CAMIF_CAM_W04_LINEMON_OFS                0x00000FA0
// linecount_w04 bitfiled (RO) Reset=0
#define CAMIF_CAM_W04_LINEMON_LINECOUNT_W04_MASK 0x3FFF
#define CAMIF_CAM_W04_LINEMON_LINECOUNT_W04_SHIFT 0 
#define CAMIF_CAM_W04_LINEMON_LINECOUNT_W04_BIT  0x3FFF
#define CAMIF_CAM_W04_LINEMON_LINECOUNT_W04_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W04_LINEMON_RESERVED_MASK      0xFFFFC000
#define CAMIF_CAM_W04_LINEMON_RESERVED_SHIFT     14 
#define CAMIF_CAM_W04_LINEMON_RESERVED_BIT       0x3FFFF
#define CAMIF_CAM_W04_LINEMON_RESERVED_BITWIDTH  18
// CAM_W04_STADRMON Register
#define CAMIF_CAM_W04_STADRMON_OFS               0x00000FA4
// last_accepted_adr_w04 bitfiled (RO) Reset=0
#define CAMIF_CAM_W04_STADRMON_LAST_ACCEPTED_ADR_W04_MASK 0xFFFFFFFF
#define CAMIF_CAM_W04_STADRMON_LAST_ACCEPTED_ADR_W04_SHIFT 0 
#define CAMIF_CAM_W04_STADRMON_LAST_ACCEPTED_ADR_W04_BIT 0xFFFFFFFF
#define CAMIF_CAM_W04_STADRMON_LAST_ACCEPTED_ADR_W04_BITWIDTH 32
// CAM_W05_LINEMON Register
#define CAMIF_CAM_W05_LINEMON_OFS                0x00000FA8
// linecount_w05 bitfiled (RO) Reset=0
#define CAMIF_CAM_W05_LINEMON_LINECOUNT_W05_MASK 0x3FFF
#define CAMIF_CAM_W05_LINEMON_LINECOUNT_W05_SHIFT 0 
#define CAMIF_CAM_W05_LINEMON_LINECOUNT_W05_BIT  0x3FFF
#define CAMIF_CAM_W05_LINEMON_LINECOUNT_W05_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W05_LINEMON_RESERVED_MASK      0xFFFFC000
#define CAMIF_CAM_W05_LINEMON_RESERVED_SHIFT     14 
#define CAMIF_CAM_W05_LINEMON_RESERVED_BIT       0x3FFFF
#define CAMIF_CAM_W05_LINEMON_RESERVED_BITWIDTH  18
// CAM_W05_STADRMON Register
#define CAMIF_CAM_W05_STADRMON_OFS               0x00000FAC
// last_accepted_adr_w05 bitfiled (RO) Reset=0
#define CAMIF_CAM_W05_STADRMON_LAST_ACCEPTED_ADR_W05_MASK 0xFFFFFFFF
#define CAMIF_CAM_W05_STADRMON_LAST_ACCEPTED_ADR_W05_SHIFT 0 
#define CAMIF_CAM_W05_STADRMON_LAST_ACCEPTED_ADR_W05_BIT 0xFFFFFFFF
#define CAMIF_CAM_W05_STADRMON_LAST_ACCEPTED_ADR_W05_BITWIDTH 32
// CAM_W06_LINEMON Register
#define CAMIF_CAM_W06_LINEMON_OFS                0x00000FB0
// linecount_w06 bitfiled (RO) Reset=0
#define CAMIF_CAM_W06_LINEMON_LINECOUNT_W06_MASK 0x3FFF
#define CAMIF_CAM_W06_LINEMON_LINECOUNT_W06_SHIFT 0 
#define CAMIF_CAM_W06_LINEMON_LINECOUNT_W06_BIT  0x3FFF
#define CAMIF_CAM_W06_LINEMON_LINECOUNT_W06_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W06_LINEMON_RESERVED_MASK      0xFFFFC000
#define CAMIF_CAM_W06_LINEMON_RESERVED_SHIFT     14 
#define CAMIF_CAM_W06_LINEMON_RESERVED_BIT       0x3FFFF
#define CAMIF_CAM_W06_LINEMON_RESERVED_BITWIDTH  18
// CAM_W06_STADRMON Register
#define CAMIF_CAM_W06_STADRMON_OFS               0x00000FB4
// last_accepted_adr_w06 bitfiled (RO) Reset=0
#define CAMIF_CAM_W06_STADRMON_LAST_ACCEPTED_ADR_W06_MASK 0xFFFFFFFF
#define CAMIF_CAM_W06_STADRMON_LAST_ACCEPTED_ADR_W06_SHIFT 0 
#define CAMIF_CAM_W06_STADRMON_LAST_ACCEPTED_ADR_W06_BIT 0xFFFFFFFF
#define CAMIF_CAM_W06_STADRMON_LAST_ACCEPTED_ADR_W06_BITWIDTH 32
// CAM_W07_LINEMON Register
#define CAMIF_CAM_W07_LINEMON_OFS                0x00000FB8
// linecount_w07 bitfiled (RO) Reset=0
#define CAMIF_CAM_W07_LINEMON_LINECOUNT_W07_MASK 0x3FFF
#define CAMIF_CAM_W07_LINEMON_LINECOUNT_W07_SHIFT 0 
#define CAMIF_CAM_W07_LINEMON_LINECOUNT_W07_BIT  0x3FFF
#define CAMIF_CAM_W07_LINEMON_LINECOUNT_W07_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W07_LINEMON_RESERVED_MASK      0xFFFFC000
#define CAMIF_CAM_W07_LINEMON_RESERVED_SHIFT     14 
#define CAMIF_CAM_W07_LINEMON_RESERVED_BIT       0x3FFFF
#define CAMIF_CAM_W07_LINEMON_RESERVED_BITWIDTH  18
// CAM_W07_STADRMON Register
#define CAMIF_CAM_W07_STADRMON_OFS               0x00000FBC
// last_accepted_adr_w07 bitfiled (RO) Reset=0
#define CAMIF_CAM_W07_STADRMON_LAST_ACCEPTED_ADR_W07_MASK 0xFFFFFFFF
#define CAMIF_CAM_W07_STADRMON_LAST_ACCEPTED_ADR_W07_SHIFT 0 
#define CAMIF_CAM_W07_STADRMON_LAST_ACCEPTED_ADR_W07_BIT 0xFFFFFFFF
#define CAMIF_CAM_W07_STADRMON_LAST_ACCEPTED_ADR_W07_BITWIDTH 32
// CAM_W08_LINEMON Register
#define CAMIF_CAM_W08_LINEMON_OFS                0x00000FC0
// linecount_w08 bitfiled (RO) Reset=0
#define CAMIF_CAM_W08_LINEMON_LINECOUNT_W08_MASK 0x3FFF
#define CAMIF_CAM_W08_LINEMON_LINECOUNT_W08_SHIFT 0 
#define CAMIF_CAM_W08_LINEMON_LINECOUNT_W08_BIT  0x3FFF
#define CAMIF_CAM_W08_LINEMON_LINECOUNT_W08_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W08_LINEMON_RESERVED_MASK      0xFFFFC000
#define CAMIF_CAM_W08_LINEMON_RESERVED_SHIFT     14 
#define CAMIF_CAM_W08_LINEMON_RESERVED_BIT       0x3FFFF
#define CAMIF_CAM_W08_LINEMON_RESERVED_BITWIDTH  18
// CAM_W08_STADRMON Register
#define CAMIF_CAM_W08_STADRMON_OFS               0x00000FC4
// last_accepted_adr_w08 bitfiled (RO) Reset=0
#define CAMIF_CAM_W08_STADRMON_LAST_ACCEPTED_ADR_W08_MASK 0xFFFFFFFF
#define CAMIF_CAM_W08_STADRMON_LAST_ACCEPTED_ADR_W08_SHIFT 0 
#define CAMIF_CAM_W08_STADRMON_LAST_ACCEPTED_ADR_W08_BIT 0xFFFFFFFF
#define CAMIF_CAM_W08_STADRMON_LAST_ACCEPTED_ADR_W08_BITWIDTH 32
// CAM_W09_LINEMON Register
#define CAMIF_CAM_W09_LINEMON_OFS                0x00000FC8
// linecount_w09 bitfiled (RO) Reset=0
#define CAMIF_CAM_W09_LINEMON_LINECOUNT_W09_MASK 0x3FFF
#define CAMIF_CAM_W09_LINEMON_LINECOUNT_W09_SHIFT 0 
#define CAMIF_CAM_W09_LINEMON_LINECOUNT_W09_BIT  0x3FFF
#define CAMIF_CAM_W09_LINEMON_LINECOUNT_W09_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W09_LINEMON_RESERVED_MASK      0xFFFFC000
#define CAMIF_CAM_W09_LINEMON_RESERVED_SHIFT     14 
#define CAMIF_CAM_W09_LINEMON_RESERVED_BIT       0x3FFFF
#define CAMIF_CAM_W09_LINEMON_RESERVED_BITWIDTH  18
// CAM_W09_STADRMON Register
#define CAMIF_CAM_W09_STADRMON_OFS               0x00000FCC
// last_accepted_adr_w09 bitfiled (RO) Reset=0
#define CAMIF_CAM_W09_STADRMON_LAST_ACCEPTED_ADR_W09_MASK 0xFFFFFFFF
#define CAMIF_CAM_W09_STADRMON_LAST_ACCEPTED_ADR_W09_SHIFT 0 
#define CAMIF_CAM_W09_STADRMON_LAST_ACCEPTED_ADR_W09_BIT 0xFFFFFFFF
#define CAMIF_CAM_W09_STADRMON_LAST_ACCEPTED_ADR_W09_BITWIDTH 32
// CAM_W10_LINEMON Register
#define CAMIF_CAM_W10_LINEMON_OFS                0x00000FD0
// linecount_w10 bitfiled (RO) Reset=0
#define CAMIF_CAM_W10_LINEMON_LINECOUNT_W10_MASK 0x3FFF
#define CAMIF_CAM_W10_LINEMON_LINECOUNT_W10_SHIFT 0 
#define CAMIF_CAM_W10_LINEMON_LINECOUNT_W10_BIT  0x3FFF
#define CAMIF_CAM_W10_LINEMON_LINECOUNT_W10_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W10_LINEMON_RESERVED_MASK      0xFFFFC000
#define CAMIF_CAM_W10_LINEMON_RESERVED_SHIFT     14 
#define CAMIF_CAM_W10_LINEMON_RESERVED_BIT       0x3FFFF
#define CAMIF_CAM_W10_LINEMON_RESERVED_BITWIDTH  18
// CAM_W10_STADRMON Register
#define CAMIF_CAM_W10_STADRMON_OFS               0x00000FD4
// last_accepted_adr_w10 bitfiled (RO) Reset=0
#define CAMIF_CAM_W10_STADRMON_LAST_ACCEPTED_ADR_W10_MASK 0xFFFFFFFF
#define CAMIF_CAM_W10_STADRMON_LAST_ACCEPTED_ADR_W10_SHIFT 0 
#define CAMIF_CAM_W10_STADRMON_LAST_ACCEPTED_ADR_W10_BIT 0xFFFFFFFF
#define CAMIF_CAM_W10_STADRMON_LAST_ACCEPTED_ADR_W10_BITWIDTH 32
// CAM_W11_LINEMON Register
#define CAMIF_CAM_W11_LINEMON_OFS                0x00000FD8
// linecount_w11 bitfiled (RO) Reset=0
#define CAMIF_CAM_W11_LINEMON_LINECOUNT_W11_MASK 0x3FFF
#define CAMIF_CAM_W11_LINEMON_LINECOUNT_W11_SHIFT 0 
#define CAMIF_CAM_W11_LINEMON_LINECOUNT_W11_BIT  0x3FFF
#define CAMIF_CAM_W11_LINEMON_LINECOUNT_W11_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAM_W11_LINEMON_RESERVED_MASK      0xFFFFC000
#define CAMIF_CAM_W11_LINEMON_RESERVED_SHIFT     14 
#define CAMIF_CAM_W11_LINEMON_RESERVED_BIT       0x3FFFF
#define CAMIF_CAM_W11_LINEMON_RESERVED_BITWIDTH  18
// CAM_W11_STADRMON Register
#define CAMIF_CAM_W11_STADRMON_OFS               0x00000FDC
// last_accepted_adr_w11 bitfiled (RO) Reset=0
#define CAMIF_CAM_W11_STADRMON_LAST_ACCEPTED_ADR_W11_MASK 0xFFFFFFFF
#define CAMIF_CAM_W11_STADRMON_LAST_ACCEPTED_ADR_W11_SHIFT 0 
#define CAMIF_CAM_W11_STADRMON_LAST_ACCEPTED_ADR_W11_BIT 0xFFFFFFFF
#define CAMIF_CAM_W11_STADRMON_LAST_ACCEPTED_ADR_W11_BITWIDTH 32
// CRX0_CDSIRX_CLKEN Register
#define CAMIF_CRX0_CDSIRX_CLKEN_OFS              0x00001008
// CDSIRXEn bitfiled (RW) Reset=0
#define CAMIF_CRX0_CDSIRX_CLKEN_CDSIRXEN_MASK    0x1
#define CAMIF_CRX0_CDSIRX_CLKEN_CDSIRXEN_SHIFT   0 
#define CAMIF_CRX0_CDSIRX_CLKEN_CDSIRXEN_BIT     0x1
#define CAMIF_CRX0_CDSIRX_CLKEN_CDSIRXEN_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX0_CDSIRX_CLKEN_RESERVED_MASK    0xFFFFFFFE
#define CAMIF_CRX0_CDSIRX_CLKEN_RESERVED_SHIFT   1 
#define CAMIF_CRX0_CDSIRX_CLKEN_RESERVED_BIT     0x7FFFFFFF
#define CAMIF_CRX0_CDSIRX_CLKEN_RESERVED_BITWIDTH 31
// CRX0_CDSIRX_CLKSEL Register
#define CAMIF_CRX0_CDSIRX_CLKSEL_OFS             0x0000100C
// PPIHsRxClkEn bitfiled (RW) Reset=0
#define CAMIF_CRX0_CDSIRX_CLKSEL_PPIHSRXCLKEN_MASK 0x1
#define CAMIF_CRX0_CDSIRX_CLKSEL_PPIHSRXCLKEN_SHIFT 0 
#define CAMIF_CRX0_CDSIRX_CLKSEL_PPIHSRXCLKEN_BIT 0x1
#define CAMIF_CRX0_CDSIRX_CLKSEL_PPIHSRXCLKEN_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX0_CDSIRX_CLKSEL_RESERVED2_MASK  0xFE
#define CAMIF_CRX0_CDSIRX_CLKSEL_RESERVED2_SHIFT 1 
#define CAMIF_CRX0_CDSIRX_CLKSEL_RESERVED2_BIT   0x7F
#define CAMIF_CRX0_CDSIRX_CLKSEL_RESERVED2_BITWIDTH 7
// PPIHsRxClkSel bitfiled (RW) Reset=0
#define CAMIF_CRX0_CDSIRX_CLKSEL_PPIHSRXCLKSEL_MASK 0x300
#define CAMIF_CRX0_CDSIRX_CLKSEL_PPIHSRXCLKSEL_SHIFT 8 
#define CAMIF_CRX0_CDSIRX_CLKSEL_PPIHSRXCLKSEL_BIT 0x3
#define CAMIF_CRX0_CDSIRX_CLKSEL_PPIHSRXCLKSEL_BITWIDTH 2
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX0_CDSIRX_CLKSEL_RESERVED_MASK   0xFFFFFC00
#define CAMIF_CRX0_CDSIRX_CLKSEL_RESERVED_SHIFT  10 
#define CAMIF_CRX0_CDSIRX_CLKSEL_RESERVED_BIT    0x3FFFFF
#define CAMIF_CRX0_CDSIRX_CLKSEL_RESERVED_BITWIDTH 22
// CRX0_MODE_CONFIG Register
#define CAMIF_CRX0_MODE_CONFIG_OFS               0x00001010
// CSI2Mode bitfiled (RW) Reset=0
#define CAMIF_CRX0_MODE_CONFIG_CSI2MODE_MASK     0x1
#define CAMIF_CRX0_MODE_CONFIG_CSI2MODE_SHIFT    0 
#define CAMIF_CRX0_MODE_CONFIG_CSI2MODE_BIT      0x1
#define CAMIF_CRX0_MODE_CONFIG_CSI2MODE_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX0_MODE_CONFIG_RESERVED_MASK     0xFFFFFFFE
#define CAMIF_CRX0_MODE_CONFIG_RESERVED_SHIFT    1 
#define CAMIF_CRX0_MODE_CONFIG_RESERVED_BIT      0x7FFFFFFF
#define CAMIF_CRX0_MODE_CONFIG_RESERVED_BITWIDTH 31
// CRX0_CDSIRX_SYSTEM_INIT Register
#define CAMIF_CRX0_CDSIRX_SYSTEM_INIT_OFS        0x00001014
// SysInit bitfiled (RW) Reset=0
#define CAMIF_CRX0_CDSIRX_SYSTEM_INIT_SYSINIT_MASK 0x1
#define CAMIF_CRX0_CDSIRX_SYSTEM_INIT_SYSINIT_SHIFT 0 
#define CAMIF_CRX0_CDSIRX_SYSTEM_INIT_SYSINIT_BIT 0x1
#define CAMIF_CRX0_CDSIRX_SYSTEM_INIT_SYSINIT_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX0_CDSIRX_SYSTEM_INIT_RESERVED_MASK 0xFFFFFFFE
#define CAMIF_CRX0_CDSIRX_SYSTEM_INIT_RESERVED_SHIFT 1 
#define CAMIF_CRX0_CDSIRX_SYSTEM_INIT_RESERVED_BIT 0x7FFFFFFF
#define CAMIF_CRX0_CDSIRX_SYSTEM_INIT_RESERVED_BITWIDTH 31
// CRX0_LANE_ENABLE Register
#define CAMIF_CRX0_LANE_ENABLE_OFS               0x00001018
// DTLaneEn bitfiled (RW) Reset=0
#define CAMIF_CRX0_LANE_ENABLE_DTLANEEN_MASK     0x7
#define CAMIF_CRX0_LANE_ENABLE_DTLANEEN_SHIFT    0 
#define CAMIF_CRX0_LANE_ENABLE_DTLANEEN_BIT      0x7
#define CAMIF_CRX0_LANE_ENABLE_DTLANEEN_BITWIDTH 3
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX0_LANE_ENABLE_RESERVED2_MASK    0x8
#define CAMIF_CRX0_LANE_ENABLE_RESERVED2_SHIFT   3 
#define CAMIF_CRX0_LANE_ENABLE_RESERVED2_BIT     0x1
#define CAMIF_CRX0_LANE_ENABLE_RESERVED2_BITWIDTH 1
// CLaneEn bitfiled (RW) Reset=0
#define CAMIF_CRX0_LANE_ENABLE_CLANEEN_MASK      0x10
#define CAMIF_CRX0_LANE_ENABLE_CLANEEN_SHIFT     4 
#define CAMIF_CRX0_LANE_ENABLE_CLANEEN_BIT       0x1
#define CAMIF_CRX0_LANE_ENABLE_CLANEEN_BITWIDTH  1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX0_LANE_ENABLE_RESERVED_MASK     0xFFFFFFE0
#define CAMIF_CRX0_LANE_ENABLE_RESERVED_SHIFT    5 
#define CAMIF_CRX0_LANE_ENABLE_RESERVED_BIT      0x7FFFFFF
#define CAMIF_CRX0_LANE_ENABLE_RESERVED_BITWIDTH 27
// CRX0_VC_ENABLE Register
#define CAMIF_CRX0_VC_ENABLE_OFS                 0x0000101C
// VC0En bitfiled (RW) Reset=1
#define CAMIF_CRX0_VC_ENABLE_VC0EN_MASK          0x1
#define CAMIF_CRX0_VC_ENABLE_VC0EN_SHIFT         0 
#define CAMIF_CRX0_VC_ENABLE_VC0EN_BIT           0x1
#define CAMIF_CRX0_VC_ENABLE_VC0EN_BITWIDTH      1
// VC1En bitfiled (RW) Reset=1
#define CAMIF_CRX0_VC_ENABLE_VC1EN_MASK          0x2
#define CAMIF_CRX0_VC_ENABLE_VC1EN_SHIFT         1 
#define CAMIF_CRX0_VC_ENABLE_VC1EN_BIT           0x1
#define CAMIF_CRX0_VC_ENABLE_VC1EN_BITWIDTH      1
// VC2En bitfiled (RW) Reset=1
#define CAMIF_CRX0_VC_ENABLE_VC2EN_MASK          0x4
#define CAMIF_CRX0_VC_ENABLE_VC2EN_SHIFT         2 
#define CAMIF_CRX0_VC_ENABLE_VC2EN_BIT           0x1
#define CAMIF_CRX0_VC_ENABLE_VC2EN_BITWIDTH      1
// VC3En bitfiled (RW) Reset=1
#define CAMIF_CRX0_VC_ENABLE_VC3EN_MASK          0x8
#define CAMIF_CRX0_VC_ENABLE_VC3EN_SHIFT         3 
#define CAMIF_CRX0_VC_ENABLE_VC3EN_BIT           0x1
#define CAMIF_CRX0_VC_ENABLE_VC3EN_BITWIDTH      1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX0_VC_ENABLE_RESERVED_MASK       0xFFFFFFF0
#define CAMIF_CRX0_VC_ENABLE_RESERVED_SHIFT      4 
#define CAMIF_CRX0_VC_ENABLE_RESERVED_BIT        0xFFFFFFF
#define CAMIF_CRX0_VC_ENABLE_RESERVED_BITWIDTH   28
// CRX0_CDSIRX_START Register
#define CAMIF_CRX0_CDSIRX_START_OFS              0x00001020
// CDSIRXStart bitfiled (RW) Reset=0
#define CAMIF_CRX0_CDSIRX_START_CDSIRXSTART_MASK 0x1
#define CAMIF_CRX0_CDSIRX_START_CDSIRXSTART_SHIFT 0 
#define CAMIF_CRX0_CDSIRX_START_CDSIRXSTART_BIT  0x1
#define CAMIF_CRX0_CDSIRX_START_CDSIRXSTART_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX0_CDSIRX_START_RESERVED_MASK    0xFFFFFFFE
#define CAMIF_CRX0_CDSIRX_START_RESERVED_SHIFT   1 
#define CAMIF_CRX0_CDSIRX_START_RESERVED_BIT     0x7FFFFFFF
#define CAMIF_CRX0_CDSIRX_START_RESERVED_BITWIDTH 31
// CRX0_LINE_INIT_COUNT Register
#define CAMIF_CRX0_LINE_INIT_COUNT_OFS           0x00001024
// LINEINITCNT bitfiled (RW) Reset=0
#define CAMIF_CRX0_LINE_INIT_COUNT_LINEINITCNT_MASK 0xFFFF
#define CAMIF_CRX0_LINE_INIT_COUNT_LINEINITCNT_SHIFT 0 
#define CAMIF_CRX0_LINE_INIT_COUNT_LINEINITCNT_BIT 0xFFFF
#define CAMIF_CRX0_LINE_INIT_COUNT_LINEINITCNT_BITWIDTH 16
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX0_LINE_INIT_COUNT_RESERVED_MASK 0xFFFF0000
#define CAMIF_CRX0_LINE_INIT_COUNT_RESERVED_SHIFT 16 
#define CAMIF_CRX0_LINE_INIT_COUNT_RESERVED_BIT  0xFFFF
#define CAMIF_CRX0_LINE_INIT_COUNT_RESERVED_BITWIDTH 16
// CRX0_HSRXTO_COUNT Register
#define CAMIF_CRX0_HSRXTO_COUNT_OFS              0x00001028
// HSToCnt bitfiled (RW) Reset=0
#define CAMIF_CRX0_HSRXTO_COUNT_HSTOCNT_MASK     0xFFFFFFFF
#define CAMIF_CRX0_HSRXTO_COUNT_HSTOCNT_SHIFT    0 
#define CAMIF_CRX0_HSRXTO_COUNT_HSTOCNT_BIT      0xFFFFFFFF
#define CAMIF_CRX0_HSRXTO_COUNT_HSTOCNT_BITWIDTH 32
// CRX0_FUNC_ENABLE Register
#define CAMIF_CRX0_FUNC_ENABLE_OFS               0x0000102C
// HSTOCntEn bitfiled (RW) Reset=0
#define CAMIF_CRX0_FUNC_ENABLE_HSTOCNTEN_MASK    0x1
#define CAMIF_CRX0_FUNC_ENABLE_HSTOCNTEN_SHIFT   0 
#define CAMIF_CRX0_FUNC_ENABLE_HSTOCNTEN_BIT     0x1
#define CAMIF_CRX0_FUNC_ENABLE_HSTOCNTEN_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CRX0_FUNC_ENABLE_RESERVED4_MASK    0xF0
#define CAMIF_CRX0_FUNC_ENABLE_RESERVED4_SHIFT   4 
#define CAMIF_CRX0_FUNC_ENABLE_RESERVED4_BIT     0xF
#define CAMIF_CRX0_FUNC_ENABLE_RESERVED4_BITWIDTH 4
// LPRXSTATEINTSTATEEn bitfiled (RW) Reset=0
#define CAMIF_CRX0_FUNC_ENABLE_LPRXSTATEINTSTATEEN_MASK 0x100
#define CAMIF_CRX0_FUNC_ENABLE_LPRXSTATEINTSTATEEN_SHIFT 8 
#define CAMIF_CRX0_FUNC_ENABLE_LPRXSTATEINTSTATEEN_BIT 0x1
#define CAMIF_CRX0_FUNC_ENABLE_LPRXSTATEINTSTATEEN_BITWIDTH 1
// RXERRINTSTATEEn bitfiled (RW) Reset=0
#define CAMIF_CRX0_FUNC_ENABLE_RXERRINTSTATEEN_MASK 0x400
#define CAMIF_CRX0_FUNC_ENABLE_RXERRINTSTATEEN_SHIFT 10 
#define CAMIF_CRX0_FUNC_ENABLE_RXERRINTSTATEEN_BIT 0x1
#define CAMIF_CRX0_FUNC_ENABLE_RXERRINTSTATEEN_BITWIDTH 1
// SHTPKTINTSTATEEn bitfiled (RW) Reset=0
#define CAMIF_CRX0_FUNC_ENABLE_SHTPKTINTSTATEEN_MASK 0x2000
#define CAMIF_CRX0_FUNC_ENABLE_SHTPKTINTSTATEEN_SHIFT 13 
#define CAMIF_CRX0_FUNC_ENABLE_SHTPKTINTSTATEEN_BIT 0x1
#define CAMIF_CRX0_FUNC_ENABLE_SHTPKTINTSTATEEN_BITWIDTH 1
// LNGPKTINTSTATEEn bitfiled (RW) Reset=0
#define CAMIF_CRX0_FUNC_ENABLE_LNGPKTINTSTATEEN_MASK 0x4000
#define CAMIF_CRX0_FUNC_ENABLE_LNGPKTINTSTATEEN_SHIFT 14 
#define CAMIF_CRX0_FUNC_ENABLE_LNGPKTINTSTATEEN_BIT 0x1
#define CAMIF_CRX0_FUNC_ENABLE_LNGPKTINTSTATEEN_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CRX0_FUNC_ENABLE_RESERVED3_MASK    0x8000
#define CAMIF_CRX0_FUNC_ENABLE_RESERVED3_SHIFT   15 
#define CAMIF_CRX0_FUNC_ENABLE_RESERVED3_BIT     0x1
#define CAMIF_CRX0_FUNC_ENABLE_RESERVED3_BITWIDTH 1
// LPRXSTATEEn bitfiled (RW) Reset=0
#define CAMIF_CRX0_FUNC_ENABLE_LPRXSTATEEN_MASK  0x10000
#define CAMIF_CRX0_FUNC_ENABLE_LPRXSTATEEN_SHIFT 16 
#define CAMIF_CRX0_FUNC_ENABLE_LPRXSTATEEN_BIT   0x1
#define CAMIF_CRX0_FUNC_ENABLE_LPRXSTATEEN_BITWIDTH 1
// RXERRINTEn bitfiled (RW) Reset=0
#define CAMIF_CRX0_FUNC_ENABLE_RXERRINTEN_MASK   0x40000
#define CAMIF_CRX0_FUNC_ENABLE_RXERRINTEN_SHIFT  18 
#define CAMIF_CRX0_FUNC_ENABLE_RXERRINTEN_BIT    0x1
#define CAMIF_CRX0_FUNC_ENABLE_RXERRINTEN_BITWIDTH 1
// SHTPKTINTEn bitfiled (RW) Reset=0
#define CAMIF_CRX0_FUNC_ENABLE_SHTPKTINTEN_MASK  0x200000
#define CAMIF_CRX0_FUNC_ENABLE_SHTPKTINTEN_SHIFT 21 
#define CAMIF_CRX0_FUNC_ENABLE_SHTPKTINTEN_BIT   0x1
#define CAMIF_CRX0_FUNC_ENABLE_SHTPKTINTEN_BITWIDTH 1
// LNGPKTINTEn bitfiled (RW) Reset=0
#define CAMIF_CRX0_FUNC_ENABLE_LNGPKTINTEN_MASK  0x400000
#define CAMIF_CRX0_FUNC_ENABLE_LNGPKTINTEN_SHIFT 22 
#define CAMIF_CRX0_FUNC_ENABLE_LNGPKTINTEN_BIT   0x1
#define CAMIF_CRX0_FUNC_ENABLE_LNGPKTINTEN_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX0_FUNC_ENABLE_RESERVED2_MASK    0x800000
#define CAMIF_CRX0_FUNC_ENABLE_RESERVED2_SHIFT   23 
#define CAMIF_CRX0_FUNC_ENABLE_RESERVED2_BIT     0x1
#define CAMIF_CRX0_FUNC_ENABLE_RESERVED2_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX0_FUNC_ENABLE_RESERVED_MASK     0x7E000000
#define CAMIF_CRX0_FUNC_ENABLE_RESERVED_SHIFT    25 
#define CAMIF_CRX0_FUNC_ENABLE_RESERVED_BIT      0x3F
#define CAMIF_CRX0_FUNC_ENABLE_RESERVED_BITWIDTH 6
// DebugMdEn bitfiled (RW) Reset=0
#define CAMIF_CRX0_FUNC_ENABLE_DEBUGMDEN_MASK    0x80000000
#define CAMIF_CRX0_FUNC_ENABLE_DEBUGMDEN_SHIFT   31 
#define CAMIF_CRX0_FUNC_ENABLE_DEBUGMDEN_BIT     0x1
#define CAMIF_CRX0_FUNC_ENABLE_DEBUGMDEN_BITWIDTH 1
// CRX0_FUNC_MODE Register
#define CAMIF_CRX0_FUNC_MODE_OFS                 0x00001040
// EoTpEn bitfiled (RW) Reset=0
#define CAMIF_CRX0_FUNC_MODE_EOTPEN_MASK         0x1
#define CAMIF_CRX0_FUNC_MODE_EOTPEN_SHIFT        0 
#define CAMIF_CRX0_FUNC_MODE_EOTPEN_BIT          0x1
#define CAMIF_CRX0_FUNC_MODE_EOTPEN_BITWIDTH     1
// BlankPktRcvEn bitfiled (RW) Reset=0
#define CAMIF_CRX0_FUNC_MODE_BLANKPKTRCVEN_MASK  0x2
#define CAMIF_CRX0_FUNC_MODE_BLANKPKTRCVEN_SHIFT 1 
#define CAMIF_CRX0_FUNC_MODE_BLANKPKTRCVEN_BIT   0x1
#define CAMIF_CRX0_FUNC_MODE_BLANKPKTRCVEN_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX0_FUNC_MODE_RESERVED2_MASK      0xFC
#define CAMIF_CRX0_FUNC_MODE_RESERVED2_SHIFT     2 
#define CAMIF_CRX0_FUNC_MODE_RESERVED2_BIT       0x3F
#define CAMIF_CRX0_FUNC_MODE_RESERVED2_BITWIDTH  6
// LpToAutoRxMd bitfiled (RW) Reset=0
#define CAMIF_CRX0_FUNC_MODE_LPTOAUTORXMD_MASK   0x100
#define CAMIF_CRX0_FUNC_MODE_LPTOAUTORXMD_SHIFT  8 
#define CAMIF_CRX0_FUNC_MODE_LPTOAUTORXMD_BIT    0x1
#define CAMIF_CRX0_FUNC_MODE_LPTOAUTORXMD_BITWIDTH 1
// HsToAutoRxMd bitfiled (RW) Reset=0
#define CAMIF_CRX0_FUNC_MODE_HSTOAUTORXMD_MASK   0x200
#define CAMIF_CRX0_FUNC_MODE_HSTOAUTORXMD_SHIFT  9 
#define CAMIF_CRX0_FUNC_MODE_HSTOAUTORXMD_BIT    0x1
#define CAMIF_CRX0_FUNC_MODE_HSTOAUTORXMD_BITWIDTH 1
// CntAutoRxMd bitfiled (RW) Reset=0
#define CAMIF_CRX0_FUNC_MODE_CNTAUTORXMD_MASK    0x400
#define CAMIF_CRX0_FUNC_MODE_CNTAUTORXMD_SHIFT   10 
#define CAMIF_CRX0_FUNC_MODE_CNTAUTORXMD_BIT     0x1
#define CAMIF_CRX0_FUNC_MODE_CNTAUTORXMD_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX0_FUNC_MODE_RESERVED_MASK       0xFFFFF800
#define CAMIF_CRX0_FUNC_MODE_RESERVED_SHIFT      11 
#define CAMIF_CRX0_FUNC_MODE_RESERVED_BIT        0x1FFFFF
#define CAMIF_CRX0_FUNC_MODE_RESERVED_BITWIDTH   21
// CRX0_LPRX_STATE_INT_STAT Register
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_OFS       0x00001044
// LineInitDone bitfiled (RW) Reset=0
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_LINEINITDONE_MASK 0x1
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_LINEINITDONE_SHIFT 0 
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_LINEINITDONE_BIT 0x1
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_LINEINITDONE_BITWIDTH 1
// reserved5 bitfiled (RO) Reset=0
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_RESERVED5_MASK 0x2
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_RESERVED5_SHIFT 1 
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_RESERVED5_BIT 0x1
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_RESERVED5_BITWIDTH 1
// AutoCalDone bitfiled (RW) Reset=0
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_AUTOCALDONE_MASK 0x10
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_AUTOCALDONE_SHIFT 4 
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_AUTOCALDONE_BIT 0x1
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_AUTOCALDONE_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_RESERVED4_MASK 0xE0
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_RESERVED4_SHIFT 5 
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_RESERVED4_BIT 0x7
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_RESERVED4_BITWIDTH 3
// D0StopRise bitfiled (RW) Reset=0
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_D0STOPRISE_MASK 0x100
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_D0STOPRISE_SHIFT 8 
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_D0STOPRISE_BIT 0x1
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_D0STOPRISE_BITWIDTH 1
// D1StopRise bitfiled (RW) Reset=0
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_D1STOPRISE_MASK 0x200
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_D1STOPRISE_SHIFT 9 
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_D1STOPRISE_BIT 0x1
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_D1STOPRISE_BITWIDTH 1
// D2StopRise bitfiled (RW) Reset=0
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_D2STOPRISE_MASK 0x400
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_D2STOPRISE_SHIFT 10 
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_D2STOPRISE_BIT 0x1
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_D2STOPRISE_BITWIDTH 1
// D3StopRise bitfiled (RW) Reset=0
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_D3STOPRISE_MASK 0x800
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_D3STOPRISE_SHIFT 11 
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_D3STOPRISE_BIT 0x1
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_D3STOPRISE_BITWIDTH 1
// CLStopRise bitfiled (RW) Reset=0
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_CLSTOPRISE_MASK 0x1000
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_CLSTOPRISE_SHIFT 12 
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_CLSTOPRISE_BIT 0x1
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_CLSTOPRISE_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_RESERVED3_MASK 0xE000
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_RESERVED3_SHIFT 13 
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_RESERVED3_BIT 0x7
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_RESERVED3_BITWIDTH 3
// D0UlpsEnter bitfiled (RW) Reset=0
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_D0ULPSENTER_MASK 0x10000
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_D0ULPSENTER_SHIFT 16 
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_D0ULPSENTER_BIT 0x1
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_D0ULPSENTER_BITWIDTH 1
// D1UlpsEnter bitfiled (RW) Reset=0
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_D1ULPSENTER_MASK 0x20000
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_D1ULPSENTER_SHIFT 17 
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_D1ULPSENTER_BIT 0x1
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_D1ULPSENTER_BITWIDTH 1
// D2UlpsEnter bitfiled (RW) Reset=0
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_D2ULPSENTER_MASK 0x40000
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_D2ULPSENTER_SHIFT 18 
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_D2ULPSENTER_BIT 0x1
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_D2ULPSENTER_BITWIDTH 1
// D3UlpsEnter bitfiled (RW) Reset=0
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_D3ULPSENTER_MASK 0x80000
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_D3ULPSENTER_SHIFT 19 
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_D3ULPSENTER_BIT 0x1
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_D3ULPSENTER_BITWIDTH 1
// CLUlpsEnter bitfiled (RW) Reset=0
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_CLULPSENTER_MASK 0x100000
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_CLULPSENTER_SHIFT 20 
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_CLULPSENTER_BIT 0x1
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_CLULPSENTER_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_RESERVED2_MASK 0xE00000
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_RESERVED2_SHIFT 21 
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_RESERVED2_BIT 0x7
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_RESERVED2_BITWIDTH 3
// D0UlpsExit bitfiled (RW) Reset=0
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_D0ULPSEXIT_MASK 0x1000000
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_D0ULPSEXIT_SHIFT 24 
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_D0ULPSEXIT_BIT 0x1
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_D0ULPSEXIT_BITWIDTH 1
// D1UlpsExit bitfiled (RW) Reset=0
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_D1ULPSEXIT_MASK 0x2000000
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_D1ULPSEXIT_SHIFT 25 
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_D1ULPSEXIT_BIT 0x1
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_D1ULPSEXIT_BITWIDTH 1
// D2UlpsExit bitfiled (RW) Reset=0
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_D2ULPSEXIT_MASK 0x4000000
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_D2ULPSEXIT_SHIFT 26 
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_D2ULPSEXIT_BIT 0x1
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_D2ULPSEXIT_BITWIDTH 1
// D3UlpsExit bitfiled (RW) Reset=0
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_D3ULPSEXIT_MASK 0x8000000
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_D3ULPSEXIT_SHIFT 27 
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_D3ULPSEXIT_BIT 0x1
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_D3ULPSEXIT_BITWIDTH 1
// CLU1psExit bitfiled (RW) Reset=0
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_CLU1PSEXIT_MASK 0x10000000
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_CLU1PSEXIT_SHIFT 28 
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_CLU1PSEXIT_BIT 0x1
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_CLU1PSEXIT_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_RESERVED_MASK 0xE0000000
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_RESERVED_SHIFT 29 
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_RESERVED_BIT 0x7
#define CAMIF_CRX0_LPRX_STATE_INT_STAT_RESERVED_BITWIDTH 3
// CRX0_LPRX_STATE_INT_MASK Register
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_OFS       0x00001048
// MaskLineInitDone bitfiled (RW) Reset=0
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKLINEINITDONE_MASK 0x1
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKLINEINITDONE_SHIFT 0 
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKLINEINITDONE_BIT 0x1
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKLINEINITDONE_BITWIDTH 1
// reserved5 bitfiled (RO) Reset=0
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_RESERVED5_MASK 0x2
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_RESERVED5_SHIFT 1 
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_RESERVED5_BIT 0x1
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_RESERVED5_BITWIDTH 1
// MaskAutoCalDone bitfiled (RW) Reset=1
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKAUTOCALDONE_MASK 0x10
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKAUTOCALDONE_SHIFT 4 
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKAUTOCALDONE_BIT 0x1
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKAUTOCALDONE_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_RESERVED4_MASK 0xE0
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_RESERVED4_SHIFT 5 
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_RESERVED4_BIT 0x7
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_RESERVED4_BITWIDTH 3
// MaskD0StopRise bitfiled (RW) Reset=1
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKD0STOPRISE_MASK 0x100
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKD0STOPRISE_SHIFT 8 
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKD0STOPRISE_BIT 0x1
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKD0STOPRISE_BITWIDTH 1
// MaskD1StopRise bitfiled (RW) Reset=1
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKD1STOPRISE_MASK 0x200
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKD1STOPRISE_SHIFT 9 
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKD1STOPRISE_BIT 0x1
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKD1STOPRISE_BITWIDTH 1
// MaskD2StopRise bitfiled (RW) Reset=1
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKD2STOPRISE_MASK 0x400
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKD2STOPRISE_SHIFT 10 
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKD2STOPRISE_BIT 0x1
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKD2STOPRISE_BITWIDTH 1
// MaskD3StopRise bitfiled (RW) Reset=1
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKD3STOPRISE_MASK 0x800
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKD3STOPRISE_SHIFT 11 
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKD3STOPRISE_BIT 0x1
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKD3STOPRISE_BITWIDTH 1
// MaskCLStopRise bitfiled (RW) Reset=1
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKCLSTOPRISE_MASK 0x1000
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKCLSTOPRISE_SHIFT 12 
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKCLSTOPRISE_BIT 0x1
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKCLSTOPRISE_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_RESERVED3_MASK 0xE000
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_RESERVED3_SHIFT 13 
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_RESERVED3_BIT 0x7
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_RESERVED3_BITWIDTH 3
// MaskD0UlpsEnter bitfiled (RW) Reset=1
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKD0ULPSENTER_MASK 0x10000
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKD0ULPSENTER_SHIFT 16 
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKD0ULPSENTER_BIT 0x1
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKD0ULPSENTER_BITWIDTH 1
// MaskD1UlpsEnter bitfiled (RW) Reset=1
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKD1ULPSENTER_MASK 0x20000
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKD1ULPSENTER_SHIFT 17 
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKD1ULPSENTER_BIT 0x1
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKD1ULPSENTER_BITWIDTH 1
// MaskD2UlpsEnter bitfiled (RW) Reset=1
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKD2ULPSENTER_MASK 0x40000
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKD2ULPSENTER_SHIFT 18 
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKD2ULPSENTER_BIT 0x1
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKD2ULPSENTER_BITWIDTH 1
// MaskD3UlpsEnter bitfiled (RW) Reset=1
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKD3ULPSENTER_MASK 0x80000
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKD3ULPSENTER_SHIFT 19 
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKD3ULPSENTER_BIT 0x1
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKD3ULPSENTER_BITWIDTH 1
// MaskCLUlpsEnter bitfiled (RW) Reset=1
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKCLULPSENTER_MASK 0x100000
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKCLULPSENTER_SHIFT 20 
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKCLULPSENTER_BIT 0x1
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKCLULPSENTER_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_RESERVED2_MASK 0xE00000
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_RESERVED2_SHIFT 21 
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_RESERVED2_BIT 0x7
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_RESERVED2_BITWIDTH 3
// MaskD0UlpsExit bitfiled (RW) Reset=1
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKD0ULPSEXIT_MASK 0x1000000
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKD0ULPSEXIT_SHIFT 24 
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKD0ULPSEXIT_BIT 0x1
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKD0ULPSEXIT_BITWIDTH 1
// MaskD1UlpsExit bitfiled (RW) Reset=1
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKD1ULPSEXIT_MASK 0x2000000
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKD1ULPSEXIT_SHIFT 25 
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKD1ULPSEXIT_BIT 0x1
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKD1ULPSEXIT_BITWIDTH 1
// MaskD2UlpsExit bitfiled (RW) Reset=1
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKD2ULPSEXIT_MASK 0x4000000
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKD2ULPSEXIT_SHIFT 26 
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKD2ULPSEXIT_BIT 0x1
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKD2ULPSEXIT_BITWIDTH 1
// MaskD3UlpsExit bitfiled (RW) Reset=1
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKD3ULPSEXIT_MASK 0x8000000
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKD3ULPSEXIT_SHIFT 27 
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKD3ULPSEXIT_BIT 0x1
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKD3ULPSEXIT_BITWIDTH 1
// MaskCLUlpsExit bitfiled (RW) Reset=1
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKCLULPSEXIT_MASK 0x10000000
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKCLULPSEXIT_SHIFT 28 
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKCLULPSEXIT_BIT 0x1
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_MASKCLULPSEXIT_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_RESERVED_MASK 0xE0000000
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_RESERVED_SHIFT 29 
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_RESERVED_BIT 0x7
#define CAMIF_CRX0_LPRX_STATE_INT_MASK_RESERVED_BITWIDTH 3
// CRX0_CDSIRX_INTERNAL_STAT Register
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_OFS      0x00001054
// CDSI_RXBUSY bitfiled (RO) Reset=0
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_CDSI_RXBUSY_MASK 0x1
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_CDSI_RXBUSY_SHIFT 0 
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_CDSI_RXBUSY_BIT 0x1
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_CDSI_RXBUSY_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_RESERVED3_MASK 0xFFF8
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_RESERVED3_SHIFT 3 
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_RESERVED3_BIT 0x1FFF
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_RESERVED3_BITWIDTH 13
// CL_LPRXBUSY bitfiled (RO) Reset=0
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_CL_LPRXBUSY_MASK 0x10000
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_CL_LPRXBUSY_SHIFT 16 
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_CL_LPRXBUSY_BIT 0x1
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_CL_LPRXBUSY_BITWIDTH 1
// CL_HSRXBUSY bitfiled (RO) Reset=0
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_CL_HSRXBUSY_MASK 0x20000
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_CL_HSRXBUSY_SHIFT 17 
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_CL_HSRXBUSY_BIT 0x1
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_CL_HSRXBUSY_BITWIDTH 1
// D0_LPRXBUSY bitfiled (RO) Reset=0
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_D0_LPRXBUSY_MASK 0x40000
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_D0_LPRXBUSY_SHIFT 18 
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_D0_LPRXBUSY_BIT 0x1
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_D0_LPRXBUSY_BITWIDTH 1
// D0_HSRXBUSY bitfiled (RO) Reset=0
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_D0_HSRXBUSY_MASK 0x80000
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_D0_HSRXBUSY_SHIFT 19 
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_D0_HSRXBUSY_BIT 0x1
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_D0_HSRXBUSY_BITWIDTH 1
// D0_LPTXBUSY bitfiled (RO) Reset=0
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_D0_LPTXBUSY_MASK 0x100000
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_D0_LPTXBUSY_SHIFT 20 
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_D0_LPTXBUSY_BIT 0x1
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_D0_LPTXBUSY_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_RESERVED2_MASK 0x200000
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_RESERVED2_SHIFT 21 
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_RESERVED2_BIT 0x1
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_RESERVED2_BITWIDTH 1
// D1_LPRXBUSY bitfiled (RO) Reset=0
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_D1_LPRXBUSY_MASK 0x400000
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_D1_LPRXBUSY_SHIFT 22 
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_D1_LPRXBUSY_BIT 0x1
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_D1_LPRXBUSY_BITWIDTH 1
// D1_HSRXBUSY bitfiled (RO) Reset=0
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_D1_HSRXBUSY_MASK 0x800000
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_D1_HSRXBUSY_SHIFT 23 
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_D1_HSRXBUSY_BIT 0x1
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_D1_HSRXBUSY_BITWIDTH 1
// D2_LPRXBUSY bitfiled (RO) Reset=0
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_D2_LPRXBUSY_MASK 0x1000000
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_D2_LPRXBUSY_SHIFT 24 
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_D2_LPRXBUSY_BIT 0x1
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_D2_LPRXBUSY_BITWIDTH 1
// D2_HSRXBUSY bitfiled (RO) Reset=0
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_D2_HSRXBUSY_MASK 0x2000000
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_D2_HSRXBUSY_SHIFT 25 
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_D2_HSRXBUSY_BIT 0x1
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_D2_HSRXBUSY_BITWIDTH 1
// D3_LPRXBUSY bitfiled (RO) Reset=0
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_D3_LPRXBUSY_MASK 0x4000000
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_D3_LPRXBUSY_SHIFT 26 
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_D3_LPRXBUSY_BIT 0x1
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_D3_LPRXBUSY_BITWIDTH 1
// D3_HSRXBUSY bitfiled (RO) Reset=0
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_D3_HSRXBUSY_MASK 0x8000000
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_D3_HSRXBUSY_SHIFT 27 
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_D3_HSRXBUSY_BIT 0x1
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_D3_HSRXBUSY_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_RESERVED_MASK 0xF0000000
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_RESERVED_SHIFT 28 
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_RESERVED_BIT 0xF
#define CAMIF_CRX0_CDSIRX_INTERNAL_STAT_RESERVED_BITWIDTH 4
// CRX0_RXERR_INT_STAT Register
#define CAMIF_CRX0_RXERR_INT_STAT_OFS            0x0000105C
// ErrSotHs bitfiled (RW) Reset=0
#define CAMIF_CRX0_RXERR_INT_STAT_ERRSOTHS_MASK  0x1
#define CAMIF_CRX0_RXERR_INT_STAT_ERRSOTHS_SHIFT 0 
#define CAMIF_CRX0_RXERR_INT_STAT_ERRSOTHS_BIT   0x1
#define CAMIF_CRX0_RXERR_INT_STAT_ERRSOTHS_BITWIDTH 1
// ErrSotSyncHs bitfiled (RW) Reset=0
#define CAMIF_CRX0_RXERR_INT_STAT_ERRSOTSYNCHS_MASK 0x2
#define CAMIF_CRX0_RXERR_INT_STAT_ERRSOTSYNCHS_SHIFT 1 
#define CAMIF_CRX0_RXERR_INT_STAT_ERRSOTSYNCHS_BIT 0x1
#define CAMIF_CRX0_RXERR_INT_STAT_ERRSOTSYNCHS_BITWIDTH 1
// ErrEsc bitfiled (RW) Reset=0
#define CAMIF_CRX0_RXERR_INT_STAT_ERRESC_MASK    0x8
#define CAMIF_CRX0_RXERR_INT_STAT_ERRESC_SHIFT   3 
#define CAMIF_CRX0_RXERR_INT_STAT_ERRESC_BIT     0x1
#define CAMIF_CRX0_RXERR_INT_STAT_ERRESC_BITWIDTH 1
// reserved6 bitfiled (RO) Reset=0
#define CAMIF_CRX0_RXERR_INT_STAT_RESERVED6_MASK 0x20
#define CAMIF_CRX0_RXERR_INT_STAT_RESERVED6_SHIFT 5 
#define CAMIF_CRX0_RXERR_INT_STAT_RESERVED6_BIT  0x1
#define CAMIF_CRX0_RXERR_INT_STAT_RESERVED6_BITWIDTH 1
// ErrCntrl bitfiled (RW) Reset=0
#define CAMIF_CRX0_RXERR_INT_STAT_ERRCNTRL_MASK  0x40
#define CAMIF_CRX0_RXERR_INT_STAT_ERRCNTRL_SHIFT 6 
#define CAMIF_CRX0_RXERR_INT_STAT_ERRCNTRL_BIT   0x1
#define CAMIF_CRX0_RXERR_INT_STAT_ERRCNTRL_BITWIDTH 1
// reserved5 bitfiled (RO) Reset=0
#define CAMIF_CRX0_RXERR_INT_STAT_RESERVED5_MASK 0x80
#define CAMIF_CRX0_RXERR_INT_STAT_RESERVED5_SHIFT 7 
#define CAMIF_CRX0_RXERR_INT_STAT_RESERVED5_BIT  0x1
#define CAMIF_CRX0_RXERR_INT_STAT_RESERVED5_BITWIDTH 1
// ErrEccCrctd bitfiled (RW) Reset=0
#define CAMIF_CRX0_RXERR_INT_STAT_ERRECCCRCTD_MASK 0x100
#define CAMIF_CRX0_RXERR_INT_STAT_ERRECCCRCTD_SHIFT 8 
#define CAMIF_CRX0_RXERR_INT_STAT_ERRECCCRCTD_BIT 0x1
#define CAMIF_CRX0_RXERR_INT_STAT_ERRECCCRCTD_BITWIDTH 1
// ErrEccDbl bitfiled (RW) Reset=0
#define CAMIF_CRX0_RXERR_INT_STAT_ERRECCDBL_MASK 0x200
#define CAMIF_CRX0_RXERR_INT_STAT_ERRECCDBL_SHIFT 9 
#define CAMIF_CRX0_RXERR_INT_STAT_ERRECCDBL_BIT  0x1
#define CAMIF_CRX0_RXERR_INT_STAT_ERRECCDBL_BITWIDTH 1
// ErrChecksum bitfiled (RW) Reset=0
#define CAMIF_CRX0_RXERR_INT_STAT_ERRCHECKSUM_MASK 0x400
#define CAMIF_CRX0_RXERR_INT_STAT_ERRCHECKSUM_SHIFT 10 
#define CAMIF_CRX0_RXERR_INT_STAT_ERRCHECKSUM_BIT 0x1
#define CAMIF_CRX0_RXERR_INT_STAT_ERRCHECKSUM_BITWIDTH 1
// ErrDataType bitfiled (RW) Reset=0
#define CAMIF_CRX0_RXERR_INT_STAT_ERRDATATYPE_MASK 0x800
#define CAMIF_CRX0_RXERR_INT_STAT_ERRDATATYPE_SHIFT 11 
#define CAMIF_CRX0_RXERR_INT_STAT_ERRDATATYPE_BIT 0x1
#define CAMIF_CRX0_RXERR_INT_STAT_ERRDATATYPE_BITWIDTH 1
// ErrVCID bitfiled (RW) Reset=0
#define CAMIF_CRX0_RXERR_INT_STAT_ERRVCID_MASK   0x1000
#define CAMIF_CRX0_RXERR_INT_STAT_ERRVCID_SHIFT  12 
#define CAMIF_CRX0_RXERR_INT_STAT_ERRVCID_BIT    0x1
#define CAMIF_CRX0_RXERR_INT_STAT_ERRVCID_BITWIDTH 1
// ErrInvalid bitfiled (RW) Reset=0
#define CAMIF_CRX0_RXERR_INT_STAT_ERRINVALID_MASK 0x2000
#define CAMIF_CRX0_RXERR_INT_STAT_ERRINVALID_SHIFT 13 
#define CAMIF_CRX0_RXERR_INT_STAT_ERRINVALID_BIT 0x1
#define CAMIF_CRX0_RXERR_INT_STAT_ERRINVALID_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CRX0_RXERR_INT_STAT_RESERVED4_MASK 0x4000
#define CAMIF_CRX0_RXERR_INT_STAT_RESERVED4_SHIFT 14 
#define CAMIF_CRX0_RXERR_INT_STAT_RESERVED4_BIT  0x1
#define CAMIF_CRX0_RXERR_INT_STAT_RESERVED4_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CRX0_RXERR_INT_STAT_RESERVED3_MASK 0xFF0000
#define CAMIF_CRX0_RXERR_INT_STAT_RESERVED3_SHIFT 16 
#define CAMIF_CRX0_RXERR_INT_STAT_RESERVED3_BIT  0xFF
#define CAMIF_CRX0_RXERR_INT_STAT_RESERVED3_BITWIDTH 8
// ErrLdSq bitfiled (RW) Reset=0
#define CAMIF_CRX0_RXERR_INT_STAT_ERRLDSQ_MASK   0x2000000
#define CAMIF_CRX0_RXERR_INT_STAT_ERRLDSQ_SHIFT  25 
#define CAMIF_CRX0_RXERR_INT_STAT_ERRLDSQ_BIT    0x1
#define CAMIF_CRX0_RXERR_INT_STAT_ERRLDSQ_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX0_RXERR_INT_STAT_RESERVED2_MASK 0x1C000000
#define CAMIF_CRX0_RXERR_INT_STAT_RESERVED2_SHIFT 26 
#define CAMIF_CRX0_RXERR_INT_STAT_RESERVED2_BIT  0x7
#define CAMIF_CRX0_RXERR_INT_STAT_RESERVED2_BITWIDTH 3
// ErrHsRxTo bitfiled (RW) Reset=0
#define CAMIF_CRX0_RXERR_INT_STAT_ERRHSRXTO_MASK 0x20000000
#define CAMIF_CRX0_RXERR_INT_STAT_ERRHSRXTO_SHIFT 29 
#define CAMIF_CRX0_RXERR_INT_STAT_ERRHSRXTO_BIT  0x1
#define CAMIF_CRX0_RXERR_INT_STAT_ERRHSRXTO_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX0_RXERR_INT_STAT_RESERVED_MASK  0x40000000
#define CAMIF_CRX0_RXERR_INT_STAT_RESERVED_SHIFT 30 
#define CAMIF_CRX0_RXERR_INT_STAT_RESERVED_BIT   0x1
#define CAMIF_CRX0_RXERR_INT_STAT_RESERVED_BITWIDTH 1
// ErrRxFifoOvf bitfiled (RW) Reset=0
#define CAMIF_CRX0_RXERR_INT_STAT_ERRRXFIFOOVF_MASK 0x80000000
#define CAMIF_CRX0_RXERR_INT_STAT_ERRRXFIFOOVF_SHIFT 31 
#define CAMIF_CRX0_RXERR_INT_STAT_ERRRXFIFOOVF_BIT 0x1
#define CAMIF_CRX0_RXERR_INT_STAT_ERRRXFIFOOVF_BITWIDTH 1
// CRX0_RXERR_INT_MASK Register
#define CAMIF_CRX0_RXERR_INT_MASK_OFS            0x00001060
// MaskErrSotHs bitfiled (RW) Reset=1
#define CAMIF_CRX0_RXERR_INT_MASK_MASKERRSOTHS_MASK 0x1
#define CAMIF_CRX0_RXERR_INT_MASK_MASKERRSOTHS_SHIFT 0 
#define CAMIF_CRX0_RXERR_INT_MASK_MASKERRSOTHS_BIT 0x1
#define CAMIF_CRX0_RXERR_INT_MASK_MASKERRSOTHS_BITWIDTH 1
// MaskErrSotSyncHs bitfiled (RW) Reset=1
#define CAMIF_CRX0_RXERR_INT_MASK_MASKERRSOTSYNCHS_MASK 0x2
#define CAMIF_CRX0_RXERR_INT_MASK_MASKERRSOTSYNCHS_SHIFT 1 
#define CAMIF_CRX0_RXERR_INT_MASK_MASKERRSOTSYNCHS_BIT 0x1
#define CAMIF_CRX0_RXERR_INT_MASK_MASKERRSOTSYNCHS_BITWIDTH 1
// MaskErrEsc bitfiled (RW) Reset=1
#define CAMIF_CRX0_RXERR_INT_MASK_MASKERRESC_MASK 0x8
#define CAMIF_CRX0_RXERR_INT_MASK_MASKERRESC_SHIFT 3 
#define CAMIF_CRX0_RXERR_INT_MASK_MASKERRESC_BIT 0x1
#define CAMIF_CRX0_RXERR_INT_MASK_MASKERRESC_BITWIDTH 1
// reserved6 bitfiled (RO) Reset=0
#define CAMIF_CRX0_RXERR_INT_MASK_RESERVED6_MASK 0x20
#define CAMIF_CRX0_RXERR_INT_MASK_RESERVED6_SHIFT 5 
#define CAMIF_CRX0_RXERR_INT_MASK_RESERVED6_BIT  0x1
#define CAMIF_CRX0_RXERR_INT_MASK_RESERVED6_BITWIDTH 1
// MaskErrCntrl bitfiled (RW) Reset=1
#define CAMIF_CRX0_RXERR_INT_MASK_MASKERRCNTRL_MASK 0x40
#define CAMIF_CRX0_RXERR_INT_MASK_MASKERRCNTRL_SHIFT 6 
#define CAMIF_CRX0_RXERR_INT_MASK_MASKERRCNTRL_BIT 0x1
#define CAMIF_CRX0_RXERR_INT_MASK_MASKERRCNTRL_BITWIDTH 1
// reserved5 bitfiled (RO) Reset=0
#define CAMIF_CRX0_RXERR_INT_MASK_RESERVED5_MASK 0x80
#define CAMIF_CRX0_RXERR_INT_MASK_RESERVED5_SHIFT 7 
#define CAMIF_CRX0_RXERR_INT_MASK_RESERVED5_BIT  0x1
#define CAMIF_CRX0_RXERR_INT_MASK_RESERVED5_BITWIDTH 1
// MaskErrEccCrctd bitfiled (RW) Reset=1
#define CAMIF_CRX0_RXERR_INT_MASK_MASKERRECCCRCTD_MASK 0x100
#define CAMIF_CRX0_RXERR_INT_MASK_MASKERRECCCRCTD_SHIFT 8 
#define CAMIF_CRX0_RXERR_INT_MASK_MASKERRECCCRCTD_BIT 0x1
#define CAMIF_CRX0_RXERR_INT_MASK_MASKERRECCCRCTD_BITWIDTH 1
// MaskErrEccDbl bitfiled (RW) Reset=1
#define CAMIF_CRX0_RXERR_INT_MASK_MASKERRECCDBL_MASK 0x200
#define CAMIF_CRX0_RXERR_INT_MASK_MASKERRECCDBL_SHIFT 9 
#define CAMIF_CRX0_RXERR_INT_MASK_MASKERRECCDBL_BIT 0x1
#define CAMIF_CRX0_RXERR_INT_MASK_MASKERRECCDBL_BITWIDTH 1
// MaskErrChecksum bitfiled (RW) Reset=1
#define CAMIF_CRX0_RXERR_INT_MASK_MASKERRCHECKSUM_MASK 0x400
#define CAMIF_CRX0_RXERR_INT_MASK_MASKERRCHECKSUM_SHIFT 10 
#define CAMIF_CRX0_RXERR_INT_MASK_MASKERRCHECKSUM_BIT 0x1
#define CAMIF_CRX0_RXERR_INT_MASK_MASKERRCHECKSUM_BITWIDTH 1
// MaskErrDataType bitfiled (RW) Reset=1
#define CAMIF_CRX0_RXERR_INT_MASK_MASKERRDATATYPE_MASK 0x800
#define CAMIF_CRX0_RXERR_INT_MASK_MASKERRDATATYPE_SHIFT 11 
#define CAMIF_CRX0_RXERR_INT_MASK_MASKERRDATATYPE_BIT 0x1
#define CAMIF_CRX0_RXERR_INT_MASK_MASKERRDATATYPE_BITWIDTH 1
// MaskErrVCID bitfiled (RW) Reset=1
#define CAMIF_CRX0_RXERR_INT_MASK_MASKERRVCID_MASK 0x1000
#define CAMIF_CRX0_RXERR_INT_MASK_MASKERRVCID_SHIFT 12 
#define CAMIF_CRX0_RXERR_INT_MASK_MASKERRVCID_BIT 0x1
#define CAMIF_CRX0_RXERR_INT_MASK_MASKERRVCID_BITWIDTH 1
// MaskErrInvalid bitfiled (RW) Reset=1
#define CAMIF_CRX0_RXERR_INT_MASK_MASKERRINVALID_MASK 0x2000
#define CAMIF_CRX0_RXERR_INT_MASK_MASKERRINVALID_SHIFT 13 
#define CAMIF_CRX0_RXERR_INT_MASK_MASKERRINVALID_BIT 0x1
#define CAMIF_CRX0_RXERR_INT_MASK_MASKERRINVALID_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CRX0_RXERR_INT_MASK_RESERVED4_MASK 0x4000
#define CAMIF_CRX0_RXERR_INT_MASK_RESERVED4_SHIFT 14 
#define CAMIF_CRX0_RXERR_INT_MASK_RESERVED4_BIT  0x1
#define CAMIF_CRX0_RXERR_INT_MASK_RESERVED4_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CRX0_RXERR_INT_MASK_RESERVED3_MASK 0xFF0000
#define CAMIF_CRX0_RXERR_INT_MASK_RESERVED3_SHIFT 16 
#define CAMIF_CRX0_RXERR_INT_MASK_RESERVED3_BIT  0xFF
#define CAMIF_CRX0_RXERR_INT_MASK_RESERVED3_BITWIDTH 8
// MaskErrLdSq bitfiled (RW) Reset=1
#define CAMIF_CRX0_RXERR_INT_MASK_MASKERRLDSQ_MASK 0x2000000
#define CAMIF_CRX0_RXERR_INT_MASK_MASKERRLDSQ_SHIFT 25 
#define CAMIF_CRX0_RXERR_INT_MASK_MASKERRLDSQ_BIT 0x1
#define CAMIF_CRX0_RXERR_INT_MASK_MASKERRLDSQ_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX0_RXERR_INT_MASK_RESERVED2_MASK 0x1C000000
#define CAMIF_CRX0_RXERR_INT_MASK_RESERVED2_SHIFT 26 
#define CAMIF_CRX0_RXERR_INT_MASK_RESERVED2_BIT  0x7
#define CAMIF_CRX0_RXERR_INT_MASK_RESERVED2_BITWIDTH 3
// MaskErrHsRxTo bitfiled (RW) Reset=1
#define CAMIF_CRX0_RXERR_INT_MASK_MASKERRHSRXTO_MASK 0x20000000
#define CAMIF_CRX0_RXERR_INT_MASK_MASKERRHSRXTO_SHIFT 29 
#define CAMIF_CRX0_RXERR_INT_MASK_MASKERRHSRXTO_BIT 0x1
#define CAMIF_CRX0_RXERR_INT_MASK_MASKERRHSRXTO_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX0_RXERR_INT_MASK_RESERVED_MASK  0x40000000
#define CAMIF_CRX0_RXERR_INT_MASK_RESERVED_SHIFT 30 
#define CAMIF_CRX0_RXERR_INT_MASK_RESERVED_BIT   0x1
#define CAMIF_CRX0_RXERR_INT_MASK_RESERVED_BITWIDTH 1
// MaskErrRxFifoOvf bitfiled (RW) Reset=1
#define CAMIF_CRX0_RXERR_INT_MASK_MASKERRRXFIFOOVF_MASK 0x80000000
#define CAMIF_CRX0_RXERR_INT_MASK_MASKERRRXFIFOOVF_SHIFT 31 
#define CAMIF_CRX0_RXERR_INT_MASK_MASKERRRXFIFOOVF_BIT 0x1
#define CAMIF_CRX0_RXERR_INT_MASK_MASKERRRXFIFOOVF_BITWIDTH 1
// CRX0_ERR_STATUS Register
#define CAMIF_CRX0_ERR_STATUS_OFS                0x0000106C
// ErrSotHs bitfiled (RO) Reset=0
#define CAMIF_CRX0_ERR_STATUS_ERRSOTHS_MASK      0x1
#define CAMIF_CRX0_ERR_STATUS_ERRSOTHS_SHIFT     0 
#define CAMIF_CRX0_ERR_STATUS_ERRSOTHS_BIT       0x1
#define CAMIF_CRX0_ERR_STATUS_ERRSOTHS_BITWIDTH  1
// ErrSotSyncHs bitfiled (RO) Reset=0
#define CAMIF_CRX0_ERR_STATUS_ERRSOTSYNCHS_MASK  0x2
#define CAMIF_CRX0_ERR_STATUS_ERRSOTSYNCHS_SHIFT 1 
#define CAMIF_CRX0_ERR_STATUS_ERRSOTSYNCHS_BIT   0x1
#define CAMIF_CRX0_ERR_STATUS_ERRSOTSYNCHS_BITWIDTH 1
// ErrEsc bitfiled (RO) Reset=0
#define CAMIF_CRX0_ERR_STATUS_ERRESC_MASK        0x8
#define CAMIF_CRX0_ERR_STATUS_ERRESC_SHIFT       3 
#define CAMIF_CRX0_ERR_STATUS_ERRESC_BIT         0x1
#define CAMIF_CRX0_ERR_STATUS_ERRESC_BITWIDTH    1
// ErrTo bitfiled (RO) Reset=0
#define CAMIF_CRX0_ERR_STATUS_ERRTO_MASK         0x20
#define CAMIF_CRX0_ERR_STATUS_ERRTO_SHIFT        5 
#define CAMIF_CRX0_ERR_STATUS_ERRTO_BIT          0x1
#define CAMIF_CRX0_ERR_STATUS_ERRTO_BITWIDTH     1
// ErrCntrl bitfiled (RO) Reset=0
#define CAMIF_CRX0_ERR_STATUS_ERRCNTRL_MASK      0x40
#define CAMIF_CRX0_ERR_STATUS_ERRCNTRL_SHIFT     6 
#define CAMIF_CRX0_ERR_STATUS_ERRCNTRL_BIT       0x1
#define CAMIF_CRX0_ERR_STATUS_ERRCNTRL_BITWIDTH  1
// ErrCntLp bitfiled (RO) Reset=0
#define CAMIF_CRX0_ERR_STATUS_ERRCNTLP_MASK      0x80
#define CAMIF_CRX0_ERR_STATUS_ERRCNTLP_SHIFT     7 
#define CAMIF_CRX0_ERR_STATUS_ERRCNTLP_BIT       0x1
#define CAMIF_CRX0_ERR_STATUS_ERRCNTLP_BITWIDTH  1
// ErrEccCrctd bitfiled (RO) Reset=0
#define CAMIF_CRX0_ERR_STATUS_ERRECCCRCTD_MASK   0x100
#define CAMIF_CRX0_ERR_STATUS_ERRECCCRCTD_SHIFT  8 
#define CAMIF_CRX0_ERR_STATUS_ERRECCCRCTD_BIT    0x1
#define CAMIF_CRX0_ERR_STATUS_ERRECCCRCTD_BITWIDTH 1
// ErrEccDbl bitfiled (RO) Reset=0
#define CAMIF_CRX0_ERR_STATUS_ERRECCDBL_MASK     0x200
#define CAMIF_CRX0_ERR_STATUS_ERRECCDBL_SHIFT    9 
#define CAMIF_CRX0_ERR_STATUS_ERRECCDBL_BIT      0x1
#define CAMIF_CRX0_ERR_STATUS_ERRECCDBL_BITWIDTH 1
// ErrChecksum bitfiled (RO) Reset=0
#define CAMIF_CRX0_ERR_STATUS_ERRCHECKSUM_MASK   0x400
#define CAMIF_CRX0_ERR_STATUS_ERRCHECKSUM_SHIFT  10 
#define CAMIF_CRX0_ERR_STATUS_ERRCHECKSUM_BIT    0x1
#define CAMIF_CRX0_ERR_STATUS_ERRCHECKSUM_BITWIDTH 1
// ErrDataType bitfiled (RO) Reset=0
#define CAMIF_CRX0_ERR_STATUS_ERRDATATYPE_MASK   0x800
#define CAMIF_CRX0_ERR_STATUS_ERRDATATYPE_SHIFT  11 
#define CAMIF_CRX0_ERR_STATUS_ERRDATATYPE_BIT    0x1
#define CAMIF_CRX0_ERR_STATUS_ERRDATATYPE_BITWIDTH 1
// ErrVCID bitfiled (RO) Reset=0
#define CAMIF_CRX0_ERR_STATUS_ERRVCID_MASK       0x1000
#define CAMIF_CRX0_ERR_STATUS_ERRVCID_SHIFT      12 
#define CAMIF_CRX0_ERR_STATUS_ERRVCID_BIT        0x1
#define CAMIF_CRX0_ERR_STATUS_ERRVCID_BITWIDTH   1
// ErrInvalid bitfiled (RO) Reset=0
#define CAMIF_CRX0_ERR_STATUS_ERRINVALID_MASK    0x2000
#define CAMIF_CRX0_ERR_STATUS_ERRINVALID_SHIFT   13 
#define CAMIF_CRX0_ERR_STATUS_ERRINVALID_BIT     0x1
#define CAMIF_CRX0_ERR_STATUS_ERRINVALID_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX0_ERR_STATUS_RESERVED2_MASK     0x4000
#define CAMIF_CRX0_ERR_STATUS_RESERVED2_SHIFT    14 
#define CAMIF_CRX0_ERR_STATUS_RESERVED2_BIT      0x1
#define CAMIF_CRX0_ERR_STATUS_RESERVED2_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX0_ERR_STATUS_RESERVED_MASK      0xFFFF0000
#define CAMIF_CRX0_ERR_STATUS_RESERVED_SHIFT     16 
#define CAMIF_CRX0_ERR_STATUS_RESERVED_BIT       0xFFFF
#define CAMIF_CRX0_ERR_STATUS_RESERVED_BITWIDTH  16
// CRX0_PPI_HSRX_CNTRL Register
#define CAMIF_CRX0_PPI_HSRX_CNTRL_OFS            0x000010A0
// D0S_ATMR bitfiled (RW) Reset=0
#define CAMIF_CRX0_PPI_HSRX_CNTRL_D0S_ATMR_MASK  0x3
#define CAMIF_CRX0_PPI_HSRX_CNTRL_D0S_ATMR_SHIFT 0 
#define CAMIF_CRX0_PPI_HSRX_CNTRL_D0S_ATMR_BIT   0x3
#define CAMIF_CRX0_PPI_HSRX_CNTRL_D0S_ATMR_BITWIDTH 2
// reserved7 bitfiled (RO) Reset=0
#define CAMIF_CRX0_PPI_HSRX_CNTRL_RESERVED7_MASK 0xC
#define CAMIF_CRX0_PPI_HSRX_CNTRL_RESERVED7_SHIFT 2 
#define CAMIF_CRX0_PPI_HSRX_CNTRL_RESERVED7_BIT  0x3
#define CAMIF_CRX0_PPI_HSRX_CNTRL_RESERVED7_BITWIDTH 2
// D1S_ATMR bitfiled (RW) Reset=0
#define CAMIF_CRX0_PPI_HSRX_CNTRL_D1S_ATMR_MASK  0x30
#define CAMIF_CRX0_PPI_HSRX_CNTRL_D1S_ATMR_SHIFT 4 
#define CAMIF_CRX0_PPI_HSRX_CNTRL_D1S_ATMR_BIT   0x3
#define CAMIF_CRX0_PPI_HSRX_CNTRL_D1S_ATMR_BITWIDTH 2
// reserved6 bitfiled (RO) Reset=0
#define CAMIF_CRX0_PPI_HSRX_CNTRL_RESERVED6_MASK 0xC0
#define CAMIF_CRX0_PPI_HSRX_CNTRL_RESERVED6_SHIFT 6 
#define CAMIF_CRX0_PPI_HSRX_CNTRL_RESERVED6_BIT  0x3
#define CAMIF_CRX0_PPI_HSRX_CNTRL_RESERVED6_BITWIDTH 2
// D2S_ATMR bitfiled (RW) Reset=0
#define CAMIF_CRX0_PPI_HSRX_CNTRL_D2S_ATMR_MASK  0x300
#define CAMIF_CRX0_PPI_HSRX_CNTRL_D2S_ATMR_SHIFT 8 
#define CAMIF_CRX0_PPI_HSRX_CNTRL_D2S_ATMR_BIT   0x3
#define CAMIF_CRX0_PPI_HSRX_CNTRL_D2S_ATMR_BITWIDTH 2
// reserved5 bitfiled (RO) Reset=0
#define CAMIF_CRX0_PPI_HSRX_CNTRL_RESERVED5_MASK 0xC00
#define CAMIF_CRX0_PPI_HSRX_CNTRL_RESERVED5_SHIFT 10 
#define CAMIF_CRX0_PPI_HSRX_CNTRL_RESERVED5_BIT  0x3
#define CAMIF_CRX0_PPI_HSRX_CNTRL_RESERVED5_BITWIDTH 2
// D3S_ATMR bitfiled (RW) Reset=0
#define CAMIF_CRX0_PPI_HSRX_CNTRL_D3S_ATMR_MASK  0x3000
#define CAMIF_CRX0_PPI_HSRX_CNTRL_D3S_ATMR_SHIFT 12 
#define CAMIF_CRX0_PPI_HSRX_CNTRL_D3S_ATMR_BIT   0x3
#define CAMIF_CRX0_PPI_HSRX_CNTRL_D3S_ATMR_BITWIDTH 2
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CRX0_PPI_HSRX_CNTRL_RESERVED4_MASK 0xC000
#define CAMIF_CRX0_PPI_HSRX_CNTRL_RESERVED4_SHIFT 14 
#define CAMIF_CRX0_PPI_HSRX_CNTRL_RESERVED4_BIT  0x3
#define CAMIF_CRX0_PPI_HSRX_CNTRL_RESERVED4_BITWIDTH 2
// CLS_ATMR bitfiled (RW) Reset=0
#define CAMIF_CRX0_PPI_HSRX_CNTRL_CLS_ATMR_MASK  0x30000
#define CAMIF_CRX0_PPI_HSRX_CNTRL_CLS_ATMR_SHIFT 16 
#define CAMIF_CRX0_PPI_HSRX_CNTRL_CLS_ATMR_BIT   0x3
#define CAMIF_CRX0_PPI_HSRX_CNTRL_CLS_ATMR_BITWIDTH 2
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CRX0_PPI_HSRX_CNTRL_RESERVED3_MASK 0xFC0000
#define CAMIF_CRX0_PPI_HSRX_CNTRL_RESERVED3_SHIFT 18 
#define CAMIF_CRX0_PPI_HSRX_CNTRL_RESERVED3_BIT  0x3F
#define CAMIF_CRX0_PPI_HSRX_CNTRL_RESERVED3_BITWIDTH 6
// DTHSRXENRCTRL bitfiled (RW) Reset=0
#define CAMIF_CRX0_PPI_HSRX_CNTRL_DTHSRXENRCTRL_MASK 0x3000000
#define CAMIF_CRX0_PPI_HSRX_CNTRL_DTHSRXENRCTRL_SHIFT 24 
#define CAMIF_CRX0_PPI_HSRX_CNTRL_DTHSRXENRCTRL_BIT 0x3
#define CAMIF_CRX0_PPI_HSRX_CNTRL_DTHSRXENRCTRL_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX0_PPI_HSRX_CNTRL_RESERVED2_MASK 0x3C000000
#define CAMIF_CRX0_PPI_HSRX_CNTRL_RESERVED2_SHIFT 26 
#define CAMIF_CRX0_PPI_HSRX_CNTRL_RESERVED2_BIT  0xF
#define CAMIF_CRX0_PPI_HSRX_CNTRL_RESERVED2_BITWIDTH 4
// CLHSRXENFCTRL bitfiled (RW) Reset=0
#define CAMIF_CRX0_PPI_HSRX_CNTRL_CLHSRXENFCTRL_MASK 0x40000000
#define CAMIF_CRX0_PPI_HSRX_CNTRL_CLHSRXENFCTRL_SHIFT 30 
#define CAMIF_CRX0_PPI_HSRX_CNTRL_CLHSRXENFCTRL_BIT 0x1
#define CAMIF_CRX0_PPI_HSRX_CNTRL_CLHSRXENFCTRL_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX0_PPI_HSRX_CNTRL_RESERVED_MASK  0x80000000
#define CAMIF_CRX0_PPI_HSRX_CNTRL_RESERVED_SHIFT 31 
#define CAMIF_CRX0_PPI_HSRX_CNTRL_RESERVED_BIT   0x1
#define CAMIF_CRX0_PPI_HSRX_CNTRL_RESERVED_BITWIDTH 1
// CRX0_PPI_HSRX_COUNT Register
#define CAMIF_CRX0_PPI_HSRX_COUNT_OFS            0x000010A4
// DTCLRSIPOCnt bitfiled (RW) Reset=0
#define CAMIF_CRX0_PPI_HSRX_COUNT_DTCLRSIPOCNT_MASK 0xFF
#define CAMIF_CRX0_PPI_HSRX_COUNT_DTCLRSIPOCNT_SHIFT 0 
#define CAMIF_CRX0_PPI_HSRX_COUNT_DTCLRSIPOCNT_BIT 0xFF
#define CAMIF_CRX0_PPI_HSRX_COUNT_DTCLRSIPOCNT_BITWIDTH 8
// HSSETTLECnt bitfiled (RW) Reset=0
#define CAMIF_CRX0_PPI_HSRX_COUNT_HSSETTLECNT_MASK 0xFF00
#define CAMIF_CRX0_PPI_HSRX_COUNT_HSSETTLECNT_SHIFT 8 
#define CAMIF_CRX0_PPI_HSRX_COUNT_HSSETTLECNT_BIT 0xFF
#define CAMIF_CRX0_PPI_HSRX_COUNT_HSSETTLECNT_BITWIDTH 8
// DTHSEXITCnt bitfiled (RW) Reset=0
#define CAMIF_CRX0_PPI_HSRX_COUNT_DTHSEXITCNT_MASK 0xF0000
#define CAMIF_CRX0_PPI_HSRX_COUNT_DTHSEXITCNT_SHIFT 16 
#define CAMIF_CRX0_PPI_HSRX_COUNT_DTHSEXITCNT_BIT 0xF
#define CAMIF_CRX0_PPI_HSRX_COUNT_DTHSEXITCNT_BITWIDTH 4
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX0_PPI_HSRX_COUNT_RESERVED_MASK  0xF00000
#define CAMIF_CRX0_PPI_HSRX_COUNT_RESERVED_SHIFT 20 
#define CAMIF_CRX0_PPI_HSRX_COUNT_RESERVED_BIT   0xF
#define CAMIF_CRX0_PPI_HSRX_COUNT_RESERVED_BITWIDTH 4
// CLSETTLECnt bitfiled (RW) Reset=0
#define CAMIF_CRX0_PPI_HSRX_COUNT_CLSETTLECNT_MASK 0xFF000000
#define CAMIF_CRX0_PPI_HSRX_COUNT_CLSETTLECNT_SHIFT 24 
#define CAMIF_CRX0_PPI_HSRX_COUNT_CLSETTLECNT_BIT 0xFF
#define CAMIF_CRX0_PPI_HSRX_COUNT_CLSETTLECNT_BITWIDTH 8
// CRX0_PPI_DPHY_DLYCNTRL Register
#define CAMIF_CRX0_PPI_DPHY_DLYCNTRL_OFS         0x000010A8
// D0S_DLYCNTRL bitfiled (RW) Reset=0
#define CAMIF_CRX0_PPI_DPHY_DLYCNTRL_D0S_DLYCNTRL_MASK 0xF
#define CAMIF_CRX0_PPI_DPHY_DLYCNTRL_D0S_DLYCNTRL_SHIFT 0 
#define CAMIF_CRX0_PPI_DPHY_DLYCNTRL_D0S_DLYCNTRL_BIT 0xF
#define CAMIF_CRX0_PPI_DPHY_DLYCNTRL_D0S_DLYCNTRL_BITWIDTH 4
// D1S_DLYCNTRL bitfiled (RW) Reset=0
#define CAMIF_CRX0_PPI_DPHY_DLYCNTRL_D1S_DLYCNTRL_MASK 0xF0
#define CAMIF_CRX0_PPI_DPHY_DLYCNTRL_D1S_DLYCNTRL_SHIFT 4 
#define CAMIF_CRX0_PPI_DPHY_DLYCNTRL_D1S_DLYCNTRL_BIT 0xF
#define CAMIF_CRX0_PPI_DPHY_DLYCNTRL_D1S_DLYCNTRL_BITWIDTH 4
// D2S_DLYCNTRL bitfiled (RW) Reset=0
#define CAMIF_CRX0_PPI_DPHY_DLYCNTRL_D2S_DLYCNTRL_MASK 0xF00
#define CAMIF_CRX0_PPI_DPHY_DLYCNTRL_D2S_DLYCNTRL_SHIFT 8 
#define CAMIF_CRX0_PPI_DPHY_DLYCNTRL_D2S_DLYCNTRL_BIT 0xF
#define CAMIF_CRX0_PPI_DPHY_DLYCNTRL_D2S_DLYCNTRL_BITWIDTH 4
// D3S_DLYCNTRL bitfiled (RW) Reset=0
#define CAMIF_CRX0_PPI_DPHY_DLYCNTRL_D3S_DLYCNTRL_MASK 0xF000
#define CAMIF_CRX0_PPI_DPHY_DLYCNTRL_D3S_DLYCNTRL_SHIFT 12 
#define CAMIF_CRX0_PPI_DPHY_DLYCNTRL_D3S_DLYCNTRL_BIT 0xF
#define CAMIF_CRX0_PPI_DPHY_DLYCNTRL_D3S_DLYCNTRL_BITWIDTH 4
// CLS_DLYCNTRL bitfiled (RW) Reset=0
#define CAMIF_CRX0_PPI_DPHY_DLYCNTRL_CLS_DLYCNTRL_MASK 0xF0000
#define CAMIF_CRX0_PPI_DPHY_DLYCNTRL_CLS_DLYCNTRL_SHIFT 16 
#define CAMIF_CRX0_PPI_DPHY_DLYCNTRL_CLS_DLYCNTRL_BIT 0xF
#define CAMIF_CRX0_PPI_DPHY_DLYCNTRL_CLS_DLYCNTRL_BITWIDTH 4
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX0_PPI_DPHY_DLYCNTRL_RESERVED_MASK 0xFFF00000
#define CAMIF_CRX0_PPI_DPHY_DLYCNTRL_RESERVED_SHIFT 20 
#define CAMIF_CRX0_PPI_DPHY_DLYCNTRL_RESERVED_BIT 0xFFF
#define CAMIF_CRX0_PPI_DPHY_DLYCNTRL_RESERVED_BITWIDTH 12
// CRX0_PPI_DPHY_LPRX_THSLD Register
#define CAMIF_CRX0_PPI_DPHY_LPRX_THSLD_OFS       0x000010AC
// D0S_LPRXVTHLOW bitfiled (RW) Reset=0
#define CAMIF_CRX0_PPI_DPHY_LPRX_THSLD_D0S_LPRXVTHLOW_MASK 0x1
#define CAMIF_CRX0_PPI_DPHY_LPRX_THSLD_D0S_LPRXVTHLOW_SHIFT 0 
#define CAMIF_CRX0_PPI_DPHY_LPRX_THSLD_D0S_LPRXVTHLOW_BIT 0x1
#define CAMIF_CRX0_PPI_DPHY_LPRX_THSLD_D0S_LPRXVTHLOW_BITWIDTH 1
// D0S_CUTRSEL bitfiled (RW) Reset=1
#define CAMIF_CRX0_PPI_DPHY_LPRX_THSLD_D0S_CUTRSEL_MASK 0x2
#define CAMIF_CRX0_PPI_DPHY_LPRX_THSLD_D0S_CUTRSEL_SHIFT 1 
#define CAMIF_CRX0_PPI_DPHY_LPRX_THSLD_D0S_CUTRSEL_BIT 0x1
#define CAMIF_CRX0_PPI_DPHY_LPRX_THSLD_D0S_CUTRSEL_BITWIDTH 1
// D1S_LPRXVTHLOW bitfiled (RW) Reset=0
#define CAMIF_CRX0_PPI_DPHY_LPRX_THSLD_D1S_LPRXVTHLOW_MASK 0x4
#define CAMIF_CRX0_PPI_DPHY_LPRX_THSLD_D1S_LPRXVTHLOW_SHIFT 2 
#define CAMIF_CRX0_PPI_DPHY_LPRX_THSLD_D1S_LPRXVTHLOW_BIT 0x1
#define CAMIF_CRX0_PPI_DPHY_LPRX_THSLD_D1S_LPRXVTHLOW_BITWIDTH 1
// D1S_CUTRSEL bitfiled (RW) Reset=1
#define CAMIF_CRX0_PPI_DPHY_LPRX_THSLD_D1S_CUTRSEL_MASK 0x8
#define CAMIF_CRX0_PPI_DPHY_LPRX_THSLD_D1S_CUTRSEL_SHIFT 3 
#define CAMIF_CRX0_PPI_DPHY_LPRX_THSLD_D1S_CUTRSEL_BIT 0x1
#define CAMIF_CRX0_PPI_DPHY_LPRX_THSLD_D1S_CUTRSEL_BITWIDTH 1
// D2S_LPRXVTHLOW bitfiled (RW) Reset=0
#define CAMIF_CRX0_PPI_DPHY_LPRX_THSLD_D2S_LPRXVTHLOW_MASK 0x10
#define CAMIF_CRX0_PPI_DPHY_LPRX_THSLD_D2S_LPRXVTHLOW_SHIFT 4 
#define CAMIF_CRX0_PPI_DPHY_LPRX_THSLD_D2S_LPRXVTHLOW_BIT 0x1
#define CAMIF_CRX0_PPI_DPHY_LPRX_THSLD_D2S_LPRXVTHLOW_BITWIDTH 1
// D2S_CUTRSEL bitfiled (RW) Reset=1
#define CAMIF_CRX0_PPI_DPHY_LPRX_THSLD_D2S_CUTRSEL_MASK 0x20
#define CAMIF_CRX0_PPI_DPHY_LPRX_THSLD_D2S_CUTRSEL_SHIFT 5 
#define CAMIF_CRX0_PPI_DPHY_LPRX_THSLD_D2S_CUTRSEL_BIT 0x1
#define CAMIF_CRX0_PPI_DPHY_LPRX_THSLD_D2S_CUTRSEL_BITWIDTH 1
// D3S_LPRXVTHLOW bitfiled (RW) Reset=0
#define CAMIF_CRX0_PPI_DPHY_LPRX_THSLD_D3S_LPRXVTHLOW_MASK 0x40
#define CAMIF_CRX0_PPI_DPHY_LPRX_THSLD_D3S_LPRXVTHLOW_SHIFT 6 
#define CAMIF_CRX0_PPI_DPHY_LPRX_THSLD_D3S_LPRXVTHLOW_BIT 0x1
#define CAMIF_CRX0_PPI_DPHY_LPRX_THSLD_D3S_LPRXVTHLOW_BITWIDTH 1
// D3S_CUTRSEL bitfiled (RW) Reset=1
#define CAMIF_CRX0_PPI_DPHY_LPRX_THSLD_D3S_CUTRSEL_MASK 0x80
#define CAMIF_CRX0_PPI_DPHY_LPRX_THSLD_D3S_CUTRSEL_SHIFT 7 
#define CAMIF_CRX0_PPI_DPHY_LPRX_THSLD_D3S_CUTRSEL_BIT 0x1
#define CAMIF_CRX0_PPI_DPHY_LPRX_THSLD_D3S_CUTRSEL_BITWIDTH 1
// CLS_LPRXVTHLOW bitfiled (RW) Reset=0
#define CAMIF_CRX0_PPI_DPHY_LPRX_THSLD_CLS_LPRXVTHLOW_MASK 0x100
#define CAMIF_CRX0_PPI_DPHY_LPRX_THSLD_CLS_LPRXVTHLOW_SHIFT 8 
#define CAMIF_CRX0_PPI_DPHY_LPRX_THSLD_CLS_LPRXVTHLOW_BIT 0x1
#define CAMIF_CRX0_PPI_DPHY_LPRX_THSLD_CLS_LPRXVTHLOW_BITWIDTH 1
// CLS_CUTRSEL bitfiled (RW) Reset=1
#define CAMIF_CRX0_PPI_DPHY_LPRX_THSLD_CLS_CUTRSEL_MASK 0x200
#define CAMIF_CRX0_PPI_DPHY_LPRX_THSLD_CLS_CUTRSEL_SHIFT 9 
#define CAMIF_CRX0_PPI_DPHY_LPRX_THSLD_CLS_CUTRSEL_BIT 0x1
#define CAMIF_CRX0_PPI_DPHY_LPRX_THSLD_CLS_CUTRSEL_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX0_PPI_DPHY_LPRX_THSLD_RESERVED_MASK 0xFFFFFC00
#define CAMIF_CRX0_PPI_DPHY_LPRX_THSLD_RESERVED_SHIFT 10 
#define CAMIF_CRX0_PPI_DPHY_LPRX_THSLD_RESERVED_BIT 0x3FFFFF
#define CAMIF_CRX0_PPI_DPHY_LPRX_THSLD_RESERVED_BITWIDTH 22
// CRX0_PPI_DPHY_LPRXCALCNTRL Register
#define CAMIF_CRX0_PPI_DPHY_LPRXCALCNTRL_OFS     0x000010B0
// LPRXCALEN bitfiled (RW) Reset=0
#define CAMIF_CRX0_PPI_DPHY_LPRXCALCNTRL_LPRXCALEN_MASK 0x1
#define CAMIF_CRX0_PPI_DPHY_LPRXCALCNTRL_LPRXCALEN_SHIFT 0 
#define CAMIF_CRX0_PPI_DPHY_LPRXCALCNTRL_LPRXCALEN_BIT 0x1
#define CAMIF_CRX0_PPI_DPHY_LPRXCALCNTRL_LPRXCALEN_BITWIDTH 1
// LPRXCALRES bitfiled (RW) Reset=0
#define CAMIF_CRX0_PPI_DPHY_LPRXCALCNTRL_LPRXCALRES_MASK 0x2
#define CAMIF_CRX0_PPI_DPHY_LPRXCALCNTRL_LPRXCALRES_SHIFT 1 
#define CAMIF_CRX0_PPI_DPHY_LPRXCALCNTRL_LPRXCALRES_BIT 0x1
#define CAMIF_CRX0_PPI_DPHY_LPRXCALCNTRL_LPRXCALRES_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CRX0_PPI_DPHY_LPRXCALCNTRL_RESERVED3_MASK 0xC
#define CAMIF_CRX0_PPI_DPHY_LPRXCALCNTRL_RESERVED3_SHIFT 2 
#define CAMIF_CRX0_PPI_DPHY_LPRXCALCNTRL_RESERVED3_BIT 0x3
#define CAMIF_CRX0_PPI_DPHY_LPRXCALCNTRL_RESERVED3_BITWIDTH 2
// LPRXCALTRIM bitfiled (RW) Reset=100
#define CAMIF_CRX0_PPI_DPHY_LPRXCALCNTRL_LPRXCALTRIM_MASK 0x70
#define CAMIF_CRX0_PPI_DPHY_LPRXCALCNTRL_LPRXCALTRIM_SHIFT 4 
#define CAMIF_CRX0_PPI_DPHY_LPRXCALCNTRL_LPRXCALTRIM_BIT 0x7
#define CAMIF_CRX0_PPI_DPHY_LPRXCALCNTRL_LPRXCALTRIM_BITWIDTH 3
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX0_PPI_DPHY_LPRXCALCNTRL_RESERVED2_MASK 0xFF80
#define CAMIF_CRX0_PPI_DPHY_LPRXCALCNTRL_RESERVED2_SHIFT 7 
#define CAMIF_CRX0_PPI_DPHY_LPRXCALCNTRL_RESERVED2_BIT 0x1FF
#define CAMIF_CRX0_PPI_DPHY_LPRXCALCNTRL_RESERVED2_BITWIDTH 9
// AutoCalCnt bitfiled (RW) Reset=0
#define CAMIF_CRX0_PPI_DPHY_LPRXCALCNTRL_AUTOCALCNT_MASK 0xFF0000
#define CAMIF_CRX0_PPI_DPHY_LPRXCALCNTRL_AUTOCALCNT_SHIFT 16 
#define CAMIF_CRX0_PPI_DPHY_LPRXCALCNTRL_AUTOCALCNT_BIT 0xFF
#define CAMIF_CRX0_PPI_DPHY_LPRXCALCNTRL_AUTOCALCNT_BITWIDTH 8
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX0_PPI_DPHY_LPRXCALCNTRL_RESERVED_MASK 0xFF000000
#define CAMIF_CRX0_PPI_DPHY_LPRXCALCNTRL_RESERVED_SHIFT 24 
#define CAMIF_CRX0_PPI_DPHY_LPRXCALCNTRL_RESERVED_BIT 0xFF
#define CAMIF_CRX0_PPI_DPHY_LPRXCALCNTRL_RESERVED_BITWIDTH 8
// CRX0_PPI_DPHY_LPRXAUTOCALST Register
#define CAMIF_CRX0_PPI_DPHY_LPRXAUTOCALST_OFS    0x000010B4
// AutoCalStrt bitfiled (RW) Reset=0
#define CAMIF_CRX0_PPI_DPHY_LPRXAUTOCALST_AUTOCALSTRT_MASK 0x1
#define CAMIF_CRX0_PPI_DPHY_LPRXAUTOCALST_AUTOCALSTRT_SHIFT 0 
#define CAMIF_CRX0_PPI_DPHY_LPRXAUTOCALST_AUTOCALSTRT_BIT 0x1
#define CAMIF_CRX0_PPI_DPHY_LPRXAUTOCALST_AUTOCALSTRT_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX0_PPI_DPHY_LPRXAUTOCALST_RESERVED_MASK 0xFFFFFFFE
#define CAMIF_CRX0_PPI_DPHY_LPRXAUTOCALST_RESERVED_SHIFT 1 
#define CAMIF_CRX0_PPI_DPHY_LPRXAUTOCALST_RESERVED_BIT 0x7FFFFFFF
#define CAMIF_CRX0_PPI_DPHY_LPRXAUTOCALST_RESERVED_BITWIDTH 31
// CRX0_LANE_STATUS_HS Register
#define CAMIF_CRX0_LANE_STATUS_HS_OFS            0x000010E0
// D0RxActiveHS bitfiled (RO) Reset=0
#define CAMIF_CRX0_LANE_STATUS_HS_D0RXACTIVEHS_MASK 0x1
#define CAMIF_CRX0_LANE_STATUS_HS_D0RXACTIVEHS_SHIFT 0 
#define CAMIF_CRX0_LANE_STATUS_HS_D0RXACTIVEHS_BIT 0x1
#define CAMIF_CRX0_LANE_STATUS_HS_D0RXACTIVEHS_BITWIDTH 1
// D1RxActiveHS bitfiled (RO) Reset=0
#define CAMIF_CRX0_LANE_STATUS_HS_D1RXACTIVEHS_MASK 0x2
#define CAMIF_CRX0_LANE_STATUS_HS_D1RXACTIVEHS_SHIFT 1 
#define CAMIF_CRX0_LANE_STATUS_HS_D1RXACTIVEHS_BIT 0x1
#define CAMIF_CRX0_LANE_STATUS_HS_D1RXACTIVEHS_BITWIDTH 1
// D2RxActiveHS bitfiled (RO) Reset=0
#define CAMIF_CRX0_LANE_STATUS_HS_D2RXACTIVEHS_MASK 0x4
#define CAMIF_CRX0_LANE_STATUS_HS_D2RXACTIVEHS_SHIFT 2 
#define CAMIF_CRX0_LANE_STATUS_HS_D2RXACTIVEHS_BIT 0x1
#define CAMIF_CRX0_LANE_STATUS_HS_D2RXACTIVEHS_BITWIDTH 1
// D3RxActiveHS bitfiled (RO) Reset=0
#define CAMIF_CRX0_LANE_STATUS_HS_D3RXACTIVEHS_MASK 0x8
#define CAMIF_CRX0_LANE_STATUS_HS_D3RXACTIVEHS_SHIFT 3 
#define CAMIF_CRX0_LANE_STATUS_HS_D3RXACTIVEHS_BIT 0x1
#define CAMIF_CRX0_LANE_STATUS_HS_D3RXACTIVEHS_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX0_LANE_STATUS_HS_RESERVED2_MASK 0x70
#define CAMIF_CRX0_LANE_STATUS_HS_RESERVED2_SHIFT 4 
#define CAMIF_CRX0_LANE_STATUS_HS_RESERVED2_BIT  0x7
#define CAMIF_CRX0_LANE_STATUS_HS_RESERVED2_BITWIDTH 3
// CLRxActiveHS bitfiled (RO) Reset=0
#define CAMIF_CRX0_LANE_STATUS_HS_CLRXACTIVEHS_MASK 0x80
#define CAMIF_CRX0_LANE_STATUS_HS_CLRXACTIVEHS_SHIFT 7 
#define CAMIF_CRX0_LANE_STATUS_HS_CLRXACTIVEHS_BIT 0x1
#define CAMIF_CRX0_LANE_STATUS_HS_CLRXACTIVEHS_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX0_LANE_STATUS_HS_RESERVED_MASK  0xFFFFFF00
#define CAMIF_CRX0_LANE_STATUS_HS_RESERVED_SHIFT 8 
#define CAMIF_CRX0_LANE_STATUS_HS_RESERVED_BIT   0xFFFFFF
#define CAMIF_CRX0_LANE_STATUS_HS_RESERVED_BITWIDTH 24
// CRX0_LANE_STATUS_LP Register
#define CAMIF_CRX0_LANE_STATUS_LP_OFS            0x000010E4
// L0StopState bitfiled (RO) Reset=0
#define CAMIF_CRX0_LANE_STATUS_LP_L0STOPSTATE_MASK 0x1
#define CAMIF_CRX0_LANE_STATUS_LP_L0STOPSTATE_SHIFT 0 
#define CAMIF_CRX0_LANE_STATUS_LP_L0STOPSTATE_BIT 0x1
#define CAMIF_CRX0_LANE_STATUS_LP_L0STOPSTATE_BITWIDTH 1
// L1StopState bitfiled (RO) Reset=0
#define CAMIF_CRX0_LANE_STATUS_LP_L1STOPSTATE_MASK 0x2
#define CAMIF_CRX0_LANE_STATUS_LP_L1STOPSTATE_SHIFT 1 
#define CAMIF_CRX0_LANE_STATUS_LP_L1STOPSTATE_BIT 0x1
#define CAMIF_CRX0_LANE_STATUS_LP_L1STOPSTATE_BITWIDTH 1
// L2StopState bitfiled (RO) Reset=0
#define CAMIF_CRX0_LANE_STATUS_LP_L2STOPSTATE_MASK 0x4
#define CAMIF_CRX0_LANE_STATUS_LP_L2STOPSTATE_SHIFT 2 
#define CAMIF_CRX0_LANE_STATUS_LP_L2STOPSTATE_BIT 0x1
#define CAMIF_CRX0_LANE_STATUS_LP_L2STOPSTATE_BITWIDTH 1
// L3StopState bitfiled (RO) Reset=0
#define CAMIF_CRX0_LANE_STATUS_LP_L3STOPSTATE_MASK 0x8
#define CAMIF_CRX0_LANE_STATUS_LP_L3STOPSTATE_SHIFT 3 
#define CAMIF_CRX0_LANE_STATUS_LP_L3STOPSTATE_BIT 0x1
#define CAMIF_CRX0_LANE_STATUS_LP_L3STOPSTATE_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CRX0_LANE_STATUS_LP_RESERVED4_MASK 0x70
#define CAMIF_CRX0_LANE_STATUS_LP_RESERVED4_SHIFT 4 
#define CAMIF_CRX0_LANE_STATUS_LP_RESERVED4_BIT  0x7
#define CAMIF_CRX0_LANE_STATUS_LP_RESERVED4_BITWIDTH 3
// ClStopState bitfiled (RO) Reset=0
#define CAMIF_CRX0_LANE_STATUS_LP_CLSTOPSTATE_MASK 0x80
#define CAMIF_CRX0_LANE_STATUS_LP_CLSTOPSTATE_SHIFT 7 
#define CAMIF_CRX0_LANE_STATUS_LP_CLSTOPSTATE_BIT 0x1
#define CAMIF_CRX0_LANE_STATUS_LP_CLSTOPSTATE_BITWIDTH 1
// L0UlpsActive bitfiled (RO) Reset=0
#define CAMIF_CRX0_LANE_STATUS_LP_L0ULPSACTIVE_MASK 0x100
#define CAMIF_CRX0_LANE_STATUS_LP_L0ULPSACTIVE_SHIFT 8 
#define CAMIF_CRX0_LANE_STATUS_LP_L0ULPSACTIVE_BIT 0x1
#define CAMIF_CRX0_LANE_STATUS_LP_L0ULPSACTIVE_BITWIDTH 1
// L1UlpsActive bitfiled (RO) Reset=0
#define CAMIF_CRX0_LANE_STATUS_LP_L1ULPSACTIVE_MASK 0x200
#define CAMIF_CRX0_LANE_STATUS_LP_L1ULPSACTIVE_SHIFT 9 
#define CAMIF_CRX0_LANE_STATUS_LP_L1ULPSACTIVE_BIT 0x1
#define CAMIF_CRX0_LANE_STATUS_LP_L1ULPSACTIVE_BITWIDTH 1
// L2UlpsActive bitfiled (RO) Reset=0
#define CAMIF_CRX0_LANE_STATUS_LP_L2ULPSACTIVE_MASK 0x400
#define CAMIF_CRX0_LANE_STATUS_LP_L2ULPSACTIVE_SHIFT 10 
#define CAMIF_CRX0_LANE_STATUS_LP_L2ULPSACTIVE_BIT 0x1
#define CAMIF_CRX0_LANE_STATUS_LP_L2ULPSACTIVE_BITWIDTH 1
// L3UlpsActive bitfiled (RO) Reset=0
#define CAMIF_CRX0_LANE_STATUS_LP_L3ULPSACTIVE_MASK 0x800
#define CAMIF_CRX0_LANE_STATUS_LP_L3ULPSACTIVE_SHIFT 11 
#define CAMIF_CRX0_LANE_STATUS_LP_L3ULPSACTIVE_BIT 0x1
#define CAMIF_CRX0_LANE_STATUS_LP_L3ULPSACTIVE_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CRX0_LANE_STATUS_LP_RESERVED3_MASK 0x7000
#define CAMIF_CRX0_LANE_STATUS_LP_RESERVED3_SHIFT 12 
#define CAMIF_CRX0_LANE_STATUS_LP_RESERVED3_BIT  0x7
#define CAMIF_CRX0_LANE_STATUS_LP_RESERVED3_BITWIDTH 3
// ClUlpsActive bitfiled (RO) Reset=0
#define CAMIF_CRX0_LANE_STATUS_LP_CLULPSACTIVE_MASK 0x8000
#define CAMIF_CRX0_LANE_STATUS_LP_CLULPSACTIVE_SHIFT 15 
#define CAMIF_CRX0_LANE_STATUS_LP_CLULPSACTIVE_BIT 0x1
#define CAMIF_CRX0_LANE_STATUS_LP_CLULPSACTIVE_BITWIDTH 1
// L0UlpsEsc bitfiled (RO) Reset=0
#define CAMIF_CRX0_LANE_STATUS_LP_L0ULPSESC_MASK 0x10000
#define CAMIF_CRX0_LANE_STATUS_LP_L0ULPSESC_SHIFT 16 
#define CAMIF_CRX0_LANE_STATUS_LP_L0ULPSESC_BIT  0x1
#define CAMIF_CRX0_LANE_STATUS_LP_L0ULPSESC_BITWIDTH 1
// L1UlpsEsc bitfiled (RO) Reset=0
#define CAMIF_CRX0_LANE_STATUS_LP_L1ULPSESC_MASK 0x20000
#define CAMIF_CRX0_LANE_STATUS_LP_L1ULPSESC_SHIFT 17 
#define CAMIF_CRX0_LANE_STATUS_LP_L1ULPSESC_BIT  0x1
#define CAMIF_CRX0_LANE_STATUS_LP_L1ULPSESC_BITWIDTH 1
// L2UlpsEsc bitfiled (RO) Reset=0
#define CAMIF_CRX0_LANE_STATUS_LP_L2ULPSESC_MASK 0x40000
#define CAMIF_CRX0_LANE_STATUS_LP_L2ULPSESC_SHIFT 18 
#define CAMIF_CRX0_LANE_STATUS_LP_L2ULPSESC_BIT  0x1
#define CAMIF_CRX0_LANE_STATUS_LP_L2ULPSESC_BITWIDTH 1
// L3UlpsEsc bitfiled (RO) Reset=0
#define CAMIF_CRX0_LANE_STATUS_LP_L3ULPSESC_MASK 0x80000
#define CAMIF_CRX0_LANE_STATUS_LP_L3ULPSESC_SHIFT 19 
#define CAMIF_CRX0_LANE_STATUS_LP_L3ULPSESC_BIT  0x1
#define CAMIF_CRX0_LANE_STATUS_LP_L3ULPSESC_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX0_LANE_STATUS_LP_RESERVED2_MASK 0x300000
#define CAMIF_CRX0_LANE_STATUS_LP_RESERVED2_SHIFT 20 
#define CAMIF_CRX0_LANE_STATUS_LP_RESERVED2_BIT  0x3
#define CAMIF_CRX0_LANE_STATUS_LP_RESERVED2_BITWIDTH 2
// L0Direction bitfiled (RO) Reset=1
#define CAMIF_CRX0_LANE_STATUS_LP_L0DIRECTION_MASK 0x400000
#define CAMIF_CRX0_LANE_STATUS_LP_L0DIRECTION_SHIFT 22 
#define CAMIF_CRX0_LANE_STATUS_LP_L0DIRECTION_BIT 0x1
#define CAMIF_CRX0_LANE_STATUS_LP_L0DIRECTION_BITWIDTH 1
// ClUlpsEsc bitfiled (RO) Reset=0
#define CAMIF_CRX0_LANE_STATUS_LP_CLULPSESC_MASK 0x800000
#define CAMIF_CRX0_LANE_STATUS_LP_CLULPSESC_SHIFT 23 
#define CAMIF_CRX0_LANE_STATUS_LP_CLULPSESC_BIT  0x1
#define CAMIF_CRX0_LANE_STATUS_LP_CLULPSESC_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX0_LANE_STATUS_LP_RESERVED_MASK  0xFE000000
#define CAMIF_CRX0_LANE_STATUS_LP_RESERVED_SHIFT 25 
#define CAMIF_CRX0_LANE_STATUS_LP_RESERVED_BIT   0x7F
#define CAMIF_CRX0_LANE_STATUS_LP_RESERVED_BITWIDTH 7
// CRX0_VC0_SH_INT_STAT Register
#define CAMIF_CRX0_VC0_SH_INT_STAT_OFS           0x00001148
// VC0_FS bitfiled (RW) Reset=0
#define CAMIF_CRX0_VC0_SH_INT_STAT_VC0_FS_MASK   0x1
#define CAMIF_CRX0_VC0_SH_INT_STAT_VC0_FS_SHIFT  0 
#define CAMIF_CRX0_VC0_SH_INT_STAT_VC0_FS_BIT    0x1
#define CAMIF_CRX0_VC0_SH_INT_STAT_VC0_FS_BITWIDTH 1
// VC0_FE bitfiled (RW) Reset=0
#define CAMIF_CRX0_VC0_SH_INT_STAT_VC0_FE_MASK   0x2
#define CAMIF_CRX0_VC0_SH_INT_STAT_VC0_FE_SHIFT  1 
#define CAMIF_CRX0_VC0_SH_INT_STAT_VC0_FE_BIT    0x1
#define CAMIF_CRX0_VC0_SH_INT_STAT_VC0_FE_BITWIDTH 1
// VC0_LS bitfiled (RW) Reset=0
#define CAMIF_CRX0_VC0_SH_INT_STAT_VC0_LS_MASK   0x4
#define CAMIF_CRX0_VC0_SH_INT_STAT_VC0_LS_SHIFT  2 
#define CAMIF_CRX0_VC0_SH_INT_STAT_VC0_LS_BIT    0x1
#define CAMIF_CRX0_VC0_SH_INT_STAT_VC0_LS_BITWIDTH 1
// VC0_LE bitfiled (RW) Reset=0
#define CAMIF_CRX0_VC0_SH_INT_STAT_VC0_LE_MASK   0x8
#define CAMIF_CRX0_VC0_SH_INT_STAT_VC0_LE_SHIFT  3 
#define CAMIF_CRX0_VC0_SH_INT_STAT_VC0_LE_BIT    0x1
#define CAMIF_CRX0_VC0_SH_INT_STAT_VC0_LE_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX0_VC0_SH_INT_STAT_RESERVED2_MASK 0xF0
#define CAMIF_CRX0_VC0_SH_INT_STAT_RESERVED2_SHIFT 4 
#define CAMIF_CRX0_VC0_SH_INT_STAT_RESERVED2_BIT 0xF
#define CAMIF_CRX0_VC0_SH_INT_STAT_RESERVED2_BITWIDTH 4
// VC0_GSP1 bitfiled (RW) Reset=0
#define CAMIF_CRX0_VC0_SH_INT_STAT_VC0_GSP1_MASK 0x100
#define CAMIF_CRX0_VC0_SH_INT_STAT_VC0_GSP1_SHIFT 8 
#define CAMIF_CRX0_VC0_SH_INT_STAT_VC0_GSP1_BIT  0x1
#define CAMIF_CRX0_VC0_SH_INT_STAT_VC0_GSP1_BITWIDTH 1
// VC0_GSP2 bitfiled (RW) Reset=0
#define CAMIF_CRX0_VC0_SH_INT_STAT_VC0_GSP2_MASK 0x200
#define CAMIF_CRX0_VC0_SH_INT_STAT_VC0_GSP2_SHIFT 9 
#define CAMIF_CRX0_VC0_SH_INT_STAT_VC0_GSP2_BIT  0x1
#define CAMIF_CRX0_VC0_SH_INT_STAT_VC0_GSP2_BITWIDTH 1
// VC0_GSP3 bitfiled (RW) Reset=0
#define CAMIF_CRX0_VC0_SH_INT_STAT_VC0_GSP3_MASK 0x400
#define CAMIF_CRX0_VC0_SH_INT_STAT_VC0_GSP3_SHIFT 10 
#define CAMIF_CRX0_VC0_SH_INT_STAT_VC0_GSP3_BIT  0x1
#define CAMIF_CRX0_VC0_SH_INT_STAT_VC0_GSP3_BITWIDTH 1
// VC0_GSP4 bitfiled (RW) Reset=0
#define CAMIF_CRX0_VC0_SH_INT_STAT_VC0_GSP4_MASK 0x800
#define CAMIF_CRX0_VC0_SH_INT_STAT_VC0_GSP4_SHIFT 11 
#define CAMIF_CRX0_VC0_SH_INT_STAT_VC0_GSP4_BIT  0x1
#define CAMIF_CRX0_VC0_SH_INT_STAT_VC0_GSP4_BITWIDTH 1
// VC0_GSP5 bitfiled (RW) Reset=0
#define CAMIF_CRX0_VC0_SH_INT_STAT_VC0_GSP5_MASK 0x1000
#define CAMIF_CRX0_VC0_SH_INT_STAT_VC0_GSP5_SHIFT 12 
#define CAMIF_CRX0_VC0_SH_INT_STAT_VC0_GSP5_BIT  0x1
#define CAMIF_CRX0_VC0_SH_INT_STAT_VC0_GSP5_BITWIDTH 1
// VC0_GSP6 bitfiled (RW) Reset=0
#define CAMIF_CRX0_VC0_SH_INT_STAT_VC0_GSP6_MASK 0x2000
#define CAMIF_CRX0_VC0_SH_INT_STAT_VC0_GSP6_SHIFT 13 
#define CAMIF_CRX0_VC0_SH_INT_STAT_VC0_GSP6_BIT  0x1
#define CAMIF_CRX0_VC0_SH_INT_STAT_VC0_GSP6_BITWIDTH 1
// VC0_GSP7 bitfiled (RW) Reset=0
#define CAMIF_CRX0_VC0_SH_INT_STAT_VC0_GSP7_MASK 0x4000
#define CAMIF_CRX0_VC0_SH_INT_STAT_VC0_GSP7_SHIFT 14 
#define CAMIF_CRX0_VC0_SH_INT_STAT_VC0_GSP7_BIT  0x1
#define CAMIF_CRX0_VC0_SH_INT_STAT_VC0_GSP7_BITWIDTH 1
// VC0_GSP8 bitfiled (RW) Reset=0
#define CAMIF_CRX0_VC0_SH_INT_STAT_VC0_GSP8_MASK 0x8000
#define CAMIF_CRX0_VC0_SH_INT_STAT_VC0_GSP8_SHIFT 15 
#define CAMIF_CRX0_VC0_SH_INT_STAT_VC0_GSP8_BIT  0x1
#define CAMIF_CRX0_VC0_SH_INT_STAT_VC0_GSP8_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX0_VC0_SH_INT_STAT_RESERVED_MASK 0xFFFF0000
#define CAMIF_CRX0_VC0_SH_INT_STAT_RESERVED_SHIFT 16 
#define CAMIF_CRX0_VC0_SH_INT_STAT_RESERVED_BIT  0xFFFF
#define CAMIF_CRX0_VC0_SH_INT_STAT_RESERVED_BITWIDTH 16
// CRX0_VC0_SH_INT_MASK Register
#define CAMIF_CRX0_VC0_SH_INT_MASK_OFS           0x0000114C
// MaskVC0_FS bitfiled (RW) Reset=1
#define CAMIF_CRX0_VC0_SH_INT_MASK_MASKVC0_FS_MASK 0x1
#define CAMIF_CRX0_VC0_SH_INT_MASK_MASKVC0_FS_SHIFT 0 
#define CAMIF_CRX0_VC0_SH_INT_MASK_MASKVC0_FS_BIT 0x1
#define CAMIF_CRX0_VC0_SH_INT_MASK_MASKVC0_FS_BITWIDTH 1
// MaskVC0_FE bitfiled (RW) Reset=1
#define CAMIF_CRX0_VC0_SH_INT_MASK_MASKVC0_FE_MASK 0x2
#define CAMIF_CRX0_VC0_SH_INT_MASK_MASKVC0_FE_SHIFT 1 
#define CAMIF_CRX0_VC0_SH_INT_MASK_MASKVC0_FE_BIT 0x1
#define CAMIF_CRX0_VC0_SH_INT_MASK_MASKVC0_FE_BITWIDTH 1
// MaskVC0_LS bitfiled (RW) Reset=1
#define CAMIF_CRX0_VC0_SH_INT_MASK_MASKVC0_LS_MASK 0x4
#define CAMIF_CRX0_VC0_SH_INT_MASK_MASKVC0_LS_SHIFT 2 
#define CAMIF_CRX0_VC0_SH_INT_MASK_MASKVC0_LS_BIT 0x1
#define CAMIF_CRX0_VC0_SH_INT_MASK_MASKVC0_LS_BITWIDTH 1
// MaskVC0_LE bitfiled (RW) Reset=1
#define CAMIF_CRX0_VC0_SH_INT_MASK_MASKVC0_LE_MASK 0x8
#define CAMIF_CRX0_VC0_SH_INT_MASK_MASKVC0_LE_SHIFT 3 
#define CAMIF_CRX0_VC0_SH_INT_MASK_MASKVC0_LE_BIT 0x1
#define CAMIF_CRX0_VC0_SH_INT_MASK_MASKVC0_LE_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX0_VC0_SH_INT_MASK_RESERVED2_MASK 0xF0
#define CAMIF_CRX0_VC0_SH_INT_MASK_RESERVED2_SHIFT 4 
#define CAMIF_CRX0_VC0_SH_INT_MASK_RESERVED2_BIT 0xF
#define CAMIF_CRX0_VC0_SH_INT_MASK_RESERVED2_BITWIDTH 4
// MaskVC0_GSP1 bitfiled (RW) Reset=1
#define CAMIF_CRX0_VC0_SH_INT_MASK_MASKVC0_GSP1_MASK 0x100
#define CAMIF_CRX0_VC0_SH_INT_MASK_MASKVC0_GSP1_SHIFT 8 
#define CAMIF_CRX0_VC0_SH_INT_MASK_MASKVC0_GSP1_BIT 0x1
#define CAMIF_CRX0_VC0_SH_INT_MASK_MASKVC0_GSP1_BITWIDTH 1
// MaskVC0_GSP2 bitfiled (RW) Reset=1
#define CAMIF_CRX0_VC0_SH_INT_MASK_MASKVC0_GSP2_MASK 0x200
#define CAMIF_CRX0_VC0_SH_INT_MASK_MASKVC0_GSP2_SHIFT 9 
#define CAMIF_CRX0_VC0_SH_INT_MASK_MASKVC0_GSP2_BIT 0x1
#define CAMIF_CRX0_VC0_SH_INT_MASK_MASKVC0_GSP2_BITWIDTH 1
// MaskVC0_GSP3 bitfiled (RW) Reset=1
#define CAMIF_CRX0_VC0_SH_INT_MASK_MASKVC0_GSP3_MASK 0x400
#define CAMIF_CRX0_VC0_SH_INT_MASK_MASKVC0_GSP3_SHIFT 10 
#define CAMIF_CRX0_VC0_SH_INT_MASK_MASKVC0_GSP3_BIT 0x1
#define CAMIF_CRX0_VC0_SH_INT_MASK_MASKVC0_GSP3_BITWIDTH 1
// MaskVC0_GSP4 bitfiled (RW) Reset=1
#define CAMIF_CRX0_VC0_SH_INT_MASK_MASKVC0_GSP4_MASK 0x800
#define CAMIF_CRX0_VC0_SH_INT_MASK_MASKVC0_GSP4_SHIFT 11 
#define CAMIF_CRX0_VC0_SH_INT_MASK_MASKVC0_GSP4_BIT 0x1
#define CAMIF_CRX0_VC0_SH_INT_MASK_MASKVC0_GSP4_BITWIDTH 1
// MaskVC0_GSP5 bitfiled (RW) Reset=1
#define CAMIF_CRX0_VC0_SH_INT_MASK_MASKVC0_GSP5_MASK 0x1000
#define CAMIF_CRX0_VC0_SH_INT_MASK_MASKVC0_GSP5_SHIFT 12 
#define CAMIF_CRX0_VC0_SH_INT_MASK_MASKVC0_GSP5_BIT 0x1
#define CAMIF_CRX0_VC0_SH_INT_MASK_MASKVC0_GSP5_BITWIDTH 1
// MaskVC0_GSP6 bitfiled (RW) Reset=1
#define CAMIF_CRX0_VC0_SH_INT_MASK_MASKVC0_GSP6_MASK 0x2000
#define CAMIF_CRX0_VC0_SH_INT_MASK_MASKVC0_GSP6_SHIFT 13 
#define CAMIF_CRX0_VC0_SH_INT_MASK_MASKVC0_GSP6_BIT 0x1
#define CAMIF_CRX0_VC0_SH_INT_MASK_MASKVC0_GSP6_BITWIDTH 1
// MaskVC0_GSP7 bitfiled (RW) Reset=1
#define CAMIF_CRX0_VC0_SH_INT_MASK_MASKVC0_GSP7_MASK 0x4000
#define CAMIF_CRX0_VC0_SH_INT_MASK_MASKVC0_GSP7_SHIFT 14 
#define CAMIF_CRX0_VC0_SH_INT_MASK_MASKVC0_GSP7_BIT 0x1
#define CAMIF_CRX0_VC0_SH_INT_MASK_MASKVC0_GSP7_BITWIDTH 1
// MaskVC0_GSP8 bitfiled (RW) Reset=1
#define CAMIF_CRX0_VC0_SH_INT_MASK_MASKVC0_GSP8_MASK 0x8000
#define CAMIF_CRX0_VC0_SH_INT_MASK_MASKVC0_GSP8_SHIFT 15 
#define CAMIF_CRX0_VC0_SH_INT_MASK_MASKVC0_GSP8_BIT 0x1
#define CAMIF_CRX0_VC0_SH_INT_MASK_MASKVC0_GSP8_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX0_VC0_SH_INT_MASK_RESERVED_MASK 0xFFFF0000
#define CAMIF_CRX0_VC0_SH_INT_MASK_RESERVED_SHIFT 16 
#define CAMIF_CRX0_VC0_SH_INT_MASK_RESERVED_BIT  0xFFFF
#define CAMIF_CRX0_VC0_SH_INT_MASK_RESERVED_BITWIDTH 16
// CRX0_VC0_LN0_INT_STAT Register
#define CAMIF_CRX0_VC0_LN0_INT_STAT_OFS          0x00001168
// VC0_Null bitfiled (RW) Reset=0
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_NULL_MASK 0x1
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_NULL_SHIFT 0 
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_NULL_BIT 0x1
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_NULL_BITWIDTH 1
// VC0_Blank bitfiled (RW) Reset=0
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_BLANK_MASK 0x2
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_BLANK_SHIFT 1 
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_BLANK_BIT 0x1
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_BLANK_BITWIDTH 1
// VC0_Embedded bitfiled (RW) Reset=0
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_EMBEDDED_MASK 0x4
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_EMBEDDED_SHIFT 2 
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_EMBEDDED_BIT 0x1
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_EMBEDDED_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CRX0_VC0_LN0_INT_STAT_RESERVED4_MASK 0xF8
#define CAMIF_CRX0_VC0_LN0_INT_STAT_RESERVED4_SHIFT 3 
#define CAMIF_CRX0_VC0_LN0_INT_STAT_RESERVED4_BIT 0x1F
#define CAMIF_CRX0_VC0_LN0_INT_STAT_RESERVED4_BITWIDTH 5
// VC0_YUV420_8 bitfiled (RW) Reset=0
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_YUV420_8_MASK 0x100
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_YUV420_8_SHIFT 8 
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_YUV420_8_BIT 0x1
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_YUV420_8_BITWIDTH 1
// VC0_YUV420_10 bitfiled (RW) Reset=0
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_YUV420_10_MASK 0x200
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_YUV420_10_SHIFT 9 
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_YUV420_10_BIT 0x1
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_YUV420_10_BITWIDTH 1
// VC0_LegYUV420_8 bitfiled (RW) Reset=0
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_LEGYUV420_8_MASK 0x400
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_LEGYUV420_8_SHIFT 10 
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_LEGYUV420_8_BIT 0x1
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_LEGYUV420_8_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CRX0_VC0_LN0_INT_STAT_RESERVED3_MASK 0x800
#define CAMIF_CRX0_VC0_LN0_INT_STAT_RESERVED3_SHIFT 11 
#define CAMIF_CRX0_VC0_LN0_INT_STAT_RESERVED3_BIT 0x1
#define CAMIF_CRX0_VC0_LN0_INT_STAT_RESERVED3_BITWIDTH 1
// VC0_YUV420_8_Chr bitfiled (RW) Reset=0
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_YUV420_8_CHR_MASK 0x1000
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_YUV420_8_CHR_SHIFT 12 
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_YUV420_8_CHR_BIT 0x1
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_YUV420_8_CHR_BITWIDTH 1
// VC0_YUV420_10_Chr bitfiled (RW) Reset=0
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_YUV420_10_CHR_MASK 0x2000
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_YUV420_10_CHR_SHIFT 13 
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_YUV420_10_CHR_BIT 0x1
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_YUV420_10_CHR_BITWIDTH 1
// VC0_YUV422_8 bitfiled (RW) Reset=0
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_YUV422_8_MASK 0x4000
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_YUV422_8_SHIFT 14 
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_YUV422_8_BIT 0x1
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_YUV422_8_BITWIDTH 1
// VC0_YUV422_10 bitfiled (RW) Reset=0
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_YUV422_10_MASK 0x8000
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_YUV422_10_SHIFT 15 
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_YUV422_10_BIT 0x1
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_YUV422_10_BITWIDTH 1
// VC0_RGB444 bitfiled (RW) Reset=0
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_RGB444_MASK 0x10000
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_RGB444_SHIFT 16 
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_RGB444_BIT 0x1
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_RGB444_BITWIDTH 1
// VC0_RGB555 bitfiled (RW) Reset=0
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_RGB555_MASK 0x20000
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_RGB555_SHIFT 17 
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_RGB555_BIT 0x1
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_RGB555_BITWIDTH 1
// VC0_RGB565 bitfiled (RW) Reset=0
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_RGB565_MASK 0x40000
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_RGB565_SHIFT 18 
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_RGB565_BIT 0x1
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_RGB565_BITWIDTH 1
// VC0_RGB666 bitfiled (RW) Reset=0
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_RGB666_MASK 0x80000
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_RGB666_SHIFT 19 
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_RGB666_BIT 0x1
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_RGB666_BITWIDTH 1
// VC0_RGB888 bitfiled (RW) Reset=0
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_RGB888_MASK 0x100000
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_RGB888_SHIFT 20 
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_RGB888_BIT 0x1
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_RGB888_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX0_VC0_LN0_INT_STAT_RESERVED2_MASK 0xE00000
#define CAMIF_CRX0_VC0_LN0_INT_STAT_RESERVED2_SHIFT 21 
#define CAMIF_CRX0_VC0_LN0_INT_STAT_RESERVED2_BIT 0x7
#define CAMIF_CRX0_VC0_LN0_INT_STAT_RESERVED2_BITWIDTH 3
// VC0_RAW6 bitfiled (RW) Reset=0
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_RAW6_MASK 0x1000000
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_RAW6_SHIFT 24 
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_RAW6_BIT 0x1
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_RAW6_BITWIDTH 1
// VC0_RAW7 bitfiled (RW) Reset=0
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_RAW7_MASK 0x2000000
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_RAW7_SHIFT 25 
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_RAW7_BIT 0x1
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_RAW7_BITWIDTH 1
// VC0_RAW8 bitfiled (RW) Reset=0
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_RAW8_MASK 0x4000000
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_RAW8_SHIFT 26 
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_RAW8_BIT 0x1
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_RAW8_BITWIDTH 1
// VC0_RAW10 bitfiled (RW) Reset=0
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_RAW10_MASK 0x8000000
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_RAW10_SHIFT 27 
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_RAW10_BIT 0x1
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_RAW10_BITWIDTH 1
// VC0_RAW12 bitfiled (RW) Reset=0
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_RAW12_MASK 0x10000000
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_RAW12_SHIFT 28 
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_RAW12_BIT 0x1
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_RAW12_BITWIDTH 1
// VC0_RAW14 bitfiled (RW) Reset=0
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_RAW14_MASK 0x20000000
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_RAW14_SHIFT 29 
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_RAW14_BIT 0x1
#define CAMIF_CRX0_VC0_LN0_INT_STAT_VC0_RAW14_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX0_VC0_LN0_INT_STAT_RESERVED_MASK 0xC0000000
#define CAMIF_CRX0_VC0_LN0_INT_STAT_RESERVED_SHIFT 30 
#define CAMIF_CRX0_VC0_LN0_INT_STAT_RESERVED_BIT 0x3
#define CAMIF_CRX0_VC0_LN0_INT_STAT_RESERVED_BITWIDTH 2
// CRX0_VC0_LN1_INT_STAT Register
#define CAMIF_CRX0_VC0_LN1_INT_STAT_OFS          0x0000116C
// VC0_define1 bitfiled (RW) Reset=0
#define CAMIF_CRX0_VC0_LN1_INT_STAT_VC0_DEFINE1_MASK 0x1
#define CAMIF_CRX0_VC0_LN1_INT_STAT_VC0_DEFINE1_SHIFT 0 
#define CAMIF_CRX0_VC0_LN1_INT_STAT_VC0_DEFINE1_BIT 0x1
#define CAMIF_CRX0_VC0_LN1_INT_STAT_VC0_DEFINE1_BITWIDTH 1
// VC0_define2 bitfiled (RW) Reset=0
#define CAMIF_CRX0_VC0_LN1_INT_STAT_VC0_DEFINE2_MASK 0x2
#define CAMIF_CRX0_VC0_LN1_INT_STAT_VC0_DEFINE2_SHIFT 1 
#define CAMIF_CRX0_VC0_LN1_INT_STAT_VC0_DEFINE2_BIT 0x1
#define CAMIF_CRX0_VC0_LN1_INT_STAT_VC0_DEFINE2_BITWIDTH 1
// VC0_define3 bitfiled (RW) Reset=0
#define CAMIF_CRX0_VC0_LN1_INT_STAT_VC0_DEFINE3_MASK 0x4
#define CAMIF_CRX0_VC0_LN1_INT_STAT_VC0_DEFINE3_SHIFT 2 
#define CAMIF_CRX0_VC0_LN1_INT_STAT_VC0_DEFINE3_BIT 0x1
#define CAMIF_CRX0_VC0_LN1_INT_STAT_VC0_DEFINE3_BITWIDTH 1
// VC0_define4 bitfiled (RW) Reset=0
#define CAMIF_CRX0_VC0_LN1_INT_STAT_VC0_DEFINE4_MASK 0x8
#define CAMIF_CRX0_VC0_LN1_INT_STAT_VC0_DEFINE4_SHIFT 3 
#define CAMIF_CRX0_VC0_LN1_INT_STAT_VC0_DEFINE4_BIT 0x1
#define CAMIF_CRX0_VC0_LN1_INT_STAT_VC0_DEFINE4_BITWIDTH 1
// VC0_define5 bitfiled (RW) Reset=0
#define CAMIF_CRX0_VC0_LN1_INT_STAT_VC0_DEFINE5_MASK 0x10
#define CAMIF_CRX0_VC0_LN1_INT_STAT_VC0_DEFINE5_SHIFT 4 
#define CAMIF_CRX0_VC0_LN1_INT_STAT_VC0_DEFINE5_BIT 0x1
#define CAMIF_CRX0_VC0_LN1_INT_STAT_VC0_DEFINE5_BITWIDTH 1
// VC0_define6 bitfiled (RW) Reset=0
#define CAMIF_CRX0_VC0_LN1_INT_STAT_VC0_DEFINE6_MASK 0x20
#define CAMIF_CRX0_VC0_LN1_INT_STAT_VC0_DEFINE6_SHIFT 5 
#define CAMIF_CRX0_VC0_LN1_INT_STAT_VC0_DEFINE6_BIT 0x1
#define CAMIF_CRX0_VC0_LN1_INT_STAT_VC0_DEFINE6_BITWIDTH 1
// VC0_define7 bitfiled (RW) Reset=0
#define CAMIF_CRX0_VC0_LN1_INT_STAT_VC0_DEFINE7_MASK 0x40
#define CAMIF_CRX0_VC0_LN1_INT_STAT_VC0_DEFINE7_SHIFT 6 
#define CAMIF_CRX0_VC0_LN1_INT_STAT_VC0_DEFINE7_BIT 0x1
#define CAMIF_CRX0_VC0_LN1_INT_STAT_VC0_DEFINE7_BITWIDTH 1
// VC0_define8 bitfiled (RW) Reset=0
#define CAMIF_CRX0_VC0_LN1_INT_STAT_VC0_DEFINE8_MASK 0x80
#define CAMIF_CRX0_VC0_LN1_INT_STAT_VC0_DEFINE8_SHIFT 7 
#define CAMIF_CRX0_VC0_LN1_INT_STAT_VC0_DEFINE8_BIT 0x1
#define CAMIF_CRX0_VC0_LN1_INT_STAT_VC0_DEFINE8_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX0_VC0_LN1_INT_STAT_RESERVED_MASK 0xFFFFFF00
#define CAMIF_CRX0_VC0_LN1_INT_STAT_RESERVED_SHIFT 8 
#define CAMIF_CRX0_VC0_LN1_INT_STAT_RESERVED_BIT 0xFFFFFF
#define CAMIF_CRX0_VC0_LN1_INT_STAT_RESERVED_BITWIDTH 24
// CRX0_VC0_LN0_INT_MASK Register
#define CAMIF_CRX0_VC0_LN0_INT_MASK_OFS          0x00001170
// MaskVC0_Null bitfiled (RW) Reset=1
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_NULL_MASK 0x1
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_NULL_SHIFT 0 
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_NULL_BIT 0x1
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_NULL_BITWIDTH 1
// MaskVC0_Blank bitfiled (RW) Reset=1
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_BLANK_MASK 0x2
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_BLANK_SHIFT 1 
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_BLANK_BIT 0x1
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_BLANK_BITWIDTH 1
// MaskVC0_Embedded bitfiled (RW) Reset=1
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_EMBEDDED_MASK 0x4
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_EMBEDDED_SHIFT 2 
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_EMBEDDED_BIT 0x1
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_EMBEDDED_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CRX0_VC0_LN0_INT_MASK_RESERVED4_MASK 0xF8
#define CAMIF_CRX0_VC0_LN0_INT_MASK_RESERVED4_SHIFT 3 
#define CAMIF_CRX0_VC0_LN0_INT_MASK_RESERVED4_BIT 0x1F
#define CAMIF_CRX0_VC0_LN0_INT_MASK_RESERVED4_BITWIDTH 5
// MaskVC0_YUV420_8 bitfiled (RW) Reset=1
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_YUV420_8_MASK 0x100
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_YUV420_8_SHIFT 8 
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_YUV420_8_BIT 0x1
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_YUV420_8_BITWIDTH 1
// MaskVC0_YUV420_10 bitfiled (RW) Reset=1
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_YUV420_10_MASK 0x200
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_YUV420_10_SHIFT 9 
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_YUV420_10_BIT 0x1
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_YUV420_10_BITWIDTH 1
// MaskVC0_LegYUV420_8 bitfiled (RW) Reset=1
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_LEGYUV420_8_MASK 0x400
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_LEGYUV420_8_SHIFT 10 
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_LEGYUV420_8_BIT 0x1
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_LEGYUV420_8_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CRX0_VC0_LN0_INT_MASK_RESERVED3_MASK 0x800
#define CAMIF_CRX0_VC0_LN0_INT_MASK_RESERVED3_SHIFT 11 
#define CAMIF_CRX0_VC0_LN0_INT_MASK_RESERVED3_BIT 0x1
#define CAMIF_CRX0_VC0_LN0_INT_MASK_RESERVED3_BITWIDTH 1
// MaskVC0_YUV420_8_Chr bitfiled (RW) Reset=1
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_YUV420_8_CHR_MASK 0x1000
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_YUV420_8_CHR_SHIFT 12 
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_YUV420_8_CHR_BIT 0x1
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_YUV420_8_CHR_BITWIDTH 1
// MaskVC0_YUV420_10_Chr bitfiled (RW) Reset=1
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_YUV420_10_CHR_MASK 0x2000
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_YUV420_10_CHR_SHIFT 13 
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_YUV420_10_CHR_BIT 0x1
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_YUV420_10_CHR_BITWIDTH 1
// MaskVC0_YUV422_8 bitfiled (RW) Reset=1
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_YUV422_8_MASK 0x4000
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_YUV422_8_SHIFT 14 
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_YUV422_8_BIT 0x1
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_YUV422_8_BITWIDTH 1
// MaskVC0_YUV422_10 bitfiled (RW) Reset=1
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_YUV422_10_MASK 0x8000
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_YUV422_10_SHIFT 15 
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_YUV422_10_BIT 0x1
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_YUV422_10_BITWIDTH 1
// MaskVC0_RGB444 bitfiled (RW) Reset=1
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_RGB444_MASK 0x10000
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_RGB444_SHIFT 16 
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_RGB444_BIT 0x1
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_RGB444_BITWIDTH 1
// MaskVC0_RGB555 bitfiled (RW) Reset=1
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_RGB555_MASK 0x20000
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_RGB555_SHIFT 17 
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_RGB555_BIT 0x1
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_RGB555_BITWIDTH 1
// MaskVC0_RGB565 bitfiled (RW) Reset=1
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_RGB565_MASK 0x40000
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_RGB565_SHIFT 18 
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_RGB565_BIT 0x1
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_RGB565_BITWIDTH 1
// MaskVC0_RGB666 bitfiled (RW) Reset=1
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_RGB666_MASK 0x80000
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_RGB666_SHIFT 19 
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_RGB666_BIT 0x1
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_RGB666_BITWIDTH 1
// MaskVC0_RGB888 bitfiled (RW) Reset=1
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_RGB888_MASK 0x100000
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_RGB888_SHIFT 20 
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_RGB888_BIT 0x1
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_RGB888_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX0_VC0_LN0_INT_MASK_RESERVED2_MASK 0xE00000
#define CAMIF_CRX0_VC0_LN0_INT_MASK_RESERVED2_SHIFT 21 
#define CAMIF_CRX0_VC0_LN0_INT_MASK_RESERVED2_BIT 0x7
#define CAMIF_CRX0_VC0_LN0_INT_MASK_RESERVED2_BITWIDTH 3
// MaskVC0_RAW6 bitfiled (RW) Reset=1
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_RAW6_MASK 0x1000000
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_RAW6_SHIFT 24 
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_RAW6_BIT 0x1
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_RAW6_BITWIDTH 1
// MaskVC0_RAW7 bitfiled (RW) Reset=1
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_RAW7_MASK 0x2000000
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_RAW7_SHIFT 25 
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_RAW7_BIT 0x1
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_RAW7_BITWIDTH 1
// MaskVC0_RAW8 bitfiled (RW) Reset=1
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_RAW8_MASK 0x4000000
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_RAW8_SHIFT 26 
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_RAW8_BIT 0x1
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_RAW8_BITWIDTH 1
// MaskVC0_RAW10 bitfiled (RW) Reset=1
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_RAW10_MASK 0x8000000
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_RAW10_SHIFT 27 
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_RAW10_BIT 0x1
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_RAW10_BITWIDTH 1
// MaskVC0_RAW12 bitfiled (RW) Reset=1
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_RAW12_MASK 0x10000000
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_RAW12_SHIFT 28 
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_RAW12_BIT 0x1
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_RAW12_BITWIDTH 1
// MaskVC0_RAW14 bitfiled (RW) Reset=1
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_RAW14_MASK 0x20000000
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_RAW14_SHIFT 29 
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_RAW14_BIT 0x1
#define CAMIF_CRX0_VC0_LN0_INT_MASK_MASKVC0_RAW14_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX0_VC0_LN0_INT_MASK_RESERVED_MASK 0xC0000000
#define CAMIF_CRX0_VC0_LN0_INT_MASK_RESERVED_SHIFT 30 
#define CAMIF_CRX0_VC0_LN0_INT_MASK_RESERVED_BIT 0x3
#define CAMIF_CRX0_VC0_LN0_INT_MASK_RESERVED_BITWIDTH 2
// CRX0_VC0_LN1_INT_MASK Register
#define CAMIF_CRX0_VC0_LN1_INT_MASK_OFS          0x00001174
// MaskVC0_define1 bitfiled (RW) Reset=1
#define CAMIF_CRX0_VC0_LN1_INT_MASK_MASKVC0_DEFINE1_MASK 0x1
#define CAMIF_CRX0_VC0_LN1_INT_MASK_MASKVC0_DEFINE1_SHIFT 0 
#define CAMIF_CRX0_VC0_LN1_INT_MASK_MASKVC0_DEFINE1_BIT 0x1
#define CAMIF_CRX0_VC0_LN1_INT_MASK_MASKVC0_DEFINE1_BITWIDTH 1
// MaskVC0_define2 bitfiled (RW) Reset=1
#define CAMIF_CRX0_VC0_LN1_INT_MASK_MASKVC0_DEFINE2_MASK 0x2
#define CAMIF_CRX0_VC0_LN1_INT_MASK_MASKVC0_DEFINE2_SHIFT 1 
#define CAMIF_CRX0_VC0_LN1_INT_MASK_MASKVC0_DEFINE2_BIT 0x1
#define CAMIF_CRX0_VC0_LN1_INT_MASK_MASKVC0_DEFINE2_BITWIDTH 1
// MaskVC0_define3 bitfiled (RW) Reset=1
#define CAMIF_CRX0_VC0_LN1_INT_MASK_MASKVC0_DEFINE3_MASK 0x4
#define CAMIF_CRX0_VC0_LN1_INT_MASK_MASKVC0_DEFINE3_SHIFT 2 
#define CAMIF_CRX0_VC0_LN1_INT_MASK_MASKVC0_DEFINE3_BIT 0x1
#define CAMIF_CRX0_VC0_LN1_INT_MASK_MASKVC0_DEFINE3_BITWIDTH 1
// MaskVC0_define4 bitfiled (RW) Reset=1
#define CAMIF_CRX0_VC0_LN1_INT_MASK_MASKVC0_DEFINE4_MASK 0x8
#define CAMIF_CRX0_VC0_LN1_INT_MASK_MASKVC0_DEFINE4_SHIFT 3 
#define CAMIF_CRX0_VC0_LN1_INT_MASK_MASKVC0_DEFINE4_BIT 0x1
#define CAMIF_CRX0_VC0_LN1_INT_MASK_MASKVC0_DEFINE4_BITWIDTH 1
// MaskVC0_define5 bitfiled (RW) Reset=1
#define CAMIF_CRX0_VC0_LN1_INT_MASK_MASKVC0_DEFINE5_MASK 0x10
#define CAMIF_CRX0_VC0_LN1_INT_MASK_MASKVC0_DEFINE5_SHIFT 4 
#define CAMIF_CRX0_VC0_LN1_INT_MASK_MASKVC0_DEFINE5_BIT 0x1
#define CAMIF_CRX0_VC0_LN1_INT_MASK_MASKVC0_DEFINE5_BITWIDTH 1
// MaskVC0_define6 bitfiled (RW) Reset=1
#define CAMIF_CRX0_VC0_LN1_INT_MASK_MASKVC0_DEFINE6_MASK 0x20
#define CAMIF_CRX0_VC0_LN1_INT_MASK_MASKVC0_DEFINE6_SHIFT 5 
#define CAMIF_CRX0_VC0_LN1_INT_MASK_MASKVC0_DEFINE6_BIT 0x1
#define CAMIF_CRX0_VC0_LN1_INT_MASK_MASKVC0_DEFINE6_BITWIDTH 1
// MaskVC0_define7 bitfiled (RW) Reset=1
#define CAMIF_CRX0_VC0_LN1_INT_MASK_MASKVC0_DEFINE7_MASK 0x40
#define CAMIF_CRX0_VC0_LN1_INT_MASK_MASKVC0_DEFINE7_SHIFT 6 
#define CAMIF_CRX0_VC0_LN1_INT_MASK_MASKVC0_DEFINE7_BIT 0x1
#define CAMIF_CRX0_VC0_LN1_INT_MASK_MASKVC0_DEFINE7_BITWIDTH 1
// MaskVC0_define8 bitfiled (RW) Reset=1
#define CAMIF_CRX0_VC0_LN1_INT_MASK_MASKVC0_DEFINE8_MASK 0x80
#define CAMIF_CRX0_VC0_LN1_INT_MASK_MASKVC0_DEFINE8_SHIFT 7 
#define CAMIF_CRX0_VC0_LN1_INT_MASK_MASKVC0_DEFINE8_BIT 0x1
#define CAMIF_CRX0_VC0_LN1_INT_MASK_MASKVC0_DEFINE8_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX0_VC0_LN1_INT_MASK_RESERVED_MASK 0xFFFFFF00
#define CAMIF_CRX0_VC0_LN1_INT_MASK_RESERVED_SHIFT 8 
#define CAMIF_CRX0_VC0_LN1_INT_MASK_RESERVED_BIT 0xFFFFFF
#define CAMIF_CRX0_VC0_LN1_INT_MASK_RESERVED_BITWIDTH 24
// CRX0_RCV_PKT_HEADER Register
#define CAMIF_CRX0_RCV_PKT_HEADER_OFS            0x000011B0
// LatestDT bitfiled (RO) Reset=0
#define CAMIF_CRX0_RCV_PKT_HEADER_LATESTDT_MASK  0x3F
#define CAMIF_CRX0_RCV_PKT_HEADER_LATESTDT_SHIFT 0 
#define CAMIF_CRX0_RCV_PKT_HEADER_LATESTDT_BIT   0x3F
#define CAMIF_CRX0_RCV_PKT_HEADER_LATESTDT_BITWIDTH 6
// LatestVC bitfiled (RO) Reset=0
#define CAMIF_CRX0_RCV_PKT_HEADER_LATESTVC_MASK  0xC0
#define CAMIF_CRX0_RCV_PKT_HEADER_LATESTVC_SHIFT 6 
#define CAMIF_CRX0_RCV_PKT_HEADER_LATESTVC_BIT   0x3
#define CAMIF_CRX0_RCV_PKT_HEADER_LATESTVC_BITWIDTH 2
// LatestWC0Data bitfiled (RO) Reset=0
#define CAMIF_CRX0_RCV_PKT_HEADER_LATESTWC0DATA_MASK 0xFF00
#define CAMIF_CRX0_RCV_PKT_HEADER_LATESTWC0DATA_SHIFT 8 
#define CAMIF_CRX0_RCV_PKT_HEADER_LATESTWC0DATA_BIT 0xFF
#define CAMIF_CRX0_RCV_PKT_HEADER_LATESTWC0DATA_BITWIDTH 8
// LatestWC1Data bitfiled (RO) Reset=0
#define CAMIF_CRX0_RCV_PKT_HEADER_LATESTWC1DATA_MASK 0xFF0000
#define CAMIF_CRX0_RCV_PKT_HEADER_LATESTWC1DATA_SHIFT 16 
#define CAMIF_CRX0_RCV_PKT_HEADER_LATESTWC1DATA_BIT 0xFF
#define CAMIF_CRX0_RCV_PKT_HEADER_LATESTWC1DATA_BITWIDTH 8
// LatestECC bitfiled (RO) Reset=0
#define CAMIF_CRX0_RCV_PKT_HEADER_LATESTECC_MASK 0xFF000000
#define CAMIF_CRX0_RCV_PKT_HEADER_LATESTECC_SHIFT 24 
#define CAMIF_CRX0_RCV_PKT_HEADER_LATESTECC_BIT  0xFF
#define CAMIF_CRX0_RCV_PKT_HEADER_LATESTECC_BITWIDTH 8
// CRX0_VC0_FNLN_STAT Register
#define CAMIF_CRX0_VC0_FNLN_STAT_OFS             0x000011B4
// VC0_LN bitfiled (RO) Reset=0
#define CAMIF_CRX0_VC0_FNLN_STAT_VC0_LN_MASK     0xFFFF
#define CAMIF_CRX0_VC0_FNLN_STAT_VC0_LN_SHIFT    0 
#define CAMIF_CRX0_VC0_FNLN_STAT_VC0_LN_BIT      0xFFFF
#define CAMIF_CRX0_VC0_FNLN_STAT_VC0_LN_BITWIDTH 16
// VC0_FN bitfiled (RO) Reset=0
#define CAMIF_CRX0_VC0_FNLN_STAT_VC0_FN_MASK     0xFFFF0000
#define CAMIF_CRX0_VC0_FNLN_STAT_VC0_FN_SHIFT    16 
#define CAMIF_CRX0_VC0_FNLN_STAT_VC0_FN_BIT      0xFFFF
#define CAMIF_CRX0_VC0_FNLN_STAT_VC0_FN_BITWIDTH 16
// CRX1_CDSIRX_CLKEN Register
#define CAMIF_CRX1_CDSIRX_CLKEN_OFS              0x00001408
// CDSIRXEn bitfiled (RW) Reset=0
#define CAMIF_CRX1_CDSIRX_CLKEN_CDSIRXEN_MASK    0x1
#define CAMIF_CRX1_CDSIRX_CLKEN_CDSIRXEN_SHIFT   0 
#define CAMIF_CRX1_CDSIRX_CLKEN_CDSIRXEN_BIT     0x1
#define CAMIF_CRX1_CDSIRX_CLKEN_CDSIRXEN_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX1_CDSIRX_CLKEN_RESERVED_MASK    0xFFFFFFFE
#define CAMIF_CRX1_CDSIRX_CLKEN_RESERVED_SHIFT   1 
#define CAMIF_CRX1_CDSIRX_CLKEN_RESERVED_BIT     0x7FFFFFFF
#define CAMIF_CRX1_CDSIRX_CLKEN_RESERVED_BITWIDTH 31
// CRX1_CDSIRX_CLKSEL Register
#define CAMIF_CRX1_CDSIRX_CLKSEL_OFS             0x0000140C
// PPIHsRxClkEn bitfiled (RW) Reset=0
#define CAMIF_CRX1_CDSIRX_CLKSEL_PPIHSRXCLKEN_MASK 0x1
#define CAMIF_CRX1_CDSIRX_CLKSEL_PPIHSRXCLKEN_SHIFT 0 
#define CAMIF_CRX1_CDSIRX_CLKSEL_PPIHSRXCLKEN_BIT 0x1
#define CAMIF_CRX1_CDSIRX_CLKSEL_PPIHSRXCLKEN_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX1_CDSIRX_CLKSEL_RESERVED2_MASK  0xFE
#define CAMIF_CRX1_CDSIRX_CLKSEL_RESERVED2_SHIFT 1 
#define CAMIF_CRX1_CDSIRX_CLKSEL_RESERVED2_BIT   0x7F
#define CAMIF_CRX1_CDSIRX_CLKSEL_RESERVED2_BITWIDTH 7
// PPIHsRxClkSel bitfiled (RW) Reset=0
#define CAMIF_CRX1_CDSIRX_CLKSEL_PPIHSRXCLKSEL_MASK 0x300
#define CAMIF_CRX1_CDSIRX_CLKSEL_PPIHSRXCLKSEL_SHIFT 8 
#define CAMIF_CRX1_CDSIRX_CLKSEL_PPIHSRXCLKSEL_BIT 0x3
#define CAMIF_CRX1_CDSIRX_CLKSEL_PPIHSRXCLKSEL_BITWIDTH 2
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX1_CDSIRX_CLKSEL_RESERVED_MASK   0xFFFFFC00
#define CAMIF_CRX1_CDSIRX_CLKSEL_RESERVED_SHIFT  10 
#define CAMIF_CRX1_CDSIRX_CLKSEL_RESERVED_BIT    0x3FFFFF
#define CAMIF_CRX1_CDSIRX_CLKSEL_RESERVED_BITWIDTH 22
// CRX1_MODE_CONFIG Register
#define CAMIF_CRX1_MODE_CONFIG_OFS               0x00001410
// CSI2Mode bitfiled (RW) Reset=0
#define CAMIF_CRX1_MODE_CONFIG_CSI2MODE_MASK     0x1
#define CAMIF_CRX1_MODE_CONFIG_CSI2MODE_SHIFT    0 
#define CAMIF_CRX1_MODE_CONFIG_CSI2MODE_BIT      0x1
#define CAMIF_CRX1_MODE_CONFIG_CSI2MODE_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX1_MODE_CONFIG_RESERVED_MASK     0xFFFFFFFE
#define CAMIF_CRX1_MODE_CONFIG_RESERVED_SHIFT    1 
#define CAMIF_CRX1_MODE_CONFIG_RESERVED_BIT      0x7FFFFFFF
#define CAMIF_CRX1_MODE_CONFIG_RESERVED_BITWIDTH 31
// CRX1_CDSIRX_SYSTEM_INIT Register
#define CAMIF_CRX1_CDSIRX_SYSTEM_INIT_OFS        0x00001414
// SysInit bitfiled (RW) Reset=0
#define CAMIF_CRX1_CDSIRX_SYSTEM_INIT_SYSINIT_MASK 0x1
#define CAMIF_CRX1_CDSIRX_SYSTEM_INIT_SYSINIT_SHIFT 0 
#define CAMIF_CRX1_CDSIRX_SYSTEM_INIT_SYSINIT_BIT 0x1
#define CAMIF_CRX1_CDSIRX_SYSTEM_INIT_SYSINIT_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX1_CDSIRX_SYSTEM_INIT_RESERVED_MASK 0xFFFFFFFE
#define CAMIF_CRX1_CDSIRX_SYSTEM_INIT_RESERVED_SHIFT 1 
#define CAMIF_CRX1_CDSIRX_SYSTEM_INIT_RESERVED_BIT 0x7FFFFFFF
#define CAMIF_CRX1_CDSIRX_SYSTEM_INIT_RESERVED_BITWIDTH 31
// CRX1_LANE_ENABLE Register
#define CAMIF_CRX1_LANE_ENABLE_OFS               0x00001418
// DTLaneEn bitfiled (RW) Reset=0
#define CAMIF_CRX1_LANE_ENABLE_DTLANEEN_MASK     0x7
#define CAMIF_CRX1_LANE_ENABLE_DTLANEEN_SHIFT    0 
#define CAMIF_CRX1_LANE_ENABLE_DTLANEEN_BIT      0x7
#define CAMIF_CRX1_LANE_ENABLE_DTLANEEN_BITWIDTH 3
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX1_LANE_ENABLE_RESERVED2_MASK    0x8
#define CAMIF_CRX1_LANE_ENABLE_RESERVED2_SHIFT   3 
#define CAMIF_CRX1_LANE_ENABLE_RESERVED2_BIT     0x1
#define CAMIF_CRX1_LANE_ENABLE_RESERVED2_BITWIDTH 1
// CLaneEn bitfiled (RW) Reset=0
#define CAMIF_CRX1_LANE_ENABLE_CLANEEN_MASK      0x10
#define CAMIF_CRX1_LANE_ENABLE_CLANEEN_SHIFT     4 
#define CAMIF_CRX1_LANE_ENABLE_CLANEEN_BIT       0x1
#define CAMIF_CRX1_LANE_ENABLE_CLANEEN_BITWIDTH  1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX1_LANE_ENABLE_RESERVED_MASK     0xFFFFFFE0
#define CAMIF_CRX1_LANE_ENABLE_RESERVED_SHIFT    5 
#define CAMIF_CRX1_LANE_ENABLE_RESERVED_BIT      0x7FFFFFF
#define CAMIF_CRX1_LANE_ENABLE_RESERVED_BITWIDTH 27
// CRX1_VC_ENABLE Register
#define CAMIF_CRX1_VC_ENABLE_OFS                 0x0000141C
// VC0En bitfiled (RW) Reset=1
#define CAMIF_CRX1_VC_ENABLE_VC0EN_MASK          0x1
#define CAMIF_CRX1_VC_ENABLE_VC0EN_SHIFT         0 
#define CAMIF_CRX1_VC_ENABLE_VC0EN_BIT           0x1
#define CAMIF_CRX1_VC_ENABLE_VC0EN_BITWIDTH      1
// VC1En bitfiled (RW) Reset=1
#define CAMIF_CRX1_VC_ENABLE_VC1EN_MASK          0x2
#define CAMIF_CRX1_VC_ENABLE_VC1EN_SHIFT         1 
#define CAMIF_CRX1_VC_ENABLE_VC1EN_BIT           0x1
#define CAMIF_CRX1_VC_ENABLE_VC1EN_BITWIDTH      1
// VC2En bitfiled (RW) Reset=1
#define CAMIF_CRX1_VC_ENABLE_VC2EN_MASK          0x4
#define CAMIF_CRX1_VC_ENABLE_VC2EN_SHIFT         2 
#define CAMIF_CRX1_VC_ENABLE_VC2EN_BIT           0x1
#define CAMIF_CRX1_VC_ENABLE_VC2EN_BITWIDTH      1
// VC3En bitfiled (RW) Reset=1
#define CAMIF_CRX1_VC_ENABLE_VC3EN_MASK          0x8
#define CAMIF_CRX1_VC_ENABLE_VC3EN_SHIFT         3 
#define CAMIF_CRX1_VC_ENABLE_VC3EN_BIT           0x1
#define CAMIF_CRX1_VC_ENABLE_VC3EN_BITWIDTH      1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX1_VC_ENABLE_RESERVED_MASK       0xFFFFFFF0
#define CAMIF_CRX1_VC_ENABLE_RESERVED_SHIFT      4 
#define CAMIF_CRX1_VC_ENABLE_RESERVED_BIT        0xFFFFFFF
#define CAMIF_CRX1_VC_ENABLE_RESERVED_BITWIDTH   28
// CRX1_CDSIRX_START Register
#define CAMIF_CRX1_CDSIRX_START_OFS              0x00001420
// CDSIRXStart bitfiled (RW) Reset=0
#define CAMIF_CRX1_CDSIRX_START_CDSIRXSTART_MASK 0x1
#define CAMIF_CRX1_CDSIRX_START_CDSIRXSTART_SHIFT 0 
#define CAMIF_CRX1_CDSIRX_START_CDSIRXSTART_BIT  0x1
#define CAMIF_CRX1_CDSIRX_START_CDSIRXSTART_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX1_CDSIRX_START_RESERVED_MASK    0xFFFFFFFE
#define CAMIF_CRX1_CDSIRX_START_RESERVED_SHIFT   1 
#define CAMIF_CRX1_CDSIRX_START_RESERVED_BIT     0x7FFFFFFF
#define CAMIF_CRX1_CDSIRX_START_RESERVED_BITWIDTH 31
// CRX1_LINE_INIT_COUNT Register
#define CAMIF_CRX1_LINE_INIT_COUNT_OFS           0x00001424
// LINEINITCNT bitfiled (RW) Reset=0
#define CAMIF_CRX1_LINE_INIT_COUNT_LINEINITCNT_MASK 0xFFFF
#define CAMIF_CRX1_LINE_INIT_COUNT_LINEINITCNT_SHIFT 0 
#define CAMIF_CRX1_LINE_INIT_COUNT_LINEINITCNT_BIT 0xFFFF
#define CAMIF_CRX1_LINE_INIT_COUNT_LINEINITCNT_BITWIDTH 16
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX1_LINE_INIT_COUNT_RESERVED_MASK 0xFFFF0000
#define CAMIF_CRX1_LINE_INIT_COUNT_RESERVED_SHIFT 16 
#define CAMIF_CRX1_LINE_INIT_COUNT_RESERVED_BIT  0xFFFF
#define CAMIF_CRX1_LINE_INIT_COUNT_RESERVED_BITWIDTH 16
// CRX1_HSRXTO_COUNT Register
#define CAMIF_CRX1_HSRXTO_COUNT_OFS              0x00001428
// HSToCnt bitfiled (RW) Reset=0
#define CAMIF_CRX1_HSRXTO_COUNT_HSTOCNT_MASK     0xFFFFFFFF
#define CAMIF_CRX1_HSRXTO_COUNT_HSTOCNT_SHIFT    0 
#define CAMIF_CRX1_HSRXTO_COUNT_HSTOCNT_BIT      0xFFFFFFFF
#define CAMIF_CRX1_HSRXTO_COUNT_HSTOCNT_BITWIDTH 32
// CRX1_FUNC_ENABLE Register
#define CAMIF_CRX1_FUNC_ENABLE_OFS               0x0000142C
// HSTOCntEn bitfiled (RW) Reset=0
#define CAMIF_CRX1_FUNC_ENABLE_HSTOCNTEN_MASK    0x1
#define CAMIF_CRX1_FUNC_ENABLE_HSTOCNTEN_SHIFT   0 
#define CAMIF_CRX1_FUNC_ENABLE_HSTOCNTEN_BIT     0x1
#define CAMIF_CRX1_FUNC_ENABLE_HSTOCNTEN_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CRX1_FUNC_ENABLE_RESERVED4_MASK    0xF0
#define CAMIF_CRX1_FUNC_ENABLE_RESERVED4_SHIFT   4 
#define CAMIF_CRX1_FUNC_ENABLE_RESERVED4_BIT     0xF
#define CAMIF_CRX1_FUNC_ENABLE_RESERVED4_BITWIDTH 4
// LPRXSTATEINTSTATEEn bitfiled (RW) Reset=0
#define CAMIF_CRX1_FUNC_ENABLE_LPRXSTATEINTSTATEEN_MASK 0x100
#define CAMIF_CRX1_FUNC_ENABLE_LPRXSTATEINTSTATEEN_SHIFT 8 
#define CAMIF_CRX1_FUNC_ENABLE_LPRXSTATEINTSTATEEN_BIT 0x1
#define CAMIF_CRX1_FUNC_ENABLE_LPRXSTATEINTSTATEEN_BITWIDTH 1
// RXERRINTSTATEEn bitfiled (RW) Reset=0
#define CAMIF_CRX1_FUNC_ENABLE_RXERRINTSTATEEN_MASK 0x400
#define CAMIF_CRX1_FUNC_ENABLE_RXERRINTSTATEEN_SHIFT 10 
#define CAMIF_CRX1_FUNC_ENABLE_RXERRINTSTATEEN_BIT 0x1
#define CAMIF_CRX1_FUNC_ENABLE_RXERRINTSTATEEN_BITWIDTH 1
// SHTPKTINTSTATEEn bitfiled (RW) Reset=0
#define CAMIF_CRX1_FUNC_ENABLE_SHTPKTINTSTATEEN_MASK 0x2000
#define CAMIF_CRX1_FUNC_ENABLE_SHTPKTINTSTATEEN_SHIFT 13 
#define CAMIF_CRX1_FUNC_ENABLE_SHTPKTINTSTATEEN_BIT 0x1
#define CAMIF_CRX1_FUNC_ENABLE_SHTPKTINTSTATEEN_BITWIDTH 1
// LNGPKTINTSTATEEn bitfiled (RW) Reset=0
#define CAMIF_CRX1_FUNC_ENABLE_LNGPKTINTSTATEEN_MASK 0x4000
#define CAMIF_CRX1_FUNC_ENABLE_LNGPKTINTSTATEEN_SHIFT 14 
#define CAMIF_CRX1_FUNC_ENABLE_LNGPKTINTSTATEEN_BIT 0x1
#define CAMIF_CRX1_FUNC_ENABLE_LNGPKTINTSTATEEN_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CRX1_FUNC_ENABLE_RESERVED3_MASK    0x8000
#define CAMIF_CRX1_FUNC_ENABLE_RESERVED3_SHIFT   15 
#define CAMIF_CRX1_FUNC_ENABLE_RESERVED3_BIT     0x1
#define CAMIF_CRX1_FUNC_ENABLE_RESERVED3_BITWIDTH 1
// LPRXSTATEEn bitfiled (RW) Reset=0
#define CAMIF_CRX1_FUNC_ENABLE_LPRXSTATEEN_MASK  0x10000
#define CAMIF_CRX1_FUNC_ENABLE_LPRXSTATEEN_SHIFT 16 
#define CAMIF_CRX1_FUNC_ENABLE_LPRXSTATEEN_BIT   0x1
#define CAMIF_CRX1_FUNC_ENABLE_LPRXSTATEEN_BITWIDTH 1
// RXERRINTEn bitfiled (RW) Reset=0
#define CAMIF_CRX1_FUNC_ENABLE_RXERRINTEN_MASK   0x40000
#define CAMIF_CRX1_FUNC_ENABLE_RXERRINTEN_SHIFT  18 
#define CAMIF_CRX1_FUNC_ENABLE_RXERRINTEN_BIT    0x1
#define CAMIF_CRX1_FUNC_ENABLE_RXERRINTEN_BITWIDTH 1
// SHTPKTINTEn bitfiled (RW) Reset=0
#define CAMIF_CRX1_FUNC_ENABLE_SHTPKTINTEN_MASK  0x200000
#define CAMIF_CRX1_FUNC_ENABLE_SHTPKTINTEN_SHIFT 21 
#define CAMIF_CRX1_FUNC_ENABLE_SHTPKTINTEN_BIT   0x1
#define CAMIF_CRX1_FUNC_ENABLE_SHTPKTINTEN_BITWIDTH 1
// LNGPKTINTEn bitfiled (RW) Reset=0
#define CAMIF_CRX1_FUNC_ENABLE_LNGPKTINTEN_MASK  0x400000
#define CAMIF_CRX1_FUNC_ENABLE_LNGPKTINTEN_SHIFT 22 
#define CAMIF_CRX1_FUNC_ENABLE_LNGPKTINTEN_BIT   0x1
#define CAMIF_CRX1_FUNC_ENABLE_LNGPKTINTEN_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX1_FUNC_ENABLE_RESERVED2_MASK    0x800000
#define CAMIF_CRX1_FUNC_ENABLE_RESERVED2_SHIFT   23 
#define CAMIF_CRX1_FUNC_ENABLE_RESERVED2_BIT     0x1
#define CAMIF_CRX1_FUNC_ENABLE_RESERVED2_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX1_FUNC_ENABLE_RESERVED_MASK     0x7E000000
#define CAMIF_CRX1_FUNC_ENABLE_RESERVED_SHIFT    25 
#define CAMIF_CRX1_FUNC_ENABLE_RESERVED_BIT      0x3F
#define CAMIF_CRX1_FUNC_ENABLE_RESERVED_BITWIDTH 6
// DebugMdEn bitfiled (RW) Reset=0
#define CAMIF_CRX1_FUNC_ENABLE_DEBUGMDEN_MASK    0x80000000
#define CAMIF_CRX1_FUNC_ENABLE_DEBUGMDEN_SHIFT   31 
#define CAMIF_CRX1_FUNC_ENABLE_DEBUGMDEN_BIT     0x1
#define CAMIF_CRX1_FUNC_ENABLE_DEBUGMDEN_BITWIDTH 1
// CRX1_FUNC_MODE Register
#define CAMIF_CRX1_FUNC_MODE_OFS                 0x00001440
// EoTpEn bitfiled (RW) Reset=0
#define CAMIF_CRX1_FUNC_MODE_EOTPEN_MASK         0x1
#define CAMIF_CRX1_FUNC_MODE_EOTPEN_SHIFT        0 
#define CAMIF_CRX1_FUNC_MODE_EOTPEN_BIT          0x1
#define CAMIF_CRX1_FUNC_MODE_EOTPEN_BITWIDTH     1
// BlankPktRcvEn bitfiled (RW) Reset=0
#define CAMIF_CRX1_FUNC_MODE_BLANKPKTRCVEN_MASK  0x2
#define CAMIF_CRX1_FUNC_MODE_BLANKPKTRCVEN_SHIFT 1 
#define CAMIF_CRX1_FUNC_MODE_BLANKPKTRCVEN_BIT   0x1
#define CAMIF_CRX1_FUNC_MODE_BLANKPKTRCVEN_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX1_FUNC_MODE_RESERVED2_MASK      0xFC
#define CAMIF_CRX1_FUNC_MODE_RESERVED2_SHIFT     2 
#define CAMIF_CRX1_FUNC_MODE_RESERVED2_BIT       0x3F
#define CAMIF_CRX1_FUNC_MODE_RESERVED2_BITWIDTH  6
// LpToAutoRxMd bitfiled (RW) Reset=0
#define CAMIF_CRX1_FUNC_MODE_LPTOAUTORXMD_MASK   0x100
#define CAMIF_CRX1_FUNC_MODE_LPTOAUTORXMD_SHIFT  8 
#define CAMIF_CRX1_FUNC_MODE_LPTOAUTORXMD_BIT    0x1
#define CAMIF_CRX1_FUNC_MODE_LPTOAUTORXMD_BITWIDTH 1
// HsToAutoRxMd bitfiled (RW) Reset=0
#define CAMIF_CRX1_FUNC_MODE_HSTOAUTORXMD_MASK   0x200
#define CAMIF_CRX1_FUNC_MODE_HSTOAUTORXMD_SHIFT  9 
#define CAMIF_CRX1_FUNC_MODE_HSTOAUTORXMD_BIT    0x1
#define CAMIF_CRX1_FUNC_MODE_HSTOAUTORXMD_BITWIDTH 1
// CntAutoRxMd bitfiled (RW) Reset=0
#define CAMIF_CRX1_FUNC_MODE_CNTAUTORXMD_MASK    0x400
#define CAMIF_CRX1_FUNC_MODE_CNTAUTORXMD_SHIFT   10 
#define CAMIF_CRX1_FUNC_MODE_CNTAUTORXMD_BIT     0x1
#define CAMIF_CRX1_FUNC_MODE_CNTAUTORXMD_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX1_FUNC_MODE_RESERVED_MASK       0xFFFFF800
#define CAMIF_CRX1_FUNC_MODE_RESERVED_SHIFT      11 
#define CAMIF_CRX1_FUNC_MODE_RESERVED_BIT        0x1FFFFF
#define CAMIF_CRX1_FUNC_MODE_RESERVED_BITWIDTH   21
// CRX1_LPRX_STATE_INT_STAT Register
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_OFS       0x00001444
// LineInitDone bitfiled (RW) Reset=0
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_LINEINITDONE_MASK 0x1
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_LINEINITDONE_SHIFT 0 
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_LINEINITDONE_BIT 0x1
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_LINEINITDONE_BITWIDTH 1
// reserved5 bitfiled (RO) Reset=0
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_RESERVED5_MASK 0x2
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_RESERVED5_SHIFT 1 
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_RESERVED5_BIT 0x1
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_RESERVED5_BITWIDTH 1
// AutoCalDone bitfiled (RW) Reset=0
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_AUTOCALDONE_MASK 0x10
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_AUTOCALDONE_SHIFT 4 
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_AUTOCALDONE_BIT 0x1
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_AUTOCALDONE_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_RESERVED4_MASK 0xE0
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_RESERVED4_SHIFT 5 
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_RESERVED4_BIT 0x7
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_RESERVED4_BITWIDTH 3
// D0StopRise bitfiled (RW) Reset=0
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_D0STOPRISE_MASK 0x100
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_D0STOPRISE_SHIFT 8 
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_D0STOPRISE_BIT 0x1
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_D0STOPRISE_BITWIDTH 1
// D1StopRise bitfiled (RW) Reset=0
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_D1STOPRISE_MASK 0x200
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_D1STOPRISE_SHIFT 9 
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_D1STOPRISE_BIT 0x1
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_D1STOPRISE_BITWIDTH 1
// D2StopRise bitfiled (RW) Reset=0
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_D2STOPRISE_MASK 0x400
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_D2STOPRISE_SHIFT 10 
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_D2STOPRISE_BIT 0x1
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_D2STOPRISE_BITWIDTH 1
// D3StopRise bitfiled (RW) Reset=0
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_D3STOPRISE_MASK 0x800
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_D3STOPRISE_SHIFT 11 
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_D3STOPRISE_BIT 0x1
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_D3STOPRISE_BITWIDTH 1
// CLStopRise bitfiled (RW) Reset=0
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_CLSTOPRISE_MASK 0x1000
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_CLSTOPRISE_SHIFT 12 
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_CLSTOPRISE_BIT 0x1
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_CLSTOPRISE_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_RESERVED3_MASK 0xE000
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_RESERVED3_SHIFT 13 
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_RESERVED3_BIT 0x7
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_RESERVED3_BITWIDTH 3
// D0UlpsEnter bitfiled (RW) Reset=0
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_D0ULPSENTER_MASK 0x10000
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_D0ULPSENTER_SHIFT 16 
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_D0ULPSENTER_BIT 0x1
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_D0ULPSENTER_BITWIDTH 1
// D1UlpsEnter bitfiled (RW) Reset=0
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_D1ULPSENTER_MASK 0x20000
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_D1ULPSENTER_SHIFT 17 
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_D1ULPSENTER_BIT 0x1
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_D1ULPSENTER_BITWIDTH 1
// D2UlpsEnter bitfiled (RW) Reset=0
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_D2ULPSENTER_MASK 0x40000
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_D2ULPSENTER_SHIFT 18 
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_D2ULPSENTER_BIT 0x1
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_D2ULPSENTER_BITWIDTH 1
// D3UlpsEnter bitfiled (RW) Reset=0
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_D3ULPSENTER_MASK 0x80000
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_D3ULPSENTER_SHIFT 19 
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_D3ULPSENTER_BIT 0x1
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_D3ULPSENTER_BITWIDTH 1
// CLUlpsEnter bitfiled (RW) Reset=0
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_CLULPSENTER_MASK 0x100000
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_CLULPSENTER_SHIFT 20 
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_CLULPSENTER_BIT 0x1
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_CLULPSENTER_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_RESERVED2_MASK 0xE00000
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_RESERVED2_SHIFT 21 
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_RESERVED2_BIT 0x7
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_RESERVED2_BITWIDTH 3
// D0UlpsExit bitfiled (RW) Reset=0
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_D0ULPSEXIT_MASK 0x1000000
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_D0ULPSEXIT_SHIFT 24 
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_D0ULPSEXIT_BIT 0x1
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_D0ULPSEXIT_BITWIDTH 1
// D1UlpsExit bitfiled (RW) Reset=0
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_D1ULPSEXIT_MASK 0x2000000
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_D1ULPSEXIT_SHIFT 25 
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_D1ULPSEXIT_BIT 0x1
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_D1ULPSEXIT_BITWIDTH 1
// D2UlpsExit bitfiled (RW) Reset=0
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_D2ULPSEXIT_MASK 0x4000000
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_D2ULPSEXIT_SHIFT 26 
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_D2ULPSEXIT_BIT 0x1
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_D2ULPSEXIT_BITWIDTH 1
// D3UlpsExit bitfiled (RW) Reset=0
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_D3ULPSEXIT_MASK 0x8000000
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_D3ULPSEXIT_SHIFT 27 
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_D3ULPSEXIT_BIT 0x1
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_D3ULPSEXIT_BITWIDTH 1
// CLU1psExit bitfiled (RW) Reset=0
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_CLU1PSEXIT_MASK 0x10000000
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_CLU1PSEXIT_SHIFT 28 
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_CLU1PSEXIT_BIT 0x1
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_CLU1PSEXIT_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_RESERVED_MASK 0xE0000000
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_RESERVED_SHIFT 29 
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_RESERVED_BIT 0x7
#define CAMIF_CRX1_LPRX_STATE_INT_STAT_RESERVED_BITWIDTH 3
// CRX1_LPRX_STATE_INT_MASK Register
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_OFS       0x00001448
// MaskLineInitDone bitfiled (RW) Reset=0
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKLINEINITDONE_MASK 0x1
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKLINEINITDONE_SHIFT 0 
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKLINEINITDONE_BIT 0x1
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKLINEINITDONE_BITWIDTH 1
// reserved5 bitfiled (RO) Reset=0
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_RESERVED5_MASK 0x2
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_RESERVED5_SHIFT 1 
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_RESERVED5_BIT 0x1
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_RESERVED5_BITWIDTH 1
// MaskAutoCalDone bitfiled (RW) Reset=1
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKAUTOCALDONE_MASK 0x10
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKAUTOCALDONE_SHIFT 4 
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKAUTOCALDONE_BIT 0x1
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKAUTOCALDONE_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_RESERVED4_MASK 0xE0
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_RESERVED4_SHIFT 5 
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_RESERVED4_BIT 0x7
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_RESERVED4_BITWIDTH 3
// MaskD0StopRise bitfiled (RW) Reset=1
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKD0STOPRISE_MASK 0x100
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKD0STOPRISE_SHIFT 8 
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKD0STOPRISE_BIT 0x1
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKD0STOPRISE_BITWIDTH 1
// MaskD1StopRise bitfiled (RW) Reset=1
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKD1STOPRISE_MASK 0x200
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKD1STOPRISE_SHIFT 9 
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKD1STOPRISE_BIT 0x1
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKD1STOPRISE_BITWIDTH 1
// MaskD2StopRise bitfiled (RW) Reset=1
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKD2STOPRISE_MASK 0x400
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKD2STOPRISE_SHIFT 10 
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKD2STOPRISE_BIT 0x1
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKD2STOPRISE_BITWIDTH 1
// MaskD3StopRise bitfiled (RW) Reset=1
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKD3STOPRISE_MASK 0x800
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKD3STOPRISE_SHIFT 11 
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKD3STOPRISE_BIT 0x1
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKD3STOPRISE_BITWIDTH 1
// MaskCLStopRise bitfiled (RW) Reset=1
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKCLSTOPRISE_MASK 0x1000
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKCLSTOPRISE_SHIFT 12 
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKCLSTOPRISE_BIT 0x1
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKCLSTOPRISE_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_RESERVED3_MASK 0xE000
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_RESERVED3_SHIFT 13 
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_RESERVED3_BIT 0x7
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_RESERVED3_BITWIDTH 3
// MaskD0UlpsEnter bitfiled (RW) Reset=1
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKD0ULPSENTER_MASK 0x10000
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKD0ULPSENTER_SHIFT 16 
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKD0ULPSENTER_BIT 0x1
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKD0ULPSENTER_BITWIDTH 1
// MaskD1UlpsEnter bitfiled (RW) Reset=1
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKD1ULPSENTER_MASK 0x20000
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKD1ULPSENTER_SHIFT 17 
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKD1ULPSENTER_BIT 0x1
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKD1ULPSENTER_BITWIDTH 1
// MaskD2UlpsEnter bitfiled (RW) Reset=1
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKD2ULPSENTER_MASK 0x40000
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKD2ULPSENTER_SHIFT 18 
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKD2ULPSENTER_BIT 0x1
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKD2ULPSENTER_BITWIDTH 1
// MaskD3UlpsEnter bitfiled (RW) Reset=1
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKD3ULPSENTER_MASK 0x80000
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKD3ULPSENTER_SHIFT 19 
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKD3ULPSENTER_BIT 0x1
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKD3ULPSENTER_BITWIDTH 1
// MaskCLUlpsEnter bitfiled (RW) Reset=1
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKCLULPSENTER_MASK 0x100000
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKCLULPSENTER_SHIFT 20 
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKCLULPSENTER_BIT 0x1
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKCLULPSENTER_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_RESERVED2_MASK 0xE00000
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_RESERVED2_SHIFT 21 
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_RESERVED2_BIT 0x7
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_RESERVED2_BITWIDTH 3
// MaskD0UlpsExit bitfiled (RW) Reset=1
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKD0ULPSEXIT_MASK 0x1000000
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKD0ULPSEXIT_SHIFT 24 
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKD0ULPSEXIT_BIT 0x1
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKD0ULPSEXIT_BITWIDTH 1
// MaskD1UlpsExit bitfiled (RW) Reset=1
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKD1ULPSEXIT_MASK 0x2000000
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKD1ULPSEXIT_SHIFT 25 
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKD1ULPSEXIT_BIT 0x1
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKD1ULPSEXIT_BITWIDTH 1
// MaskD2UlpsExit bitfiled (RW) Reset=1
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKD2ULPSEXIT_MASK 0x4000000
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKD2ULPSEXIT_SHIFT 26 
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKD2ULPSEXIT_BIT 0x1
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKD2ULPSEXIT_BITWIDTH 1
// MaskD3UlpsExit bitfiled (RW) Reset=1
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKD3ULPSEXIT_MASK 0x8000000
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKD3ULPSEXIT_SHIFT 27 
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKD3ULPSEXIT_BIT 0x1
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKD3ULPSEXIT_BITWIDTH 1
// MaskCLUlpsExit bitfiled (RW) Reset=1
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKCLULPSEXIT_MASK 0x10000000
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKCLULPSEXIT_SHIFT 28 
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKCLULPSEXIT_BIT 0x1
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_MASKCLULPSEXIT_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_RESERVED_MASK 0xE0000000
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_RESERVED_SHIFT 29 
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_RESERVED_BIT 0x7
#define CAMIF_CRX1_LPRX_STATE_INT_MASK_RESERVED_BITWIDTH 3
// CRX1_CDSIRX_INTERNAL_STAT Register
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_OFS      0x00001454
// CDSI_RXBUSY bitfiled (RO) Reset=0
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_CDSI_RXBUSY_MASK 0x1
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_CDSI_RXBUSY_SHIFT 0 
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_CDSI_RXBUSY_BIT 0x1
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_CDSI_RXBUSY_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_RESERVED3_MASK 0xFFF8
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_RESERVED3_SHIFT 3 
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_RESERVED3_BIT 0x1FFF
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_RESERVED3_BITWIDTH 13
// CL_LPRXBUSY bitfiled (RO) Reset=0
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_CL_LPRXBUSY_MASK 0x10000
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_CL_LPRXBUSY_SHIFT 16 
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_CL_LPRXBUSY_BIT 0x1
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_CL_LPRXBUSY_BITWIDTH 1
// CL_HSRXBUSY bitfiled (RO) Reset=0
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_CL_HSRXBUSY_MASK 0x20000
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_CL_HSRXBUSY_SHIFT 17 
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_CL_HSRXBUSY_BIT 0x1
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_CL_HSRXBUSY_BITWIDTH 1
// D0_LPRXBUSY bitfiled (RO) Reset=0
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_D0_LPRXBUSY_MASK 0x40000
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_D0_LPRXBUSY_SHIFT 18 
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_D0_LPRXBUSY_BIT 0x1
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_D0_LPRXBUSY_BITWIDTH 1
// D0_HSRXBUSY bitfiled (RO) Reset=0
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_D0_HSRXBUSY_MASK 0x80000
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_D0_HSRXBUSY_SHIFT 19 
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_D0_HSRXBUSY_BIT 0x1
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_D0_HSRXBUSY_BITWIDTH 1
// D0_LPTXBUSY bitfiled (RO) Reset=0
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_D0_LPTXBUSY_MASK 0x100000
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_D0_LPTXBUSY_SHIFT 20 
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_D0_LPTXBUSY_BIT 0x1
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_D0_LPTXBUSY_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_RESERVED2_MASK 0x200000
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_RESERVED2_SHIFT 21 
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_RESERVED2_BIT 0x1
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_RESERVED2_BITWIDTH 1
// D1_LPRXBUSY bitfiled (RO) Reset=0
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_D1_LPRXBUSY_MASK 0x400000
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_D1_LPRXBUSY_SHIFT 22 
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_D1_LPRXBUSY_BIT 0x1
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_D1_LPRXBUSY_BITWIDTH 1
// D1_HSRXBUSY bitfiled (RO) Reset=0
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_D1_HSRXBUSY_MASK 0x800000
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_D1_HSRXBUSY_SHIFT 23 
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_D1_HSRXBUSY_BIT 0x1
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_D1_HSRXBUSY_BITWIDTH 1
// D2_LPRXBUSY bitfiled (RO) Reset=0
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_D2_LPRXBUSY_MASK 0x1000000
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_D2_LPRXBUSY_SHIFT 24 
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_D2_LPRXBUSY_BIT 0x1
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_D2_LPRXBUSY_BITWIDTH 1
// D2_HSRXBUSY bitfiled (RO) Reset=0
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_D2_HSRXBUSY_MASK 0x2000000
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_D2_HSRXBUSY_SHIFT 25 
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_D2_HSRXBUSY_BIT 0x1
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_D2_HSRXBUSY_BITWIDTH 1
// D3_LPRXBUSY bitfiled (RO) Reset=0
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_D3_LPRXBUSY_MASK 0x4000000
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_D3_LPRXBUSY_SHIFT 26 
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_D3_LPRXBUSY_BIT 0x1
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_D3_LPRXBUSY_BITWIDTH 1
// D3_HSRXBUSY bitfiled (RO) Reset=0
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_D3_HSRXBUSY_MASK 0x8000000
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_D3_HSRXBUSY_SHIFT 27 
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_D3_HSRXBUSY_BIT 0x1
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_D3_HSRXBUSY_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_RESERVED_MASK 0xF0000000
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_RESERVED_SHIFT 28 
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_RESERVED_BIT 0xF
#define CAMIF_CRX1_CDSIRX_INTERNAL_STAT_RESERVED_BITWIDTH 4
// CRX1_RXERR_INT_STAT Register
#define CAMIF_CRX1_RXERR_INT_STAT_OFS            0x0000145C
// ErrSotHs bitfiled (RW) Reset=0
#define CAMIF_CRX1_RXERR_INT_STAT_ERRSOTHS_MASK  0x1
#define CAMIF_CRX1_RXERR_INT_STAT_ERRSOTHS_SHIFT 0 
#define CAMIF_CRX1_RXERR_INT_STAT_ERRSOTHS_BIT   0x1
#define CAMIF_CRX1_RXERR_INT_STAT_ERRSOTHS_BITWIDTH 1
// ErrSotSyncHs bitfiled (RW) Reset=0
#define CAMIF_CRX1_RXERR_INT_STAT_ERRSOTSYNCHS_MASK 0x2
#define CAMIF_CRX1_RXERR_INT_STAT_ERRSOTSYNCHS_SHIFT 1 
#define CAMIF_CRX1_RXERR_INT_STAT_ERRSOTSYNCHS_BIT 0x1
#define CAMIF_CRX1_RXERR_INT_STAT_ERRSOTSYNCHS_BITWIDTH 1
// ErrEsc bitfiled (RW) Reset=0
#define CAMIF_CRX1_RXERR_INT_STAT_ERRESC_MASK    0x8
#define CAMIF_CRX1_RXERR_INT_STAT_ERRESC_SHIFT   3 
#define CAMIF_CRX1_RXERR_INT_STAT_ERRESC_BIT     0x1
#define CAMIF_CRX1_RXERR_INT_STAT_ERRESC_BITWIDTH 1
// reserved6 bitfiled (RO) Reset=0
#define CAMIF_CRX1_RXERR_INT_STAT_RESERVED6_MASK 0x20
#define CAMIF_CRX1_RXERR_INT_STAT_RESERVED6_SHIFT 5 
#define CAMIF_CRX1_RXERR_INT_STAT_RESERVED6_BIT  0x1
#define CAMIF_CRX1_RXERR_INT_STAT_RESERVED6_BITWIDTH 1
// ErrCntrl bitfiled (RW) Reset=0
#define CAMIF_CRX1_RXERR_INT_STAT_ERRCNTRL_MASK  0x40
#define CAMIF_CRX1_RXERR_INT_STAT_ERRCNTRL_SHIFT 6 
#define CAMIF_CRX1_RXERR_INT_STAT_ERRCNTRL_BIT   0x1
#define CAMIF_CRX1_RXERR_INT_STAT_ERRCNTRL_BITWIDTH 1
// reserved5 bitfiled (RO) Reset=0
#define CAMIF_CRX1_RXERR_INT_STAT_RESERVED5_MASK 0x80
#define CAMIF_CRX1_RXERR_INT_STAT_RESERVED5_SHIFT 7 
#define CAMIF_CRX1_RXERR_INT_STAT_RESERVED5_BIT  0x1
#define CAMIF_CRX1_RXERR_INT_STAT_RESERVED5_BITWIDTH 1
// ErrEccCrctd bitfiled (RW) Reset=0
#define CAMIF_CRX1_RXERR_INT_STAT_ERRECCCRCTD_MASK 0x100
#define CAMIF_CRX1_RXERR_INT_STAT_ERRECCCRCTD_SHIFT 8 
#define CAMIF_CRX1_RXERR_INT_STAT_ERRECCCRCTD_BIT 0x1
#define CAMIF_CRX1_RXERR_INT_STAT_ERRECCCRCTD_BITWIDTH 1
// ErrEccDbl bitfiled (RW) Reset=0
#define CAMIF_CRX1_RXERR_INT_STAT_ERRECCDBL_MASK 0x200
#define CAMIF_CRX1_RXERR_INT_STAT_ERRECCDBL_SHIFT 9 
#define CAMIF_CRX1_RXERR_INT_STAT_ERRECCDBL_BIT  0x1
#define CAMIF_CRX1_RXERR_INT_STAT_ERRECCDBL_BITWIDTH 1
// ErrChecksum bitfiled (RW) Reset=0
#define CAMIF_CRX1_RXERR_INT_STAT_ERRCHECKSUM_MASK 0x400
#define CAMIF_CRX1_RXERR_INT_STAT_ERRCHECKSUM_SHIFT 10 
#define CAMIF_CRX1_RXERR_INT_STAT_ERRCHECKSUM_BIT 0x1
#define CAMIF_CRX1_RXERR_INT_STAT_ERRCHECKSUM_BITWIDTH 1
// ErrDataType bitfiled (RW) Reset=0
#define CAMIF_CRX1_RXERR_INT_STAT_ERRDATATYPE_MASK 0x800
#define CAMIF_CRX1_RXERR_INT_STAT_ERRDATATYPE_SHIFT 11 
#define CAMIF_CRX1_RXERR_INT_STAT_ERRDATATYPE_BIT 0x1
#define CAMIF_CRX1_RXERR_INT_STAT_ERRDATATYPE_BITWIDTH 1
// ErrVCID bitfiled (RW) Reset=0
#define CAMIF_CRX1_RXERR_INT_STAT_ERRVCID_MASK   0x1000
#define CAMIF_CRX1_RXERR_INT_STAT_ERRVCID_SHIFT  12 
#define CAMIF_CRX1_RXERR_INT_STAT_ERRVCID_BIT    0x1
#define CAMIF_CRX1_RXERR_INT_STAT_ERRVCID_BITWIDTH 1
// ErrInvalid bitfiled (RW) Reset=0
#define CAMIF_CRX1_RXERR_INT_STAT_ERRINVALID_MASK 0x2000
#define CAMIF_CRX1_RXERR_INT_STAT_ERRINVALID_SHIFT 13 
#define CAMIF_CRX1_RXERR_INT_STAT_ERRINVALID_BIT 0x1
#define CAMIF_CRX1_RXERR_INT_STAT_ERRINVALID_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CRX1_RXERR_INT_STAT_RESERVED4_MASK 0x4000
#define CAMIF_CRX1_RXERR_INT_STAT_RESERVED4_SHIFT 14 
#define CAMIF_CRX1_RXERR_INT_STAT_RESERVED4_BIT  0x1
#define CAMIF_CRX1_RXERR_INT_STAT_RESERVED4_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CRX1_RXERR_INT_STAT_RESERVED3_MASK 0xFF0000
#define CAMIF_CRX1_RXERR_INT_STAT_RESERVED3_SHIFT 16 
#define CAMIF_CRX1_RXERR_INT_STAT_RESERVED3_BIT  0xFF
#define CAMIF_CRX1_RXERR_INT_STAT_RESERVED3_BITWIDTH 8
// ErrLdSq bitfiled (RW) Reset=0
#define CAMIF_CRX1_RXERR_INT_STAT_ERRLDSQ_MASK   0x2000000
#define CAMIF_CRX1_RXERR_INT_STAT_ERRLDSQ_SHIFT  25 
#define CAMIF_CRX1_RXERR_INT_STAT_ERRLDSQ_BIT    0x1
#define CAMIF_CRX1_RXERR_INT_STAT_ERRLDSQ_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX1_RXERR_INT_STAT_RESERVED2_MASK 0x1C000000
#define CAMIF_CRX1_RXERR_INT_STAT_RESERVED2_SHIFT 26 
#define CAMIF_CRX1_RXERR_INT_STAT_RESERVED2_BIT  0x7
#define CAMIF_CRX1_RXERR_INT_STAT_RESERVED2_BITWIDTH 3
// ErrHsRxTo bitfiled (RW) Reset=0
#define CAMIF_CRX1_RXERR_INT_STAT_ERRHSRXTO_MASK 0x20000000
#define CAMIF_CRX1_RXERR_INT_STAT_ERRHSRXTO_SHIFT 29 
#define CAMIF_CRX1_RXERR_INT_STAT_ERRHSRXTO_BIT  0x1
#define CAMIF_CRX1_RXERR_INT_STAT_ERRHSRXTO_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX1_RXERR_INT_STAT_RESERVED_MASK  0x40000000
#define CAMIF_CRX1_RXERR_INT_STAT_RESERVED_SHIFT 30 
#define CAMIF_CRX1_RXERR_INT_STAT_RESERVED_BIT   0x1
#define CAMIF_CRX1_RXERR_INT_STAT_RESERVED_BITWIDTH 1
// ErrRxFifoOvf bitfiled (RW) Reset=0
#define CAMIF_CRX1_RXERR_INT_STAT_ERRRXFIFOOVF_MASK 0x80000000
#define CAMIF_CRX1_RXERR_INT_STAT_ERRRXFIFOOVF_SHIFT 31 
#define CAMIF_CRX1_RXERR_INT_STAT_ERRRXFIFOOVF_BIT 0x1
#define CAMIF_CRX1_RXERR_INT_STAT_ERRRXFIFOOVF_BITWIDTH 1
// CRX1_RXERR_INT_MASK Register
#define CAMIF_CRX1_RXERR_INT_MASK_OFS            0x00001460
// MaskErrSotHs bitfiled (RW) Reset=1
#define CAMIF_CRX1_RXERR_INT_MASK_MASKERRSOTHS_MASK 0x1
#define CAMIF_CRX1_RXERR_INT_MASK_MASKERRSOTHS_SHIFT 0 
#define CAMIF_CRX1_RXERR_INT_MASK_MASKERRSOTHS_BIT 0x1
#define CAMIF_CRX1_RXERR_INT_MASK_MASKERRSOTHS_BITWIDTH 1
// MaskErrSotSyncHs bitfiled (RW) Reset=1
#define CAMIF_CRX1_RXERR_INT_MASK_MASKERRSOTSYNCHS_MASK 0x2
#define CAMIF_CRX1_RXERR_INT_MASK_MASKERRSOTSYNCHS_SHIFT 1 
#define CAMIF_CRX1_RXERR_INT_MASK_MASKERRSOTSYNCHS_BIT 0x1
#define CAMIF_CRX1_RXERR_INT_MASK_MASKERRSOTSYNCHS_BITWIDTH 1
// MaskErrEsc bitfiled (RW) Reset=1
#define CAMIF_CRX1_RXERR_INT_MASK_MASKERRESC_MASK 0x8
#define CAMIF_CRX1_RXERR_INT_MASK_MASKERRESC_SHIFT 3 
#define CAMIF_CRX1_RXERR_INT_MASK_MASKERRESC_BIT 0x1
#define CAMIF_CRX1_RXERR_INT_MASK_MASKERRESC_BITWIDTH 1
// reserved6 bitfiled (RO) Reset=0
#define CAMIF_CRX1_RXERR_INT_MASK_RESERVED6_MASK 0x20
#define CAMIF_CRX1_RXERR_INT_MASK_RESERVED6_SHIFT 5 
#define CAMIF_CRX1_RXERR_INT_MASK_RESERVED6_BIT  0x1
#define CAMIF_CRX1_RXERR_INT_MASK_RESERVED6_BITWIDTH 1
// MaskErrCntrl bitfiled (RW) Reset=1
#define CAMIF_CRX1_RXERR_INT_MASK_MASKERRCNTRL_MASK 0x40
#define CAMIF_CRX1_RXERR_INT_MASK_MASKERRCNTRL_SHIFT 6 
#define CAMIF_CRX1_RXERR_INT_MASK_MASKERRCNTRL_BIT 0x1
#define CAMIF_CRX1_RXERR_INT_MASK_MASKERRCNTRL_BITWIDTH 1
// reserved5 bitfiled (RO) Reset=0
#define CAMIF_CRX1_RXERR_INT_MASK_RESERVED5_MASK 0x80
#define CAMIF_CRX1_RXERR_INT_MASK_RESERVED5_SHIFT 7 
#define CAMIF_CRX1_RXERR_INT_MASK_RESERVED5_BIT  0x1
#define CAMIF_CRX1_RXERR_INT_MASK_RESERVED5_BITWIDTH 1
// MaskErrEccCrctd bitfiled (RW) Reset=1
#define CAMIF_CRX1_RXERR_INT_MASK_MASKERRECCCRCTD_MASK 0x100
#define CAMIF_CRX1_RXERR_INT_MASK_MASKERRECCCRCTD_SHIFT 8 
#define CAMIF_CRX1_RXERR_INT_MASK_MASKERRECCCRCTD_BIT 0x1
#define CAMIF_CRX1_RXERR_INT_MASK_MASKERRECCCRCTD_BITWIDTH 1
// MaskErrEccDbl bitfiled (RW) Reset=1
#define CAMIF_CRX1_RXERR_INT_MASK_MASKERRECCDBL_MASK 0x200
#define CAMIF_CRX1_RXERR_INT_MASK_MASKERRECCDBL_SHIFT 9 
#define CAMIF_CRX1_RXERR_INT_MASK_MASKERRECCDBL_BIT 0x1
#define CAMIF_CRX1_RXERR_INT_MASK_MASKERRECCDBL_BITWIDTH 1
// MaskErrChecksum bitfiled (RW) Reset=1
#define CAMIF_CRX1_RXERR_INT_MASK_MASKERRCHECKSUM_MASK 0x400
#define CAMIF_CRX1_RXERR_INT_MASK_MASKERRCHECKSUM_SHIFT 10 
#define CAMIF_CRX1_RXERR_INT_MASK_MASKERRCHECKSUM_BIT 0x1
#define CAMIF_CRX1_RXERR_INT_MASK_MASKERRCHECKSUM_BITWIDTH 1
// MaskErrDataType bitfiled (RW) Reset=1
#define CAMIF_CRX1_RXERR_INT_MASK_MASKERRDATATYPE_MASK 0x800
#define CAMIF_CRX1_RXERR_INT_MASK_MASKERRDATATYPE_SHIFT 11 
#define CAMIF_CRX1_RXERR_INT_MASK_MASKERRDATATYPE_BIT 0x1
#define CAMIF_CRX1_RXERR_INT_MASK_MASKERRDATATYPE_BITWIDTH 1
// MaskErrVCID bitfiled (RW) Reset=1
#define CAMIF_CRX1_RXERR_INT_MASK_MASKERRVCID_MASK 0x1000
#define CAMIF_CRX1_RXERR_INT_MASK_MASKERRVCID_SHIFT 12 
#define CAMIF_CRX1_RXERR_INT_MASK_MASKERRVCID_BIT 0x1
#define CAMIF_CRX1_RXERR_INT_MASK_MASKERRVCID_BITWIDTH 1
// MaskErrInvalid bitfiled (RW) Reset=1
#define CAMIF_CRX1_RXERR_INT_MASK_MASKERRINVALID_MASK 0x2000
#define CAMIF_CRX1_RXERR_INT_MASK_MASKERRINVALID_SHIFT 13 
#define CAMIF_CRX1_RXERR_INT_MASK_MASKERRINVALID_BIT 0x1
#define CAMIF_CRX1_RXERR_INT_MASK_MASKERRINVALID_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CRX1_RXERR_INT_MASK_RESERVED4_MASK 0x4000
#define CAMIF_CRX1_RXERR_INT_MASK_RESERVED4_SHIFT 14 
#define CAMIF_CRX1_RXERR_INT_MASK_RESERVED4_BIT  0x1
#define CAMIF_CRX1_RXERR_INT_MASK_RESERVED4_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CRX1_RXERR_INT_MASK_RESERVED3_MASK 0xFF0000
#define CAMIF_CRX1_RXERR_INT_MASK_RESERVED3_SHIFT 16 
#define CAMIF_CRX1_RXERR_INT_MASK_RESERVED3_BIT  0xFF
#define CAMIF_CRX1_RXERR_INT_MASK_RESERVED3_BITWIDTH 8
// MaskErrLdSq bitfiled (RW) Reset=1
#define CAMIF_CRX1_RXERR_INT_MASK_MASKERRLDSQ_MASK 0x2000000
#define CAMIF_CRX1_RXERR_INT_MASK_MASKERRLDSQ_SHIFT 25 
#define CAMIF_CRX1_RXERR_INT_MASK_MASKERRLDSQ_BIT 0x1
#define CAMIF_CRX1_RXERR_INT_MASK_MASKERRLDSQ_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX1_RXERR_INT_MASK_RESERVED2_MASK 0x1C000000
#define CAMIF_CRX1_RXERR_INT_MASK_RESERVED2_SHIFT 26 
#define CAMIF_CRX1_RXERR_INT_MASK_RESERVED2_BIT  0x7
#define CAMIF_CRX1_RXERR_INT_MASK_RESERVED2_BITWIDTH 3
// MaskErrHsRxTo bitfiled (RW) Reset=1
#define CAMIF_CRX1_RXERR_INT_MASK_MASKERRHSRXTO_MASK 0x20000000
#define CAMIF_CRX1_RXERR_INT_MASK_MASKERRHSRXTO_SHIFT 29 
#define CAMIF_CRX1_RXERR_INT_MASK_MASKERRHSRXTO_BIT 0x1
#define CAMIF_CRX1_RXERR_INT_MASK_MASKERRHSRXTO_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX1_RXERR_INT_MASK_RESERVED_MASK  0x40000000
#define CAMIF_CRX1_RXERR_INT_MASK_RESERVED_SHIFT 30 
#define CAMIF_CRX1_RXERR_INT_MASK_RESERVED_BIT   0x1
#define CAMIF_CRX1_RXERR_INT_MASK_RESERVED_BITWIDTH 1
// MaskErrRxFifoOvf bitfiled (RW) Reset=1
#define CAMIF_CRX1_RXERR_INT_MASK_MASKERRRXFIFOOVF_MASK 0x80000000
#define CAMIF_CRX1_RXERR_INT_MASK_MASKERRRXFIFOOVF_SHIFT 31 
#define CAMIF_CRX1_RXERR_INT_MASK_MASKERRRXFIFOOVF_BIT 0x1
#define CAMIF_CRX1_RXERR_INT_MASK_MASKERRRXFIFOOVF_BITWIDTH 1
// CRX1_ERR_STATUS Register
#define CAMIF_CRX1_ERR_STATUS_OFS                0x0000146C
// ErrSotHs bitfiled (RO) Reset=0
#define CAMIF_CRX1_ERR_STATUS_ERRSOTHS_MASK      0x1
#define CAMIF_CRX1_ERR_STATUS_ERRSOTHS_SHIFT     0 
#define CAMIF_CRX1_ERR_STATUS_ERRSOTHS_BIT       0x1
#define CAMIF_CRX1_ERR_STATUS_ERRSOTHS_BITWIDTH  1
// ErrSotSyncHs bitfiled (RO) Reset=0
#define CAMIF_CRX1_ERR_STATUS_ERRSOTSYNCHS_MASK  0x2
#define CAMIF_CRX1_ERR_STATUS_ERRSOTSYNCHS_SHIFT 1 
#define CAMIF_CRX1_ERR_STATUS_ERRSOTSYNCHS_BIT   0x1
#define CAMIF_CRX1_ERR_STATUS_ERRSOTSYNCHS_BITWIDTH 1
// ErrEsc bitfiled (RO) Reset=0
#define CAMIF_CRX1_ERR_STATUS_ERRESC_MASK        0x8
#define CAMIF_CRX1_ERR_STATUS_ERRESC_SHIFT       3 
#define CAMIF_CRX1_ERR_STATUS_ERRESC_BIT         0x1
#define CAMIF_CRX1_ERR_STATUS_ERRESC_BITWIDTH    1
// ErrTo bitfiled (RO) Reset=0
#define CAMIF_CRX1_ERR_STATUS_ERRTO_MASK         0x20
#define CAMIF_CRX1_ERR_STATUS_ERRTO_SHIFT        5 
#define CAMIF_CRX1_ERR_STATUS_ERRTO_BIT          0x1
#define CAMIF_CRX1_ERR_STATUS_ERRTO_BITWIDTH     1
// ErrCntrl bitfiled (RO) Reset=0
#define CAMIF_CRX1_ERR_STATUS_ERRCNTRL_MASK      0x40
#define CAMIF_CRX1_ERR_STATUS_ERRCNTRL_SHIFT     6 
#define CAMIF_CRX1_ERR_STATUS_ERRCNTRL_BIT       0x1
#define CAMIF_CRX1_ERR_STATUS_ERRCNTRL_BITWIDTH  1
// ErrCntLp bitfiled (RO) Reset=0
#define CAMIF_CRX1_ERR_STATUS_ERRCNTLP_MASK      0x80
#define CAMIF_CRX1_ERR_STATUS_ERRCNTLP_SHIFT     7 
#define CAMIF_CRX1_ERR_STATUS_ERRCNTLP_BIT       0x1
#define CAMIF_CRX1_ERR_STATUS_ERRCNTLP_BITWIDTH  1
// ErrEccCrctd bitfiled (RO) Reset=0
#define CAMIF_CRX1_ERR_STATUS_ERRECCCRCTD_MASK   0x100
#define CAMIF_CRX1_ERR_STATUS_ERRECCCRCTD_SHIFT  8 
#define CAMIF_CRX1_ERR_STATUS_ERRECCCRCTD_BIT    0x1
#define CAMIF_CRX1_ERR_STATUS_ERRECCCRCTD_BITWIDTH 1
// ErrEccDbl bitfiled (RO) Reset=0
#define CAMIF_CRX1_ERR_STATUS_ERRECCDBL_MASK     0x200
#define CAMIF_CRX1_ERR_STATUS_ERRECCDBL_SHIFT    9 
#define CAMIF_CRX1_ERR_STATUS_ERRECCDBL_BIT      0x1
#define CAMIF_CRX1_ERR_STATUS_ERRECCDBL_BITWIDTH 1
// ErrChecksum bitfiled (RO) Reset=0
#define CAMIF_CRX1_ERR_STATUS_ERRCHECKSUM_MASK   0x400
#define CAMIF_CRX1_ERR_STATUS_ERRCHECKSUM_SHIFT  10 
#define CAMIF_CRX1_ERR_STATUS_ERRCHECKSUM_BIT    0x1
#define CAMIF_CRX1_ERR_STATUS_ERRCHECKSUM_BITWIDTH 1
// ErrDataType bitfiled (RO) Reset=0
#define CAMIF_CRX1_ERR_STATUS_ERRDATATYPE_MASK   0x800
#define CAMIF_CRX1_ERR_STATUS_ERRDATATYPE_SHIFT  11 
#define CAMIF_CRX1_ERR_STATUS_ERRDATATYPE_BIT    0x1
#define CAMIF_CRX1_ERR_STATUS_ERRDATATYPE_BITWIDTH 1
// ErrVCID bitfiled (RO) Reset=0
#define CAMIF_CRX1_ERR_STATUS_ERRVCID_MASK       0x1000
#define CAMIF_CRX1_ERR_STATUS_ERRVCID_SHIFT      12 
#define CAMIF_CRX1_ERR_STATUS_ERRVCID_BIT        0x1
#define CAMIF_CRX1_ERR_STATUS_ERRVCID_BITWIDTH   1
// ErrInvalid bitfiled (RO) Reset=0
#define CAMIF_CRX1_ERR_STATUS_ERRINVALID_MASK    0x2000
#define CAMIF_CRX1_ERR_STATUS_ERRINVALID_SHIFT   13 
#define CAMIF_CRX1_ERR_STATUS_ERRINVALID_BIT     0x1
#define CAMIF_CRX1_ERR_STATUS_ERRINVALID_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX1_ERR_STATUS_RESERVED2_MASK     0x4000
#define CAMIF_CRX1_ERR_STATUS_RESERVED2_SHIFT    14 
#define CAMIF_CRX1_ERR_STATUS_RESERVED2_BIT      0x1
#define CAMIF_CRX1_ERR_STATUS_RESERVED2_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX1_ERR_STATUS_RESERVED_MASK      0xFFFF0000
#define CAMIF_CRX1_ERR_STATUS_RESERVED_SHIFT     16 
#define CAMIF_CRX1_ERR_STATUS_RESERVED_BIT       0xFFFF
#define CAMIF_CRX1_ERR_STATUS_RESERVED_BITWIDTH  16
// CRX1_PPI_HSRX_CNTRL Register
#define CAMIF_CRX1_PPI_HSRX_CNTRL_OFS            0x000014A0
// D0S_ATMR bitfiled (RW) Reset=0
#define CAMIF_CRX1_PPI_HSRX_CNTRL_D0S_ATMR_MASK  0x3
#define CAMIF_CRX1_PPI_HSRX_CNTRL_D0S_ATMR_SHIFT 0 
#define CAMIF_CRX1_PPI_HSRX_CNTRL_D0S_ATMR_BIT   0x3
#define CAMIF_CRX1_PPI_HSRX_CNTRL_D0S_ATMR_BITWIDTH 2
// reserved7 bitfiled (RO) Reset=0
#define CAMIF_CRX1_PPI_HSRX_CNTRL_RESERVED7_MASK 0xC
#define CAMIF_CRX1_PPI_HSRX_CNTRL_RESERVED7_SHIFT 2 
#define CAMIF_CRX1_PPI_HSRX_CNTRL_RESERVED7_BIT  0x3
#define CAMIF_CRX1_PPI_HSRX_CNTRL_RESERVED7_BITWIDTH 2
// D1S_ATMR bitfiled (RW) Reset=0
#define CAMIF_CRX1_PPI_HSRX_CNTRL_D1S_ATMR_MASK  0x30
#define CAMIF_CRX1_PPI_HSRX_CNTRL_D1S_ATMR_SHIFT 4 
#define CAMIF_CRX1_PPI_HSRX_CNTRL_D1S_ATMR_BIT   0x3
#define CAMIF_CRX1_PPI_HSRX_CNTRL_D1S_ATMR_BITWIDTH 2
// reserved6 bitfiled (RO) Reset=0
#define CAMIF_CRX1_PPI_HSRX_CNTRL_RESERVED6_MASK 0xC0
#define CAMIF_CRX1_PPI_HSRX_CNTRL_RESERVED6_SHIFT 6 
#define CAMIF_CRX1_PPI_HSRX_CNTRL_RESERVED6_BIT  0x3
#define CAMIF_CRX1_PPI_HSRX_CNTRL_RESERVED6_BITWIDTH 2
// D2S_ATMR bitfiled (RW) Reset=0
#define CAMIF_CRX1_PPI_HSRX_CNTRL_D2S_ATMR_MASK  0x300
#define CAMIF_CRX1_PPI_HSRX_CNTRL_D2S_ATMR_SHIFT 8 
#define CAMIF_CRX1_PPI_HSRX_CNTRL_D2S_ATMR_BIT   0x3
#define CAMIF_CRX1_PPI_HSRX_CNTRL_D2S_ATMR_BITWIDTH 2
// reserved5 bitfiled (RO) Reset=0
#define CAMIF_CRX1_PPI_HSRX_CNTRL_RESERVED5_MASK 0xC00
#define CAMIF_CRX1_PPI_HSRX_CNTRL_RESERVED5_SHIFT 10 
#define CAMIF_CRX1_PPI_HSRX_CNTRL_RESERVED5_BIT  0x3
#define CAMIF_CRX1_PPI_HSRX_CNTRL_RESERVED5_BITWIDTH 2
// D3S_ATMR bitfiled (RW) Reset=0
#define CAMIF_CRX1_PPI_HSRX_CNTRL_D3S_ATMR_MASK  0x3000
#define CAMIF_CRX1_PPI_HSRX_CNTRL_D3S_ATMR_SHIFT 12 
#define CAMIF_CRX1_PPI_HSRX_CNTRL_D3S_ATMR_BIT   0x3
#define CAMIF_CRX1_PPI_HSRX_CNTRL_D3S_ATMR_BITWIDTH 2
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CRX1_PPI_HSRX_CNTRL_RESERVED4_MASK 0xC000
#define CAMIF_CRX1_PPI_HSRX_CNTRL_RESERVED4_SHIFT 14 
#define CAMIF_CRX1_PPI_HSRX_CNTRL_RESERVED4_BIT  0x3
#define CAMIF_CRX1_PPI_HSRX_CNTRL_RESERVED4_BITWIDTH 2
// CLS_ATMR bitfiled (RW) Reset=0
#define CAMIF_CRX1_PPI_HSRX_CNTRL_CLS_ATMR_MASK  0x30000
#define CAMIF_CRX1_PPI_HSRX_CNTRL_CLS_ATMR_SHIFT 16 
#define CAMIF_CRX1_PPI_HSRX_CNTRL_CLS_ATMR_BIT   0x3
#define CAMIF_CRX1_PPI_HSRX_CNTRL_CLS_ATMR_BITWIDTH 2
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CRX1_PPI_HSRX_CNTRL_RESERVED3_MASK 0xFC0000
#define CAMIF_CRX1_PPI_HSRX_CNTRL_RESERVED3_SHIFT 18 
#define CAMIF_CRX1_PPI_HSRX_CNTRL_RESERVED3_BIT  0x3F
#define CAMIF_CRX1_PPI_HSRX_CNTRL_RESERVED3_BITWIDTH 6
// DTHSRXENRCTRL bitfiled (RW) Reset=0
#define CAMIF_CRX1_PPI_HSRX_CNTRL_DTHSRXENRCTRL_MASK 0x3000000
#define CAMIF_CRX1_PPI_HSRX_CNTRL_DTHSRXENRCTRL_SHIFT 24 
#define CAMIF_CRX1_PPI_HSRX_CNTRL_DTHSRXENRCTRL_BIT 0x3
#define CAMIF_CRX1_PPI_HSRX_CNTRL_DTHSRXENRCTRL_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX1_PPI_HSRX_CNTRL_RESERVED2_MASK 0x3C000000
#define CAMIF_CRX1_PPI_HSRX_CNTRL_RESERVED2_SHIFT 26 
#define CAMIF_CRX1_PPI_HSRX_CNTRL_RESERVED2_BIT  0xF
#define CAMIF_CRX1_PPI_HSRX_CNTRL_RESERVED2_BITWIDTH 4
// CLHSRXENFCTRL bitfiled (RW) Reset=0
#define CAMIF_CRX1_PPI_HSRX_CNTRL_CLHSRXENFCTRL_MASK 0x40000000
#define CAMIF_CRX1_PPI_HSRX_CNTRL_CLHSRXENFCTRL_SHIFT 30 
#define CAMIF_CRX1_PPI_HSRX_CNTRL_CLHSRXENFCTRL_BIT 0x1
#define CAMIF_CRX1_PPI_HSRX_CNTRL_CLHSRXENFCTRL_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX1_PPI_HSRX_CNTRL_RESERVED_MASK  0x80000000
#define CAMIF_CRX1_PPI_HSRX_CNTRL_RESERVED_SHIFT 31 
#define CAMIF_CRX1_PPI_HSRX_CNTRL_RESERVED_BIT   0x1
#define CAMIF_CRX1_PPI_HSRX_CNTRL_RESERVED_BITWIDTH 1
// CRX1_PPI_HSRX_COUNT Register
#define CAMIF_CRX1_PPI_HSRX_COUNT_OFS            0x000014A4
// DTCLRSIPOCnt bitfiled (RW) Reset=0
#define CAMIF_CRX1_PPI_HSRX_COUNT_DTCLRSIPOCNT_MASK 0xFF
#define CAMIF_CRX1_PPI_HSRX_COUNT_DTCLRSIPOCNT_SHIFT 0 
#define CAMIF_CRX1_PPI_HSRX_COUNT_DTCLRSIPOCNT_BIT 0xFF
#define CAMIF_CRX1_PPI_HSRX_COUNT_DTCLRSIPOCNT_BITWIDTH 8
// HSSETTLECnt bitfiled (RW) Reset=0
#define CAMIF_CRX1_PPI_HSRX_COUNT_HSSETTLECNT_MASK 0xFF00
#define CAMIF_CRX1_PPI_HSRX_COUNT_HSSETTLECNT_SHIFT 8 
#define CAMIF_CRX1_PPI_HSRX_COUNT_HSSETTLECNT_BIT 0xFF
#define CAMIF_CRX1_PPI_HSRX_COUNT_HSSETTLECNT_BITWIDTH 8
// DTHSEXITCnt bitfiled (RW) Reset=0
#define CAMIF_CRX1_PPI_HSRX_COUNT_DTHSEXITCNT_MASK 0xF0000
#define CAMIF_CRX1_PPI_HSRX_COUNT_DTHSEXITCNT_SHIFT 16 
#define CAMIF_CRX1_PPI_HSRX_COUNT_DTHSEXITCNT_BIT 0xF
#define CAMIF_CRX1_PPI_HSRX_COUNT_DTHSEXITCNT_BITWIDTH 4
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX1_PPI_HSRX_COUNT_RESERVED_MASK  0xF00000
#define CAMIF_CRX1_PPI_HSRX_COUNT_RESERVED_SHIFT 20 
#define CAMIF_CRX1_PPI_HSRX_COUNT_RESERVED_BIT   0xF
#define CAMIF_CRX1_PPI_HSRX_COUNT_RESERVED_BITWIDTH 4
// CLSETTLECnt bitfiled (RW) Reset=0
#define CAMIF_CRX1_PPI_HSRX_COUNT_CLSETTLECNT_MASK 0xFF000000
#define CAMIF_CRX1_PPI_HSRX_COUNT_CLSETTLECNT_SHIFT 24 
#define CAMIF_CRX1_PPI_HSRX_COUNT_CLSETTLECNT_BIT 0xFF
#define CAMIF_CRX1_PPI_HSRX_COUNT_CLSETTLECNT_BITWIDTH 8
// CRX1_PPI_DPHY_DLYCNTRL Register
#define CAMIF_CRX1_PPI_DPHY_DLYCNTRL_OFS         0x000014A8
// D0S_DLYCNTRL bitfiled (RW) Reset=0
#define CAMIF_CRX1_PPI_DPHY_DLYCNTRL_D0S_DLYCNTRL_MASK 0xF
#define CAMIF_CRX1_PPI_DPHY_DLYCNTRL_D0S_DLYCNTRL_SHIFT 0 
#define CAMIF_CRX1_PPI_DPHY_DLYCNTRL_D0S_DLYCNTRL_BIT 0xF
#define CAMIF_CRX1_PPI_DPHY_DLYCNTRL_D0S_DLYCNTRL_BITWIDTH 4
// D1S_DLYCNTRL bitfiled (RW) Reset=0
#define CAMIF_CRX1_PPI_DPHY_DLYCNTRL_D1S_DLYCNTRL_MASK 0xF0
#define CAMIF_CRX1_PPI_DPHY_DLYCNTRL_D1S_DLYCNTRL_SHIFT 4 
#define CAMIF_CRX1_PPI_DPHY_DLYCNTRL_D1S_DLYCNTRL_BIT 0xF
#define CAMIF_CRX1_PPI_DPHY_DLYCNTRL_D1S_DLYCNTRL_BITWIDTH 4
// D2S_DLYCNTRL bitfiled (RW) Reset=0
#define CAMIF_CRX1_PPI_DPHY_DLYCNTRL_D2S_DLYCNTRL_MASK 0xF00
#define CAMIF_CRX1_PPI_DPHY_DLYCNTRL_D2S_DLYCNTRL_SHIFT 8 
#define CAMIF_CRX1_PPI_DPHY_DLYCNTRL_D2S_DLYCNTRL_BIT 0xF
#define CAMIF_CRX1_PPI_DPHY_DLYCNTRL_D2S_DLYCNTRL_BITWIDTH 4
// D3S_DLYCNTRL bitfiled (RW) Reset=0
#define CAMIF_CRX1_PPI_DPHY_DLYCNTRL_D3S_DLYCNTRL_MASK 0xF000
#define CAMIF_CRX1_PPI_DPHY_DLYCNTRL_D3S_DLYCNTRL_SHIFT 12 
#define CAMIF_CRX1_PPI_DPHY_DLYCNTRL_D3S_DLYCNTRL_BIT 0xF
#define CAMIF_CRX1_PPI_DPHY_DLYCNTRL_D3S_DLYCNTRL_BITWIDTH 4
// CLS_DLYCNTRL bitfiled (RW) Reset=0
#define CAMIF_CRX1_PPI_DPHY_DLYCNTRL_CLS_DLYCNTRL_MASK 0xF0000
#define CAMIF_CRX1_PPI_DPHY_DLYCNTRL_CLS_DLYCNTRL_SHIFT 16 
#define CAMIF_CRX1_PPI_DPHY_DLYCNTRL_CLS_DLYCNTRL_BIT 0xF
#define CAMIF_CRX1_PPI_DPHY_DLYCNTRL_CLS_DLYCNTRL_BITWIDTH 4
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX1_PPI_DPHY_DLYCNTRL_RESERVED_MASK 0xFFF00000
#define CAMIF_CRX1_PPI_DPHY_DLYCNTRL_RESERVED_SHIFT 20 
#define CAMIF_CRX1_PPI_DPHY_DLYCNTRL_RESERVED_BIT 0xFFF
#define CAMIF_CRX1_PPI_DPHY_DLYCNTRL_RESERVED_BITWIDTH 12
// CRX1_PPI_DPHY_LPRX_THSLD Register
#define CAMIF_CRX1_PPI_DPHY_LPRX_THSLD_OFS       0x000014AC
// D0S_LPRXVTHLOW bitfiled (RW) Reset=0
#define CAMIF_CRX1_PPI_DPHY_LPRX_THSLD_D0S_LPRXVTHLOW_MASK 0x1
#define CAMIF_CRX1_PPI_DPHY_LPRX_THSLD_D0S_LPRXVTHLOW_SHIFT 0 
#define CAMIF_CRX1_PPI_DPHY_LPRX_THSLD_D0S_LPRXVTHLOW_BIT 0x1
#define CAMIF_CRX1_PPI_DPHY_LPRX_THSLD_D0S_LPRXVTHLOW_BITWIDTH 1
// D0S_CUTRSEL bitfiled (RW) Reset=1
#define CAMIF_CRX1_PPI_DPHY_LPRX_THSLD_D0S_CUTRSEL_MASK 0x2
#define CAMIF_CRX1_PPI_DPHY_LPRX_THSLD_D0S_CUTRSEL_SHIFT 1 
#define CAMIF_CRX1_PPI_DPHY_LPRX_THSLD_D0S_CUTRSEL_BIT 0x1
#define CAMIF_CRX1_PPI_DPHY_LPRX_THSLD_D0S_CUTRSEL_BITWIDTH 1
// D1S_LPRXVTHLOW bitfiled (RW) Reset=0
#define CAMIF_CRX1_PPI_DPHY_LPRX_THSLD_D1S_LPRXVTHLOW_MASK 0x4
#define CAMIF_CRX1_PPI_DPHY_LPRX_THSLD_D1S_LPRXVTHLOW_SHIFT 2 
#define CAMIF_CRX1_PPI_DPHY_LPRX_THSLD_D1S_LPRXVTHLOW_BIT 0x1
#define CAMIF_CRX1_PPI_DPHY_LPRX_THSLD_D1S_LPRXVTHLOW_BITWIDTH 1
// D1S_CUTRSEL bitfiled (RW) Reset=1
#define CAMIF_CRX1_PPI_DPHY_LPRX_THSLD_D1S_CUTRSEL_MASK 0x8
#define CAMIF_CRX1_PPI_DPHY_LPRX_THSLD_D1S_CUTRSEL_SHIFT 3 
#define CAMIF_CRX1_PPI_DPHY_LPRX_THSLD_D1S_CUTRSEL_BIT 0x1
#define CAMIF_CRX1_PPI_DPHY_LPRX_THSLD_D1S_CUTRSEL_BITWIDTH 1
// D2S_LPRXVTHLOW bitfiled (RW) Reset=0
#define CAMIF_CRX1_PPI_DPHY_LPRX_THSLD_D2S_LPRXVTHLOW_MASK 0x10
#define CAMIF_CRX1_PPI_DPHY_LPRX_THSLD_D2S_LPRXVTHLOW_SHIFT 4 
#define CAMIF_CRX1_PPI_DPHY_LPRX_THSLD_D2S_LPRXVTHLOW_BIT 0x1
#define CAMIF_CRX1_PPI_DPHY_LPRX_THSLD_D2S_LPRXVTHLOW_BITWIDTH 1
// D2S_CUTRSEL bitfiled (RW) Reset=1
#define CAMIF_CRX1_PPI_DPHY_LPRX_THSLD_D2S_CUTRSEL_MASK 0x20
#define CAMIF_CRX1_PPI_DPHY_LPRX_THSLD_D2S_CUTRSEL_SHIFT 5 
#define CAMIF_CRX1_PPI_DPHY_LPRX_THSLD_D2S_CUTRSEL_BIT 0x1
#define CAMIF_CRX1_PPI_DPHY_LPRX_THSLD_D2S_CUTRSEL_BITWIDTH 1
// D3S_LPRXVTHLOW bitfiled (RW) Reset=0
#define CAMIF_CRX1_PPI_DPHY_LPRX_THSLD_D3S_LPRXVTHLOW_MASK 0x40
#define CAMIF_CRX1_PPI_DPHY_LPRX_THSLD_D3S_LPRXVTHLOW_SHIFT 6 
#define CAMIF_CRX1_PPI_DPHY_LPRX_THSLD_D3S_LPRXVTHLOW_BIT 0x1
#define CAMIF_CRX1_PPI_DPHY_LPRX_THSLD_D3S_LPRXVTHLOW_BITWIDTH 1
// D3S_CUTRSEL bitfiled (RW) Reset=1
#define CAMIF_CRX1_PPI_DPHY_LPRX_THSLD_D3S_CUTRSEL_MASK 0x80
#define CAMIF_CRX1_PPI_DPHY_LPRX_THSLD_D3S_CUTRSEL_SHIFT 7 
#define CAMIF_CRX1_PPI_DPHY_LPRX_THSLD_D3S_CUTRSEL_BIT 0x1
#define CAMIF_CRX1_PPI_DPHY_LPRX_THSLD_D3S_CUTRSEL_BITWIDTH 1
// CLS_LPRXVTHLOW bitfiled (RW) Reset=0
#define CAMIF_CRX1_PPI_DPHY_LPRX_THSLD_CLS_LPRXVTHLOW_MASK 0x100
#define CAMIF_CRX1_PPI_DPHY_LPRX_THSLD_CLS_LPRXVTHLOW_SHIFT 8 
#define CAMIF_CRX1_PPI_DPHY_LPRX_THSLD_CLS_LPRXVTHLOW_BIT 0x1
#define CAMIF_CRX1_PPI_DPHY_LPRX_THSLD_CLS_LPRXVTHLOW_BITWIDTH 1
// CLS_CUTRSEL bitfiled (RW) Reset=1
#define CAMIF_CRX1_PPI_DPHY_LPRX_THSLD_CLS_CUTRSEL_MASK 0x200
#define CAMIF_CRX1_PPI_DPHY_LPRX_THSLD_CLS_CUTRSEL_SHIFT 9 
#define CAMIF_CRX1_PPI_DPHY_LPRX_THSLD_CLS_CUTRSEL_BIT 0x1
#define CAMIF_CRX1_PPI_DPHY_LPRX_THSLD_CLS_CUTRSEL_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX1_PPI_DPHY_LPRX_THSLD_RESERVED_MASK 0xFFFFFC00
#define CAMIF_CRX1_PPI_DPHY_LPRX_THSLD_RESERVED_SHIFT 10 
#define CAMIF_CRX1_PPI_DPHY_LPRX_THSLD_RESERVED_BIT 0x3FFFFF
#define CAMIF_CRX1_PPI_DPHY_LPRX_THSLD_RESERVED_BITWIDTH 22
// CRX1_PPI_DPHY_LPRXCALCNTRL Register
#define CAMIF_CRX1_PPI_DPHY_LPRXCALCNTRL_OFS     0x000014B0
// LPRXCALEN bitfiled (RW) Reset=0
#define CAMIF_CRX1_PPI_DPHY_LPRXCALCNTRL_LPRXCALEN_MASK 0x1
#define CAMIF_CRX1_PPI_DPHY_LPRXCALCNTRL_LPRXCALEN_SHIFT 0 
#define CAMIF_CRX1_PPI_DPHY_LPRXCALCNTRL_LPRXCALEN_BIT 0x1
#define CAMIF_CRX1_PPI_DPHY_LPRXCALCNTRL_LPRXCALEN_BITWIDTH 1
// LPRXCALRES bitfiled (RW) Reset=0
#define CAMIF_CRX1_PPI_DPHY_LPRXCALCNTRL_LPRXCALRES_MASK 0x2
#define CAMIF_CRX1_PPI_DPHY_LPRXCALCNTRL_LPRXCALRES_SHIFT 1 
#define CAMIF_CRX1_PPI_DPHY_LPRXCALCNTRL_LPRXCALRES_BIT 0x1
#define CAMIF_CRX1_PPI_DPHY_LPRXCALCNTRL_LPRXCALRES_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CRX1_PPI_DPHY_LPRXCALCNTRL_RESERVED3_MASK 0xC
#define CAMIF_CRX1_PPI_DPHY_LPRXCALCNTRL_RESERVED3_SHIFT 2 
#define CAMIF_CRX1_PPI_DPHY_LPRXCALCNTRL_RESERVED3_BIT 0x3
#define CAMIF_CRX1_PPI_DPHY_LPRXCALCNTRL_RESERVED3_BITWIDTH 2
// LPRXCALTRIM bitfiled (RW) Reset=100
#define CAMIF_CRX1_PPI_DPHY_LPRXCALCNTRL_LPRXCALTRIM_MASK 0x70
#define CAMIF_CRX1_PPI_DPHY_LPRXCALCNTRL_LPRXCALTRIM_SHIFT 4 
#define CAMIF_CRX1_PPI_DPHY_LPRXCALCNTRL_LPRXCALTRIM_BIT 0x7
#define CAMIF_CRX1_PPI_DPHY_LPRXCALCNTRL_LPRXCALTRIM_BITWIDTH 3
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX1_PPI_DPHY_LPRXCALCNTRL_RESERVED2_MASK 0xFF80
#define CAMIF_CRX1_PPI_DPHY_LPRXCALCNTRL_RESERVED2_SHIFT 7 
#define CAMIF_CRX1_PPI_DPHY_LPRXCALCNTRL_RESERVED2_BIT 0x1FF
#define CAMIF_CRX1_PPI_DPHY_LPRXCALCNTRL_RESERVED2_BITWIDTH 9
// AutoCalCnt bitfiled (RW) Reset=0
#define CAMIF_CRX1_PPI_DPHY_LPRXCALCNTRL_AUTOCALCNT_MASK 0xFF0000
#define CAMIF_CRX1_PPI_DPHY_LPRXCALCNTRL_AUTOCALCNT_SHIFT 16 
#define CAMIF_CRX1_PPI_DPHY_LPRXCALCNTRL_AUTOCALCNT_BIT 0xFF
#define CAMIF_CRX1_PPI_DPHY_LPRXCALCNTRL_AUTOCALCNT_BITWIDTH 8
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX1_PPI_DPHY_LPRXCALCNTRL_RESERVED_MASK 0xFF000000
#define CAMIF_CRX1_PPI_DPHY_LPRXCALCNTRL_RESERVED_SHIFT 24 
#define CAMIF_CRX1_PPI_DPHY_LPRXCALCNTRL_RESERVED_BIT 0xFF
#define CAMIF_CRX1_PPI_DPHY_LPRXCALCNTRL_RESERVED_BITWIDTH 8
// CRX1_PPI_DPHY_LPRXAUTOCALST Register
#define CAMIF_CRX1_PPI_DPHY_LPRXAUTOCALST_OFS    0x000014B4
// AutoCalStrt bitfiled (RW) Reset=0
#define CAMIF_CRX1_PPI_DPHY_LPRXAUTOCALST_AUTOCALSTRT_MASK 0x1
#define CAMIF_CRX1_PPI_DPHY_LPRXAUTOCALST_AUTOCALSTRT_SHIFT 0 
#define CAMIF_CRX1_PPI_DPHY_LPRXAUTOCALST_AUTOCALSTRT_BIT 0x1
#define CAMIF_CRX1_PPI_DPHY_LPRXAUTOCALST_AUTOCALSTRT_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX1_PPI_DPHY_LPRXAUTOCALST_RESERVED_MASK 0xFFFFFFFE
#define CAMIF_CRX1_PPI_DPHY_LPRXAUTOCALST_RESERVED_SHIFT 1 
#define CAMIF_CRX1_PPI_DPHY_LPRXAUTOCALST_RESERVED_BIT 0x7FFFFFFF
#define CAMIF_CRX1_PPI_DPHY_LPRXAUTOCALST_RESERVED_BITWIDTH 31
// CRX1_LANE_STATUS_HS Register
#define CAMIF_CRX1_LANE_STATUS_HS_OFS            0x000014E0
// D0RxActiveHS bitfiled (RO) Reset=0
#define CAMIF_CRX1_LANE_STATUS_HS_D0RXACTIVEHS_MASK 0x1
#define CAMIF_CRX1_LANE_STATUS_HS_D0RXACTIVEHS_SHIFT 0 
#define CAMIF_CRX1_LANE_STATUS_HS_D0RXACTIVEHS_BIT 0x1
#define CAMIF_CRX1_LANE_STATUS_HS_D0RXACTIVEHS_BITWIDTH 1
// D1RxActiveHS bitfiled (RO) Reset=0
#define CAMIF_CRX1_LANE_STATUS_HS_D1RXACTIVEHS_MASK 0x2
#define CAMIF_CRX1_LANE_STATUS_HS_D1RXACTIVEHS_SHIFT 1 
#define CAMIF_CRX1_LANE_STATUS_HS_D1RXACTIVEHS_BIT 0x1
#define CAMIF_CRX1_LANE_STATUS_HS_D1RXACTIVEHS_BITWIDTH 1
// D2RxActiveHS bitfiled (RO) Reset=0
#define CAMIF_CRX1_LANE_STATUS_HS_D2RXACTIVEHS_MASK 0x4
#define CAMIF_CRX1_LANE_STATUS_HS_D2RXACTIVEHS_SHIFT 2 
#define CAMIF_CRX1_LANE_STATUS_HS_D2RXACTIVEHS_BIT 0x1
#define CAMIF_CRX1_LANE_STATUS_HS_D2RXACTIVEHS_BITWIDTH 1
// D3RxActiveHS bitfiled (RO) Reset=0
#define CAMIF_CRX1_LANE_STATUS_HS_D3RXACTIVEHS_MASK 0x8
#define CAMIF_CRX1_LANE_STATUS_HS_D3RXACTIVEHS_SHIFT 3 
#define CAMIF_CRX1_LANE_STATUS_HS_D3RXACTIVEHS_BIT 0x1
#define CAMIF_CRX1_LANE_STATUS_HS_D3RXACTIVEHS_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX1_LANE_STATUS_HS_RESERVED2_MASK 0x70
#define CAMIF_CRX1_LANE_STATUS_HS_RESERVED2_SHIFT 4 
#define CAMIF_CRX1_LANE_STATUS_HS_RESERVED2_BIT  0x7
#define CAMIF_CRX1_LANE_STATUS_HS_RESERVED2_BITWIDTH 3
// CLRxActiveHS bitfiled (RO) Reset=0
#define CAMIF_CRX1_LANE_STATUS_HS_CLRXACTIVEHS_MASK 0x80
#define CAMIF_CRX1_LANE_STATUS_HS_CLRXACTIVEHS_SHIFT 7 
#define CAMIF_CRX1_LANE_STATUS_HS_CLRXACTIVEHS_BIT 0x1
#define CAMIF_CRX1_LANE_STATUS_HS_CLRXACTIVEHS_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX1_LANE_STATUS_HS_RESERVED_MASK  0xFFFFFF00
#define CAMIF_CRX1_LANE_STATUS_HS_RESERVED_SHIFT 8 
#define CAMIF_CRX1_LANE_STATUS_HS_RESERVED_BIT   0xFFFFFF
#define CAMIF_CRX1_LANE_STATUS_HS_RESERVED_BITWIDTH 24
// CRX1_LANE_STATUS_LP Register
#define CAMIF_CRX1_LANE_STATUS_LP_OFS            0x000014E4
// L0StopState bitfiled (RO) Reset=0
#define CAMIF_CRX1_LANE_STATUS_LP_L0STOPSTATE_MASK 0x1
#define CAMIF_CRX1_LANE_STATUS_LP_L0STOPSTATE_SHIFT 0 
#define CAMIF_CRX1_LANE_STATUS_LP_L0STOPSTATE_BIT 0x1
#define CAMIF_CRX1_LANE_STATUS_LP_L0STOPSTATE_BITWIDTH 1
// L1StopState bitfiled (RO) Reset=0
#define CAMIF_CRX1_LANE_STATUS_LP_L1STOPSTATE_MASK 0x2
#define CAMIF_CRX1_LANE_STATUS_LP_L1STOPSTATE_SHIFT 1 
#define CAMIF_CRX1_LANE_STATUS_LP_L1STOPSTATE_BIT 0x1
#define CAMIF_CRX1_LANE_STATUS_LP_L1STOPSTATE_BITWIDTH 1
// L2StopState bitfiled (RO) Reset=0
#define CAMIF_CRX1_LANE_STATUS_LP_L2STOPSTATE_MASK 0x4
#define CAMIF_CRX1_LANE_STATUS_LP_L2STOPSTATE_SHIFT 2 
#define CAMIF_CRX1_LANE_STATUS_LP_L2STOPSTATE_BIT 0x1
#define CAMIF_CRX1_LANE_STATUS_LP_L2STOPSTATE_BITWIDTH 1
// L3StopState bitfiled (RO) Reset=0
#define CAMIF_CRX1_LANE_STATUS_LP_L3STOPSTATE_MASK 0x8
#define CAMIF_CRX1_LANE_STATUS_LP_L3STOPSTATE_SHIFT 3 
#define CAMIF_CRX1_LANE_STATUS_LP_L3STOPSTATE_BIT 0x1
#define CAMIF_CRX1_LANE_STATUS_LP_L3STOPSTATE_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CRX1_LANE_STATUS_LP_RESERVED4_MASK 0x70
#define CAMIF_CRX1_LANE_STATUS_LP_RESERVED4_SHIFT 4 
#define CAMIF_CRX1_LANE_STATUS_LP_RESERVED4_BIT  0x7
#define CAMIF_CRX1_LANE_STATUS_LP_RESERVED4_BITWIDTH 3
// ClStopState bitfiled (RO) Reset=0
#define CAMIF_CRX1_LANE_STATUS_LP_CLSTOPSTATE_MASK 0x80
#define CAMIF_CRX1_LANE_STATUS_LP_CLSTOPSTATE_SHIFT 7 
#define CAMIF_CRX1_LANE_STATUS_LP_CLSTOPSTATE_BIT 0x1
#define CAMIF_CRX1_LANE_STATUS_LP_CLSTOPSTATE_BITWIDTH 1
// L0UlpsActive bitfiled (RO) Reset=0
#define CAMIF_CRX1_LANE_STATUS_LP_L0ULPSACTIVE_MASK 0x100
#define CAMIF_CRX1_LANE_STATUS_LP_L0ULPSACTIVE_SHIFT 8 
#define CAMIF_CRX1_LANE_STATUS_LP_L0ULPSACTIVE_BIT 0x1
#define CAMIF_CRX1_LANE_STATUS_LP_L0ULPSACTIVE_BITWIDTH 1
// L1UlpsActive bitfiled (RO) Reset=0
#define CAMIF_CRX1_LANE_STATUS_LP_L1ULPSACTIVE_MASK 0x200
#define CAMIF_CRX1_LANE_STATUS_LP_L1ULPSACTIVE_SHIFT 9 
#define CAMIF_CRX1_LANE_STATUS_LP_L1ULPSACTIVE_BIT 0x1
#define CAMIF_CRX1_LANE_STATUS_LP_L1ULPSACTIVE_BITWIDTH 1
// L2UlpsActive bitfiled (RO) Reset=0
#define CAMIF_CRX1_LANE_STATUS_LP_L2ULPSACTIVE_MASK 0x400
#define CAMIF_CRX1_LANE_STATUS_LP_L2ULPSACTIVE_SHIFT 10 
#define CAMIF_CRX1_LANE_STATUS_LP_L2ULPSACTIVE_BIT 0x1
#define CAMIF_CRX1_LANE_STATUS_LP_L2ULPSACTIVE_BITWIDTH 1
// L3UlpsActive bitfiled (RO) Reset=0
#define CAMIF_CRX1_LANE_STATUS_LP_L3ULPSACTIVE_MASK 0x800
#define CAMIF_CRX1_LANE_STATUS_LP_L3ULPSACTIVE_SHIFT 11 
#define CAMIF_CRX1_LANE_STATUS_LP_L3ULPSACTIVE_BIT 0x1
#define CAMIF_CRX1_LANE_STATUS_LP_L3ULPSACTIVE_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CRX1_LANE_STATUS_LP_RESERVED3_MASK 0x7000
#define CAMIF_CRX1_LANE_STATUS_LP_RESERVED3_SHIFT 12 
#define CAMIF_CRX1_LANE_STATUS_LP_RESERVED3_BIT  0x7
#define CAMIF_CRX1_LANE_STATUS_LP_RESERVED3_BITWIDTH 3
// ClUlpsActive bitfiled (RO) Reset=0
#define CAMIF_CRX1_LANE_STATUS_LP_CLULPSACTIVE_MASK 0x8000
#define CAMIF_CRX1_LANE_STATUS_LP_CLULPSACTIVE_SHIFT 15 
#define CAMIF_CRX1_LANE_STATUS_LP_CLULPSACTIVE_BIT 0x1
#define CAMIF_CRX1_LANE_STATUS_LP_CLULPSACTIVE_BITWIDTH 1
// L0UlpsEsc bitfiled (RO) Reset=0
#define CAMIF_CRX1_LANE_STATUS_LP_L0ULPSESC_MASK 0x10000
#define CAMIF_CRX1_LANE_STATUS_LP_L0ULPSESC_SHIFT 16 
#define CAMIF_CRX1_LANE_STATUS_LP_L0ULPSESC_BIT  0x1
#define CAMIF_CRX1_LANE_STATUS_LP_L0ULPSESC_BITWIDTH 1
// L1UlpsEsc bitfiled (RO) Reset=0
#define CAMIF_CRX1_LANE_STATUS_LP_L1ULPSESC_MASK 0x20000
#define CAMIF_CRX1_LANE_STATUS_LP_L1ULPSESC_SHIFT 17 
#define CAMIF_CRX1_LANE_STATUS_LP_L1ULPSESC_BIT  0x1
#define CAMIF_CRX1_LANE_STATUS_LP_L1ULPSESC_BITWIDTH 1
// L2UlpsEsc bitfiled (RO) Reset=0
#define CAMIF_CRX1_LANE_STATUS_LP_L2ULPSESC_MASK 0x40000
#define CAMIF_CRX1_LANE_STATUS_LP_L2ULPSESC_SHIFT 18 
#define CAMIF_CRX1_LANE_STATUS_LP_L2ULPSESC_BIT  0x1
#define CAMIF_CRX1_LANE_STATUS_LP_L2ULPSESC_BITWIDTH 1
// L3UlpsEsc bitfiled (RO) Reset=0
#define CAMIF_CRX1_LANE_STATUS_LP_L3ULPSESC_MASK 0x80000
#define CAMIF_CRX1_LANE_STATUS_LP_L3ULPSESC_SHIFT 19 
#define CAMIF_CRX1_LANE_STATUS_LP_L3ULPSESC_BIT  0x1
#define CAMIF_CRX1_LANE_STATUS_LP_L3ULPSESC_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX1_LANE_STATUS_LP_RESERVED2_MASK 0x300000
#define CAMIF_CRX1_LANE_STATUS_LP_RESERVED2_SHIFT 20 
#define CAMIF_CRX1_LANE_STATUS_LP_RESERVED2_BIT  0x3
#define CAMIF_CRX1_LANE_STATUS_LP_RESERVED2_BITWIDTH 2
// L0Direction bitfiled (RO) Reset=1
#define CAMIF_CRX1_LANE_STATUS_LP_L0DIRECTION_MASK 0x400000
#define CAMIF_CRX1_LANE_STATUS_LP_L0DIRECTION_SHIFT 22 
#define CAMIF_CRX1_LANE_STATUS_LP_L0DIRECTION_BIT 0x1
#define CAMIF_CRX1_LANE_STATUS_LP_L0DIRECTION_BITWIDTH 1
// ClUlpsEsc bitfiled (RO) Reset=0
#define CAMIF_CRX1_LANE_STATUS_LP_CLULPSESC_MASK 0x800000
#define CAMIF_CRX1_LANE_STATUS_LP_CLULPSESC_SHIFT 23 
#define CAMIF_CRX1_LANE_STATUS_LP_CLULPSESC_BIT  0x1
#define CAMIF_CRX1_LANE_STATUS_LP_CLULPSESC_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX1_LANE_STATUS_LP_RESERVED_MASK  0xFE000000
#define CAMIF_CRX1_LANE_STATUS_LP_RESERVED_SHIFT 25 
#define CAMIF_CRX1_LANE_STATUS_LP_RESERVED_BIT   0x7F
#define CAMIF_CRX1_LANE_STATUS_LP_RESERVED_BITWIDTH 7
// CRX1_VC0_SH_INT_STAT Register
#define CAMIF_CRX1_VC0_SH_INT_STAT_OFS           0x00001548
// VC0_FS bitfiled (RW) Reset=0
#define CAMIF_CRX1_VC0_SH_INT_STAT_VC0_FS_MASK   0x1
#define CAMIF_CRX1_VC0_SH_INT_STAT_VC0_FS_SHIFT  0 
#define CAMIF_CRX1_VC0_SH_INT_STAT_VC0_FS_BIT    0x1
#define CAMIF_CRX1_VC0_SH_INT_STAT_VC0_FS_BITWIDTH 1
// VC0_FE bitfiled (RW) Reset=0
#define CAMIF_CRX1_VC0_SH_INT_STAT_VC0_FE_MASK   0x2
#define CAMIF_CRX1_VC0_SH_INT_STAT_VC0_FE_SHIFT  1 
#define CAMIF_CRX1_VC0_SH_INT_STAT_VC0_FE_BIT    0x1
#define CAMIF_CRX1_VC0_SH_INT_STAT_VC0_FE_BITWIDTH 1
// VC0_LS bitfiled (RW) Reset=0
#define CAMIF_CRX1_VC0_SH_INT_STAT_VC0_LS_MASK   0x4
#define CAMIF_CRX1_VC0_SH_INT_STAT_VC0_LS_SHIFT  2 
#define CAMIF_CRX1_VC0_SH_INT_STAT_VC0_LS_BIT    0x1
#define CAMIF_CRX1_VC0_SH_INT_STAT_VC0_LS_BITWIDTH 1
// VC0_LE bitfiled (RW) Reset=0
#define CAMIF_CRX1_VC0_SH_INT_STAT_VC0_LE_MASK   0x8
#define CAMIF_CRX1_VC0_SH_INT_STAT_VC0_LE_SHIFT  3 
#define CAMIF_CRX1_VC0_SH_INT_STAT_VC0_LE_BIT    0x1
#define CAMIF_CRX1_VC0_SH_INT_STAT_VC0_LE_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX1_VC0_SH_INT_STAT_RESERVED2_MASK 0xF0
#define CAMIF_CRX1_VC0_SH_INT_STAT_RESERVED2_SHIFT 4 
#define CAMIF_CRX1_VC0_SH_INT_STAT_RESERVED2_BIT 0xF
#define CAMIF_CRX1_VC0_SH_INT_STAT_RESERVED2_BITWIDTH 4
// VC0_GSP1 bitfiled (RW) Reset=0
#define CAMIF_CRX1_VC0_SH_INT_STAT_VC0_GSP1_MASK 0x100
#define CAMIF_CRX1_VC0_SH_INT_STAT_VC0_GSP1_SHIFT 8 
#define CAMIF_CRX1_VC0_SH_INT_STAT_VC0_GSP1_BIT  0x1
#define CAMIF_CRX1_VC0_SH_INT_STAT_VC0_GSP1_BITWIDTH 1
// VC0_GSP2 bitfiled (RW) Reset=0
#define CAMIF_CRX1_VC0_SH_INT_STAT_VC0_GSP2_MASK 0x200
#define CAMIF_CRX1_VC0_SH_INT_STAT_VC0_GSP2_SHIFT 9 
#define CAMIF_CRX1_VC0_SH_INT_STAT_VC0_GSP2_BIT  0x1
#define CAMIF_CRX1_VC0_SH_INT_STAT_VC0_GSP2_BITWIDTH 1
// VC0_GSP3 bitfiled (RW) Reset=0
#define CAMIF_CRX1_VC0_SH_INT_STAT_VC0_GSP3_MASK 0x400
#define CAMIF_CRX1_VC0_SH_INT_STAT_VC0_GSP3_SHIFT 10 
#define CAMIF_CRX1_VC0_SH_INT_STAT_VC0_GSP3_BIT  0x1
#define CAMIF_CRX1_VC0_SH_INT_STAT_VC0_GSP3_BITWIDTH 1
// VC0_GSP4 bitfiled (RW) Reset=0
#define CAMIF_CRX1_VC0_SH_INT_STAT_VC0_GSP4_MASK 0x800
#define CAMIF_CRX1_VC0_SH_INT_STAT_VC0_GSP4_SHIFT 11 
#define CAMIF_CRX1_VC0_SH_INT_STAT_VC0_GSP4_BIT  0x1
#define CAMIF_CRX1_VC0_SH_INT_STAT_VC0_GSP4_BITWIDTH 1
// VC0_GSP5 bitfiled (RW) Reset=0
#define CAMIF_CRX1_VC0_SH_INT_STAT_VC0_GSP5_MASK 0x1000
#define CAMIF_CRX1_VC0_SH_INT_STAT_VC0_GSP5_SHIFT 12 
#define CAMIF_CRX1_VC0_SH_INT_STAT_VC0_GSP5_BIT  0x1
#define CAMIF_CRX1_VC0_SH_INT_STAT_VC0_GSP5_BITWIDTH 1
// VC0_GSP6 bitfiled (RW) Reset=0
#define CAMIF_CRX1_VC0_SH_INT_STAT_VC0_GSP6_MASK 0x2000
#define CAMIF_CRX1_VC0_SH_INT_STAT_VC0_GSP6_SHIFT 13 
#define CAMIF_CRX1_VC0_SH_INT_STAT_VC0_GSP6_BIT  0x1
#define CAMIF_CRX1_VC0_SH_INT_STAT_VC0_GSP6_BITWIDTH 1
// VC0_GSP7 bitfiled (RW) Reset=0
#define CAMIF_CRX1_VC0_SH_INT_STAT_VC0_GSP7_MASK 0x4000
#define CAMIF_CRX1_VC0_SH_INT_STAT_VC0_GSP7_SHIFT 14 
#define CAMIF_CRX1_VC0_SH_INT_STAT_VC0_GSP7_BIT  0x1
#define CAMIF_CRX1_VC0_SH_INT_STAT_VC0_GSP7_BITWIDTH 1
// VC0_GSP8 bitfiled (RW) Reset=0
#define CAMIF_CRX1_VC0_SH_INT_STAT_VC0_GSP8_MASK 0x8000
#define CAMIF_CRX1_VC0_SH_INT_STAT_VC0_GSP8_SHIFT 15 
#define CAMIF_CRX1_VC0_SH_INT_STAT_VC0_GSP8_BIT  0x1
#define CAMIF_CRX1_VC0_SH_INT_STAT_VC0_GSP8_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX1_VC0_SH_INT_STAT_RESERVED_MASK 0xFFFF0000
#define CAMIF_CRX1_VC0_SH_INT_STAT_RESERVED_SHIFT 16 
#define CAMIF_CRX1_VC0_SH_INT_STAT_RESERVED_BIT  0xFFFF
#define CAMIF_CRX1_VC0_SH_INT_STAT_RESERVED_BITWIDTH 16
// CRX1_VC0_SH_INT_MASK Register
#define CAMIF_CRX1_VC0_SH_INT_MASK_OFS           0x0000154C
// MaskVC0_FS bitfiled (RW) Reset=1
#define CAMIF_CRX1_VC0_SH_INT_MASK_MASKVC0_FS_MASK 0x1
#define CAMIF_CRX1_VC0_SH_INT_MASK_MASKVC0_FS_SHIFT 0 
#define CAMIF_CRX1_VC0_SH_INT_MASK_MASKVC0_FS_BIT 0x1
#define CAMIF_CRX1_VC0_SH_INT_MASK_MASKVC0_FS_BITWIDTH 1
// MaskVC0_FE bitfiled (RW) Reset=1
#define CAMIF_CRX1_VC0_SH_INT_MASK_MASKVC0_FE_MASK 0x2
#define CAMIF_CRX1_VC0_SH_INT_MASK_MASKVC0_FE_SHIFT 1 
#define CAMIF_CRX1_VC0_SH_INT_MASK_MASKVC0_FE_BIT 0x1
#define CAMIF_CRX1_VC0_SH_INT_MASK_MASKVC0_FE_BITWIDTH 1
// MaskVC0_LS bitfiled (RW) Reset=1
#define CAMIF_CRX1_VC0_SH_INT_MASK_MASKVC0_LS_MASK 0x4
#define CAMIF_CRX1_VC0_SH_INT_MASK_MASKVC0_LS_SHIFT 2 
#define CAMIF_CRX1_VC0_SH_INT_MASK_MASKVC0_LS_BIT 0x1
#define CAMIF_CRX1_VC0_SH_INT_MASK_MASKVC0_LS_BITWIDTH 1
// MaskVC0_LE bitfiled (RW) Reset=1
#define CAMIF_CRX1_VC0_SH_INT_MASK_MASKVC0_LE_MASK 0x8
#define CAMIF_CRX1_VC0_SH_INT_MASK_MASKVC0_LE_SHIFT 3 
#define CAMIF_CRX1_VC0_SH_INT_MASK_MASKVC0_LE_BIT 0x1
#define CAMIF_CRX1_VC0_SH_INT_MASK_MASKVC0_LE_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX1_VC0_SH_INT_MASK_RESERVED2_MASK 0xF0
#define CAMIF_CRX1_VC0_SH_INT_MASK_RESERVED2_SHIFT 4 
#define CAMIF_CRX1_VC0_SH_INT_MASK_RESERVED2_BIT 0xF
#define CAMIF_CRX1_VC0_SH_INT_MASK_RESERVED2_BITWIDTH 4
// MaskVC0_GSP1 bitfiled (RW) Reset=1
#define CAMIF_CRX1_VC0_SH_INT_MASK_MASKVC0_GSP1_MASK 0x100
#define CAMIF_CRX1_VC0_SH_INT_MASK_MASKVC0_GSP1_SHIFT 8 
#define CAMIF_CRX1_VC0_SH_INT_MASK_MASKVC0_GSP1_BIT 0x1
#define CAMIF_CRX1_VC0_SH_INT_MASK_MASKVC0_GSP1_BITWIDTH 1
// MaskVC0_GSP2 bitfiled (RW) Reset=1
#define CAMIF_CRX1_VC0_SH_INT_MASK_MASKVC0_GSP2_MASK 0x200
#define CAMIF_CRX1_VC0_SH_INT_MASK_MASKVC0_GSP2_SHIFT 9 
#define CAMIF_CRX1_VC0_SH_INT_MASK_MASKVC0_GSP2_BIT 0x1
#define CAMIF_CRX1_VC0_SH_INT_MASK_MASKVC0_GSP2_BITWIDTH 1
// MaskVC0_GSP3 bitfiled (RW) Reset=1
#define CAMIF_CRX1_VC0_SH_INT_MASK_MASKVC0_GSP3_MASK 0x400
#define CAMIF_CRX1_VC0_SH_INT_MASK_MASKVC0_GSP3_SHIFT 10 
#define CAMIF_CRX1_VC0_SH_INT_MASK_MASKVC0_GSP3_BIT 0x1
#define CAMIF_CRX1_VC0_SH_INT_MASK_MASKVC0_GSP3_BITWIDTH 1
// MaskVC0_GSP4 bitfiled (RW) Reset=1
#define CAMIF_CRX1_VC0_SH_INT_MASK_MASKVC0_GSP4_MASK 0x800
#define CAMIF_CRX1_VC0_SH_INT_MASK_MASKVC0_GSP4_SHIFT 11 
#define CAMIF_CRX1_VC0_SH_INT_MASK_MASKVC0_GSP4_BIT 0x1
#define CAMIF_CRX1_VC0_SH_INT_MASK_MASKVC0_GSP4_BITWIDTH 1
// MaskVC0_GSP5 bitfiled (RW) Reset=1
#define CAMIF_CRX1_VC0_SH_INT_MASK_MASKVC0_GSP5_MASK 0x1000
#define CAMIF_CRX1_VC0_SH_INT_MASK_MASKVC0_GSP5_SHIFT 12 
#define CAMIF_CRX1_VC0_SH_INT_MASK_MASKVC0_GSP5_BIT 0x1
#define CAMIF_CRX1_VC0_SH_INT_MASK_MASKVC0_GSP5_BITWIDTH 1
// MaskVC0_GSP6 bitfiled (RW) Reset=1
#define CAMIF_CRX1_VC0_SH_INT_MASK_MASKVC0_GSP6_MASK 0x2000
#define CAMIF_CRX1_VC0_SH_INT_MASK_MASKVC0_GSP6_SHIFT 13 
#define CAMIF_CRX1_VC0_SH_INT_MASK_MASKVC0_GSP6_BIT 0x1
#define CAMIF_CRX1_VC0_SH_INT_MASK_MASKVC0_GSP6_BITWIDTH 1
// MaskVC0_GSP7 bitfiled (RW) Reset=1
#define CAMIF_CRX1_VC0_SH_INT_MASK_MASKVC0_GSP7_MASK 0x4000
#define CAMIF_CRX1_VC0_SH_INT_MASK_MASKVC0_GSP7_SHIFT 14 
#define CAMIF_CRX1_VC0_SH_INT_MASK_MASKVC0_GSP7_BIT 0x1
#define CAMIF_CRX1_VC0_SH_INT_MASK_MASKVC0_GSP7_BITWIDTH 1
// MaskVC0_GSP8 bitfiled (RW) Reset=1
#define CAMIF_CRX1_VC0_SH_INT_MASK_MASKVC0_GSP8_MASK 0x8000
#define CAMIF_CRX1_VC0_SH_INT_MASK_MASKVC0_GSP8_SHIFT 15 
#define CAMIF_CRX1_VC0_SH_INT_MASK_MASKVC0_GSP8_BIT 0x1
#define CAMIF_CRX1_VC0_SH_INT_MASK_MASKVC0_GSP8_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX1_VC0_SH_INT_MASK_RESERVED_MASK 0xFFFF0000
#define CAMIF_CRX1_VC0_SH_INT_MASK_RESERVED_SHIFT 16 
#define CAMIF_CRX1_VC0_SH_INT_MASK_RESERVED_BIT  0xFFFF
#define CAMIF_CRX1_VC0_SH_INT_MASK_RESERVED_BITWIDTH 16
// CRX1_VC0_LN0_INT_STAT Register
#define CAMIF_CRX1_VC0_LN0_INT_STAT_OFS          0x00001568
// VC0_Null bitfiled (RW) Reset=0
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_NULL_MASK 0x1
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_NULL_SHIFT 0 
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_NULL_BIT 0x1
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_NULL_BITWIDTH 1
// VC0_Blank bitfiled (RW) Reset=0
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_BLANK_MASK 0x2
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_BLANK_SHIFT 1 
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_BLANK_BIT 0x1
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_BLANK_BITWIDTH 1
// VC0_Embedded bitfiled (RW) Reset=0
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_EMBEDDED_MASK 0x4
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_EMBEDDED_SHIFT 2 
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_EMBEDDED_BIT 0x1
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_EMBEDDED_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CRX1_VC0_LN0_INT_STAT_RESERVED4_MASK 0xF8
#define CAMIF_CRX1_VC0_LN0_INT_STAT_RESERVED4_SHIFT 3 
#define CAMIF_CRX1_VC0_LN0_INT_STAT_RESERVED4_BIT 0x1F
#define CAMIF_CRX1_VC0_LN0_INT_STAT_RESERVED4_BITWIDTH 5
// VC0_YUV420_8 bitfiled (RW) Reset=0
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_YUV420_8_MASK 0x100
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_YUV420_8_SHIFT 8 
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_YUV420_8_BIT 0x1
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_YUV420_8_BITWIDTH 1
// VC0_YUV420_10 bitfiled (RW) Reset=0
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_YUV420_10_MASK 0x200
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_YUV420_10_SHIFT 9 
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_YUV420_10_BIT 0x1
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_YUV420_10_BITWIDTH 1
// VC0_LegYUV420_8 bitfiled (RW) Reset=0
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_LEGYUV420_8_MASK 0x400
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_LEGYUV420_8_SHIFT 10 
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_LEGYUV420_8_BIT 0x1
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_LEGYUV420_8_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CRX1_VC0_LN0_INT_STAT_RESERVED3_MASK 0x800
#define CAMIF_CRX1_VC0_LN0_INT_STAT_RESERVED3_SHIFT 11 
#define CAMIF_CRX1_VC0_LN0_INT_STAT_RESERVED3_BIT 0x1
#define CAMIF_CRX1_VC0_LN0_INT_STAT_RESERVED3_BITWIDTH 1
// VC0_YUV420_8_Chr bitfiled (RW) Reset=0
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_YUV420_8_CHR_MASK 0x1000
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_YUV420_8_CHR_SHIFT 12 
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_YUV420_8_CHR_BIT 0x1
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_YUV420_8_CHR_BITWIDTH 1
// VC0_YUV420_10_Chr bitfiled (RW) Reset=0
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_YUV420_10_CHR_MASK 0x2000
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_YUV420_10_CHR_SHIFT 13 
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_YUV420_10_CHR_BIT 0x1
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_YUV420_10_CHR_BITWIDTH 1
// VC0_YUV422_8 bitfiled (RW) Reset=0
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_YUV422_8_MASK 0x4000
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_YUV422_8_SHIFT 14 
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_YUV422_8_BIT 0x1
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_YUV422_8_BITWIDTH 1
// VC0_YUV422_10 bitfiled (RW) Reset=0
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_YUV422_10_MASK 0x8000
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_YUV422_10_SHIFT 15 
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_YUV422_10_BIT 0x1
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_YUV422_10_BITWIDTH 1
// VC0_RGB444 bitfiled (RW) Reset=0
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_RGB444_MASK 0x10000
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_RGB444_SHIFT 16 
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_RGB444_BIT 0x1
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_RGB444_BITWIDTH 1
// VC0_RGB555 bitfiled (RW) Reset=0
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_RGB555_MASK 0x20000
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_RGB555_SHIFT 17 
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_RGB555_BIT 0x1
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_RGB555_BITWIDTH 1
// VC0_RGB565 bitfiled (RW) Reset=0
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_RGB565_MASK 0x40000
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_RGB565_SHIFT 18 
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_RGB565_BIT 0x1
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_RGB565_BITWIDTH 1
// VC0_RGB666 bitfiled (RW) Reset=0
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_RGB666_MASK 0x80000
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_RGB666_SHIFT 19 
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_RGB666_BIT 0x1
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_RGB666_BITWIDTH 1
// VC0_RGB888 bitfiled (RW) Reset=0
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_RGB888_MASK 0x100000
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_RGB888_SHIFT 20 
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_RGB888_BIT 0x1
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_RGB888_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX1_VC0_LN0_INT_STAT_RESERVED2_MASK 0xE00000
#define CAMIF_CRX1_VC0_LN0_INT_STAT_RESERVED2_SHIFT 21 
#define CAMIF_CRX1_VC0_LN0_INT_STAT_RESERVED2_BIT 0x7
#define CAMIF_CRX1_VC0_LN0_INT_STAT_RESERVED2_BITWIDTH 3
// VC0_RAW6 bitfiled (RW) Reset=0
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_RAW6_MASK 0x1000000
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_RAW6_SHIFT 24 
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_RAW6_BIT 0x1
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_RAW6_BITWIDTH 1
// VC0_RAW7 bitfiled (RW) Reset=0
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_RAW7_MASK 0x2000000
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_RAW7_SHIFT 25 
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_RAW7_BIT 0x1
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_RAW7_BITWIDTH 1
// VC0_RAW8 bitfiled (RW) Reset=0
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_RAW8_MASK 0x4000000
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_RAW8_SHIFT 26 
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_RAW8_BIT 0x1
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_RAW8_BITWIDTH 1
// VC0_RAW10 bitfiled (RW) Reset=0
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_RAW10_MASK 0x8000000
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_RAW10_SHIFT 27 
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_RAW10_BIT 0x1
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_RAW10_BITWIDTH 1
// VC0_RAW12 bitfiled (RW) Reset=0
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_RAW12_MASK 0x10000000
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_RAW12_SHIFT 28 
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_RAW12_BIT 0x1
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_RAW12_BITWIDTH 1
// VC0_RAW14 bitfiled (RW) Reset=0
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_RAW14_MASK 0x20000000
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_RAW14_SHIFT 29 
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_RAW14_BIT 0x1
#define CAMIF_CRX1_VC0_LN0_INT_STAT_VC0_RAW14_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX1_VC0_LN0_INT_STAT_RESERVED_MASK 0xC0000000
#define CAMIF_CRX1_VC0_LN0_INT_STAT_RESERVED_SHIFT 30 
#define CAMIF_CRX1_VC0_LN0_INT_STAT_RESERVED_BIT 0x3
#define CAMIF_CRX1_VC0_LN0_INT_STAT_RESERVED_BITWIDTH 2
// CRX1_VC0_LN1_INT_STAT Register
#define CAMIF_CRX1_VC0_LN1_INT_STAT_OFS          0x0000156C
// VC0_define1 bitfiled (RW) Reset=0
#define CAMIF_CRX1_VC0_LN1_INT_STAT_VC0_DEFINE1_MASK 0x1
#define CAMIF_CRX1_VC0_LN1_INT_STAT_VC0_DEFINE1_SHIFT 0 
#define CAMIF_CRX1_VC0_LN1_INT_STAT_VC0_DEFINE1_BIT 0x1
#define CAMIF_CRX1_VC0_LN1_INT_STAT_VC0_DEFINE1_BITWIDTH 1
// VC0_define2 bitfiled (RW) Reset=0
#define CAMIF_CRX1_VC0_LN1_INT_STAT_VC0_DEFINE2_MASK 0x2
#define CAMIF_CRX1_VC0_LN1_INT_STAT_VC0_DEFINE2_SHIFT 1 
#define CAMIF_CRX1_VC0_LN1_INT_STAT_VC0_DEFINE2_BIT 0x1
#define CAMIF_CRX1_VC0_LN1_INT_STAT_VC0_DEFINE2_BITWIDTH 1
// VC0_define3 bitfiled (RW) Reset=0
#define CAMIF_CRX1_VC0_LN1_INT_STAT_VC0_DEFINE3_MASK 0x4
#define CAMIF_CRX1_VC0_LN1_INT_STAT_VC0_DEFINE3_SHIFT 2 
#define CAMIF_CRX1_VC0_LN1_INT_STAT_VC0_DEFINE3_BIT 0x1
#define CAMIF_CRX1_VC0_LN1_INT_STAT_VC0_DEFINE3_BITWIDTH 1
// VC0_define4 bitfiled (RW) Reset=0
#define CAMIF_CRX1_VC0_LN1_INT_STAT_VC0_DEFINE4_MASK 0x8
#define CAMIF_CRX1_VC0_LN1_INT_STAT_VC0_DEFINE4_SHIFT 3 
#define CAMIF_CRX1_VC0_LN1_INT_STAT_VC0_DEFINE4_BIT 0x1
#define CAMIF_CRX1_VC0_LN1_INT_STAT_VC0_DEFINE4_BITWIDTH 1
// VC0_define5 bitfiled (RW) Reset=0
#define CAMIF_CRX1_VC0_LN1_INT_STAT_VC0_DEFINE5_MASK 0x10
#define CAMIF_CRX1_VC0_LN1_INT_STAT_VC0_DEFINE5_SHIFT 4 
#define CAMIF_CRX1_VC0_LN1_INT_STAT_VC0_DEFINE5_BIT 0x1
#define CAMIF_CRX1_VC0_LN1_INT_STAT_VC0_DEFINE5_BITWIDTH 1
// VC0_define6 bitfiled (RW) Reset=0
#define CAMIF_CRX1_VC0_LN1_INT_STAT_VC0_DEFINE6_MASK 0x20
#define CAMIF_CRX1_VC0_LN1_INT_STAT_VC0_DEFINE6_SHIFT 5 
#define CAMIF_CRX1_VC0_LN1_INT_STAT_VC0_DEFINE6_BIT 0x1
#define CAMIF_CRX1_VC0_LN1_INT_STAT_VC0_DEFINE6_BITWIDTH 1
// VC0_define7 bitfiled (RW) Reset=0
#define CAMIF_CRX1_VC0_LN1_INT_STAT_VC0_DEFINE7_MASK 0x40
#define CAMIF_CRX1_VC0_LN1_INT_STAT_VC0_DEFINE7_SHIFT 6 
#define CAMIF_CRX1_VC0_LN1_INT_STAT_VC0_DEFINE7_BIT 0x1
#define CAMIF_CRX1_VC0_LN1_INT_STAT_VC0_DEFINE7_BITWIDTH 1
// VC0_define8 bitfiled (RW) Reset=0
#define CAMIF_CRX1_VC0_LN1_INT_STAT_VC0_DEFINE8_MASK 0x80
#define CAMIF_CRX1_VC0_LN1_INT_STAT_VC0_DEFINE8_SHIFT 7 
#define CAMIF_CRX1_VC0_LN1_INT_STAT_VC0_DEFINE8_BIT 0x1
#define CAMIF_CRX1_VC0_LN1_INT_STAT_VC0_DEFINE8_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX1_VC0_LN1_INT_STAT_RESERVED_MASK 0xFFFFFF00
#define CAMIF_CRX1_VC0_LN1_INT_STAT_RESERVED_SHIFT 8 
#define CAMIF_CRX1_VC0_LN1_INT_STAT_RESERVED_BIT 0xFFFFFF
#define CAMIF_CRX1_VC0_LN1_INT_STAT_RESERVED_BITWIDTH 24
// CRX1_VC0_LN0_INT_MASK Register
#define CAMIF_CRX1_VC0_LN0_INT_MASK_OFS          0x00001570
// MaskVC0_Null bitfiled (RW) Reset=1
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_NULL_MASK 0x1
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_NULL_SHIFT 0 
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_NULL_BIT 0x1
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_NULL_BITWIDTH 1
// MaskVC0_Blank bitfiled (RW) Reset=1
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_BLANK_MASK 0x2
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_BLANK_SHIFT 1 
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_BLANK_BIT 0x1
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_BLANK_BITWIDTH 1
// MaskVC0_Embedded bitfiled (RW) Reset=1
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_EMBEDDED_MASK 0x4
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_EMBEDDED_SHIFT 2 
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_EMBEDDED_BIT 0x1
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_EMBEDDED_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CRX1_VC0_LN0_INT_MASK_RESERVED4_MASK 0xF8
#define CAMIF_CRX1_VC0_LN0_INT_MASK_RESERVED4_SHIFT 3 
#define CAMIF_CRX1_VC0_LN0_INT_MASK_RESERVED4_BIT 0x1F
#define CAMIF_CRX1_VC0_LN0_INT_MASK_RESERVED4_BITWIDTH 5
// MaskVC0_YUV420_8 bitfiled (RW) Reset=1
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_YUV420_8_MASK 0x100
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_YUV420_8_SHIFT 8 
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_YUV420_8_BIT 0x1
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_YUV420_8_BITWIDTH 1
// MaskVC0_YUV420_10 bitfiled (RW) Reset=1
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_YUV420_10_MASK 0x200
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_YUV420_10_SHIFT 9 
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_YUV420_10_BIT 0x1
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_YUV420_10_BITWIDTH 1
// MaskVC0_LegYUV420_8 bitfiled (RW) Reset=1
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_LEGYUV420_8_MASK 0x400
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_LEGYUV420_8_SHIFT 10 
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_LEGYUV420_8_BIT 0x1
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_LEGYUV420_8_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CRX1_VC0_LN0_INT_MASK_RESERVED3_MASK 0x800
#define CAMIF_CRX1_VC0_LN0_INT_MASK_RESERVED3_SHIFT 11 
#define CAMIF_CRX1_VC0_LN0_INT_MASK_RESERVED3_BIT 0x1
#define CAMIF_CRX1_VC0_LN0_INT_MASK_RESERVED3_BITWIDTH 1
// MaskVC0_YUV420_8_Chr bitfiled (RW) Reset=1
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_YUV420_8_CHR_MASK 0x1000
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_YUV420_8_CHR_SHIFT 12 
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_YUV420_8_CHR_BIT 0x1
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_YUV420_8_CHR_BITWIDTH 1
// MaskVC0_YUV420_10_Chr bitfiled (RW) Reset=1
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_YUV420_10_CHR_MASK 0x2000
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_YUV420_10_CHR_SHIFT 13 
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_YUV420_10_CHR_BIT 0x1
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_YUV420_10_CHR_BITWIDTH 1
// MaskVC0_YUV422_8 bitfiled (RW) Reset=1
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_YUV422_8_MASK 0x4000
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_YUV422_8_SHIFT 14 
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_YUV422_8_BIT 0x1
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_YUV422_8_BITWIDTH 1
// MaskVC0_YUV422_10 bitfiled (RW) Reset=1
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_YUV422_10_MASK 0x8000
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_YUV422_10_SHIFT 15 
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_YUV422_10_BIT 0x1
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_YUV422_10_BITWIDTH 1
// MaskVC0_RGB444 bitfiled (RW) Reset=1
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_RGB444_MASK 0x10000
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_RGB444_SHIFT 16 
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_RGB444_BIT 0x1
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_RGB444_BITWIDTH 1
// MaskVC0_RGB555 bitfiled (RW) Reset=1
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_RGB555_MASK 0x20000
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_RGB555_SHIFT 17 
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_RGB555_BIT 0x1
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_RGB555_BITWIDTH 1
// MaskVC0_RGB565 bitfiled (RW) Reset=1
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_RGB565_MASK 0x40000
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_RGB565_SHIFT 18 
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_RGB565_BIT 0x1
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_RGB565_BITWIDTH 1
// MaskVC0_RGB666 bitfiled (RW) Reset=1
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_RGB666_MASK 0x80000
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_RGB666_SHIFT 19 
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_RGB666_BIT 0x1
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_RGB666_BITWIDTH 1
// MaskVC0_RGB888 bitfiled (RW) Reset=1
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_RGB888_MASK 0x100000
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_RGB888_SHIFT 20 
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_RGB888_BIT 0x1
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_RGB888_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX1_VC0_LN0_INT_MASK_RESERVED2_MASK 0xE00000
#define CAMIF_CRX1_VC0_LN0_INT_MASK_RESERVED2_SHIFT 21 
#define CAMIF_CRX1_VC0_LN0_INT_MASK_RESERVED2_BIT 0x7
#define CAMIF_CRX1_VC0_LN0_INT_MASK_RESERVED2_BITWIDTH 3
// MaskVC0_RAW6 bitfiled (RW) Reset=1
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_RAW6_MASK 0x1000000
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_RAW6_SHIFT 24 
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_RAW6_BIT 0x1
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_RAW6_BITWIDTH 1
// MaskVC0_RAW7 bitfiled (RW) Reset=1
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_RAW7_MASK 0x2000000
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_RAW7_SHIFT 25 
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_RAW7_BIT 0x1
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_RAW7_BITWIDTH 1
// MaskVC0_RAW8 bitfiled (RW) Reset=1
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_RAW8_MASK 0x4000000
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_RAW8_SHIFT 26 
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_RAW8_BIT 0x1
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_RAW8_BITWIDTH 1
// MaskVC0_RAW10 bitfiled (RW) Reset=1
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_RAW10_MASK 0x8000000
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_RAW10_SHIFT 27 
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_RAW10_BIT 0x1
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_RAW10_BITWIDTH 1
// MaskVC0_RAW12 bitfiled (RW) Reset=1
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_RAW12_MASK 0x10000000
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_RAW12_SHIFT 28 
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_RAW12_BIT 0x1
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_RAW12_BITWIDTH 1
// MaskVC0_RAW14 bitfiled (RW) Reset=1
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_RAW14_MASK 0x20000000
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_RAW14_SHIFT 29 
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_RAW14_BIT 0x1
#define CAMIF_CRX1_VC0_LN0_INT_MASK_MASKVC0_RAW14_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX1_VC0_LN0_INT_MASK_RESERVED_MASK 0xC0000000
#define CAMIF_CRX1_VC0_LN0_INT_MASK_RESERVED_SHIFT 30 
#define CAMIF_CRX1_VC0_LN0_INT_MASK_RESERVED_BIT 0x3
#define CAMIF_CRX1_VC0_LN0_INT_MASK_RESERVED_BITWIDTH 2
// CRX1_VC0_LN1_INT_MASK Register
#define CAMIF_CRX1_VC0_LN1_INT_MASK_OFS          0x00001574
// MaskVC0_define1 bitfiled (RW) Reset=1
#define CAMIF_CRX1_VC0_LN1_INT_MASK_MASKVC0_DEFINE1_MASK 0x1
#define CAMIF_CRX1_VC0_LN1_INT_MASK_MASKVC0_DEFINE1_SHIFT 0 
#define CAMIF_CRX1_VC0_LN1_INT_MASK_MASKVC0_DEFINE1_BIT 0x1
#define CAMIF_CRX1_VC0_LN1_INT_MASK_MASKVC0_DEFINE1_BITWIDTH 1
// MaskVC0_define2 bitfiled (RW) Reset=1
#define CAMIF_CRX1_VC0_LN1_INT_MASK_MASKVC0_DEFINE2_MASK 0x2
#define CAMIF_CRX1_VC0_LN1_INT_MASK_MASKVC0_DEFINE2_SHIFT 1 
#define CAMIF_CRX1_VC0_LN1_INT_MASK_MASKVC0_DEFINE2_BIT 0x1
#define CAMIF_CRX1_VC0_LN1_INT_MASK_MASKVC0_DEFINE2_BITWIDTH 1
// MaskVC0_define3 bitfiled (RW) Reset=1
#define CAMIF_CRX1_VC0_LN1_INT_MASK_MASKVC0_DEFINE3_MASK 0x4
#define CAMIF_CRX1_VC0_LN1_INT_MASK_MASKVC0_DEFINE3_SHIFT 2 
#define CAMIF_CRX1_VC0_LN1_INT_MASK_MASKVC0_DEFINE3_BIT 0x1
#define CAMIF_CRX1_VC0_LN1_INT_MASK_MASKVC0_DEFINE3_BITWIDTH 1
// MaskVC0_define4 bitfiled (RW) Reset=1
#define CAMIF_CRX1_VC0_LN1_INT_MASK_MASKVC0_DEFINE4_MASK 0x8
#define CAMIF_CRX1_VC0_LN1_INT_MASK_MASKVC0_DEFINE4_SHIFT 3 
#define CAMIF_CRX1_VC0_LN1_INT_MASK_MASKVC0_DEFINE4_BIT 0x1
#define CAMIF_CRX1_VC0_LN1_INT_MASK_MASKVC0_DEFINE4_BITWIDTH 1
// MaskVC0_define5 bitfiled (RW) Reset=1
#define CAMIF_CRX1_VC0_LN1_INT_MASK_MASKVC0_DEFINE5_MASK 0x10
#define CAMIF_CRX1_VC0_LN1_INT_MASK_MASKVC0_DEFINE5_SHIFT 4 
#define CAMIF_CRX1_VC0_LN1_INT_MASK_MASKVC0_DEFINE5_BIT 0x1
#define CAMIF_CRX1_VC0_LN1_INT_MASK_MASKVC0_DEFINE5_BITWIDTH 1
// MaskVC0_define6 bitfiled (RW) Reset=1
#define CAMIF_CRX1_VC0_LN1_INT_MASK_MASKVC0_DEFINE6_MASK 0x20
#define CAMIF_CRX1_VC0_LN1_INT_MASK_MASKVC0_DEFINE6_SHIFT 5 
#define CAMIF_CRX1_VC0_LN1_INT_MASK_MASKVC0_DEFINE6_BIT 0x1
#define CAMIF_CRX1_VC0_LN1_INT_MASK_MASKVC0_DEFINE6_BITWIDTH 1
// MaskVC0_define7 bitfiled (RW) Reset=1
#define CAMIF_CRX1_VC0_LN1_INT_MASK_MASKVC0_DEFINE7_MASK 0x40
#define CAMIF_CRX1_VC0_LN1_INT_MASK_MASKVC0_DEFINE7_SHIFT 6 
#define CAMIF_CRX1_VC0_LN1_INT_MASK_MASKVC0_DEFINE7_BIT 0x1
#define CAMIF_CRX1_VC0_LN1_INT_MASK_MASKVC0_DEFINE7_BITWIDTH 1
// MaskVC0_define8 bitfiled (RW) Reset=1
#define CAMIF_CRX1_VC0_LN1_INT_MASK_MASKVC0_DEFINE8_MASK 0x80
#define CAMIF_CRX1_VC0_LN1_INT_MASK_MASKVC0_DEFINE8_SHIFT 7 
#define CAMIF_CRX1_VC0_LN1_INT_MASK_MASKVC0_DEFINE8_BIT 0x1
#define CAMIF_CRX1_VC0_LN1_INT_MASK_MASKVC0_DEFINE8_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX1_VC0_LN1_INT_MASK_RESERVED_MASK 0xFFFFFF00
#define CAMIF_CRX1_VC0_LN1_INT_MASK_RESERVED_SHIFT 8 
#define CAMIF_CRX1_VC0_LN1_INT_MASK_RESERVED_BIT 0xFFFFFF
#define CAMIF_CRX1_VC0_LN1_INT_MASK_RESERVED_BITWIDTH 24
// CRX1_RCV_PKT_HEADER Register
#define CAMIF_CRX1_RCV_PKT_HEADER_OFS            0x000015B0
// LatestDT bitfiled (RO) Reset=0
#define CAMIF_CRX1_RCV_PKT_HEADER_LATESTDT_MASK  0x3F
#define CAMIF_CRX1_RCV_PKT_HEADER_LATESTDT_SHIFT 0 
#define CAMIF_CRX1_RCV_PKT_HEADER_LATESTDT_BIT   0x3F
#define CAMIF_CRX1_RCV_PKT_HEADER_LATESTDT_BITWIDTH 6
// LatestVC bitfiled (RO) Reset=0
#define CAMIF_CRX1_RCV_PKT_HEADER_LATESTVC_MASK  0xC0
#define CAMIF_CRX1_RCV_PKT_HEADER_LATESTVC_SHIFT 6 
#define CAMIF_CRX1_RCV_PKT_HEADER_LATESTVC_BIT   0x3
#define CAMIF_CRX1_RCV_PKT_HEADER_LATESTVC_BITWIDTH 2
// LatestWC0Data bitfiled (RO) Reset=0
#define CAMIF_CRX1_RCV_PKT_HEADER_LATESTWC0DATA_MASK 0xFF00
#define CAMIF_CRX1_RCV_PKT_HEADER_LATESTWC0DATA_SHIFT 8 
#define CAMIF_CRX1_RCV_PKT_HEADER_LATESTWC0DATA_BIT 0xFF
#define CAMIF_CRX1_RCV_PKT_HEADER_LATESTWC0DATA_BITWIDTH 8
// LatestWC1Data bitfiled (RO) Reset=0
#define CAMIF_CRX1_RCV_PKT_HEADER_LATESTWC1DATA_MASK 0xFF0000
#define CAMIF_CRX1_RCV_PKT_HEADER_LATESTWC1DATA_SHIFT 16 
#define CAMIF_CRX1_RCV_PKT_HEADER_LATESTWC1DATA_BIT 0xFF
#define CAMIF_CRX1_RCV_PKT_HEADER_LATESTWC1DATA_BITWIDTH 8
// LatestECC bitfiled (RO) Reset=0
#define CAMIF_CRX1_RCV_PKT_HEADER_LATESTECC_MASK 0xFF000000
#define CAMIF_CRX1_RCV_PKT_HEADER_LATESTECC_SHIFT 24 
#define CAMIF_CRX1_RCV_PKT_HEADER_LATESTECC_BIT  0xFF
#define CAMIF_CRX1_RCV_PKT_HEADER_LATESTECC_BITWIDTH 8
// CRX1_VC0_FNLN_STAT Register
#define CAMIF_CRX1_VC0_FNLN_STAT_OFS             0x000015B4
// VC0_LN bitfiled (RO) Reset=0
#define CAMIF_CRX1_VC0_FNLN_STAT_VC0_LN_MASK     0xFFFF
#define CAMIF_CRX1_VC0_FNLN_STAT_VC0_LN_SHIFT    0 
#define CAMIF_CRX1_VC0_FNLN_STAT_VC0_LN_BIT      0xFFFF
#define CAMIF_CRX1_VC0_FNLN_STAT_VC0_LN_BITWIDTH 16
// VC0_FN bitfiled (RO) Reset=0
#define CAMIF_CRX1_VC0_FNLN_STAT_VC0_FN_MASK     0xFFFF0000
#define CAMIF_CRX1_VC0_FNLN_STAT_VC0_FN_SHIFT    16 
#define CAMIF_CRX1_VC0_FNLN_STAT_VC0_FN_BIT      0xFFFF
#define CAMIF_CRX1_VC0_FNLN_STAT_VC0_FN_BITWIDTH 16
// CRX2_CDSIRX_CLKEN Register
#define CAMIF_CRX2_CDSIRX_CLKEN_OFS              0x00001808
// CDSIRXEn bitfiled (RW) Reset=0
#define CAMIF_CRX2_CDSIRX_CLKEN_CDSIRXEN_MASK    0x1
#define CAMIF_CRX2_CDSIRX_CLKEN_CDSIRXEN_SHIFT   0 
#define CAMIF_CRX2_CDSIRX_CLKEN_CDSIRXEN_BIT     0x1
#define CAMIF_CRX2_CDSIRX_CLKEN_CDSIRXEN_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX2_CDSIRX_CLKEN_RESERVED_MASK    0xFFFFFFFE
#define CAMIF_CRX2_CDSIRX_CLKEN_RESERVED_SHIFT   1 
#define CAMIF_CRX2_CDSIRX_CLKEN_RESERVED_BIT     0x7FFFFFFF
#define CAMIF_CRX2_CDSIRX_CLKEN_RESERVED_BITWIDTH 31
// CRX2_CDSIRX_CLKSEL Register
#define CAMIF_CRX2_CDSIRX_CLKSEL_OFS             0x0000180C
// PPIHsRxClkEn bitfiled (RW) Reset=0
#define CAMIF_CRX2_CDSIRX_CLKSEL_PPIHSRXCLKEN_MASK 0x1
#define CAMIF_CRX2_CDSIRX_CLKSEL_PPIHSRXCLKEN_SHIFT 0 
#define CAMIF_CRX2_CDSIRX_CLKSEL_PPIHSRXCLKEN_BIT 0x1
#define CAMIF_CRX2_CDSIRX_CLKSEL_PPIHSRXCLKEN_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX2_CDSIRX_CLKSEL_RESERVED2_MASK  0xFE
#define CAMIF_CRX2_CDSIRX_CLKSEL_RESERVED2_SHIFT 1 
#define CAMIF_CRX2_CDSIRX_CLKSEL_RESERVED2_BIT   0x7F
#define CAMIF_CRX2_CDSIRX_CLKSEL_RESERVED2_BITWIDTH 7
// PPIHsRxClkSel bitfiled (RW) Reset=0
#define CAMIF_CRX2_CDSIRX_CLKSEL_PPIHSRXCLKSEL_MASK 0x300
#define CAMIF_CRX2_CDSIRX_CLKSEL_PPIHSRXCLKSEL_SHIFT 8 
#define CAMIF_CRX2_CDSIRX_CLKSEL_PPIHSRXCLKSEL_BIT 0x3
#define CAMIF_CRX2_CDSIRX_CLKSEL_PPIHSRXCLKSEL_BITWIDTH 2
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX2_CDSIRX_CLKSEL_RESERVED_MASK   0xFFFFFC00
#define CAMIF_CRX2_CDSIRX_CLKSEL_RESERVED_SHIFT  10 
#define CAMIF_CRX2_CDSIRX_CLKSEL_RESERVED_BIT    0x3FFFFF
#define CAMIF_CRX2_CDSIRX_CLKSEL_RESERVED_BITWIDTH 22
// CRX2_MODE_CONFIG Register
#define CAMIF_CRX2_MODE_CONFIG_OFS               0x00001810
// CSI2Mode bitfiled (RW) Reset=0
#define CAMIF_CRX2_MODE_CONFIG_CSI2MODE_MASK     0x1
#define CAMIF_CRX2_MODE_CONFIG_CSI2MODE_SHIFT    0 
#define CAMIF_CRX2_MODE_CONFIG_CSI2MODE_BIT      0x1
#define CAMIF_CRX2_MODE_CONFIG_CSI2MODE_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX2_MODE_CONFIG_RESERVED_MASK     0xFFFFFFFE
#define CAMIF_CRX2_MODE_CONFIG_RESERVED_SHIFT    1 
#define CAMIF_CRX2_MODE_CONFIG_RESERVED_BIT      0x7FFFFFFF
#define CAMIF_CRX2_MODE_CONFIG_RESERVED_BITWIDTH 31
// CRX2_CDSIRX_SYSTEM_INIT Register
#define CAMIF_CRX2_CDSIRX_SYSTEM_INIT_OFS        0x00001814
// SysInit bitfiled (RW) Reset=0
#define CAMIF_CRX2_CDSIRX_SYSTEM_INIT_SYSINIT_MASK 0x1
#define CAMIF_CRX2_CDSIRX_SYSTEM_INIT_SYSINIT_SHIFT 0 
#define CAMIF_CRX2_CDSIRX_SYSTEM_INIT_SYSINIT_BIT 0x1
#define CAMIF_CRX2_CDSIRX_SYSTEM_INIT_SYSINIT_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX2_CDSIRX_SYSTEM_INIT_RESERVED_MASK 0xFFFFFFFE
#define CAMIF_CRX2_CDSIRX_SYSTEM_INIT_RESERVED_SHIFT 1 
#define CAMIF_CRX2_CDSIRX_SYSTEM_INIT_RESERVED_BIT 0x7FFFFFFF
#define CAMIF_CRX2_CDSIRX_SYSTEM_INIT_RESERVED_BITWIDTH 31
// CRX2_LANE_ENABLE Register
#define CAMIF_CRX2_LANE_ENABLE_OFS               0x00001818
// DTLaneEn bitfiled (RW) Reset=0
#define CAMIF_CRX2_LANE_ENABLE_DTLANEEN_MASK     0x7
#define CAMIF_CRX2_LANE_ENABLE_DTLANEEN_SHIFT    0 
#define CAMIF_CRX2_LANE_ENABLE_DTLANEEN_BIT      0x7
#define CAMIF_CRX2_LANE_ENABLE_DTLANEEN_BITWIDTH 3
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX2_LANE_ENABLE_RESERVED2_MASK    0x8
#define CAMIF_CRX2_LANE_ENABLE_RESERVED2_SHIFT   3 
#define CAMIF_CRX2_LANE_ENABLE_RESERVED2_BIT     0x1
#define CAMIF_CRX2_LANE_ENABLE_RESERVED2_BITWIDTH 1
// CLaneEn bitfiled (RW) Reset=0
#define CAMIF_CRX2_LANE_ENABLE_CLANEEN_MASK      0x10
#define CAMIF_CRX2_LANE_ENABLE_CLANEEN_SHIFT     4 
#define CAMIF_CRX2_LANE_ENABLE_CLANEEN_BIT       0x1
#define CAMIF_CRX2_LANE_ENABLE_CLANEEN_BITWIDTH  1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX2_LANE_ENABLE_RESERVED_MASK     0xFFFFFFE0
#define CAMIF_CRX2_LANE_ENABLE_RESERVED_SHIFT    5 
#define CAMIF_CRX2_LANE_ENABLE_RESERVED_BIT      0x7FFFFFF
#define CAMIF_CRX2_LANE_ENABLE_RESERVED_BITWIDTH 27
// CRX2_VC_ENABLE Register
#define CAMIF_CRX2_VC_ENABLE_OFS                 0x0000181C
// VC0En bitfiled (RW) Reset=1
#define CAMIF_CRX2_VC_ENABLE_VC0EN_MASK          0x1
#define CAMIF_CRX2_VC_ENABLE_VC0EN_SHIFT         0 
#define CAMIF_CRX2_VC_ENABLE_VC0EN_BIT           0x1
#define CAMIF_CRX2_VC_ENABLE_VC0EN_BITWIDTH      1
// VC1En bitfiled (RW) Reset=1
#define CAMIF_CRX2_VC_ENABLE_VC1EN_MASK          0x2
#define CAMIF_CRX2_VC_ENABLE_VC1EN_SHIFT         1 
#define CAMIF_CRX2_VC_ENABLE_VC1EN_BIT           0x1
#define CAMIF_CRX2_VC_ENABLE_VC1EN_BITWIDTH      1
// VC2En bitfiled (RW) Reset=1
#define CAMIF_CRX2_VC_ENABLE_VC2EN_MASK          0x4
#define CAMIF_CRX2_VC_ENABLE_VC2EN_SHIFT         2 
#define CAMIF_CRX2_VC_ENABLE_VC2EN_BIT           0x1
#define CAMIF_CRX2_VC_ENABLE_VC2EN_BITWIDTH      1
// VC3En bitfiled (RW) Reset=1
#define CAMIF_CRX2_VC_ENABLE_VC3EN_MASK          0x8
#define CAMIF_CRX2_VC_ENABLE_VC3EN_SHIFT         3 
#define CAMIF_CRX2_VC_ENABLE_VC3EN_BIT           0x1
#define CAMIF_CRX2_VC_ENABLE_VC3EN_BITWIDTH      1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX2_VC_ENABLE_RESERVED_MASK       0xFFFFFFF0
#define CAMIF_CRX2_VC_ENABLE_RESERVED_SHIFT      4 
#define CAMIF_CRX2_VC_ENABLE_RESERVED_BIT        0xFFFFFFF
#define CAMIF_CRX2_VC_ENABLE_RESERVED_BITWIDTH   28
// CRX2_CDSIRX_START Register
#define CAMIF_CRX2_CDSIRX_START_OFS              0x00001820
// CDSIRXStart bitfiled (RW) Reset=0
#define CAMIF_CRX2_CDSIRX_START_CDSIRXSTART_MASK 0x1
#define CAMIF_CRX2_CDSIRX_START_CDSIRXSTART_SHIFT 0 
#define CAMIF_CRX2_CDSIRX_START_CDSIRXSTART_BIT  0x1
#define CAMIF_CRX2_CDSIRX_START_CDSIRXSTART_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX2_CDSIRX_START_RESERVED_MASK    0xFFFFFFFE
#define CAMIF_CRX2_CDSIRX_START_RESERVED_SHIFT   1 
#define CAMIF_CRX2_CDSIRX_START_RESERVED_BIT     0x7FFFFFFF
#define CAMIF_CRX2_CDSIRX_START_RESERVED_BITWIDTH 31
// CRX2_LINE_INIT_COUNT Register
#define CAMIF_CRX2_LINE_INIT_COUNT_OFS           0x00001824
// LINEINITCNT bitfiled (RW) Reset=0
#define CAMIF_CRX2_LINE_INIT_COUNT_LINEINITCNT_MASK 0xFFFF
#define CAMIF_CRX2_LINE_INIT_COUNT_LINEINITCNT_SHIFT 0 
#define CAMIF_CRX2_LINE_INIT_COUNT_LINEINITCNT_BIT 0xFFFF
#define CAMIF_CRX2_LINE_INIT_COUNT_LINEINITCNT_BITWIDTH 16
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX2_LINE_INIT_COUNT_RESERVED_MASK 0xFFFF0000
#define CAMIF_CRX2_LINE_INIT_COUNT_RESERVED_SHIFT 16 
#define CAMIF_CRX2_LINE_INIT_COUNT_RESERVED_BIT  0xFFFF
#define CAMIF_CRX2_LINE_INIT_COUNT_RESERVED_BITWIDTH 16
// CRX2_HSRXTO_COUNT Register
#define CAMIF_CRX2_HSRXTO_COUNT_OFS              0x00001828
// HSToCnt bitfiled (RW) Reset=0
#define CAMIF_CRX2_HSRXTO_COUNT_HSTOCNT_MASK     0xFFFFFFFF
#define CAMIF_CRX2_HSRXTO_COUNT_HSTOCNT_SHIFT    0 
#define CAMIF_CRX2_HSRXTO_COUNT_HSTOCNT_BIT      0xFFFFFFFF
#define CAMIF_CRX2_HSRXTO_COUNT_HSTOCNT_BITWIDTH 32
// CRX2_FUNC_ENABLE Register
#define CAMIF_CRX2_FUNC_ENABLE_OFS               0x0000182C
// HSTOCntEn bitfiled (RW) Reset=0
#define CAMIF_CRX2_FUNC_ENABLE_HSTOCNTEN_MASK    0x1
#define CAMIF_CRX2_FUNC_ENABLE_HSTOCNTEN_SHIFT   0 
#define CAMIF_CRX2_FUNC_ENABLE_HSTOCNTEN_BIT     0x1
#define CAMIF_CRX2_FUNC_ENABLE_HSTOCNTEN_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CRX2_FUNC_ENABLE_RESERVED4_MASK    0xF0
#define CAMIF_CRX2_FUNC_ENABLE_RESERVED4_SHIFT   4 
#define CAMIF_CRX2_FUNC_ENABLE_RESERVED4_BIT     0xF
#define CAMIF_CRX2_FUNC_ENABLE_RESERVED4_BITWIDTH 4
// LPRXSTATEINTSTATEEn bitfiled (RW) Reset=0
#define CAMIF_CRX2_FUNC_ENABLE_LPRXSTATEINTSTATEEN_MASK 0x100
#define CAMIF_CRX2_FUNC_ENABLE_LPRXSTATEINTSTATEEN_SHIFT 8 
#define CAMIF_CRX2_FUNC_ENABLE_LPRXSTATEINTSTATEEN_BIT 0x1
#define CAMIF_CRX2_FUNC_ENABLE_LPRXSTATEINTSTATEEN_BITWIDTH 1
// RXERRINTSTATEEn bitfiled (RW) Reset=0
#define CAMIF_CRX2_FUNC_ENABLE_RXERRINTSTATEEN_MASK 0x400
#define CAMIF_CRX2_FUNC_ENABLE_RXERRINTSTATEEN_SHIFT 10 
#define CAMIF_CRX2_FUNC_ENABLE_RXERRINTSTATEEN_BIT 0x1
#define CAMIF_CRX2_FUNC_ENABLE_RXERRINTSTATEEN_BITWIDTH 1
// SHTPKTINTSTATEEn bitfiled (RW) Reset=0
#define CAMIF_CRX2_FUNC_ENABLE_SHTPKTINTSTATEEN_MASK 0x2000
#define CAMIF_CRX2_FUNC_ENABLE_SHTPKTINTSTATEEN_SHIFT 13 
#define CAMIF_CRX2_FUNC_ENABLE_SHTPKTINTSTATEEN_BIT 0x1
#define CAMIF_CRX2_FUNC_ENABLE_SHTPKTINTSTATEEN_BITWIDTH 1
// LNGPKTINTSTATEEn bitfiled (RW) Reset=0
#define CAMIF_CRX2_FUNC_ENABLE_LNGPKTINTSTATEEN_MASK 0x4000
#define CAMIF_CRX2_FUNC_ENABLE_LNGPKTINTSTATEEN_SHIFT 14 
#define CAMIF_CRX2_FUNC_ENABLE_LNGPKTINTSTATEEN_BIT 0x1
#define CAMIF_CRX2_FUNC_ENABLE_LNGPKTINTSTATEEN_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CRX2_FUNC_ENABLE_RESERVED3_MASK    0x8000
#define CAMIF_CRX2_FUNC_ENABLE_RESERVED3_SHIFT   15 
#define CAMIF_CRX2_FUNC_ENABLE_RESERVED3_BIT     0x1
#define CAMIF_CRX2_FUNC_ENABLE_RESERVED3_BITWIDTH 1
// LPRXSTATEEn bitfiled (RW) Reset=0
#define CAMIF_CRX2_FUNC_ENABLE_LPRXSTATEEN_MASK  0x10000
#define CAMIF_CRX2_FUNC_ENABLE_LPRXSTATEEN_SHIFT 16 
#define CAMIF_CRX2_FUNC_ENABLE_LPRXSTATEEN_BIT   0x1
#define CAMIF_CRX2_FUNC_ENABLE_LPRXSTATEEN_BITWIDTH 1
// RXERRINTEn bitfiled (RW) Reset=0
#define CAMIF_CRX2_FUNC_ENABLE_RXERRINTEN_MASK   0x40000
#define CAMIF_CRX2_FUNC_ENABLE_RXERRINTEN_SHIFT  18 
#define CAMIF_CRX2_FUNC_ENABLE_RXERRINTEN_BIT    0x1
#define CAMIF_CRX2_FUNC_ENABLE_RXERRINTEN_BITWIDTH 1
// SHTPKTINTEn bitfiled (RW) Reset=0
#define CAMIF_CRX2_FUNC_ENABLE_SHTPKTINTEN_MASK  0x200000
#define CAMIF_CRX2_FUNC_ENABLE_SHTPKTINTEN_SHIFT 21 
#define CAMIF_CRX2_FUNC_ENABLE_SHTPKTINTEN_BIT   0x1
#define CAMIF_CRX2_FUNC_ENABLE_SHTPKTINTEN_BITWIDTH 1
// LNGPKTINTEn bitfiled (RW) Reset=0
#define CAMIF_CRX2_FUNC_ENABLE_LNGPKTINTEN_MASK  0x400000
#define CAMIF_CRX2_FUNC_ENABLE_LNGPKTINTEN_SHIFT 22 
#define CAMIF_CRX2_FUNC_ENABLE_LNGPKTINTEN_BIT   0x1
#define CAMIF_CRX2_FUNC_ENABLE_LNGPKTINTEN_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX2_FUNC_ENABLE_RESERVED2_MASK    0x800000
#define CAMIF_CRX2_FUNC_ENABLE_RESERVED2_SHIFT   23 
#define CAMIF_CRX2_FUNC_ENABLE_RESERVED2_BIT     0x1
#define CAMIF_CRX2_FUNC_ENABLE_RESERVED2_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX2_FUNC_ENABLE_RESERVED_MASK     0x7E000000
#define CAMIF_CRX2_FUNC_ENABLE_RESERVED_SHIFT    25 
#define CAMIF_CRX2_FUNC_ENABLE_RESERVED_BIT      0x3F
#define CAMIF_CRX2_FUNC_ENABLE_RESERVED_BITWIDTH 6
// DebugMdEn bitfiled (RW) Reset=0
#define CAMIF_CRX2_FUNC_ENABLE_DEBUGMDEN_MASK    0x80000000
#define CAMIF_CRX2_FUNC_ENABLE_DEBUGMDEN_SHIFT   31 
#define CAMIF_CRX2_FUNC_ENABLE_DEBUGMDEN_BIT     0x1
#define CAMIF_CRX2_FUNC_ENABLE_DEBUGMDEN_BITWIDTH 1
// CRX2_FUNC_MODE Register
#define CAMIF_CRX2_FUNC_MODE_OFS                 0x00001840
// EoTpEn bitfiled (RW) Reset=0
#define CAMIF_CRX2_FUNC_MODE_EOTPEN_MASK         0x1
#define CAMIF_CRX2_FUNC_MODE_EOTPEN_SHIFT        0 
#define CAMIF_CRX2_FUNC_MODE_EOTPEN_BIT          0x1
#define CAMIF_CRX2_FUNC_MODE_EOTPEN_BITWIDTH     1
// BlankPktRcvEn bitfiled (RW) Reset=0
#define CAMIF_CRX2_FUNC_MODE_BLANKPKTRCVEN_MASK  0x2
#define CAMIF_CRX2_FUNC_MODE_BLANKPKTRCVEN_SHIFT 1 
#define CAMIF_CRX2_FUNC_MODE_BLANKPKTRCVEN_BIT   0x1
#define CAMIF_CRX2_FUNC_MODE_BLANKPKTRCVEN_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX2_FUNC_MODE_RESERVED2_MASK      0xFC
#define CAMIF_CRX2_FUNC_MODE_RESERVED2_SHIFT     2 
#define CAMIF_CRX2_FUNC_MODE_RESERVED2_BIT       0x3F
#define CAMIF_CRX2_FUNC_MODE_RESERVED2_BITWIDTH  6
// LpToAutoRxMd bitfiled (RW) Reset=0
#define CAMIF_CRX2_FUNC_MODE_LPTOAUTORXMD_MASK   0x100
#define CAMIF_CRX2_FUNC_MODE_LPTOAUTORXMD_SHIFT  8 
#define CAMIF_CRX2_FUNC_MODE_LPTOAUTORXMD_BIT    0x1
#define CAMIF_CRX2_FUNC_MODE_LPTOAUTORXMD_BITWIDTH 1
// HsToAutoRxMd bitfiled (RW) Reset=0
#define CAMIF_CRX2_FUNC_MODE_HSTOAUTORXMD_MASK   0x200
#define CAMIF_CRX2_FUNC_MODE_HSTOAUTORXMD_SHIFT  9 
#define CAMIF_CRX2_FUNC_MODE_HSTOAUTORXMD_BIT    0x1
#define CAMIF_CRX2_FUNC_MODE_HSTOAUTORXMD_BITWIDTH 1
// CntAutoRxMd bitfiled (RW) Reset=0
#define CAMIF_CRX2_FUNC_MODE_CNTAUTORXMD_MASK    0x400
#define CAMIF_CRX2_FUNC_MODE_CNTAUTORXMD_SHIFT   10 
#define CAMIF_CRX2_FUNC_MODE_CNTAUTORXMD_BIT     0x1
#define CAMIF_CRX2_FUNC_MODE_CNTAUTORXMD_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX2_FUNC_MODE_RESERVED_MASK       0xFFFFF800
#define CAMIF_CRX2_FUNC_MODE_RESERVED_SHIFT      11 
#define CAMIF_CRX2_FUNC_MODE_RESERVED_BIT        0x1FFFFF
#define CAMIF_CRX2_FUNC_MODE_RESERVED_BITWIDTH   21
// CRX2_LPRX_STATE_INT_STAT Register
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_OFS       0x00001844
// LineInitDone bitfiled (RW) Reset=0
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_LINEINITDONE_MASK 0x1
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_LINEINITDONE_SHIFT 0 
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_LINEINITDONE_BIT 0x1
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_LINEINITDONE_BITWIDTH 1
// reserved5 bitfiled (RO) Reset=0
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_RESERVED5_MASK 0x2
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_RESERVED5_SHIFT 1 
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_RESERVED5_BIT 0x1
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_RESERVED5_BITWIDTH 1
// AutoCalDone bitfiled (RW) Reset=0
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_AUTOCALDONE_MASK 0x10
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_AUTOCALDONE_SHIFT 4 
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_AUTOCALDONE_BIT 0x1
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_AUTOCALDONE_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_RESERVED4_MASK 0xE0
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_RESERVED4_SHIFT 5 
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_RESERVED4_BIT 0x7
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_RESERVED4_BITWIDTH 3
// D0StopRise bitfiled (RW) Reset=0
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_D0STOPRISE_MASK 0x100
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_D0STOPRISE_SHIFT 8 
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_D0STOPRISE_BIT 0x1
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_D0STOPRISE_BITWIDTH 1
// D1StopRise bitfiled (RW) Reset=0
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_D1STOPRISE_MASK 0x200
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_D1STOPRISE_SHIFT 9 
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_D1STOPRISE_BIT 0x1
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_D1STOPRISE_BITWIDTH 1
// D2StopRise bitfiled (RW) Reset=0
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_D2STOPRISE_MASK 0x400
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_D2STOPRISE_SHIFT 10 
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_D2STOPRISE_BIT 0x1
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_D2STOPRISE_BITWIDTH 1
// D3StopRise bitfiled (RW) Reset=0
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_D3STOPRISE_MASK 0x800
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_D3STOPRISE_SHIFT 11 
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_D3STOPRISE_BIT 0x1
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_D3STOPRISE_BITWIDTH 1
// CLStopRise bitfiled (RW) Reset=0
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_CLSTOPRISE_MASK 0x1000
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_CLSTOPRISE_SHIFT 12 
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_CLSTOPRISE_BIT 0x1
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_CLSTOPRISE_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_RESERVED3_MASK 0xE000
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_RESERVED3_SHIFT 13 
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_RESERVED3_BIT 0x7
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_RESERVED3_BITWIDTH 3
// D0UlpsEnter bitfiled (RW) Reset=0
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_D0ULPSENTER_MASK 0x10000
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_D0ULPSENTER_SHIFT 16 
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_D0ULPSENTER_BIT 0x1
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_D0ULPSENTER_BITWIDTH 1
// D1UlpsEnter bitfiled (RW) Reset=0
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_D1ULPSENTER_MASK 0x20000
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_D1ULPSENTER_SHIFT 17 
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_D1ULPSENTER_BIT 0x1
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_D1ULPSENTER_BITWIDTH 1
// D2UlpsEnter bitfiled (RW) Reset=0
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_D2ULPSENTER_MASK 0x40000
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_D2ULPSENTER_SHIFT 18 
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_D2ULPSENTER_BIT 0x1
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_D2ULPSENTER_BITWIDTH 1
// D3UlpsEnter bitfiled (RW) Reset=0
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_D3ULPSENTER_MASK 0x80000
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_D3ULPSENTER_SHIFT 19 
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_D3ULPSENTER_BIT 0x1
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_D3ULPSENTER_BITWIDTH 1
// CLUlpsEnter bitfiled (RW) Reset=0
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_CLULPSENTER_MASK 0x100000
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_CLULPSENTER_SHIFT 20 
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_CLULPSENTER_BIT 0x1
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_CLULPSENTER_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_RESERVED2_MASK 0xE00000
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_RESERVED2_SHIFT 21 
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_RESERVED2_BIT 0x7
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_RESERVED2_BITWIDTH 3
// D0UlpsExit bitfiled (RW) Reset=0
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_D0ULPSEXIT_MASK 0x1000000
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_D0ULPSEXIT_SHIFT 24 
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_D0ULPSEXIT_BIT 0x1
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_D0ULPSEXIT_BITWIDTH 1
// D1UlpsExit bitfiled (RW) Reset=0
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_D1ULPSEXIT_MASK 0x2000000
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_D1ULPSEXIT_SHIFT 25 
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_D1ULPSEXIT_BIT 0x1
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_D1ULPSEXIT_BITWIDTH 1
// D2UlpsExit bitfiled (RW) Reset=0
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_D2ULPSEXIT_MASK 0x4000000
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_D2ULPSEXIT_SHIFT 26 
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_D2ULPSEXIT_BIT 0x1
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_D2ULPSEXIT_BITWIDTH 1
// D3UlpsExit bitfiled (RW) Reset=0
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_D3ULPSEXIT_MASK 0x8000000
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_D3ULPSEXIT_SHIFT 27 
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_D3ULPSEXIT_BIT 0x1
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_D3ULPSEXIT_BITWIDTH 1
// CLU1psExit bitfiled (RW) Reset=0
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_CLU1PSEXIT_MASK 0x10000000
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_CLU1PSEXIT_SHIFT 28 
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_CLU1PSEXIT_BIT 0x1
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_CLU1PSEXIT_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_RESERVED_MASK 0xE0000000
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_RESERVED_SHIFT 29 
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_RESERVED_BIT 0x7
#define CAMIF_CRX2_LPRX_STATE_INT_STAT_RESERVED_BITWIDTH 3
// CRX2_LPRX_STATE_INT_MASK Register
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_OFS       0x00001848
// MaskLineInitDone bitfiled (RW) Reset=0
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKLINEINITDONE_MASK 0x1
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKLINEINITDONE_SHIFT 0 
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKLINEINITDONE_BIT 0x1
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKLINEINITDONE_BITWIDTH 1
// reserved5 bitfiled (RO) Reset=0
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_RESERVED5_MASK 0x2
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_RESERVED5_SHIFT 1 
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_RESERVED5_BIT 0x1
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_RESERVED5_BITWIDTH 1
// MaskAutoCalDone bitfiled (RW) Reset=1
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKAUTOCALDONE_MASK 0x10
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKAUTOCALDONE_SHIFT 4 
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKAUTOCALDONE_BIT 0x1
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKAUTOCALDONE_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_RESERVED4_MASK 0xE0
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_RESERVED4_SHIFT 5 
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_RESERVED4_BIT 0x7
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_RESERVED4_BITWIDTH 3
// MaskD0StopRise bitfiled (RW) Reset=1
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKD0STOPRISE_MASK 0x100
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKD0STOPRISE_SHIFT 8 
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKD0STOPRISE_BIT 0x1
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKD0STOPRISE_BITWIDTH 1
// MaskD1StopRise bitfiled (RW) Reset=1
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKD1STOPRISE_MASK 0x200
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKD1STOPRISE_SHIFT 9 
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKD1STOPRISE_BIT 0x1
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKD1STOPRISE_BITWIDTH 1
// MaskD2StopRise bitfiled (RW) Reset=1
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKD2STOPRISE_MASK 0x400
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKD2STOPRISE_SHIFT 10 
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKD2STOPRISE_BIT 0x1
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKD2STOPRISE_BITWIDTH 1
// MaskD3StopRise bitfiled (RW) Reset=1
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKD3STOPRISE_MASK 0x800
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKD3STOPRISE_SHIFT 11 
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKD3STOPRISE_BIT 0x1
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKD3STOPRISE_BITWIDTH 1
// MaskCLStopRise bitfiled (RW) Reset=1
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKCLSTOPRISE_MASK 0x1000
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKCLSTOPRISE_SHIFT 12 
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKCLSTOPRISE_BIT 0x1
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKCLSTOPRISE_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_RESERVED3_MASK 0xE000
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_RESERVED3_SHIFT 13 
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_RESERVED3_BIT 0x7
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_RESERVED3_BITWIDTH 3
// MaskD0UlpsEnter bitfiled (RW) Reset=1
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKD0ULPSENTER_MASK 0x10000
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKD0ULPSENTER_SHIFT 16 
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKD0ULPSENTER_BIT 0x1
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKD0ULPSENTER_BITWIDTH 1
// MaskD1UlpsEnter bitfiled (RW) Reset=1
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKD1ULPSENTER_MASK 0x20000
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKD1ULPSENTER_SHIFT 17 
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKD1ULPSENTER_BIT 0x1
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKD1ULPSENTER_BITWIDTH 1
// MaskD2UlpsEnter bitfiled (RW) Reset=1
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKD2ULPSENTER_MASK 0x40000
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKD2ULPSENTER_SHIFT 18 
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKD2ULPSENTER_BIT 0x1
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKD2ULPSENTER_BITWIDTH 1
// MaskD3UlpsEnter bitfiled (RW) Reset=1
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKD3ULPSENTER_MASK 0x80000
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKD3ULPSENTER_SHIFT 19 
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKD3ULPSENTER_BIT 0x1
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKD3ULPSENTER_BITWIDTH 1
// MaskCLUlpsEnter bitfiled (RW) Reset=1
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKCLULPSENTER_MASK 0x100000
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKCLULPSENTER_SHIFT 20 
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKCLULPSENTER_BIT 0x1
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKCLULPSENTER_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_RESERVED2_MASK 0xE00000
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_RESERVED2_SHIFT 21 
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_RESERVED2_BIT 0x7
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_RESERVED2_BITWIDTH 3
// MaskD0UlpsExit bitfiled (RW) Reset=1
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKD0ULPSEXIT_MASK 0x1000000
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKD0ULPSEXIT_SHIFT 24 
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKD0ULPSEXIT_BIT 0x1
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKD0ULPSEXIT_BITWIDTH 1
// MaskD1UlpsExit bitfiled (RW) Reset=1
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKD1ULPSEXIT_MASK 0x2000000
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKD1ULPSEXIT_SHIFT 25 
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKD1ULPSEXIT_BIT 0x1
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKD1ULPSEXIT_BITWIDTH 1
// MaskD2UlpsExit bitfiled (RW) Reset=1
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKD2ULPSEXIT_MASK 0x4000000
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKD2ULPSEXIT_SHIFT 26 
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKD2ULPSEXIT_BIT 0x1
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKD2ULPSEXIT_BITWIDTH 1
// MaskD3UlpsExit bitfiled (RW) Reset=1
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKD3ULPSEXIT_MASK 0x8000000
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKD3ULPSEXIT_SHIFT 27 
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKD3ULPSEXIT_BIT 0x1
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKD3ULPSEXIT_BITWIDTH 1
// MaskCLUlpsExit bitfiled (RW) Reset=1
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKCLULPSEXIT_MASK 0x10000000
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKCLULPSEXIT_SHIFT 28 
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKCLULPSEXIT_BIT 0x1
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_MASKCLULPSEXIT_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_RESERVED_MASK 0xE0000000
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_RESERVED_SHIFT 29 
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_RESERVED_BIT 0x7
#define CAMIF_CRX2_LPRX_STATE_INT_MASK_RESERVED_BITWIDTH 3
// CRX2_CDSIRX_INTERNAL_STAT Register
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_OFS      0x00001854
// CDSI_RXBUSY bitfiled (RO) Reset=0
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_CDSI_RXBUSY_MASK 0x1
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_CDSI_RXBUSY_SHIFT 0 
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_CDSI_RXBUSY_BIT 0x1
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_CDSI_RXBUSY_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_RESERVED3_MASK 0xFFF8
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_RESERVED3_SHIFT 3 
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_RESERVED3_BIT 0x1FFF
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_RESERVED3_BITWIDTH 13
// CL_LPRXBUSY bitfiled (RO) Reset=0
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_CL_LPRXBUSY_MASK 0x10000
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_CL_LPRXBUSY_SHIFT 16 
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_CL_LPRXBUSY_BIT 0x1
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_CL_LPRXBUSY_BITWIDTH 1
// CL_HSRXBUSY bitfiled (RO) Reset=0
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_CL_HSRXBUSY_MASK 0x20000
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_CL_HSRXBUSY_SHIFT 17 
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_CL_HSRXBUSY_BIT 0x1
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_CL_HSRXBUSY_BITWIDTH 1
// D0_LPRXBUSY bitfiled (RO) Reset=0
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_D0_LPRXBUSY_MASK 0x40000
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_D0_LPRXBUSY_SHIFT 18 
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_D0_LPRXBUSY_BIT 0x1
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_D0_LPRXBUSY_BITWIDTH 1
// D0_HSRXBUSY bitfiled (RO) Reset=0
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_D0_HSRXBUSY_MASK 0x80000
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_D0_HSRXBUSY_SHIFT 19 
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_D0_HSRXBUSY_BIT 0x1
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_D0_HSRXBUSY_BITWIDTH 1
// D0_LPTXBUSY bitfiled (RO) Reset=0
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_D0_LPTXBUSY_MASK 0x100000
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_D0_LPTXBUSY_SHIFT 20 
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_D0_LPTXBUSY_BIT 0x1
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_D0_LPTXBUSY_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_RESERVED2_MASK 0x200000
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_RESERVED2_SHIFT 21 
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_RESERVED2_BIT 0x1
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_RESERVED2_BITWIDTH 1
// D1_LPRXBUSY bitfiled (RO) Reset=0
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_D1_LPRXBUSY_MASK 0x400000
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_D1_LPRXBUSY_SHIFT 22 
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_D1_LPRXBUSY_BIT 0x1
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_D1_LPRXBUSY_BITWIDTH 1
// D1_HSRXBUSY bitfiled (RO) Reset=0
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_D1_HSRXBUSY_MASK 0x800000
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_D1_HSRXBUSY_SHIFT 23 
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_D1_HSRXBUSY_BIT 0x1
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_D1_HSRXBUSY_BITWIDTH 1
// D2_LPRXBUSY bitfiled (RO) Reset=0
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_D2_LPRXBUSY_MASK 0x1000000
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_D2_LPRXBUSY_SHIFT 24 
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_D2_LPRXBUSY_BIT 0x1
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_D2_LPRXBUSY_BITWIDTH 1
// D2_HSRXBUSY bitfiled (RO) Reset=0
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_D2_HSRXBUSY_MASK 0x2000000
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_D2_HSRXBUSY_SHIFT 25 
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_D2_HSRXBUSY_BIT 0x1
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_D2_HSRXBUSY_BITWIDTH 1
// D3_LPRXBUSY bitfiled (RO) Reset=0
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_D3_LPRXBUSY_MASK 0x4000000
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_D3_LPRXBUSY_SHIFT 26 
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_D3_LPRXBUSY_BIT 0x1
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_D3_LPRXBUSY_BITWIDTH 1
// D3_HSRXBUSY bitfiled (RO) Reset=0
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_D3_HSRXBUSY_MASK 0x8000000
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_D3_HSRXBUSY_SHIFT 27 
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_D3_HSRXBUSY_BIT 0x1
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_D3_HSRXBUSY_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_RESERVED_MASK 0xF0000000
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_RESERVED_SHIFT 28 
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_RESERVED_BIT 0xF
#define CAMIF_CRX2_CDSIRX_INTERNAL_STAT_RESERVED_BITWIDTH 4
// CRX2_RXERR_INT_STAT Register
#define CAMIF_CRX2_RXERR_INT_STAT_OFS            0x0000185C
// ErrSotHs bitfiled (RW) Reset=0
#define CAMIF_CRX2_RXERR_INT_STAT_ERRSOTHS_MASK  0x1
#define CAMIF_CRX2_RXERR_INT_STAT_ERRSOTHS_SHIFT 0 
#define CAMIF_CRX2_RXERR_INT_STAT_ERRSOTHS_BIT   0x1
#define CAMIF_CRX2_RXERR_INT_STAT_ERRSOTHS_BITWIDTH 1
// ErrSotSyncHs bitfiled (RW) Reset=0
#define CAMIF_CRX2_RXERR_INT_STAT_ERRSOTSYNCHS_MASK 0x2
#define CAMIF_CRX2_RXERR_INT_STAT_ERRSOTSYNCHS_SHIFT 1 
#define CAMIF_CRX2_RXERR_INT_STAT_ERRSOTSYNCHS_BIT 0x1
#define CAMIF_CRX2_RXERR_INT_STAT_ERRSOTSYNCHS_BITWIDTH 1
// ErrEsc bitfiled (RW) Reset=0
#define CAMIF_CRX2_RXERR_INT_STAT_ERRESC_MASK    0x8
#define CAMIF_CRX2_RXERR_INT_STAT_ERRESC_SHIFT   3 
#define CAMIF_CRX2_RXERR_INT_STAT_ERRESC_BIT     0x1
#define CAMIF_CRX2_RXERR_INT_STAT_ERRESC_BITWIDTH 1
// reserved6 bitfiled (RO) Reset=0
#define CAMIF_CRX2_RXERR_INT_STAT_RESERVED6_MASK 0x20
#define CAMIF_CRX2_RXERR_INT_STAT_RESERVED6_SHIFT 5 
#define CAMIF_CRX2_RXERR_INT_STAT_RESERVED6_BIT  0x1
#define CAMIF_CRX2_RXERR_INT_STAT_RESERVED6_BITWIDTH 1
// ErrCntrl bitfiled (RW) Reset=0
#define CAMIF_CRX2_RXERR_INT_STAT_ERRCNTRL_MASK  0x40
#define CAMIF_CRX2_RXERR_INT_STAT_ERRCNTRL_SHIFT 6 
#define CAMIF_CRX2_RXERR_INT_STAT_ERRCNTRL_BIT   0x1
#define CAMIF_CRX2_RXERR_INT_STAT_ERRCNTRL_BITWIDTH 1
// reserved5 bitfiled (RO) Reset=0
#define CAMIF_CRX2_RXERR_INT_STAT_RESERVED5_MASK 0x80
#define CAMIF_CRX2_RXERR_INT_STAT_RESERVED5_SHIFT 7 
#define CAMIF_CRX2_RXERR_INT_STAT_RESERVED5_BIT  0x1
#define CAMIF_CRX2_RXERR_INT_STAT_RESERVED5_BITWIDTH 1
// ErrEccCrctd bitfiled (RW) Reset=0
#define CAMIF_CRX2_RXERR_INT_STAT_ERRECCCRCTD_MASK 0x100
#define CAMIF_CRX2_RXERR_INT_STAT_ERRECCCRCTD_SHIFT 8 
#define CAMIF_CRX2_RXERR_INT_STAT_ERRECCCRCTD_BIT 0x1
#define CAMIF_CRX2_RXERR_INT_STAT_ERRECCCRCTD_BITWIDTH 1
// ErrEccDbl bitfiled (RW) Reset=0
#define CAMIF_CRX2_RXERR_INT_STAT_ERRECCDBL_MASK 0x200
#define CAMIF_CRX2_RXERR_INT_STAT_ERRECCDBL_SHIFT 9 
#define CAMIF_CRX2_RXERR_INT_STAT_ERRECCDBL_BIT  0x1
#define CAMIF_CRX2_RXERR_INT_STAT_ERRECCDBL_BITWIDTH 1
// ErrChecksum bitfiled (RW) Reset=0
#define CAMIF_CRX2_RXERR_INT_STAT_ERRCHECKSUM_MASK 0x400
#define CAMIF_CRX2_RXERR_INT_STAT_ERRCHECKSUM_SHIFT 10 
#define CAMIF_CRX2_RXERR_INT_STAT_ERRCHECKSUM_BIT 0x1
#define CAMIF_CRX2_RXERR_INT_STAT_ERRCHECKSUM_BITWIDTH 1
// ErrDataType bitfiled (RW) Reset=0
#define CAMIF_CRX2_RXERR_INT_STAT_ERRDATATYPE_MASK 0x800
#define CAMIF_CRX2_RXERR_INT_STAT_ERRDATATYPE_SHIFT 11 
#define CAMIF_CRX2_RXERR_INT_STAT_ERRDATATYPE_BIT 0x1
#define CAMIF_CRX2_RXERR_INT_STAT_ERRDATATYPE_BITWIDTH 1
// ErrVCID bitfiled (RW) Reset=0
#define CAMIF_CRX2_RXERR_INT_STAT_ERRVCID_MASK   0x1000
#define CAMIF_CRX2_RXERR_INT_STAT_ERRVCID_SHIFT  12 
#define CAMIF_CRX2_RXERR_INT_STAT_ERRVCID_BIT    0x1
#define CAMIF_CRX2_RXERR_INT_STAT_ERRVCID_BITWIDTH 1
// ErrInvalid bitfiled (RW) Reset=0
#define CAMIF_CRX2_RXERR_INT_STAT_ERRINVALID_MASK 0x2000
#define CAMIF_CRX2_RXERR_INT_STAT_ERRINVALID_SHIFT 13 
#define CAMIF_CRX2_RXERR_INT_STAT_ERRINVALID_BIT 0x1
#define CAMIF_CRX2_RXERR_INT_STAT_ERRINVALID_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CRX2_RXERR_INT_STAT_RESERVED4_MASK 0x4000
#define CAMIF_CRX2_RXERR_INT_STAT_RESERVED4_SHIFT 14 
#define CAMIF_CRX2_RXERR_INT_STAT_RESERVED4_BIT  0x1
#define CAMIF_CRX2_RXERR_INT_STAT_RESERVED4_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CRX2_RXERR_INT_STAT_RESERVED3_MASK 0xFF0000
#define CAMIF_CRX2_RXERR_INT_STAT_RESERVED3_SHIFT 16 
#define CAMIF_CRX2_RXERR_INT_STAT_RESERVED3_BIT  0xFF
#define CAMIF_CRX2_RXERR_INT_STAT_RESERVED3_BITWIDTH 8
// ErrLdSq bitfiled (RW) Reset=0
#define CAMIF_CRX2_RXERR_INT_STAT_ERRLDSQ_MASK   0x2000000
#define CAMIF_CRX2_RXERR_INT_STAT_ERRLDSQ_SHIFT  25 
#define CAMIF_CRX2_RXERR_INT_STAT_ERRLDSQ_BIT    0x1
#define CAMIF_CRX2_RXERR_INT_STAT_ERRLDSQ_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX2_RXERR_INT_STAT_RESERVED2_MASK 0x1C000000
#define CAMIF_CRX2_RXERR_INT_STAT_RESERVED2_SHIFT 26 
#define CAMIF_CRX2_RXERR_INT_STAT_RESERVED2_BIT  0x7
#define CAMIF_CRX2_RXERR_INT_STAT_RESERVED2_BITWIDTH 3
// ErrHsRxTo bitfiled (RW) Reset=0
#define CAMIF_CRX2_RXERR_INT_STAT_ERRHSRXTO_MASK 0x20000000
#define CAMIF_CRX2_RXERR_INT_STAT_ERRHSRXTO_SHIFT 29 
#define CAMIF_CRX2_RXERR_INT_STAT_ERRHSRXTO_BIT  0x1
#define CAMIF_CRX2_RXERR_INT_STAT_ERRHSRXTO_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX2_RXERR_INT_STAT_RESERVED_MASK  0x40000000
#define CAMIF_CRX2_RXERR_INT_STAT_RESERVED_SHIFT 30 
#define CAMIF_CRX2_RXERR_INT_STAT_RESERVED_BIT   0x1
#define CAMIF_CRX2_RXERR_INT_STAT_RESERVED_BITWIDTH 1
// ErrRxFifoOvf bitfiled (RW) Reset=0
#define CAMIF_CRX2_RXERR_INT_STAT_ERRRXFIFOOVF_MASK 0x80000000
#define CAMIF_CRX2_RXERR_INT_STAT_ERRRXFIFOOVF_SHIFT 31 
#define CAMIF_CRX2_RXERR_INT_STAT_ERRRXFIFOOVF_BIT 0x1
#define CAMIF_CRX2_RXERR_INT_STAT_ERRRXFIFOOVF_BITWIDTH 1
// CRX2_RXERR_INT_MASK Register
#define CAMIF_CRX2_RXERR_INT_MASK_OFS            0x00001860
// MaskErrSotHs bitfiled (RW) Reset=1
#define CAMIF_CRX2_RXERR_INT_MASK_MASKERRSOTHS_MASK 0x1
#define CAMIF_CRX2_RXERR_INT_MASK_MASKERRSOTHS_SHIFT 0 
#define CAMIF_CRX2_RXERR_INT_MASK_MASKERRSOTHS_BIT 0x1
#define CAMIF_CRX2_RXERR_INT_MASK_MASKERRSOTHS_BITWIDTH 1
// MaskErrSotSyncHs bitfiled (RW) Reset=1
#define CAMIF_CRX2_RXERR_INT_MASK_MASKERRSOTSYNCHS_MASK 0x2
#define CAMIF_CRX2_RXERR_INT_MASK_MASKERRSOTSYNCHS_SHIFT 1 
#define CAMIF_CRX2_RXERR_INT_MASK_MASKERRSOTSYNCHS_BIT 0x1
#define CAMIF_CRX2_RXERR_INT_MASK_MASKERRSOTSYNCHS_BITWIDTH 1
// MaskErrEsc bitfiled (RW) Reset=1
#define CAMIF_CRX2_RXERR_INT_MASK_MASKERRESC_MASK 0x8
#define CAMIF_CRX2_RXERR_INT_MASK_MASKERRESC_SHIFT 3 
#define CAMIF_CRX2_RXERR_INT_MASK_MASKERRESC_BIT 0x1
#define CAMIF_CRX2_RXERR_INT_MASK_MASKERRESC_BITWIDTH 1
// reserved6 bitfiled (RO) Reset=0
#define CAMIF_CRX2_RXERR_INT_MASK_RESERVED6_MASK 0x20
#define CAMIF_CRX2_RXERR_INT_MASK_RESERVED6_SHIFT 5 
#define CAMIF_CRX2_RXERR_INT_MASK_RESERVED6_BIT  0x1
#define CAMIF_CRX2_RXERR_INT_MASK_RESERVED6_BITWIDTH 1
// MaskErrCntrl bitfiled (RW) Reset=1
#define CAMIF_CRX2_RXERR_INT_MASK_MASKERRCNTRL_MASK 0x40
#define CAMIF_CRX2_RXERR_INT_MASK_MASKERRCNTRL_SHIFT 6 
#define CAMIF_CRX2_RXERR_INT_MASK_MASKERRCNTRL_BIT 0x1
#define CAMIF_CRX2_RXERR_INT_MASK_MASKERRCNTRL_BITWIDTH 1
// reserved5 bitfiled (RO) Reset=0
#define CAMIF_CRX2_RXERR_INT_MASK_RESERVED5_MASK 0x80
#define CAMIF_CRX2_RXERR_INT_MASK_RESERVED5_SHIFT 7 
#define CAMIF_CRX2_RXERR_INT_MASK_RESERVED5_BIT  0x1
#define CAMIF_CRX2_RXERR_INT_MASK_RESERVED5_BITWIDTH 1
// MaskErrEccCrctd bitfiled (RW) Reset=1
#define CAMIF_CRX2_RXERR_INT_MASK_MASKERRECCCRCTD_MASK 0x100
#define CAMIF_CRX2_RXERR_INT_MASK_MASKERRECCCRCTD_SHIFT 8 
#define CAMIF_CRX2_RXERR_INT_MASK_MASKERRECCCRCTD_BIT 0x1
#define CAMIF_CRX2_RXERR_INT_MASK_MASKERRECCCRCTD_BITWIDTH 1
// MaskErrEccDbl bitfiled (RW) Reset=1
#define CAMIF_CRX2_RXERR_INT_MASK_MASKERRECCDBL_MASK 0x200
#define CAMIF_CRX2_RXERR_INT_MASK_MASKERRECCDBL_SHIFT 9 
#define CAMIF_CRX2_RXERR_INT_MASK_MASKERRECCDBL_BIT 0x1
#define CAMIF_CRX2_RXERR_INT_MASK_MASKERRECCDBL_BITWIDTH 1
// MaskErrChecksum bitfiled (RW) Reset=1
#define CAMIF_CRX2_RXERR_INT_MASK_MASKERRCHECKSUM_MASK 0x400
#define CAMIF_CRX2_RXERR_INT_MASK_MASKERRCHECKSUM_SHIFT 10 
#define CAMIF_CRX2_RXERR_INT_MASK_MASKERRCHECKSUM_BIT 0x1
#define CAMIF_CRX2_RXERR_INT_MASK_MASKERRCHECKSUM_BITWIDTH 1
// MaskErrDataType bitfiled (RW) Reset=1
#define CAMIF_CRX2_RXERR_INT_MASK_MASKERRDATATYPE_MASK 0x800
#define CAMIF_CRX2_RXERR_INT_MASK_MASKERRDATATYPE_SHIFT 11 
#define CAMIF_CRX2_RXERR_INT_MASK_MASKERRDATATYPE_BIT 0x1
#define CAMIF_CRX2_RXERR_INT_MASK_MASKERRDATATYPE_BITWIDTH 1
// MaskErrVCID bitfiled (RW) Reset=1
#define CAMIF_CRX2_RXERR_INT_MASK_MASKERRVCID_MASK 0x1000
#define CAMIF_CRX2_RXERR_INT_MASK_MASKERRVCID_SHIFT 12 
#define CAMIF_CRX2_RXERR_INT_MASK_MASKERRVCID_BIT 0x1
#define CAMIF_CRX2_RXERR_INT_MASK_MASKERRVCID_BITWIDTH 1
// MaskErrInvalid bitfiled (RW) Reset=1
#define CAMIF_CRX2_RXERR_INT_MASK_MASKERRINVALID_MASK 0x2000
#define CAMIF_CRX2_RXERR_INT_MASK_MASKERRINVALID_SHIFT 13 
#define CAMIF_CRX2_RXERR_INT_MASK_MASKERRINVALID_BIT 0x1
#define CAMIF_CRX2_RXERR_INT_MASK_MASKERRINVALID_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CRX2_RXERR_INT_MASK_RESERVED4_MASK 0x4000
#define CAMIF_CRX2_RXERR_INT_MASK_RESERVED4_SHIFT 14 
#define CAMIF_CRX2_RXERR_INT_MASK_RESERVED4_BIT  0x1
#define CAMIF_CRX2_RXERR_INT_MASK_RESERVED4_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CRX2_RXERR_INT_MASK_RESERVED3_MASK 0xFF0000
#define CAMIF_CRX2_RXERR_INT_MASK_RESERVED3_SHIFT 16 
#define CAMIF_CRX2_RXERR_INT_MASK_RESERVED3_BIT  0xFF
#define CAMIF_CRX2_RXERR_INT_MASK_RESERVED3_BITWIDTH 8
// MaskErrLdSq bitfiled (RW) Reset=1
#define CAMIF_CRX2_RXERR_INT_MASK_MASKERRLDSQ_MASK 0x2000000
#define CAMIF_CRX2_RXERR_INT_MASK_MASKERRLDSQ_SHIFT 25 
#define CAMIF_CRX2_RXERR_INT_MASK_MASKERRLDSQ_BIT 0x1
#define CAMIF_CRX2_RXERR_INT_MASK_MASKERRLDSQ_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX2_RXERR_INT_MASK_RESERVED2_MASK 0x1C000000
#define CAMIF_CRX2_RXERR_INT_MASK_RESERVED2_SHIFT 26 
#define CAMIF_CRX2_RXERR_INT_MASK_RESERVED2_BIT  0x7
#define CAMIF_CRX2_RXERR_INT_MASK_RESERVED2_BITWIDTH 3
// MaskErrHsRxTo bitfiled (RW) Reset=1
#define CAMIF_CRX2_RXERR_INT_MASK_MASKERRHSRXTO_MASK 0x20000000
#define CAMIF_CRX2_RXERR_INT_MASK_MASKERRHSRXTO_SHIFT 29 
#define CAMIF_CRX2_RXERR_INT_MASK_MASKERRHSRXTO_BIT 0x1
#define CAMIF_CRX2_RXERR_INT_MASK_MASKERRHSRXTO_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX2_RXERR_INT_MASK_RESERVED_MASK  0x40000000
#define CAMIF_CRX2_RXERR_INT_MASK_RESERVED_SHIFT 30 
#define CAMIF_CRX2_RXERR_INT_MASK_RESERVED_BIT   0x1
#define CAMIF_CRX2_RXERR_INT_MASK_RESERVED_BITWIDTH 1
// MaskErrRxFifoOvf bitfiled (RW) Reset=1
#define CAMIF_CRX2_RXERR_INT_MASK_MASKERRRXFIFOOVF_MASK 0x80000000
#define CAMIF_CRX2_RXERR_INT_MASK_MASKERRRXFIFOOVF_SHIFT 31 
#define CAMIF_CRX2_RXERR_INT_MASK_MASKERRRXFIFOOVF_BIT 0x1
#define CAMIF_CRX2_RXERR_INT_MASK_MASKERRRXFIFOOVF_BITWIDTH 1
// CRX2_ERR_STATUS Register
#define CAMIF_CRX2_ERR_STATUS_OFS                0x0000186C
// ErrSotHs bitfiled (RO) Reset=0
#define CAMIF_CRX2_ERR_STATUS_ERRSOTHS_MASK      0x1
#define CAMIF_CRX2_ERR_STATUS_ERRSOTHS_SHIFT     0 
#define CAMIF_CRX2_ERR_STATUS_ERRSOTHS_BIT       0x1
#define CAMIF_CRX2_ERR_STATUS_ERRSOTHS_BITWIDTH  1
// ErrSotSyncHs bitfiled (RO) Reset=0
#define CAMIF_CRX2_ERR_STATUS_ERRSOTSYNCHS_MASK  0x2
#define CAMIF_CRX2_ERR_STATUS_ERRSOTSYNCHS_SHIFT 1 
#define CAMIF_CRX2_ERR_STATUS_ERRSOTSYNCHS_BIT   0x1
#define CAMIF_CRX2_ERR_STATUS_ERRSOTSYNCHS_BITWIDTH 1
// ErrEsc bitfiled (RO) Reset=0
#define CAMIF_CRX2_ERR_STATUS_ERRESC_MASK        0x8
#define CAMIF_CRX2_ERR_STATUS_ERRESC_SHIFT       3 
#define CAMIF_CRX2_ERR_STATUS_ERRESC_BIT         0x1
#define CAMIF_CRX2_ERR_STATUS_ERRESC_BITWIDTH    1
// ErrTo bitfiled (RO) Reset=0
#define CAMIF_CRX2_ERR_STATUS_ERRTO_MASK         0x20
#define CAMIF_CRX2_ERR_STATUS_ERRTO_SHIFT        5 
#define CAMIF_CRX2_ERR_STATUS_ERRTO_BIT          0x1
#define CAMIF_CRX2_ERR_STATUS_ERRTO_BITWIDTH     1
// ErrCntrl bitfiled (RO) Reset=0
#define CAMIF_CRX2_ERR_STATUS_ERRCNTRL_MASK      0x40
#define CAMIF_CRX2_ERR_STATUS_ERRCNTRL_SHIFT     6 
#define CAMIF_CRX2_ERR_STATUS_ERRCNTRL_BIT       0x1
#define CAMIF_CRX2_ERR_STATUS_ERRCNTRL_BITWIDTH  1
// ErrCntLp bitfiled (RO) Reset=0
#define CAMIF_CRX2_ERR_STATUS_ERRCNTLP_MASK      0x80
#define CAMIF_CRX2_ERR_STATUS_ERRCNTLP_SHIFT     7 
#define CAMIF_CRX2_ERR_STATUS_ERRCNTLP_BIT       0x1
#define CAMIF_CRX2_ERR_STATUS_ERRCNTLP_BITWIDTH  1
// ErrEccCrctd bitfiled (RO) Reset=0
#define CAMIF_CRX2_ERR_STATUS_ERRECCCRCTD_MASK   0x100
#define CAMIF_CRX2_ERR_STATUS_ERRECCCRCTD_SHIFT  8 
#define CAMIF_CRX2_ERR_STATUS_ERRECCCRCTD_BIT    0x1
#define CAMIF_CRX2_ERR_STATUS_ERRECCCRCTD_BITWIDTH 1
// ErrEccDbl bitfiled (RO) Reset=0
#define CAMIF_CRX2_ERR_STATUS_ERRECCDBL_MASK     0x200
#define CAMIF_CRX2_ERR_STATUS_ERRECCDBL_SHIFT    9 
#define CAMIF_CRX2_ERR_STATUS_ERRECCDBL_BIT      0x1
#define CAMIF_CRX2_ERR_STATUS_ERRECCDBL_BITWIDTH 1
// ErrChecksum bitfiled (RO) Reset=0
#define CAMIF_CRX2_ERR_STATUS_ERRCHECKSUM_MASK   0x400
#define CAMIF_CRX2_ERR_STATUS_ERRCHECKSUM_SHIFT  10 
#define CAMIF_CRX2_ERR_STATUS_ERRCHECKSUM_BIT    0x1
#define CAMIF_CRX2_ERR_STATUS_ERRCHECKSUM_BITWIDTH 1
// ErrDataType bitfiled (RO) Reset=0
#define CAMIF_CRX2_ERR_STATUS_ERRDATATYPE_MASK   0x800
#define CAMIF_CRX2_ERR_STATUS_ERRDATATYPE_SHIFT  11 
#define CAMIF_CRX2_ERR_STATUS_ERRDATATYPE_BIT    0x1
#define CAMIF_CRX2_ERR_STATUS_ERRDATATYPE_BITWIDTH 1
// ErrVCID bitfiled (RO) Reset=0
#define CAMIF_CRX2_ERR_STATUS_ERRVCID_MASK       0x1000
#define CAMIF_CRX2_ERR_STATUS_ERRVCID_SHIFT      12 
#define CAMIF_CRX2_ERR_STATUS_ERRVCID_BIT        0x1
#define CAMIF_CRX2_ERR_STATUS_ERRVCID_BITWIDTH   1
// ErrInvalid bitfiled (RO) Reset=0
#define CAMIF_CRX2_ERR_STATUS_ERRINVALID_MASK    0x2000
#define CAMIF_CRX2_ERR_STATUS_ERRINVALID_SHIFT   13 
#define CAMIF_CRX2_ERR_STATUS_ERRINVALID_BIT     0x1
#define CAMIF_CRX2_ERR_STATUS_ERRINVALID_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX2_ERR_STATUS_RESERVED2_MASK     0x4000
#define CAMIF_CRX2_ERR_STATUS_RESERVED2_SHIFT    14 
#define CAMIF_CRX2_ERR_STATUS_RESERVED2_BIT      0x1
#define CAMIF_CRX2_ERR_STATUS_RESERVED2_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX2_ERR_STATUS_RESERVED_MASK      0xFFFF0000
#define CAMIF_CRX2_ERR_STATUS_RESERVED_SHIFT     16 
#define CAMIF_CRX2_ERR_STATUS_RESERVED_BIT       0xFFFF
#define CAMIF_CRX2_ERR_STATUS_RESERVED_BITWIDTH  16
// CRX2_PPI_HSRX_CNTRL Register
#define CAMIF_CRX2_PPI_HSRX_CNTRL_OFS            0x000018A0
// D0S_ATMR bitfiled (RW) Reset=0
#define CAMIF_CRX2_PPI_HSRX_CNTRL_D0S_ATMR_MASK  0x3
#define CAMIF_CRX2_PPI_HSRX_CNTRL_D0S_ATMR_SHIFT 0 
#define CAMIF_CRX2_PPI_HSRX_CNTRL_D0S_ATMR_BIT   0x3
#define CAMIF_CRX2_PPI_HSRX_CNTRL_D0S_ATMR_BITWIDTH 2
// reserved7 bitfiled (RO) Reset=0
#define CAMIF_CRX2_PPI_HSRX_CNTRL_RESERVED7_MASK 0xC
#define CAMIF_CRX2_PPI_HSRX_CNTRL_RESERVED7_SHIFT 2 
#define CAMIF_CRX2_PPI_HSRX_CNTRL_RESERVED7_BIT  0x3
#define CAMIF_CRX2_PPI_HSRX_CNTRL_RESERVED7_BITWIDTH 2
// D1S_ATMR bitfiled (RW) Reset=0
#define CAMIF_CRX2_PPI_HSRX_CNTRL_D1S_ATMR_MASK  0x30
#define CAMIF_CRX2_PPI_HSRX_CNTRL_D1S_ATMR_SHIFT 4 
#define CAMIF_CRX2_PPI_HSRX_CNTRL_D1S_ATMR_BIT   0x3
#define CAMIF_CRX2_PPI_HSRX_CNTRL_D1S_ATMR_BITWIDTH 2
// reserved6 bitfiled (RO) Reset=0
#define CAMIF_CRX2_PPI_HSRX_CNTRL_RESERVED6_MASK 0xC0
#define CAMIF_CRX2_PPI_HSRX_CNTRL_RESERVED6_SHIFT 6 
#define CAMIF_CRX2_PPI_HSRX_CNTRL_RESERVED6_BIT  0x3
#define CAMIF_CRX2_PPI_HSRX_CNTRL_RESERVED6_BITWIDTH 2
// D2S_ATMR bitfiled (RW) Reset=0
#define CAMIF_CRX2_PPI_HSRX_CNTRL_D2S_ATMR_MASK  0x300
#define CAMIF_CRX2_PPI_HSRX_CNTRL_D2S_ATMR_SHIFT 8 
#define CAMIF_CRX2_PPI_HSRX_CNTRL_D2S_ATMR_BIT   0x3
#define CAMIF_CRX2_PPI_HSRX_CNTRL_D2S_ATMR_BITWIDTH 2
// reserved5 bitfiled (RO) Reset=0
#define CAMIF_CRX2_PPI_HSRX_CNTRL_RESERVED5_MASK 0xC00
#define CAMIF_CRX2_PPI_HSRX_CNTRL_RESERVED5_SHIFT 10 
#define CAMIF_CRX2_PPI_HSRX_CNTRL_RESERVED5_BIT  0x3
#define CAMIF_CRX2_PPI_HSRX_CNTRL_RESERVED5_BITWIDTH 2
// D3S_ATMR bitfiled (RW) Reset=0
#define CAMIF_CRX2_PPI_HSRX_CNTRL_D3S_ATMR_MASK  0x3000
#define CAMIF_CRX2_PPI_HSRX_CNTRL_D3S_ATMR_SHIFT 12 
#define CAMIF_CRX2_PPI_HSRX_CNTRL_D3S_ATMR_BIT   0x3
#define CAMIF_CRX2_PPI_HSRX_CNTRL_D3S_ATMR_BITWIDTH 2
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CRX2_PPI_HSRX_CNTRL_RESERVED4_MASK 0xC000
#define CAMIF_CRX2_PPI_HSRX_CNTRL_RESERVED4_SHIFT 14 
#define CAMIF_CRX2_PPI_HSRX_CNTRL_RESERVED4_BIT  0x3
#define CAMIF_CRX2_PPI_HSRX_CNTRL_RESERVED4_BITWIDTH 2
// CLS_ATMR bitfiled (RW) Reset=0
#define CAMIF_CRX2_PPI_HSRX_CNTRL_CLS_ATMR_MASK  0x30000
#define CAMIF_CRX2_PPI_HSRX_CNTRL_CLS_ATMR_SHIFT 16 
#define CAMIF_CRX2_PPI_HSRX_CNTRL_CLS_ATMR_BIT   0x3
#define CAMIF_CRX2_PPI_HSRX_CNTRL_CLS_ATMR_BITWIDTH 2
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CRX2_PPI_HSRX_CNTRL_RESERVED3_MASK 0xFC0000
#define CAMIF_CRX2_PPI_HSRX_CNTRL_RESERVED3_SHIFT 18 
#define CAMIF_CRX2_PPI_HSRX_CNTRL_RESERVED3_BIT  0x3F
#define CAMIF_CRX2_PPI_HSRX_CNTRL_RESERVED3_BITWIDTH 6
// DTHSRXENRCTRL bitfiled (RW) Reset=0
#define CAMIF_CRX2_PPI_HSRX_CNTRL_DTHSRXENRCTRL_MASK 0x3000000
#define CAMIF_CRX2_PPI_HSRX_CNTRL_DTHSRXENRCTRL_SHIFT 24 
#define CAMIF_CRX2_PPI_HSRX_CNTRL_DTHSRXENRCTRL_BIT 0x3
#define CAMIF_CRX2_PPI_HSRX_CNTRL_DTHSRXENRCTRL_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX2_PPI_HSRX_CNTRL_RESERVED2_MASK 0x3C000000
#define CAMIF_CRX2_PPI_HSRX_CNTRL_RESERVED2_SHIFT 26 
#define CAMIF_CRX2_PPI_HSRX_CNTRL_RESERVED2_BIT  0xF
#define CAMIF_CRX2_PPI_HSRX_CNTRL_RESERVED2_BITWIDTH 4
// CLHSRXENFCTRL bitfiled (RW) Reset=0
#define CAMIF_CRX2_PPI_HSRX_CNTRL_CLHSRXENFCTRL_MASK 0x40000000
#define CAMIF_CRX2_PPI_HSRX_CNTRL_CLHSRXENFCTRL_SHIFT 30 
#define CAMIF_CRX2_PPI_HSRX_CNTRL_CLHSRXENFCTRL_BIT 0x1
#define CAMIF_CRX2_PPI_HSRX_CNTRL_CLHSRXENFCTRL_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX2_PPI_HSRX_CNTRL_RESERVED_MASK  0x80000000
#define CAMIF_CRX2_PPI_HSRX_CNTRL_RESERVED_SHIFT 31 
#define CAMIF_CRX2_PPI_HSRX_CNTRL_RESERVED_BIT   0x1
#define CAMIF_CRX2_PPI_HSRX_CNTRL_RESERVED_BITWIDTH 1
// CRX2_PPI_HSRX_COUNT Register
#define CAMIF_CRX2_PPI_HSRX_COUNT_OFS            0x000018A4
// DTCLRSIPOCnt bitfiled (RW) Reset=0
#define CAMIF_CRX2_PPI_HSRX_COUNT_DTCLRSIPOCNT_MASK 0xFF
#define CAMIF_CRX2_PPI_HSRX_COUNT_DTCLRSIPOCNT_SHIFT 0 
#define CAMIF_CRX2_PPI_HSRX_COUNT_DTCLRSIPOCNT_BIT 0xFF
#define CAMIF_CRX2_PPI_HSRX_COUNT_DTCLRSIPOCNT_BITWIDTH 8
// HSSETTLECnt bitfiled (RW) Reset=0
#define CAMIF_CRX2_PPI_HSRX_COUNT_HSSETTLECNT_MASK 0xFF00
#define CAMIF_CRX2_PPI_HSRX_COUNT_HSSETTLECNT_SHIFT 8 
#define CAMIF_CRX2_PPI_HSRX_COUNT_HSSETTLECNT_BIT 0xFF
#define CAMIF_CRX2_PPI_HSRX_COUNT_HSSETTLECNT_BITWIDTH 8
// DTHSEXITCnt bitfiled (RW) Reset=0
#define CAMIF_CRX2_PPI_HSRX_COUNT_DTHSEXITCNT_MASK 0xF0000
#define CAMIF_CRX2_PPI_HSRX_COUNT_DTHSEXITCNT_SHIFT 16 
#define CAMIF_CRX2_PPI_HSRX_COUNT_DTHSEXITCNT_BIT 0xF
#define CAMIF_CRX2_PPI_HSRX_COUNT_DTHSEXITCNT_BITWIDTH 4
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX2_PPI_HSRX_COUNT_RESERVED_MASK  0xF00000
#define CAMIF_CRX2_PPI_HSRX_COUNT_RESERVED_SHIFT 20 
#define CAMIF_CRX2_PPI_HSRX_COUNT_RESERVED_BIT   0xF
#define CAMIF_CRX2_PPI_HSRX_COUNT_RESERVED_BITWIDTH 4
// CLSETTLECnt bitfiled (RW) Reset=0
#define CAMIF_CRX2_PPI_HSRX_COUNT_CLSETTLECNT_MASK 0xFF000000
#define CAMIF_CRX2_PPI_HSRX_COUNT_CLSETTLECNT_SHIFT 24 
#define CAMIF_CRX2_PPI_HSRX_COUNT_CLSETTLECNT_BIT 0xFF
#define CAMIF_CRX2_PPI_HSRX_COUNT_CLSETTLECNT_BITWIDTH 8
// CRX2_PPI_DPHY_DLYCNTRL Register
#define CAMIF_CRX2_PPI_DPHY_DLYCNTRL_OFS         0x000018A8
// D0S_DLYCNTRL bitfiled (RW) Reset=0
#define CAMIF_CRX2_PPI_DPHY_DLYCNTRL_D0S_DLYCNTRL_MASK 0xF
#define CAMIF_CRX2_PPI_DPHY_DLYCNTRL_D0S_DLYCNTRL_SHIFT 0 
#define CAMIF_CRX2_PPI_DPHY_DLYCNTRL_D0S_DLYCNTRL_BIT 0xF
#define CAMIF_CRX2_PPI_DPHY_DLYCNTRL_D0S_DLYCNTRL_BITWIDTH 4
// D1S_DLYCNTRL bitfiled (RW) Reset=0
#define CAMIF_CRX2_PPI_DPHY_DLYCNTRL_D1S_DLYCNTRL_MASK 0xF0
#define CAMIF_CRX2_PPI_DPHY_DLYCNTRL_D1S_DLYCNTRL_SHIFT 4 
#define CAMIF_CRX2_PPI_DPHY_DLYCNTRL_D1S_DLYCNTRL_BIT 0xF
#define CAMIF_CRX2_PPI_DPHY_DLYCNTRL_D1S_DLYCNTRL_BITWIDTH 4
// D2S_DLYCNTRL bitfiled (RW) Reset=0
#define CAMIF_CRX2_PPI_DPHY_DLYCNTRL_D2S_DLYCNTRL_MASK 0xF00
#define CAMIF_CRX2_PPI_DPHY_DLYCNTRL_D2S_DLYCNTRL_SHIFT 8 
#define CAMIF_CRX2_PPI_DPHY_DLYCNTRL_D2S_DLYCNTRL_BIT 0xF
#define CAMIF_CRX2_PPI_DPHY_DLYCNTRL_D2S_DLYCNTRL_BITWIDTH 4
// D3S_DLYCNTRL bitfiled (RW) Reset=0
#define CAMIF_CRX2_PPI_DPHY_DLYCNTRL_D3S_DLYCNTRL_MASK 0xF000
#define CAMIF_CRX2_PPI_DPHY_DLYCNTRL_D3S_DLYCNTRL_SHIFT 12 
#define CAMIF_CRX2_PPI_DPHY_DLYCNTRL_D3S_DLYCNTRL_BIT 0xF
#define CAMIF_CRX2_PPI_DPHY_DLYCNTRL_D3S_DLYCNTRL_BITWIDTH 4
// CLS_DLYCNTRL bitfiled (RW) Reset=0
#define CAMIF_CRX2_PPI_DPHY_DLYCNTRL_CLS_DLYCNTRL_MASK 0xF0000
#define CAMIF_CRX2_PPI_DPHY_DLYCNTRL_CLS_DLYCNTRL_SHIFT 16 
#define CAMIF_CRX2_PPI_DPHY_DLYCNTRL_CLS_DLYCNTRL_BIT 0xF
#define CAMIF_CRX2_PPI_DPHY_DLYCNTRL_CLS_DLYCNTRL_BITWIDTH 4
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX2_PPI_DPHY_DLYCNTRL_RESERVED_MASK 0xFFF00000
#define CAMIF_CRX2_PPI_DPHY_DLYCNTRL_RESERVED_SHIFT 20 
#define CAMIF_CRX2_PPI_DPHY_DLYCNTRL_RESERVED_BIT 0xFFF
#define CAMIF_CRX2_PPI_DPHY_DLYCNTRL_RESERVED_BITWIDTH 12
// CRX2_PPI_DPHY_LPRX_THSLD Register
#define CAMIF_CRX2_PPI_DPHY_LPRX_THSLD_OFS       0x000018AC
// D0S_LPRXVTHLOW bitfiled (RW) Reset=0
#define CAMIF_CRX2_PPI_DPHY_LPRX_THSLD_D0S_LPRXVTHLOW_MASK 0x1
#define CAMIF_CRX2_PPI_DPHY_LPRX_THSLD_D0S_LPRXVTHLOW_SHIFT 0 
#define CAMIF_CRX2_PPI_DPHY_LPRX_THSLD_D0S_LPRXVTHLOW_BIT 0x1
#define CAMIF_CRX2_PPI_DPHY_LPRX_THSLD_D0S_LPRXVTHLOW_BITWIDTH 1
// D0S_CUTRSEL bitfiled (RW) Reset=1
#define CAMIF_CRX2_PPI_DPHY_LPRX_THSLD_D0S_CUTRSEL_MASK 0x2
#define CAMIF_CRX2_PPI_DPHY_LPRX_THSLD_D0S_CUTRSEL_SHIFT 1 
#define CAMIF_CRX2_PPI_DPHY_LPRX_THSLD_D0S_CUTRSEL_BIT 0x1
#define CAMIF_CRX2_PPI_DPHY_LPRX_THSLD_D0S_CUTRSEL_BITWIDTH 1
// D1S_LPRXVTHLOW bitfiled (RW) Reset=0
#define CAMIF_CRX2_PPI_DPHY_LPRX_THSLD_D1S_LPRXVTHLOW_MASK 0x4
#define CAMIF_CRX2_PPI_DPHY_LPRX_THSLD_D1S_LPRXVTHLOW_SHIFT 2 
#define CAMIF_CRX2_PPI_DPHY_LPRX_THSLD_D1S_LPRXVTHLOW_BIT 0x1
#define CAMIF_CRX2_PPI_DPHY_LPRX_THSLD_D1S_LPRXVTHLOW_BITWIDTH 1
// D1S_CUTRSEL bitfiled (RW) Reset=1
#define CAMIF_CRX2_PPI_DPHY_LPRX_THSLD_D1S_CUTRSEL_MASK 0x8
#define CAMIF_CRX2_PPI_DPHY_LPRX_THSLD_D1S_CUTRSEL_SHIFT 3 
#define CAMIF_CRX2_PPI_DPHY_LPRX_THSLD_D1S_CUTRSEL_BIT 0x1
#define CAMIF_CRX2_PPI_DPHY_LPRX_THSLD_D1S_CUTRSEL_BITWIDTH 1
// D2S_LPRXVTHLOW bitfiled (RW) Reset=0
#define CAMIF_CRX2_PPI_DPHY_LPRX_THSLD_D2S_LPRXVTHLOW_MASK 0x10
#define CAMIF_CRX2_PPI_DPHY_LPRX_THSLD_D2S_LPRXVTHLOW_SHIFT 4 
#define CAMIF_CRX2_PPI_DPHY_LPRX_THSLD_D2S_LPRXVTHLOW_BIT 0x1
#define CAMIF_CRX2_PPI_DPHY_LPRX_THSLD_D2S_LPRXVTHLOW_BITWIDTH 1
// D2S_CUTRSEL bitfiled (RW) Reset=1
#define CAMIF_CRX2_PPI_DPHY_LPRX_THSLD_D2S_CUTRSEL_MASK 0x20
#define CAMIF_CRX2_PPI_DPHY_LPRX_THSLD_D2S_CUTRSEL_SHIFT 5 
#define CAMIF_CRX2_PPI_DPHY_LPRX_THSLD_D2S_CUTRSEL_BIT 0x1
#define CAMIF_CRX2_PPI_DPHY_LPRX_THSLD_D2S_CUTRSEL_BITWIDTH 1
// D3S_LPRXVTHLOW bitfiled (RW) Reset=0
#define CAMIF_CRX2_PPI_DPHY_LPRX_THSLD_D3S_LPRXVTHLOW_MASK 0x40
#define CAMIF_CRX2_PPI_DPHY_LPRX_THSLD_D3S_LPRXVTHLOW_SHIFT 6 
#define CAMIF_CRX2_PPI_DPHY_LPRX_THSLD_D3S_LPRXVTHLOW_BIT 0x1
#define CAMIF_CRX2_PPI_DPHY_LPRX_THSLD_D3S_LPRXVTHLOW_BITWIDTH 1
// D3S_CUTRSEL bitfiled (RW) Reset=1
#define CAMIF_CRX2_PPI_DPHY_LPRX_THSLD_D3S_CUTRSEL_MASK 0x80
#define CAMIF_CRX2_PPI_DPHY_LPRX_THSLD_D3S_CUTRSEL_SHIFT 7 
#define CAMIF_CRX2_PPI_DPHY_LPRX_THSLD_D3S_CUTRSEL_BIT 0x1
#define CAMIF_CRX2_PPI_DPHY_LPRX_THSLD_D3S_CUTRSEL_BITWIDTH 1
// CLS_LPRXVTHLOW bitfiled (RW) Reset=0
#define CAMIF_CRX2_PPI_DPHY_LPRX_THSLD_CLS_LPRXVTHLOW_MASK 0x100
#define CAMIF_CRX2_PPI_DPHY_LPRX_THSLD_CLS_LPRXVTHLOW_SHIFT 8 
#define CAMIF_CRX2_PPI_DPHY_LPRX_THSLD_CLS_LPRXVTHLOW_BIT 0x1
#define CAMIF_CRX2_PPI_DPHY_LPRX_THSLD_CLS_LPRXVTHLOW_BITWIDTH 1
// CLS_CUTRSEL bitfiled (RW) Reset=1
#define CAMIF_CRX2_PPI_DPHY_LPRX_THSLD_CLS_CUTRSEL_MASK 0x200
#define CAMIF_CRX2_PPI_DPHY_LPRX_THSLD_CLS_CUTRSEL_SHIFT 9 
#define CAMIF_CRX2_PPI_DPHY_LPRX_THSLD_CLS_CUTRSEL_BIT 0x1
#define CAMIF_CRX2_PPI_DPHY_LPRX_THSLD_CLS_CUTRSEL_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX2_PPI_DPHY_LPRX_THSLD_RESERVED_MASK 0xFFFFFC00
#define CAMIF_CRX2_PPI_DPHY_LPRX_THSLD_RESERVED_SHIFT 10 
#define CAMIF_CRX2_PPI_DPHY_LPRX_THSLD_RESERVED_BIT 0x3FFFFF
#define CAMIF_CRX2_PPI_DPHY_LPRX_THSLD_RESERVED_BITWIDTH 22
// CRX2_PPI_DPHY_LPRXCALCNTRL Register
#define CAMIF_CRX2_PPI_DPHY_LPRXCALCNTRL_OFS     0x000018B0
// LPRXCALEN bitfiled (RW) Reset=0
#define CAMIF_CRX2_PPI_DPHY_LPRXCALCNTRL_LPRXCALEN_MASK 0x1
#define CAMIF_CRX2_PPI_DPHY_LPRXCALCNTRL_LPRXCALEN_SHIFT 0 
#define CAMIF_CRX2_PPI_DPHY_LPRXCALCNTRL_LPRXCALEN_BIT 0x1
#define CAMIF_CRX2_PPI_DPHY_LPRXCALCNTRL_LPRXCALEN_BITWIDTH 1
// LPRXCALRES bitfiled (RW) Reset=0
#define CAMIF_CRX2_PPI_DPHY_LPRXCALCNTRL_LPRXCALRES_MASK 0x2
#define CAMIF_CRX2_PPI_DPHY_LPRXCALCNTRL_LPRXCALRES_SHIFT 1 
#define CAMIF_CRX2_PPI_DPHY_LPRXCALCNTRL_LPRXCALRES_BIT 0x1
#define CAMIF_CRX2_PPI_DPHY_LPRXCALCNTRL_LPRXCALRES_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CRX2_PPI_DPHY_LPRXCALCNTRL_RESERVED3_MASK 0xC
#define CAMIF_CRX2_PPI_DPHY_LPRXCALCNTRL_RESERVED3_SHIFT 2 
#define CAMIF_CRX2_PPI_DPHY_LPRXCALCNTRL_RESERVED3_BIT 0x3
#define CAMIF_CRX2_PPI_DPHY_LPRXCALCNTRL_RESERVED3_BITWIDTH 2
// LPRXCALTRIM bitfiled (RW) Reset=100
#define CAMIF_CRX2_PPI_DPHY_LPRXCALCNTRL_LPRXCALTRIM_MASK 0x70
#define CAMIF_CRX2_PPI_DPHY_LPRXCALCNTRL_LPRXCALTRIM_SHIFT 4 
#define CAMIF_CRX2_PPI_DPHY_LPRXCALCNTRL_LPRXCALTRIM_BIT 0x7
#define CAMIF_CRX2_PPI_DPHY_LPRXCALCNTRL_LPRXCALTRIM_BITWIDTH 3
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX2_PPI_DPHY_LPRXCALCNTRL_RESERVED2_MASK 0xFF80
#define CAMIF_CRX2_PPI_DPHY_LPRXCALCNTRL_RESERVED2_SHIFT 7 
#define CAMIF_CRX2_PPI_DPHY_LPRXCALCNTRL_RESERVED2_BIT 0x1FF
#define CAMIF_CRX2_PPI_DPHY_LPRXCALCNTRL_RESERVED2_BITWIDTH 9
// AutoCalCnt bitfiled (RW) Reset=0
#define CAMIF_CRX2_PPI_DPHY_LPRXCALCNTRL_AUTOCALCNT_MASK 0xFF0000
#define CAMIF_CRX2_PPI_DPHY_LPRXCALCNTRL_AUTOCALCNT_SHIFT 16 
#define CAMIF_CRX2_PPI_DPHY_LPRXCALCNTRL_AUTOCALCNT_BIT 0xFF
#define CAMIF_CRX2_PPI_DPHY_LPRXCALCNTRL_AUTOCALCNT_BITWIDTH 8
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX2_PPI_DPHY_LPRXCALCNTRL_RESERVED_MASK 0xFF000000
#define CAMIF_CRX2_PPI_DPHY_LPRXCALCNTRL_RESERVED_SHIFT 24 
#define CAMIF_CRX2_PPI_DPHY_LPRXCALCNTRL_RESERVED_BIT 0xFF
#define CAMIF_CRX2_PPI_DPHY_LPRXCALCNTRL_RESERVED_BITWIDTH 8
// CRX2_PPI_DPHY_LPRXAUTOCALST Register
#define CAMIF_CRX2_PPI_DPHY_LPRXAUTOCALST_OFS    0x000018B4
// AutoCalStrt bitfiled (RW) Reset=0
#define CAMIF_CRX2_PPI_DPHY_LPRXAUTOCALST_AUTOCALSTRT_MASK 0x1
#define CAMIF_CRX2_PPI_DPHY_LPRXAUTOCALST_AUTOCALSTRT_SHIFT 0 
#define CAMIF_CRX2_PPI_DPHY_LPRXAUTOCALST_AUTOCALSTRT_BIT 0x1
#define CAMIF_CRX2_PPI_DPHY_LPRXAUTOCALST_AUTOCALSTRT_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX2_PPI_DPHY_LPRXAUTOCALST_RESERVED_MASK 0xFFFFFFFE
#define CAMIF_CRX2_PPI_DPHY_LPRXAUTOCALST_RESERVED_SHIFT 1 
#define CAMIF_CRX2_PPI_DPHY_LPRXAUTOCALST_RESERVED_BIT 0x7FFFFFFF
#define CAMIF_CRX2_PPI_DPHY_LPRXAUTOCALST_RESERVED_BITWIDTH 31
// CRX2_LANE_STATUS_HS Register
#define CAMIF_CRX2_LANE_STATUS_HS_OFS            0x000018E0
// D0RxActiveHS bitfiled (RO) Reset=0
#define CAMIF_CRX2_LANE_STATUS_HS_D0RXACTIVEHS_MASK 0x1
#define CAMIF_CRX2_LANE_STATUS_HS_D0RXACTIVEHS_SHIFT 0 
#define CAMIF_CRX2_LANE_STATUS_HS_D0RXACTIVEHS_BIT 0x1
#define CAMIF_CRX2_LANE_STATUS_HS_D0RXACTIVEHS_BITWIDTH 1
// D1RxActiveHS bitfiled (RO) Reset=0
#define CAMIF_CRX2_LANE_STATUS_HS_D1RXACTIVEHS_MASK 0x2
#define CAMIF_CRX2_LANE_STATUS_HS_D1RXACTIVEHS_SHIFT 1 
#define CAMIF_CRX2_LANE_STATUS_HS_D1RXACTIVEHS_BIT 0x1
#define CAMIF_CRX2_LANE_STATUS_HS_D1RXACTIVEHS_BITWIDTH 1
// D2RxActiveHS bitfiled (RO) Reset=0
#define CAMIF_CRX2_LANE_STATUS_HS_D2RXACTIVEHS_MASK 0x4
#define CAMIF_CRX2_LANE_STATUS_HS_D2RXACTIVEHS_SHIFT 2 
#define CAMIF_CRX2_LANE_STATUS_HS_D2RXACTIVEHS_BIT 0x1
#define CAMIF_CRX2_LANE_STATUS_HS_D2RXACTIVEHS_BITWIDTH 1
// D3RxActiveHS bitfiled (RO) Reset=0
#define CAMIF_CRX2_LANE_STATUS_HS_D3RXACTIVEHS_MASK 0x8
#define CAMIF_CRX2_LANE_STATUS_HS_D3RXACTIVEHS_SHIFT 3 
#define CAMIF_CRX2_LANE_STATUS_HS_D3RXACTIVEHS_BIT 0x1
#define CAMIF_CRX2_LANE_STATUS_HS_D3RXACTIVEHS_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX2_LANE_STATUS_HS_RESERVED2_MASK 0x70
#define CAMIF_CRX2_LANE_STATUS_HS_RESERVED2_SHIFT 4 
#define CAMIF_CRX2_LANE_STATUS_HS_RESERVED2_BIT  0x7
#define CAMIF_CRX2_LANE_STATUS_HS_RESERVED2_BITWIDTH 3
// CLRxActiveHS bitfiled (RO) Reset=0
#define CAMIF_CRX2_LANE_STATUS_HS_CLRXACTIVEHS_MASK 0x80
#define CAMIF_CRX2_LANE_STATUS_HS_CLRXACTIVEHS_SHIFT 7 
#define CAMIF_CRX2_LANE_STATUS_HS_CLRXACTIVEHS_BIT 0x1
#define CAMIF_CRX2_LANE_STATUS_HS_CLRXACTIVEHS_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX2_LANE_STATUS_HS_RESERVED_MASK  0xFFFFFF00
#define CAMIF_CRX2_LANE_STATUS_HS_RESERVED_SHIFT 8 
#define CAMIF_CRX2_LANE_STATUS_HS_RESERVED_BIT   0xFFFFFF
#define CAMIF_CRX2_LANE_STATUS_HS_RESERVED_BITWIDTH 24
// CRX2_LANE_STATUS_LP Register
#define CAMIF_CRX2_LANE_STATUS_LP_OFS            0x000018E4
// L0StopState bitfiled (RO) Reset=0
#define CAMIF_CRX2_LANE_STATUS_LP_L0STOPSTATE_MASK 0x1
#define CAMIF_CRX2_LANE_STATUS_LP_L0STOPSTATE_SHIFT 0 
#define CAMIF_CRX2_LANE_STATUS_LP_L0STOPSTATE_BIT 0x1
#define CAMIF_CRX2_LANE_STATUS_LP_L0STOPSTATE_BITWIDTH 1
// L1StopState bitfiled (RO) Reset=0
#define CAMIF_CRX2_LANE_STATUS_LP_L1STOPSTATE_MASK 0x2
#define CAMIF_CRX2_LANE_STATUS_LP_L1STOPSTATE_SHIFT 1 
#define CAMIF_CRX2_LANE_STATUS_LP_L1STOPSTATE_BIT 0x1
#define CAMIF_CRX2_LANE_STATUS_LP_L1STOPSTATE_BITWIDTH 1
// L2StopState bitfiled (RO) Reset=0
#define CAMIF_CRX2_LANE_STATUS_LP_L2STOPSTATE_MASK 0x4
#define CAMIF_CRX2_LANE_STATUS_LP_L2STOPSTATE_SHIFT 2 
#define CAMIF_CRX2_LANE_STATUS_LP_L2STOPSTATE_BIT 0x1
#define CAMIF_CRX2_LANE_STATUS_LP_L2STOPSTATE_BITWIDTH 1
// L3StopState bitfiled (RO) Reset=0
#define CAMIF_CRX2_LANE_STATUS_LP_L3STOPSTATE_MASK 0x8
#define CAMIF_CRX2_LANE_STATUS_LP_L3STOPSTATE_SHIFT 3 
#define CAMIF_CRX2_LANE_STATUS_LP_L3STOPSTATE_BIT 0x1
#define CAMIF_CRX2_LANE_STATUS_LP_L3STOPSTATE_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CRX2_LANE_STATUS_LP_RESERVED4_MASK 0x70
#define CAMIF_CRX2_LANE_STATUS_LP_RESERVED4_SHIFT 4 
#define CAMIF_CRX2_LANE_STATUS_LP_RESERVED4_BIT  0x7
#define CAMIF_CRX2_LANE_STATUS_LP_RESERVED4_BITWIDTH 3
// ClStopState bitfiled (RO) Reset=0
#define CAMIF_CRX2_LANE_STATUS_LP_CLSTOPSTATE_MASK 0x80
#define CAMIF_CRX2_LANE_STATUS_LP_CLSTOPSTATE_SHIFT 7 
#define CAMIF_CRX2_LANE_STATUS_LP_CLSTOPSTATE_BIT 0x1
#define CAMIF_CRX2_LANE_STATUS_LP_CLSTOPSTATE_BITWIDTH 1
// L0UlpsActive bitfiled (RO) Reset=0
#define CAMIF_CRX2_LANE_STATUS_LP_L0ULPSACTIVE_MASK 0x100
#define CAMIF_CRX2_LANE_STATUS_LP_L0ULPSACTIVE_SHIFT 8 
#define CAMIF_CRX2_LANE_STATUS_LP_L0ULPSACTIVE_BIT 0x1
#define CAMIF_CRX2_LANE_STATUS_LP_L0ULPSACTIVE_BITWIDTH 1
// L1UlpsActive bitfiled (RO) Reset=0
#define CAMIF_CRX2_LANE_STATUS_LP_L1ULPSACTIVE_MASK 0x200
#define CAMIF_CRX2_LANE_STATUS_LP_L1ULPSACTIVE_SHIFT 9 
#define CAMIF_CRX2_LANE_STATUS_LP_L1ULPSACTIVE_BIT 0x1
#define CAMIF_CRX2_LANE_STATUS_LP_L1ULPSACTIVE_BITWIDTH 1
// L2UlpsActive bitfiled (RO) Reset=0
#define CAMIF_CRX2_LANE_STATUS_LP_L2ULPSACTIVE_MASK 0x400
#define CAMIF_CRX2_LANE_STATUS_LP_L2ULPSACTIVE_SHIFT 10 
#define CAMIF_CRX2_LANE_STATUS_LP_L2ULPSACTIVE_BIT 0x1
#define CAMIF_CRX2_LANE_STATUS_LP_L2ULPSACTIVE_BITWIDTH 1
// L3UlpsActive bitfiled (RO) Reset=0
#define CAMIF_CRX2_LANE_STATUS_LP_L3ULPSACTIVE_MASK 0x800
#define CAMIF_CRX2_LANE_STATUS_LP_L3ULPSACTIVE_SHIFT 11 
#define CAMIF_CRX2_LANE_STATUS_LP_L3ULPSACTIVE_BIT 0x1
#define CAMIF_CRX2_LANE_STATUS_LP_L3ULPSACTIVE_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CRX2_LANE_STATUS_LP_RESERVED3_MASK 0x7000
#define CAMIF_CRX2_LANE_STATUS_LP_RESERVED3_SHIFT 12 
#define CAMIF_CRX2_LANE_STATUS_LP_RESERVED3_BIT  0x7
#define CAMIF_CRX2_LANE_STATUS_LP_RESERVED3_BITWIDTH 3
// ClUlpsActive bitfiled (RO) Reset=0
#define CAMIF_CRX2_LANE_STATUS_LP_CLULPSACTIVE_MASK 0x8000
#define CAMIF_CRX2_LANE_STATUS_LP_CLULPSACTIVE_SHIFT 15 
#define CAMIF_CRX2_LANE_STATUS_LP_CLULPSACTIVE_BIT 0x1
#define CAMIF_CRX2_LANE_STATUS_LP_CLULPSACTIVE_BITWIDTH 1
// L0UlpsEsc bitfiled (RO) Reset=0
#define CAMIF_CRX2_LANE_STATUS_LP_L0ULPSESC_MASK 0x10000
#define CAMIF_CRX2_LANE_STATUS_LP_L0ULPSESC_SHIFT 16 
#define CAMIF_CRX2_LANE_STATUS_LP_L0ULPSESC_BIT  0x1
#define CAMIF_CRX2_LANE_STATUS_LP_L0ULPSESC_BITWIDTH 1
// L1UlpsEsc bitfiled (RO) Reset=0
#define CAMIF_CRX2_LANE_STATUS_LP_L1ULPSESC_MASK 0x20000
#define CAMIF_CRX2_LANE_STATUS_LP_L1ULPSESC_SHIFT 17 
#define CAMIF_CRX2_LANE_STATUS_LP_L1ULPSESC_BIT  0x1
#define CAMIF_CRX2_LANE_STATUS_LP_L1ULPSESC_BITWIDTH 1
// L2UlpsEsc bitfiled (RO) Reset=0
#define CAMIF_CRX2_LANE_STATUS_LP_L2ULPSESC_MASK 0x40000
#define CAMIF_CRX2_LANE_STATUS_LP_L2ULPSESC_SHIFT 18 
#define CAMIF_CRX2_LANE_STATUS_LP_L2ULPSESC_BIT  0x1
#define CAMIF_CRX2_LANE_STATUS_LP_L2ULPSESC_BITWIDTH 1
// L3UlpsEsc bitfiled (RO) Reset=0
#define CAMIF_CRX2_LANE_STATUS_LP_L3ULPSESC_MASK 0x80000
#define CAMIF_CRX2_LANE_STATUS_LP_L3ULPSESC_SHIFT 19 
#define CAMIF_CRX2_LANE_STATUS_LP_L3ULPSESC_BIT  0x1
#define CAMIF_CRX2_LANE_STATUS_LP_L3ULPSESC_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX2_LANE_STATUS_LP_RESERVED2_MASK 0x300000
#define CAMIF_CRX2_LANE_STATUS_LP_RESERVED2_SHIFT 20 
#define CAMIF_CRX2_LANE_STATUS_LP_RESERVED2_BIT  0x3
#define CAMIF_CRX2_LANE_STATUS_LP_RESERVED2_BITWIDTH 2
// L0Direction bitfiled (RO) Reset=1
#define CAMIF_CRX2_LANE_STATUS_LP_L0DIRECTION_MASK 0x400000
#define CAMIF_CRX2_LANE_STATUS_LP_L0DIRECTION_SHIFT 22 
#define CAMIF_CRX2_LANE_STATUS_LP_L0DIRECTION_BIT 0x1
#define CAMIF_CRX2_LANE_STATUS_LP_L0DIRECTION_BITWIDTH 1
// ClUlpsEsc bitfiled (RO) Reset=0
#define CAMIF_CRX2_LANE_STATUS_LP_CLULPSESC_MASK 0x800000
#define CAMIF_CRX2_LANE_STATUS_LP_CLULPSESC_SHIFT 23 
#define CAMIF_CRX2_LANE_STATUS_LP_CLULPSESC_BIT  0x1
#define CAMIF_CRX2_LANE_STATUS_LP_CLULPSESC_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX2_LANE_STATUS_LP_RESERVED_MASK  0xFE000000
#define CAMIF_CRX2_LANE_STATUS_LP_RESERVED_SHIFT 25 
#define CAMIF_CRX2_LANE_STATUS_LP_RESERVED_BIT   0x7F
#define CAMIF_CRX2_LANE_STATUS_LP_RESERVED_BITWIDTH 7
// CRX2_VC0_SH_INT_STAT Register
#define CAMIF_CRX2_VC0_SH_INT_STAT_OFS           0x00001948
// VC0_FS bitfiled (RW) Reset=0
#define CAMIF_CRX2_VC0_SH_INT_STAT_VC0_FS_MASK   0x1
#define CAMIF_CRX2_VC0_SH_INT_STAT_VC0_FS_SHIFT  0 
#define CAMIF_CRX2_VC0_SH_INT_STAT_VC0_FS_BIT    0x1
#define CAMIF_CRX2_VC0_SH_INT_STAT_VC0_FS_BITWIDTH 1
// VC0_FE bitfiled (RW) Reset=0
#define CAMIF_CRX2_VC0_SH_INT_STAT_VC0_FE_MASK   0x2
#define CAMIF_CRX2_VC0_SH_INT_STAT_VC0_FE_SHIFT  1 
#define CAMIF_CRX2_VC0_SH_INT_STAT_VC0_FE_BIT    0x1
#define CAMIF_CRX2_VC0_SH_INT_STAT_VC0_FE_BITWIDTH 1
// VC0_LS bitfiled (RW) Reset=0
#define CAMIF_CRX2_VC0_SH_INT_STAT_VC0_LS_MASK   0x4
#define CAMIF_CRX2_VC0_SH_INT_STAT_VC0_LS_SHIFT  2 
#define CAMIF_CRX2_VC0_SH_INT_STAT_VC0_LS_BIT    0x1
#define CAMIF_CRX2_VC0_SH_INT_STAT_VC0_LS_BITWIDTH 1
// VC0_LE bitfiled (RW) Reset=0
#define CAMIF_CRX2_VC0_SH_INT_STAT_VC0_LE_MASK   0x8
#define CAMIF_CRX2_VC0_SH_INT_STAT_VC0_LE_SHIFT  3 
#define CAMIF_CRX2_VC0_SH_INT_STAT_VC0_LE_BIT    0x1
#define CAMIF_CRX2_VC0_SH_INT_STAT_VC0_LE_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX2_VC0_SH_INT_STAT_RESERVED2_MASK 0xF0
#define CAMIF_CRX2_VC0_SH_INT_STAT_RESERVED2_SHIFT 4 
#define CAMIF_CRX2_VC0_SH_INT_STAT_RESERVED2_BIT 0xF
#define CAMIF_CRX2_VC0_SH_INT_STAT_RESERVED2_BITWIDTH 4
// VC0_GSP1 bitfiled (RW) Reset=0
#define CAMIF_CRX2_VC0_SH_INT_STAT_VC0_GSP1_MASK 0x100
#define CAMIF_CRX2_VC0_SH_INT_STAT_VC0_GSP1_SHIFT 8 
#define CAMIF_CRX2_VC0_SH_INT_STAT_VC0_GSP1_BIT  0x1
#define CAMIF_CRX2_VC0_SH_INT_STAT_VC0_GSP1_BITWIDTH 1
// VC0_GSP2 bitfiled (RW) Reset=0
#define CAMIF_CRX2_VC0_SH_INT_STAT_VC0_GSP2_MASK 0x200
#define CAMIF_CRX2_VC0_SH_INT_STAT_VC0_GSP2_SHIFT 9 
#define CAMIF_CRX2_VC0_SH_INT_STAT_VC0_GSP2_BIT  0x1
#define CAMIF_CRX2_VC0_SH_INT_STAT_VC0_GSP2_BITWIDTH 1
// VC0_GSP3 bitfiled (RW) Reset=0
#define CAMIF_CRX2_VC0_SH_INT_STAT_VC0_GSP3_MASK 0x400
#define CAMIF_CRX2_VC0_SH_INT_STAT_VC0_GSP3_SHIFT 10 
#define CAMIF_CRX2_VC0_SH_INT_STAT_VC0_GSP3_BIT  0x1
#define CAMIF_CRX2_VC0_SH_INT_STAT_VC0_GSP3_BITWIDTH 1
// VC0_GSP4 bitfiled (RW) Reset=0
#define CAMIF_CRX2_VC0_SH_INT_STAT_VC0_GSP4_MASK 0x800
#define CAMIF_CRX2_VC0_SH_INT_STAT_VC0_GSP4_SHIFT 11 
#define CAMIF_CRX2_VC0_SH_INT_STAT_VC0_GSP4_BIT  0x1
#define CAMIF_CRX2_VC0_SH_INT_STAT_VC0_GSP4_BITWIDTH 1
// VC0_GSP5 bitfiled (RW) Reset=0
#define CAMIF_CRX2_VC0_SH_INT_STAT_VC0_GSP5_MASK 0x1000
#define CAMIF_CRX2_VC0_SH_INT_STAT_VC0_GSP5_SHIFT 12 
#define CAMIF_CRX2_VC0_SH_INT_STAT_VC0_GSP5_BIT  0x1
#define CAMIF_CRX2_VC0_SH_INT_STAT_VC0_GSP5_BITWIDTH 1
// VC0_GSP6 bitfiled (RW) Reset=0
#define CAMIF_CRX2_VC0_SH_INT_STAT_VC0_GSP6_MASK 0x2000
#define CAMIF_CRX2_VC0_SH_INT_STAT_VC0_GSP6_SHIFT 13 
#define CAMIF_CRX2_VC0_SH_INT_STAT_VC0_GSP6_BIT  0x1
#define CAMIF_CRX2_VC0_SH_INT_STAT_VC0_GSP6_BITWIDTH 1
// VC0_GSP7 bitfiled (RW) Reset=0
#define CAMIF_CRX2_VC0_SH_INT_STAT_VC0_GSP7_MASK 0x4000
#define CAMIF_CRX2_VC0_SH_INT_STAT_VC0_GSP7_SHIFT 14 
#define CAMIF_CRX2_VC0_SH_INT_STAT_VC0_GSP7_BIT  0x1
#define CAMIF_CRX2_VC0_SH_INT_STAT_VC0_GSP7_BITWIDTH 1
// VC0_GSP8 bitfiled (RW) Reset=0
#define CAMIF_CRX2_VC0_SH_INT_STAT_VC0_GSP8_MASK 0x8000
#define CAMIF_CRX2_VC0_SH_INT_STAT_VC0_GSP8_SHIFT 15 
#define CAMIF_CRX2_VC0_SH_INT_STAT_VC0_GSP8_BIT  0x1
#define CAMIF_CRX2_VC0_SH_INT_STAT_VC0_GSP8_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX2_VC0_SH_INT_STAT_RESERVED_MASK 0xFFFF0000
#define CAMIF_CRX2_VC0_SH_INT_STAT_RESERVED_SHIFT 16 
#define CAMIF_CRX2_VC0_SH_INT_STAT_RESERVED_BIT  0xFFFF
#define CAMIF_CRX2_VC0_SH_INT_STAT_RESERVED_BITWIDTH 16
// CRX2_VC0_SH_INT_MASK Register
#define CAMIF_CRX2_VC0_SH_INT_MASK_OFS           0x0000194C
// MaskVC0_FS bitfiled (RW) Reset=1
#define CAMIF_CRX2_VC0_SH_INT_MASK_MASKVC0_FS_MASK 0x1
#define CAMIF_CRX2_VC0_SH_INT_MASK_MASKVC0_FS_SHIFT 0 
#define CAMIF_CRX2_VC0_SH_INT_MASK_MASKVC0_FS_BIT 0x1
#define CAMIF_CRX2_VC0_SH_INT_MASK_MASKVC0_FS_BITWIDTH 1
// MaskVC0_FE bitfiled (RW) Reset=1
#define CAMIF_CRX2_VC0_SH_INT_MASK_MASKVC0_FE_MASK 0x2
#define CAMIF_CRX2_VC0_SH_INT_MASK_MASKVC0_FE_SHIFT 1 
#define CAMIF_CRX2_VC0_SH_INT_MASK_MASKVC0_FE_BIT 0x1
#define CAMIF_CRX2_VC0_SH_INT_MASK_MASKVC0_FE_BITWIDTH 1
// MaskVC0_LS bitfiled (RW) Reset=1
#define CAMIF_CRX2_VC0_SH_INT_MASK_MASKVC0_LS_MASK 0x4
#define CAMIF_CRX2_VC0_SH_INT_MASK_MASKVC0_LS_SHIFT 2 
#define CAMIF_CRX2_VC0_SH_INT_MASK_MASKVC0_LS_BIT 0x1
#define CAMIF_CRX2_VC0_SH_INT_MASK_MASKVC0_LS_BITWIDTH 1
// MaskVC0_LE bitfiled (RW) Reset=1
#define CAMIF_CRX2_VC0_SH_INT_MASK_MASKVC0_LE_MASK 0x8
#define CAMIF_CRX2_VC0_SH_INT_MASK_MASKVC0_LE_SHIFT 3 
#define CAMIF_CRX2_VC0_SH_INT_MASK_MASKVC0_LE_BIT 0x1
#define CAMIF_CRX2_VC0_SH_INT_MASK_MASKVC0_LE_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX2_VC0_SH_INT_MASK_RESERVED2_MASK 0xF0
#define CAMIF_CRX2_VC0_SH_INT_MASK_RESERVED2_SHIFT 4 
#define CAMIF_CRX2_VC0_SH_INT_MASK_RESERVED2_BIT 0xF
#define CAMIF_CRX2_VC0_SH_INT_MASK_RESERVED2_BITWIDTH 4
// MaskVC0_GSP1 bitfiled (RW) Reset=1
#define CAMIF_CRX2_VC0_SH_INT_MASK_MASKVC0_GSP1_MASK 0x100
#define CAMIF_CRX2_VC0_SH_INT_MASK_MASKVC0_GSP1_SHIFT 8 
#define CAMIF_CRX2_VC0_SH_INT_MASK_MASKVC0_GSP1_BIT 0x1
#define CAMIF_CRX2_VC0_SH_INT_MASK_MASKVC0_GSP1_BITWIDTH 1
// MaskVC0_GSP2 bitfiled (RW) Reset=1
#define CAMIF_CRX2_VC0_SH_INT_MASK_MASKVC0_GSP2_MASK 0x200
#define CAMIF_CRX2_VC0_SH_INT_MASK_MASKVC0_GSP2_SHIFT 9 
#define CAMIF_CRX2_VC0_SH_INT_MASK_MASKVC0_GSP2_BIT 0x1
#define CAMIF_CRX2_VC0_SH_INT_MASK_MASKVC0_GSP2_BITWIDTH 1
// MaskVC0_GSP3 bitfiled (RW) Reset=1
#define CAMIF_CRX2_VC0_SH_INT_MASK_MASKVC0_GSP3_MASK 0x400
#define CAMIF_CRX2_VC0_SH_INT_MASK_MASKVC0_GSP3_SHIFT 10 
#define CAMIF_CRX2_VC0_SH_INT_MASK_MASKVC0_GSP3_BIT 0x1
#define CAMIF_CRX2_VC0_SH_INT_MASK_MASKVC0_GSP3_BITWIDTH 1
// MaskVC0_GSP4 bitfiled (RW) Reset=1
#define CAMIF_CRX2_VC0_SH_INT_MASK_MASKVC0_GSP4_MASK 0x800
#define CAMIF_CRX2_VC0_SH_INT_MASK_MASKVC0_GSP4_SHIFT 11 
#define CAMIF_CRX2_VC0_SH_INT_MASK_MASKVC0_GSP4_BIT 0x1
#define CAMIF_CRX2_VC0_SH_INT_MASK_MASKVC0_GSP4_BITWIDTH 1
// MaskVC0_GSP5 bitfiled (RW) Reset=1
#define CAMIF_CRX2_VC0_SH_INT_MASK_MASKVC0_GSP5_MASK 0x1000
#define CAMIF_CRX2_VC0_SH_INT_MASK_MASKVC0_GSP5_SHIFT 12 
#define CAMIF_CRX2_VC0_SH_INT_MASK_MASKVC0_GSP5_BIT 0x1
#define CAMIF_CRX2_VC0_SH_INT_MASK_MASKVC0_GSP5_BITWIDTH 1
// MaskVC0_GSP6 bitfiled (RW) Reset=1
#define CAMIF_CRX2_VC0_SH_INT_MASK_MASKVC0_GSP6_MASK 0x2000
#define CAMIF_CRX2_VC0_SH_INT_MASK_MASKVC0_GSP6_SHIFT 13 
#define CAMIF_CRX2_VC0_SH_INT_MASK_MASKVC0_GSP6_BIT 0x1
#define CAMIF_CRX2_VC0_SH_INT_MASK_MASKVC0_GSP6_BITWIDTH 1
// MaskVC0_GSP7 bitfiled (RW) Reset=1
#define CAMIF_CRX2_VC0_SH_INT_MASK_MASKVC0_GSP7_MASK 0x4000
#define CAMIF_CRX2_VC0_SH_INT_MASK_MASKVC0_GSP7_SHIFT 14 
#define CAMIF_CRX2_VC0_SH_INT_MASK_MASKVC0_GSP7_BIT 0x1
#define CAMIF_CRX2_VC0_SH_INT_MASK_MASKVC0_GSP7_BITWIDTH 1
// MaskVC0_GSP8 bitfiled (RW) Reset=1
#define CAMIF_CRX2_VC0_SH_INT_MASK_MASKVC0_GSP8_MASK 0x8000
#define CAMIF_CRX2_VC0_SH_INT_MASK_MASKVC0_GSP8_SHIFT 15 
#define CAMIF_CRX2_VC0_SH_INT_MASK_MASKVC0_GSP8_BIT 0x1
#define CAMIF_CRX2_VC0_SH_INT_MASK_MASKVC0_GSP8_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX2_VC0_SH_INT_MASK_RESERVED_MASK 0xFFFF0000
#define CAMIF_CRX2_VC0_SH_INT_MASK_RESERVED_SHIFT 16 
#define CAMIF_CRX2_VC0_SH_INT_MASK_RESERVED_BIT  0xFFFF
#define CAMIF_CRX2_VC0_SH_INT_MASK_RESERVED_BITWIDTH 16
// CRX2_VC0_LN0_INT_STAT Register
#define CAMIF_CRX2_VC0_LN0_INT_STAT_OFS          0x00001968
// VC0_Null bitfiled (RW) Reset=0
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_NULL_MASK 0x1
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_NULL_SHIFT 0 
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_NULL_BIT 0x1
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_NULL_BITWIDTH 1
// VC0_Blank bitfiled (RW) Reset=0
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_BLANK_MASK 0x2
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_BLANK_SHIFT 1 
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_BLANK_BIT 0x1
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_BLANK_BITWIDTH 1
// VC0_Embedded bitfiled (RW) Reset=0
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_EMBEDDED_MASK 0x4
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_EMBEDDED_SHIFT 2 
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_EMBEDDED_BIT 0x1
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_EMBEDDED_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CRX2_VC0_LN0_INT_STAT_RESERVED4_MASK 0xF8
#define CAMIF_CRX2_VC0_LN0_INT_STAT_RESERVED4_SHIFT 3 
#define CAMIF_CRX2_VC0_LN0_INT_STAT_RESERVED4_BIT 0x1F
#define CAMIF_CRX2_VC0_LN0_INT_STAT_RESERVED4_BITWIDTH 5
// VC0_YUV420_8 bitfiled (RW) Reset=0
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_YUV420_8_MASK 0x100
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_YUV420_8_SHIFT 8 
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_YUV420_8_BIT 0x1
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_YUV420_8_BITWIDTH 1
// VC0_YUV420_10 bitfiled (RW) Reset=0
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_YUV420_10_MASK 0x200
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_YUV420_10_SHIFT 9 
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_YUV420_10_BIT 0x1
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_YUV420_10_BITWIDTH 1
// VC0_LegYUV420_8 bitfiled (RW) Reset=0
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_LEGYUV420_8_MASK 0x400
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_LEGYUV420_8_SHIFT 10 
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_LEGYUV420_8_BIT 0x1
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_LEGYUV420_8_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CRX2_VC0_LN0_INT_STAT_RESERVED3_MASK 0x800
#define CAMIF_CRX2_VC0_LN0_INT_STAT_RESERVED3_SHIFT 11 
#define CAMIF_CRX2_VC0_LN0_INT_STAT_RESERVED3_BIT 0x1
#define CAMIF_CRX2_VC0_LN0_INT_STAT_RESERVED3_BITWIDTH 1
// VC0_YUV420_8_Chr bitfiled (RW) Reset=0
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_YUV420_8_CHR_MASK 0x1000
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_YUV420_8_CHR_SHIFT 12 
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_YUV420_8_CHR_BIT 0x1
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_YUV420_8_CHR_BITWIDTH 1
// VC0_YUV420_10_Chr bitfiled (RW) Reset=0
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_YUV420_10_CHR_MASK 0x2000
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_YUV420_10_CHR_SHIFT 13 
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_YUV420_10_CHR_BIT 0x1
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_YUV420_10_CHR_BITWIDTH 1
// VC0_YUV422_8 bitfiled (RW) Reset=0
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_YUV422_8_MASK 0x4000
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_YUV422_8_SHIFT 14 
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_YUV422_8_BIT 0x1
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_YUV422_8_BITWIDTH 1
// VC0_YUV422_10 bitfiled (RW) Reset=0
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_YUV422_10_MASK 0x8000
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_YUV422_10_SHIFT 15 
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_YUV422_10_BIT 0x1
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_YUV422_10_BITWIDTH 1
// VC0_RGB444 bitfiled (RW) Reset=0
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_RGB444_MASK 0x10000
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_RGB444_SHIFT 16 
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_RGB444_BIT 0x1
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_RGB444_BITWIDTH 1
// VC0_RGB555 bitfiled (RW) Reset=0
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_RGB555_MASK 0x20000
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_RGB555_SHIFT 17 
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_RGB555_BIT 0x1
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_RGB555_BITWIDTH 1
// VC0_RGB565 bitfiled (RW) Reset=0
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_RGB565_MASK 0x40000
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_RGB565_SHIFT 18 
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_RGB565_BIT 0x1
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_RGB565_BITWIDTH 1
// VC0_RGB666 bitfiled (RW) Reset=0
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_RGB666_MASK 0x80000
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_RGB666_SHIFT 19 
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_RGB666_BIT 0x1
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_RGB666_BITWIDTH 1
// VC0_RGB888 bitfiled (RW) Reset=0
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_RGB888_MASK 0x100000
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_RGB888_SHIFT 20 
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_RGB888_BIT 0x1
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_RGB888_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX2_VC0_LN0_INT_STAT_RESERVED2_MASK 0xE00000
#define CAMIF_CRX2_VC0_LN0_INT_STAT_RESERVED2_SHIFT 21 
#define CAMIF_CRX2_VC0_LN0_INT_STAT_RESERVED2_BIT 0x7
#define CAMIF_CRX2_VC0_LN0_INT_STAT_RESERVED2_BITWIDTH 3
// VC0_RAW6 bitfiled (RW) Reset=0
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_RAW6_MASK 0x1000000
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_RAW6_SHIFT 24 
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_RAW6_BIT 0x1
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_RAW6_BITWIDTH 1
// VC0_RAW7 bitfiled (RW) Reset=0
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_RAW7_MASK 0x2000000
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_RAW7_SHIFT 25 
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_RAW7_BIT 0x1
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_RAW7_BITWIDTH 1
// VC0_RAW8 bitfiled (RW) Reset=0
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_RAW8_MASK 0x4000000
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_RAW8_SHIFT 26 
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_RAW8_BIT 0x1
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_RAW8_BITWIDTH 1
// VC0_RAW10 bitfiled (RW) Reset=0
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_RAW10_MASK 0x8000000
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_RAW10_SHIFT 27 
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_RAW10_BIT 0x1
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_RAW10_BITWIDTH 1
// VC0_RAW12 bitfiled (RW) Reset=0
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_RAW12_MASK 0x10000000
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_RAW12_SHIFT 28 
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_RAW12_BIT 0x1
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_RAW12_BITWIDTH 1
// VC0_RAW14 bitfiled (RW) Reset=0
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_RAW14_MASK 0x20000000
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_RAW14_SHIFT 29 
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_RAW14_BIT 0x1
#define CAMIF_CRX2_VC0_LN0_INT_STAT_VC0_RAW14_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX2_VC0_LN0_INT_STAT_RESERVED_MASK 0xC0000000
#define CAMIF_CRX2_VC0_LN0_INT_STAT_RESERVED_SHIFT 30 
#define CAMIF_CRX2_VC0_LN0_INT_STAT_RESERVED_BIT 0x3
#define CAMIF_CRX2_VC0_LN0_INT_STAT_RESERVED_BITWIDTH 2
// CRX2_VC0_LN1_INT_STAT Register
#define CAMIF_CRX2_VC0_LN1_INT_STAT_OFS          0x0000196C
// VC0_define1 bitfiled (RW) Reset=0
#define CAMIF_CRX2_VC0_LN1_INT_STAT_VC0_DEFINE1_MASK 0x1
#define CAMIF_CRX2_VC0_LN1_INT_STAT_VC0_DEFINE1_SHIFT 0 
#define CAMIF_CRX2_VC0_LN1_INT_STAT_VC0_DEFINE1_BIT 0x1
#define CAMIF_CRX2_VC0_LN1_INT_STAT_VC0_DEFINE1_BITWIDTH 1
// VC0_define2 bitfiled (RW) Reset=0
#define CAMIF_CRX2_VC0_LN1_INT_STAT_VC0_DEFINE2_MASK 0x2
#define CAMIF_CRX2_VC0_LN1_INT_STAT_VC0_DEFINE2_SHIFT 1 
#define CAMIF_CRX2_VC0_LN1_INT_STAT_VC0_DEFINE2_BIT 0x1
#define CAMIF_CRX2_VC0_LN1_INT_STAT_VC0_DEFINE2_BITWIDTH 1
// VC0_define3 bitfiled (RW) Reset=0
#define CAMIF_CRX2_VC0_LN1_INT_STAT_VC0_DEFINE3_MASK 0x4
#define CAMIF_CRX2_VC0_LN1_INT_STAT_VC0_DEFINE3_SHIFT 2 
#define CAMIF_CRX2_VC0_LN1_INT_STAT_VC0_DEFINE3_BIT 0x1
#define CAMIF_CRX2_VC0_LN1_INT_STAT_VC0_DEFINE3_BITWIDTH 1
// VC0_define4 bitfiled (RW) Reset=0
#define CAMIF_CRX2_VC0_LN1_INT_STAT_VC0_DEFINE4_MASK 0x8
#define CAMIF_CRX2_VC0_LN1_INT_STAT_VC0_DEFINE4_SHIFT 3 
#define CAMIF_CRX2_VC0_LN1_INT_STAT_VC0_DEFINE4_BIT 0x1
#define CAMIF_CRX2_VC0_LN1_INT_STAT_VC0_DEFINE4_BITWIDTH 1
// VC0_define5 bitfiled (RW) Reset=0
#define CAMIF_CRX2_VC0_LN1_INT_STAT_VC0_DEFINE5_MASK 0x10
#define CAMIF_CRX2_VC0_LN1_INT_STAT_VC0_DEFINE5_SHIFT 4 
#define CAMIF_CRX2_VC0_LN1_INT_STAT_VC0_DEFINE5_BIT 0x1
#define CAMIF_CRX2_VC0_LN1_INT_STAT_VC0_DEFINE5_BITWIDTH 1
// VC0_define6 bitfiled (RW) Reset=0
#define CAMIF_CRX2_VC0_LN1_INT_STAT_VC0_DEFINE6_MASK 0x20
#define CAMIF_CRX2_VC0_LN1_INT_STAT_VC0_DEFINE6_SHIFT 5 
#define CAMIF_CRX2_VC0_LN1_INT_STAT_VC0_DEFINE6_BIT 0x1
#define CAMIF_CRX2_VC0_LN1_INT_STAT_VC0_DEFINE6_BITWIDTH 1
// VC0_define7 bitfiled (RW) Reset=0
#define CAMIF_CRX2_VC0_LN1_INT_STAT_VC0_DEFINE7_MASK 0x40
#define CAMIF_CRX2_VC0_LN1_INT_STAT_VC0_DEFINE7_SHIFT 6 
#define CAMIF_CRX2_VC0_LN1_INT_STAT_VC0_DEFINE7_BIT 0x1
#define CAMIF_CRX2_VC0_LN1_INT_STAT_VC0_DEFINE7_BITWIDTH 1
// VC0_define8 bitfiled (RW) Reset=0
#define CAMIF_CRX2_VC0_LN1_INT_STAT_VC0_DEFINE8_MASK 0x80
#define CAMIF_CRX2_VC0_LN1_INT_STAT_VC0_DEFINE8_SHIFT 7 
#define CAMIF_CRX2_VC0_LN1_INT_STAT_VC0_DEFINE8_BIT 0x1
#define CAMIF_CRX2_VC0_LN1_INT_STAT_VC0_DEFINE8_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX2_VC0_LN1_INT_STAT_RESERVED_MASK 0xFFFFFF00
#define CAMIF_CRX2_VC0_LN1_INT_STAT_RESERVED_SHIFT 8 
#define CAMIF_CRX2_VC0_LN1_INT_STAT_RESERVED_BIT 0xFFFFFF
#define CAMIF_CRX2_VC0_LN1_INT_STAT_RESERVED_BITWIDTH 24
// CRX2_VC0_LN0_INT_MASK Register
#define CAMIF_CRX2_VC0_LN0_INT_MASK_OFS          0x00001970
// MaskVC0_Null bitfiled (RW) Reset=1
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_NULL_MASK 0x1
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_NULL_SHIFT 0 
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_NULL_BIT 0x1
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_NULL_BITWIDTH 1
// MaskVC0_Blank bitfiled (RW) Reset=1
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_BLANK_MASK 0x2
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_BLANK_SHIFT 1 
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_BLANK_BIT 0x1
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_BLANK_BITWIDTH 1
// MaskVC0_Embedded bitfiled (RW) Reset=1
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_EMBEDDED_MASK 0x4
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_EMBEDDED_SHIFT 2 
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_EMBEDDED_BIT 0x1
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_EMBEDDED_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CRX2_VC0_LN0_INT_MASK_RESERVED4_MASK 0xF8
#define CAMIF_CRX2_VC0_LN0_INT_MASK_RESERVED4_SHIFT 3 
#define CAMIF_CRX2_VC0_LN0_INT_MASK_RESERVED4_BIT 0x1F
#define CAMIF_CRX2_VC0_LN0_INT_MASK_RESERVED4_BITWIDTH 5
// MaskVC0_YUV420_8 bitfiled (RW) Reset=1
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_YUV420_8_MASK 0x100
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_YUV420_8_SHIFT 8 
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_YUV420_8_BIT 0x1
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_YUV420_8_BITWIDTH 1
// MaskVC0_YUV420_10 bitfiled (RW) Reset=1
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_YUV420_10_MASK 0x200
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_YUV420_10_SHIFT 9 
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_YUV420_10_BIT 0x1
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_YUV420_10_BITWIDTH 1
// MaskVC0_LegYUV420_8 bitfiled (RW) Reset=1
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_LEGYUV420_8_MASK 0x400
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_LEGYUV420_8_SHIFT 10 
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_LEGYUV420_8_BIT 0x1
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_LEGYUV420_8_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CRX2_VC0_LN0_INT_MASK_RESERVED3_MASK 0x800
#define CAMIF_CRX2_VC0_LN0_INT_MASK_RESERVED3_SHIFT 11 
#define CAMIF_CRX2_VC0_LN0_INT_MASK_RESERVED3_BIT 0x1
#define CAMIF_CRX2_VC0_LN0_INT_MASK_RESERVED3_BITWIDTH 1
// MaskVC0_YUV420_8_Chr bitfiled (RW) Reset=1
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_YUV420_8_CHR_MASK 0x1000
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_YUV420_8_CHR_SHIFT 12 
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_YUV420_8_CHR_BIT 0x1
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_YUV420_8_CHR_BITWIDTH 1
// MaskVC0_YUV420_10_Chr bitfiled (RW) Reset=1
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_YUV420_10_CHR_MASK 0x2000
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_YUV420_10_CHR_SHIFT 13 
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_YUV420_10_CHR_BIT 0x1
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_YUV420_10_CHR_BITWIDTH 1
// MaskVC0_YUV422_8 bitfiled (RW) Reset=1
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_YUV422_8_MASK 0x4000
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_YUV422_8_SHIFT 14 
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_YUV422_8_BIT 0x1
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_YUV422_8_BITWIDTH 1
// MaskVC0_YUV422_10 bitfiled (RW) Reset=1
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_YUV422_10_MASK 0x8000
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_YUV422_10_SHIFT 15 
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_YUV422_10_BIT 0x1
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_YUV422_10_BITWIDTH 1
// MaskVC0_RGB444 bitfiled (RW) Reset=1
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_RGB444_MASK 0x10000
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_RGB444_SHIFT 16 
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_RGB444_BIT 0x1
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_RGB444_BITWIDTH 1
// MaskVC0_RGB555 bitfiled (RW) Reset=1
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_RGB555_MASK 0x20000
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_RGB555_SHIFT 17 
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_RGB555_BIT 0x1
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_RGB555_BITWIDTH 1
// MaskVC0_RGB565 bitfiled (RW) Reset=1
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_RGB565_MASK 0x40000
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_RGB565_SHIFT 18 
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_RGB565_BIT 0x1
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_RGB565_BITWIDTH 1
// MaskVC0_RGB666 bitfiled (RW) Reset=1
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_RGB666_MASK 0x80000
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_RGB666_SHIFT 19 
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_RGB666_BIT 0x1
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_RGB666_BITWIDTH 1
// MaskVC0_RGB888 bitfiled (RW) Reset=1
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_RGB888_MASK 0x100000
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_RGB888_SHIFT 20 
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_RGB888_BIT 0x1
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_RGB888_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX2_VC0_LN0_INT_MASK_RESERVED2_MASK 0xE00000
#define CAMIF_CRX2_VC0_LN0_INT_MASK_RESERVED2_SHIFT 21 
#define CAMIF_CRX2_VC0_LN0_INT_MASK_RESERVED2_BIT 0x7
#define CAMIF_CRX2_VC0_LN0_INT_MASK_RESERVED2_BITWIDTH 3
// MaskVC0_RAW6 bitfiled (RW) Reset=1
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_RAW6_MASK 0x1000000
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_RAW6_SHIFT 24 
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_RAW6_BIT 0x1
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_RAW6_BITWIDTH 1
// MaskVC0_RAW7 bitfiled (RW) Reset=1
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_RAW7_MASK 0x2000000
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_RAW7_SHIFT 25 
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_RAW7_BIT 0x1
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_RAW7_BITWIDTH 1
// MaskVC0_RAW8 bitfiled (RW) Reset=1
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_RAW8_MASK 0x4000000
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_RAW8_SHIFT 26 
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_RAW8_BIT 0x1
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_RAW8_BITWIDTH 1
// MaskVC0_RAW10 bitfiled (RW) Reset=1
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_RAW10_MASK 0x8000000
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_RAW10_SHIFT 27 
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_RAW10_BIT 0x1
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_RAW10_BITWIDTH 1
// MaskVC0_RAW12 bitfiled (RW) Reset=1
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_RAW12_MASK 0x10000000
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_RAW12_SHIFT 28 
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_RAW12_BIT 0x1
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_RAW12_BITWIDTH 1
// MaskVC0_RAW14 bitfiled (RW) Reset=1
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_RAW14_MASK 0x20000000
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_RAW14_SHIFT 29 
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_RAW14_BIT 0x1
#define CAMIF_CRX2_VC0_LN0_INT_MASK_MASKVC0_RAW14_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX2_VC0_LN0_INT_MASK_RESERVED_MASK 0xC0000000
#define CAMIF_CRX2_VC0_LN0_INT_MASK_RESERVED_SHIFT 30 
#define CAMIF_CRX2_VC0_LN0_INT_MASK_RESERVED_BIT 0x3
#define CAMIF_CRX2_VC0_LN0_INT_MASK_RESERVED_BITWIDTH 2
// CRX2_VC0_LN1_INT_MASK Register
#define CAMIF_CRX2_VC0_LN1_INT_MASK_OFS          0x00001974
// MaskVC0_define1 bitfiled (RW) Reset=1
#define CAMIF_CRX2_VC0_LN1_INT_MASK_MASKVC0_DEFINE1_MASK 0x1
#define CAMIF_CRX2_VC0_LN1_INT_MASK_MASKVC0_DEFINE1_SHIFT 0 
#define CAMIF_CRX2_VC0_LN1_INT_MASK_MASKVC0_DEFINE1_BIT 0x1
#define CAMIF_CRX2_VC0_LN1_INT_MASK_MASKVC0_DEFINE1_BITWIDTH 1
// MaskVC0_define2 bitfiled (RW) Reset=1
#define CAMIF_CRX2_VC0_LN1_INT_MASK_MASKVC0_DEFINE2_MASK 0x2
#define CAMIF_CRX2_VC0_LN1_INT_MASK_MASKVC0_DEFINE2_SHIFT 1 
#define CAMIF_CRX2_VC0_LN1_INT_MASK_MASKVC0_DEFINE2_BIT 0x1
#define CAMIF_CRX2_VC0_LN1_INT_MASK_MASKVC0_DEFINE2_BITWIDTH 1
// MaskVC0_define3 bitfiled (RW) Reset=1
#define CAMIF_CRX2_VC0_LN1_INT_MASK_MASKVC0_DEFINE3_MASK 0x4
#define CAMIF_CRX2_VC0_LN1_INT_MASK_MASKVC0_DEFINE3_SHIFT 2 
#define CAMIF_CRX2_VC0_LN1_INT_MASK_MASKVC0_DEFINE3_BIT 0x1
#define CAMIF_CRX2_VC0_LN1_INT_MASK_MASKVC0_DEFINE3_BITWIDTH 1
// MaskVC0_define4 bitfiled (RW) Reset=1
#define CAMIF_CRX2_VC0_LN1_INT_MASK_MASKVC0_DEFINE4_MASK 0x8
#define CAMIF_CRX2_VC0_LN1_INT_MASK_MASKVC0_DEFINE4_SHIFT 3 
#define CAMIF_CRX2_VC0_LN1_INT_MASK_MASKVC0_DEFINE4_BIT 0x1
#define CAMIF_CRX2_VC0_LN1_INT_MASK_MASKVC0_DEFINE4_BITWIDTH 1
// MaskVC0_define5 bitfiled (RW) Reset=1
#define CAMIF_CRX2_VC0_LN1_INT_MASK_MASKVC0_DEFINE5_MASK 0x10
#define CAMIF_CRX2_VC0_LN1_INT_MASK_MASKVC0_DEFINE5_SHIFT 4 
#define CAMIF_CRX2_VC0_LN1_INT_MASK_MASKVC0_DEFINE5_BIT 0x1
#define CAMIF_CRX2_VC0_LN1_INT_MASK_MASKVC0_DEFINE5_BITWIDTH 1
// MaskVC0_define6 bitfiled (RW) Reset=1
#define CAMIF_CRX2_VC0_LN1_INT_MASK_MASKVC0_DEFINE6_MASK 0x20
#define CAMIF_CRX2_VC0_LN1_INT_MASK_MASKVC0_DEFINE6_SHIFT 5 
#define CAMIF_CRX2_VC0_LN1_INT_MASK_MASKVC0_DEFINE6_BIT 0x1
#define CAMIF_CRX2_VC0_LN1_INT_MASK_MASKVC0_DEFINE6_BITWIDTH 1
// MaskVC0_define7 bitfiled (RW) Reset=1
#define CAMIF_CRX2_VC0_LN1_INT_MASK_MASKVC0_DEFINE7_MASK 0x40
#define CAMIF_CRX2_VC0_LN1_INT_MASK_MASKVC0_DEFINE7_SHIFT 6 
#define CAMIF_CRX2_VC0_LN1_INT_MASK_MASKVC0_DEFINE7_BIT 0x1
#define CAMIF_CRX2_VC0_LN1_INT_MASK_MASKVC0_DEFINE7_BITWIDTH 1
// MaskVC0_define8 bitfiled (RW) Reset=1
#define CAMIF_CRX2_VC0_LN1_INT_MASK_MASKVC0_DEFINE8_MASK 0x80
#define CAMIF_CRX2_VC0_LN1_INT_MASK_MASKVC0_DEFINE8_SHIFT 7 
#define CAMIF_CRX2_VC0_LN1_INT_MASK_MASKVC0_DEFINE8_BIT 0x1
#define CAMIF_CRX2_VC0_LN1_INT_MASK_MASKVC0_DEFINE8_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX2_VC0_LN1_INT_MASK_RESERVED_MASK 0xFFFFFF00
#define CAMIF_CRX2_VC0_LN1_INT_MASK_RESERVED_SHIFT 8 
#define CAMIF_CRX2_VC0_LN1_INT_MASK_RESERVED_BIT 0xFFFFFF
#define CAMIF_CRX2_VC0_LN1_INT_MASK_RESERVED_BITWIDTH 24
// CRX2_RCV_PKT_HEADER Register
#define CAMIF_CRX2_RCV_PKT_HEADER_OFS            0x000019B0
// LatestDT bitfiled (RO) Reset=0
#define CAMIF_CRX2_RCV_PKT_HEADER_LATESTDT_MASK  0x3F
#define CAMIF_CRX2_RCV_PKT_HEADER_LATESTDT_SHIFT 0 
#define CAMIF_CRX2_RCV_PKT_HEADER_LATESTDT_BIT   0x3F
#define CAMIF_CRX2_RCV_PKT_HEADER_LATESTDT_BITWIDTH 6
// LatestVC bitfiled (RO) Reset=0
#define CAMIF_CRX2_RCV_PKT_HEADER_LATESTVC_MASK  0xC0
#define CAMIF_CRX2_RCV_PKT_HEADER_LATESTVC_SHIFT 6 
#define CAMIF_CRX2_RCV_PKT_HEADER_LATESTVC_BIT   0x3
#define CAMIF_CRX2_RCV_PKT_HEADER_LATESTVC_BITWIDTH 2
// LatestWC0Data bitfiled (RO) Reset=0
#define CAMIF_CRX2_RCV_PKT_HEADER_LATESTWC0DATA_MASK 0xFF00
#define CAMIF_CRX2_RCV_PKT_HEADER_LATESTWC0DATA_SHIFT 8 
#define CAMIF_CRX2_RCV_PKT_HEADER_LATESTWC0DATA_BIT 0xFF
#define CAMIF_CRX2_RCV_PKT_HEADER_LATESTWC0DATA_BITWIDTH 8
// LatestWC1Data bitfiled (RO) Reset=0
#define CAMIF_CRX2_RCV_PKT_HEADER_LATESTWC1DATA_MASK 0xFF0000
#define CAMIF_CRX2_RCV_PKT_HEADER_LATESTWC1DATA_SHIFT 16 
#define CAMIF_CRX2_RCV_PKT_HEADER_LATESTWC1DATA_BIT 0xFF
#define CAMIF_CRX2_RCV_PKT_HEADER_LATESTWC1DATA_BITWIDTH 8
// LatestECC bitfiled (RO) Reset=0
#define CAMIF_CRX2_RCV_PKT_HEADER_LATESTECC_MASK 0xFF000000
#define CAMIF_CRX2_RCV_PKT_HEADER_LATESTECC_SHIFT 24 
#define CAMIF_CRX2_RCV_PKT_HEADER_LATESTECC_BIT  0xFF
#define CAMIF_CRX2_RCV_PKT_HEADER_LATESTECC_BITWIDTH 8
// CRX2_VC0_FNLN_STAT Register
#define CAMIF_CRX2_VC0_FNLN_STAT_OFS             0x000019B4
// VC0_LN bitfiled (RO) Reset=0
#define CAMIF_CRX2_VC0_FNLN_STAT_VC0_LN_MASK     0xFFFF
#define CAMIF_CRX2_VC0_FNLN_STAT_VC0_LN_SHIFT    0 
#define CAMIF_CRX2_VC0_FNLN_STAT_VC0_LN_BIT      0xFFFF
#define CAMIF_CRX2_VC0_FNLN_STAT_VC0_LN_BITWIDTH 16
// VC0_FN bitfiled (RO) Reset=0
#define CAMIF_CRX2_VC0_FNLN_STAT_VC0_FN_MASK     0xFFFF0000
#define CAMIF_CRX2_VC0_FNLN_STAT_VC0_FN_SHIFT    16 
#define CAMIF_CRX2_VC0_FNLN_STAT_VC0_FN_BIT      0xFFFF
#define CAMIF_CRX2_VC0_FNLN_STAT_VC0_FN_BITWIDTH 16
// CRX3_CDSIRX_CLKEN Register
#define CAMIF_CRX3_CDSIRX_CLKEN_OFS              0x00001C08
// CDSIRXEn bitfiled (RW) Reset=0
#define CAMIF_CRX3_CDSIRX_CLKEN_CDSIRXEN_MASK    0x1
#define CAMIF_CRX3_CDSIRX_CLKEN_CDSIRXEN_SHIFT   0 
#define CAMIF_CRX3_CDSIRX_CLKEN_CDSIRXEN_BIT     0x1
#define CAMIF_CRX3_CDSIRX_CLKEN_CDSIRXEN_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX3_CDSIRX_CLKEN_RESERVED_MASK    0xFFFFFFFE
#define CAMIF_CRX3_CDSIRX_CLKEN_RESERVED_SHIFT   1 
#define CAMIF_CRX3_CDSIRX_CLKEN_RESERVED_BIT     0x7FFFFFFF
#define CAMIF_CRX3_CDSIRX_CLKEN_RESERVED_BITWIDTH 31
// CRX3_CDSIRX_CLKSEL Register
#define CAMIF_CRX3_CDSIRX_CLKSEL_OFS             0x00001C0C
// PPIHsRxClkEn bitfiled (RW) Reset=0
#define CAMIF_CRX3_CDSIRX_CLKSEL_PPIHSRXCLKEN_MASK 0x1
#define CAMIF_CRX3_CDSIRX_CLKSEL_PPIHSRXCLKEN_SHIFT 0 
#define CAMIF_CRX3_CDSIRX_CLKSEL_PPIHSRXCLKEN_BIT 0x1
#define CAMIF_CRX3_CDSIRX_CLKSEL_PPIHSRXCLKEN_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX3_CDSIRX_CLKSEL_RESERVED2_MASK  0xFE
#define CAMIF_CRX3_CDSIRX_CLKSEL_RESERVED2_SHIFT 1 
#define CAMIF_CRX3_CDSIRX_CLKSEL_RESERVED2_BIT   0x7F
#define CAMIF_CRX3_CDSIRX_CLKSEL_RESERVED2_BITWIDTH 7
// PPIHsRxClkSel bitfiled (RW) Reset=0
#define CAMIF_CRX3_CDSIRX_CLKSEL_PPIHSRXCLKSEL_MASK 0x300
#define CAMIF_CRX3_CDSIRX_CLKSEL_PPIHSRXCLKSEL_SHIFT 8 
#define CAMIF_CRX3_CDSIRX_CLKSEL_PPIHSRXCLKSEL_BIT 0x3
#define CAMIF_CRX3_CDSIRX_CLKSEL_PPIHSRXCLKSEL_BITWIDTH 2
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX3_CDSIRX_CLKSEL_RESERVED_MASK   0xFFFFFC00
#define CAMIF_CRX3_CDSIRX_CLKSEL_RESERVED_SHIFT  10 
#define CAMIF_CRX3_CDSIRX_CLKSEL_RESERVED_BIT    0x3FFFFF
#define CAMIF_CRX3_CDSIRX_CLKSEL_RESERVED_BITWIDTH 22
// CRX3_MODE_CONFIG Register
#define CAMIF_CRX3_MODE_CONFIG_OFS               0x00001C10
// CSI2Mode bitfiled (RW) Reset=0
#define CAMIF_CRX3_MODE_CONFIG_CSI2MODE_MASK     0x1
#define CAMIF_CRX3_MODE_CONFIG_CSI2MODE_SHIFT    0 
#define CAMIF_CRX3_MODE_CONFIG_CSI2MODE_BIT      0x1
#define CAMIF_CRX3_MODE_CONFIG_CSI2MODE_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX3_MODE_CONFIG_RESERVED_MASK     0xFFFFFFFE
#define CAMIF_CRX3_MODE_CONFIG_RESERVED_SHIFT    1 
#define CAMIF_CRX3_MODE_CONFIG_RESERVED_BIT      0x7FFFFFFF
#define CAMIF_CRX3_MODE_CONFIG_RESERVED_BITWIDTH 31
// CRX3_CDSIRX_SYSTEM_INIT Register
#define CAMIF_CRX3_CDSIRX_SYSTEM_INIT_OFS        0x00001C14
// SysInit bitfiled (RW) Reset=0
#define CAMIF_CRX3_CDSIRX_SYSTEM_INIT_SYSINIT_MASK 0x1
#define CAMIF_CRX3_CDSIRX_SYSTEM_INIT_SYSINIT_SHIFT 0 
#define CAMIF_CRX3_CDSIRX_SYSTEM_INIT_SYSINIT_BIT 0x1
#define CAMIF_CRX3_CDSIRX_SYSTEM_INIT_SYSINIT_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX3_CDSIRX_SYSTEM_INIT_RESERVED_MASK 0xFFFFFFFE
#define CAMIF_CRX3_CDSIRX_SYSTEM_INIT_RESERVED_SHIFT 1 
#define CAMIF_CRX3_CDSIRX_SYSTEM_INIT_RESERVED_BIT 0x7FFFFFFF
#define CAMIF_CRX3_CDSIRX_SYSTEM_INIT_RESERVED_BITWIDTH 31
// CRX3_LANE_ENABLE Register
#define CAMIF_CRX3_LANE_ENABLE_OFS               0x00001C18
// DTLaneEn bitfiled (RW) Reset=0
#define CAMIF_CRX3_LANE_ENABLE_DTLANEEN_MASK     0x7
#define CAMIF_CRX3_LANE_ENABLE_DTLANEEN_SHIFT    0 
#define CAMIF_CRX3_LANE_ENABLE_DTLANEEN_BIT      0x7
#define CAMIF_CRX3_LANE_ENABLE_DTLANEEN_BITWIDTH 3
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX3_LANE_ENABLE_RESERVED2_MASK    0x8
#define CAMIF_CRX3_LANE_ENABLE_RESERVED2_SHIFT   3 
#define CAMIF_CRX3_LANE_ENABLE_RESERVED2_BIT     0x1
#define CAMIF_CRX3_LANE_ENABLE_RESERVED2_BITWIDTH 1
// CLaneEn bitfiled (RW) Reset=0
#define CAMIF_CRX3_LANE_ENABLE_CLANEEN_MASK      0x10
#define CAMIF_CRX3_LANE_ENABLE_CLANEEN_SHIFT     4 
#define CAMIF_CRX3_LANE_ENABLE_CLANEEN_BIT       0x1
#define CAMIF_CRX3_LANE_ENABLE_CLANEEN_BITWIDTH  1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX3_LANE_ENABLE_RESERVED_MASK     0xFFFFFFE0
#define CAMIF_CRX3_LANE_ENABLE_RESERVED_SHIFT    5 
#define CAMIF_CRX3_LANE_ENABLE_RESERVED_BIT      0x7FFFFFF
#define CAMIF_CRX3_LANE_ENABLE_RESERVED_BITWIDTH 27
// CRX3_VC_ENABLE Register
#define CAMIF_CRX3_VC_ENABLE_OFS                 0x00001C1C
// VC0En bitfiled (RW) Reset=1
#define CAMIF_CRX3_VC_ENABLE_VC0EN_MASK          0x1
#define CAMIF_CRX3_VC_ENABLE_VC0EN_SHIFT         0 
#define CAMIF_CRX3_VC_ENABLE_VC0EN_BIT           0x1
#define CAMIF_CRX3_VC_ENABLE_VC0EN_BITWIDTH      1
// VC1En bitfiled (RW) Reset=1
#define CAMIF_CRX3_VC_ENABLE_VC1EN_MASK          0x2
#define CAMIF_CRX3_VC_ENABLE_VC1EN_SHIFT         1 
#define CAMIF_CRX3_VC_ENABLE_VC1EN_BIT           0x1
#define CAMIF_CRX3_VC_ENABLE_VC1EN_BITWIDTH      1
// VC2En bitfiled (RW) Reset=1
#define CAMIF_CRX3_VC_ENABLE_VC2EN_MASK          0x4
#define CAMIF_CRX3_VC_ENABLE_VC2EN_SHIFT         2 
#define CAMIF_CRX3_VC_ENABLE_VC2EN_BIT           0x1
#define CAMIF_CRX3_VC_ENABLE_VC2EN_BITWIDTH      1
// VC3En bitfiled (RW) Reset=1
#define CAMIF_CRX3_VC_ENABLE_VC3EN_MASK          0x8
#define CAMIF_CRX3_VC_ENABLE_VC3EN_SHIFT         3 
#define CAMIF_CRX3_VC_ENABLE_VC3EN_BIT           0x1
#define CAMIF_CRX3_VC_ENABLE_VC3EN_BITWIDTH      1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX3_VC_ENABLE_RESERVED_MASK       0xFFFFFFF0
#define CAMIF_CRX3_VC_ENABLE_RESERVED_SHIFT      4 
#define CAMIF_CRX3_VC_ENABLE_RESERVED_BIT        0xFFFFFFF
#define CAMIF_CRX3_VC_ENABLE_RESERVED_BITWIDTH   28
// CRX3_CDSIRX_START Register
#define CAMIF_CRX3_CDSIRX_START_OFS              0x00001C20
// CDSIRXStart bitfiled (RW) Reset=0
#define CAMIF_CRX3_CDSIRX_START_CDSIRXSTART_MASK 0x1
#define CAMIF_CRX3_CDSIRX_START_CDSIRXSTART_SHIFT 0 
#define CAMIF_CRX3_CDSIRX_START_CDSIRXSTART_BIT  0x1
#define CAMIF_CRX3_CDSIRX_START_CDSIRXSTART_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX3_CDSIRX_START_RESERVED_MASK    0xFFFFFFFE
#define CAMIF_CRX3_CDSIRX_START_RESERVED_SHIFT   1 
#define CAMIF_CRX3_CDSIRX_START_RESERVED_BIT     0x7FFFFFFF
#define CAMIF_CRX3_CDSIRX_START_RESERVED_BITWIDTH 31
// CRX3_LINE_INIT_COUNT Register
#define CAMIF_CRX3_LINE_INIT_COUNT_OFS           0x00001C24
// LINEINITCNT bitfiled (RW) Reset=0
#define CAMIF_CRX3_LINE_INIT_COUNT_LINEINITCNT_MASK 0xFFFF
#define CAMIF_CRX3_LINE_INIT_COUNT_LINEINITCNT_SHIFT 0 
#define CAMIF_CRX3_LINE_INIT_COUNT_LINEINITCNT_BIT 0xFFFF
#define CAMIF_CRX3_LINE_INIT_COUNT_LINEINITCNT_BITWIDTH 16
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX3_LINE_INIT_COUNT_RESERVED_MASK 0xFFFF0000
#define CAMIF_CRX3_LINE_INIT_COUNT_RESERVED_SHIFT 16 
#define CAMIF_CRX3_LINE_INIT_COUNT_RESERVED_BIT  0xFFFF
#define CAMIF_CRX3_LINE_INIT_COUNT_RESERVED_BITWIDTH 16
// CRX3_HSRXTO_COUNT Register
#define CAMIF_CRX3_HSRXTO_COUNT_OFS              0x00001C28
// HSToCnt bitfiled (RW) Reset=0
#define CAMIF_CRX3_HSRXTO_COUNT_HSTOCNT_MASK     0xFFFFFFFF
#define CAMIF_CRX3_HSRXTO_COUNT_HSTOCNT_SHIFT    0 
#define CAMIF_CRX3_HSRXTO_COUNT_HSTOCNT_BIT      0xFFFFFFFF
#define CAMIF_CRX3_HSRXTO_COUNT_HSTOCNT_BITWIDTH 32
// CRX3_FUNC_ENABLE Register
#define CAMIF_CRX3_FUNC_ENABLE_OFS               0x00001C2C
// HSTOCntEn bitfiled (RW) Reset=0
#define CAMIF_CRX3_FUNC_ENABLE_HSTOCNTEN_MASK    0x1
#define CAMIF_CRX3_FUNC_ENABLE_HSTOCNTEN_SHIFT   0 
#define CAMIF_CRX3_FUNC_ENABLE_HSTOCNTEN_BIT     0x1
#define CAMIF_CRX3_FUNC_ENABLE_HSTOCNTEN_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CRX3_FUNC_ENABLE_RESERVED4_MASK    0xF0
#define CAMIF_CRX3_FUNC_ENABLE_RESERVED4_SHIFT   4 
#define CAMIF_CRX3_FUNC_ENABLE_RESERVED4_BIT     0xF
#define CAMIF_CRX3_FUNC_ENABLE_RESERVED4_BITWIDTH 4
// LPRXSTATEINTSTATEEn bitfiled (RW) Reset=0
#define CAMIF_CRX3_FUNC_ENABLE_LPRXSTATEINTSTATEEN_MASK 0x100
#define CAMIF_CRX3_FUNC_ENABLE_LPRXSTATEINTSTATEEN_SHIFT 8 
#define CAMIF_CRX3_FUNC_ENABLE_LPRXSTATEINTSTATEEN_BIT 0x1
#define CAMIF_CRX3_FUNC_ENABLE_LPRXSTATEINTSTATEEN_BITWIDTH 1
// RXERRINTSTATEEn bitfiled (RW) Reset=0
#define CAMIF_CRX3_FUNC_ENABLE_RXERRINTSTATEEN_MASK 0x400
#define CAMIF_CRX3_FUNC_ENABLE_RXERRINTSTATEEN_SHIFT 10 
#define CAMIF_CRX3_FUNC_ENABLE_RXERRINTSTATEEN_BIT 0x1
#define CAMIF_CRX3_FUNC_ENABLE_RXERRINTSTATEEN_BITWIDTH 1
// SHTPKTINTSTATEEn bitfiled (RW) Reset=0
#define CAMIF_CRX3_FUNC_ENABLE_SHTPKTINTSTATEEN_MASK 0x2000
#define CAMIF_CRX3_FUNC_ENABLE_SHTPKTINTSTATEEN_SHIFT 13 
#define CAMIF_CRX3_FUNC_ENABLE_SHTPKTINTSTATEEN_BIT 0x1
#define CAMIF_CRX3_FUNC_ENABLE_SHTPKTINTSTATEEN_BITWIDTH 1
// LNGPKTINTSTATEEn bitfiled (RW) Reset=0
#define CAMIF_CRX3_FUNC_ENABLE_LNGPKTINTSTATEEN_MASK 0x4000
#define CAMIF_CRX3_FUNC_ENABLE_LNGPKTINTSTATEEN_SHIFT 14 
#define CAMIF_CRX3_FUNC_ENABLE_LNGPKTINTSTATEEN_BIT 0x1
#define CAMIF_CRX3_FUNC_ENABLE_LNGPKTINTSTATEEN_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CRX3_FUNC_ENABLE_RESERVED3_MASK    0x8000
#define CAMIF_CRX3_FUNC_ENABLE_RESERVED3_SHIFT   15 
#define CAMIF_CRX3_FUNC_ENABLE_RESERVED3_BIT     0x1
#define CAMIF_CRX3_FUNC_ENABLE_RESERVED3_BITWIDTH 1
// LPRXSTATEEn bitfiled (RW) Reset=0
#define CAMIF_CRX3_FUNC_ENABLE_LPRXSTATEEN_MASK  0x10000
#define CAMIF_CRX3_FUNC_ENABLE_LPRXSTATEEN_SHIFT 16 
#define CAMIF_CRX3_FUNC_ENABLE_LPRXSTATEEN_BIT   0x1
#define CAMIF_CRX3_FUNC_ENABLE_LPRXSTATEEN_BITWIDTH 1
// RXERRINTEn bitfiled (RW) Reset=0
#define CAMIF_CRX3_FUNC_ENABLE_RXERRINTEN_MASK   0x40000
#define CAMIF_CRX3_FUNC_ENABLE_RXERRINTEN_SHIFT  18 
#define CAMIF_CRX3_FUNC_ENABLE_RXERRINTEN_BIT    0x1
#define CAMIF_CRX3_FUNC_ENABLE_RXERRINTEN_BITWIDTH 1
// SHTPKTINTEn bitfiled (RW) Reset=0
#define CAMIF_CRX3_FUNC_ENABLE_SHTPKTINTEN_MASK  0x200000
#define CAMIF_CRX3_FUNC_ENABLE_SHTPKTINTEN_SHIFT 21 
#define CAMIF_CRX3_FUNC_ENABLE_SHTPKTINTEN_BIT   0x1
#define CAMIF_CRX3_FUNC_ENABLE_SHTPKTINTEN_BITWIDTH 1
// LNGPKTINTEn bitfiled (RW) Reset=0
#define CAMIF_CRX3_FUNC_ENABLE_LNGPKTINTEN_MASK  0x400000
#define CAMIF_CRX3_FUNC_ENABLE_LNGPKTINTEN_SHIFT 22 
#define CAMIF_CRX3_FUNC_ENABLE_LNGPKTINTEN_BIT   0x1
#define CAMIF_CRX3_FUNC_ENABLE_LNGPKTINTEN_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX3_FUNC_ENABLE_RESERVED2_MASK    0x800000
#define CAMIF_CRX3_FUNC_ENABLE_RESERVED2_SHIFT   23 
#define CAMIF_CRX3_FUNC_ENABLE_RESERVED2_BIT     0x1
#define CAMIF_CRX3_FUNC_ENABLE_RESERVED2_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX3_FUNC_ENABLE_RESERVED_MASK     0x7E000000
#define CAMIF_CRX3_FUNC_ENABLE_RESERVED_SHIFT    25 
#define CAMIF_CRX3_FUNC_ENABLE_RESERVED_BIT      0x3F
#define CAMIF_CRX3_FUNC_ENABLE_RESERVED_BITWIDTH 6
// DebugMdEn bitfiled (RW) Reset=0
#define CAMIF_CRX3_FUNC_ENABLE_DEBUGMDEN_MASK    0x80000000
#define CAMIF_CRX3_FUNC_ENABLE_DEBUGMDEN_SHIFT   31 
#define CAMIF_CRX3_FUNC_ENABLE_DEBUGMDEN_BIT     0x1
#define CAMIF_CRX3_FUNC_ENABLE_DEBUGMDEN_BITWIDTH 1
// CRX3_FUNC_MODE Register
#define CAMIF_CRX3_FUNC_MODE_OFS                 0x00001C40
// EoTpEn bitfiled (RW) Reset=0
#define CAMIF_CRX3_FUNC_MODE_EOTPEN_MASK         0x1
#define CAMIF_CRX3_FUNC_MODE_EOTPEN_SHIFT        0 
#define CAMIF_CRX3_FUNC_MODE_EOTPEN_BIT          0x1
#define CAMIF_CRX3_FUNC_MODE_EOTPEN_BITWIDTH     1
// BlankPktRcvEn bitfiled (RW) Reset=0
#define CAMIF_CRX3_FUNC_MODE_BLANKPKTRCVEN_MASK  0x2
#define CAMIF_CRX3_FUNC_MODE_BLANKPKTRCVEN_SHIFT 1 
#define CAMIF_CRX3_FUNC_MODE_BLANKPKTRCVEN_BIT   0x1
#define CAMIF_CRX3_FUNC_MODE_BLANKPKTRCVEN_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX3_FUNC_MODE_RESERVED2_MASK      0xFC
#define CAMIF_CRX3_FUNC_MODE_RESERVED2_SHIFT     2 
#define CAMIF_CRX3_FUNC_MODE_RESERVED2_BIT       0x3F
#define CAMIF_CRX3_FUNC_MODE_RESERVED2_BITWIDTH  6
// LpToAutoRxMd bitfiled (RW) Reset=0
#define CAMIF_CRX3_FUNC_MODE_LPTOAUTORXMD_MASK   0x100
#define CAMIF_CRX3_FUNC_MODE_LPTOAUTORXMD_SHIFT  8 
#define CAMIF_CRX3_FUNC_MODE_LPTOAUTORXMD_BIT    0x1
#define CAMIF_CRX3_FUNC_MODE_LPTOAUTORXMD_BITWIDTH 1
// HsToAutoRxMd bitfiled (RW) Reset=0
#define CAMIF_CRX3_FUNC_MODE_HSTOAUTORXMD_MASK   0x200
#define CAMIF_CRX3_FUNC_MODE_HSTOAUTORXMD_SHIFT  9 
#define CAMIF_CRX3_FUNC_MODE_HSTOAUTORXMD_BIT    0x1
#define CAMIF_CRX3_FUNC_MODE_HSTOAUTORXMD_BITWIDTH 1
// CntAutoRxMd bitfiled (RW) Reset=0
#define CAMIF_CRX3_FUNC_MODE_CNTAUTORXMD_MASK    0x400
#define CAMIF_CRX3_FUNC_MODE_CNTAUTORXMD_SHIFT   10 
#define CAMIF_CRX3_FUNC_MODE_CNTAUTORXMD_BIT     0x1
#define CAMIF_CRX3_FUNC_MODE_CNTAUTORXMD_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX3_FUNC_MODE_RESERVED_MASK       0xFFFFF800
#define CAMIF_CRX3_FUNC_MODE_RESERVED_SHIFT      11 
#define CAMIF_CRX3_FUNC_MODE_RESERVED_BIT        0x1FFFFF
#define CAMIF_CRX3_FUNC_MODE_RESERVED_BITWIDTH   21
// CRX3_LPRX_STATE_INT_STAT Register
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_OFS       0x00001C44
// LineInitDone bitfiled (RW) Reset=0
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_LINEINITDONE_MASK 0x1
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_LINEINITDONE_SHIFT 0 
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_LINEINITDONE_BIT 0x1
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_LINEINITDONE_BITWIDTH 1
// reserved5 bitfiled (RO) Reset=0
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_RESERVED5_MASK 0x2
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_RESERVED5_SHIFT 1 
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_RESERVED5_BIT 0x1
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_RESERVED5_BITWIDTH 1
// AutoCalDone bitfiled (RW) Reset=0
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_AUTOCALDONE_MASK 0x10
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_AUTOCALDONE_SHIFT 4 
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_AUTOCALDONE_BIT 0x1
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_AUTOCALDONE_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_RESERVED4_MASK 0xE0
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_RESERVED4_SHIFT 5 
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_RESERVED4_BIT 0x7
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_RESERVED4_BITWIDTH 3
// D0StopRise bitfiled (RW) Reset=0
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_D0STOPRISE_MASK 0x100
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_D0STOPRISE_SHIFT 8 
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_D0STOPRISE_BIT 0x1
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_D0STOPRISE_BITWIDTH 1
// D1StopRise bitfiled (RW) Reset=0
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_D1STOPRISE_MASK 0x200
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_D1STOPRISE_SHIFT 9 
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_D1STOPRISE_BIT 0x1
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_D1STOPRISE_BITWIDTH 1
// D2StopRise bitfiled (RW) Reset=0
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_D2STOPRISE_MASK 0x400
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_D2STOPRISE_SHIFT 10 
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_D2STOPRISE_BIT 0x1
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_D2STOPRISE_BITWIDTH 1
// D3StopRise bitfiled (RW) Reset=0
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_D3STOPRISE_MASK 0x800
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_D3STOPRISE_SHIFT 11 
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_D3STOPRISE_BIT 0x1
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_D3STOPRISE_BITWIDTH 1
// CLStopRise bitfiled (RW) Reset=0
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_CLSTOPRISE_MASK 0x1000
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_CLSTOPRISE_SHIFT 12 
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_CLSTOPRISE_BIT 0x1
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_CLSTOPRISE_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_RESERVED3_MASK 0xE000
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_RESERVED3_SHIFT 13 
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_RESERVED3_BIT 0x7
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_RESERVED3_BITWIDTH 3
// D0UlpsEnter bitfiled (RW) Reset=0
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_D0ULPSENTER_MASK 0x10000
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_D0ULPSENTER_SHIFT 16 
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_D0ULPSENTER_BIT 0x1
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_D0ULPSENTER_BITWIDTH 1
// D1UlpsEnter bitfiled (RW) Reset=0
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_D1ULPSENTER_MASK 0x20000
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_D1ULPSENTER_SHIFT 17 
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_D1ULPSENTER_BIT 0x1
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_D1ULPSENTER_BITWIDTH 1
// D2UlpsEnter bitfiled (RW) Reset=0
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_D2ULPSENTER_MASK 0x40000
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_D2ULPSENTER_SHIFT 18 
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_D2ULPSENTER_BIT 0x1
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_D2ULPSENTER_BITWIDTH 1
// D3UlpsEnter bitfiled (RW) Reset=0
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_D3ULPSENTER_MASK 0x80000
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_D3ULPSENTER_SHIFT 19 
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_D3ULPSENTER_BIT 0x1
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_D3ULPSENTER_BITWIDTH 1
// CLUlpsEnter bitfiled (RW) Reset=0
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_CLULPSENTER_MASK 0x100000
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_CLULPSENTER_SHIFT 20 
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_CLULPSENTER_BIT 0x1
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_CLULPSENTER_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_RESERVED2_MASK 0xE00000
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_RESERVED2_SHIFT 21 
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_RESERVED2_BIT 0x7
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_RESERVED2_BITWIDTH 3
// D0UlpsExit bitfiled (RW) Reset=0
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_D0ULPSEXIT_MASK 0x1000000
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_D0ULPSEXIT_SHIFT 24 
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_D0ULPSEXIT_BIT 0x1
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_D0ULPSEXIT_BITWIDTH 1
// D1UlpsExit bitfiled (RW) Reset=0
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_D1ULPSEXIT_MASK 0x2000000
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_D1ULPSEXIT_SHIFT 25 
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_D1ULPSEXIT_BIT 0x1
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_D1ULPSEXIT_BITWIDTH 1
// D2UlpsExit bitfiled (RW) Reset=0
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_D2ULPSEXIT_MASK 0x4000000
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_D2ULPSEXIT_SHIFT 26 
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_D2ULPSEXIT_BIT 0x1
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_D2ULPSEXIT_BITWIDTH 1
// D3UlpsExit bitfiled (RW) Reset=0
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_D3ULPSEXIT_MASK 0x8000000
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_D3ULPSEXIT_SHIFT 27 
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_D3ULPSEXIT_BIT 0x1
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_D3ULPSEXIT_BITWIDTH 1
// CLU1psExit bitfiled (RW) Reset=0
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_CLU1PSEXIT_MASK 0x10000000
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_CLU1PSEXIT_SHIFT 28 
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_CLU1PSEXIT_BIT 0x1
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_CLU1PSEXIT_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_RESERVED_MASK 0xE0000000
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_RESERVED_SHIFT 29 
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_RESERVED_BIT 0x7
#define CAMIF_CRX3_LPRX_STATE_INT_STAT_RESERVED_BITWIDTH 3
// CRX3_LPRX_STATE_INT_MASK Register
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_OFS       0x00001C48
// MaskLineInitDone bitfiled (RW) Reset=0
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKLINEINITDONE_MASK 0x1
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKLINEINITDONE_SHIFT 0 
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKLINEINITDONE_BIT 0x1
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKLINEINITDONE_BITWIDTH 1
// reserved5 bitfiled (RO) Reset=0
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_RESERVED5_MASK 0x2
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_RESERVED5_SHIFT 1 
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_RESERVED5_BIT 0x1
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_RESERVED5_BITWIDTH 1
// MaskAutoCalDone bitfiled (RW) Reset=1
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKAUTOCALDONE_MASK 0x10
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKAUTOCALDONE_SHIFT 4 
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKAUTOCALDONE_BIT 0x1
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKAUTOCALDONE_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_RESERVED4_MASK 0xE0
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_RESERVED4_SHIFT 5 
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_RESERVED4_BIT 0x7
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_RESERVED4_BITWIDTH 3
// MaskD0StopRise bitfiled (RW) Reset=1
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKD0STOPRISE_MASK 0x100
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKD0STOPRISE_SHIFT 8 
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKD0STOPRISE_BIT 0x1
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKD0STOPRISE_BITWIDTH 1
// MaskD1StopRise bitfiled (RW) Reset=1
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKD1STOPRISE_MASK 0x200
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKD1STOPRISE_SHIFT 9 
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKD1STOPRISE_BIT 0x1
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKD1STOPRISE_BITWIDTH 1
// MaskD2StopRise bitfiled (RW) Reset=1
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKD2STOPRISE_MASK 0x400
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKD2STOPRISE_SHIFT 10 
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKD2STOPRISE_BIT 0x1
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKD2STOPRISE_BITWIDTH 1
// MaskD3StopRise bitfiled (RW) Reset=1
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKD3STOPRISE_MASK 0x800
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKD3STOPRISE_SHIFT 11 
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKD3STOPRISE_BIT 0x1
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKD3STOPRISE_BITWIDTH 1
// MaskCLStopRise bitfiled (RW) Reset=1
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKCLSTOPRISE_MASK 0x1000
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKCLSTOPRISE_SHIFT 12 
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKCLSTOPRISE_BIT 0x1
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKCLSTOPRISE_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_RESERVED3_MASK 0xE000
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_RESERVED3_SHIFT 13 
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_RESERVED3_BIT 0x7
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_RESERVED3_BITWIDTH 3
// MaskD0UlpsEnter bitfiled (RW) Reset=1
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKD0ULPSENTER_MASK 0x10000
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKD0ULPSENTER_SHIFT 16 
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKD0ULPSENTER_BIT 0x1
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKD0ULPSENTER_BITWIDTH 1
// MaskD1UlpsEnter bitfiled (RW) Reset=1
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKD1ULPSENTER_MASK 0x20000
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKD1ULPSENTER_SHIFT 17 
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKD1ULPSENTER_BIT 0x1
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKD1ULPSENTER_BITWIDTH 1
// MaskD2UlpsEnter bitfiled (RW) Reset=1
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKD2ULPSENTER_MASK 0x40000
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKD2ULPSENTER_SHIFT 18 
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKD2ULPSENTER_BIT 0x1
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKD2ULPSENTER_BITWIDTH 1
// MaskD3UlpsEnter bitfiled (RW) Reset=1
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKD3ULPSENTER_MASK 0x80000
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKD3ULPSENTER_SHIFT 19 
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKD3ULPSENTER_BIT 0x1
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKD3ULPSENTER_BITWIDTH 1
// MaskCLUlpsEnter bitfiled (RW) Reset=1
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKCLULPSENTER_MASK 0x100000
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKCLULPSENTER_SHIFT 20 
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKCLULPSENTER_BIT 0x1
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKCLULPSENTER_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_RESERVED2_MASK 0xE00000
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_RESERVED2_SHIFT 21 
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_RESERVED2_BIT 0x7
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_RESERVED2_BITWIDTH 3
// MaskD0UlpsExit bitfiled (RW) Reset=1
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKD0ULPSEXIT_MASK 0x1000000
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKD0ULPSEXIT_SHIFT 24 
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKD0ULPSEXIT_BIT 0x1
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKD0ULPSEXIT_BITWIDTH 1
// MaskD1UlpsExit bitfiled (RW) Reset=1
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKD1ULPSEXIT_MASK 0x2000000
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKD1ULPSEXIT_SHIFT 25 
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKD1ULPSEXIT_BIT 0x1
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKD1ULPSEXIT_BITWIDTH 1
// MaskD2UlpsExit bitfiled (RW) Reset=1
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKD2ULPSEXIT_MASK 0x4000000
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKD2ULPSEXIT_SHIFT 26 
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKD2ULPSEXIT_BIT 0x1
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKD2ULPSEXIT_BITWIDTH 1
// MaskD3UlpsExit bitfiled (RW) Reset=1
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKD3ULPSEXIT_MASK 0x8000000
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKD3ULPSEXIT_SHIFT 27 
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKD3ULPSEXIT_BIT 0x1
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKD3ULPSEXIT_BITWIDTH 1
// MaskCLUlpsExit bitfiled (RW) Reset=1
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKCLULPSEXIT_MASK 0x10000000
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKCLULPSEXIT_SHIFT 28 
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKCLULPSEXIT_BIT 0x1
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_MASKCLULPSEXIT_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_RESERVED_MASK 0xE0000000
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_RESERVED_SHIFT 29 
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_RESERVED_BIT 0x7
#define CAMIF_CRX3_LPRX_STATE_INT_MASK_RESERVED_BITWIDTH 3
// CRX3_CDSIRX_INTERNAL_STAT Register
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_OFS      0x00001C54
// CDSI_RXBUSY bitfiled (RO) Reset=0
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_CDSI_RXBUSY_MASK 0x1
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_CDSI_RXBUSY_SHIFT 0 
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_CDSI_RXBUSY_BIT 0x1
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_CDSI_RXBUSY_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_RESERVED3_MASK 0xFFF8
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_RESERVED3_SHIFT 3 
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_RESERVED3_BIT 0x1FFF
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_RESERVED3_BITWIDTH 13
// CL_LPRXBUSY bitfiled (RO) Reset=0
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_CL_LPRXBUSY_MASK 0x10000
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_CL_LPRXBUSY_SHIFT 16 
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_CL_LPRXBUSY_BIT 0x1
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_CL_LPRXBUSY_BITWIDTH 1
// CL_HSRXBUSY bitfiled (RO) Reset=0
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_CL_HSRXBUSY_MASK 0x20000
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_CL_HSRXBUSY_SHIFT 17 
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_CL_HSRXBUSY_BIT 0x1
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_CL_HSRXBUSY_BITWIDTH 1
// D0_LPRXBUSY bitfiled (RO) Reset=0
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_D0_LPRXBUSY_MASK 0x40000
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_D0_LPRXBUSY_SHIFT 18 
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_D0_LPRXBUSY_BIT 0x1
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_D0_LPRXBUSY_BITWIDTH 1
// D0_HSRXBUSY bitfiled (RO) Reset=0
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_D0_HSRXBUSY_MASK 0x80000
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_D0_HSRXBUSY_SHIFT 19 
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_D0_HSRXBUSY_BIT 0x1
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_D0_HSRXBUSY_BITWIDTH 1
// D0_LPTXBUSY bitfiled (RO) Reset=0
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_D0_LPTXBUSY_MASK 0x100000
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_D0_LPTXBUSY_SHIFT 20 
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_D0_LPTXBUSY_BIT 0x1
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_D0_LPTXBUSY_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_RESERVED2_MASK 0x200000
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_RESERVED2_SHIFT 21 
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_RESERVED2_BIT 0x1
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_RESERVED2_BITWIDTH 1
// D1_LPRXBUSY bitfiled (RO) Reset=0
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_D1_LPRXBUSY_MASK 0x400000
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_D1_LPRXBUSY_SHIFT 22 
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_D1_LPRXBUSY_BIT 0x1
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_D1_LPRXBUSY_BITWIDTH 1
// D1_HSRXBUSY bitfiled (RO) Reset=0
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_D1_HSRXBUSY_MASK 0x800000
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_D1_HSRXBUSY_SHIFT 23 
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_D1_HSRXBUSY_BIT 0x1
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_D1_HSRXBUSY_BITWIDTH 1
// D2_LPRXBUSY bitfiled (RO) Reset=0
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_D2_LPRXBUSY_MASK 0x1000000
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_D2_LPRXBUSY_SHIFT 24 
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_D2_LPRXBUSY_BIT 0x1
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_D2_LPRXBUSY_BITWIDTH 1
// D2_HSRXBUSY bitfiled (RO) Reset=0
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_D2_HSRXBUSY_MASK 0x2000000
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_D2_HSRXBUSY_SHIFT 25 
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_D2_HSRXBUSY_BIT 0x1
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_D2_HSRXBUSY_BITWIDTH 1
// D3_LPRXBUSY bitfiled (RO) Reset=0
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_D3_LPRXBUSY_MASK 0x4000000
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_D3_LPRXBUSY_SHIFT 26 
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_D3_LPRXBUSY_BIT 0x1
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_D3_LPRXBUSY_BITWIDTH 1
// D3_HSRXBUSY bitfiled (RO) Reset=0
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_D3_HSRXBUSY_MASK 0x8000000
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_D3_HSRXBUSY_SHIFT 27 
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_D3_HSRXBUSY_BIT 0x1
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_D3_HSRXBUSY_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_RESERVED_MASK 0xF0000000
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_RESERVED_SHIFT 28 
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_RESERVED_BIT 0xF
#define CAMIF_CRX3_CDSIRX_INTERNAL_STAT_RESERVED_BITWIDTH 4
// CRX3_RXERR_INT_STAT Register
#define CAMIF_CRX3_RXERR_INT_STAT_OFS            0x00001C5C
// ErrSotHs bitfiled (RW) Reset=0
#define CAMIF_CRX3_RXERR_INT_STAT_ERRSOTHS_MASK  0x1
#define CAMIF_CRX3_RXERR_INT_STAT_ERRSOTHS_SHIFT 0 
#define CAMIF_CRX3_RXERR_INT_STAT_ERRSOTHS_BIT   0x1
#define CAMIF_CRX3_RXERR_INT_STAT_ERRSOTHS_BITWIDTH 1
// ErrSotSyncHs bitfiled (RW) Reset=0
#define CAMIF_CRX3_RXERR_INT_STAT_ERRSOTSYNCHS_MASK 0x2
#define CAMIF_CRX3_RXERR_INT_STAT_ERRSOTSYNCHS_SHIFT 1 
#define CAMIF_CRX3_RXERR_INT_STAT_ERRSOTSYNCHS_BIT 0x1
#define CAMIF_CRX3_RXERR_INT_STAT_ERRSOTSYNCHS_BITWIDTH 1
// ErrEsc bitfiled (RW) Reset=0
#define CAMIF_CRX3_RXERR_INT_STAT_ERRESC_MASK    0x8
#define CAMIF_CRX3_RXERR_INT_STAT_ERRESC_SHIFT   3 
#define CAMIF_CRX3_RXERR_INT_STAT_ERRESC_BIT     0x1
#define CAMIF_CRX3_RXERR_INT_STAT_ERRESC_BITWIDTH 1
// reserved6 bitfiled (RO) Reset=0
#define CAMIF_CRX3_RXERR_INT_STAT_RESERVED6_MASK 0x20
#define CAMIF_CRX3_RXERR_INT_STAT_RESERVED6_SHIFT 5 
#define CAMIF_CRX3_RXERR_INT_STAT_RESERVED6_BIT  0x1
#define CAMIF_CRX3_RXERR_INT_STAT_RESERVED6_BITWIDTH 1
// ErrCntrl bitfiled (RW) Reset=0
#define CAMIF_CRX3_RXERR_INT_STAT_ERRCNTRL_MASK  0x40
#define CAMIF_CRX3_RXERR_INT_STAT_ERRCNTRL_SHIFT 6 
#define CAMIF_CRX3_RXERR_INT_STAT_ERRCNTRL_BIT   0x1
#define CAMIF_CRX3_RXERR_INT_STAT_ERRCNTRL_BITWIDTH 1
// reserved5 bitfiled (RO) Reset=0
#define CAMIF_CRX3_RXERR_INT_STAT_RESERVED5_MASK 0x80
#define CAMIF_CRX3_RXERR_INT_STAT_RESERVED5_SHIFT 7 
#define CAMIF_CRX3_RXERR_INT_STAT_RESERVED5_BIT  0x1
#define CAMIF_CRX3_RXERR_INT_STAT_RESERVED5_BITWIDTH 1
// ErrEccCrctd bitfiled (RW) Reset=0
#define CAMIF_CRX3_RXERR_INT_STAT_ERRECCCRCTD_MASK 0x100
#define CAMIF_CRX3_RXERR_INT_STAT_ERRECCCRCTD_SHIFT 8 
#define CAMIF_CRX3_RXERR_INT_STAT_ERRECCCRCTD_BIT 0x1
#define CAMIF_CRX3_RXERR_INT_STAT_ERRECCCRCTD_BITWIDTH 1
// ErrEccDbl bitfiled (RW) Reset=0
#define CAMIF_CRX3_RXERR_INT_STAT_ERRECCDBL_MASK 0x200
#define CAMIF_CRX3_RXERR_INT_STAT_ERRECCDBL_SHIFT 9 
#define CAMIF_CRX3_RXERR_INT_STAT_ERRECCDBL_BIT  0x1
#define CAMIF_CRX3_RXERR_INT_STAT_ERRECCDBL_BITWIDTH 1
// ErrChecksum bitfiled (RW) Reset=0
#define CAMIF_CRX3_RXERR_INT_STAT_ERRCHECKSUM_MASK 0x400
#define CAMIF_CRX3_RXERR_INT_STAT_ERRCHECKSUM_SHIFT 10 
#define CAMIF_CRX3_RXERR_INT_STAT_ERRCHECKSUM_BIT 0x1
#define CAMIF_CRX3_RXERR_INT_STAT_ERRCHECKSUM_BITWIDTH 1
// ErrDataType bitfiled (RW) Reset=0
#define CAMIF_CRX3_RXERR_INT_STAT_ERRDATATYPE_MASK 0x800
#define CAMIF_CRX3_RXERR_INT_STAT_ERRDATATYPE_SHIFT 11 
#define CAMIF_CRX3_RXERR_INT_STAT_ERRDATATYPE_BIT 0x1
#define CAMIF_CRX3_RXERR_INT_STAT_ERRDATATYPE_BITWIDTH 1
// ErrVCID bitfiled (RW) Reset=0
#define CAMIF_CRX3_RXERR_INT_STAT_ERRVCID_MASK   0x1000
#define CAMIF_CRX3_RXERR_INT_STAT_ERRVCID_SHIFT  12 
#define CAMIF_CRX3_RXERR_INT_STAT_ERRVCID_BIT    0x1
#define CAMIF_CRX3_RXERR_INT_STAT_ERRVCID_BITWIDTH 1
// ErrInvalid bitfiled (RW) Reset=0
#define CAMIF_CRX3_RXERR_INT_STAT_ERRINVALID_MASK 0x2000
#define CAMIF_CRX3_RXERR_INT_STAT_ERRINVALID_SHIFT 13 
#define CAMIF_CRX3_RXERR_INT_STAT_ERRINVALID_BIT 0x1
#define CAMIF_CRX3_RXERR_INT_STAT_ERRINVALID_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CRX3_RXERR_INT_STAT_RESERVED4_MASK 0x4000
#define CAMIF_CRX3_RXERR_INT_STAT_RESERVED4_SHIFT 14 
#define CAMIF_CRX3_RXERR_INT_STAT_RESERVED4_BIT  0x1
#define CAMIF_CRX3_RXERR_INT_STAT_RESERVED4_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CRX3_RXERR_INT_STAT_RESERVED3_MASK 0xFF0000
#define CAMIF_CRX3_RXERR_INT_STAT_RESERVED3_SHIFT 16 
#define CAMIF_CRX3_RXERR_INT_STAT_RESERVED3_BIT  0xFF
#define CAMIF_CRX3_RXERR_INT_STAT_RESERVED3_BITWIDTH 8
// ErrLdSq bitfiled (RW) Reset=0
#define CAMIF_CRX3_RXERR_INT_STAT_ERRLDSQ_MASK   0x2000000
#define CAMIF_CRX3_RXERR_INT_STAT_ERRLDSQ_SHIFT  25 
#define CAMIF_CRX3_RXERR_INT_STAT_ERRLDSQ_BIT    0x1
#define CAMIF_CRX3_RXERR_INT_STAT_ERRLDSQ_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX3_RXERR_INT_STAT_RESERVED2_MASK 0x1C000000
#define CAMIF_CRX3_RXERR_INT_STAT_RESERVED2_SHIFT 26 
#define CAMIF_CRX3_RXERR_INT_STAT_RESERVED2_BIT  0x7
#define CAMIF_CRX3_RXERR_INT_STAT_RESERVED2_BITWIDTH 3
// ErrHsRxTo bitfiled (RW) Reset=0
#define CAMIF_CRX3_RXERR_INT_STAT_ERRHSRXTO_MASK 0x20000000
#define CAMIF_CRX3_RXERR_INT_STAT_ERRHSRXTO_SHIFT 29 
#define CAMIF_CRX3_RXERR_INT_STAT_ERRHSRXTO_BIT  0x1
#define CAMIF_CRX3_RXERR_INT_STAT_ERRHSRXTO_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX3_RXERR_INT_STAT_RESERVED_MASK  0x40000000
#define CAMIF_CRX3_RXERR_INT_STAT_RESERVED_SHIFT 30 
#define CAMIF_CRX3_RXERR_INT_STAT_RESERVED_BIT   0x1
#define CAMIF_CRX3_RXERR_INT_STAT_RESERVED_BITWIDTH 1
// ErrRxFifoOvf bitfiled (RW) Reset=0
#define CAMIF_CRX3_RXERR_INT_STAT_ERRRXFIFOOVF_MASK 0x80000000
#define CAMIF_CRX3_RXERR_INT_STAT_ERRRXFIFOOVF_SHIFT 31 
#define CAMIF_CRX3_RXERR_INT_STAT_ERRRXFIFOOVF_BIT 0x1
#define CAMIF_CRX3_RXERR_INT_STAT_ERRRXFIFOOVF_BITWIDTH 1
// CRX3_RXERR_INT_MASK Register
#define CAMIF_CRX3_RXERR_INT_MASK_OFS            0x00001C60
// MaskErrSotHs bitfiled (RW) Reset=1
#define CAMIF_CRX3_RXERR_INT_MASK_MASKERRSOTHS_MASK 0x1
#define CAMIF_CRX3_RXERR_INT_MASK_MASKERRSOTHS_SHIFT 0 
#define CAMIF_CRX3_RXERR_INT_MASK_MASKERRSOTHS_BIT 0x1
#define CAMIF_CRX3_RXERR_INT_MASK_MASKERRSOTHS_BITWIDTH 1
// MaskErrSotSyncHs bitfiled (RW) Reset=1
#define CAMIF_CRX3_RXERR_INT_MASK_MASKERRSOTSYNCHS_MASK 0x2
#define CAMIF_CRX3_RXERR_INT_MASK_MASKERRSOTSYNCHS_SHIFT 1 
#define CAMIF_CRX3_RXERR_INT_MASK_MASKERRSOTSYNCHS_BIT 0x1
#define CAMIF_CRX3_RXERR_INT_MASK_MASKERRSOTSYNCHS_BITWIDTH 1
// MaskErrEsc bitfiled (RW) Reset=1
#define CAMIF_CRX3_RXERR_INT_MASK_MASKERRESC_MASK 0x8
#define CAMIF_CRX3_RXERR_INT_MASK_MASKERRESC_SHIFT 3 
#define CAMIF_CRX3_RXERR_INT_MASK_MASKERRESC_BIT 0x1
#define CAMIF_CRX3_RXERR_INT_MASK_MASKERRESC_BITWIDTH 1
// reserved6 bitfiled (RO) Reset=0
#define CAMIF_CRX3_RXERR_INT_MASK_RESERVED6_MASK 0x20
#define CAMIF_CRX3_RXERR_INT_MASK_RESERVED6_SHIFT 5 
#define CAMIF_CRX3_RXERR_INT_MASK_RESERVED6_BIT  0x1
#define CAMIF_CRX3_RXERR_INT_MASK_RESERVED6_BITWIDTH 1
// MaskErrCntrl bitfiled (RW) Reset=1
#define CAMIF_CRX3_RXERR_INT_MASK_MASKERRCNTRL_MASK 0x40
#define CAMIF_CRX3_RXERR_INT_MASK_MASKERRCNTRL_SHIFT 6 
#define CAMIF_CRX3_RXERR_INT_MASK_MASKERRCNTRL_BIT 0x1
#define CAMIF_CRX3_RXERR_INT_MASK_MASKERRCNTRL_BITWIDTH 1
// reserved5 bitfiled (RO) Reset=0
#define CAMIF_CRX3_RXERR_INT_MASK_RESERVED5_MASK 0x80
#define CAMIF_CRX3_RXERR_INT_MASK_RESERVED5_SHIFT 7 
#define CAMIF_CRX3_RXERR_INT_MASK_RESERVED5_BIT  0x1
#define CAMIF_CRX3_RXERR_INT_MASK_RESERVED5_BITWIDTH 1
// MaskErrEccCrctd bitfiled (RW) Reset=1
#define CAMIF_CRX3_RXERR_INT_MASK_MASKERRECCCRCTD_MASK 0x100
#define CAMIF_CRX3_RXERR_INT_MASK_MASKERRECCCRCTD_SHIFT 8 
#define CAMIF_CRX3_RXERR_INT_MASK_MASKERRECCCRCTD_BIT 0x1
#define CAMIF_CRX3_RXERR_INT_MASK_MASKERRECCCRCTD_BITWIDTH 1
// MaskErrEccDbl bitfiled (RW) Reset=1
#define CAMIF_CRX3_RXERR_INT_MASK_MASKERRECCDBL_MASK 0x200
#define CAMIF_CRX3_RXERR_INT_MASK_MASKERRECCDBL_SHIFT 9 
#define CAMIF_CRX3_RXERR_INT_MASK_MASKERRECCDBL_BIT 0x1
#define CAMIF_CRX3_RXERR_INT_MASK_MASKERRECCDBL_BITWIDTH 1
// MaskErrChecksum bitfiled (RW) Reset=1
#define CAMIF_CRX3_RXERR_INT_MASK_MASKERRCHECKSUM_MASK 0x400
#define CAMIF_CRX3_RXERR_INT_MASK_MASKERRCHECKSUM_SHIFT 10 
#define CAMIF_CRX3_RXERR_INT_MASK_MASKERRCHECKSUM_BIT 0x1
#define CAMIF_CRX3_RXERR_INT_MASK_MASKERRCHECKSUM_BITWIDTH 1
// MaskErrDataType bitfiled (RW) Reset=1
#define CAMIF_CRX3_RXERR_INT_MASK_MASKERRDATATYPE_MASK 0x800
#define CAMIF_CRX3_RXERR_INT_MASK_MASKERRDATATYPE_SHIFT 11 
#define CAMIF_CRX3_RXERR_INT_MASK_MASKERRDATATYPE_BIT 0x1
#define CAMIF_CRX3_RXERR_INT_MASK_MASKERRDATATYPE_BITWIDTH 1
// MaskErrVCID bitfiled (RW) Reset=1
#define CAMIF_CRX3_RXERR_INT_MASK_MASKERRVCID_MASK 0x1000
#define CAMIF_CRX3_RXERR_INT_MASK_MASKERRVCID_SHIFT 12 
#define CAMIF_CRX3_RXERR_INT_MASK_MASKERRVCID_BIT 0x1
#define CAMIF_CRX3_RXERR_INT_MASK_MASKERRVCID_BITWIDTH 1
// MaskErrInvalid bitfiled (RW) Reset=1
#define CAMIF_CRX3_RXERR_INT_MASK_MASKERRINVALID_MASK 0x2000
#define CAMIF_CRX3_RXERR_INT_MASK_MASKERRINVALID_SHIFT 13 
#define CAMIF_CRX3_RXERR_INT_MASK_MASKERRINVALID_BIT 0x1
#define CAMIF_CRX3_RXERR_INT_MASK_MASKERRINVALID_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CRX3_RXERR_INT_MASK_RESERVED4_MASK 0x4000
#define CAMIF_CRX3_RXERR_INT_MASK_RESERVED4_SHIFT 14 
#define CAMIF_CRX3_RXERR_INT_MASK_RESERVED4_BIT  0x1
#define CAMIF_CRX3_RXERR_INT_MASK_RESERVED4_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CRX3_RXERR_INT_MASK_RESERVED3_MASK 0xFF0000
#define CAMIF_CRX3_RXERR_INT_MASK_RESERVED3_SHIFT 16 
#define CAMIF_CRX3_RXERR_INT_MASK_RESERVED3_BIT  0xFF
#define CAMIF_CRX3_RXERR_INT_MASK_RESERVED3_BITWIDTH 8
// MaskErrLdSq bitfiled (RW) Reset=1
#define CAMIF_CRX3_RXERR_INT_MASK_MASKERRLDSQ_MASK 0x2000000
#define CAMIF_CRX3_RXERR_INT_MASK_MASKERRLDSQ_SHIFT 25 
#define CAMIF_CRX3_RXERR_INT_MASK_MASKERRLDSQ_BIT 0x1
#define CAMIF_CRX3_RXERR_INT_MASK_MASKERRLDSQ_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX3_RXERR_INT_MASK_RESERVED2_MASK 0x1C000000
#define CAMIF_CRX3_RXERR_INT_MASK_RESERVED2_SHIFT 26 
#define CAMIF_CRX3_RXERR_INT_MASK_RESERVED2_BIT  0x7
#define CAMIF_CRX3_RXERR_INT_MASK_RESERVED2_BITWIDTH 3
// MaskErrHsRxTo bitfiled (RW) Reset=1
#define CAMIF_CRX3_RXERR_INT_MASK_MASKERRHSRXTO_MASK 0x20000000
#define CAMIF_CRX3_RXERR_INT_MASK_MASKERRHSRXTO_SHIFT 29 
#define CAMIF_CRX3_RXERR_INT_MASK_MASKERRHSRXTO_BIT 0x1
#define CAMIF_CRX3_RXERR_INT_MASK_MASKERRHSRXTO_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX3_RXERR_INT_MASK_RESERVED_MASK  0x40000000
#define CAMIF_CRX3_RXERR_INT_MASK_RESERVED_SHIFT 30 
#define CAMIF_CRX3_RXERR_INT_MASK_RESERVED_BIT   0x1
#define CAMIF_CRX3_RXERR_INT_MASK_RESERVED_BITWIDTH 1
// MaskErrRxFifoOvf bitfiled (RW) Reset=1
#define CAMIF_CRX3_RXERR_INT_MASK_MASKERRRXFIFOOVF_MASK 0x80000000
#define CAMIF_CRX3_RXERR_INT_MASK_MASKERRRXFIFOOVF_SHIFT 31 
#define CAMIF_CRX3_RXERR_INT_MASK_MASKERRRXFIFOOVF_BIT 0x1
#define CAMIF_CRX3_RXERR_INT_MASK_MASKERRRXFIFOOVF_BITWIDTH 1
// CRX3_ERR_STATUS Register
#define CAMIF_CRX3_ERR_STATUS_OFS                0x00001C6C
// ErrSotHs bitfiled (RO) Reset=0
#define CAMIF_CRX3_ERR_STATUS_ERRSOTHS_MASK      0x1
#define CAMIF_CRX3_ERR_STATUS_ERRSOTHS_SHIFT     0 
#define CAMIF_CRX3_ERR_STATUS_ERRSOTHS_BIT       0x1
#define CAMIF_CRX3_ERR_STATUS_ERRSOTHS_BITWIDTH  1
// ErrSotSyncHs bitfiled (RO) Reset=0
#define CAMIF_CRX3_ERR_STATUS_ERRSOTSYNCHS_MASK  0x2
#define CAMIF_CRX3_ERR_STATUS_ERRSOTSYNCHS_SHIFT 1 
#define CAMIF_CRX3_ERR_STATUS_ERRSOTSYNCHS_BIT   0x1
#define CAMIF_CRX3_ERR_STATUS_ERRSOTSYNCHS_BITWIDTH 1
// ErrEsc bitfiled (RO) Reset=0
#define CAMIF_CRX3_ERR_STATUS_ERRESC_MASK        0x8
#define CAMIF_CRX3_ERR_STATUS_ERRESC_SHIFT       3 
#define CAMIF_CRX3_ERR_STATUS_ERRESC_BIT         0x1
#define CAMIF_CRX3_ERR_STATUS_ERRESC_BITWIDTH    1
// ErrTo bitfiled (RO) Reset=0
#define CAMIF_CRX3_ERR_STATUS_ERRTO_MASK         0x20
#define CAMIF_CRX3_ERR_STATUS_ERRTO_SHIFT        5 
#define CAMIF_CRX3_ERR_STATUS_ERRTO_BIT          0x1
#define CAMIF_CRX3_ERR_STATUS_ERRTO_BITWIDTH     1
// ErrCntrl bitfiled (RO) Reset=0
#define CAMIF_CRX3_ERR_STATUS_ERRCNTRL_MASK      0x40
#define CAMIF_CRX3_ERR_STATUS_ERRCNTRL_SHIFT     6 
#define CAMIF_CRX3_ERR_STATUS_ERRCNTRL_BIT       0x1
#define CAMIF_CRX3_ERR_STATUS_ERRCNTRL_BITWIDTH  1
// ErrCntLp bitfiled (RO) Reset=0
#define CAMIF_CRX3_ERR_STATUS_ERRCNTLP_MASK      0x80
#define CAMIF_CRX3_ERR_STATUS_ERRCNTLP_SHIFT     7 
#define CAMIF_CRX3_ERR_STATUS_ERRCNTLP_BIT       0x1
#define CAMIF_CRX3_ERR_STATUS_ERRCNTLP_BITWIDTH  1
// ErrEccCrctd bitfiled (RO) Reset=0
#define CAMIF_CRX3_ERR_STATUS_ERRECCCRCTD_MASK   0x100
#define CAMIF_CRX3_ERR_STATUS_ERRECCCRCTD_SHIFT  8 
#define CAMIF_CRX3_ERR_STATUS_ERRECCCRCTD_BIT    0x1
#define CAMIF_CRX3_ERR_STATUS_ERRECCCRCTD_BITWIDTH 1
// ErrEccDbl bitfiled (RO) Reset=0
#define CAMIF_CRX3_ERR_STATUS_ERRECCDBL_MASK     0x200
#define CAMIF_CRX3_ERR_STATUS_ERRECCDBL_SHIFT    9 
#define CAMIF_CRX3_ERR_STATUS_ERRECCDBL_BIT      0x1
#define CAMIF_CRX3_ERR_STATUS_ERRECCDBL_BITWIDTH 1
// ErrChecksum bitfiled (RO) Reset=0
#define CAMIF_CRX3_ERR_STATUS_ERRCHECKSUM_MASK   0x400
#define CAMIF_CRX3_ERR_STATUS_ERRCHECKSUM_SHIFT  10 
#define CAMIF_CRX3_ERR_STATUS_ERRCHECKSUM_BIT    0x1
#define CAMIF_CRX3_ERR_STATUS_ERRCHECKSUM_BITWIDTH 1
// ErrDataType bitfiled (RO) Reset=0
#define CAMIF_CRX3_ERR_STATUS_ERRDATATYPE_MASK   0x800
#define CAMIF_CRX3_ERR_STATUS_ERRDATATYPE_SHIFT  11 
#define CAMIF_CRX3_ERR_STATUS_ERRDATATYPE_BIT    0x1
#define CAMIF_CRX3_ERR_STATUS_ERRDATATYPE_BITWIDTH 1
// ErrVCID bitfiled (RO) Reset=0
#define CAMIF_CRX3_ERR_STATUS_ERRVCID_MASK       0x1000
#define CAMIF_CRX3_ERR_STATUS_ERRVCID_SHIFT      12 
#define CAMIF_CRX3_ERR_STATUS_ERRVCID_BIT        0x1
#define CAMIF_CRX3_ERR_STATUS_ERRVCID_BITWIDTH   1
// ErrInvalid bitfiled (RO) Reset=0
#define CAMIF_CRX3_ERR_STATUS_ERRINVALID_MASK    0x2000
#define CAMIF_CRX3_ERR_STATUS_ERRINVALID_SHIFT   13 
#define CAMIF_CRX3_ERR_STATUS_ERRINVALID_BIT     0x1
#define CAMIF_CRX3_ERR_STATUS_ERRINVALID_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX3_ERR_STATUS_RESERVED2_MASK     0x4000
#define CAMIF_CRX3_ERR_STATUS_RESERVED2_SHIFT    14 
#define CAMIF_CRX3_ERR_STATUS_RESERVED2_BIT      0x1
#define CAMIF_CRX3_ERR_STATUS_RESERVED2_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX3_ERR_STATUS_RESERVED_MASK      0xFFFF0000
#define CAMIF_CRX3_ERR_STATUS_RESERVED_SHIFT     16 
#define CAMIF_CRX3_ERR_STATUS_RESERVED_BIT       0xFFFF
#define CAMIF_CRX3_ERR_STATUS_RESERVED_BITWIDTH  16
// CRX3_PPI_HSRX_CNTRL Register
#define CAMIF_CRX3_PPI_HSRX_CNTRL_OFS            0x00001CA0
// D0S_ATMR bitfiled (RW) Reset=0
#define CAMIF_CRX3_PPI_HSRX_CNTRL_D0S_ATMR_MASK  0x3
#define CAMIF_CRX3_PPI_HSRX_CNTRL_D0S_ATMR_SHIFT 0 
#define CAMIF_CRX3_PPI_HSRX_CNTRL_D0S_ATMR_BIT   0x3
#define CAMIF_CRX3_PPI_HSRX_CNTRL_D0S_ATMR_BITWIDTH 2
// reserved7 bitfiled (RO) Reset=0
#define CAMIF_CRX3_PPI_HSRX_CNTRL_RESERVED7_MASK 0xC
#define CAMIF_CRX3_PPI_HSRX_CNTRL_RESERVED7_SHIFT 2 
#define CAMIF_CRX3_PPI_HSRX_CNTRL_RESERVED7_BIT  0x3
#define CAMIF_CRX3_PPI_HSRX_CNTRL_RESERVED7_BITWIDTH 2
// D1S_ATMR bitfiled (RW) Reset=0
#define CAMIF_CRX3_PPI_HSRX_CNTRL_D1S_ATMR_MASK  0x30
#define CAMIF_CRX3_PPI_HSRX_CNTRL_D1S_ATMR_SHIFT 4 
#define CAMIF_CRX3_PPI_HSRX_CNTRL_D1S_ATMR_BIT   0x3
#define CAMIF_CRX3_PPI_HSRX_CNTRL_D1S_ATMR_BITWIDTH 2
// reserved6 bitfiled (RO) Reset=0
#define CAMIF_CRX3_PPI_HSRX_CNTRL_RESERVED6_MASK 0xC0
#define CAMIF_CRX3_PPI_HSRX_CNTRL_RESERVED6_SHIFT 6 
#define CAMIF_CRX3_PPI_HSRX_CNTRL_RESERVED6_BIT  0x3
#define CAMIF_CRX3_PPI_HSRX_CNTRL_RESERVED6_BITWIDTH 2
// D2S_ATMR bitfiled (RW) Reset=0
#define CAMIF_CRX3_PPI_HSRX_CNTRL_D2S_ATMR_MASK  0x300
#define CAMIF_CRX3_PPI_HSRX_CNTRL_D2S_ATMR_SHIFT 8 
#define CAMIF_CRX3_PPI_HSRX_CNTRL_D2S_ATMR_BIT   0x3
#define CAMIF_CRX3_PPI_HSRX_CNTRL_D2S_ATMR_BITWIDTH 2
// reserved5 bitfiled (RO) Reset=0
#define CAMIF_CRX3_PPI_HSRX_CNTRL_RESERVED5_MASK 0xC00
#define CAMIF_CRX3_PPI_HSRX_CNTRL_RESERVED5_SHIFT 10 
#define CAMIF_CRX3_PPI_HSRX_CNTRL_RESERVED5_BIT  0x3
#define CAMIF_CRX3_PPI_HSRX_CNTRL_RESERVED5_BITWIDTH 2
// D3S_ATMR bitfiled (RW) Reset=0
#define CAMIF_CRX3_PPI_HSRX_CNTRL_D3S_ATMR_MASK  0x3000
#define CAMIF_CRX3_PPI_HSRX_CNTRL_D3S_ATMR_SHIFT 12 
#define CAMIF_CRX3_PPI_HSRX_CNTRL_D3S_ATMR_BIT   0x3
#define CAMIF_CRX3_PPI_HSRX_CNTRL_D3S_ATMR_BITWIDTH 2
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CRX3_PPI_HSRX_CNTRL_RESERVED4_MASK 0xC000
#define CAMIF_CRX3_PPI_HSRX_CNTRL_RESERVED4_SHIFT 14 
#define CAMIF_CRX3_PPI_HSRX_CNTRL_RESERVED4_BIT  0x3
#define CAMIF_CRX3_PPI_HSRX_CNTRL_RESERVED4_BITWIDTH 2
// CLS_ATMR bitfiled (RW) Reset=0
#define CAMIF_CRX3_PPI_HSRX_CNTRL_CLS_ATMR_MASK  0x30000
#define CAMIF_CRX3_PPI_HSRX_CNTRL_CLS_ATMR_SHIFT 16 
#define CAMIF_CRX3_PPI_HSRX_CNTRL_CLS_ATMR_BIT   0x3
#define CAMIF_CRX3_PPI_HSRX_CNTRL_CLS_ATMR_BITWIDTH 2
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CRX3_PPI_HSRX_CNTRL_RESERVED3_MASK 0xFC0000
#define CAMIF_CRX3_PPI_HSRX_CNTRL_RESERVED3_SHIFT 18 
#define CAMIF_CRX3_PPI_HSRX_CNTRL_RESERVED3_BIT  0x3F
#define CAMIF_CRX3_PPI_HSRX_CNTRL_RESERVED3_BITWIDTH 6
// DTHSRXENRCTRL bitfiled (RW) Reset=0
#define CAMIF_CRX3_PPI_HSRX_CNTRL_DTHSRXENRCTRL_MASK 0x3000000
#define CAMIF_CRX3_PPI_HSRX_CNTRL_DTHSRXENRCTRL_SHIFT 24 
#define CAMIF_CRX3_PPI_HSRX_CNTRL_DTHSRXENRCTRL_BIT 0x3
#define CAMIF_CRX3_PPI_HSRX_CNTRL_DTHSRXENRCTRL_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX3_PPI_HSRX_CNTRL_RESERVED2_MASK 0x3C000000
#define CAMIF_CRX3_PPI_HSRX_CNTRL_RESERVED2_SHIFT 26 
#define CAMIF_CRX3_PPI_HSRX_CNTRL_RESERVED2_BIT  0xF
#define CAMIF_CRX3_PPI_HSRX_CNTRL_RESERVED2_BITWIDTH 4
// CLHSRXENFCTRL bitfiled (RW) Reset=0
#define CAMIF_CRX3_PPI_HSRX_CNTRL_CLHSRXENFCTRL_MASK 0x40000000
#define CAMIF_CRX3_PPI_HSRX_CNTRL_CLHSRXENFCTRL_SHIFT 30 
#define CAMIF_CRX3_PPI_HSRX_CNTRL_CLHSRXENFCTRL_BIT 0x1
#define CAMIF_CRX3_PPI_HSRX_CNTRL_CLHSRXENFCTRL_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX3_PPI_HSRX_CNTRL_RESERVED_MASK  0x80000000
#define CAMIF_CRX3_PPI_HSRX_CNTRL_RESERVED_SHIFT 31 
#define CAMIF_CRX3_PPI_HSRX_CNTRL_RESERVED_BIT   0x1
#define CAMIF_CRX3_PPI_HSRX_CNTRL_RESERVED_BITWIDTH 1
// CRX3_PPI_HSRX_COUNT Register
#define CAMIF_CRX3_PPI_HSRX_COUNT_OFS            0x00001CA4
// DTCLRSIPOCnt bitfiled (RW) Reset=0
#define CAMIF_CRX3_PPI_HSRX_COUNT_DTCLRSIPOCNT_MASK 0xFF
#define CAMIF_CRX3_PPI_HSRX_COUNT_DTCLRSIPOCNT_SHIFT 0 
#define CAMIF_CRX3_PPI_HSRX_COUNT_DTCLRSIPOCNT_BIT 0xFF
#define CAMIF_CRX3_PPI_HSRX_COUNT_DTCLRSIPOCNT_BITWIDTH 8
// HSSETTLECnt bitfiled (RW) Reset=0
#define CAMIF_CRX3_PPI_HSRX_COUNT_HSSETTLECNT_MASK 0xFF00
#define CAMIF_CRX3_PPI_HSRX_COUNT_HSSETTLECNT_SHIFT 8 
#define CAMIF_CRX3_PPI_HSRX_COUNT_HSSETTLECNT_BIT 0xFF
#define CAMIF_CRX3_PPI_HSRX_COUNT_HSSETTLECNT_BITWIDTH 8
// DTHSEXITCnt bitfiled (RW) Reset=0
#define CAMIF_CRX3_PPI_HSRX_COUNT_DTHSEXITCNT_MASK 0xF0000
#define CAMIF_CRX3_PPI_HSRX_COUNT_DTHSEXITCNT_SHIFT 16 
#define CAMIF_CRX3_PPI_HSRX_COUNT_DTHSEXITCNT_BIT 0xF
#define CAMIF_CRX3_PPI_HSRX_COUNT_DTHSEXITCNT_BITWIDTH 4
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX3_PPI_HSRX_COUNT_RESERVED_MASK  0xF00000
#define CAMIF_CRX3_PPI_HSRX_COUNT_RESERVED_SHIFT 20 
#define CAMIF_CRX3_PPI_HSRX_COUNT_RESERVED_BIT   0xF
#define CAMIF_CRX3_PPI_HSRX_COUNT_RESERVED_BITWIDTH 4
// CLSETTLECnt bitfiled (RW) Reset=0
#define CAMIF_CRX3_PPI_HSRX_COUNT_CLSETTLECNT_MASK 0xFF000000
#define CAMIF_CRX3_PPI_HSRX_COUNT_CLSETTLECNT_SHIFT 24 
#define CAMIF_CRX3_PPI_HSRX_COUNT_CLSETTLECNT_BIT 0xFF
#define CAMIF_CRX3_PPI_HSRX_COUNT_CLSETTLECNT_BITWIDTH 8
// CRX3_PPI_DPHY_DLYCNTRL Register
#define CAMIF_CRX3_PPI_DPHY_DLYCNTRL_OFS         0x00001CA8
// D0S_DLYCNTRL bitfiled (RW) Reset=0
#define CAMIF_CRX3_PPI_DPHY_DLYCNTRL_D0S_DLYCNTRL_MASK 0xF
#define CAMIF_CRX3_PPI_DPHY_DLYCNTRL_D0S_DLYCNTRL_SHIFT 0 
#define CAMIF_CRX3_PPI_DPHY_DLYCNTRL_D0S_DLYCNTRL_BIT 0xF
#define CAMIF_CRX3_PPI_DPHY_DLYCNTRL_D0S_DLYCNTRL_BITWIDTH 4
// D1S_DLYCNTRL bitfiled (RW) Reset=0
#define CAMIF_CRX3_PPI_DPHY_DLYCNTRL_D1S_DLYCNTRL_MASK 0xF0
#define CAMIF_CRX3_PPI_DPHY_DLYCNTRL_D1S_DLYCNTRL_SHIFT 4 
#define CAMIF_CRX3_PPI_DPHY_DLYCNTRL_D1S_DLYCNTRL_BIT 0xF
#define CAMIF_CRX3_PPI_DPHY_DLYCNTRL_D1S_DLYCNTRL_BITWIDTH 4
// D2S_DLYCNTRL bitfiled (RW) Reset=0
#define CAMIF_CRX3_PPI_DPHY_DLYCNTRL_D2S_DLYCNTRL_MASK 0xF00
#define CAMIF_CRX3_PPI_DPHY_DLYCNTRL_D2S_DLYCNTRL_SHIFT 8 
#define CAMIF_CRX3_PPI_DPHY_DLYCNTRL_D2S_DLYCNTRL_BIT 0xF
#define CAMIF_CRX3_PPI_DPHY_DLYCNTRL_D2S_DLYCNTRL_BITWIDTH 4
// D3S_DLYCNTRL bitfiled (RW) Reset=0
#define CAMIF_CRX3_PPI_DPHY_DLYCNTRL_D3S_DLYCNTRL_MASK 0xF000
#define CAMIF_CRX3_PPI_DPHY_DLYCNTRL_D3S_DLYCNTRL_SHIFT 12 
#define CAMIF_CRX3_PPI_DPHY_DLYCNTRL_D3S_DLYCNTRL_BIT 0xF
#define CAMIF_CRX3_PPI_DPHY_DLYCNTRL_D3S_DLYCNTRL_BITWIDTH 4
// CLS_DLYCNTRL bitfiled (RW) Reset=0
#define CAMIF_CRX3_PPI_DPHY_DLYCNTRL_CLS_DLYCNTRL_MASK 0xF0000
#define CAMIF_CRX3_PPI_DPHY_DLYCNTRL_CLS_DLYCNTRL_SHIFT 16 
#define CAMIF_CRX3_PPI_DPHY_DLYCNTRL_CLS_DLYCNTRL_BIT 0xF
#define CAMIF_CRX3_PPI_DPHY_DLYCNTRL_CLS_DLYCNTRL_BITWIDTH 4
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX3_PPI_DPHY_DLYCNTRL_RESERVED_MASK 0xFFF00000
#define CAMIF_CRX3_PPI_DPHY_DLYCNTRL_RESERVED_SHIFT 20 
#define CAMIF_CRX3_PPI_DPHY_DLYCNTRL_RESERVED_BIT 0xFFF
#define CAMIF_CRX3_PPI_DPHY_DLYCNTRL_RESERVED_BITWIDTH 12
// CRX3_PPI_DPHY_LPRX_THSLD Register
#define CAMIF_CRX3_PPI_DPHY_LPRX_THSLD_OFS       0x00001CAC
// D0S_LPRXVTHLOW bitfiled (RW) Reset=0
#define CAMIF_CRX3_PPI_DPHY_LPRX_THSLD_D0S_LPRXVTHLOW_MASK 0x1
#define CAMIF_CRX3_PPI_DPHY_LPRX_THSLD_D0S_LPRXVTHLOW_SHIFT 0 
#define CAMIF_CRX3_PPI_DPHY_LPRX_THSLD_D0S_LPRXVTHLOW_BIT 0x1
#define CAMIF_CRX3_PPI_DPHY_LPRX_THSLD_D0S_LPRXVTHLOW_BITWIDTH 1
// D0S_CUTRSEL bitfiled (RW) Reset=1
#define CAMIF_CRX3_PPI_DPHY_LPRX_THSLD_D0S_CUTRSEL_MASK 0x2
#define CAMIF_CRX3_PPI_DPHY_LPRX_THSLD_D0S_CUTRSEL_SHIFT 1 
#define CAMIF_CRX3_PPI_DPHY_LPRX_THSLD_D0S_CUTRSEL_BIT 0x1
#define CAMIF_CRX3_PPI_DPHY_LPRX_THSLD_D0S_CUTRSEL_BITWIDTH 1
// D1S_LPRXVTHLOW bitfiled (RW) Reset=0
#define CAMIF_CRX3_PPI_DPHY_LPRX_THSLD_D1S_LPRXVTHLOW_MASK 0x4
#define CAMIF_CRX3_PPI_DPHY_LPRX_THSLD_D1S_LPRXVTHLOW_SHIFT 2 
#define CAMIF_CRX3_PPI_DPHY_LPRX_THSLD_D1S_LPRXVTHLOW_BIT 0x1
#define CAMIF_CRX3_PPI_DPHY_LPRX_THSLD_D1S_LPRXVTHLOW_BITWIDTH 1
// D1S_CUTRSEL bitfiled (RW) Reset=1
#define CAMIF_CRX3_PPI_DPHY_LPRX_THSLD_D1S_CUTRSEL_MASK 0x8
#define CAMIF_CRX3_PPI_DPHY_LPRX_THSLD_D1S_CUTRSEL_SHIFT 3 
#define CAMIF_CRX3_PPI_DPHY_LPRX_THSLD_D1S_CUTRSEL_BIT 0x1
#define CAMIF_CRX3_PPI_DPHY_LPRX_THSLD_D1S_CUTRSEL_BITWIDTH 1
// D2S_LPRXVTHLOW bitfiled (RW) Reset=0
#define CAMIF_CRX3_PPI_DPHY_LPRX_THSLD_D2S_LPRXVTHLOW_MASK 0x10
#define CAMIF_CRX3_PPI_DPHY_LPRX_THSLD_D2S_LPRXVTHLOW_SHIFT 4 
#define CAMIF_CRX3_PPI_DPHY_LPRX_THSLD_D2S_LPRXVTHLOW_BIT 0x1
#define CAMIF_CRX3_PPI_DPHY_LPRX_THSLD_D2S_LPRXVTHLOW_BITWIDTH 1
// D2S_CUTRSEL bitfiled (RW) Reset=1
#define CAMIF_CRX3_PPI_DPHY_LPRX_THSLD_D2S_CUTRSEL_MASK 0x20
#define CAMIF_CRX3_PPI_DPHY_LPRX_THSLD_D2S_CUTRSEL_SHIFT 5 
#define CAMIF_CRX3_PPI_DPHY_LPRX_THSLD_D2S_CUTRSEL_BIT 0x1
#define CAMIF_CRX3_PPI_DPHY_LPRX_THSLD_D2S_CUTRSEL_BITWIDTH 1
// D3S_LPRXVTHLOW bitfiled (RW) Reset=0
#define CAMIF_CRX3_PPI_DPHY_LPRX_THSLD_D3S_LPRXVTHLOW_MASK 0x40
#define CAMIF_CRX3_PPI_DPHY_LPRX_THSLD_D3S_LPRXVTHLOW_SHIFT 6 
#define CAMIF_CRX3_PPI_DPHY_LPRX_THSLD_D3S_LPRXVTHLOW_BIT 0x1
#define CAMIF_CRX3_PPI_DPHY_LPRX_THSLD_D3S_LPRXVTHLOW_BITWIDTH 1
// D3S_CUTRSEL bitfiled (RW) Reset=1
#define CAMIF_CRX3_PPI_DPHY_LPRX_THSLD_D3S_CUTRSEL_MASK 0x80
#define CAMIF_CRX3_PPI_DPHY_LPRX_THSLD_D3S_CUTRSEL_SHIFT 7 
#define CAMIF_CRX3_PPI_DPHY_LPRX_THSLD_D3S_CUTRSEL_BIT 0x1
#define CAMIF_CRX3_PPI_DPHY_LPRX_THSLD_D3S_CUTRSEL_BITWIDTH 1
// CLS_LPRXVTHLOW bitfiled (RW) Reset=0
#define CAMIF_CRX3_PPI_DPHY_LPRX_THSLD_CLS_LPRXVTHLOW_MASK 0x100
#define CAMIF_CRX3_PPI_DPHY_LPRX_THSLD_CLS_LPRXVTHLOW_SHIFT 8 
#define CAMIF_CRX3_PPI_DPHY_LPRX_THSLD_CLS_LPRXVTHLOW_BIT 0x1
#define CAMIF_CRX3_PPI_DPHY_LPRX_THSLD_CLS_LPRXVTHLOW_BITWIDTH 1
// CLS_CUTRSEL bitfiled (RW) Reset=1
#define CAMIF_CRX3_PPI_DPHY_LPRX_THSLD_CLS_CUTRSEL_MASK 0x200
#define CAMIF_CRX3_PPI_DPHY_LPRX_THSLD_CLS_CUTRSEL_SHIFT 9 
#define CAMIF_CRX3_PPI_DPHY_LPRX_THSLD_CLS_CUTRSEL_BIT 0x1
#define CAMIF_CRX3_PPI_DPHY_LPRX_THSLD_CLS_CUTRSEL_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX3_PPI_DPHY_LPRX_THSLD_RESERVED_MASK 0xFFFFFC00
#define CAMIF_CRX3_PPI_DPHY_LPRX_THSLD_RESERVED_SHIFT 10 
#define CAMIF_CRX3_PPI_DPHY_LPRX_THSLD_RESERVED_BIT 0x3FFFFF
#define CAMIF_CRX3_PPI_DPHY_LPRX_THSLD_RESERVED_BITWIDTH 22
// CRX3_PPI_DPHY_LPRXCALCNTRL Register
#define CAMIF_CRX3_PPI_DPHY_LPRXCALCNTRL_OFS     0x00001CB0
// LPRXCALEN bitfiled (RW) Reset=0
#define CAMIF_CRX3_PPI_DPHY_LPRXCALCNTRL_LPRXCALEN_MASK 0x1
#define CAMIF_CRX3_PPI_DPHY_LPRXCALCNTRL_LPRXCALEN_SHIFT 0 
#define CAMIF_CRX3_PPI_DPHY_LPRXCALCNTRL_LPRXCALEN_BIT 0x1
#define CAMIF_CRX3_PPI_DPHY_LPRXCALCNTRL_LPRXCALEN_BITWIDTH 1
// LPRXCALRES bitfiled (RW) Reset=0
#define CAMIF_CRX3_PPI_DPHY_LPRXCALCNTRL_LPRXCALRES_MASK 0x2
#define CAMIF_CRX3_PPI_DPHY_LPRXCALCNTRL_LPRXCALRES_SHIFT 1 
#define CAMIF_CRX3_PPI_DPHY_LPRXCALCNTRL_LPRXCALRES_BIT 0x1
#define CAMIF_CRX3_PPI_DPHY_LPRXCALCNTRL_LPRXCALRES_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CRX3_PPI_DPHY_LPRXCALCNTRL_RESERVED3_MASK 0xC
#define CAMIF_CRX3_PPI_DPHY_LPRXCALCNTRL_RESERVED3_SHIFT 2 
#define CAMIF_CRX3_PPI_DPHY_LPRXCALCNTRL_RESERVED3_BIT 0x3
#define CAMIF_CRX3_PPI_DPHY_LPRXCALCNTRL_RESERVED3_BITWIDTH 2
// LPRXCALTRIM bitfiled (RW) Reset=100
#define CAMIF_CRX3_PPI_DPHY_LPRXCALCNTRL_LPRXCALTRIM_MASK 0x70
#define CAMIF_CRX3_PPI_DPHY_LPRXCALCNTRL_LPRXCALTRIM_SHIFT 4 
#define CAMIF_CRX3_PPI_DPHY_LPRXCALCNTRL_LPRXCALTRIM_BIT 0x7
#define CAMIF_CRX3_PPI_DPHY_LPRXCALCNTRL_LPRXCALTRIM_BITWIDTH 3
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX3_PPI_DPHY_LPRXCALCNTRL_RESERVED2_MASK 0xFF80
#define CAMIF_CRX3_PPI_DPHY_LPRXCALCNTRL_RESERVED2_SHIFT 7 
#define CAMIF_CRX3_PPI_DPHY_LPRXCALCNTRL_RESERVED2_BIT 0x1FF
#define CAMIF_CRX3_PPI_DPHY_LPRXCALCNTRL_RESERVED2_BITWIDTH 9
// AutoCalCnt bitfiled (RW) Reset=0
#define CAMIF_CRX3_PPI_DPHY_LPRXCALCNTRL_AUTOCALCNT_MASK 0xFF0000
#define CAMIF_CRX3_PPI_DPHY_LPRXCALCNTRL_AUTOCALCNT_SHIFT 16 
#define CAMIF_CRX3_PPI_DPHY_LPRXCALCNTRL_AUTOCALCNT_BIT 0xFF
#define CAMIF_CRX3_PPI_DPHY_LPRXCALCNTRL_AUTOCALCNT_BITWIDTH 8
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX3_PPI_DPHY_LPRXCALCNTRL_RESERVED_MASK 0xFF000000
#define CAMIF_CRX3_PPI_DPHY_LPRXCALCNTRL_RESERVED_SHIFT 24 
#define CAMIF_CRX3_PPI_DPHY_LPRXCALCNTRL_RESERVED_BIT 0xFF
#define CAMIF_CRX3_PPI_DPHY_LPRXCALCNTRL_RESERVED_BITWIDTH 8
// CRX3_PPI_DPHY_LPRXAUTOCALST Register
#define CAMIF_CRX3_PPI_DPHY_LPRXAUTOCALST_OFS    0x00001CB4
// AutoCalStrt bitfiled (RW) Reset=0
#define CAMIF_CRX3_PPI_DPHY_LPRXAUTOCALST_AUTOCALSTRT_MASK 0x1
#define CAMIF_CRX3_PPI_DPHY_LPRXAUTOCALST_AUTOCALSTRT_SHIFT 0 
#define CAMIF_CRX3_PPI_DPHY_LPRXAUTOCALST_AUTOCALSTRT_BIT 0x1
#define CAMIF_CRX3_PPI_DPHY_LPRXAUTOCALST_AUTOCALSTRT_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX3_PPI_DPHY_LPRXAUTOCALST_RESERVED_MASK 0xFFFFFFFE
#define CAMIF_CRX3_PPI_DPHY_LPRXAUTOCALST_RESERVED_SHIFT 1 
#define CAMIF_CRX3_PPI_DPHY_LPRXAUTOCALST_RESERVED_BIT 0x7FFFFFFF
#define CAMIF_CRX3_PPI_DPHY_LPRXAUTOCALST_RESERVED_BITWIDTH 31
// CRX3_LANE_STATUS_HS Register
#define CAMIF_CRX3_LANE_STATUS_HS_OFS            0x00001CE0
// D0RxActiveHS bitfiled (RO) Reset=0
#define CAMIF_CRX3_LANE_STATUS_HS_D0RXACTIVEHS_MASK 0x1
#define CAMIF_CRX3_LANE_STATUS_HS_D0RXACTIVEHS_SHIFT 0 
#define CAMIF_CRX3_LANE_STATUS_HS_D0RXACTIVEHS_BIT 0x1
#define CAMIF_CRX3_LANE_STATUS_HS_D0RXACTIVEHS_BITWIDTH 1
// D1RxActiveHS bitfiled (RO) Reset=0
#define CAMIF_CRX3_LANE_STATUS_HS_D1RXACTIVEHS_MASK 0x2
#define CAMIF_CRX3_LANE_STATUS_HS_D1RXACTIVEHS_SHIFT 1 
#define CAMIF_CRX3_LANE_STATUS_HS_D1RXACTIVEHS_BIT 0x1
#define CAMIF_CRX3_LANE_STATUS_HS_D1RXACTIVEHS_BITWIDTH 1
// D2RxActiveHS bitfiled (RO) Reset=0
#define CAMIF_CRX3_LANE_STATUS_HS_D2RXACTIVEHS_MASK 0x4
#define CAMIF_CRX3_LANE_STATUS_HS_D2RXACTIVEHS_SHIFT 2 
#define CAMIF_CRX3_LANE_STATUS_HS_D2RXACTIVEHS_BIT 0x1
#define CAMIF_CRX3_LANE_STATUS_HS_D2RXACTIVEHS_BITWIDTH 1
// D3RxActiveHS bitfiled (RO) Reset=0
#define CAMIF_CRX3_LANE_STATUS_HS_D3RXACTIVEHS_MASK 0x8
#define CAMIF_CRX3_LANE_STATUS_HS_D3RXACTIVEHS_SHIFT 3 
#define CAMIF_CRX3_LANE_STATUS_HS_D3RXACTIVEHS_BIT 0x1
#define CAMIF_CRX3_LANE_STATUS_HS_D3RXACTIVEHS_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX3_LANE_STATUS_HS_RESERVED2_MASK 0x70
#define CAMIF_CRX3_LANE_STATUS_HS_RESERVED2_SHIFT 4 
#define CAMIF_CRX3_LANE_STATUS_HS_RESERVED2_BIT  0x7
#define CAMIF_CRX3_LANE_STATUS_HS_RESERVED2_BITWIDTH 3
// CLRxActiveHS bitfiled (RO) Reset=0
#define CAMIF_CRX3_LANE_STATUS_HS_CLRXACTIVEHS_MASK 0x80
#define CAMIF_CRX3_LANE_STATUS_HS_CLRXACTIVEHS_SHIFT 7 
#define CAMIF_CRX3_LANE_STATUS_HS_CLRXACTIVEHS_BIT 0x1
#define CAMIF_CRX3_LANE_STATUS_HS_CLRXACTIVEHS_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX3_LANE_STATUS_HS_RESERVED_MASK  0xFFFFFF00
#define CAMIF_CRX3_LANE_STATUS_HS_RESERVED_SHIFT 8 
#define CAMIF_CRX3_LANE_STATUS_HS_RESERVED_BIT   0xFFFFFF
#define CAMIF_CRX3_LANE_STATUS_HS_RESERVED_BITWIDTH 24
// CRX3_LANE_STATUS_LP Register
#define CAMIF_CRX3_LANE_STATUS_LP_OFS            0x00001CE4
// L0StopState bitfiled (RO) Reset=0
#define CAMIF_CRX3_LANE_STATUS_LP_L0STOPSTATE_MASK 0x1
#define CAMIF_CRX3_LANE_STATUS_LP_L0STOPSTATE_SHIFT 0 
#define CAMIF_CRX3_LANE_STATUS_LP_L0STOPSTATE_BIT 0x1
#define CAMIF_CRX3_LANE_STATUS_LP_L0STOPSTATE_BITWIDTH 1
// L1StopState bitfiled (RO) Reset=0
#define CAMIF_CRX3_LANE_STATUS_LP_L1STOPSTATE_MASK 0x2
#define CAMIF_CRX3_LANE_STATUS_LP_L1STOPSTATE_SHIFT 1 
#define CAMIF_CRX3_LANE_STATUS_LP_L1STOPSTATE_BIT 0x1
#define CAMIF_CRX3_LANE_STATUS_LP_L1STOPSTATE_BITWIDTH 1
// L2StopState bitfiled (RO) Reset=0
#define CAMIF_CRX3_LANE_STATUS_LP_L2STOPSTATE_MASK 0x4
#define CAMIF_CRX3_LANE_STATUS_LP_L2STOPSTATE_SHIFT 2 
#define CAMIF_CRX3_LANE_STATUS_LP_L2STOPSTATE_BIT 0x1
#define CAMIF_CRX3_LANE_STATUS_LP_L2STOPSTATE_BITWIDTH 1
// L3StopState bitfiled (RO) Reset=0
#define CAMIF_CRX3_LANE_STATUS_LP_L3STOPSTATE_MASK 0x8
#define CAMIF_CRX3_LANE_STATUS_LP_L3STOPSTATE_SHIFT 3 
#define CAMIF_CRX3_LANE_STATUS_LP_L3STOPSTATE_BIT 0x1
#define CAMIF_CRX3_LANE_STATUS_LP_L3STOPSTATE_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CRX3_LANE_STATUS_LP_RESERVED4_MASK 0x70
#define CAMIF_CRX3_LANE_STATUS_LP_RESERVED4_SHIFT 4 
#define CAMIF_CRX3_LANE_STATUS_LP_RESERVED4_BIT  0x7
#define CAMIF_CRX3_LANE_STATUS_LP_RESERVED4_BITWIDTH 3
// ClStopState bitfiled (RO) Reset=0
#define CAMIF_CRX3_LANE_STATUS_LP_CLSTOPSTATE_MASK 0x80
#define CAMIF_CRX3_LANE_STATUS_LP_CLSTOPSTATE_SHIFT 7 
#define CAMIF_CRX3_LANE_STATUS_LP_CLSTOPSTATE_BIT 0x1
#define CAMIF_CRX3_LANE_STATUS_LP_CLSTOPSTATE_BITWIDTH 1
// L0UlpsActive bitfiled (RO) Reset=0
#define CAMIF_CRX3_LANE_STATUS_LP_L0ULPSACTIVE_MASK 0x100
#define CAMIF_CRX3_LANE_STATUS_LP_L0ULPSACTIVE_SHIFT 8 
#define CAMIF_CRX3_LANE_STATUS_LP_L0ULPSACTIVE_BIT 0x1
#define CAMIF_CRX3_LANE_STATUS_LP_L0ULPSACTIVE_BITWIDTH 1
// L1UlpsActive bitfiled (RO) Reset=0
#define CAMIF_CRX3_LANE_STATUS_LP_L1ULPSACTIVE_MASK 0x200
#define CAMIF_CRX3_LANE_STATUS_LP_L1ULPSACTIVE_SHIFT 9 
#define CAMIF_CRX3_LANE_STATUS_LP_L1ULPSACTIVE_BIT 0x1
#define CAMIF_CRX3_LANE_STATUS_LP_L1ULPSACTIVE_BITWIDTH 1
// L2UlpsActive bitfiled (RO) Reset=0
#define CAMIF_CRX3_LANE_STATUS_LP_L2ULPSACTIVE_MASK 0x400
#define CAMIF_CRX3_LANE_STATUS_LP_L2ULPSACTIVE_SHIFT 10 
#define CAMIF_CRX3_LANE_STATUS_LP_L2ULPSACTIVE_BIT 0x1
#define CAMIF_CRX3_LANE_STATUS_LP_L2ULPSACTIVE_BITWIDTH 1
// L3UlpsActive bitfiled (RO) Reset=0
#define CAMIF_CRX3_LANE_STATUS_LP_L3ULPSACTIVE_MASK 0x800
#define CAMIF_CRX3_LANE_STATUS_LP_L3ULPSACTIVE_SHIFT 11 
#define CAMIF_CRX3_LANE_STATUS_LP_L3ULPSACTIVE_BIT 0x1
#define CAMIF_CRX3_LANE_STATUS_LP_L3ULPSACTIVE_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CRX3_LANE_STATUS_LP_RESERVED3_MASK 0x7000
#define CAMIF_CRX3_LANE_STATUS_LP_RESERVED3_SHIFT 12 
#define CAMIF_CRX3_LANE_STATUS_LP_RESERVED3_BIT  0x7
#define CAMIF_CRX3_LANE_STATUS_LP_RESERVED3_BITWIDTH 3
// ClUlpsActive bitfiled (RO) Reset=0
#define CAMIF_CRX3_LANE_STATUS_LP_CLULPSACTIVE_MASK 0x8000
#define CAMIF_CRX3_LANE_STATUS_LP_CLULPSACTIVE_SHIFT 15 
#define CAMIF_CRX3_LANE_STATUS_LP_CLULPSACTIVE_BIT 0x1
#define CAMIF_CRX3_LANE_STATUS_LP_CLULPSACTIVE_BITWIDTH 1
// L0UlpsEsc bitfiled (RO) Reset=0
#define CAMIF_CRX3_LANE_STATUS_LP_L0ULPSESC_MASK 0x10000
#define CAMIF_CRX3_LANE_STATUS_LP_L0ULPSESC_SHIFT 16 
#define CAMIF_CRX3_LANE_STATUS_LP_L0ULPSESC_BIT  0x1
#define CAMIF_CRX3_LANE_STATUS_LP_L0ULPSESC_BITWIDTH 1
// L1UlpsEsc bitfiled (RO) Reset=0
#define CAMIF_CRX3_LANE_STATUS_LP_L1ULPSESC_MASK 0x20000
#define CAMIF_CRX3_LANE_STATUS_LP_L1ULPSESC_SHIFT 17 
#define CAMIF_CRX3_LANE_STATUS_LP_L1ULPSESC_BIT  0x1
#define CAMIF_CRX3_LANE_STATUS_LP_L1ULPSESC_BITWIDTH 1
// L2UlpsEsc bitfiled (RO) Reset=0
#define CAMIF_CRX3_LANE_STATUS_LP_L2ULPSESC_MASK 0x40000
#define CAMIF_CRX3_LANE_STATUS_LP_L2ULPSESC_SHIFT 18 
#define CAMIF_CRX3_LANE_STATUS_LP_L2ULPSESC_BIT  0x1
#define CAMIF_CRX3_LANE_STATUS_LP_L2ULPSESC_BITWIDTH 1
// L3UlpsEsc bitfiled (RO) Reset=0
#define CAMIF_CRX3_LANE_STATUS_LP_L3ULPSESC_MASK 0x80000
#define CAMIF_CRX3_LANE_STATUS_LP_L3ULPSESC_SHIFT 19 
#define CAMIF_CRX3_LANE_STATUS_LP_L3ULPSESC_BIT  0x1
#define CAMIF_CRX3_LANE_STATUS_LP_L3ULPSESC_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX3_LANE_STATUS_LP_RESERVED2_MASK 0x300000
#define CAMIF_CRX3_LANE_STATUS_LP_RESERVED2_SHIFT 20 
#define CAMIF_CRX3_LANE_STATUS_LP_RESERVED2_BIT  0x3
#define CAMIF_CRX3_LANE_STATUS_LP_RESERVED2_BITWIDTH 2
// L0Direction bitfiled (RO) Reset=1
#define CAMIF_CRX3_LANE_STATUS_LP_L0DIRECTION_MASK 0x400000
#define CAMIF_CRX3_LANE_STATUS_LP_L0DIRECTION_SHIFT 22 
#define CAMIF_CRX3_LANE_STATUS_LP_L0DIRECTION_BIT 0x1
#define CAMIF_CRX3_LANE_STATUS_LP_L0DIRECTION_BITWIDTH 1
// ClUlpsEsc bitfiled (RO) Reset=0
#define CAMIF_CRX3_LANE_STATUS_LP_CLULPSESC_MASK 0x800000
#define CAMIF_CRX3_LANE_STATUS_LP_CLULPSESC_SHIFT 23 
#define CAMIF_CRX3_LANE_STATUS_LP_CLULPSESC_BIT  0x1
#define CAMIF_CRX3_LANE_STATUS_LP_CLULPSESC_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX3_LANE_STATUS_LP_RESERVED_MASK  0xFE000000
#define CAMIF_CRX3_LANE_STATUS_LP_RESERVED_SHIFT 25 
#define CAMIF_CRX3_LANE_STATUS_LP_RESERVED_BIT   0x7F
#define CAMIF_CRX3_LANE_STATUS_LP_RESERVED_BITWIDTH 7
// CRX3_VC0_SH_INT_STAT Register
#define CAMIF_CRX3_VC0_SH_INT_STAT_OFS           0x00001D48
// VC0_FS bitfiled (RW) Reset=0
#define CAMIF_CRX3_VC0_SH_INT_STAT_VC0_FS_MASK   0x1
#define CAMIF_CRX3_VC0_SH_INT_STAT_VC0_FS_SHIFT  0 
#define CAMIF_CRX3_VC0_SH_INT_STAT_VC0_FS_BIT    0x1
#define CAMIF_CRX3_VC0_SH_INT_STAT_VC0_FS_BITWIDTH 1
// VC0_FE bitfiled (RW) Reset=0
#define CAMIF_CRX3_VC0_SH_INT_STAT_VC0_FE_MASK   0x2
#define CAMIF_CRX3_VC0_SH_INT_STAT_VC0_FE_SHIFT  1 
#define CAMIF_CRX3_VC0_SH_INT_STAT_VC0_FE_BIT    0x1
#define CAMIF_CRX3_VC0_SH_INT_STAT_VC0_FE_BITWIDTH 1
// VC0_LS bitfiled (RW) Reset=0
#define CAMIF_CRX3_VC0_SH_INT_STAT_VC0_LS_MASK   0x4
#define CAMIF_CRX3_VC0_SH_INT_STAT_VC0_LS_SHIFT  2 
#define CAMIF_CRX3_VC0_SH_INT_STAT_VC0_LS_BIT    0x1
#define CAMIF_CRX3_VC0_SH_INT_STAT_VC0_LS_BITWIDTH 1
// VC0_LE bitfiled (RW) Reset=0
#define CAMIF_CRX3_VC0_SH_INT_STAT_VC0_LE_MASK   0x8
#define CAMIF_CRX3_VC0_SH_INT_STAT_VC0_LE_SHIFT  3 
#define CAMIF_CRX3_VC0_SH_INT_STAT_VC0_LE_BIT    0x1
#define CAMIF_CRX3_VC0_SH_INT_STAT_VC0_LE_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX3_VC0_SH_INT_STAT_RESERVED2_MASK 0xF0
#define CAMIF_CRX3_VC0_SH_INT_STAT_RESERVED2_SHIFT 4 
#define CAMIF_CRX3_VC0_SH_INT_STAT_RESERVED2_BIT 0xF
#define CAMIF_CRX3_VC0_SH_INT_STAT_RESERVED2_BITWIDTH 4
// VC0_GSP1 bitfiled (RW) Reset=0
#define CAMIF_CRX3_VC0_SH_INT_STAT_VC0_GSP1_MASK 0x100
#define CAMIF_CRX3_VC0_SH_INT_STAT_VC0_GSP1_SHIFT 8 
#define CAMIF_CRX3_VC0_SH_INT_STAT_VC0_GSP1_BIT  0x1
#define CAMIF_CRX3_VC0_SH_INT_STAT_VC0_GSP1_BITWIDTH 1
// VC0_GSP2 bitfiled (RW) Reset=0
#define CAMIF_CRX3_VC0_SH_INT_STAT_VC0_GSP2_MASK 0x200
#define CAMIF_CRX3_VC0_SH_INT_STAT_VC0_GSP2_SHIFT 9 
#define CAMIF_CRX3_VC0_SH_INT_STAT_VC0_GSP2_BIT  0x1
#define CAMIF_CRX3_VC0_SH_INT_STAT_VC0_GSP2_BITWIDTH 1
// VC0_GSP3 bitfiled (RW) Reset=0
#define CAMIF_CRX3_VC0_SH_INT_STAT_VC0_GSP3_MASK 0x400
#define CAMIF_CRX3_VC0_SH_INT_STAT_VC0_GSP3_SHIFT 10 
#define CAMIF_CRX3_VC0_SH_INT_STAT_VC0_GSP3_BIT  0x1
#define CAMIF_CRX3_VC0_SH_INT_STAT_VC0_GSP3_BITWIDTH 1
// VC0_GSP4 bitfiled (RW) Reset=0
#define CAMIF_CRX3_VC0_SH_INT_STAT_VC0_GSP4_MASK 0x800
#define CAMIF_CRX3_VC0_SH_INT_STAT_VC0_GSP4_SHIFT 11 
#define CAMIF_CRX3_VC0_SH_INT_STAT_VC0_GSP4_BIT  0x1
#define CAMIF_CRX3_VC0_SH_INT_STAT_VC0_GSP4_BITWIDTH 1
// VC0_GSP5 bitfiled (RW) Reset=0
#define CAMIF_CRX3_VC0_SH_INT_STAT_VC0_GSP5_MASK 0x1000
#define CAMIF_CRX3_VC0_SH_INT_STAT_VC0_GSP5_SHIFT 12 
#define CAMIF_CRX3_VC0_SH_INT_STAT_VC0_GSP5_BIT  0x1
#define CAMIF_CRX3_VC0_SH_INT_STAT_VC0_GSP5_BITWIDTH 1
// VC0_GSP6 bitfiled (RW) Reset=0
#define CAMIF_CRX3_VC0_SH_INT_STAT_VC0_GSP6_MASK 0x2000
#define CAMIF_CRX3_VC0_SH_INT_STAT_VC0_GSP6_SHIFT 13 
#define CAMIF_CRX3_VC0_SH_INT_STAT_VC0_GSP6_BIT  0x1
#define CAMIF_CRX3_VC0_SH_INT_STAT_VC0_GSP6_BITWIDTH 1
// VC0_GSP7 bitfiled (RW) Reset=0
#define CAMIF_CRX3_VC0_SH_INT_STAT_VC0_GSP7_MASK 0x4000
#define CAMIF_CRX3_VC0_SH_INT_STAT_VC0_GSP7_SHIFT 14 
#define CAMIF_CRX3_VC0_SH_INT_STAT_VC0_GSP7_BIT  0x1
#define CAMIF_CRX3_VC0_SH_INT_STAT_VC0_GSP7_BITWIDTH 1
// VC0_GSP8 bitfiled (RW) Reset=0
#define CAMIF_CRX3_VC0_SH_INT_STAT_VC0_GSP8_MASK 0x8000
#define CAMIF_CRX3_VC0_SH_INT_STAT_VC0_GSP8_SHIFT 15 
#define CAMIF_CRX3_VC0_SH_INT_STAT_VC0_GSP8_BIT  0x1
#define CAMIF_CRX3_VC0_SH_INT_STAT_VC0_GSP8_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX3_VC0_SH_INT_STAT_RESERVED_MASK 0xFFFF0000
#define CAMIF_CRX3_VC0_SH_INT_STAT_RESERVED_SHIFT 16 
#define CAMIF_CRX3_VC0_SH_INT_STAT_RESERVED_BIT  0xFFFF
#define CAMIF_CRX3_VC0_SH_INT_STAT_RESERVED_BITWIDTH 16
// CRX3_VC0_SH_INT_MASK Register
#define CAMIF_CRX3_VC0_SH_INT_MASK_OFS           0x00001D4C
// MaskVC0_FS bitfiled (RW) Reset=1
#define CAMIF_CRX3_VC0_SH_INT_MASK_MASKVC0_FS_MASK 0x1
#define CAMIF_CRX3_VC0_SH_INT_MASK_MASKVC0_FS_SHIFT 0 
#define CAMIF_CRX3_VC0_SH_INT_MASK_MASKVC0_FS_BIT 0x1
#define CAMIF_CRX3_VC0_SH_INT_MASK_MASKVC0_FS_BITWIDTH 1
// MaskVC0_FE bitfiled (RW) Reset=1
#define CAMIF_CRX3_VC0_SH_INT_MASK_MASKVC0_FE_MASK 0x2
#define CAMIF_CRX3_VC0_SH_INT_MASK_MASKVC0_FE_SHIFT 1 
#define CAMIF_CRX3_VC0_SH_INT_MASK_MASKVC0_FE_BIT 0x1
#define CAMIF_CRX3_VC0_SH_INT_MASK_MASKVC0_FE_BITWIDTH 1
// MaskVC0_LS bitfiled (RW) Reset=1
#define CAMIF_CRX3_VC0_SH_INT_MASK_MASKVC0_LS_MASK 0x4
#define CAMIF_CRX3_VC0_SH_INT_MASK_MASKVC0_LS_SHIFT 2 
#define CAMIF_CRX3_VC0_SH_INT_MASK_MASKVC0_LS_BIT 0x1
#define CAMIF_CRX3_VC0_SH_INT_MASK_MASKVC0_LS_BITWIDTH 1
// MaskVC0_LE bitfiled (RW) Reset=1
#define CAMIF_CRX3_VC0_SH_INT_MASK_MASKVC0_LE_MASK 0x8
#define CAMIF_CRX3_VC0_SH_INT_MASK_MASKVC0_LE_SHIFT 3 
#define CAMIF_CRX3_VC0_SH_INT_MASK_MASKVC0_LE_BIT 0x1
#define CAMIF_CRX3_VC0_SH_INT_MASK_MASKVC0_LE_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX3_VC0_SH_INT_MASK_RESERVED2_MASK 0xF0
#define CAMIF_CRX3_VC0_SH_INT_MASK_RESERVED2_SHIFT 4 
#define CAMIF_CRX3_VC0_SH_INT_MASK_RESERVED2_BIT 0xF
#define CAMIF_CRX3_VC0_SH_INT_MASK_RESERVED2_BITWIDTH 4
// MaskVC0_GSP1 bitfiled (RW) Reset=1
#define CAMIF_CRX3_VC0_SH_INT_MASK_MASKVC0_GSP1_MASK 0x100
#define CAMIF_CRX3_VC0_SH_INT_MASK_MASKVC0_GSP1_SHIFT 8 
#define CAMIF_CRX3_VC0_SH_INT_MASK_MASKVC0_GSP1_BIT 0x1
#define CAMIF_CRX3_VC0_SH_INT_MASK_MASKVC0_GSP1_BITWIDTH 1
// MaskVC0_GSP2 bitfiled (RW) Reset=1
#define CAMIF_CRX3_VC0_SH_INT_MASK_MASKVC0_GSP2_MASK 0x200
#define CAMIF_CRX3_VC0_SH_INT_MASK_MASKVC0_GSP2_SHIFT 9 
#define CAMIF_CRX3_VC0_SH_INT_MASK_MASKVC0_GSP2_BIT 0x1
#define CAMIF_CRX3_VC0_SH_INT_MASK_MASKVC0_GSP2_BITWIDTH 1
// MaskVC0_GSP3 bitfiled (RW) Reset=1
#define CAMIF_CRX3_VC0_SH_INT_MASK_MASKVC0_GSP3_MASK 0x400
#define CAMIF_CRX3_VC0_SH_INT_MASK_MASKVC0_GSP3_SHIFT 10 
#define CAMIF_CRX3_VC0_SH_INT_MASK_MASKVC0_GSP3_BIT 0x1
#define CAMIF_CRX3_VC0_SH_INT_MASK_MASKVC0_GSP3_BITWIDTH 1
// MaskVC0_GSP4 bitfiled (RW) Reset=1
#define CAMIF_CRX3_VC0_SH_INT_MASK_MASKVC0_GSP4_MASK 0x800
#define CAMIF_CRX3_VC0_SH_INT_MASK_MASKVC0_GSP4_SHIFT 11 
#define CAMIF_CRX3_VC0_SH_INT_MASK_MASKVC0_GSP4_BIT 0x1
#define CAMIF_CRX3_VC0_SH_INT_MASK_MASKVC0_GSP4_BITWIDTH 1
// MaskVC0_GSP5 bitfiled (RW) Reset=1
#define CAMIF_CRX3_VC0_SH_INT_MASK_MASKVC0_GSP5_MASK 0x1000
#define CAMIF_CRX3_VC0_SH_INT_MASK_MASKVC0_GSP5_SHIFT 12 
#define CAMIF_CRX3_VC0_SH_INT_MASK_MASKVC0_GSP5_BIT 0x1
#define CAMIF_CRX3_VC0_SH_INT_MASK_MASKVC0_GSP5_BITWIDTH 1
// MaskVC0_GSP6 bitfiled (RW) Reset=1
#define CAMIF_CRX3_VC0_SH_INT_MASK_MASKVC0_GSP6_MASK 0x2000
#define CAMIF_CRX3_VC0_SH_INT_MASK_MASKVC0_GSP6_SHIFT 13 
#define CAMIF_CRX3_VC0_SH_INT_MASK_MASKVC0_GSP6_BIT 0x1
#define CAMIF_CRX3_VC0_SH_INT_MASK_MASKVC0_GSP6_BITWIDTH 1
// MaskVC0_GSP7 bitfiled (RW) Reset=1
#define CAMIF_CRX3_VC0_SH_INT_MASK_MASKVC0_GSP7_MASK 0x4000
#define CAMIF_CRX3_VC0_SH_INT_MASK_MASKVC0_GSP7_SHIFT 14 
#define CAMIF_CRX3_VC0_SH_INT_MASK_MASKVC0_GSP7_BIT 0x1
#define CAMIF_CRX3_VC0_SH_INT_MASK_MASKVC0_GSP7_BITWIDTH 1
// MaskVC0_GSP8 bitfiled (RW) Reset=1
#define CAMIF_CRX3_VC0_SH_INT_MASK_MASKVC0_GSP8_MASK 0x8000
#define CAMIF_CRX3_VC0_SH_INT_MASK_MASKVC0_GSP8_SHIFT 15 
#define CAMIF_CRX3_VC0_SH_INT_MASK_MASKVC0_GSP8_BIT 0x1
#define CAMIF_CRX3_VC0_SH_INT_MASK_MASKVC0_GSP8_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX3_VC0_SH_INT_MASK_RESERVED_MASK 0xFFFF0000
#define CAMIF_CRX3_VC0_SH_INT_MASK_RESERVED_SHIFT 16 
#define CAMIF_CRX3_VC0_SH_INT_MASK_RESERVED_BIT  0xFFFF
#define CAMIF_CRX3_VC0_SH_INT_MASK_RESERVED_BITWIDTH 16
// CRX3_VC0_LN0_INT_STAT Register
#define CAMIF_CRX3_VC0_LN0_INT_STAT_OFS          0x00001D68
// VC0_Null bitfiled (RW) Reset=0
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_NULL_MASK 0x1
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_NULL_SHIFT 0 
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_NULL_BIT 0x1
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_NULL_BITWIDTH 1
// VC0_Blank bitfiled (RW) Reset=0
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_BLANK_MASK 0x2
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_BLANK_SHIFT 1 
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_BLANK_BIT 0x1
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_BLANK_BITWIDTH 1
// VC0_Embedded bitfiled (RW) Reset=0
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_EMBEDDED_MASK 0x4
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_EMBEDDED_SHIFT 2 
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_EMBEDDED_BIT 0x1
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_EMBEDDED_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CRX3_VC0_LN0_INT_STAT_RESERVED4_MASK 0xF8
#define CAMIF_CRX3_VC0_LN0_INT_STAT_RESERVED4_SHIFT 3 
#define CAMIF_CRX3_VC0_LN0_INT_STAT_RESERVED4_BIT 0x1F
#define CAMIF_CRX3_VC0_LN0_INT_STAT_RESERVED4_BITWIDTH 5
// VC0_YUV420_8 bitfiled (RW) Reset=0
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_YUV420_8_MASK 0x100
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_YUV420_8_SHIFT 8 
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_YUV420_8_BIT 0x1
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_YUV420_8_BITWIDTH 1
// VC0_YUV420_10 bitfiled (RW) Reset=0
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_YUV420_10_MASK 0x200
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_YUV420_10_SHIFT 9 
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_YUV420_10_BIT 0x1
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_YUV420_10_BITWIDTH 1
// VC0_LegYUV420_8 bitfiled (RW) Reset=0
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_LEGYUV420_8_MASK 0x400
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_LEGYUV420_8_SHIFT 10 
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_LEGYUV420_8_BIT 0x1
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_LEGYUV420_8_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CRX3_VC0_LN0_INT_STAT_RESERVED3_MASK 0x800
#define CAMIF_CRX3_VC0_LN0_INT_STAT_RESERVED3_SHIFT 11 
#define CAMIF_CRX3_VC0_LN0_INT_STAT_RESERVED3_BIT 0x1
#define CAMIF_CRX3_VC0_LN0_INT_STAT_RESERVED3_BITWIDTH 1
// VC0_YUV420_8_Chr bitfiled (RW) Reset=0
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_YUV420_8_CHR_MASK 0x1000
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_YUV420_8_CHR_SHIFT 12 
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_YUV420_8_CHR_BIT 0x1
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_YUV420_8_CHR_BITWIDTH 1
// VC0_YUV420_10_Chr bitfiled (RW) Reset=0
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_YUV420_10_CHR_MASK 0x2000
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_YUV420_10_CHR_SHIFT 13 
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_YUV420_10_CHR_BIT 0x1
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_YUV420_10_CHR_BITWIDTH 1
// VC0_YUV422_8 bitfiled (RW) Reset=0
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_YUV422_8_MASK 0x4000
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_YUV422_8_SHIFT 14 
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_YUV422_8_BIT 0x1
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_YUV422_8_BITWIDTH 1
// VC0_YUV422_10 bitfiled (RW) Reset=0
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_YUV422_10_MASK 0x8000
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_YUV422_10_SHIFT 15 
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_YUV422_10_BIT 0x1
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_YUV422_10_BITWIDTH 1
// VC0_RGB444 bitfiled (RW) Reset=0
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_RGB444_MASK 0x10000
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_RGB444_SHIFT 16 
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_RGB444_BIT 0x1
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_RGB444_BITWIDTH 1
// VC0_RGB555 bitfiled (RW) Reset=0
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_RGB555_MASK 0x20000
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_RGB555_SHIFT 17 
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_RGB555_BIT 0x1
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_RGB555_BITWIDTH 1
// VC0_RGB565 bitfiled (RW) Reset=0
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_RGB565_MASK 0x40000
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_RGB565_SHIFT 18 
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_RGB565_BIT 0x1
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_RGB565_BITWIDTH 1
// VC0_RGB666 bitfiled (RW) Reset=0
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_RGB666_MASK 0x80000
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_RGB666_SHIFT 19 
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_RGB666_BIT 0x1
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_RGB666_BITWIDTH 1
// VC0_RGB888 bitfiled (RW) Reset=0
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_RGB888_MASK 0x100000
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_RGB888_SHIFT 20 
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_RGB888_BIT 0x1
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_RGB888_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX3_VC0_LN0_INT_STAT_RESERVED2_MASK 0xE00000
#define CAMIF_CRX3_VC0_LN0_INT_STAT_RESERVED2_SHIFT 21 
#define CAMIF_CRX3_VC0_LN0_INT_STAT_RESERVED2_BIT 0x7
#define CAMIF_CRX3_VC0_LN0_INT_STAT_RESERVED2_BITWIDTH 3
// VC0_RAW6 bitfiled (RW) Reset=0
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_RAW6_MASK 0x1000000
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_RAW6_SHIFT 24 
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_RAW6_BIT 0x1
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_RAW6_BITWIDTH 1
// VC0_RAW7 bitfiled (RW) Reset=0
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_RAW7_MASK 0x2000000
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_RAW7_SHIFT 25 
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_RAW7_BIT 0x1
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_RAW7_BITWIDTH 1
// VC0_RAW8 bitfiled (RW) Reset=0
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_RAW8_MASK 0x4000000
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_RAW8_SHIFT 26 
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_RAW8_BIT 0x1
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_RAW8_BITWIDTH 1
// VC0_RAW10 bitfiled (RW) Reset=0
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_RAW10_MASK 0x8000000
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_RAW10_SHIFT 27 
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_RAW10_BIT 0x1
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_RAW10_BITWIDTH 1
// VC0_RAW12 bitfiled (RW) Reset=0
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_RAW12_MASK 0x10000000
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_RAW12_SHIFT 28 
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_RAW12_BIT 0x1
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_RAW12_BITWIDTH 1
// VC0_RAW14 bitfiled (RW) Reset=0
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_RAW14_MASK 0x20000000
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_RAW14_SHIFT 29 
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_RAW14_BIT 0x1
#define CAMIF_CRX3_VC0_LN0_INT_STAT_VC0_RAW14_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX3_VC0_LN0_INT_STAT_RESERVED_MASK 0xC0000000
#define CAMIF_CRX3_VC0_LN0_INT_STAT_RESERVED_SHIFT 30 
#define CAMIF_CRX3_VC0_LN0_INT_STAT_RESERVED_BIT 0x3
#define CAMIF_CRX3_VC0_LN0_INT_STAT_RESERVED_BITWIDTH 2
// CRX3_VC0_LN1_INT_STAT Register
#define CAMIF_CRX3_VC0_LN1_INT_STAT_OFS          0x00001D6C
// VC0_define1 bitfiled (RW) Reset=0
#define CAMIF_CRX3_VC0_LN1_INT_STAT_VC0_DEFINE1_MASK 0x1
#define CAMIF_CRX3_VC0_LN1_INT_STAT_VC0_DEFINE1_SHIFT 0 
#define CAMIF_CRX3_VC0_LN1_INT_STAT_VC0_DEFINE1_BIT 0x1
#define CAMIF_CRX3_VC0_LN1_INT_STAT_VC0_DEFINE1_BITWIDTH 1
// VC0_define2 bitfiled (RW) Reset=0
#define CAMIF_CRX3_VC0_LN1_INT_STAT_VC0_DEFINE2_MASK 0x2
#define CAMIF_CRX3_VC0_LN1_INT_STAT_VC0_DEFINE2_SHIFT 1 
#define CAMIF_CRX3_VC0_LN1_INT_STAT_VC0_DEFINE2_BIT 0x1
#define CAMIF_CRX3_VC0_LN1_INT_STAT_VC0_DEFINE2_BITWIDTH 1
// VC0_define3 bitfiled (RW) Reset=0
#define CAMIF_CRX3_VC0_LN1_INT_STAT_VC0_DEFINE3_MASK 0x4
#define CAMIF_CRX3_VC0_LN1_INT_STAT_VC0_DEFINE3_SHIFT 2 
#define CAMIF_CRX3_VC0_LN1_INT_STAT_VC0_DEFINE3_BIT 0x1
#define CAMIF_CRX3_VC0_LN1_INT_STAT_VC0_DEFINE3_BITWIDTH 1
// VC0_define4 bitfiled (RW) Reset=0
#define CAMIF_CRX3_VC0_LN1_INT_STAT_VC0_DEFINE4_MASK 0x8
#define CAMIF_CRX3_VC0_LN1_INT_STAT_VC0_DEFINE4_SHIFT 3 
#define CAMIF_CRX3_VC0_LN1_INT_STAT_VC0_DEFINE4_BIT 0x1
#define CAMIF_CRX3_VC0_LN1_INT_STAT_VC0_DEFINE4_BITWIDTH 1
// VC0_define5 bitfiled (RW) Reset=0
#define CAMIF_CRX3_VC0_LN1_INT_STAT_VC0_DEFINE5_MASK 0x10
#define CAMIF_CRX3_VC0_LN1_INT_STAT_VC0_DEFINE5_SHIFT 4 
#define CAMIF_CRX3_VC0_LN1_INT_STAT_VC0_DEFINE5_BIT 0x1
#define CAMIF_CRX3_VC0_LN1_INT_STAT_VC0_DEFINE5_BITWIDTH 1
// VC0_define6 bitfiled (RW) Reset=0
#define CAMIF_CRX3_VC0_LN1_INT_STAT_VC0_DEFINE6_MASK 0x20
#define CAMIF_CRX3_VC0_LN1_INT_STAT_VC0_DEFINE6_SHIFT 5 
#define CAMIF_CRX3_VC0_LN1_INT_STAT_VC0_DEFINE6_BIT 0x1
#define CAMIF_CRX3_VC0_LN1_INT_STAT_VC0_DEFINE6_BITWIDTH 1
// VC0_define7 bitfiled (RW) Reset=0
#define CAMIF_CRX3_VC0_LN1_INT_STAT_VC0_DEFINE7_MASK 0x40
#define CAMIF_CRX3_VC0_LN1_INT_STAT_VC0_DEFINE7_SHIFT 6 
#define CAMIF_CRX3_VC0_LN1_INT_STAT_VC0_DEFINE7_BIT 0x1
#define CAMIF_CRX3_VC0_LN1_INT_STAT_VC0_DEFINE7_BITWIDTH 1
// VC0_define8 bitfiled (RW) Reset=0
#define CAMIF_CRX3_VC0_LN1_INT_STAT_VC0_DEFINE8_MASK 0x80
#define CAMIF_CRX3_VC0_LN1_INT_STAT_VC0_DEFINE8_SHIFT 7 
#define CAMIF_CRX3_VC0_LN1_INT_STAT_VC0_DEFINE8_BIT 0x1
#define CAMIF_CRX3_VC0_LN1_INT_STAT_VC0_DEFINE8_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX3_VC0_LN1_INT_STAT_RESERVED_MASK 0xFFFFFF00
#define CAMIF_CRX3_VC0_LN1_INT_STAT_RESERVED_SHIFT 8 
#define CAMIF_CRX3_VC0_LN1_INT_STAT_RESERVED_BIT 0xFFFFFF
#define CAMIF_CRX3_VC0_LN1_INT_STAT_RESERVED_BITWIDTH 24
// CRX3_VC0_LN0_INT_MASK Register
#define CAMIF_CRX3_VC0_LN0_INT_MASK_OFS          0x00001D70
// MaskVC0_Null bitfiled (RW) Reset=1
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_NULL_MASK 0x1
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_NULL_SHIFT 0 
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_NULL_BIT 0x1
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_NULL_BITWIDTH 1
// MaskVC0_Blank bitfiled (RW) Reset=1
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_BLANK_MASK 0x2
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_BLANK_SHIFT 1 
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_BLANK_BIT 0x1
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_BLANK_BITWIDTH 1
// MaskVC0_Embedded bitfiled (RW) Reset=1
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_EMBEDDED_MASK 0x4
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_EMBEDDED_SHIFT 2 
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_EMBEDDED_BIT 0x1
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_EMBEDDED_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define CAMIF_CRX3_VC0_LN0_INT_MASK_RESERVED4_MASK 0xF8
#define CAMIF_CRX3_VC0_LN0_INT_MASK_RESERVED4_SHIFT 3 
#define CAMIF_CRX3_VC0_LN0_INT_MASK_RESERVED4_BIT 0x1F
#define CAMIF_CRX3_VC0_LN0_INT_MASK_RESERVED4_BITWIDTH 5
// MaskVC0_YUV420_8 bitfiled (RW) Reset=1
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_YUV420_8_MASK 0x100
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_YUV420_8_SHIFT 8 
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_YUV420_8_BIT 0x1
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_YUV420_8_BITWIDTH 1
// MaskVC0_YUV420_10 bitfiled (RW) Reset=1
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_YUV420_10_MASK 0x200
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_YUV420_10_SHIFT 9 
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_YUV420_10_BIT 0x1
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_YUV420_10_BITWIDTH 1
// MaskVC0_LegYUV420_8 bitfiled (RW) Reset=1
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_LEGYUV420_8_MASK 0x400
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_LEGYUV420_8_SHIFT 10 
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_LEGYUV420_8_BIT 0x1
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_LEGYUV420_8_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CRX3_VC0_LN0_INT_MASK_RESERVED3_MASK 0x800
#define CAMIF_CRX3_VC0_LN0_INT_MASK_RESERVED3_SHIFT 11 
#define CAMIF_CRX3_VC0_LN0_INT_MASK_RESERVED3_BIT 0x1
#define CAMIF_CRX3_VC0_LN0_INT_MASK_RESERVED3_BITWIDTH 1
// MaskVC0_YUV420_8_Chr bitfiled (RW) Reset=1
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_YUV420_8_CHR_MASK 0x1000
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_YUV420_8_CHR_SHIFT 12 
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_YUV420_8_CHR_BIT 0x1
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_YUV420_8_CHR_BITWIDTH 1
// MaskVC0_YUV420_10_Chr bitfiled (RW) Reset=1
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_YUV420_10_CHR_MASK 0x2000
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_YUV420_10_CHR_SHIFT 13 
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_YUV420_10_CHR_BIT 0x1
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_YUV420_10_CHR_BITWIDTH 1
// MaskVC0_YUV422_8 bitfiled (RW) Reset=1
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_YUV422_8_MASK 0x4000
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_YUV422_8_SHIFT 14 
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_YUV422_8_BIT 0x1
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_YUV422_8_BITWIDTH 1
// MaskVC0_YUV422_10 bitfiled (RW) Reset=1
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_YUV422_10_MASK 0x8000
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_YUV422_10_SHIFT 15 
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_YUV422_10_BIT 0x1
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_YUV422_10_BITWIDTH 1
// MaskVC0_RGB444 bitfiled (RW) Reset=1
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_RGB444_MASK 0x10000
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_RGB444_SHIFT 16 
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_RGB444_BIT 0x1
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_RGB444_BITWIDTH 1
// MaskVC0_RGB555 bitfiled (RW) Reset=1
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_RGB555_MASK 0x20000
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_RGB555_SHIFT 17 
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_RGB555_BIT 0x1
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_RGB555_BITWIDTH 1
// MaskVC0_RGB565 bitfiled (RW) Reset=1
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_RGB565_MASK 0x40000
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_RGB565_SHIFT 18 
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_RGB565_BIT 0x1
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_RGB565_BITWIDTH 1
// MaskVC0_RGB666 bitfiled (RW) Reset=1
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_RGB666_MASK 0x80000
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_RGB666_SHIFT 19 
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_RGB666_BIT 0x1
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_RGB666_BITWIDTH 1
// MaskVC0_RGB888 bitfiled (RW) Reset=1
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_RGB888_MASK 0x100000
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_RGB888_SHIFT 20 
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_RGB888_BIT 0x1
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_RGB888_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CRX3_VC0_LN0_INT_MASK_RESERVED2_MASK 0xE00000
#define CAMIF_CRX3_VC0_LN0_INT_MASK_RESERVED2_SHIFT 21 
#define CAMIF_CRX3_VC0_LN0_INT_MASK_RESERVED2_BIT 0x7
#define CAMIF_CRX3_VC0_LN0_INT_MASK_RESERVED2_BITWIDTH 3
// MaskVC0_RAW6 bitfiled (RW) Reset=1
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_RAW6_MASK 0x1000000
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_RAW6_SHIFT 24 
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_RAW6_BIT 0x1
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_RAW6_BITWIDTH 1
// MaskVC0_RAW7 bitfiled (RW) Reset=1
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_RAW7_MASK 0x2000000
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_RAW7_SHIFT 25 
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_RAW7_BIT 0x1
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_RAW7_BITWIDTH 1
// MaskVC0_RAW8 bitfiled (RW) Reset=1
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_RAW8_MASK 0x4000000
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_RAW8_SHIFT 26 
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_RAW8_BIT 0x1
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_RAW8_BITWIDTH 1
// MaskVC0_RAW10 bitfiled (RW) Reset=1
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_RAW10_MASK 0x8000000
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_RAW10_SHIFT 27 
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_RAW10_BIT 0x1
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_RAW10_BITWIDTH 1
// MaskVC0_RAW12 bitfiled (RW) Reset=1
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_RAW12_MASK 0x10000000
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_RAW12_SHIFT 28 
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_RAW12_BIT 0x1
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_RAW12_BITWIDTH 1
// MaskVC0_RAW14 bitfiled (RW) Reset=1
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_RAW14_MASK 0x20000000
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_RAW14_SHIFT 29 
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_RAW14_BIT 0x1
#define CAMIF_CRX3_VC0_LN0_INT_MASK_MASKVC0_RAW14_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX3_VC0_LN0_INT_MASK_RESERVED_MASK 0xC0000000
#define CAMIF_CRX3_VC0_LN0_INT_MASK_RESERVED_SHIFT 30 
#define CAMIF_CRX3_VC0_LN0_INT_MASK_RESERVED_BIT 0x3
#define CAMIF_CRX3_VC0_LN0_INT_MASK_RESERVED_BITWIDTH 2
// CRX3_VC0_LN1_INT_MASK Register
#define CAMIF_CRX3_VC0_LN1_INT_MASK_OFS          0x00001D74
// MaskVC0_define1 bitfiled (RW) Reset=1
#define CAMIF_CRX3_VC0_LN1_INT_MASK_MASKVC0_DEFINE1_MASK 0x1
#define CAMIF_CRX3_VC0_LN1_INT_MASK_MASKVC0_DEFINE1_SHIFT 0 
#define CAMIF_CRX3_VC0_LN1_INT_MASK_MASKVC0_DEFINE1_BIT 0x1
#define CAMIF_CRX3_VC0_LN1_INT_MASK_MASKVC0_DEFINE1_BITWIDTH 1
// MaskVC0_define2 bitfiled (RW) Reset=1
#define CAMIF_CRX3_VC0_LN1_INT_MASK_MASKVC0_DEFINE2_MASK 0x2
#define CAMIF_CRX3_VC0_LN1_INT_MASK_MASKVC0_DEFINE2_SHIFT 1 
#define CAMIF_CRX3_VC0_LN1_INT_MASK_MASKVC0_DEFINE2_BIT 0x1
#define CAMIF_CRX3_VC0_LN1_INT_MASK_MASKVC0_DEFINE2_BITWIDTH 1
// MaskVC0_define3 bitfiled (RW) Reset=1
#define CAMIF_CRX3_VC0_LN1_INT_MASK_MASKVC0_DEFINE3_MASK 0x4
#define CAMIF_CRX3_VC0_LN1_INT_MASK_MASKVC0_DEFINE3_SHIFT 2 
#define CAMIF_CRX3_VC0_LN1_INT_MASK_MASKVC0_DEFINE3_BIT 0x1
#define CAMIF_CRX3_VC0_LN1_INT_MASK_MASKVC0_DEFINE3_BITWIDTH 1
// MaskVC0_define4 bitfiled (RW) Reset=1
#define CAMIF_CRX3_VC0_LN1_INT_MASK_MASKVC0_DEFINE4_MASK 0x8
#define CAMIF_CRX3_VC0_LN1_INT_MASK_MASKVC0_DEFINE4_SHIFT 3 
#define CAMIF_CRX3_VC0_LN1_INT_MASK_MASKVC0_DEFINE4_BIT 0x1
#define CAMIF_CRX3_VC0_LN1_INT_MASK_MASKVC0_DEFINE4_BITWIDTH 1
// MaskVC0_define5 bitfiled (RW) Reset=1
#define CAMIF_CRX3_VC0_LN1_INT_MASK_MASKVC0_DEFINE5_MASK 0x10
#define CAMIF_CRX3_VC0_LN1_INT_MASK_MASKVC0_DEFINE5_SHIFT 4 
#define CAMIF_CRX3_VC0_LN1_INT_MASK_MASKVC0_DEFINE5_BIT 0x1
#define CAMIF_CRX3_VC0_LN1_INT_MASK_MASKVC0_DEFINE5_BITWIDTH 1
// MaskVC0_define6 bitfiled (RW) Reset=1
#define CAMIF_CRX3_VC0_LN1_INT_MASK_MASKVC0_DEFINE6_MASK 0x20
#define CAMIF_CRX3_VC0_LN1_INT_MASK_MASKVC0_DEFINE6_SHIFT 5 
#define CAMIF_CRX3_VC0_LN1_INT_MASK_MASKVC0_DEFINE6_BIT 0x1
#define CAMIF_CRX3_VC0_LN1_INT_MASK_MASKVC0_DEFINE6_BITWIDTH 1
// MaskVC0_define7 bitfiled (RW) Reset=1
#define CAMIF_CRX3_VC0_LN1_INT_MASK_MASKVC0_DEFINE7_MASK 0x40
#define CAMIF_CRX3_VC0_LN1_INT_MASK_MASKVC0_DEFINE7_SHIFT 6 
#define CAMIF_CRX3_VC0_LN1_INT_MASK_MASKVC0_DEFINE7_BIT 0x1
#define CAMIF_CRX3_VC0_LN1_INT_MASK_MASKVC0_DEFINE7_BITWIDTH 1
// MaskVC0_define8 bitfiled (RW) Reset=1
#define CAMIF_CRX3_VC0_LN1_INT_MASK_MASKVC0_DEFINE8_MASK 0x80
#define CAMIF_CRX3_VC0_LN1_INT_MASK_MASKVC0_DEFINE8_SHIFT 7 
#define CAMIF_CRX3_VC0_LN1_INT_MASK_MASKVC0_DEFINE8_BIT 0x1
#define CAMIF_CRX3_VC0_LN1_INT_MASK_MASKVC0_DEFINE8_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CRX3_VC0_LN1_INT_MASK_RESERVED_MASK 0xFFFFFF00
#define CAMIF_CRX3_VC0_LN1_INT_MASK_RESERVED_SHIFT 8 
#define CAMIF_CRX3_VC0_LN1_INT_MASK_RESERVED_BIT 0xFFFFFF
#define CAMIF_CRX3_VC0_LN1_INT_MASK_RESERVED_BITWIDTH 24
// CRX3_RCV_PKT_HEADER Register
#define CAMIF_CRX3_RCV_PKT_HEADER_OFS            0x00001DB0
// LatestDT bitfiled (RO) Reset=0
#define CAMIF_CRX3_RCV_PKT_HEADER_LATESTDT_MASK  0x3F
#define CAMIF_CRX3_RCV_PKT_HEADER_LATESTDT_SHIFT 0 
#define CAMIF_CRX3_RCV_PKT_HEADER_LATESTDT_BIT   0x3F
#define CAMIF_CRX3_RCV_PKT_HEADER_LATESTDT_BITWIDTH 6
// LatestVC bitfiled (RO) Reset=0
#define CAMIF_CRX3_RCV_PKT_HEADER_LATESTVC_MASK  0xC0
#define CAMIF_CRX3_RCV_PKT_HEADER_LATESTVC_SHIFT 6 
#define CAMIF_CRX3_RCV_PKT_HEADER_LATESTVC_BIT   0x3
#define CAMIF_CRX3_RCV_PKT_HEADER_LATESTVC_BITWIDTH 2
// LatestWC0Data bitfiled (RO) Reset=0
#define CAMIF_CRX3_RCV_PKT_HEADER_LATESTWC0DATA_MASK 0xFF00
#define CAMIF_CRX3_RCV_PKT_HEADER_LATESTWC0DATA_SHIFT 8 
#define CAMIF_CRX3_RCV_PKT_HEADER_LATESTWC0DATA_BIT 0xFF
#define CAMIF_CRX3_RCV_PKT_HEADER_LATESTWC0DATA_BITWIDTH 8
// LatestWC1Data bitfiled (RO) Reset=0
#define CAMIF_CRX3_RCV_PKT_HEADER_LATESTWC1DATA_MASK 0xFF0000
#define CAMIF_CRX3_RCV_PKT_HEADER_LATESTWC1DATA_SHIFT 16 
#define CAMIF_CRX3_RCV_PKT_HEADER_LATESTWC1DATA_BIT 0xFF
#define CAMIF_CRX3_RCV_PKT_HEADER_LATESTWC1DATA_BITWIDTH 8
// LatestECC bitfiled (RO) Reset=0
#define CAMIF_CRX3_RCV_PKT_HEADER_LATESTECC_MASK 0xFF000000
#define CAMIF_CRX3_RCV_PKT_HEADER_LATESTECC_SHIFT 24 
#define CAMIF_CRX3_RCV_PKT_HEADER_LATESTECC_BIT  0xFF
#define CAMIF_CRX3_RCV_PKT_HEADER_LATESTECC_BITWIDTH 8
// CRX3_VC0_FNLN_STAT Register
#define CAMIF_CRX3_VC0_FNLN_STAT_OFS             0x00001DB4
// VC0_LN bitfiled (RO) Reset=0
#define CAMIF_CRX3_VC0_FNLN_STAT_VC0_LN_MASK     0xFFFF
#define CAMIF_CRX3_VC0_FNLN_STAT_VC0_LN_SHIFT    0 
#define CAMIF_CRX3_VC0_FNLN_STAT_VC0_LN_BIT      0xFFFF
#define CAMIF_CRX3_VC0_FNLN_STAT_VC0_LN_BITWIDTH 16
// VC0_FN bitfiled (RO) Reset=0
#define CAMIF_CRX3_VC0_FNLN_STAT_VC0_FN_MASK     0xFFFF0000
#define CAMIF_CRX3_VC0_FNLN_STAT_VC0_FN_SHIFT    16 
#define CAMIF_CRX3_VC0_FNLN_STAT_VC0_FN_BIT      0xFFFF
#define CAMIF_CRX3_VC0_FNLN_STAT_VC0_FN_BITWIDTH 16
// CDF0_ENABLE Register
#define CAMIF_CDF0_ENABLE_OFS                    0x00002000
// enable bitfiled (RW) Reset=0
#define CAMIF_CDF0_ENABLE_ENABLE_MASK            0x1
#define CAMIF_CDF0_ENABLE_ENABLE_SHIFT           0 
#define CAMIF_CDF0_ENABLE_ENABLE_BIT             0x1
#define CAMIF_CDF0_ENABLE_ENABLE_BITWIDTH        1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF0_ENABLE_RESERVED_MASK          0xFFFFFFFE
#define CAMIF_CDF0_ENABLE_RESERVED_SHIFT         1 
#define CAMIF_CDF0_ENABLE_RESERVED_BIT           0x7FFFFFFF
#define CAMIF_CDF0_ENABLE_RESERVED_BITWIDTH      31
// CDF0_SKIP_FRAME Register
#define CAMIF_CDF0_SKIP_FRAME_OFS                0x00002004
// skip_frame bitfiled (RW) Reset=0
#define CAMIF_CDF0_SKIP_FRAME_SKIP_FRAME_MASK    0x1
#define CAMIF_CDF0_SKIP_FRAME_SKIP_FRAME_SHIFT   0 
#define CAMIF_CDF0_SKIP_FRAME_SKIP_FRAME_BIT     0x1
#define CAMIF_CDF0_SKIP_FRAME_SKIP_FRAME_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF0_SKIP_FRAME_RESERVED_MASK      0xFFFFFFFE
#define CAMIF_CDF0_SKIP_FRAME_RESERVED_SHIFT     1 
#define CAMIF_CDF0_SKIP_FRAME_RESERVED_BIT       0x7FFFFFFF
#define CAMIF_CDF0_SKIP_FRAME_RESERVED_BITWIDTH  31
// CDF0_SELECT_INPUT_PORT Register
#define CAMIF_CDF0_SELECT_INPUT_PORT_OFS         0x00002008
// select_input_port bitfiled (RW) Reset=0
#define CAMIF_CDF0_SELECT_INPUT_PORT_SELECT_INPUT_PORT_MASK 0x1
#define CAMIF_CDF0_SELECT_INPUT_PORT_SELECT_INPUT_PORT_SHIFT 0 
#define CAMIF_CDF0_SELECT_INPUT_PORT_SELECT_INPUT_PORT_BIT 0x1
#define CAMIF_CDF0_SELECT_INPUT_PORT_SELECT_INPUT_PORT_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF0_SELECT_INPUT_PORT_RESERVED_MASK 0xFFFFFFFE
#define CAMIF_CDF0_SELECT_INPUT_PORT_RESERVED_SHIFT 1 
#define CAMIF_CDF0_SELECT_INPUT_PORT_RESERVED_BIT 0x7FFFFFFF
#define CAMIF_CDF0_SELECT_INPUT_PORT_RESERVED_BITWIDTH 31
// CDF0_CNTRL_INPUT_HEIGHT Register
#define CAMIF_CDF0_CNTRL_INPUT_HEIGHT_OFS        0x0000200C
// input_height bitfiled (RW) Reset=0
#define CAMIF_CDF0_CNTRL_INPUT_HEIGHT_INPUT_HEIGHT_MASK 0x3FFF
#define CAMIF_CDF0_CNTRL_INPUT_HEIGHT_INPUT_HEIGHT_SHIFT 0 
#define CAMIF_CDF0_CNTRL_INPUT_HEIGHT_INPUT_HEIGHT_BIT 0x3FFF
#define CAMIF_CDF0_CNTRL_INPUT_HEIGHT_INPUT_HEIGHT_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF0_CNTRL_INPUT_HEIGHT_RESERVED_MASK 0xFFFFC000
#define CAMIF_CDF0_CNTRL_INPUT_HEIGHT_RESERVED_SHIFT 14 
#define CAMIF_CDF0_CNTRL_INPUT_HEIGHT_RESERVED_BIT 0x3FFFF
#define CAMIF_CDF0_CNTRL_INPUT_HEIGHT_RESERVED_BITWIDTH 18
// CDF0_CNTRL_INPUT_WIDTH Register
#define CAMIF_CDF0_CNTRL_INPUT_WIDTH_OFS         0x00002010
// input_width bitfiled (RW) Reset=0
#define CAMIF_CDF0_CNTRL_INPUT_WIDTH_INPUT_WIDTH_MASK 0x3FFF
#define CAMIF_CDF0_CNTRL_INPUT_WIDTH_INPUT_WIDTH_SHIFT 0 
#define CAMIF_CDF0_CNTRL_INPUT_WIDTH_INPUT_WIDTH_BIT 0x3FFF
#define CAMIF_CDF0_CNTRL_INPUT_WIDTH_INPUT_WIDTH_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF0_CNTRL_INPUT_WIDTH_RESERVED_MASK 0xFFFFC000
#define CAMIF_CDF0_CNTRL_INPUT_WIDTH_RESERVED_SHIFT 14 
#define CAMIF_CDF0_CNTRL_INPUT_WIDTH_RESERVED_BIT 0x3FFFF
#define CAMIF_CDF0_CNTRL_INPUT_WIDTH_RESERVED_BITWIDTH 18
// CDF0_CNTRL_CONVERSION Register
#define CAMIF_CDF0_CNTRL_CONVERSION_OFS          0x00002014
// color_format_conversion bitfiled (RW) Reset=0
#define CAMIF_CDF0_CNTRL_CONVERSION_COLOR_FORMAT_CONVERSION_MASK 0x3
#define CAMIF_CDF0_CNTRL_CONVERSION_COLOR_FORMAT_CONVERSION_SHIFT 0 
#define CAMIF_CDF0_CNTRL_CONVERSION_COLOR_FORMAT_CONVERSION_BIT 0x3
#define CAMIF_CDF0_CNTRL_CONVERSION_COLOR_FORMAT_CONVERSION_BITWIDTH 2
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF0_CNTRL_CONVERSION_RESERVED_MASK 0xFFFFFFFC
#define CAMIF_CDF0_CNTRL_CONVERSION_RESERVED_SHIFT 2 
#define CAMIF_CDF0_CNTRL_CONVERSION_RESERVED_BIT 0x3FFFFFFF
#define CAMIF_CDF0_CNTRL_CONVERSION_RESERVED_BITWIDTH 30
// CDF0_CNTRL_MEMORY_OUTPUT Register
#define CAMIF_CDF0_CNTRL_MEMORY_OUTPUT_OFS       0x00002018
// memory_output_format bitfiled (RW) Reset=0
#define CAMIF_CDF0_CNTRL_MEMORY_OUTPUT_MEMORY_OUTPUT_FORMAT_MASK 0x3
#define CAMIF_CDF0_CNTRL_MEMORY_OUTPUT_MEMORY_OUTPUT_FORMAT_SHIFT 0 
#define CAMIF_CDF0_CNTRL_MEMORY_OUTPUT_MEMORY_OUTPUT_FORMAT_BIT 0x3
#define CAMIF_CDF0_CNTRL_MEMORY_OUTPUT_MEMORY_OUTPUT_FORMAT_BITWIDTH 2
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CDF0_CNTRL_MEMORY_OUTPUT_RESERVED3_MASK 0xFC
#define CAMIF_CDF0_CNTRL_MEMORY_OUTPUT_RESERVED3_SHIFT 2 
#define CAMIF_CDF0_CNTRL_MEMORY_OUTPUT_RESERVED3_BIT 0x3F
#define CAMIF_CDF0_CNTRL_MEMORY_OUTPUT_RESERVED3_BITWIDTH 6
// swap_yc_or_cbcr bitfiled (RW) Reset=0
#define CAMIF_CDF0_CNTRL_MEMORY_OUTPUT_SWAP_YC_OR_CBCR_MASK 0x100
#define CAMIF_CDF0_CNTRL_MEMORY_OUTPUT_SWAP_YC_OR_CBCR_SHIFT 8 
#define CAMIF_CDF0_CNTRL_MEMORY_OUTPUT_SWAP_YC_OR_CBCR_BIT 0x1
#define CAMIF_CDF0_CNTRL_MEMORY_OUTPUT_SWAP_YC_OR_CBCR_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CDF0_CNTRL_MEMORY_OUTPUT_RESERVED2_MASK 0xFE00
#define CAMIF_CDF0_CNTRL_MEMORY_OUTPUT_RESERVED2_SHIFT 9 
#define CAMIF_CDF0_CNTRL_MEMORY_OUTPUT_RESERVED2_BIT 0x7F
#define CAMIF_CDF0_CNTRL_MEMORY_OUTPUT_RESERVED2_BITWIDTH 7
// endian bitfiled (RW) Reset=0
#define CAMIF_CDF0_CNTRL_MEMORY_OUTPUT_ENDIAN_MASK 0x10000
#define CAMIF_CDF0_CNTRL_MEMORY_OUTPUT_ENDIAN_SHIFT 16 
#define CAMIF_CDF0_CNTRL_MEMORY_OUTPUT_ENDIAN_BIT 0x1
#define CAMIF_CDF0_CNTRL_MEMORY_OUTPUT_ENDIAN_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF0_CNTRL_MEMORY_OUTPUT_RESERVED_MASK 0xFFFE0000
#define CAMIF_CDF0_CNTRL_MEMORY_OUTPUT_RESERVED_SHIFT 17 
#define CAMIF_CDF0_CNTRL_MEMORY_OUTPUT_RESERVED_BIT 0x7FFF
#define CAMIF_CDF0_CNTRL_MEMORY_OUTPUT_RESERVED_BITWIDTH 15
// CDF0_INT_STAT Register
#define CAMIF_CDF0_INT_STAT_OFS                  0x0000201C
// no_frame_end_error bitfiled (RW) Reset=0
#define CAMIF_CDF0_INT_STAT_NO_FRAME_END_ERROR_MASK 0x1
#define CAMIF_CDF0_INT_STAT_NO_FRAME_END_ERROR_SHIFT 0 
#define CAMIF_CDF0_INT_STAT_NO_FRAME_END_ERROR_BIT 0x1
#define CAMIF_CDF0_INT_STAT_NO_FRAME_END_ERROR_BITWIDTH 1
// input_width_error bitfiled (RW) Reset=0
#define CAMIF_CDF0_INT_STAT_INPUT_WIDTH_ERROR_MASK 0x2
#define CAMIF_CDF0_INT_STAT_INPUT_WIDTH_ERROR_SHIFT 1 
#define CAMIF_CDF0_INT_STAT_INPUT_WIDTH_ERROR_BIT 0x1
#define CAMIF_CDF0_INT_STAT_INPUT_WIDTH_ERROR_BITWIDTH 1
// input_height_error bitfiled (RW) Reset=0
#define CAMIF_CDF0_INT_STAT_INPUT_HEIGHT_ERROR_MASK 0x4
#define CAMIF_CDF0_INT_STAT_INPUT_HEIGHT_ERROR_SHIFT 2 
#define CAMIF_CDF0_INT_STAT_INPUT_HEIGHT_ERROR_BIT 0x1
#define CAMIF_CDF0_INT_STAT_INPUT_HEIGHT_ERROR_BITWIDTH 1
// input_color_format_error bitfiled (RW) Reset=0
#define CAMIF_CDF0_INT_STAT_INPUT_COLOR_FORMAT_ERROR_MASK 0x8
#define CAMIF_CDF0_INT_STAT_INPUT_COLOR_FORMAT_ERROR_SHIFT 3 
#define CAMIF_CDF0_INT_STAT_INPUT_COLOR_FORMAT_ERROR_BIT 0x1
#define CAMIF_CDF0_INT_STAT_INPUT_COLOR_FORMAT_ERROR_BITWIDTH 1
// cr_bus_congestion_error bitfiled (RW) Reset=0
#define CAMIF_CDF0_INT_STAT_CR_BUS_CONGESTION_ERROR_MASK 0x10
#define CAMIF_CDF0_INT_STAT_CR_BUS_CONGESTION_ERROR_SHIFT 4 
#define CAMIF_CDF0_INT_STAT_CR_BUS_CONGESTION_ERROR_BIT 0x1
#define CAMIF_CDF0_INT_STAT_CR_BUS_CONGESTION_ERROR_BITWIDTH 1
// cb_bus_congestion_error bitfiled (RW) Reset=0
#define CAMIF_CDF0_INT_STAT_CB_BUS_CONGESTION_ERROR_MASK 0x20
#define CAMIF_CDF0_INT_STAT_CB_BUS_CONGESTION_ERROR_SHIFT 5 
#define CAMIF_CDF0_INT_STAT_CB_BUS_CONGESTION_ERROR_BIT 0x1
#define CAMIF_CDF0_INT_STAT_CB_BUS_CONGESTION_ERROR_BITWIDTH 1
// y_bus_congestion_error bitfiled (RW) Reset=0
#define CAMIF_CDF0_INT_STAT_Y_BUS_CONGESTION_ERROR_MASK 0x40
#define CAMIF_CDF0_INT_STAT_Y_BUS_CONGESTION_ERROR_SHIFT 6 
#define CAMIF_CDF0_INT_STAT_Y_BUS_CONGESTION_ERROR_BIT 0x1
#define CAMIF_CDF0_INT_STAT_Y_BUS_CONGESTION_ERROR_BITWIDTH 1
// memory_output_error bitfiled (RW) Reset=0
#define CAMIF_CDF0_INT_STAT_MEMORY_OUTPUT_ERROR_MASK 0x80
#define CAMIF_CDF0_INT_STAT_MEMORY_OUTPUT_ERROR_SHIFT 7 
#define CAMIF_CDF0_INT_STAT_MEMORY_OUTPUT_ERROR_BIT 0x1
#define CAMIF_CDF0_INT_STAT_MEMORY_OUTPUT_ERROR_BITWIDTH 1
// color_format_conversion_error bitfiled (RW) Reset=0
#define CAMIF_CDF0_INT_STAT_COLOR_FORMAT_CONVERSION_ERROR_MASK 0x100
#define CAMIF_CDF0_INT_STAT_COLOR_FORMAT_CONVERSION_ERROR_SHIFT 8 
#define CAMIF_CDF0_INT_STAT_COLOR_FORMAT_CONVERSION_ERROR_BIT 0x1
#define CAMIF_CDF0_INT_STAT_COLOR_FORMAT_CONVERSION_ERROR_BITWIDTH 1
// frame_transfer_finished bitfiled (RW) Reset=0
#define CAMIF_CDF0_INT_STAT_FRAME_TRANSFER_FINISHED_MASK 0x200
#define CAMIF_CDF0_INT_STAT_FRAME_TRANSFER_FINISHED_SHIFT 9 
#define CAMIF_CDF0_INT_STAT_FRAME_TRANSFER_FINISHED_BIT 0x1
#define CAMIF_CDF0_INT_STAT_FRAME_TRANSFER_FINISHED_BITWIDTH 1
// hsync_n bitfiled (RW) Reset=0
#define CAMIF_CDF0_INT_STAT_HSYNC_N_MASK         0x400
#define CAMIF_CDF0_INT_STAT_HSYNC_N_SHIFT        10 
#define CAMIF_CDF0_INT_STAT_HSYNC_N_BIT          0x1
#define CAMIF_CDF0_INT_STAT_HSYNC_N_BITWIDTH     1
// vsync bitfiled (RW) Reset=0
#define CAMIF_CDF0_INT_STAT_VSYNC_MASK           0x800
#define CAMIF_CDF0_INT_STAT_VSYNC_SHIFT          11 
#define CAMIF_CDF0_INT_STAT_VSYNC_BIT            0x1
#define CAMIF_CDF0_INT_STAT_VSYNC_BITWIDTH       1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF0_INT_STAT_RESERVED_MASK        0xFFFFF000
#define CAMIF_CDF0_INT_STAT_RESERVED_SHIFT       12 
#define CAMIF_CDF0_INT_STAT_RESERVED_BIT         0xFFFFF
#define CAMIF_CDF0_INT_STAT_RESERVED_BITWIDTH    20
// CDF0_INT_MASK Register
#define CAMIF_CDF0_INT_MASK_OFS                  0x00002020
// mask_no_frame_end_error bitfiled (RW) Reset=0
#define CAMIF_CDF0_INT_MASK_MASK_NO_FRAME_END_ERROR_MASK 0x1
#define CAMIF_CDF0_INT_MASK_MASK_NO_FRAME_END_ERROR_SHIFT 0 
#define CAMIF_CDF0_INT_MASK_MASK_NO_FRAME_END_ERROR_BIT 0x1
#define CAMIF_CDF0_INT_MASK_MASK_NO_FRAME_END_ERROR_BITWIDTH 1
// mask_input_width_error bitfiled (RW) Reset=0
#define CAMIF_CDF0_INT_MASK_MASK_INPUT_WIDTH_ERROR_MASK 0x2
#define CAMIF_CDF0_INT_MASK_MASK_INPUT_WIDTH_ERROR_SHIFT 1 
#define CAMIF_CDF0_INT_MASK_MASK_INPUT_WIDTH_ERROR_BIT 0x1
#define CAMIF_CDF0_INT_MASK_MASK_INPUT_WIDTH_ERROR_BITWIDTH 1
// mask_input_height_error bitfiled (RW) Reset=0
#define CAMIF_CDF0_INT_MASK_MASK_INPUT_HEIGHT_ERROR_MASK 0x4
#define CAMIF_CDF0_INT_MASK_MASK_INPUT_HEIGHT_ERROR_SHIFT 2 
#define CAMIF_CDF0_INT_MASK_MASK_INPUT_HEIGHT_ERROR_BIT 0x1
#define CAMIF_CDF0_INT_MASK_MASK_INPUT_HEIGHT_ERROR_BITWIDTH 1
// mask_input_color_format_error bitfiled (RW) Reset=0
#define CAMIF_CDF0_INT_MASK_MASK_INPUT_COLOR_FORMAT_ERROR_MASK 0x8
#define CAMIF_CDF0_INT_MASK_MASK_INPUT_COLOR_FORMAT_ERROR_SHIFT 3 
#define CAMIF_CDF0_INT_MASK_MASK_INPUT_COLOR_FORMAT_ERROR_BIT 0x1
#define CAMIF_CDF0_INT_MASK_MASK_INPUT_COLOR_FORMAT_ERROR_BITWIDTH 1
// mask_cr_bus_congestion_error bitfiled (RW) Reset=0
#define CAMIF_CDF0_INT_MASK_MASK_CR_BUS_CONGESTION_ERROR_MASK 0x10
#define CAMIF_CDF0_INT_MASK_MASK_CR_BUS_CONGESTION_ERROR_SHIFT 4 
#define CAMIF_CDF0_INT_MASK_MASK_CR_BUS_CONGESTION_ERROR_BIT 0x1
#define CAMIF_CDF0_INT_MASK_MASK_CR_BUS_CONGESTION_ERROR_BITWIDTH 1
// mask_cb_bus_congestion_error bitfiled (RW) Reset=0
#define CAMIF_CDF0_INT_MASK_MASK_CB_BUS_CONGESTION_ERROR_MASK 0x20
#define CAMIF_CDF0_INT_MASK_MASK_CB_BUS_CONGESTION_ERROR_SHIFT 5 
#define CAMIF_CDF0_INT_MASK_MASK_CB_BUS_CONGESTION_ERROR_BIT 0x1
#define CAMIF_CDF0_INT_MASK_MASK_CB_BUS_CONGESTION_ERROR_BITWIDTH 1
// mask_y_bus_congestion_error bitfiled (RW) Reset=0
#define CAMIF_CDF0_INT_MASK_MASK_Y_BUS_CONGESTION_ERROR_MASK 0x40
#define CAMIF_CDF0_INT_MASK_MASK_Y_BUS_CONGESTION_ERROR_SHIFT 6 
#define CAMIF_CDF0_INT_MASK_MASK_Y_BUS_CONGESTION_ERROR_BIT 0x1
#define CAMIF_CDF0_INT_MASK_MASK_Y_BUS_CONGESTION_ERROR_BITWIDTH 1
// mask_memory_output_error bitfiled (RW) Reset=0
#define CAMIF_CDF0_INT_MASK_MASK_MEMORY_OUTPUT_ERROR_MASK 0x80
#define CAMIF_CDF0_INT_MASK_MASK_MEMORY_OUTPUT_ERROR_SHIFT 7 
#define CAMIF_CDF0_INT_MASK_MASK_MEMORY_OUTPUT_ERROR_BIT 0x1
#define CAMIF_CDF0_INT_MASK_MASK_MEMORY_OUTPUT_ERROR_BITWIDTH 1
// mask_color_format_conversion_error bitfiled (RW) Reset=0
#define CAMIF_CDF0_INT_MASK_MASK_COLOR_FORMAT_CONVERSION_ERROR_MASK 0x100
#define CAMIF_CDF0_INT_MASK_MASK_COLOR_FORMAT_CONVERSION_ERROR_SHIFT 8 
#define CAMIF_CDF0_INT_MASK_MASK_COLOR_FORMAT_CONVERSION_ERROR_BIT 0x1
#define CAMIF_CDF0_INT_MASK_MASK_COLOR_FORMAT_CONVERSION_ERROR_BITWIDTH 1
// mask_frame_transfer_finished bitfiled (RW) Reset=0
#define CAMIF_CDF0_INT_MASK_MASK_FRAME_TRANSFER_FINISHED_MASK 0x200
#define CAMIF_CDF0_INT_MASK_MASK_FRAME_TRANSFER_FINISHED_SHIFT 9 
#define CAMIF_CDF0_INT_MASK_MASK_FRAME_TRANSFER_FINISHED_BIT 0x1
#define CAMIF_CDF0_INT_MASK_MASK_FRAME_TRANSFER_FINISHED_BITWIDTH 1
// mask_hsync_n bitfiled (RW) Reset=0
#define CAMIF_CDF0_INT_MASK_MASK_HSYNC_N_MASK    0x400
#define CAMIF_CDF0_INT_MASK_MASK_HSYNC_N_SHIFT   10 
#define CAMIF_CDF0_INT_MASK_MASK_HSYNC_N_BIT     0x1
#define CAMIF_CDF0_INT_MASK_MASK_HSYNC_N_BITWIDTH 1
// mask_vsync bitfiled (RW) Reset=0
#define CAMIF_CDF0_INT_MASK_MASK_VSYNC_MASK      0x800
#define CAMIF_CDF0_INT_MASK_MASK_VSYNC_SHIFT     11 
#define CAMIF_CDF0_INT_MASK_MASK_VSYNC_BIT       0x1
#define CAMIF_CDF0_INT_MASK_MASK_VSYNC_BITWIDTH  1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF0_INT_MASK_RESERVED_MASK        0xFFFFF000
#define CAMIF_CDF0_INT_MASK_RESERVED_SHIFT       12 
#define CAMIF_CDF0_INT_MASK_RESERVED_BIT         0xFFFFF
#define CAMIF_CDF0_INT_MASK_RESERVED_BITWIDTH    20
// CDF0_INT_HSYNCN_LINENUM Register
#define CAMIF_CDF0_INT_HSYNCN_LINENUM_OFS        0x00002024
// linenum bitfiled (RW) Reset=0
#define CAMIF_CDF0_INT_HSYNCN_LINENUM_LINENUM_MASK 0x3FFF
#define CAMIF_CDF0_INT_HSYNCN_LINENUM_LINENUM_SHIFT 0 
#define CAMIF_CDF0_INT_HSYNCN_LINENUM_LINENUM_BIT 0x3FFF
#define CAMIF_CDF0_INT_HSYNCN_LINENUM_LINENUM_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF0_INT_HSYNCN_LINENUM_RESERVED_MASK 0xFFFFC000
#define CAMIF_CDF0_INT_HSYNCN_LINENUM_RESERVED_SHIFT 14 
#define CAMIF_CDF0_INT_HSYNCN_LINENUM_RESERVED_BIT 0x3FFFF
#define CAMIF_CDF0_INT_HSYNCN_LINENUM_RESERVED_BITWIDTH 18
// CDF0_RECEIVED_COLOR_FORMAT Register
#define CAMIF_CDF0_RECEIVED_COLOR_FORMAT_OFS     0x00002028
// received_color_format bitfiled (RO) Reset=0
#define CAMIF_CDF0_RECEIVED_COLOR_FORMAT_RECEIVED_COLOR_FORMAT_MASK 0x3F
#define CAMIF_CDF0_RECEIVED_COLOR_FORMAT_RECEIVED_COLOR_FORMAT_SHIFT 0 
#define CAMIF_CDF0_RECEIVED_COLOR_FORMAT_RECEIVED_COLOR_FORMAT_BIT 0x3F
#define CAMIF_CDF0_RECEIVED_COLOR_FORMAT_RECEIVED_COLOR_FORMAT_BITWIDTH 6
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF0_RECEIVED_COLOR_FORMAT_RESERVED_MASK 0xFFFFFFC0
#define CAMIF_CDF0_RECEIVED_COLOR_FORMAT_RESERVED_SHIFT 6 
#define CAMIF_CDF0_RECEIVED_COLOR_FORMAT_RESERVED_BIT 0x3FFFFFF
#define CAMIF_CDF0_RECEIVED_COLOR_FORMAT_RESERVED_BITWIDTH 26
// CDF0_RECEIVED_IMAGE_SIZE Register
#define CAMIF_CDF0_RECEIVED_IMAGE_SIZE_OFS       0x0000202C
// received_image_width bitfiled (RO) Reset=0
#define CAMIF_CDF0_RECEIVED_IMAGE_SIZE_RECEIVED_IMAGE_WIDTH_MASK 0xFFFF
#define CAMIF_CDF0_RECEIVED_IMAGE_SIZE_RECEIVED_IMAGE_WIDTH_SHIFT 0 
#define CAMIF_CDF0_RECEIVED_IMAGE_SIZE_RECEIVED_IMAGE_WIDTH_BIT 0xFFFF
#define CAMIF_CDF0_RECEIVED_IMAGE_SIZE_RECEIVED_IMAGE_WIDTH_BITWIDTH 16
// received_image_height bitfiled (RO) Reset=0
#define CAMIF_CDF0_RECEIVED_IMAGE_SIZE_RECEIVED_IMAGE_HEIGHT_MASK 0x3FFF0000
#define CAMIF_CDF0_RECEIVED_IMAGE_SIZE_RECEIVED_IMAGE_HEIGHT_SHIFT 16 
#define CAMIF_CDF0_RECEIVED_IMAGE_SIZE_RECEIVED_IMAGE_HEIGHT_BIT 0x3FFF
#define CAMIF_CDF0_RECEIVED_IMAGE_SIZE_RECEIVED_IMAGE_HEIGHT_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF0_RECEIVED_IMAGE_SIZE_RESERVED_MASK 0xC0000000
#define CAMIF_CDF0_RECEIVED_IMAGE_SIZE_RESERVED_SHIFT 30 
#define CAMIF_CDF0_RECEIVED_IMAGE_SIZE_RESERVED_BIT 0x3
#define CAMIF_CDF0_RECEIVED_IMAGE_SIZE_RESERVED_BITWIDTH 2
// CDF0_SKIP_FRAME_DB Register
#define CAMIF_CDF0_SKIP_FRAME_DB_OFS             0x00002104
// skip_frame_db bitfiled (RO) Reset=0
#define CAMIF_CDF0_SKIP_FRAME_DB_SKIP_FRAME_DB_MASK 0x1
#define CAMIF_CDF0_SKIP_FRAME_DB_SKIP_FRAME_DB_SHIFT 0 
#define CAMIF_CDF0_SKIP_FRAME_DB_SKIP_FRAME_DB_BIT 0x1
#define CAMIF_CDF0_SKIP_FRAME_DB_SKIP_FRAME_DB_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF0_SKIP_FRAME_DB_RESERVED_MASK   0xFFFFFFFE
#define CAMIF_CDF0_SKIP_FRAME_DB_RESERVED_SHIFT  1 
#define CAMIF_CDF0_SKIP_FRAME_DB_RESERVED_BIT    0x7FFFFFFF
#define CAMIF_CDF0_SKIP_FRAME_DB_RESERVED_BITWIDTH 31
// CDF0_SELECT_INPUT_PORT_DB Register
#define CAMIF_CDF0_SELECT_INPUT_PORT_DB_OFS      0x00002108
// select_input_port_db bitfiled (RO) Reset=0
#define CAMIF_CDF0_SELECT_INPUT_PORT_DB_SELECT_INPUT_PORT_DB_MASK 0x1
#define CAMIF_CDF0_SELECT_INPUT_PORT_DB_SELECT_INPUT_PORT_DB_SHIFT 0 
#define CAMIF_CDF0_SELECT_INPUT_PORT_DB_SELECT_INPUT_PORT_DB_BIT 0x1
#define CAMIF_CDF0_SELECT_INPUT_PORT_DB_SELECT_INPUT_PORT_DB_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF0_SELECT_INPUT_PORT_DB_RESERVED_MASK 0xFFFFFFFE
#define CAMIF_CDF0_SELECT_INPUT_PORT_DB_RESERVED_SHIFT 1 
#define CAMIF_CDF0_SELECT_INPUT_PORT_DB_RESERVED_BIT 0x7FFFFFFF
#define CAMIF_CDF0_SELECT_INPUT_PORT_DB_RESERVED_BITWIDTH 31
// CDF0_CNTRL_INPUT_HEIGHT_DB Register
#define CAMIF_CDF0_CNTRL_INPUT_HEIGHT_DB_OFS     0x0000210C
// input_height_db bitfiled (RO) Reset=0
#define CAMIF_CDF0_CNTRL_INPUT_HEIGHT_DB_INPUT_HEIGHT_DB_MASK 0x3FFF
#define CAMIF_CDF0_CNTRL_INPUT_HEIGHT_DB_INPUT_HEIGHT_DB_SHIFT 0 
#define CAMIF_CDF0_CNTRL_INPUT_HEIGHT_DB_INPUT_HEIGHT_DB_BIT 0x3FFF
#define CAMIF_CDF0_CNTRL_INPUT_HEIGHT_DB_INPUT_HEIGHT_DB_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF0_CNTRL_INPUT_HEIGHT_DB_RESERVED_MASK 0xFFFFC000
#define CAMIF_CDF0_CNTRL_INPUT_HEIGHT_DB_RESERVED_SHIFT 14 
#define CAMIF_CDF0_CNTRL_INPUT_HEIGHT_DB_RESERVED_BIT 0x3FFFF
#define CAMIF_CDF0_CNTRL_INPUT_HEIGHT_DB_RESERVED_BITWIDTH 18
// CDF0_CNTRL_INPUT_WIDTH_DB Register
#define CAMIF_CDF0_CNTRL_INPUT_WIDTH_DB_OFS      0x00002110
// input_width_db bitfiled (RO) Reset=0
#define CAMIF_CDF0_CNTRL_INPUT_WIDTH_DB_INPUT_WIDTH_DB_MASK 0x3FFF
#define CAMIF_CDF0_CNTRL_INPUT_WIDTH_DB_INPUT_WIDTH_DB_SHIFT 0 
#define CAMIF_CDF0_CNTRL_INPUT_WIDTH_DB_INPUT_WIDTH_DB_BIT 0x3FFF
#define CAMIF_CDF0_CNTRL_INPUT_WIDTH_DB_INPUT_WIDTH_DB_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF0_CNTRL_INPUT_WIDTH_DB_RESERVED_MASK 0xFFFFC000
#define CAMIF_CDF0_CNTRL_INPUT_WIDTH_DB_RESERVED_SHIFT 14 
#define CAMIF_CDF0_CNTRL_INPUT_WIDTH_DB_RESERVED_BIT 0x3FFFF
#define CAMIF_CDF0_CNTRL_INPUT_WIDTH_DB_RESERVED_BITWIDTH 18
// CDF0_CNTRL_CONVERSION_DB Register
#define CAMIF_CDF0_CNTRL_CONVERSION_DB_OFS       0x00002114
// color_format_conversion_db bitfiled (RO) Reset=0
#define CAMIF_CDF0_CNTRL_CONVERSION_DB_COLOR_FORMAT_CONVERSION_DB_MASK 0x3
#define CAMIF_CDF0_CNTRL_CONVERSION_DB_COLOR_FORMAT_CONVERSION_DB_SHIFT 0 
#define CAMIF_CDF0_CNTRL_CONVERSION_DB_COLOR_FORMAT_CONVERSION_DB_BIT 0x3
#define CAMIF_CDF0_CNTRL_CONVERSION_DB_COLOR_FORMAT_CONVERSION_DB_BITWIDTH 2
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF0_CNTRL_CONVERSION_DB_RESERVED_MASK 0xFFFFFFFC
#define CAMIF_CDF0_CNTRL_CONVERSION_DB_RESERVED_SHIFT 2 
#define CAMIF_CDF0_CNTRL_CONVERSION_DB_RESERVED_BIT 0x3FFFFFFF
#define CAMIF_CDF0_CNTRL_CONVERSION_DB_RESERVED_BITWIDTH 30
// CDF0_CNTRL_MEMORY_OUTPUT_DB Register
#define CAMIF_CDF0_CNTRL_MEMORY_OUTPUT_DB_OFS    0x00002118
// memory_output_format_db bitfiled (RO) Reset=0
#define CAMIF_CDF0_CNTRL_MEMORY_OUTPUT_DB_MEMORY_OUTPUT_FORMAT_DB_MASK 0x3
#define CAMIF_CDF0_CNTRL_MEMORY_OUTPUT_DB_MEMORY_OUTPUT_FORMAT_DB_SHIFT 0 
#define CAMIF_CDF0_CNTRL_MEMORY_OUTPUT_DB_MEMORY_OUTPUT_FORMAT_DB_BIT 0x3
#define CAMIF_CDF0_CNTRL_MEMORY_OUTPUT_DB_MEMORY_OUTPUT_FORMAT_DB_BITWIDTH 2
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CDF0_CNTRL_MEMORY_OUTPUT_DB_RESERVED3_MASK 0xFC
#define CAMIF_CDF0_CNTRL_MEMORY_OUTPUT_DB_RESERVED3_SHIFT 2 
#define CAMIF_CDF0_CNTRL_MEMORY_OUTPUT_DB_RESERVED3_BIT 0x3F
#define CAMIF_CDF0_CNTRL_MEMORY_OUTPUT_DB_RESERVED3_BITWIDTH 6
// swap_yc_or_cbcr_db bitfiled (RO) Reset=0
#define CAMIF_CDF0_CNTRL_MEMORY_OUTPUT_DB_SWAP_YC_OR_CBCR_DB_MASK 0x100
#define CAMIF_CDF0_CNTRL_MEMORY_OUTPUT_DB_SWAP_YC_OR_CBCR_DB_SHIFT 8 
#define CAMIF_CDF0_CNTRL_MEMORY_OUTPUT_DB_SWAP_YC_OR_CBCR_DB_BIT 0x1
#define CAMIF_CDF0_CNTRL_MEMORY_OUTPUT_DB_SWAP_YC_OR_CBCR_DB_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CDF0_CNTRL_MEMORY_OUTPUT_DB_RESERVED2_MASK 0xFE00
#define CAMIF_CDF0_CNTRL_MEMORY_OUTPUT_DB_RESERVED2_SHIFT 9 
#define CAMIF_CDF0_CNTRL_MEMORY_OUTPUT_DB_RESERVED2_BIT 0x7F
#define CAMIF_CDF0_CNTRL_MEMORY_OUTPUT_DB_RESERVED2_BITWIDTH 7
// endian_db bitfiled (RO) Reset=0
#define CAMIF_CDF0_CNTRL_MEMORY_OUTPUT_DB_ENDIAN_DB_MASK 0x10000
#define CAMIF_CDF0_CNTRL_MEMORY_OUTPUT_DB_ENDIAN_DB_SHIFT 16 
#define CAMIF_CDF0_CNTRL_MEMORY_OUTPUT_DB_ENDIAN_DB_BIT 0x1
#define CAMIF_CDF0_CNTRL_MEMORY_OUTPUT_DB_ENDIAN_DB_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF0_CNTRL_MEMORY_OUTPUT_DB_RESERVED_MASK 0xFFFE0000
#define CAMIF_CDF0_CNTRL_MEMORY_OUTPUT_DB_RESERVED_SHIFT 17 
#define CAMIF_CDF0_CNTRL_MEMORY_OUTPUT_DB_RESERVED_BIT 0x7FFF
#define CAMIF_CDF0_CNTRL_MEMORY_OUTPUT_DB_RESERVED_BITWIDTH 15
// CDF0_INT_HSYNCN_LINENUM_DB Register
#define CAMIF_CDF0_INT_HSYNCN_LINENUM_DB_OFS     0x00002124
// linenum_db bitfiled (RO) Reset=0
#define CAMIF_CDF0_INT_HSYNCN_LINENUM_DB_LINENUM_DB_MASK 0x3FFF
#define CAMIF_CDF0_INT_HSYNCN_LINENUM_DB_LINENUM_DB_SHIFT 0 
#define CAMIF_CDF0_INT_HSYNCN_LINENUM_DB_LINENUM_DB_BIT 0x3FFF
#define CAMIF_CDF0_INT_HSYNCN_LINENUM_DB_LINENUM_DB_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF0_INT_HSYNCN_LINENUM_DB_RESERVED_MASK 0xFFFFC000
#define CAMIF_CDF0_INT_HSYNCN_LINENUM_DB_RESERVED_SHIFT 14 
#define CAMIF_CDF0_INT_HSYNCN_LINENUM_DB_RESERVED_BIT 0x3FFFF
#define CAMIF_CDF0_INT_HSYNCN_LINENUM_DB_RESERVED_BITWIDTH 18
// CDF1_ENABLE Register
#define CAMIF_CDF1_ENABLE_OFS                    0x00002400
// enable bitfiled (RW) Reset=0
#define CAMIF_CDF1_ENABLE_ENABLE_MASK            0x1
#define CAMIF_CDF1_ENABLE_ENABLE_SHIFT           0 
#define CAMIF_CDF1_ENABLE_ENABLE_BIT             0x1
#define CAMIF_CDF1_ENABLE_ENABLE_BITWIDTH        1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF1_ENABLE_RESERVED_MASK          0xFFFFFFFE
#define CAMIF_CDF1_ENABLE_RESERVED_SHIFT         1 
#define CAMIF_CDF1_ENABLE_RESERVED_BIT           0x7FFFFFFF
#define CAMIF_CDF1_ENABLE_RESERVED_BITWIDTH      31
// CDF1_SKIP_FRAME Register
#define CAMIF_CDF1_SKIP_FRAME_OFS                0x00002404
// skip_frame bitfiled (RW) Reset=0
#define CAMIF_CDF1_SKIP_FRAME_SKIP_FRAME_MASK    0x1
#define CAMIF_CDF1_SKIP_FRAME_SKIP_FRAME_SHIFT   0 
#define CAMIF_CDF1_SKIP_FRAME_SKIP_FRAME_BIT     0x1
#define CAMIF_CDF1_SKIP_FRAME_SKIP_FRAME_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF1_SKIP_FRAME_RESERVED_MASK      0xFFFFFFFE
#define CAMIF_CDF1_SKIP_FRAME_RESERVED_SHIFT     1 
#define CAMIF_CDF1_SKIP_FRAME_RESERVED_BIT       0x7FFFFFFF
#define CAMIF_CDF1_SKIP_FRAME_RESERVED_BITWIDTH  31
// CDF1_SELECT_INPUT_PORT Register
#define CAMIF_CDF1_SELECT_INPUT_PORT_OFS         0x00002408
// select_input_port bitfiled (RW) Reset=0
#define CAMIF_CDF1_SELECT_INPUT_PORT_SELECT_INPUT_PORT_MASK 0x1
#define CAMIF_CDF1_SELECT_INPUT_PORT_SELECT_INPUT_PORT_SHIFT 0 
#define CAMIF_CDF1_SELECT_INPUT_PORT_SELECT_INPUT_PORT_BIT 0x1
#define CAMIF_CDF1_SELECT_INPUT_PORT_SELECT_INPUT_PORT_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF1_SELECT_INPUT_PORT_RESERVED_MASK 0xFFFFFFFE
#define CAMIF_CDF1_SELECT_INPUT_PORT_RESERVED_SHIFT 1 
#define CAMIF_CDF1_SELECT_INPUT_PORT_RESERVED_BIT 0x7FFFFFFF
#define CAMIF_CDF1_SELECT_INPUT_PORT_RESERVED_BITWIDTH 31
// CDF1_CNTRL_INPUT_HEIGHT Register
#define CAMIF_CDF1_CNTRL_INPUT_HEIGHT_OFS        0x0000240C
// input_height bitfiled (RW) Reset=0
#define CAMIF_CDF1_CNTRL_INPUT_HEIGHT_INPUT_HEIGHT_MASK 0x3FFF
#define CAMIF_CDF1_CNTRL_INPUT_HEIGHT_INPUT_HEIGHT_SHIFT 0 
#define CAMIF_CDF1_CNTRL_INPUT_HEIGHT_INPUT_HEIGHT_BIT 0x3FFF
#define CAMIF_CDF1_CNTRL_INPUT_HEIGHT_INPUT_HEIGHT_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF1_CNTRL_INPUT_HEIGHT_RESERVED_MASK 0xFFFFC000
#define CAMIF_CDF1_CNTRL_INPUT_HEIGHT_RESERVED_SHIFT 14 
#define CAMIF_CDF1_CNTRL_INPUT_HEIGHT_RESERVED_BIT 0x3FFFF
#define CAMIF_CDF1_CNTRL_INPUT_HEIGHT_RESERVED_BITWIDTH 18
// CDF1_CNTRL_INPUT_WIDTH Register
#define CAMIF_CDF1_CNTRL_INPUT_WIDTH_OFS         0x00002410
// input_width bitfiled (RW) Reset=0
#define CAMIF_CDF1_CNTRL_INPUT_WIDTH_INPUT_WIDTH_MASK 0x3FFF
#define CAMIF_CDF1_CNTRL_INPUT_WIDTH_INPUT_WIDTH_SHIFT 0 
#define CAMIF_CDF1_CNTRL_INPUT_WIDTH_INPUT_WIDTH_BIT 0x3FFF
#define CAMIF_CDF1_CNTRL_INPUT_WIDTH_INPUT_WIDTH_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF1_CNTRL_INPUT_WIDTH_RESERVED_MASK 0xFFFFC000
#define CAMIF_CDF1_CNTRL_INPUT_WIDTH_RESERVED_SHIFT 14 
#define CAMIF_CDF1_CNTRL_INPUT_WIDTH_RESERVED_BIT 0x3FFFF
#define CAMIF_CDF1_CNTRL_INPUT_WIDTH_RESERVED_BITWIDTH 18
// CDF1_CNTRL_CONVERSION Register
#define CAMIF_CDF1_CNTRL_CONVERSION_OFS          0x00002414
// color_format_conversion bitfiled (RW) Reset=0
#define CAMIF_CDF1_CNTRL_CONVERSION_COLOR_FORMAT_CONVERSION_MASK 0x3
#define CAMIF_CDF1_CNTRL_CONVERSION_COLOR_FORMAT_CONVERSION_SHIFT 0 
#define CAMIF_CDF1_CNTRL_CONVERSION_COLOR_FORMAT_CONVERSION_BIT 0x3
#define CAMIF_CDF1_CNTRL_CONVERSION_COLOR_FORMAT_CONVERSION_BITWIDTH 2
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF1_CNTRL_CONVERSION_RESERVED_MASK 0xFFFFFFFC
#define CAMIF_CDF1_CNTRL_CONVERSION_RESERVED_SHIFT 2 
#define CAMIF_CDF1_CNTRL_CONVERSION_RESERVED_BIT 0x3FFFFFFF
#define CAMIF_CDF1_CNTRL_CONVERSION_RESERVED_BITWIDTH 30
// CDF1_CNTRL_MEMORY_OUTPUT Register
#define CAMIF_CDF1_CNTRL_MEMORY_OUTPUT_OFS       0x00002418
// memory_output_format bitfiled (RW) Reset=0
#define CAMIF_CDF1_CNTRL_MEMORY_OUTPUT_MEMORY_OUTPUT_FORMAT_MASK 0x3
#define CAMIF_CDF1_CNTRL_MEMORY_OUTPUT_MEMORY_OUTPUT_FORMAT_SHIFT 0 
#define CAMIF_CDF1_CNTRL_MEMORY_OUTPUT_MEMORY_OUTPUT_FORMAT_BIT 0x3
#define CAMIF_CDF1_CNTRL_MEMORY_OUTPUT_MEMORY_OUTPUT_FORMAT_BITWIDTH 2
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CDF1_CNTRL_MEMORY_OUTPUT_RESERVED3_MASK 0xFC
#define CAMIF_CDF1_CNTRL_MEMORY_OUTPUT_RESERVED3_SHIFT 2 
#define CAMIF_CDF1_CNTRL_MEMORY_OUTPUT_RESERVED3_BIT 0x3F
#define CAMIF_CDF1_CNTRL_MEMORY_OUTPUT_RESERVED3_BITWIDTH 6
// swap_yc_or_cbcr bitfiled (RW) Reset=0
#define CAMIF_CDF1_CNTRL_MEMORY_OUTPUT_SWAP_YC_OR_CBCR_MASK 0x100
#define CAMIF_CDF1_CNTRL_MEMORY_OUTPUT_SWAP_YC_OR_CBCR_SHIFT 8 
#define CAMIF_CDF1_CNTRL_MEMORY_OUTPUT_SWAP_YC_OR_CBCR_BIT 0x1
#define CAMIF_CDF1_CNTRL_MEMORY_OUTPUT_SWAP_YC_OR_CBCR_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CDF1_CNTRL_MEMORY_OUTPUT_RESERVED2_MASK 0xFE00
#define CAMIF_CDF1_CNTRL_MEMORY_OUTPUT_RESERVED2_SHIFT 9 
#define CAMIF_CDF1_CNTRL_MEMORY_OUTPUT_RESERVED2_BIT 0x7F
#define CAMIF_CDF1_CNTRL_MEMORY_OUTPUT_RESERVED2_BITWIDTH 7
// endian bitfiled (RW) Reset=0
#define CAMIF_CDF1_CNTRL_MEMORY_OUTPUT_ENDIAN_MASK 0x10000
#define CAMIF_CDF1_CNTRL_MEMORY_OUTPUT_ENDIAN_SHIFT 16 
#define CAMIF_CDF1_CNTRL_MEMORY_OUTPUT_ENDIAN_BIT 0x1
#define CAMIF_CDF1_CNTRL_MEMORY_OUTPUT_ENDIAN_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF1_CNTRL_MEMORY_OUTPUT_RESERVED_MASK 0xFFFE0000
#define CAMIF_CDF1_CNTRL_MEMORY_OUTPUT_RESERVED_SHIFT 17 
#define CAMIF_CDF1_CNTRL_MEMORY_OUTPUT_RESERVED_BIT 0x7FFF
#define CAMIF_CDF1_CNTRL_MEMORY_OUTPUT_RESERVED_BITWIDTH 15
// CDF1_INT_STAT Register
#define CAMIF_CDF1_INT_STAT_OFS                  0x0000241C
// no_frame_end_error bitfiled (RW) Reset=0
#define CAMIF_CDF1_INT_STAT_NO_FRAME_END_ERROR_MASK 0x1
#define CAMIF_CDF1_INT_STAT_NO_FRAME_END_ERROR_SHIFT 0 
#define CAMIF_CDF1_INT_STAT_NO_FRAME_END_ERROR_BIT 0x1
#define CAMIF_CDF1_INT_STAT_NO_FRAME_END_ERROR_BITWIDTH 1
// input_width_error bitfiled (RW) Reset=0
#define CAMIF_CDF1_INT_STAT_INPUT_WIDTH_ERROR_MASK 0x2
#define CAMIF_CDF1_INT_STAT_INPUT_WIDTH_ERROR_SHIFT 1 
#define CAMIF_CDF1_INT_STAT_INPUT_WIDTH_ERROR_BIT 0x1
#define CAMIF_CDF1_INT_STAT_INPUT_WIDTH_ERROR_BITWIDTH 1
// input_height_error bitfiled (RW) Reset=0
#define CAMIF_CDF1_INT_STAT_INPUT_HEIGHT_ERROR_MASK 0x4
#define CAMIF_CDF1_INT_STAT_INPUT_HEIGHT_ERROR_SHIFT 2 
#define CAMIF_CDF1_INT_STAT_INPUT_HEIGHT_ERROR_BIT 0x1
#define CAMIF_CDF1_INT_STAT_INPUT_HEIGHT_ERROR_BITWIDTH 1
// input_color_format_error bitfiled (RW) Reset=0
#define CAMIF_CDF1_INT_STAT_INPUT_COLOR_FORMAT_ERROR_MASK 0x8
#define CAMIF_CDF1_INT_STAT_INPUT_COLOR_FORMAT_ERROR_SHIFT 3 
#define CAMIF_CDF1_INT_STAT_INPUT_COLOR_FORMAT_ERROR_BIT 0x1
#define CAMIF_CDF1_INT_STAT_INPUT_COLOR_FORMAT_ERROR_BITWIDTH 1
// cr_bus_congestion_error bitfiled (RW) Reset=0
#define CAMIF_CDF1_INT_STAT_CR_BUS_CONGESTION_ERROR_MASK 0x10
#define CAMIF_CDF1_INT_STAT_CR_BUS_CONGESTION_ERROR_SHIFT 4 
#define CAMIF_CDF1_INT_STAT_CR_BUS_CONGESTION_ERROR_BIT 0x1
#define CAMIF_CDF1_INT_STAT_CR_BUS_CONGESTION_ERROR_BITWIDTH 1
// cb_bus_congestion_error bitfiled (RW) Reset=0
#define CAMIF_CDF1_INT_STAT_CB_BUS_CONGESTION_ERROR_MASK 0x20
#define CAMIF_CDF1_INT_STAT_CB_BUS_CONGESTION_ERROR_SHIFT 5 
#define CAMIF_CDF1_INT_STAT_CB_BUS_CONGESTION_ERROR_BIT 0x1
#define CAMIF_CDF1_INT_STAT_CB_BUS_CONGESTION_ERROR_BITWIDTH 1
// y_bus_congestion_error bitfiled (RW) Reset=0
#define CAMIF_CDF1_INT_STAT_Y_BUS_CONGESTION_ERROR_MASK 0x40
#define CAMIF_CDF1_INT_STAT_Y_BUS_CONGESTION_ERROR_SHIFT 6 
#define CAMIF_CDF1_INT_STAT_Y_BUS_CONGESTION_ERROR_BIT 0x1
#define CAMIF_CDF1_INT_STAT_Y_BUS_CONGESTION_ERROR_BITWIDTH 1
// memory_output_error bitfiled (RW) Reset=0
#define CAMIF_CDF1_INT_STAT_MEMORY_OUTPUT_ERROR_MASK 0x80
#define CAMIF_CDF1_INT_STAT_MEMORY_OUTPUT_ERROR_SHIFT 7 
#define CAMIF_CDF1_INT_STAT_MEMORY_OUTPUT_ERROR_BIT 0x1
#define CAMIF_CDF1_INT_STAT_MEMORY_OUTPUT_ERROR_BITWIDTH 1
// color_format_conversion_error bitfiled (RW) Reset=0
#define CAMIF_CDF1_INT_STAT_COLOR_FORMAT_CONVERSION_ERROR_MASK 0x100
#define CAMIF_CDF1_INT_STAT_COLOR_FORMAT_CONVERSION_ERROR_SHIFT 8 
#define CAMIF_CDF1_INT_STAT_COLOR_FORMAT_CONVERSION_ERROR_BIT 0x1
#define CAMIF_CDF1_INT_STAT_COLOR_FORMAT_CONVERSION_ERROR_BITWIDTH 1
// frame_transfer_finished bitfiled (RW) Reset=0
#define CAMIF_CDF1_INT_STAT_FRAME_TRANSFER_FINISHED_MASK 0x200
#define CAMIF_CDF1_INT_STAT_FRAME_TRANSFER_FINISHED_SHIFT 9 
#define CAMIF_CDF1_INT_STAT_FRAME_TRANSFER_FINISHED_BIT 0x1
#define CAMIF_CDF1_INT_STAT_FRAME_TRANSFER_FINISHED_BITWIDTH 1
// hsync_n bitfiled (RW) Reset=0
#define CAMIF_CDF1_INT_STAT_HSYNC_N_MASK         0x400
#define CAMIF_CDF1_INT_STAT_HSYNC_N_SHIFT        10 
#define CAMIF_CDF1_INT_STAT_HSYNC_N_BIT          0x1
#define CAMIF_CDF1_INT_STAT_HSYNC_N_BITWIDTH     1
// vsync bitfiled (RW) Reset=0
#define CAMIF_CDF1_INT_STAT_VSYNC_MASK           0x800
#define CAMIF_CDF1_INT_STAT_VSYNC_SHIFT          11 
#define CAMIF_CDF1_INT_STAT_VSYNC_BIT            0x1
#define CAMIF_CDF1_INT_STAT_VSYNC_BITWIDTH       1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF1_INT_STAT_RESERVED_MASK        0xFFFFF000
#define CAMIF_CDF1_INT_STAT_RESERVED_SHIFT       12 
#define CAMIF_CDF1_INT_STAT_RESERVED_BIT         0xFFFFF
#define CAMIF_CDF1_INT_STAT_RESERVED_BITWIDTH    20
// CDF1_INT_MASK Register
#define CAMIF_CDF1_INT_MASK_OFS                  0x00002420
// mask_no_frame_end_error bitfiled (RW) Reset=0
#define CAMIF_CDF1_INT_MASK_MASK_NO_FRAME_END_ERROR_MASK 0x1
#define CAMIF_CDF1_INT_MASK_MASK_NO_FRAME_END_ERROR_SHIFT 0 
#define CAMIF_CDF1_INT_MASK_MASK_NO_FRAME_END_ERROR_BIT 0x1
#define CAMIF_CDF1_INT_MASK_MASK_NO_FRAME_END_ERROR_BITWIDTH 1
// mask_input_width_error bitfiled (RW) Reset=0
#define CAMIF_CDF1_INT_MASK_MASK_INPUT_WIDTH_ERROR_MASK 0x2
#define CAMIF_CDF1_INT_MASK_MASK_INPUT_WIDTH_ERROR_SHIFT 1 
#define CAMIF_CDF1_INT_MASK_MASK_INPUT_WIDTH_ERROR_BIT 0x1
#define CAMIF_CDF1_INT_MASK_MASK_INPUT_WIDTH_ERROR_BITWIDTH 1
// mask_input_height_error bitfiled (RW) Reset=0
#define CAMIF_CDF1_INT_MASK_MASK_INPUT_HEIGHT_ERROR_MASK 0x4
#define CAMIF_CDF1_INT_MASK_MASK_INPUT_HEIGHT_ERROR_SHIFT 2 
#define CAMIF_CDF1_INT_MASK_MASK_INPUT_HEIGHT_ERROR_BIT 0x1
#define CAMIF_CDF1_INT_MASK_MASK_INPUT_HEIGHT_ERROR_BITWIDTH 1
// mask_input_color_format_error bitfiled (RW) Reset=0
#define CAMIF_CDF1_INT_MASK_MASK_INPUT_COLOR_FORMAT_ERROR_MASK 0x8
#define CAMIF_CDF1_INT_MASK_MASK_INPUT_COLOR_FORMAT_ERROR_SHIFT 3 
#define CAMIF_CDF1_INT_MASK_MASK_INPUT_COLOR_FORMAT_ERROR_BIT 0x1
#define CAMIF_CDF1_INT_MASK_MASK_INPUT_COLOR_FORMAT_ERROR_BITWIDTH 1
// mask_cr_bus_congestion_error bitfiled (RW) Reset=0
#define CAMIF_CDF1_INT_MASK_MASK_CR_BUS_CONGESTION_ERROR_MASK 0x10
#define CAMIF_CDF1_INT_MASK_MASK_CR_BUS_CONGESTION_ERROR_SHIFT 4 
#define CAMIF_CDF1_INT_MASK_MASK_CR_BUS_CONGESTION_ERROR_BIT 0x1
#define CAMIF_CDF1_INT_MASK_MASK_CR_BUS_CONGESTION_ERROR_BITWIDTH 1
// mask_cb_bus_congestion_error bitfiled (RW) Reset=0
#define CAMIF_CDF1_INT_MASK_MASK_CB_BUS_CONGESTION_ERROR_MASK 0x20
#define CAMIF_CDF1_INT_MASK_MASK_CB_BUS_CONGESTION_ERROR_SHIFT 5 
#define CAMIF_CDF1_INT_MASK_MASK_CB_BUS_CONGESTION_ERROR_BIT 0x1
#define CAMIF_CDF1_INT_MASK_MASK_CB_BUS_CONGESTION_ERROR_BITWIDTH 1
// mask_y_bus_congestion_error bitfiled (RW) Reset=0
#define CAMIF_CDF1_INT_MASK_MASK_Y_BUS_CONGESTION_ERROR_MASK 0x40
#define CAMIF_CDF1_INT_MASK_MASK_Y_BUS_CONGESTION_ERROR_SHIFT 6 
#define CAMIF_CDF1_INT_MASK_MASK_Y_BUS_CONGESTION_ERROR_BIT 0x1
#define CAMIF_CDF1_INT_MASK_MASK_Y_BUS_CONGESTION_ERROR_BITWIDTH 1
// mask_memory_output_error bitfiled (RW) Reset=0
#define CAMIF_CDF1_INT_MASK_MASK_MEMORY_OUTPUT_ERROR_MASK 0x80
#define CAMIF_CDF1_INT_MASK_MASK_MEMORY_OUTPUT_ERROR_SHIFT 7 
#define CAMIF_CDF1_INT_MASK_MASK_MEMORY_OUTPUT_ERROR_BIT 0x1
#define CAMIF_CDF1_INT_MASK_MASK_MEMORY_OUTPUT_ERROR_BITWIDTH 1
// mask_color_format_conversion_error bitfiled (RW) Reset=0
#define CAMIF_CDF1_INT_MASK_MASK_COLOR_FORMAT_CONVERSION_ERROR_MASK 0x100
#define CAMIF_CDF1_INT_MASK_MASK_COLOR_FORMAT_CONVERSION_ERROR_SHIFT 8 
#define CAMIF_CDF1_INT_MASK_MASK_COLOR_FORMAT_CONVERSION_ERROR_BIT 0x1
#define CAMIF_CDF1_INT_MASK_MASK_COLOR_FORMAT_CONVERSION_ERROR_BITWIDTH 1
// mask_frame_transfer_finished bitfiled (RW) Reset=0
#define CAMIF_CDF1_INT_MASK_MASK_FRAME_TRANSFER_FINISHED_MASK 0x200
#define CAMIF_CDF1_INT_MASK_MASK_FRAME_TRANSFER_FINISHED_SHIFT 9 
#define CAMIF_CDF1_INT_MASK_MASK_FRAME_TRANSFER_FINISHED_BIT 0x1
#define CAMIF_CDF1_INT_MASK_MASK_FRAME_TRANSFER_FINISHED_BITWIDTH 1
// mask_hsync_n bitfiled (RW) Reset=0
#define CAMIF_CDF1_INT_MASK_MASK_HSYNC_N_MASK    0x400
#define CAMIF_CDF1_INT_MASK_MASK_HSYNC_N_SHIFT   10 
#define CAMIF_CDF1_INT_MASK_MASK_HSYNC_N_BIT     0x1
#define CAMIF_CDF1_INT_MASK_MASK_HSYNC_N_BITWIDTH 1
// mask_vsync bitfiled (RW) Reset=0
#define CAMIF_CDF1_INT_MASK_MASK_VSYNC_MASK      0x800
#define CAMIF_CDF1_INT_MASK_MASK_VSYNC_SHIFT     11 
#define CAMIF_CDF1_INT_MASK_MASK_VSYNC_BIT       0x1
#define CAMIF_CDF1_INT_MASK_MASK_VSYNC_BITWIDTH  1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF1_INT_MASK_RESERVED_MASK        0xFFFFF000
#define CAMIF_CDF1_INT_MASK_RESERVED_SHIFT       12 
#define CAMIF_CDF1_INT_MASK_RESERVED_BIT         0xFFFFF
#define CAMIF_CDF1_INT_MASK_RESERVED_BITWIDTH    20
// CDF1_INT_HSYNCN_LINENUM Register
#define CAMIF_CDF1_INT_HSYNCN_LINENUM_OFS        0x00002424
// linenum bitfiled (RW) Reset=0
#define CAMIF_CDF1_INT_HSYNCN_LINENUM_LINENUM_MASK 0x3FFF
#define CAMIF_CDF1_INT_HSYNCN_LINENUM_LINENUM_SHIFT 0 
#define CAMIF_CDF1_INT_HSYNCN_LINENUM_LINENUM_BIT 0x3FFF
#define CAMIF_CDF1_INT_HSYNCN_LINENUM_LINENUM_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF1_INT_HSYNCN_LINENUM_RESERVED_MASK 0xFFFFC000
#define CAMIF_CDF1_INT_HSYNCN_LINENUM_RESERVED_SHIFT 14 
#define CAMIF_CDF1_INT_HSYNCN_LINENUM_RESERVED_BIT 0x3FFFF
#define CAMIF_CDF1_INT_HSYNCN_LINENUM_RESERVED_BITWIDTH 18
// CDF1_RECEIVED_COLOR_FORMAT Register
#define CAMIF_CDF1_RECEIVED_COLOR_FORMAT_OFS     0x00002428
// received_color_format bitfiled (RO) Reset=0
#define CAMIF_CDF1_RECEIVED_COLOR_FORMAT_RECEIVED_COLOR_FORMAT_MASK 0x3F
#define CAMIF_CDF1_RECEIVED_COLOR_FORMAT_RECEIVED_COLOR_FORMAT_SHIFT 0 
#define CAMIF_CDF1_RECEIVED_COLOR_FORMAT_RECEIVED_COLOR_FORMAT_BIT 0x3F
#define CAMIF_CDF1_RECEIVED_COLOR_FORMAT_RECEIVED_COLOR_FORMAT_BITWIDTH 6
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF1_RECEIVED_COLOR_FORMAT_RESERVED_MASK 0xFFFFFFC0
#define CAMIF_CDF1_RECEIVED_COLOR_FORMAT_RESERVED_SHIFT 6 
#define CAMIF_CDF1_RECEIVED_COLOR_FORMAT_RESERVED_BIT 0x3FFFFFF
#define CAMIF_CDF1_RECEIVED_COLOR_FORMAT_RESERVED_BITWIDTH 26
// CDF1_RECEIVED_IMAGE_SIZE Register
#define CAMIF_CDF1_RECEIVED_IMAGE_SIZE_OFS       0x0000242C
// received_image_width bitfiled (RO) Reset=0
#define CAMIF_CDF1_RECEIVED_IMAGE_SIZE_RECEIVED_IMAGE_WIDTH_MASK 0xFFFF
#define CAMIF_CDF1_RECEIVED_IMAGE_SIZE_RECEIVED_IMAGE_WIDTH_SHIFT 0 
#define CAMIF_CDF1_RECEIVED_IMAGE_SIZE_RECEIVED_IMAGE_WIDTH_BIT 0xFFFF
#define CAMIF_CDF1_RECEIVED_IMAGE_SIZE_RECEIVED_IMAGE_WIDTH_BITWIDTH 16
// received_image_height bitfiled (RO) Reset=0
#define CAMIF_CDF1_RECEIVED_IMAGE_SIZE_RECEIVED_IMAGE_HEIGHT_MASK 0x3FFF0000
#define CAMIF_CDF1_RECEIVED_IMAGE_SIZE_RECEIVED_IMAGE_HEIGHT_SHIFT 16 
#define CAMIF_CDF1_RECEIVED_IMAGE_SIZE_RECEIVED_IMAGE_HEIGHT_BIT 0x3FFF
#define CAMIF_CDF1_RECEIVED_IMAGE_SIZE_RECEIVED_IMAGE_HEIGHT_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF1_RECEIVED_IMAGE_SIZE_RESERVED_MASK 0xC0000000
#define CAMIF_CDF1_RECEIVED_IMAGE_SIZE_RESERVED_SHIFT 30 
#define CAMIF_CDF1_RECEIVED_IMAGE_SIZE_RESERVED_BIT 0x3
#define CAMIF_CDF1_RECEIVED_IMAGE_SIZE_RESERVED_BITWIDTH 2
// CDF1_SKIP_FRAME_DB Register
#define CAMIF_CDF1_SKIP_FRAME_DB_OFS             0x00002504
// skip_frame_db bitfiled (RO) Reset=0
#define CAMIF_CDF1_SKIP_FRAME_DB_SKIP_FRAME_DB_MASK 0x1
#define CAMIF_CDF1_SKIP_FRAME_DB_SKIP_FRAME_DB_SHIFT 0 
#define CAMIF_CDF1_SKIP_FRAME_DB_SKIP_FRAME_DB_BIT 0x1
#define CAMIF_CDF1_SKIP_FRAME_DB_SKIP_FRAME_DB_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF1_SKIP_FRAME_DB_RESERVED_MASK   0xFFFFFFFE
#define CAMIF_CDF1_SKIP_FRAME_DB_RESERVED_SHIFT  1 
#define CAMIF_CDF1_SKIP_FRAME_DB_RESERVED_BIT    0x7FFFFFFF
#define CAMIF_CDF1_SKIP_FRAME_DB_RESERVED_BITWIDTH 31
// CDF1_SELECT_INPUT_PORT_DB Register
#define CAMIF_CDF1_SELECT_INPUT_PORT_DB_OFS      0x00002508
// select_input_port_db bitfiled (RO) Reset=0
#define CAMIF_CDF1_SELECT_INPUT_PORT_DB_SELECT_INPUT_PORT_DB_MASK 0x1
#define CAMIF_CDF1_SELECT_INPUT_PORT_DB_SELECT_INPUT_PORT_DB_SHIFT 0 
#define CAMIF_CDF1_SELECT_INPUT_PORT_DB_SELECT_INPUT_PORT_DB_BIT 0x1
#define CAMIF_CDF1_SELECT_INPUT_PORT_DB_SELECT_INPUT_PORT_DB_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF1_SELECT_INPUT_PORT_DB_RESERVED_MASK 0xFFFFFFFE
#define CAMIF_CDF1_SELECT_INPUT_PORT_DB_RESERVED_SHIFT 1 
#define CAMIF_CDF1_SELECT_INPUT_PORT_DB_RESERVED_BIT 0x7FFFFFFF
#define CAMIF_CDF1_SELECT_INPUT_PORT_DB_RESERVED_BITWIDTH 31
// CDF1_CNTRL_INPUT_HEIGHT_DB Register
#define CAMIF_CDF1_CNTRL_INPUT_HEIGHT_DB_OFS     0x0000250C
// input_height_db bitfiled (RO) Reset=0
#define CAMIF_CDF1_CNTRL_INPUT_HEIGHT_DB_INPUT_HEIGHT_DB_MASK 0x3FFF
#define CAMIF_CDF1_CNTRL_INPUT_HEIGHT_DB_INPUT_HEIGHT_DB_SHIFT 0 
#define CAMIF_CDF1_CNTRL_INPUT_HEIGHT_DB_INPUT_HEIGHT_DB_BIT 0x3FFF
#define CAMIF_CDF1_CNTRL_INPUT_HEIGHT_DB_INPUT_HEIGHT_DB_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF1_CNTRL_INPUT_HEIGHT_DB_RESERVED_MASK 0xFFFFC000
#define CAMIF_CDF1_CNTRL_INPUT_HEIGHT_DB_RESERVED_SHIFT 14 
#define CAMIF_CDF1_CNTRL_INPUT_HEIGHT_DB_RESERVED_BIT 0x3FFFF
#define CAMIF_CDF1_CNTRL_INPUT_HEIGHT_DB_RESERVED_BITWIDTH 18
// CDF1_CNTRL_INPUT_WIDTH_DB Register
#define CAMIF_CDF1_CNTRL_INPUT_WIDTH_DB_OFS      0x00002510
// input_width_db bitfiled (RO) Reset=0
#define CAMIF_CDF1_CNTRL_INPUT_WIDTH_DB_INPUT_WIDTH_DB_MASK 0x3FFF
#define CAMIF_CDF1_CNTRL_INPUT_WIDTH_DB_INPUT_WIDTH_DB_SHIFT 0 
#define CAMIF_CDF1_CNTRL_INPUT_WIDTH_DB_INPUT_WIDTH_DB_BIT 0x3FFF
#define CAMIF_CDF1_CNTRL_INPUT_WIDTH_DB_INPUT_WIDTH_DB_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF1_CNTRL_INPUT_WIDTH_DB_RESERVED_MASK 0xFFFFC000
#define CAMIF_CDF1_CNTRL_INPUT_WIDTH_DB_RESERVED_SHIFT 14 
#define CAMIF_CDF1_CNTRL_INPUT_WIDTH_DB_RESERVED_BIT 0x3FFFF
#define CAMIF_CDF1_CNTRL_INPUT_WIDTH_DB_RESERVED_BITWIDTH 18
// CDF1_CNTRL_CONVERSION_DB Register
#define CAMIF_CDF1_CNTRL_CONVERSION_DB_OFS       0x00002514
// color_format_conversion_db bitfiled (RO) Reset=0
#define CAMIF_CDF1_CNTRL_CONVERSION_DB_COLOR_FORMAT_CONVERSION_DB_MASK 0x3
#define CAMIF_CDF1_CNTRL_CONVERSION_DB_COLOR_FORMAT_CONVERSION_DB_SHIFT 0 
#define CAMIF_CDF1_CNTRL_CONVERSION_DB_COLOR_FORMAT_CONVERSION_DB_BIT 0x3
#define CAMIF_CDF1_CNTRL_CONVERSION_DB_COLOR_FORMAT_CONVERSION_DB_BITWIDTH 2
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF1_CNTRL_CONVERSION_DB_RESERVED_MASK 0xFFFFFFFC
#define CAMIF_CDF1_CNTRL_CONVERSION_DB_RESERVED_SHIFT 2 
#define CAMIF_CDF1_CNTRL_CONVERSION_DB_RESERVED_BIT 0x3FFFFFFF
#define CAMIF_CDF1_CNTRL_CONVERSION_DB_RESERVED_BITWIDTH 30
// CDF1_CNTRL_MEMORY_OUTPUT_DB Register
#define CAMIF_CDF1_CNTRL_MEMORY_OUTPUT_DB_OFS    0x00002518
// memory_output_format_db bitfiled (RO) Reset=0
#define CAMIF_CDF1_CNTRL_MEMORY_OUTPUT_DB_MEMORY_OUTPUT_FORMAT_DB_MASK 0x3
#define CAMIF_CDF1_CNTRL_MEMORY_OUTPUT_DB_MEMORY_OUTPUT_FORMAT_DB_SHIFT 0 
#define CAMIF_CDF1_CNTRL_MEMORY_OUTPUT_DB_MEMORY_OUTPUT_FORMAT_DB_BIT 0x3
#define CAMIF_CDF1_CNTRL_MEMORY_OUTPUT_DB_MEMORY_OUTPUT_FORMAT_DB_BITWIDTH 2
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CDF1_CNTRL_MEMORY_OUTPUT_DB_RESERVED3_MASK 0xFC
#define CAMIF_CDF1_CNTRL_MEMORY_OUTPUT_DB_RESERVED3_SHIFT 2 
#define CAMIF_CDF1_CNTRL_MEMORY_OUTPUT_DB_RESERVED3_BIT 0x3F
#define CAMIF_CDF1_CNTRL_MEMORY_OUTPUT_DB_RESERVED3_BITWIDTH 6
// swap_yc_or_cbcr_db bitfiled (RO) Reset=0
#define CAMIF_CDF1_CNTRL_MEMORY_OUTPUT_DB_SWAP_YC_OR_CBCR_DB_MASK 0x100
#define CAMIF_CDF1_CNTRL_MEMORY_OUTPUT_DB_SWAP_YC_OR_CBCR_DB_SHIFT 8 
#define CAMIF_CDF1_CNTRL_MEMORY_OUTPUT_DB_SWAP_YC_OR_CBCR_DB_BIT 0x1
#define CAMIF_CDF1_CNTRL_MEMORY_OUTPUT_DB_SWAP_YC_OR_CBCR_DB_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CDF1_CNTRL_MEMORY_OUTPUT_DB_RESERVED2_MASK 0xFE00
#define CAMIF_CDF1_CNTRL_MEMORY_OUTPUT_DB_RESERVED2_SHIFT 9 
#define CAMIF_CDF1_CNTRL_MEMORY_OUTPUT_DB_RESERVED2_BIT 0x7F
#define CAMIF_CDF1_CNTRL_MEMORY_OUTPUT_DB_RESERVED2_BITWIDTH 7
// endian_db bitfiled (RO) Reset=0
#define CAMIF_CDF1_CNTRL_MEMORY_OUTPUT_DB_ENDIAN_DB_MASK 0x10000
#define CAMIF_CDF1_CNTRL_MEMORY_OUTPUT_DB_ENDIAN_DB_SHIFT 16 
#define CAMIF_CDF1_CNTRL_MEMORY_OUTPUT_DB_ENDIAN_DB_BIT 0x1
#define CAMIF_CDF1_CNTRL_MEMORY_OUTPUT_DB_ENDIAN_DB_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF1_CNTRL_MEMORY_OUTPUT_DB_RESERVED_MASK 0xFFFE0000
#define CAMIF_CDF1_CNTRL_MEMORY_OUTPUT_DB_RESERVED_SHIFT 17 
#define CAMIF_CDF1_CNTRL_MEMORY_OUTPUT_DB_RESERVED_BIT 0x7FFF
#define CAMIF_CDF1_CNTRL_MEMORY_OUTPUT_DB_RESERVED_BITWIDTH 15
// CDF1_INT_HSYNCN_LINENUM_DB Register
#define CAMIF_CDF1_INT_HSYNCN_LINENUM_DB_OFS     0x00002524
// linenum_db bitfiled (RO) Reset=0
#define CAMIF_CDF1_INT_HSYNCN_LINENUM_DB_LINENUM_DB_MASK 0x3FFF
#define CAMIF_CDF1_INT_HSYNCN_LINENUM_DB_LINENUM_DB_SHIFT 0 
#define CAMIF_CDF1_INT_HSYNCN_LINENUM_DB_LINENUM_DB_BIT 0x3FFF
#define CAMIF_CDF1_INT_HSYNCN_LINENUM_DB_LINENUM_DB_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF1_INT_HSYNCN_LINENUM_DB_RESERVED_MASK 0xFFFFC000
#define CAMIF_CDF1_INT_HSYNCN_LINENUM_DB_RESERVED_SHIFT 14 
#define CAMIF_CDF1_INT_HSYNCN_LINENUM_DB_RESERVED_BIT 0x3FFFF
#define CAMIF_CDF1_INT_HSYNCN_LINENUM_DB_RESERVED_BITWIDTH 18
// CDF2_ENABLE Register
#define CAMIF_CDF2_ENABLE_OFS                    0x00002800
// enable bitfiled (RW) Reset=0
#define CAMIF_CDF2_ENABLE_ENABLE_MASK            0x1
#define CAMIF_CDF2_ENABLE_ENABLE_SHIFT           0 
#define CAMIF_CDF2_ENABLE_ENABLE_BIT             0x1
#define CAMIF_CDF2_ENABLE_ENABLE_BITWIDTH        1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF2_ENABLE_RESERVED_MASK          0xFFFFFFFE
#define CAMIF_CDF2_ENABLE_RESERVED_SHIFT         1 
#define CAMIF_CDF2_ENABLE_RESERVED_BIT           0x7FFFFFFF
#define CAMIF_CDF2_ENABLE_RESERVED_BITWIDTH      31
// CDF2_SKIP_FRAME Register
#define CAMIF_CDF2_SKIP_FRAME_OFS                0x00002804
// skip_frame bitfiled (RW) Reset=0
#define CAMIF_CDF2_SKIP_FRAME_SKIP_FRAME_MASK    0x1
#define CAMIF_CDF2_SKIP_FRAME_SKIP_FRAME_SHIFT   0 
#define CAMIF_CDF2_SKIP_FRAME_SKIP_FRAME_BIT     0x1
#define CAMIF_CDF2_SKIP_FRAME_SKIP_FRAME_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF2_SKIP_FRAME_RESERVED_MASK      0xFFFFFFFE
#define CAMIF_CDF2_SKIP_FRAME_RESERVED_SHIFT     1 
#define CAMIF_CDF2_SKIP_FRAME_RESERVED_BIT       0x7FFFFFFF
#define CAMIF_CDF2_SKIP_FRAME_RESERVED_BITWIDTH  31
// CDF2_SELECT_INPUT_PORT Register
#define CAMIF_CDF2_SELECT_INPUT_PORT_OFS         0x00002808
// select_input_port bitfiled (RW) Reset=0
#define CAMIF_CDF2_SELECT_INPUT_PORT_SELECT_INPUT_PORT_MASK 0x1
#define CAMIF_CDF2_SELECT_INPUT_PORT_SELECT_INPUT_PORT_SHIFT 0 
#define CAMIF_CDF2_SELECT_INPUT_PORT_SELECT_INPUT_PORT_BIT 0x1
#define CAMIF_CDF2_SELECT_INPUT_PORT_SELECT_INPUT_PORT_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF2_SELECT_INPUT_PORT_RESERVED_MASK 0xFFFFFFFE
#define CAMIF_CDF2_SELECT_INPUT_PORT_RESERVED_SHIFT 1 
#define CAMIF_CDF2_SELECT_INPUT_PORT_RESERVED_BIT 0x7FFFFFFF
#define CAMIF_CDF2_SELECT_INPUT_PORT_RESERVED_BITWIDTH 31
// CDF2_CNTRL_INPUT_HEIGHT Register
#define CAMIF_CDF2_CNTRL_INPUT_HEIGHT_OFS        0x0000280C
// input_height bitfiled (RW) Reset=0
#define CAMIF_CDF2_CNTRL_INPUT_HEIGHT_INPUT_HEIGHT_MASK 0x3FFF
#define CAMIF_CDF2_CNTRL_INPUT_HEIGHT_INPUT_HEIGHT_SHIFT 0 
#define CAMIF_CDF2_CNTRL_INPUT_HEIGHT_INPUT_HEIGHT_BIT 0x3FFF
#define CAMIF_CDF2_CNTRL_INPUT_HEIGHT_INPUT_HEIGHT_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF2_CNTRL_INPUT_HEIGHT_RESERVED_MASK 0xFFFFC000
#define CAMIF_CDF2_CNTRL_INPUT_HEIGHT_RESERVED_SHIFT 14 
#define CAMIF_CDF2_CNTRL_INPUT_HEIGHT_RESERVED_BIT 0x3FFFF
#define CAMIF_CDF2_CNTRL_INPUT_HEIGHT_RESERVED_BITWIDTH 18
// CDF2_CNTRL_INPUT_WIDTH Register
#define CAMIF_CDF2_CNTRL_INPUT_WIDTH_OFS         0x00002810
// input_width bitfiled (RW) Reset=0
#define CAMIF_CDF2_CNTRL_INPUT_WIDTH_INPUT_WIDTH_MASK 0x3FFF
#define CAMIF_CDF2_CNTRL_INPUT_WIDTH_INPUT_WIDTH_SHIFT 0 
#define CAMIF_CDF2_CNTRL_INPUT_WIDTH_INPUT_WIDTH_BIT 0x3FFF
#define CAMIF_CDF2_CNTRL_INPUT_WIDTH_INPUT_WIDTH_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF2_CNTRL_INPUT_WIDTH_RESERVED_MASK 0xFFFFC000
#define CAMIF_CDF2_CNTRL_INPUT_WIDTH_RESERVED_SHIFT 14 
#define CAMIF_CDF2_CNTRL_INPUT_WIDTH_RESERVED_BIT 0x3FFFF
#define CAMIF_CDF2_CNTRL_INPUT_WIDTH_RESERVED_BITWIDTH 18
// CDF2_CNTRL_CONVERSION Register
#define CAMIF_CDF2_CNTRL_CONVERSION_OFS          0x00002814
// color_format_conversion bitfiled (RW) Reset=0
#define CAMIF_CDF2_CNTRL_CONVERSION_COLOR_FORMAT_CONVERSION_MASK 0x3
#define CAMIF_CDF2_CNTRL_CONVERSION_COLOR_FORMAT_CONVERSION_SHIFT 0 
#define CAMIF_CDF2_CNTRL_CONVERSION_COLOR_FORMAT_CONVERSION_BIT 0x3
#define CAMIF_CDF2_CNTRL_CONVERSION_COLOR_FORMAT_CONVERSION_BITWIDTH 2
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF2_CNTRL_CONVERSION_RESERVED_MASK 0xFFFFFFFC
#define CAMIF_CDF2_CNTRL_CONVERSION_RESERVED_SHIFT 2 
#define CAMIF_CDF2_CNTRL_CONVERSION_RESERVED_BIT 0x3FFFFFFF
#define CAMIF_CDF2_CNTRL_CONVERSION_RESERVED_BITWIDTH 30
// CDF2_CNTRL_MEMORY_OUTPUT Register
#define CAMIF_CDF2_CNTRL_MEMORY_OUTPUT_OFS       0x00002818
// memory_output_format bitfiled (RW) Reset=0
#define CAMIF_CDF2_CNTRL_MEMORY_OUTPUT_MEMORY_OUTPUT_FORMAT_MASK 0x3
#define CAMIF_CDF2_CNTRL_MEMORY_OUTPUT_MEMORY_OUTPUT_FORMAT_SHIFT 0 
#define CAMIF_CDF2_CNTRL_MEMORY_OUTPUT_MEMORY_OUTPUT_FORMAT_BIT 0x3
#define CAMIF_CDF2_CNTRL_MEMORY_OUTPUT_MEMORY_OUTPUT_FORMAT_BITWIDTH 2
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CDF2_CNTRL_MEMORY_OUTPUT_RESERVED3_MASK 0xFC
#define CAMIF_CDF2_CNTRL_MEMORY_OUTPUT_RESERVED3_SHIFT 2 
#define CAMIF_CDF2_CNTRL_MEMORY_OUTPUT_RESERVED3_BIT 0x3F
#define CAMIF_CDF2_CNTRL_MEMORY_OUTPUT_RESERVED3_BITWIDTH 6
// swap_yc_or_cbcr bitfiled (RW) Reset=0
#define CAMIF_CDF2_CNTRL_MEMORY_OUTPUT_SWAP_YC_OR_CBCR_MASK 0x100
#define CAMIF_CDF2_CNTRL_MEMORY_OUTPUT_SWAP_YC_OR_CBCR_SHIFT 8 
#define CAMIF_CDF2_CNTRL_MEMORY_OUTPUT_SWAP_YC_OR_CBCR_BIT 0x1
#define CAMIF_CDF2_CNTRL_MEMORY_OUTPUT_SWAP_YC_OR_CBCR_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CDF2_CNTRL_MEMORY_OUTPUT_RESERVED2_MASK 0xFE00
#define CAMIF_CDF2_CNTRL_MEMORY_OUTPUT_RESERVED2_SHIFT 9 
#define CAMIF_CDF2_CNTRL_MEMORY_OUTPUT_RESERVED2_BIT 0x7F
#define CAMIF_CDF2_CNTRL_MEMORY_OUTPUT_RESERVED2_BITWIDTH 7
// endian bitfiled (RW) Reset=0
#define CAMIF_CDF2_CNTRL_MEMORY_OUTPUT_ENDIAN_MASK 0x10000
#define CAMIF_CDF2_CNTRL_MEMORY_OUTPUT_ENDIAN_SHIFT 16 
#define CAMIF_CDF2_CNTRL_MEMORY_OUTPUT_ENDIAN_BIT 0x1
#define CAMIF_CDF2_CNTRL_MEMORY_OUTPUT_ENDIAN_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF2_CNTRL_MEMORY_OUTPUT_RESERVED_MASK 0xFFFE0000
#define CAMIF_CDF2_CNTRL_MEMORY_OUTPUT_RESERVED_SHIFT 17 
#define CAMIF_CDF2_CNTRL_MEMORY_OUTPUT_RESERVED_BIT 0x7FFF
#define CAMIF_CDF2_CNTRL_MEMORY_OUTPUT_RESERVED_BITWIDTH 15
// CDF2_INT_STAT Register
#define CAMIF_CDF2_INT_STAT_OFS                  0x0000281C
// no_frame_end_error bitfiled (RW) Reset=0
#define CAMIF_CDF2_INT_STAT_NO_FRAME_END_ERROR_MASK 0x1
#define CAMIF_CDF2_INT_STAT_NO_FRAME_END_ERROR_SHIFT 0 
#define CAMIF_CDF2_INT_STAT_NO_FRAME_END_ERROR_BIT 0x1
#define CAMIF_CDF2_INT_STAT_NO_FRAME_END_ERROR_BITWIDTH 1
// input_width_error bitfiled (RW) Reset=0
#define CAMIF_CDF2_INT_STAT_INPUT_WIDTH_ERROR_MASK 0x2
#define CAMIF_CDF2_INT_STAT_INPUT_WIDTH_ERROR_SHIFT 1 
#define CAMIF_CDF2_INT_STAT_INPUT_WIDTH_ERROR_BIT 0x1
#define CAMIF_CDF2_INT_STAT_INPUT_WIDTH_ERROR_BITWIDTH 1
// input_height_error bitfiled (RW) Reset=0
#define CAMIF_CDF2_INT_STAT_INPUT_HEIGHT_ERROR_MASK 0x4
#define CAMIF_CDF2_INT_STAT_INPUT_HEIGHT_ERROR_SHIFT 2 
#define CAMIF_CDF2_INT_STAT_INPUT_HEIGHT_ERROR_BIT 0x1
#define CAMIF_CDF2_INT_STAT_INPUT_HEIGHT_ERROR_BITWIDTH 1
// input_color_format_error bitfiled (RW) Reset=0
#define CAMIF_CDF2_INT_STAT_INPUT_COLOR_FORMAT_ERROR_MASK 0x8
#define CAMIF_CDF2_INT_STAT_INPUT_COLOR_FORMAT_ERROR_SHIFT 3 
#define CAMIF_CDF2_INT_STAT_INPUT_COLOR_FORMAT_ERROR_BIT 0x1
#define CAMIF_CDF2_INT_STAT_INPUT_COLOR_FORMAT_ERROR_BITWIDTH 1
// cr_bus_congestion_error bitfiled (RW) Reset=0
#define CAMIF_CDF2_INT_STAT_CR_BUS_CONGESTION_ERROR_MASK 0x10
#define CAMIF_CDF2_INT_STAT_CR_BUS_CONGESTION_ERROR_SHIFT 4 
#define CAMIF_CDF2_INT_STAT_CR_BUS_CONGESTION_ERROR_BIT 0x1
#define CAMIF_CDF2_INT_STAT_CR_BUS_CONGESTION_ERROR_BITWIDTH 1
// cb_bus_congestion_error bitfiled (RW) Reset=0
#define CAMIF_CDF2_INT_STAT_CB_BUS_CONGESTION_ERROR_MASK 0x20
#define CAMIF_CDF2_INT_STAT_CB_BUS_CONGESTION_ERROR_SHIFT 5 
#define CAMIF_CDF2_INT_STAT_CB_BUS_CONGESTION_ERROR_BIT 0x1
#define CAMIF_CDF2_INT_STAT_CB_BUS_CONGESTION_ERROR_BITWIDTH 1
// y_bus_congestion_error bitfiled (RW) Reset=0
#define CAMIF_CDF2_INT_STAT_Y_BUS_CONGESTION_ERROR_MASK 0x40
#define CAMIF_CDF2_INT_STAT_Y_BUS_CONGESTION_ERROR_SHIFT 6 
#define CAMIF_CDF2_INT_STAT_Y_BUS_CONGESTION_ERROR_BIT 0x1
#define CAMIF_CDF2_INT_STAT_Y_BUS_CONGESTION_ERROR_BITWIDTH 1
// memory_output_error bitfiled (RW) Reset=0
#define CAMIF_CDF2_INT_STAT_MEMORY_OUTPUT_ERROR_MASK 0x80
#define CAMIF_CDF2_INT_STAT_MEMORY_OUTPUT_ERROR_SHIFT 7 
#define CAMIF_CDF2_INT_STAT_MEMORY_OUTPUT_ERROR_BIT 0x1
#define CAMIF_CDF2_INT_STAT_MEMORY_OUTPUT_ERROR_BITWIDTH 1
// color_format_conversion_error bitfiled (RW) Reset=0
#define CAMIF_CDF2_INT_STAT_COLOR_FORMAT_CONVERSION_ERROR_MASK 0x100
#define CAMIF_CDF2_INT_STAT_COLOR_FORMAT_CONVERSION_ERROR_SHIFT 8 
#define CAMIF_CDF2_INT_STAT_COLOR_FORMAT_CONVERSION_ERROR_BIT 0x1
#define CAMIF_CDF2_INT_STAT_COLOR_FORMAT_CONVERSION_ERROR_BITWIDTH 1
// frame_transfer_finished bitfiled (RW) Reset=0
#define CAMIF_CDF2_INT_STAT_FRAME_TRANSFER_FINISHED_MASK 0x200
#define CAMIF_CDF2_INT_STAT_FRAME_TRANSFER_FINISHED_SHIFT 9 
#define CAMIF_CDF2_INT_STAT_FRAME_TRANSFER_FINISHED_BIT 0x1
#define CAMIF_CDF2_INT_STAT_FRAME_TRANSFER_FINISHED_BITWIDTH 1
// hsync_n bitfiled (RW) Reset=0
#define CAMIF_CDF2_INT_STAT_HSYNC_N_MASK         0x400
#define CAMIF_CDF2_INT_STAT_HSYNC_N_SHIFT        10 
#define CAMIF_CDF2_INT_STAT_HSYNC_N_BIT          0x1
#define CAMIF_CDF2_INT_STAT_HSYNC_N_BITWIDTH     1
// vsync bitfiled (RW) Reset=0
#define CAMIF_CDF2_INT_STAT_VSYNC_MASK           0x800
#define CAMIF_CDF2_INT_STAT_VSYNC_SHIFT          11 
#define CAMIF_CDF2_INT_STAT_VSYNC_BIT            0x1
#define CAMIF_CDF2_INT_STAT_VSYNC_BITWIDTH       1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF2_INT_STAT_RESERVED_MASK        0xFFFFF000
#define CAMIF_CDF2_INT_STAT_RESERVED_SHIFT       12 
#define CAMIF_CDF2_INT_STAT_RESERVED_BIT         0xFFFFF
#define CAMIF_CDF2_INT_STAT_RESERVED_BITWIDTH    20
// CDF2_INT_MASK Register
#define CAMIF_CDF2_INT_MASK_OFS                  0x00002820
// mask_no_frame_end_error bitfiled (RW) Reset=0
#define CAMIF_CDF2_INT_MASK_MASK_NO_FRAME_END_ERROR_MASK 0x1
#define CAMIF_CDF2_INT_MASK_MASK_NO_FRAME_END_ERROR_SHIFT 0 
#define CAMIF_CDF2_INT_MASK_MASK_NO_FRAME_END_ERROR_BIT 0x1
#define CAMIF_CDF2_INT_MASK_MASK_NO_FRAME_END_ERROR_BITWIDTH 1
// mask_input_width_error bitfiled (RW) Reset=0
#define CAMIF_CDF2_INT_MASK_MASK_INPUT_WIDTH_ERROR_MASK 0x2
#define CAMIF_CDF2_INT_MASK_MASK_INPUT_WIDTH_ERROR_SHIFT 1 
#define CAMIF_CDF2_INT_MASK_MASK_INPUT_WIDTH_ERROR_BIT 0x1
#define CAMIF_CDF2_INT_MASK_MASK_INPUT_WIDTH_ERROR_BITWIDTH 1
// mask_input_height_error bitfiled (RW) Reset=0
#define CAMIF_CDF2_INT_MASK_MASK_INPUT_HEIGHT_ERROR_MASK 0x4
#define CAMIF_CDF2_INT_MASK_MASK_INPUT_HEIGHT_ERROR_SHIFT 2 
#define CAMIF_CDF2_INT_MASK_MASK_INPUT_HEIGHT_ERROR_BIT 0x1
#define CAMIF_CDF2_INT_MASK_MASK_INPUT_HEIGHT_ERROR_BITWIDTH 1
// mask_input_color_format_error bitfiled (RW) Reset=0
#define CAMIF_CDF2_INT_MASK_MASK_INPUT_COLOR_FORMAT_ERROR_MASK 0x8
#define CAMIF_CDF2_INT_MASK_MASK_INPUT_COLOR_FORMAT_ERROR_SHIFT 3 
#define CAMIF_CDF2_INT_MASK_MASK_INPUT_COLOR_FORMAT_ERROR_BIT 0x1
#define CAMIF_CDF2_INT_MASK_MASK_INPUT_COLOR_FORMAT_ERROR_BITWIDTH 1
// mask_cr_bus_congestion_error bitfiled (RW) Reset=0
#define CAMIF_CDF2_INT_MASK_MASK_CR_BUS_CONGESTION_ERROR_MASK 0x10
#define CAMIF_CDF2_INT_MASK_MASK_CR_BUS_CONGESTION_ERROR_SHIFT 4 
#define CAMIF_CDF2_INT_MASK_MASK_CR_BUS_CONGESTION_ERROR_BIT 0x1
#define CAMIF_CDF2_INT_MASK_MASK_CR_BUS_CONGESTION_ERROR_BITWIDTH 1
// mask_cb_bus_congestion_error bitfiled (RW) Reset=0
#define CAMIF_CDF2_INT_MASK_MASK_CB_BUS_CONGESTION_ERROR_MASK 0x20
#define CAMIF_CDF2_INT_MASK_MASK_CB_BUS_CONGESTION_ERROR_SHIFT 5 
#define CAMIF_CDF2_INT_MASK_MASK_CB_BUS_CONGESTION_ERROR_BIT 0x1
#define CAMIF_CDF2_INT_MASK_MASK_CB_BUS_CONGESTION_ERROR_BITWIDTH 1
// mask_y_bus_congestion_error bitfiled (RW) Reset=0
#define CAMIF_CDF2_INT_MASK_MASK_Y_BUS_CONGESTION_ERROR_MASK 0x40
#define CAMIF_CDF2_INT_MASK_MASK_Y_BUS_CONGESTION_ERROR_SHIFT 6 
#define CAMIF_CDF2_INT_MASK_MASK_Y_BUS_CONGESTION_ERROR_BIT 0x1
#define CAMIF_CDF2_INT_MASK_MASK_Y_BUS_CONGESTION_ERROR_BITWIDTH 1
// mask_memory_output_error bitfiled (RW) Reset=0
#define CAMIF_CDF2_INT_MASK_MASK_MEMORY_OUTPUT_ERROR_MASK 0x80
#define CAMIF_CDF2_INT_MASK_MASK_MEMORY_OUTPUT_ERROR_SHIFT 7 
#define CAMIF_CDF2_INT_MASK_MASK_MEMORY_OUTPUT_ERROR_BIT 0x1
#define CAMIF_CDF2_INT_MASK_MASK_MEMORY_OUTPUT_ERROR_BITWIDTH 1
// mask_color_format_conversion_error bitfiled (RW) Reset=0
#define CAMIF_CDF2_INT_MASK_MASK_COLOR_FORMAT_CONVERSION_ERROR_MASK 0x100
#define CAMIF_CDF2_INT_MASK_MASK_COLOR_FORMAT_CONVERSION_ERROR_SHIFT 8 
#define CAMIF_CDF2_INT_MASK_MASK_COLOR_FORMAT_CONVERSION_ERROR_BIT 0x1
#define CAMIF_CDF2_INT_MASK_MASK_COLOR_FORMAT_CONVERSION_ERROR_BITWIDTH 1
// mask_frame_transfer_finished bitfiled (RW) Reset=0
#define CAMIF_CDF2_INT_MASK_MASK_FRAME_TRANSFER_FINISHED_MASK 0x200
#define CAMIF_CDF2_INT_MASK_MASK_FRAME_TRANSFER_FINISHED_SHIFT 9 
#define CAMIF_CDF2_INT_MASK_MASK_FRAME_TRANSFER_FINISHED_BIT 0x1
#define CAMIF_CDF2_INT_MASK_MASK_FRAME_TRANSFER_FINISHED_BITWIDTH 1
// mask_hsync_n bitfiled (RW) Reset=0
#define CAMIF_CDF2_INT_MASK_MASK_HSYNC_N_MASK    0x400
#define CAMIF_CDF2_INT_MASK_MASK_HSYNC_N_SHIFT   10 
#define CAMIF_CDF2_INT_MASK_MASK_HSYNC_N_BIT     0x1
#define CAMIF_CDF2_INT_MASK_MASK_HSYNC_N_BITWIDTH 1
// mask_vsync bitfiled (RW) Reset=0
#define CAMIF_CDF2_INT_MASK_MASK_VSYNC_MASK      0x800
#define CAMIF_CDF2_INT_MASK_MASK_VSYNC_SHIFT     11 
#define CAMIF_CDF2_INT_MASK_MASK_VSYNC_BIT       0x1
#define CAMIF_CDF2_INT_MASK_MASK_VSYNC_BITWIDTH  1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF2_INT_MASK_RESERVED_MASK        0xFFFFF000
#define CAMIF_CDF2_INT_MASK_RESERVED_SHIFT       12 
#define CAMIF_CDF2_INT_MASK_RESERVED_BIT         0xFFFFF
#define CAMIF_CDF2_INT_MASK_RESERVED_BITWIDTH    20
// CDF2_INT_HSYNCN_LINENUM Register
#define CAMIF_CDF2_INT_HSYNCN_LINENUM_OFS        0x00002824
// linenum bitfiled (RW) Reset=0
#define CAMIF_CDF2_INT_HSYNCN_LINENUM_LINENUM_MASK 0x3FFF
#define CAMIF_CDF2_INT_HSYNCN_LINENUM_LINENUM_SHIFT 0 
#define CAMIF_CDF2_INT_HSYNCN_LINENUM_LINENUM_BIT 0x3FFF
#define CAMIF_CDF2_INT_HSYNCN_LINENUM_LINENUM_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF2_INT_HSYNCN_LINENUM_RESERVED_MASK 0xFFFFC000
#define CAMIF_CDF2_INT_HSYNCN_LINENUM_RESERVED_SHIFT 14 
#define CAMIF_CDF2_INT_HSYNCN_LINENUM_RESERVED_BIT 0x3FFFF
#define CAMIF_CDF2_INT_HSYNCN_LINENUM_RESERVED_BITWIDTH 18
// CDF2_RECEIVED_COLOR_FORMAT Register
#define CAMIF_CDF2_RECEIVED_COLOR_FORMAT_OFS     0x00002828
// received_color_format bitfiled (RO) Reset=0
#define CAMIF_CDF2_RECEIVED_COLOR_FORMAT_RECEIVED_COLOR_FORMAT_MASK 0x3F
#define CAMIF_CDF2_RECEIVED_COLOR_FORMAT_RECEIVED_COLOR_FORMAT_SHIFT 0 
#define CAMIF_CDF2_RECEIVED_COLOR_FORMAT_RECEIVED_COLOR_FORMAT_BIT 0x3F
#define CAMIF_CDF2_RECEIVED_COLOR_FORMAT_RECEIVED_COLOR_FORMAT_BITWIDTH 6
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF2_RECEIVED_COLOR_FORMAT_RESERVED_MASK 0xFFFFFFC0
#define CAMIF_CDF2_RECEIVED_COLOR_FORMAT_RESERVED_SHIFT 6 
#define CAMIF_CDF2_RECEIVED_COLOR_FORMAT_RESERVED_BIT 0x3FFFFFF
#define CAMIF_CDF2_RECEIVED_COLOR_FORMAT_RESERVED_BITWIDTH 26
// CDF2_RECEIVED_IMAGE_SIZE Register
#define CAMIF_CDF2_RECEIVED_IMAGE_SIZE_OFS       0x0000282C
// received_image_width bitfiled (RO) Reset=0
#define CAMIF_CDF2_RECEIVED_IMAGE_SIZE_RECEIVED_IMAGE_WIDTH_MASK 0xFFFF
#define CAMIF_CDF2_RECEIVED_IMAGE_SIZE_RECEIVED_IMAGE_WIDTH_SHIFT 0 
#define CAMIF_CDF2_RECEIVED_IMAGE_SIZE_RECEIVED_IMAGE_WIDTH_BIT 0xFFFF
#define CAMIF_CDF2_RECEIVED_IMAGE_SIZE_RECEIVED_IMAGE_WIDTH_BITWIDTH 16
// received_image_height bitfiled (RO) Reset=0
#define CAMIF_CDF2_RECEIVED_IMAGE_SIZE_RECEIVED_IMAGE_HEIGHT_MASK 0x3FFF0000
#define CAMIF_CDF2_RECEIVED_IMAGE_SIZE_RECEIVED_IMAGE_HEIGHT_SHIFT 16 
#define CAMIF_CDF2_RECEIVED_IMAGE_SIZE_RECEIVED_IMAGE_HEIGHT_BIT 0x3FFF
#define CAMIF_CDF2_RECEIVED_IMAGE_SIZE_RECEIVED_IMAGE_HEIGHT_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF2_RECEIVED_IMAGE_SIZE_RESERVED_MASK 0xC0000000
#define CAMIF_CDF2_RECEIVED_IMAGE_SIZE_RESERVED_SHIFT 30 
#define CAMIF_CDF2_RECEIVED_IMAGE_SIZE_RESERVED_BIT 0x3
#define CAMIF_CDF2_RECEIVED_IMAGE_SIZE_RESERVED_BITWIDTH 2
// CDF2_SKIP_FRAME_DB Register
#define CAMIF_CDF2_SKIP_FRAME_DB_OFS             0x00002904
// skip_frame_db bitfiled (RO) Reset=0
#define CAMIF_CDF2_SKIP_FRAME_DB_SKIP_FRAME_DB_MASK 0x1
#define CAMIF_CDF2_SKIP_FRAME_DB_SKIP_FRAME_DB_SHIFT 0 
#define CAMIF_CDF2_SKIP_FRAME_DB_SKIP_FRAME_DB_BIT 0x1
#define CAMIF_CDF2_SKIP_FRAME_DB_SKIP_FRAME_DB_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF2_SKIP_FRAME_DB_RESERVED_MASK   0xFFFFFFFE
#define CAMIF_CDF2_SKIP_FRAME_DB_RESERVED_SHIFT  1 
#define CAMIF_CDF2_SKIP_FRAME_DB_RESERVED_BIT    0x7FFFFFFF
#define CAMIF_CDF2_SKIP_FRAME_DB_RESERVED_BITWIDTH 31
// CDF2_SELECT_INPUT_PORT_DB Register
#define CAMIF_CDF2_SELECT_INPUT_PORT_DB_OFS      0x00002908
// select_input_port_db bitfiled (RO) Reset=0
#define CAMIF_CDF2_SELECT_INPUT_PORT_DB_SELECT_INPUT_PORT_DB_MASK 0x1
#define CAMIF_CDF2_SELECT_INPUT_PORT_DB_SELECT_INPUT_PORT_DB_SHIFT 0 
#define CAMIF_CDF2_SELECT_INPUT_PORT_DB_SELECT_INPUT_PORT_DB_BIT 0x1
#define CAMIF_CDF2_SELECT_INPUT_PORT_DB_SELECT_INPUT_PORT_DB_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF2_SELECT_INPUT_PORT_DB_RESERVED_MASK 0xFFFFFFFE
#define CAMIF_CDF2_SELECT_INPUT_PORT_DB_RESERVED_SHIFT 1 
#define CAMIF_CDF2_SELECT_INPUT_PORT_DB_RESERVED_BIT 0x7FFFFFFF
#define CAMIF_CDF2_SELECT_INPUT_PORT_DB_RESERVED_BITWIDTH 31
// CDF2_CNTRL_INPUT_HEIGHT_DB Register
#define CAMIF_CDF2_CNTRL_INPUT_HEIGHT_DB_OFS     0x0000290C
// input_height_db bitfiled (RO) Reset=0
#define CAMIF_CDF2_CNTRL_INPUT_HEIGHT_DB_INPUT_HEIGHT_DB_MASK 0x3FFF
#define CAMIF_CDF2_CNTRL_INPUT_HEIGHT_DB_INPUT_HEIGHT_DB_SHIFT 0 
#define CAMIF_CDF2_CNTRL_INPUT_HEIGHT_DB_INPUT_HEIGHT_DB_BIT 0x3FFF
#define CAMIF_CDF2_CNTRL_INPUT_HEIGHT_DB_INPUT_HEIGHT_DB_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF2_CNTRL_INPUT_HEIGHT_DB_RESERVED_MASK 0xFFFFC000
#define CAMIF_CDF2_CNTRL_INPUT_HEIGHT_DB_RESERVED_SHIFT 14 
#define CAMIF_CDF2_CNTRL_INPUT_HEIGHT_DB_RESERVED_BIT 0x3FFFF
#define CAMIF_CDF2_CNTRL_INPUT_HEIGHT_DB_RESERVED_BITWIDTH 18
// CDF2_CNTRL_INPUT_WIDTH_DB Register
#define CAMIF_CDF2_CNTRL_INPUT_WIDTH_DB_OFS      0x00002910
// input_width_db bitfiled (RO) Reset=0
#define CAMIF_CDF2_CNTRL_INPUT_WIDTH_DB_INPUT_WIDTH_DB_MASK 0x3FFF
#define CAMIF_CDF2_CNTRL_INPUT_WIDTH_DB_INPUT_WIDTH_DB_SHIFT 0 
#define CAMIF_CDF2_CNTRL_INPUT_WIDTH_DB_INPUT_WIDTH_DB_BIT 0x3FFF
#define CAMIF_CDF2_CNTRL_INPUT_WIDTH_DB_INPUT_WIDTH_DB_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF2_CNTRL_INPUT_WIDTH_DB_RESERVED_MASK 0xFFFFC000
#define CAMIF_CDF2_CNTRL_INPUT_WIDTH_DB_RESERVED_SHIFT 14 
#define CAMIF_CDF2_CNTRL_INPUT_WIDTH_DB_RESERVED_BIT 0x3FFFF
#define CAMIF_CDF2_CNTRL_INPUT_WIDTH_DB_RESERVED_BITWIDTH 18
// CDF2_CNTRL_CONVERSION_DB Register
#define CAMIF_CDF2_CNTRL_CONVERSION_DB_OFS       0x00002914
// color_format_conversion_db bitfiled (RO) Reset=0
#define CAMIF_CDF2_CNTRL_CONVERSION_DB_COLOR_FORMAT_CONVERSION_DB_MASK 0x3
#define CAMIF_CDF2_CNTRL_CONVERSION_DB_COLOR_FORMAT_CONVERSION_DB_SHIFT 0 
#define CAMIF_CDF2_CNTRL_CONVERSION_DB_COLOR_FORMAT_CONVERSION_DB_BIT 0x3
#define CAMIF_CDF2_CNTRL_CONVERSION_DB_COLOR_FORMAT_CONVERSION_DB_BITWIDTH 2
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF2_CNTRL_CONVERSION_DB_RESERVED_MASK 0xFFFFFFFC
#define CAMIF_CDF2_CNTRL_CONVERSION_DB_RESERVED_SHIFT 2 
#define CAMIF_CDF2_CNTRL_CONVERSION_DB_RESERVED_BIT 0x3FFFFFFF
#define CAMIF_CDF2_CNTRL_CONVERSION_DB_RESERVED_BITWIDTH 30
// CDF2_CNTRL_MEMORY_OUTPUT_DB Register
#define CAMIF_CDF2_CNTRL_MEMORY_OUTPUT_DB_OFS    0x00002918
// memory_output_format_db bitfiled (RO) Reset=0
#define CAMIF_CDF2_CNTRL_MEMORY_OUTPUT_DB_MEMORY_OUTPUT_FORMAT_DB_MASK 0x3
#define CAMIF_CDF2_CNTRL_MEMORY_OUTPUT_DB_MEMORY_OUTPUT_FORMAT_DB_SHIFT 0 
#define CAMIF_CDF2_CNTRL_MEMORY_OUTPUT_DB_MEMORY_OUTPUT_FORMAT_DB_BIT 0x3
#define CAMIF_CDF2_CNTRL_MEMORY_OUTPUT_DB_MEMORY_OUTPUT_FORMAT_DB_BITWIDTH 2
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CDF2_CNTRL_MEMORY_OUTPUT_DB_RESERVED3_MASK 0xFC
#define CAMIF_CDF2_CNTRL_MEMORY_OUTPUT_DB_RESERVED3_SHIFT 2 
#define CAMIF_CDF2_CNTRL_MEMORY_OUTPUT_DB_RESERVED3_BIT 0x3F
#define CAMIF_CDF2_CNTRL_MEMORY_OUTPUT_DB_RESERVED3_BITWIDTH 6
// swap_yc_or_cbcr_db bitfiled (RO) Reset=0
#define CAMIF_CDF2_CNTRL_MEMORY_OUTPUT_DB_SWAP_YC_OR_CBCR_DB_MASK 0x100
#define CAMIF_CDF2_CNTRL_MEMORY_OUTPUT_DB_SWAP_YC_OR_CBCR_DB_SHIFT 8 
#define CAMIF_CDF2_CNTRL_MEMORY_OUTPUT_DB_SWAP_YC_OR_CBCR_DB_BIT 0x1
#define CAMIF_CDF2_CNTRL_MEMORY_OUTPUT_DB_SWAP_YC_OR_CBCR_DB_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CDF2_CNTRL_MEMORY_OUTPUT_DB_RESERVED2_MASK 0xFE00
#define CAMIF_CDF2_CNTRL_MEMORY_OUTPUT_DB_RESERVED2_SHIFT 9 
#define CAMIF_CDF2_CNTRL_MEMORY_OUTPUT_DB_RESERVED2_BIT 0x7F
#define CAMIF_CDF2_CNTRL_MEMORY_OUTPUT_DB_RESERVED2_BITWIDTH 7
// endian_db bitfiled (RO) Reset=0
#define CAMIF_CDF2_CNTRL_MEMORY_OUTPUT_DB_ENDIAN_DB_MASK 0x10000
#define CAMIF_CDF2_CNTRL_MEMORY_OUTPUT_DB_ENDIAN_DB_SHIFT 16 
#define CAMIF_CDF2_CNTRL_MEMORY_OUTPUT_DB_ENDIAN_DB_BIT 0x1
#define CAMIF_CDF2_CNTRL_MEMORY_OUTPUT_DB_ENDIAN_DB_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF2_CNTRL_MEMORY_OUTPUT_DB_RESERVED_MASK 0xFFFE0000
#define CAMIF_CDF2_CNTRL_MEMORY_OUTPUT_DB_RESERVED_SHIFT 17 
#define CAMIF_CDF2_CNTRL_MEMORY_OUTPUT_DB_RESERVED_BIT 0x7FFF
#define CAMIF_CDF2_CNTRL_MEMORY_OUTPUT_DB_RESERVED_BITWIDTH 15
// CDF2_INT_HSYNCN_LINENUM_DB Register
#define CAMIF_CDF2_INT_HSYNCN_LINENUM_DB_OFS     0x00002924
// linenum_db bitfiled (RO) Reset=0
#define CAMIF_CDF2_INT_HSYNCN_LINENUM_DB_LINENUM_DB_MASK 0x3FFF
#define CAMIF_CDF2_INT_HSYNCN_LINENUM_DB_LINENUM_DB_SHIFT 0 
#define CAMIF_CDF2_INT_HSYNCN_LINENUM_DB_LINENUM_DB_BIT 0x3FFF
#define CAMIF_CDF2_INT_HSYNCN_LINENUM_DB_LINENUM_DB_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF2_INT_HSYNCN_LINENUM_DB_RESERVED_MASK 0xFFFFC000
#define CAMIF_CDF2_INT_HSYNCN_LINENUM_DB_RESERVED_SHIFT 14 
#define CAMIF_CDF2_INT_HSYNCN_LINENUM_DB_RESERVED_BIT 0x3FFFF
#define CAMIF_CDF2_INT_HSYNCN_LINENUM_DB_RESERVED_BITWIDTH 18
// CDF3_ENABLE Register
#define CAMIF_CDF3_ENABLE_OFS                    0x00002C00
// enable bitfiled (RW) Reset=0
#define CAMIF_CDF3_ENABLE_ENABLE_MASK            0x1
#define CAMIF_CDF3_ENABLE_ENABLE_SHIFT           0 
#define CAMIF_CDF3_ENABLE_ENABLE_BIT             0x1
#define CAMIF_CDF3_ENABLE_ENABLE_BITWIDTH        1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF3_ENABLE_RESERVED_MASK          0xFFFFFFFE
#define CAMIF_CDF3_ENABLE_RESERVED_SHIFT         1 
#define CAMIF_CDF3_ENABLE_RESERVED_BIT           0x7FFFFFFF
#define CAMIF_CDF3_ENABLE_RESERVED_BITWIDTH      31
// CDF3_SKIP_FRAME Register
#define CAMIF_CDF3_SKIP_FRAME_OFS                0x00002C04
// skip_frame bitfiled (RW) Reset=0
#define CAMIF_CDF3_SKIP_FRAME_SKIP_FRAME_MASK    0x1
#define CAMIF_CDF3_SKIP_FRAME_SKIP_FRAME_SHIFT   0 
#define CAMIF_CDF3_SKIP_FRAME_SKIP_FRAME_BIT     0x1
#define CAMIF_CDF3_SKIP_FRAME_SKIP_FRAME_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF3_SKIP_FRAME_RESERVED_MASK      0xFFFFFFFE
#define CAMIF_CDF3_SKIP_FRAME_RESERVED_SHIFT     1 
#define CAMIF_CDF3_SKIP_FRAME_RESERVED_BIT       0x7FFFFFFF
#define CAMIF_CDF3_SKIP_FRAME_RESERVED_BITWIDTH  31
// CDF3_SELECT_INPUT_PORT Register
#define CAMIF_CDF3_SELECT_INPUT_PORT_OFS         0x00002C08
// select_input_port bitfiled (RW) Reset=0
#define CAMIF_CDF3_SELECT_INPUT_PORT_SELECT_INPUT_PORT_MASK 0x1
#define CAMIF_CDF3_SELECT_INPUT_PORT_SELECT_INPUT_PORT_SHIFT 0 
#define CAMIF_CDF3_SELECT_INPUT_PORT_SELECT_INPUT_PORT_BIT 0x1
#define CAMIF_CDF3_SELECT_INPUT_PORT_SELECT_INPUT_PORT_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF3_SELECT_INPUT_PORT_RESERVED_MASK 0xFFFFFFFE
#define CAMIF_CDF3_SELECT_INPUT_PORT_RESERVED_SHIFT 1 
#define CAMIF_CDF3_SELECT_INPUT_PORT_RESERVED_BIT 0x7FFFFFFF
#define CAMIF_CDF3_SELECT_INPUT_PORT_RESERVED_BITWIDTH 31
// CDF3_CNTRL_INPUT_HEIGHT Register
#define CAMIF_CDF3_CNTRL_INPUT_HEIGHT_OFS        0x00002C0C
// input_height bitfiled (RW) Reset=0
#define CAMIF_CDF3_CNTRL_INPUT_HEIGHT_INPUT_HEIGHT_MASK 0x3FFF
#define CAMIF_CDF3_CNTRL_INPUT_HEIGHT_INPUT_HEIGHT_SHIFT 0 
#define CAMIF_CDF3_CNTRL_INPUT_HEIGHT_INPUT_HEIGHT_BIT 0x3FFF
#define CAMIF_CDF3_CNTRL_INPUT_HEIGHT_INPUT_HEIGHT_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF3_CNTRL_INPUT_HEIGHT_RESERVED_MASK 0xFFFFC000
#define CAMIF_CDF3_CNTRL_INPUT_HEIGHT_RESERVED_SHIFT 14 
#define CAMIF_CDF3_CNTRL_INPUT_HEIGHT_RESERVED_BIT 0x3FFFF
#define CAMIF_CDF3_CNTRL_INPUT_HEIGHT_RESERVED_BITWIDTH 18
// CDF3_CNTRL_INPUT_WIDTH Register
#define CAMIF_CDF3_CNTRL_INPUT_WIDTH_OFS         0x00002C10
// input_width bitfiled (RW) Reset=0
#define CAMIF_CDF3_CNTRL_INPUT_WIDTH_INPUT_WIDTH_MASK 0x3FFF
#define CAMIF_CDF3_CNTRL_INPUT_WIDTH_INPUT_WIDTH_SHIFT 0 
#define CAMIF_CDF3_CNTRL_INPUT_WIDTH_INPUT_WIDTH_BIT 0x3FFF
#define CAMIF_CDF3_CNTRL_INPUT_WIDTH_INPUT_WIDTH_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF3_CNTRL_INPUT_WIDTH_RESERVED_MASK 0xFFFFC000
#define CAMIF_CDF3_CNTRL_INPUT_WIDTH_RESERVED_SHIFT 14 
#define CAMIF_CDF3_CNTRL_INPUT_WIDTH_RESERVED_BIT 0x3FFFF
#define CAMIF_CDF3_CNTRL_INPUT_WIDTH_RESERVED_BITWIDTH 18
// CDF3_CNTRL_CONVERSION Register
#define CAMIF_CDF3_CNTRL_CONVERSION_OFS          0x00002C14
// color_format_conversion bitfiled (RW) Reset=0
#define CAMIF_CDF3_CNTRL_CONVERSION_COLOR_FORMAT_CONVERSION_MASK 0x3
#define CAMIF_CDF3_CNTRL_CONVERSION_COLOR_FORMAT_CONVERSION_SHIFT 0 
#define CAMIF_CDF3_CNTRL_CONVERSION_COLOR_FORMAT_CONVERSION_BIT 0x3
#define CAMIF_CDF3_CNTRL_CONVERSION_COLOR_FORMAT_CONVERSION_BITWIDTH 2
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF3_CNTRL_CONVERSION_RESERVED_MASK 0xFFFFFFFC
#define CAMIF_CDF3_CNTRL_CONVERSION_RESERVED_SHIFT 2 
#define CAMIF_CDF3_CNTRL_CONVERSION_RESERVED_BIT 0x3FFFFFFF
#define CAMIF_CDF3_CNTRL_CONVERSION_RESERVED_BITWIDTH 30
// CDF3_CNTRL_MEMORY_OUTPUT Register
#define CAMIF_CDF3_CNTRL_MEMORY_OUTPUT_OFS       0x00002C18
// memory_output_format bitfiled (RW) Reset=0
#define CAMIF_CDF3_CNTRL_MEMORY_OUTPUT_MEMORY_OUTPUT_FORMAT_MASK 0x3
#define CAMIF_CDF3_CNTRL_MEMORY_OUTPUT_MEMORY_OUTPUT_FORMAT_SHIFT 0 
#define CAMIF_CDF3_CNTRL_MEMORY_OUTPUT_MEMORY_OUTPUT_FORMAT_BIT 0x3
#define CAMIF_CDF3_CNTRL_MEMORY_OUTPUT_MEMORY_OUTPUT_FORMAT_BITWIDTH 2
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CDF3_CNTRL_MEMORY_OUTPUT_RESERVED3_MASK 0xFC
#define CAMIF_CDF3_CNTRL_MEMORY_OUTPUT_RESERVED3_SHIFT 2 
#define CAMIF_CDF3_CNTRL_MEMORY_OUTPUT_RESERVED3_BIT 0x3F
#define CAMIF_CDF3_CNTRL_MEMORY_OUTPUT_RESERVED3_BITWIDTH 6
// swap_yc_or_cbcr bitfiled (RW) Reset=0
#define CAMIF_CDF3_CNTRL_MEMORY_OUTPUT_SWAP_YC_OR_CBCR_MASK 0x100
#define CAMIF_CDF3_CNTRL_MEMORY_OUTPUT_SWAP_YC_OR_CBCR_SHIFT 8 
#define CAMIF_CDF3_CNTRL_MEMORY_OUTPUT_SWAP_YC_OR_CBCR_BIT 0x1
#define CAMIF_CDF3_CNTRL_MEMORY_OUTPUT_SWAP_YC_OR_CBCR_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CDF3_CNTRL_MEMORY_OUTPUT_RESERVED2_MASK 0xFE00
#define CAMIF_CDF3_CNTRL_MEMORY_OUTPUT_RESERVED2_SHIFT 9 
#define CAMIF_CDF3_CNTRL_MEMORY_OUTPUT_RESERVED2_BIT 0x7F
#define CAMIF_CDF3_CNTRL_MEMORY_OUTPUT_RESERVED2_BITWIDTH 7
// endian bitfiled (RW) Reset=0
#define CAMIF_CDF3_CNTRL_MEMORY_OUTPUT_ENDIAN_MASK 0x10000
#define CAMIF_CDF3_CNTRL_MEMORY_OUTPUT_ENDIAN_SHIFT 16 
#define CAMIF_CDF3_CNTRL_MEMORY_OUTPUT_ENDIAN_BIT 0x1
#define CAMIF_CDF3_CNTRL_MEMORY_OUTPUT_ENDIAN_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF3_CNTRL_MEMORY_OUTPUT_RESERVED_MASK 0xFFFE0000
#define CAMIF_CDF3_CNTRL_MEMORY_OUTPUT_RESERVED_SHIFT 17 
#define CAMIF_CDF3_CNTRL_MEMORY_OUTPUT_RESERVED_BIT 0x7FFF
#define CAMIF_CDF3_CNTRL_MEMORY_OUTPUT_RESERVED_BITWIDTH 15
// CDF3_INT_STAT Register
#define CAMIF_CDF3_INT_STAT_OFS                  0x00002C1C
// no_frame_end_error bitfiled (RW) Reset=0
#define CAMIF_CDF3_INT_STAT_NO_FRAME_END_ERROR_MASK 0x1
#define CAMIF_CDF3_INT_STAT_NO_FRAME_END_ERROR_SHIFT 0 
#define CAMIF_CDF3_INT_STAT_NO_FRAME_END_ERROR_BIT 0x1
#define CAMIF_CDF3_INT_STAT_NO_FRAME_END_ERROR_BITWIDTH 1
// input_width_error bitfiled (RW) Reset=0
#define CAMIF_CDF3_INT_STAT_INPUT_WIDTH_ERROR_MASK 0x2
#define CAMIF_CDF3_INT_STAT_INPUT_WIDTH_ERROR_SHIFT 1 
#define CAMIF_CDF3_INT_STAT_INPUT_WIDTH_ERROR_BIT 0x1
#define CAMIF_CDF3_INT_STAT_INPUT_WIDTH_ERROR_BITWIDTH 1
// input_height_error bitfiled (RW) Reset=0
#define CAMIF_CDF3_INT_STAT_INPUT_HEIGHT_ERROR_MASK 0x4
#define CAMIF_CDF3_INT_STAT_INPUT_HEIGHT_ERROR_SHIFT 2 
#define CAMIF_CDF3_INT_STAT_INPUT_HEIGHT_ERROR_BIT 0x1
#define CAMIF_CDF3_INT_STAT_INPUT_HEIGHT_ERROR_BITWIDTH 1
// input_color_format_error bitfiled (RW) Reset=0
#define CAMIF_CDF3_INT_STAT_INPUT_COLOR_FORMAT_ERROR_MASK 0x8
#define CAMIF_CDF3_INT_STAT_INPUT_COLOR_FORMAT_ERROR_SHIFT 3 
#define CAMIF_CDF3_INT_STAT_INPUT_COLOR_FORMAT_ERROR_BIT 0x1
#define CAMIF_CDF3_INT_STAT_INPUT_COLOR_FORMAT_ERROR_BITWIDTH 1
// cr_bus_congestion_error bitfiled (RW) Reset=0
#define CAMIF_CDF3_INT_STAT_CR_BUS_CONGESTION_ERROR_MASK 0x10
#define CAMIF_CDF3_INT_STAT_CR_BUS_CONGESTION_ERROR_SHIFT 4 
#define CAMIF_CDF3_INT_STAT_CR_BUS_CONGESTION_ERROR_BIT 0x1
#define CAMIF_CDF3_INT_STAT_CR_BUS_CONGESTION_ERROR_BITWIDTH 1
// cb_bus_congestion_error bitfiled (RW) Reset=0
#define CAMIF_CDF3_INT_STAT_CB_BUS_CONGESTION_ERROR_MASK 0x20
#define CAMIF_CDF3_INT_STAT_CB_BUS_CONGESTION_ERROR_SHIFT 5 
#define CAMIF_CDF3_INT_STAT_CB_BUS_CONGESTION_ERROR_BIT 0x1
#define CAMIF_CDF3_INT_STAT_CB_BUS_CONGESTION_ERROR_BITWIDTH 1
// y_bus_congestion_error bitfiled (RW) Reset=0
#define CAMIF_CDF3_INT_STAT_Y_BUS_CONGESTION_ERROR_MASK 0x40
#define CAMIF_CDF3_INT_STAT_Y_BUS_CONGESTION_ERROR_SHIFT 6 
#define CAMIF_CDF3_INT_STAT_Y_BUS_CONGESTION_ERROR_BIT 0x1
#define CAMIF_CDF3_INT_STAT_Y_BUS_CONGESTION_ERROR_BITWIDTH 1
// memory_output_error bitfiled (RW) Reset=0
#define CAMIF_CDF3_INT_STAT_MEMORY_OUTPUT_ERROR_MASK 0x80
#define CAMIF_CDF3_INT_STAT_MEMORY_OUTPUT_ERROR_SHIFT 7 
#define CAMIF_CDF3_INT_STAT_MEMORY_OUTPUT_ERROR_BIT 0x1
#define CAMIF_CDF3_INT_STAT_MEMORY_OUTPUT_ERROR_BITWIDTH 1
// color_format_conversion_error bitfiled (RW) Reset=0
#define CAMIF_CDF3_INT_STAT_COLOR_FORMAT_CONVERSION_ERROR_MASK 0x100
#define CAMIF_CDF3_INT_STAT_COLOR_FORMAT_CONVERSION_ERROR_SHIFT 8 
#define CAMIF_CDF3_INT_STAT_COLOR_FORMAT_CONVERSION_ERROR_BIT 0x1
#define CAMIF_CDF3_INT_STAT_COLOR_FORMAT_CONVERSION_ERROR_BITWIDTH 1
// frame_transfer_finished bitfiled (RW) Reset=0
#define CAMIF_CDF3_INT_STAT_FRAME_TRANSFER_FINISHED_MASK 0x200
#define CAMIF_CDF3_INT_STAT_FRAME_TRANSFER_FINISHED_SHIFT 9 
#define CAMIF_CDF3_INT_STAT_FRAME_TRANSFER_FINISHED_BIT 0x1
#define CAMIF_CDF3_INT_STAT_FRAME_TRANSFER_FINISHED_BITWIDTH 1
// hsync_n bitfiled (RW) Reset=0
#define CAMIF_CDF3_INT_STAT_HSYNC_N_MASK         0x400
#define CAMIF_CDF3_INT_STAT_HSYNC_N_SHIFT        10 
#define CAMIF_CDF3_INT_STAT_HSYNC_N_BIT          0x1
#define CAMIF_CDF3_INT_STAT_HSYNC_N_BITWIDTH     1
// vsync bitfiled (RW) Reset=0
#define CAMIF_CDF3_INT_STAT_VSYNC_MASK           0x800
#define CAMIF_CDF3_INT_STAT_VSYNC_SHIFT          11 
#define CAMIF_CDF3_INT_STAT_VSYNC_BIT            0x1
#define CAMIF_CDF3_INT_STAT_VSYNC_BITWIDTH       1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF3_INT_STAT_RESERVED_MASK        0xFFFFF000
#define CAMIF_CDF3_INT_STAT_RESERVED_SHIFT       12 
#define CAMIF_CDF3_INT_STAT_RESERVED_BIT         0xFFFFF
#define CAMIF_CDF3_INT_STAT_RESERVED_BITWIDTH    20
// CDF3_INT_MASK Register
#define CAMIF_CDF3_INT_MASK_OFS                  0x00002C20
// mask_no_frame_end_error bitfiled (RW) Reset=0
#define CAMIF_CDF3_INT_MASK_MASK_NO_FRAME_END_ERROR_MASK 0x1
#define CAMIF_CDF3_INT_MASK_MASK_NO_FRAME_END_ERROR_SHIFT 0 
#define CAMIF_CDF3_INT_MASK_MASK_NO_FRAME_END_ERROR_BIT 0x1
#define CAMIF_CDF3_INT_MASK_MASK_NO_FRAME_END_ERROR_BITWIDTH 1
// mask_input_width_error bitfiled (RW) Reset=0
#define CAMIF_CDF3_INT_MASK_MASK_INPUT_WIDTH_ERROR_MASK 0x2
#define CAMIF_CDF3_INT_MASK_MASK_INPUT_WIDTH_ERROR_SHIFT 1 
#define CAMIF_CDF3_INT_MASK_MASK_INPUT_WIDTH_ERROR_BIT 0x1
#define CAMIF_CDF3_INT_MASK_MASK_INPUT_WIDTH_ERROR_BITWIDTH 1
// mask_input_height_error bitfiled (RW) Reset=0
#define CAMIF_CDF3_INT_MASK_MASK_INPUT_HEIGHT_ERROR_MASK 0x4
#define CAMIF_CDF3_INT_MASK_MASK_INPUT_HEIGHT_ERROR_SHIFT 2 
#define CAMIF_CDF3_INT_MASK_MASK_INPUT_HEIGHT_ERROR_BIT 0x1
#define CAMIF_CDF3_INT_MASK_MASK_INPUT_HEIGHT_ERROR_BITWIDTH 1
// mask_input_color_format_error bitfiled (RW) Reset=0
#define CAMIF_CDF3_INT_MASK_MASK_INPUT_COLOR_FORMAT_ERROR_MASK 0x8
#define CAMIF_CDF3_INT_MASK_MASK_INPUT_COLOR_FORMAT_ERROR_SHIFT 3 
#define CAMIF_CDF3_INT_MASK_MASK_INPUT_COLOR_FORMAT_ERROR_BIT 0x1
#define CAMIF_CDF3_INT_MASK_MASK_INPUT_COLOR_FORMAT_ERROR_BITWIDTH 1
// mask_cr_bus_congestion_error bitfiled (RW) Reset=0
#define CAMIF_CDF3_INT_MASK_MASK_CR_BUS_CONGESTION_ERROR_MASK 0x10
#define CAMIF_CDF3_INT_MASK_MASK_CR_BUS_CONGESTION_ERROR_SHIFT 4 
#define CAMIF_CDF3_INT_MASK_MASK_CR_BUS_CONGESTION_ERROR_BIT 0x1
#define CAMIF_CDF3_INT_MASK_MASK_CR_BUS_CONGESTION_ERROR_BITWIDTH 1
// mask_cb_bus_congestion_error bitfiled (RW) Reset=0
#define CAMIF_CDF3_INT_MASK_MASK_CB_BUS_CONGESTION_ERROR_MASK 0x20
#define CAMIF_CDF3_INT_MASK_MASK_CB_BUS_CONGESTION_ERROR_SHIFT 5 
#define CAMIF_CDF3_INT_MASK_MASK_CB_BUS_CONGESTION_ERROR_BIT 0x1
#define CAMIF_CDF3_INT_MASK_MASK_CB_BUS_CONGESTION_ERROR_BITWIDTH 1
// mask_y_bus_congestion_error bitfiled (RW) Reset=0
#define CAMIF_CDF3_INT_MASK_MASK_Y_BUS_CONGESTION_ERROR_MASK 0x40
#define CAMIF_CDF3_INT_MASK_MASK_Y_BUS_CONGESTION_ERROR_SHIFT 6 
#define CAMIF_CDF3_INT_MASK_MASK_Y_BUS_CONGESTION_ERROR_BIT 0x1
#define CAMIF_CDF3_INT_MASK_MASK_Y_BUS_CONGESTION_ERROR_BITWIDTH 1
// mask_memory_output_error bitfiled (RW) Reset=0
#define CAMIF_CDF3_INT_MASK_MASK_MEMORY_OUTPUT_ERROR_MASK 0x80
#define CAMIF_CDF3_INT_MASK_MASK_MEMORY_OUTPUT_ERROR_SHIFT 7 
#define CAMIF_CDF3_INT_MASK_MASK_MEMORY_OUTPUT_ERROR_BIT 0x1
#define CAMIF_CDF3_INT_MASK_MASK_MEMORY_OUTPUT_ERROR_BITWIDTH 1
// mask_color_format_conversion_error bitfiled (RW) Reset=0
#define CAMIF_CDF3_INT_MASK_MASK_COLOR_FORMAT_CONVERSION_ERROR_MASK 0x100
#define CAMIF_CDF3_INT_MASK_MASK_COLOR_FORMAT_CONVERSION_ERROR_SHIFT 8 
#define CAMIF_CDF3_INT_MASK_MASK_COLOR_FORMAT_CONVERSION_ERROR_BIT 0x1
#define CAMIF_CDF3_INT_MASK_MASK_COLOR_FORMAT_CONVERSION_ERROR_BITWIDTH 1
// mask_frame_transfer_finished bitfiled (RW) Reset=0
#define CAMIF_CDF3_INT_MASK_MASK_FRAME_TRANSFER_FINISHED_MASK 0x200
#define CAMIF_CDF3_INT_MASK_MASK_FRAME_TRANSFER_FINISHED_SHIFT 9 
#define CAMIF_CDF3_INT_MASK_MASK_FRAME_TRANSFER_FINISHED_BIT 0x1
#define CAMIF_CDF3_INT_MASK_MASK_FRAME_TRANSFER_FINISHED_BITWIDTH 1
// mask_hsync_n bitfiled (RW) Reset=0
#define CAMIF_CDF3_INT_MASK_MASK_HSYNC_N_MASK    0x400
#define CAMIF_CDF3_INT_MASK_MASK_HSYNC_N_SHIFT   10 
#define CAMIF_CDF3_INT_MASK_MASK_HSYNC_N_BIT     0x1
#define CAMIF_CDF3_INT_MASK_MASK_HSYNC_N_BITWIDTH 1
// mask_vsync bitfiled (RW) Reset=0
#define CAMIF_CDF3_INT_MASK_MASK_VSYNC_MASK      0x800
#define CAMIF_CDF3_INT_MASK_MASK_VSYNC_SHIFT     11 
#define CAMIF_CDF3_INT_MASK_MASK_VSYNC_BIT       0x1
#define CAMIF_CDF3_INT_MASK_MASK_VSYNC_BITWIDTH  1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF3_INT_MASK_RESERVED_MASK        0xFFFFF000
#define CAMIF_CDF3_INT_MASK_RESERVED_SHIFT       12 
#define CAMIF_CDF3_INT_MASK_RESERVED_BIT         0xFFFFF
#define CAMIF_CDF3_INT_MASK_RESERVED_BITWIDTH    20
// CDF3_INT_HSYNCN_LINENUM Register
#define CAMIF_CDF3_INT_HSYNCN_LINENUM_OFS        0x00002C24
// linenum bitfiled (RW) Reset=0
#define CAMIF_CDF3_INT_HSYNCN_LINENUM_LINENUM_MASK 0x3FFF
#define CAMIF_CDF3_INT_HSYNCN_LINENUM_LINENUM_SHIFT 0 
#define CAMIF_CDF3_INT_HSYNCN_LINENUM_LINENUM_BIT 0x3FFF
#define CAMIF_CDF3_INT_HSYNCN_LINENUM_LINENUM_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF3_INT_HSYNCN_LINENUM_RESERVED_MASK 0xFFFFC000
#define CAMIF_CDF3_INT_HSYNCN_LINENUM_RESERVED_SHIFT 14 
#define CAMIF_CDF3_INT_HSYNCN_LINENUM_RESERVED_BIT 0x3FFFF
#define CAMIF_CDF3_INT_HSYNCN_LINENUM_RESERVED_BITWIDTH 18
// CDF3_RECEIVED_COLOR_FORMAT Register
#define CAMIF_CDF3_RECEIVED_COLOR_FORMAT_OFS     0x00002C28
// received_color_format bitfiled (RO) Reset=0
#define CAMIF_CDF3_RECEIVED_COLOR_FORMAT_RECEIVED_COLOR_FORMAT_MASK 0x3F
#define CAMIF_CDF3_RECEIVED_COLOR_FORMAT_RECEIVED_COLOR_FORMAT_SHIFT 0 
#define CAMIF_CDF3_RECEIVED_COLOR_FORMAT_RECEIVED_COLOR_FORMAT_BIT 0x3F
#define CAMIF_CDF3_RECEIVED_COLOR_FORMAT_RECEIVED_COLOR_FORMAT_BITWIDTH 6
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF3_RECEIVED_COLOR_FORMAT_RESERVED_MASK 0xFFFFFFC0
#define CAMIF_CDF3_RECEIVED_COLOR_FORMAT_RESERVED_SHIFT 6 
#define CAMIF_CDF3_RECEIVED_COLOR_FORMAT_RESERVED_BIT 0x3FFFFFF
#define CAMIF_CDF3_RECEIVED_COLOR_FORMAT_RESERVED_BITWIDTH 26
// CDF3_RECEIVED_IMAGE_SIZE Register
#define CAMIF_CDF3_RECEIVED_IMAGE_SIZE_OFS       0x00002C2C
// received_image_width bitfiled (RO) Reset=0
#define CAMIF_CDF3_RECEIVED_IMAGE_SIZE_RECEIVED_IMAGE_WIDTH_MASK 0xFFFF
#define CAMIF_CDF3_RECEIVED_IMAGE_SIZE_RECEIVED_IMAGE_WIDTH_SHIFT 0 
#define CAMIF_CDF3_RECEIVED_IMAGE_SIZE_RECEIVED_IMAGE_WIDTH_BIT 0xFFFF
#define CAMIF_CDF3_RECEIVED_IMAGE_SIZE_RECEIVED_IMAGE_WIDTH_BITWIDTH 16
// received_image_height bitfiled (RO) Reset=0
#define CAMIF_CDF3_RECEIVED_IMAGE_SIZE_RECEIVED_IMAGE_HEIGHT_MASK 0x3FFF0000
#define CAMIF_CDF3_RECEIVED_IMAGE_SIZE_RECEIVED_IMAGE_HEIGHT_SHIFT 16 
#define CAMIF_CDF3_RECEIVED_IMAGE_SIZE_RECEIVED_IMAGE_HEIGHT_BIT 0x3FFF
#define CAMIF_CDF3_RECEIVED_IMAGE_SIZE_RECEIVED_IMAGE_HEIGHT_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF3_RECEIVED_IMAGE_SIZE_RESERVED_MASK 0xC0000000
#define CAMIF_CDF3_RECEIVED_IMAGE_SIZE_RESERVED_SHIFT 30 
#define CAMIF_CDF3_RECEIVED_IMAGE_SIZE_RESERVED_BIT 0x3
#define CAMIF_CDF3_RECEIVED_IMAGE_SIZE_RESERVED_BITWIDTH 2
// CDF3_SKIP_FRAME_DB Register
#define CAMIF_CDF3_SKIP_FRAME_DB_OFS             0x00002D04
// skip_frame_db bitfiled (RO) Reset=0
#define CAMIF_CDF3_SKIP_FRAME_DB_SKIP_FRAME_DB_MASK 0x1
#define CAMIF_CDF3_SKIP_FRAME_DB_SKIP_FRAME_DB_SHIFT 0 
#define CAMIF_CDF3_SKIP_FRAME_DB_SKIP_FRAME_DB_BIT 0x1
#define CAMIF_CDF3_SKIP_FRAME_DB_SKIP_FRAME_DB_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF3_SKIP_FRAME_DB_RESERVED_MASK   0xFFFFFFFE
#define CAMIF_CDF3_SKIP_FRAME_DB_RESERVED_SHIFT  1 
#define CAMIF_CDF3_SKIP_FRAME_DB_RESERVED_BIT    0x7FFFFFFF
#define CAMIF_CDF3_SKIP_FRAME_DB_RESERVED_BITWIDTH 31
// CDF3_SELECT_INPUT_PORT_DB Register
#define CAMIF_CDF3_SELECT_INPUT_PORT_DB_OFS      0x00002D08
// select_input_port_db bitfiled (RO) Reset=0
#define CAMIF_CDF3_SELECT_INPUT_PORT_DB_SELECT_INPUT_PORT_DB_MASK 0x1
#define CAMIF_CDF3_SELECT_INPUT_PORT_DB_SELECT_INPUT_PORT_DB_SHIFT 0 
#define CAMIF_CDF3_SELECT_INPUT_PORT_DB_SELECT_INPUT_PORT_DB_BIT 0x1
#define CAMIF_CDF3_SELECT_INPUT_PORT_DB_SELECT_INPUT_PORT_DB_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF3_SELECT_INPUT_PORT_DB_RESERVED_MASK 0xFFFFFFFE
#define CAMIF_CDF3_SELECT_INPUT_PORT_DB_RESERVED_SHIFT 1 
#define CAMIF_CDF3_SELECT_INPUT_PORT_DB_RESERVED_BIT 0x7FFFFFFF
#define CAMIF_CDF3_SELECT_INPUT_PORT_DB_RESERVED_BITWIDTH 31
// CDF3_CNTRL_INPUT_HEIGHT_DB Register
#define CAMIF_CDF3_CNTRL_INPUT_HEIGHT_DB_OFS     0x00002D0C
// input_height_db bitfiled (RO) Reset=0
#define CAMIF_CDF3_CNTRL_INPUT_HEIGHT_DB_INPUT_HEIGHT_DB_MASK 0x3FFF
#define CAMIF_CDF3_CNTRL_INPUT_HEIGHT_DB_INPUT_HEIGHT_DB_SHIFT 0 
#define CAMIF_CDF3_CNTRL_INPUT_HEIGHT_DB_INPUT_HEIGHT_DB_BIT 0x3FFF
#define CAMIF_CDF3_CNTRL_INPUT_HEIGHT_DB_INPUT_HEIGHT_DB_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF3_CNTRL_INPUT_HEIGHT_DB_RESERVED_MASK 0xFFFFC000
#define CAMIF_CDF3_CNTRL_INPUT_HEIGHT_DB_RESERVED_SHIFT 14 
#define CAMIF_CDF3_CNTRL_INPUT_HEIGHT_DB_RESERVED_BIT 0x3FFFF
#define CAMIF_CDF3_CNTRL_INPUT_HEIGHT_DB_RESERVED_BITWIDTH 18
// CDF3_CNTRL_INPUT_WIDTH_DB Register
#define CAMIF_CDF3_CNTRL_INPUT_WIDTH_DB_OFS      0x00002D10
// input_width_db bitfiled (RO) Reset=0
#define CAMIF_CDF3_CNTRL_INPUT_WIDTH_DB_INPUT_WIDTH_DB_MASK 0x3FFF
#define CAMIF_CDF3_CNTRL_INPUT_WIDTH_DB_INPUT_WIDTH_DB_SHIFT 0 
#define CAMIF_CDF3_CNTRL_INPUT_WIDTH_DB_INPUT_WIDTH_DB_BIT 0x3FFF
#define CAMIF_CDF3_CNTRL_INPUT_WIDTH_DB_INPUT_WIDTH_DB_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF3_CNTRL_INPUT_WIDTH_DB_RESERVED_MASK 0xFFFFC000
#define CAMIF_CDF3_CNTRL_INPUT_WIDTH_DB_RESERVED_SHIFT 14 
#define CAMIF_CDF3_CNTRL_INPUT_WIDTH_DB_RESERVED_BIT 0x3FFFF
#define CAMIF_CDF3_CNTRL_INPUT_WIDTH_DB_RESERVED_BITWIDTH 18
// CDF3_CNTRL_CONVERSION_DB Register
#define CAMIF_CDF3_CNTRL_CONVERSION_DB_OFS       0x00002D14
// color_format_conversion_db bitfiled (RO) Reset=0
#define CAMIF_CDF3_CNTRL_CONVERSION_DB_COLOR_FORMAT_CONVERSION_DB_MASK 0x3
#define CAMIF_CDF3_CNTRL_CONVERSION_DB_COLOR_FORMAT_CONVERSION_DB_SHIFT 0 
#define CAMIF_CDF3_CNTRL_CONVERSION_DB_COLOR_FORMAT_CONVERSION_DB_BIT 0x3
#define CAMIF_CDF3_CNTRL_CONVERSION_DB_COLOR_FORMAT_CONVERSION_DB_BITWIDTH 2
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF3_CNTRL_CONVERSION_DB_RESERVED_MASK 0xFFFFFFFC
#define CAMIF_CDF3_CNTRL_CONVERSION_DB_RESERVED_SHIFT 2 
#define CAMIF_CDF3_CNTRL_CONVERSION_DB_RESERVED_BIT 0x3FFFFFFF
#define CAMIF_CDF3_CNTRL_CONVERSION_DB_RESERVED_BITWIDTH 30
// CDF3_CNTRL_MEMORY_OUTPUT_DB Register
#define CAMIF_CDF3_CNTRL_MEMORY_OUTPUT_DB_OFS    0x00002D18
// memory_output_format_db bitfiled (RO) Reset=0
#define CAMIF_CDF3_CNTRL_MEMORY_OUTPUT_DB_MEMORY_OUTPUT_FORMAT_DB_MASK 0x3
#define CAMIF_CDF3_CNTRL_MEMORY_OUTPUT_DB_MEMORY_OUTPUT_FORMAT_DB_SHIFT 0 
#define CAMIF_CDF3_CNTRL_MEMORY_OUTPUT_DB_MEMORY_OUTPUT_FORMAT_DB_BIT 0x3
#define CAMIF_CDF3_CNTRL_MEMORY_OUTPUT_DB_MEMORY_OUTPUT_FORMAT_DB_BITWIDTH 2
// reserved3 bitfiled (RO) Reset=0
#define CAMIF_CDF3_CNTRL_MEMORY_OUTPUT_DB_RESERVED3_MASK 0xFC
#define CAMIF_CDF3_CNTRL_MEMORY_OUTPUT_DB_RESERVED3_SHIFT 2 
#define CAMIF_CDF3_CNTRL_MEMORY_OUTPUT_DB_RESERVED3_BIT 0x3F
#define CAMIF_CDF3_CNTRL_MEMORY_OUTPUT_DB_RESERVED3_BITWIDTH 6
// swap_yc_or_cbcr_db bitfiled (RO) Reset=0
#define CAMIF_CDF3_CNTRL_MEMORY_OUTPUT_DB_SWAP_YC_OR_CBCR_DB_MASK 0x100
#define CAMIF_CDF3_CNTRL_MEMORY_OUTPUT_DB_SWAP_YC_OR_CBCR_DB_SHIFT 8 
#define CAMIF_CDF3_CNTRL_MEMORY_OUTPUT_DB_SWAP_YC_OR_CBCR_DB_BIT 0x1
#define CAMIF_CDF3_CNTRL_MEMORY_OUTPUT_DB_SWAP_YC_OR_CBCR_DB_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CDF3_CNTRL_MEMORY_OUTPUT_DB_RESERVED2_MASK 0xFE00
#define CAMIF_CDF3_CNTRL_MEMORY_OUTPUT_DB_RESERVED2_SHIFT 9 
#define CAMIF_CDF3_CNTRL_MEMORY_OUTPUT_DB_RESERVED2_BIT 0x7F
#define CAMIF_CDF3_CNTRL_MEMORY_OUTPUT_DB_RESERVED2_BITWIDTH 7
// endian_db bitfiled (RO) Reset=0
#define CAMIF_CDF3_CNTRL_MEMORY_OUTPUT_DB_ENDIAN_DB_MASK 0x10000
#define CAMIF_CDF3_CNTRL_MEMORY_OUTPUT_DB_ENDIAN_DB_SHIFT 16 
#define CAMIF_CDF3_CNTRL_MEMORY_OUTPUT_DB_ENDIAN_DB_BIT 0x1
#define CAMIF_CDF3_CNTRL_MEMORY_OUTPUT_DB_ENDIAN_DB_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF3_CNTRL_MEMORY_OUTPUT_DB_RESERVED_MASK 0xFFFE0000
#define CAMIF_CDF3_CNTRL_MEMORY_OUTPUT_DB_RESERVED_SHIFT 17 
#define CAMIF_CDF3_CNTRL_MEMORY_OUTPUT_DB_RESERVED_BIT 0x7FFF
#define CAMIF_CDF3_CNTRL_MEMORY_OUTPUT_DB_RESERVED_BITWIDTH 15
// CDF3_INT_HSYNCN_LINENUM_DB Register
#define CAMIF_CDF3_INT_HSYNCN_LINENUM_DB_OFS     0x00002D24
// linenum_db bitfiled (RO) Reset=0
#define CAMIF_CDF3_INT_HSYNCN_LINENUM_DB_LINENUM_DB_MASK 0x3FFF
#define CAMIF_CDF3_INT_HSYNCN_LINENUM_DB_LINENUM_DB_SHIFT 0 
#define CAMIF_CDF3_INT_HSYNCN_LINENUM_DB_LINENUM_DB_BIT 0x3FFF
#define CAMIF_CDF3_INT_HSYNCN_LINENUM_DB_LINENUM_DB_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDF3_INT_HSYNCN_LINENUM_DB_RESERVED_MASK 0xFFFFC000
#define CAMIF_CDF3_INT_HSYNCN_LINENUM_DB_RESERVED_SHIFT 14 
#define CAMIF_CDF3_INT_HSYNCN_LINENUM_DB_RESERVED_BIT 0x3FFFF
#define CAMIF_CDF3_INT_HSYNCN_LINENUM_DB_RESERVED_BITWIDTH 18
// CDPHY_LANE_CONFIG Register
#define CAMIF_CDPHY_LANE_CONFIG_OFS              0x00003000
// lane_config bitfiled (RW) Reset=0
#define CAMIF_CDPHY_LANE_CONFIG_LANE_CONFIG_MASK 0x7
#define CAMIF_CDPHY_LANE_CONFIG_LANE_CONFIG_SHIFT 0 
#define CAMIF_CDPHY_LANE_CONFIG_LANE_CONFIG_BIT  0x7
#define CAMIF_CDPHY_LANE_CONFIG_LANE_CONFIG_BITWIDTH 3
// reserved bitfiled (RO) Reset=0
#define CAMIF_CDPHY_LANE_CONFIG_RESERVED_MASK    0xFFFFFFF8
#define CAMIF_CDPHY_LANE_CONFIG_RESERVED_SHIFT   3 
#define CAMIF_CDPHY_LANE_CONFIG_RESERVED_BIT     0x1FFFFFFF
#define CAMIF_CDPHY_LANE_CONFIG_RESERVED_BITWIDTH 29
// CAMIF_INT_SRC_SUB_MOD Register
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_OFS          0x00003400
// irq_camif_cvdmac bitfiled (RO) Reset=0
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_CVDMAC_MASK 0x1
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_CVDMAC_SHIFT 0 
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_CVDMAC_BIT 0x1
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_CVDMAC_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_RESERVED2_MASK 0xFE
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_RESERVED2_SHIFT 1 
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_RESERVED2_BIT 0x7F
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_RESERVED2_BITWIDTH 7
// irq_camif_csidf0 bitfiled (RO) Reset=0
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_CSIDF0_MASK 0x100
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_CSIDF0_SHIFT 8 
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_CSIDF0_BIT 0x1
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_CSIDF0_BITWIDTH 1
// irq_camif_csidf1 bitfiled (RO) Reset=0
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_CSIDF1_MASK 0x200
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_CSIDF1_SHIFT 9 
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_CSIDF1_BIT 0x1
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_CSIDF1_BITWIDTH 1
// irq_camif_csidf2 bitfiled (RO) Reset=0
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_CSIDF2_MASK 0x400
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_CSIDF2_SHIFT 10 
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_CSIDF2_BIT 0x1
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_CSIDF2_BITWIDTH 1
// irq_camif_csidf3 bitfiled (RO) Reset=0
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_CSIDF3_MASK 0x800
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_CSIDF3_SHIFT 11 
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_CSIDF3_BIT 0x1
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_CSIDF3_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_RESERVED_MASK 0xF000
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_RESERVED_SHIFT 12 
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_RESERVED_BIT 0xF
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_RESERVED_BITWIDTH 4
// irq_camif_LNGPKTINT_csirx0 bitfiled (RO) Reset=0
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_LNGPKTINT_CSIRX0_MASK 0x10000
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_LNGPKTINT_CSIRX0_SHIFT 16 
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_LNGPKTINT_CSIRX0_BIT 0x1
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_LNGPKTINT_CSIRX0_BITWIDTH 1
// irq_camif_SHTPKTINT_csirx0 bitfiled (RO) Reset=0
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_SHTPKTINT_CSIRX0_MASK 0x20000
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_SHTPKTINT_CSIRX0_SHIFT 17 
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_SHTPKTINT_CSIRX0_BIT 0x1
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_SHTPKTINT_CSIRX0_BITWIDTH 1
// irq_camif_RXERRINT_csirx0 bitfiled (RO) Reset=0
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_RXERRINT_CSIRX0_MASK 0x40000
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_RXERRINT_CSIRX0_SHIFT 18 
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_RXERRINT_CSIRX0_BIT 0x1
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_RXERRINT_CSIRX0_BITWIDTH 1
// irq_camif_LPRXSTATEINT_csirx0 bitfiled (RO) Reset=0
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_LPRXSTATEINT_CSIRX0_MASK 0x80000
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_LPRXSTATEINT_CSIRX0_SHIFT 19 
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_LPRXSTATEINT_CSIRX0_BIT 0x1
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_LPRXSTATEINT_CSIRX0_BITWIDTH 1
// irq_camif_LNGPKTINT_csirx1 bitfiled (RO) Reset=0
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_LNGPKTINT_CSIRX1_MASK 0x100000
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_LNGPKTINT_CSIRX1_SHIFT 20 
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_LNGPKTINT_CSIRX1_BIT 0x1
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_LNGPKTINT_CSIRX1_BITWIDTH 1
// irq_camif_SHTPKTINT_csirx1 bitfiled (RO) Reset=0
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_SHTPKTINT_CSIRX1_MASK 0x200000
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_SHTPKTINT_CSIRX1_SHIFT 21 
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_SHTPKTINT_CSIRX1_BIT 0x1
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_SHTPKTINT_CSIRX1_BITWIDTH 1
// irq_camif_RXERRINT_csirx1 bitfiled (RO) Reset=0
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_RXERRINT_CSIRX1_MASK 0x400000
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_RXERRINT_CSIRX1_SHIFT 22 
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_RXERRINT_CSIRX1_BIT 0x1
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_RXERRINT_CSIRX1_BITWIDTH 1
// irq_camif_LPRXSTATEINT_csirx1 bitfiled (RO) Reset=0
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_LPRXSTATEINT_CSIRX1_MASK 0x800000
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_LPRXSTATEINT_CSIRX1_SHIFT 23 
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_LPRXSTATEINT_CSIRX1_BIT 0x1
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_LPRXSTATEINT_CSIRX1_BITWIDTH 1
// irq_camif_LNGPKTINT_csirx2 bitfiled (RO) Reset=0
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_LNGPKTINT_CSIRX2_MASK 0x1000000
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_LNGPKTINT_CSIRX2_SHIFT 24 
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_LNGPKTINT_CSIRX2_BIT 0x1
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_LNGPKTINT_CSIRX2_BITWIDTH 1
// irq_camif_SHTPKTINT_csirx2 bitfiled (RO) Reset=0
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_SHTPKTINT_CSIRX2_MASK 0x2000000
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_SHTPKTINT_CSIRX2_SHIFT 25 
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_SHTPKTINT_CSIRX2_BIT 0x1
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_SHTPKTINT_CSIRX2_BITWIDTH 1
// irq_camif_RXERRINT_csirx2 bitfiled (RO) Reset=0
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_RXERRINT_CSIRX2_MASK 0x4000000
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_RXERRINT_CSIRX2_SHIFT 26 
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_RXERRINT_CSIRX2_BIT 0x1
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_RXERRINT_CSIRX2_BITWIDTH 1
// irq_camif_LPRXSTATEINT_csirx2 bitfiled (RO) Reset=0
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_LPRXSTATEINT_CSIRX2_MASK 0x8000000
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_LPRXSTATEINT_CSIRX2_SHIFT 27 
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_LPRXSTATEINT_CSIRX2_BIT 0x1
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_LPRXSTATEINT_CSIRX2_BITWIDTH 1
// irq_camif_LNGPKTINT_csirx3 bitfiled (RO) Reset=0
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_LNGPKTINT_CSIRX3_MASK 0x10000000
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_LNGPKTINT_CSIRX3_SHIFT 28 
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_LNGPKTINT_CSIRX3_BIT 0x1
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_LNGPKTINT_CSIRX3_BITWIDTH 1
// irq_camif_SHTPKTINT_csirx3 bitfiled (RO) Reset=0
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_SHTPKTINT_CSIRX3_MASK 0x20000000
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_SHTPKTINT_CSIRX3_SHIFT 29 
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_SHTPKTINT_CSIRX3_BIT 0x1
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_SHTPKTINT_CSIRX3_BITWIDTH 1
// irq_camif_RXERRINT_csirx3 bitfiled (RO) Reset=0
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_RXERRINT_CSIRX3_MASK 0x40000000
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_RXERRINT_CSIRX3_SHIFT 30 
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_RXERRINT_CSIRX3_BIT 0x1
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_RXERRINT_CSIRX3_BITWIDTH 1
// irq_camif_LPRXSTATEINT_csirx3 bitfiled (RO) Reset=0
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_LPRXSTATEINT_CSIRX3_MASK 0x80000000
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_LPRXSTATEINT_CSIRX3_SHIFT 31 
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_LPRXSTATEINT_CSIRX3_BIT 0x1
#define CAMIF_CAMIF_INT_SRC_SUB_MOD_IRQ_CAMIF_LPRXSTATEINT_CSIRX3_BITWIDTH 1

#ifdef __cplusplus
}
#endif /* __cplusplus */

#endif /* _CAMIF_REG_DEF_H */
