##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_4
		4.3::Critical Path Report for Clock_5
		4.4::Critical Path Report for CyBUS_CLK
		4.5::Critical Path Report for UART_RPi_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_RPi_IntClock:R)
		5.3::Critical Path Report for (Clock_4:R vs. Clock_4:R)
		5.4::Critical Path Report for (Clock_5:R vs. Clock_5:R)
		5.5::Critical Path Report for (UART_RPi_IntClock:R vs. UART_RPi_IntClock:R)
		5.6::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 10
Clock: Clock_1                    | Frequency: 46.06 MHz  | Target: 0.32 MHz   | 
Clock: Clock_4                    | Frequency: 38.35 MHz  | Target: 0.50 MHz   | 
Clock: Clock_5                    | Frequency: 43.09 MHz  | Target: 0.50 MHz   | 
Clock: CyBUS_CLK                  | Frequency: 47.37 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 
Clock: UART_RPi_IntClock          | Frequency: 51.14 MHz  | Target: 0.46 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1            Clock_1            3.125e+006       3103289     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_4            Clock_4            2e+006           1973922     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_5            Clock_5            2e+006           1976795     N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          CyBUS_CLK          41666.7          20555       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          UART_RPi_IntClock  41666.7          30058       N/A              N/A         N/A              N/A         N/A              N/A         
UART_RPi_IntClock  UART_RPi_IntClock  2.16667e+006     2147112     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name      Setup to Clk  Clock Name:Phase  
-------------  ------------  ----------------  
Echo_L(0)_PAD  37611         CyBUS_CLK:R       
Echo_R(0)_PAD  37032         CyBUS_CLK:R       
Quad1A(0)_PAD  16105         Clock_4:R         
Quad1B(0)_PAD  21898         Clock_4:R         
Quad2A(0)_PAD  17587         Clock_5:R         
Quad2B(0)_PAD  15930         Clock_5:R         


                       3.2::Clock to Out
                       -----------------

Port Name         Clock to Out  Clock Name:Phase             
----------------  ------------  ---------------------------  
RPi_Tx(0)_PAD     34062         UART_RPi_IntClock:R          
SCL_1(0)_PAD:out  21217         CyBUS_CLK(fixed-function):R  
SDA_1(0)_PAD:out  20640         CyBUS_CLK(fixed-function):R  
SG90(0)_PAD       22875         Clock_1:R                    
STP_0(0)_PAD      23544         CyBUS_CLK:R                  
STP_1(0)_PAD      23926         CyBUS_CLK:R                  
STP_2(0)_PAD      23098         CyBUS_CLK:R                  
STP_3(0)_PAD      22620         CyBUS_CLK:R                  
TB_EN(0)_PAD      23940         CyBUS_CLK:R                  
TB_ENB(0)_PAD     25130         CyBUS_CLK:R                  
TB_PWM1(0)_PAD    23768         Clock_1:R                    
TB_PWM2(0)_PAD    23986         Clock_1:R                    
TB_PWM3(0)_PAD    25301         Clock_1:R                    
TB_PWM4(0)_PAD    24968         Clock_1:R                    
Trig_L(0)_PAD     23717         CyBUS_CLK:R                  
Trig_R(0)_PAD     24392         CyBUS_CLK:R                  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 46.06 MHz | Target: 0.32 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_0\/q
Path End       : Net_240/main_4
Capture Clock  : Net_240/clock_0
Path slack     : 3103289p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18201
-------------------------------------   ----- 
End-of-path arrival time (ps)           18201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_0\/clock_0                                 macrocell50         0      0  RISE       1

Data path
pin name                            model name     delay     AT    slack  edge  Fanout
----------------------------------  -------------  -----  -----  -------  ----  ------
\QuadPWM:toggle_0\/q                macrocell50     1250   1250  3103289  RISE       1
\QuadPWM:PwmDatapath:u0\/cs_addr_0  datapathcell3   8324   9574  3103289  RISE       1
\QuadPWM:PwmDatapath:u0\/ce1_comb   datapathcell3   6000  15574  3103289  RISE       1
Net_240/main_4                      macrocell48     2627  18201  3103289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_240/clock_0                                            macrocell48         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_4
*************************************
Clock: Clock_4
Frequency: 38.35 MHz | Target: 0.50 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 1973922p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                 1995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21848
-------------------------------------   ----- 
End-of-path arrival time (ps)           21848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell13      0      0  RISE       1

Data path
pin name                                                   model name      delay     AT    slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell13    760    760  1973922  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell14      0    760  1973922  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell14   2740   3500  1973922  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:reload\/main_1                macrocell15      5386   8886  1973922  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:reload\/q                     macrocell15      3350  12236  1973922  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell13   4483  16718  1973922  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell13   5130  21848  1973922  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell14      0  21848  1973922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell14      0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_5
*************************************
Clock: Clock_5
Frequency: 43.09 MHz | Target: 0.50 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1260\/q
Path End       : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 1976795p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                 1995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18975
-------------------------------------   ----- 
End-of-path arrival time (ps)           18975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1260\/clock_0                              macrocell97         0      0  RISE       1

Data path
pin name                                                   model name      delay     AT    slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1260\/q                                    macrocell97      1250   1250  1976795  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:reload\/main_0                macrocell24      6450   7700  1976795  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:reload\/q                     macrocell24      3350  11050  1976795  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell21   2795  13845  1976795  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell21   5130  18975  1976795  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell22      0  18975  1976795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell22      0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 47.37 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_L:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_L:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 20555p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16882
-------------------------------------   ----- 
End-of-path arrival time (ps)           16882
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  20555  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  20555  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  20555  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  20555  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  20555  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3742   8452  20555  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell7   5130  13582  20555  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/ci         datapathcell8      0  13582  20555  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell8   3300  16882  20555  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/ci         datapathcell9      0  16882  20555  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell9       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for UART_RPi_IntClock
***********************************************
Clock: UART_RPi_IntClock
Frequency: 51.14 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_3\/q
Path End       : \UART_RPi:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_RPi:BUART:sRX:RxBitCounter\/clock
Path slack     : 2147112p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14194
-------------------------------------   ----- 
End-of-path arrival time (ps)           14194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_3\/q            macrocell61   1250   1250  2147112  RISE       1
\UART_RPi:BUART:rx_counter_load\/main_2  macrocell6    5945   7195  2147112  RISE       1
\UART_RPi:BUART:rx_counter_load\/q       macrocell6    3350  10545  2147112  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/load   count7cell    3649  14194  2147112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_L:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_L:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 20555p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16882
-------------------------------------   ----- 
End-of-path arrival time (ps)           16882
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  20555  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  20555  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  20555  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  20555  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  20555  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3742   8452  20555  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell7   5130  13582  20555  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/ci         datapathcell8      0  13582  20555  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell8   3300  16882  20555  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/ci         datapathcell9      0  16882  20555  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell9       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_RPi_IntClock:R)
*******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RPi_RX(0)/fb
Path End       : \UART_RPi:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_RPi:BUART:sRX:RxShifter:u0\/clock
Path slack     : 30058p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_RPi_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8139
-------------------------------------   ---- 
End-of-path arrival time (ps)           8139
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RPi_RX(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
RPi_RX(0)/fb                                iocell14        2515   2515  30058  RISE       1
\UART_RPi:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   5624   8139  30058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1


5.3::Critical Path Report for (Clock_4:R vs. Clock_4:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 1973922p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                 1995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21848
-------------------------------------   ----- 
End-of-path arrival time (ps)           21848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell13      0      0  RISE       1

Data path
pin name                                                   model name      delay     AT    slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell13    760    760  1973922  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell14      0    760  1973922  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell14   2740   3500  1973922  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:reload\/main_1                macrocell15      5386   8886  1973922  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:reload\/q                     macrocell15      3350  12236  1973922  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell13   4483  16718  1973922  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell13   5130  21848  1973922  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell14      0  21848  1973922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell14      0      0  RISE       1


5.4::Critical Path Report for (Clock_5:R vs. Clock_5:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1260\/q
Path End       : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 1976795p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                 1995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18975
-------------------------------------   ----- 
End-of-path arrival time (ps)           18975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1260\/clock_0                              macrocell97         0      0  RISE       1

Data path
pin name                                                   model name      delay     AT    slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1260\/q                                    macrocell97      1250   1250  1976795  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:reload\/main_0                macrocell24      6450   7700  1976795  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:reload\/q                     macrocell24      3350  11050  1976795  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell21   2795  13845  1976795  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell21   5130  18975  1976795  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell22      0  18975  1976795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell22      0      0  RISE       1


5.5::Critical Path Report for (UART_RPi_IntClock:R vs. UART_RPi_IntClock:R)
***************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_3\/q
Path End       : \UART_RPi:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_RPi:BUART:sRX:RxBitCounter\/clock
Path slack     : 2147112p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14194
-------------------------------------   ----- 
End-of-path arrival time (ps)           14194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_3\/q            macrocell61   1250   1250  2147112  RISE       1
\UART_RPi:BUART:rx_counter_load\/main_2  macrocell6    5945   7195  2147112  RISE       1
\UART_RPi:BUART:rx_counter_load\/q       macrocell6    3350  10545  2147112  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/load   count7cell    3649  14194  2147112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1


5.6::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_0\/q
Path End       : Net_240/main_4
Capture Clock  : Net_240/clock_0
Path slack     : 3103289p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18201
-------------------------------------   ----- 
End-of-path arrival time (ps)           18201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_0\/clock_0                                 macrocell50         0      0  RISE       1

Data path
pin name                            model name     delay     AT    slack  edge  Fanout
----------------------------------  -------------  -----  -----  -------  ----  ------
\QuadPWM:toggle_0\/q                macrocell50     1250   1250  3103289  RISE       1
\QuadPWM:PwmDatapath:u0\/cs_addr_0  datapathcell3   8324   9574  3103289  RISE       1
\QuadPWM:PwmDatapath:u0\/ce1_comb   datapathcell3   6000  15574  3103289  RISE       1
Net_240/main_4                      macrocell48     2627  18201  3103289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_240/clock_0                                            macrocell48         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_L:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_L:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 20555p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16882
-------------------------------------   ----- 
End-of-path arrival time (ps)           16882
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  20555  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  20555  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  20555  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  20555  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  20555  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3742   8452  20555  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell7   5130  13582  20555  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/ci         datapathcell8      0  13582  20555  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell8   3300  16882  20555  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/ci         datapathcell9      0  16882  20555  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell9       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_R:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_R:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 20563p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16874
-------------------------------------   ----- 
End-of-path arrival time (ps)           16874
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    760    760  20563  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    760  20563  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11   1210   1970  20563  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1970  20563  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   2740   4710  20563  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell10   3734   8444  20563  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell10   5130  13574  20563  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/ci         datapathcell11      0  13574  20563  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell11   3300  16874  20563  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/ci         datapathcell12      0  16874  20563  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell12      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \US_Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \US_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 20617p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16820
-------------------------------------   ----- 
End-of-path arrival time (ps)           16820
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell18      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\US_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell18    760    760  20617  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell19      0    760  20617  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell19   1210   1970  20617  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell20      0   1970  20617  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell20   2740   4710  20617  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell18   3680   8390  20617  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell18   5130  13520  20617  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell19      0  13520  20617  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell19   3300  16820  20617  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/ci         datapathcell20      0  16820  20617  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell20      0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD1_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \QD1_Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \QD1_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 20982p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16455
-------------------------------------   ----- 
End-of-path arrival time (ps)           16455
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell15      0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell15    760    760  20982  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell16      0    760  20982  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell16   1210   1970  20982  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell17      0   1970  20982  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell17   2740   4710  20982  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell15   3315   8025  20982  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell15   5130  13155  20982  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell16      0  13155  20982  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell16   3300  16455  20982  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/ci         datapathcell17      0  16455  20982  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell17      0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD1_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \QD1_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \QD1_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 23023p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18143
-------------------------------------   ----- 
End-of-path arrival time (ps)           18143
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell15      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell15    760    760  20982  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell16      0    760  20982  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell16   1210   1970  20982  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell17      0   1970  20982  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell17   2740   4710  20982  RISE       1
\QD1_Timer:TimerUDB:status_tc\/main_1         macrocell22      5728  10438  23023  RISE       1
\QD1_Timer:TimerUDB:status_tc\/q              macrocell22      3350  13788  23023  RISE       1
\QD1_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell8     4355  18143  23023  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:rstSts:stsreg\/clock                    statusicell8        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_L:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \Timer_L:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 23855p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13582
-------------------------------------   ----- 
End-of-path arrival time (ps)           13582
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  20555  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  20555  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  20555  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  20555  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  20555  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3742   8452  20555  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell7   5130  13582  20555  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/ci         datapathcell8      0  13582  23855  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/clock                    datapathcell8       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_R:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \Timer_R:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 23863p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13574
-------------------------------------   ----- 
End-of-path arrival time (ps)           13574
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    760    760  20563  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    760  20563  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11   1210   1970  20563  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1970  20563  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   2740   4710  20563  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell10   3734   8444  20563  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell10   5130  13574  20563  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/ci         datapathcell11      0  13574  23863  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/clock                    datapathcell11      0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \US_Timer:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \US_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 23917p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13520
-------------------------------------   ----- 
End-of-path arrival time (ps)           13520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell18      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\US_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell18    760    760  20617  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell19      0    760  20617  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell19   1210   1970  20617  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell20      0   1970  20617  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell20   2740   4710  20617  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell18   3680   8390  20617  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell18   5130  13520  20617  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell19      0  13520  23917  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/clock                   datapathcell19      0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD1_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \QD1_Timer:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \QD1_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 24282p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13155
-------------------------------------   ----- 
End-of-path arrival time (ps)           13155
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell15      0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell15    760    760  20982  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell16      0    760  20982  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell16   1210   1970  20982  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell17      0   1970  20982  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell17   2740   4710  20982  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell15   3315   8025  20982  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell15   5130  13155  20982  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell16      0  13155  24282  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell16      0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:capture_last\/q
Path End       : \Timer_R:TimerUDB:sT24:timerdp:u2\/f0_load
Capture Clock  : \Timer_R:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 26300p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12237
-------------------------------------   ----- 
End-of-path arrival time (ps)           12237
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:capture_last\/clock_0                     macrocell69         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:capture_last\/q           macrocell69      1250   1250  26300  RISE       1
\Timer_R:TimerUDB:capt_fifo_load\/main_2    macrocell12      3934   5184  26300  RISE       1
\Timer_R:TimerUDB:capt_fifo_load\/q         macrocell12      3350   8534  26300  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/f0_load  datapathcell12   3703  12237  26300  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell12      0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD1_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : Net_315/main_1
Capture Clock  : Net_315/clock_0
Path slack     : 26393p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11764
-------------------------------------   ----- 
End-of-path arrival time (ps)           11764
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell15      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell15    760    760  20982  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell16      0    760  20982  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell16   1210   1970  20982  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell17      0   1970  20982  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell17   2740   4710  20982  RISE       1
Net_315/main_1                                macrocell85      7054  11764  26393  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_315/clock_0                                             macrocell85         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_315/q
Path End       : \QD1_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_2
Capture Clock  : \QD1_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 26540p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9067
-------------------------------------   ---- 
End-of-path arrival time (ps)           9067
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_315/clock_0                                             macrocell85         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_315/q                                       macrocell85      1250   1250  21689  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_2  datapathcell17   7817   9067  26540  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell17      0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \US_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \US_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 26775p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8832
-------------------------------------   ---- 
End-of-path arrival time (ps)           8832
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell18      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\US_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell18    760    760  20617  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell19      0    760  20617  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell19   1210   1970  20617  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell20      0   1970  20617  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell20   2740   4710  20617  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell19   4122   8832  26775  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/clock                   datapathcell19      0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_L:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_L:TimerUDB:rstSts:stsreg\/clock
Path slack     : 27027p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14139
-------------------------------------   ----- 
End-of-path arrival time (ps)           14139
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:sT24:timerdp:u0\/z0       datapathcell7    760    760  20555  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell8      0    760  20555  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/z0       datapathcell8   1210   1970  20555  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell9      0   1970  20555  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell9   2740   4710  20555  RISE       1
\Timer_L:TimerUDB:status_tc\/main_1         macrocell10     3749   8459  27027  RISE       1
\Timer_L:TimerUDB:status_tc\/q              macrocell10     3350  11809  27027  RISE       1
\Timer_L:TimerUDB:rstSts:stsreg\/status_0   statusicell4    2330  14139  27027  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:rstSts:stsreg\/clock                      statusicell4        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_L:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_L:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27154p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8453
-------------------------------------   ---- 
End-of-path arrival time (ps)           8453
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  20555  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  20555  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  20555  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  20555  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  20555  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell8   3743   8453  27154  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/clock                    datapathcell8       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_L:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_L:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27155p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8452
-------------------------------------   ---- 
End-of-path arrival time (ps)           8452
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  20555  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  20555  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  20555  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  20555  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  20555  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3742   8452  27155  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_R:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_R:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27163p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8444
-------------------------------------   ---- 
End-of-path arrival time (ps)           8444
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    760    760  20563  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    760  20563  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11   1210   1970  20563  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1970  20563  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   2740   4710  20563  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell10   3734   8444  27163  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell10      0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_R:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_R:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27163p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8444
-------------------------------------   ---- 
End-of-path arrival time (ps)           8444
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    760    760  20563  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    760  20563  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11   1210   1970  20563  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1970  20563  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   2740   4710  20563  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell11   3734   8444  27163  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/clock                    datapathcell11      0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:capture_last\/q
Path End       : \Timer_R:TimerUDB:sT24:timerdp:u0\/f0_load
Capture Clock  : \Timer_R:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27195p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11342
-------------------------------------   ----- 
End-of-path arrival time (ps)           11342
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:capture_last\/clock_0                     macrocell69         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:capture_last\/q           macrocell69      1250   1250  26300  RISE       1
\Timer_R:TimerUDB:capt_fifo_load\/main_2    macrocell12      3934   5184  26300  RISE       1
\Timer_R:TimerUDB:capt_fifo_load\/q         macrocell12      3350   8534  26300  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/f0_load  datapathcell10   2808  11342  27195  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell10      0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:capture_last\/q
Path End       : \Timer_R:TimerUDB:sT24:timerdp:u1\/f0_load
Capture Clock  : \Timer_R:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27197p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11339
-------------------------------------   ----- 
End-of-path arrival time (ps)           11339
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:capture_last\/clock_0                     macrocell69         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:capture_last\/q           macrocell69      1250   1250  26300  RISE       1
\Timer_R:TimerUDB:capt_fifo_load\/main_2    macrocell12      3934   5184  26300  RISE       1
\Timer_R:TimerUDB:capt_fifo_load\/q         macrocell12      3350   8534  26300  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/f0_load  datapathcell11   2805  11339  27197  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/clock                    datapathcell11      0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \US_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \US_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27217p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8390
-------------------------------------   ---- 
End-of-path arrival time (ps)           8390
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell18      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\US_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell18    760    760  20617  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell19      0    760  20617  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell19   1210   1970  20617  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell20      0   1970  20617  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell20   2740   4710  20617  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell18   3680   8390  27217  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell18      0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_L:TimerUDB:sT24:timerdp:u0\/f0_load
Capture Clock  : \Timer_L:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27330p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11206
-------------------------------------   ----- 
End-of-path arrival time (ps)           11206
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5    1210   1210  23445  RISE       1
\Timer_L:TimerUDB:capt_fifo_load\/main_1               macrocell9      3100   4310  27330  RISE       1
\Timer_L:TimerUDB:capt_fifo_load\/q                    macrocell9      3350   7660  27330  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/f0_load             datapathcell7   3546  11206  27330  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_L:TimerUDB:sT24:timerdp:u1\/f0_load
Capture Clock  : \Timer_L:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27352p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11185
-------------------------------------   ----- 
End-of-path arrival time (ps)           11185
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5    1210   1210  23445  RISE       1
\Timer_L:TimerUDB:capt_fifo_load\/main_1               macrocell9      3100   4310  27330  RISE       1
\Timer_L:TimerUDB:capt_fifo_load\/q                    macrocell9      3350   7660  27330  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/f0_load             datapathcell8   3525  11185  27352  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/clock                    datapathcell8       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD1_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \QD1_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \QD1_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27442p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8164
-------------------------------------   ---- 
End-of-path arrival time (ps)           8164
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell15      0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell15    760    760  20982  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell16      0    760  20982  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell16   1210   1970  20982  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell17      0   1970  20982  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell17   2740   4710  20982  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell16   3454   8164  27442  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell16      0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \US_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \US_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 27550p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13616
-------------------------------------   ----- 
End-of-path arrival time (ps)           13616
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell18      0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\US_Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell18    760    760  20617  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell19      0    760  20617  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell19   1210   1970  20617  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell20      0   1970  20617  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell20   2740   4710  20617  RISE       1
\US_Timer:TimerUDB:status_tc\/main_1         macrocell23      3245   7955  27550  RISE       1
\US_Timer:TimerUDB:status_tc\/q              macrocell23      3350  11305  27550  RISE       1
\US_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell9     2311  13616  27550  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:rstSts:stsreg\/clock                     statusicell9        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD1_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \QD1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \QD1_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27582p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8025
-------------------------------------   ---- 
End-of-path arrival time (ps)           8025
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell15      0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell15    760    760  20982  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell16      0    760  20982  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell16   1210   1970  20982  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell17      0   1970  20982  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell17   2740   4710  20982  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell15   3315   8025  27582  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell15      0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \US_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \US_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 27671p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7936
-------------------------------------   ---- 
End-of-path arrival time (ps)           7936
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell18      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\US_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell18    760    760  20617  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell19      0    760  20617  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell19   1210   1970  20617  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell20      0   1970  20617  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell20   2740   4710  20617  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell20   3226   7936  27671  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell20      0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_R:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_R:TimerUDB:rstSts:stsreg\/clock
Path slack     : 27826p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13340
-------------------------------------   ----- 
End-of-path arrival time (ps)           13340
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:sT24:timerdp:u0\/z0       datapathcell10    760    760  20563  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell11      0    760  20563  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/z0       datapathcell11   1210   1970  20563  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell12      0   1970  20563  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell12   2740   4710  20563  RISE       1
\Timer_R:TimerUDB:status_tc\/main_1         macrocell13      2954   7664  27826  RISE       1
\Timer_R:TimerUDB:status_tc\/q              macrocell13      3350  11014  27826  RISE       1
\Timer_R:TimerUDB:rstSts:stsreg\/status_0   statusicell5     2327  13340  27826  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:rstSts:stsreg\/clock                      statusicell5        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_R:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \Timer_R:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 27957p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7649
-------------------------------------   ---- 
End-of-path arrival time (ps)           7649
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    760    760  20563  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    760  20563  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11   1210   1970  20563  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1970  20563  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   2740   4710  20563  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell12   2939   7649  27957  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell12      0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_L:TimerUDB:sT24:timerdp:u2\/f0_load
Capture Clock  : \Timer_L:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 28249p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10288
-------------------------------------   ----- 
End-of-path arrival time (ps)           10288
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5    1210   1210  23445  RISE       1
\Timer_L:TimerUDB:capt_fifo_load\/main_1               macrocell9      3100   4310  27330  RISE       1
\Timer_L:TimerUDB:capt_fifo_load\/q                    macrocell9      3350   7660  27330  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/f0_load             datapathcell9   2628  10288  28249  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell9       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_L:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \Timer_L:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 28278p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7328
-------------------------------------   ---- 
End-of-path arrival time (ps)           7328
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  20555  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  20555  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  20555  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  20555  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  20555  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell9   2618   7328  28278  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell9       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_315/q
Path End       : \QD1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_2
Capture Clock  : \QD1_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 28289p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7318
-------------------------------------   ---- 
End-of-path arrival time (ps)           7318
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_315/clock_0                                             macrocell85         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_315/q                                       macrocell85      1250   1250  21689  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_2  datapathcell15   6068   7318  28289  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell15      0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_315/q
Path End       : \QD1_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_2
Capture Clock  : \QD1_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 28290p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7317
-------------------------------------   ---- 
End-of-path arrival time (ps)           7317
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_315/clock_0                                             macrocell85         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_315/q                                       macrocell85      1250   1250  21689  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_2  datapathcell16   6067   7317  28290  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell16      0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD1_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \QD1_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \QD1_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 28357p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7250
-------------------------------------   ---- 
End-of-path arrival time (ps)           7250
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell15      0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell15    760    760  20982  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell16      0    760  20982  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell16   1210   1970  20982  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell17      0   1970  20982  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell17   2740   4710  20982  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell17   2540   7250  28357  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell17      0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \QD1_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \QD1_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 28423p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7184
-------------------------------------   ---- 
End-of-path arrival time (ps)           7184
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell9        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QD1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell9     1210   1210  22709  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell17   5974   7184  28423  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell17      0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:capture_last\/q
Path End       : \Timer_R:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Timer_R:TimerUDB:rstSts:stsreg\/clock
Path slack     : 28938p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12229
-------------------------------------   ----- 
End-of-path arrival time (ps)           12229
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:capture_last\/clock_0                     macrocell69         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:capture_last\/q          macrocell69    1250   1250  26300  RISE       1
\Timer_R:TimerUDB:capt_fifo_load\/main_2   macrocell12    3934   5184  26300  RISE       1
\Timer_R:TimerUDB:capt_fifo_load\/q        macrocell12    3350   8534  26300  RISE       1
\Timer_R:TimerUDB:rstSts:stsreg\/status_1  statusicell5   3695  12229  28938  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:rstSts:stsreg\/clock                      statusicell5        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_304/q
Path End       : \US_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_2
Capture Clock  : \US_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 29279p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6328
-------------------------------------   ---- 
End-of-path arrival time (ps)           6328
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_304/clock_0                                             macrocell86         0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_304/q                                      macrocell86      1250   1250  22679  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_2  datapathcell18   5078   6328  29279  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell18      0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \QD1_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \QD1_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 29305p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6302
-------------------------------------   ---- 
End-of-path arrival time (ps)           6302
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell9        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QD1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell9     1210   1210  22709  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell16   5092   6302  29305  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell16      0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \QD1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \QD1_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 29309p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6298
-------------------------------------   ---- 
End-of-path arrival time (ps)           6298
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell9        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QD1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell9     1210   1210  22709  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell15   5088   6298  29309  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell15      0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_304/q
Path End       : \US_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_2
Capture Clock  : \US_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 29736p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5870
-------------------------------------   ---- 
End-of-path arrival time (ps)           5870
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_304/clock_0                                             macrocell86         0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_304/q                                      macrocell86      1250   1250  22679  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_2  datapathcell19   4620   5870  29736  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/clock                   datapathcell19      0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_L:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Timer_L:TimerUDB:rstSts:stsreg\/clock
Path slack     : 29965p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11202
-------------------------------------   ----- 
End-of-path arrival time (ps)           11202
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5   1210   1210  23445  RISE       1
\Timer_L:TimerUDB:capt_fifo_load\/main_1               macrocell9     3100   4310  27330  RISE       1
\Timer_L:TimerUDB:capt_fifo_load\/q                    macrocell9     3350   7660  27330  RISE       1
\Timer_L:TimerUDB:rstSts:stsreg\/status_1              statusicell4   3541  11202  29965  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:rstSts:stsreg\/clock                      statusicell4        0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_L:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_L:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 30042p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5564
-------------------------------------   ---- 
End-of-path arrival time (ps)           5564
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5    1210   1210  23445  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell8   4354   5564  30042  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/clock                    datapathcell8       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_L:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_L:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 30045p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5562
-------------------------------------   ---- 
End-of-path arrival time (ps)           5562
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5    1210   1210  23445  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell7   4352   5562  30045  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RPi_RX(0)/fb
Path End       : \UART_RPi:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_RPi:BUART:sRX:RxShifter:u0\/clock
Path slack     : 30058p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_RPi_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8139
-------------------------------------   ---- 
End-of-path arrival time (ps)           8139
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RPi_RX(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
RPi_RX(0)/fb                                iocell14        2515   2515  30058  RISE       1
\UART_RPi:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   5624   8139  30058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \US_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \US_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 30082p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5525
-------------------------------------   ---- 
End-of-path arrival time (ps)           5525
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell10       0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\US_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell10    1210   1210  23755  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell19   4315   5525  30082  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/clock                   datapathcell19      0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : Net_304/main_1
Capture Clock  : Net_304/clock_0
Path slack     : 30212p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7945
-------------------------------------   ---- 
End-of-path arrival time (ps)           7945
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell18      0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\US_Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell18    760    760  20617  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell19      0    760  20617  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell19   1210   1970  20617  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell20      0   1970  20617  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell20   2740   4710  20617  RISE       1
Net_304/main_1                               macrocell86      3235   7945  30212  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_304/clock_0                                             macrocell86         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \US_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \US_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 30355p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5252
-------------------------------------   ---- 
End-of-path arrival time (ps)           5252
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell10       0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\US_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell10    1210   1210  23755  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell18   4042   5252  30355  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell18      0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_R:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \Timer_R:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 30469p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5138
-------------------------------------   ---- 
End-of-path arrival time (ps)           5138
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell6        0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6     1210   1210  24526  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell12   3928   5138  30469  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell12      0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_304/q
Path End       : \US_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_2
Capture Clock  : \US_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 30597p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5010
-------------------------------------   ---- 
End-of-path arrival time (ps)           5010
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_304/clock_0                                             macrocell86         0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_304/q                                      macrocell86      1250   1250  22679  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_2  datapathcell20   3760   5010  30597  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell20      0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RPi_RX(0)/fb
Path End       : \UART_RPi:BUART:rx_state_0\/main_8
Capture Clock  : \UART_RPi:BUART:rx_state_0\/clock_0
Path slack     : 30889p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_RPi_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7268
-------------------------------------   ---- 
End-of-path arrival time (ps)           7268
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RPi_RX(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
RPi_RX(0)/fb                        iocell14      2515   2515  30058  RISE       1
\UART_RPi:BUART:rx_state_0\/main_8  macrocell59   4753   7268  30889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RPi_RX(0)/fb
Path End       : \UART_RPi:BUART:rx_state_2\/main_8
Capture Clock  : \UART_RPi:BUART:rx_state_2\/clock_0
Path slack     : 30889p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_RPi_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7268
-------------------------------------   ---- 
End-of-path arrival time (ps)           7268
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RPi_RX(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
RPi_RX(0)/fb                        iocell14      2515   2515  30058  RISE       1
\UART_RPi:BUART:rx_state_2\/main_8  macrocell62   4753   7268  30889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RPi_RX(0)/fb
Path End       : \UART_RPi:BUART:rx_status_3\/main_5
Capture Clock  : \UART_RPi:BUART:rx_status_3\/clock_0
Path slack     : 30889p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_RPi_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7268
-------------------------------------   ---- 
End-of-path arrival time (ps)           7268
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RPi_RX(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
RPi_RX(0)/fb                         iocell14      2515   2515  30058  RISE       1
\UART_RPi:BUART:rx_status_3\/main_5  macrocell65   4753   7268  30889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_status_3\/clock_0                       macrocell65         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RPi_RX(0)/fb
Path End       : \UART_RPi:BUART:rx_last\/main_0
Capture Clock  : \UART_RPi:BUART:rx_last\/clock_0
Path slack     : 30889p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_RPi_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7268
-------------------------------------   ---- 
End-of-path arrival time (ps)           7268
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RPi_RX(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
RPi_RX(0)/fb                     iocell14      2515   2515  30058  RISE       1
\UART_RPi:BUART:rx_last\/main_0  macrocell66   4753   7268  30889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_last\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \US_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \US_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 30975p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4631
-------------------------------------   ---- 
End-of-path arrival time (ps)           4631
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell10       0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\US_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell10    1210   1210  23755  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell20   3421   4631  30975  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell20      0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_R:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_R:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 31126p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4480
-------------------------------------   ---- 
End-of-path arrival time (ps)           4480
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell6        0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6     1210   1210  24526  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell10   3270   4480  31126  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell10      0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_R:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_R:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 31129p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4478
-------------------------------------   ---- 
End-of-path arrival time (ps)           4478
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell6        0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6     1210   1210  24526  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell11   3268   4478  31129  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/clock                    datapathcell11      0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_L:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \Timer_L:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 31455p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           4152
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5    1210   1210  23445  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell9   2942   4152  31455  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell9       0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_315/q
Path End       : \QD1_Timer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \QD1_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 32069p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9598
-------------------------------------   ---- 
End-of-path arrival time (ps)           9598
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_315/clock_0                                             macrocell85         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_315/q                                 macrocell85    1250   1250  21689  RISE       1
\QD1_Timer:TimerUDB:rstSts:stsreg\/reset  statusicell8   8348   9598  32069  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:rstSts:stsreg\/clock                    statusicell8        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_219/main_1
Capture Clock  : Net_219/clock_0
Path slack     : 32073p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6083
-------------------------------------   ---- 
End-of-path arrival time (ps)           6083
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell6        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6   1210   1210  24526  RISE       1
Net_219/main_1                                         macrocell70    4873   6083  32073  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_219/clock_0                                             macrocell70         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_304/main_0
Capture Clock  : Net_304/clock_0
Path slack     : 33641p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4516
-------------------------------------   ---- 
End-of-path arrival time (ps)           4516
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell10       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\US_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell10   1210   1210  23755  RISE       1
Net_304/main_0                                          macrocell86     3306   4516  33641  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_304/clock_0                                             macrocell86         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_188/main_1
Capture Clock  : Net_188/clock_0
Path slack     : 33849p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4308
-------------------------------------   ---- 
End-of-path arrival time (ps)           4308
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5   1210   1210  23445  RISE       1
Net_188/main_1                                         macrocell68    3098   4308  33849  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_188/clock_0                                             macrocell68         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:capture_last\/q
Path End       : Net_188/main_2
Capture Clock  : Net_188/clock_0
Path slack     : 34323p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:capture_last\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:capture_last\/q  macrocell67   1250   1250  27811  RISE       1
Net_188/main_2                     macrocell68   2584   3834  34323  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_188/clock_0                                             macrocell68         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_315/main_0
Capture Clock  : Net_315/clock_0
Path slack     : 34602p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell9        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QD1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell9   1210   1210  22709  RISE       1
Net_315/main_0                                           macrocell85    2345   3555  34602  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_315/clock_0                                             macrocell85         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:capture_last\/q
Path End       : Net_219/main_2
Capture Clock  : Net_219/clock_0
Path slack     : 34616p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:capture_last\/clock_0                     macrocell69         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:capture_last\/q  macrocell69   1250   1250  26300  RISE       1
Net_219/main_2                     macrocell70   2291   3541  34616  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_219/clock_0                                             macrocell70         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_304/q
Path End       : \US_Timer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \US_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 36642p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5025
-------------------------------------   ---- 
End-of-path arrival time (ps)           5025
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_304/clock_0                                             macrocell86         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
Net_304/q                                macrocell86    1250   1250  22679  RISE       1
\US_Timer:TimerUDB:rstSts:stsreg\/reset  statusicell9   3775   5025  36642  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:rstSts:stsreg\/clock                     statusicell9        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 1973922p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                 1995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21848
-------------------------------------   ----- 
End-of-path arrival time (ps)           21848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell13      0      0  RISE       1

Data path
pin name                                                   model name      delay     AT    slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell13    760    760  1973922  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell14      0    760  1973922  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell14   2740   3500  1973922  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:reload\/main_1                macrocell15      5386   8886  1973922  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:reload\/q                     macrocell15      3350  12236  1973922  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell13   4483  16718  1973922  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell13   5130  21848  1973922  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell14      0  21848  1973922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell14      0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1260\/q
Path End       : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 1976795p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                 1995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18975
-------------------------------------   ----- 
End-of-path arrival time (ps)           18975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1260\/clock_0                              macrocell97         0      0  RISE       1

Data path
pin name                                                   model name      delay     AT    slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1260\/q                                    macrocell97      1250   1250  1976795  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:reload\/main_0                macrocell24      6450   7700  1976795  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:reload\/q                     macrocell24      3350  11050  1976795  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell21   2795  13845  1976795  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell21   5130  18975  1976795  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell22      0  18975  1976795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell22      0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 1977222p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                 1993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16718
-------------------------------------   ----- 
End-of-path arrival time (ps)           16718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell13      0      0  RISE       1

Data path
pin name                                                   model name      delay     AT    slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell13    760    760  1973922  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell14      0    760  1973922  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell14   2740   3500  1973922  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:reload\/main_1                macrocell15      5386   8886  1973922  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:reload\/q                     macrocell15      3350  12236  1973922  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell13   4483  16718  1977222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell13      0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 1978180p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                 1993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15760
-------------------------------------   ----- 
End-of-path arrival time (ps)           15760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell13      0      0  RISE       1

Data path
pin name                                                   model name      delay     AT    slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell13    760    760  1973922  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell14      0    760  1973922  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell14   2740   3500  1973922  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:reload\/main_1                macrocell15      5386   8886  1973922  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:reload\/q                     macrocell15      3350  12236  1973922  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell14   3524  15760  1978180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell14      0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_B_filt\/q
Path End       : \TB9051_QD2:Net_1251\/main_7
Capture Clock  : \TB9051_QD2:Net_1251\/clock_0
Path slack     : 1979757p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16733
-------------------------------------   ----- 
End-of-path arrival time (ps)           16733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_B_filt\/clock_0                  macrocell96         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_B_filt\/q  macrocell96   1250   1250  1979757  RISE       1
\TB9051_QD2:Net_1251_split\/main_3   macrocell92   8470   9720  1979757  RISE       1
\TB9051_QD2:Net_1251_split\/q        macrocell92   3350  13070  1979757  RISE       1
\TB9051_QD2:Net_1251\/main_7         macrocell87   3663  16733  1979757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1251\/clock_0                              macrocell87         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1260\/q
Path End       : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 1980095p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                 1993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13845
-------------------------------------   ----- 
End-of-path arrival time (ps)           13845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1260\/clock_0                              macrocell97         0      0  RISE       1

Data path
pin name                                                   model name      delay     AT    slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1260\/q                                    macrocell97      1250   1250  1976795  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:reload\/main_0                macrocell24      6450   7700  1976795  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:reload\/q                     macrocell24      3350  11050  1976795  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell21   2795  13845  1980095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell21      0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1260\/q
Path End       : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 1980120p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                 1993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13820
-------------------------------------   ----- 
End-of-path arrival time (ps)           13820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1260\/clock_0                              macrocell97         0      0  RISE       1

Data path
pin name                                                   model name      delay     AT    slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1260\/q                                    macrocell97      1250   1250  1976795  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:reload\/main_0                macrocell24      6450   7700  1976795  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:reload\/q                     macrocell24      3350  11050  1976795  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell22   2770  13820  1980120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell22      0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1203\/q
Path End       : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 1981340p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                 1993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12600
-------------------------------------   ----- 
End-of-path arrival time (ps)           12600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1203\/clock_0                              macrocell78         0      0  RISE       1

Data path
pin name                                                   model name      delay     AT    slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1203\/q                                    macrocell78      1250   1250  1978601  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:count_enable\/main_2          macrocell19      3574   4824  1978601  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:count_enable\/q               macrocell19      3350   8174  1978601  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell14   4427  12600  1981340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell14      0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1203\/q
Path End       : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 1981901p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                 1993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12039
-------------------------------------   ----- 
End-of-path arrival time (ps)           12039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1203\/clock_0                              macrocell78         0      0  RISE       1

Data path
pin name                                                   model name      delay     AT    slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1203\/q                                    macrocell78      1250   1250  1978601  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:count_enable\/main_2          macrocell19      3574   4824  1978601  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:count_enable\/q               macrocell19      3350   8174  1978601  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell13   3866  12039  1981901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell13      0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1260\/q
Path End       : \TB9051_QD1:Net_1251\/main_7
Capture Clock  : \TB9051_QD1:Net_1251\/clock_0
Path slack     : 1982519p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13971
-------------------------------------   ----- 
End-of-path arrival time (ps)           13971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1260\/clock_0                              macrocell81         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1260\/q             macrocell81   1250   1250  1974214  RISE       1
\TB9051_QD1:Net_1251_split\/main_1  macrocell76   6485   7735  1982519  RISE       1
\TB9051_QD1:Net_1251_split\/q       macrocell76   3350  11085  1982519  RISE       1
\TB9051_QD1:Net_1251\/main_7        macrocell71   2886  13971  1982519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1251\/clock_0                              macrocell71         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 1982662p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16838
-------------------------------------   ----- 
End-of-path arrival time (ps)           16838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell21      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell21    760    760  1978218  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell22      0    760  1978218  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell22   2740   3500  1978218  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:status_3\/main_0            macrocell27      7721  11221  1982662  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:status_3\/q                 macrocell27      3350  14571  1982662  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell10    2267  16838  1982662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell10       0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1203\/q
Path End       : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 1983124p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                 1993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10816
-------------------------------------   ----- 
End-of-path arrival time (ps)           10816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1203\/clock_0                              macrocell94         0      0  RISE       1

Data path
pin name                                                   model name      delay     AT    slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1203\/q                                    macrocell94      1250   1250  1979824  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:count_enable\/main_2          macrocell28      3413   4663  1979824  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:count_enable\/q               macrocell28      3350   8013  1979824  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell21   2802  10816  1983124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell21      0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1203\/q
Path End       : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 1983154p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                 1993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10786
-------------------------------------   ----- 
End-of-path arrival time (ps)           10786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1203\/clock_0                              macrocell94         0      0  RISE       1

Data path
pin name                                                   model name      delay     AT    slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1203\/q                                    macrocell94      1250   1250  1979824  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:count_enable\/main_2          macrocell28      3413   4663  1979824  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:count_enable\/q               macrocell28      3350   8013  1979824  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell22   2773  10786  1983154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell22      0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1251\/q
Path End       : \TB9051_QD1:bQuadDec:Stsreg\/status_0
Capture Clock  : \TB9051_QD1:bQuadDec:Stsreg\/clock
Path slack     : 1983818p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15682
-------------------------------------   ----- 
End-of-path arrival time (ps)           15682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1251\/clock_0                              macrocell71         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1251\/q                macrocell71    1250   1250  1983818  RISE       1
\TB9051_QD1:Net_530\/main_1            macrocell20    4969   6219  1983818  RISE       1
\TB9051_QD1:Net_530\/q                 macrocell20    3350   9569  1983818  RISE       1
\TB9051_QD1:bQuadDec:Stsreg\/status_0  statusicell7   6113  15682  1983818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:Stsreg\/clock                         statusicell7        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1251\/q
Path End       : \TB9051_QD1:bQuadDec:Stsreg\/status_1
Capture Clock  : \TB9051_QD1:bQuadDec:Stsreg\/clock
Path slack     : 1983840p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15660
-------------------------------------   ----- 
End-of-path arrival time (ps)           15660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1251\/clock_0                              macrocell71         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1251\/q                macrocell71    1250   1250  1983818  RISE       1
\TB9051_QD1:Net_611\/main_1            macrocell21    4953   6203  1983840  RISE       1
\TB9051_QD1:Net_611\/q                 macrocell21    3350   9553  1983840  RISE       1
\TB9051_QD1:bQuadDec:Stsreg\/status_1  statusicell7   6107  15660  1983840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:Stsreg\/clock                         statusicell7        0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 1984410p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15090
-------------------------------------   ----- 
End-of-path arrival time (ps)           15090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell13      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell13    760    760  1973922  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell14      0    760  1973922  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell14   2740   3500  1973922  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:status_3\/main_0            macrocell18      5928   9428  1984410  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:status_3\/q                 macrocell18      3350  12778  1984410  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell6     2312  15090  1984410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell6        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 1984746p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14754
-------------------------------------   ----- 
End-of-path arrival time (ps)           14754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell13      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT    slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell13   1370   1370  1984746  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell14      0   1370  1984746  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell14   2260   3630  1984746  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:status_0\/main_0             macrocell16      3606   7236  1984746  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:status_0\/q                  macrocell16      3350  10586  1984746  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell6     4168  14754  1984746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell6        0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 1984805p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14695
-------------------------------------   ----- 
End-of-path arrival time (ps)           14695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell21      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT    slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell21   1370   1370  1984805  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell22      0   1370  1984805  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell22   2260   3630  1984805  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:status_0\/main_0             macrocell25      2610   6240  1984805  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:status_0\/q                  macrocell25      3350   9590  1984805  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell10    5105  14695  1984805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell10       0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 1984864p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14636
-------------------------------------   ----- 
End-of-path arrival time (ps)           14636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell21      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell21    670    670  1978320  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell22      0    670  1978320  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell22   2720   3390  1978320  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:status_2\/main_0            macrocell26      2785   6175  1984864  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:status_2\/q                 macrocell26      3350   9525  1984864  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell10    5111  14636  1984864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell10       0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_B_filt\/q
Path End       : \TB9051_QD2:bQuadDec:state_1\/main_2
Capture Clock  : \TB9051_QD2:bQuadDec:state_1\/clock_0
Path slack     : 1985173p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11317
-------------------------------------   ----- 
End-of-path arrival time (ps)           11317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_B_filt\/clock_0                  macrocell96         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_B_filt\/q   macrocell96   1250   1250  1979757  RISE       1
\TB9051_QD2:bQuadDec:state_1\/main_2  macrocell99  10067  11317  1985173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_1\/clock_0                      macrocell99         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_B_filt\/q
Path End       : \TB9051_QD2:Net_1251\/main_3
Capture Clock  : \TB9051_QD2:Net_1251\/clock_0
Path slack     : 1985181p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11309
-------------------------------------   ----- 
End-of-path arrival time (ps)           11309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_B_filt\/clock_0                  macrocell96         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_B_filt\/q  macrocell96   1250   1250  1979757  RISE       1
\TB9051_QD2:Net_1251\/main_3         macrocell87  10059  11309  1985181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1251\/clock_0                              macrocell87         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_B_filt\/q
Path End       : \TB9051_QD2:Net_1203\/main_3
Capture Clock  : \TB9051_QD2:Net_1203\/clock_0
Path slack     : 1985200p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11290
-------------------------------------   ----- 
End-of-path arrival time (ps)           11290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_B_filt\/clock_0                  macrocell96         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_B_filt\/q  macrocell96   1250   1250  1979757  RISE       1
\TB9051_QD2:Net_1203\/main_3         macrocell94  10040  11290  1985200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1203\/clock_0                              macrocell94         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_A_filt\/q
Path End       : \TB9051_QD1:Net_1251\/main_2
Capture Clock  : \TB9051_QD1:Net_1251\/clock_0
Path slack     : 1985525p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10965
-------------------------------------   ----- 
End-of-path arrival time (ps)           10965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_A_filt\/clock_0                  macrocell79         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_A_filt\/q  macrocell79   1250   1250  1983222  RISE       1
\TB9051_QD1:Net_1251\/main_2         macrocell71   9715  10965  1985525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1251\/clock_0                              macrocell71         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1260\/q
Path End       : \TB9051_QD2:Net_1251\/main_1
Capture Clock  : \TB9051_QD2:Net_1251\/clock_0
Path slack     : 1985898p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10592
-------------------------------------   ----- 
End-of-path arrival time (ps)           10592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1260\/clock_0                              macrocell97         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1260\/q       macrocell97   1250   1250  1976795  RISE       1
\TB9051_QD2:Net_1251\/main_1  macrocell87   9342  10592  1985898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1251\/clock_0                              macrocell87         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1260\/q
Path End       : \TB9051_QD2:Net_1203\/main_0
Capture Clock  : \TB9051_QD2:Net_1203\/clock_0
Path slack     : 1985904p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10586
-------------------------------------   ----- 
End-of-path arrival time (ps)           10586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1260\/clock_0                              macrocell97         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1260\/q       macrocell97   1250   1250  1976795  RISE       1
\TB9051_QD2:Net_1203\/main_0  macrocell94   9336  10586  1985904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1203\/clock_0                              macrocell94         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \TB9051_QD1:Net_1275\/main_0
Capture Clock  : \TB9051_QD1:Net_1275\/clock_0
Path slack     : 1986134p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10356
-------------------------------------   ----- 
End-of-path arrival time (ps)           10356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell13      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell13    760    760  1973922  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell14      0    760  1973922  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell14   2740   3500  1973922  RISE       1
\TB9051_QD1:Net_1275\/main_0                             macrocell74      6856  10356  1986134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1275\/clock_0                              macrocell74         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_B_filt\/q
Path End       : \TB9051_QD2:bQuadDec:error\/main_2
Capture Clock  : \TB9051_QD2:bQuadDec:error\/clock_0
Path slack     : 1986200p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10290
-------------------------------------   ----- 
End-of-path arrival time (ps)           10290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_B_filt\/clock_0                  macrocell96         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_B_filt\/q  macrocell96   1250   1250  1979757  RISE       1
\TB9051_QD2:bQuadDec:error\/main_2   macrocell98   9040  10290  1986200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:error\/clock_0                        macrocell98         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 1986396p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13104
-------------------------------------   ----- 
End-of-path arrival time (ps)           13104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell13      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell13    670    670  1977094  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell14      0    670  1977094  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell14   2720   3390  1977094  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:status_2\/main_0            macrocell17      3430   6820  1986396  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:status_2\/q                 macrocell17      3350  10170  1986396  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell6     2934  13104  1986396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell6        0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1260\/q
Path End       : \TB9051_QD2:bQuadDec:state_1\/main_0
Capture Clock  : \TB9051_QD2:bQuadDec:state_1\/clock_0
Path slack     : 1986451p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10039
-------------------------------------   ----- 
End-of-path arrival time (ps)           10039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1260\/clock_0                              macrocell97         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1260\/q               macrocell97   1250   1250  1976795  RISE       1
\TB9051_QD2:bQuadDec:state_1\/main_0  macrocell99   8789  10039  1986451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_1\/clock_0                      macrocell99         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:state_1\/q
Path End       : \TB9051_QD2:Net_1260\/main_2
Capture Clock  : \TB9051_QD2:Net_1260\/clock_0
Path slack     : 1986462p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10028
-------------------------------------   ----- 
End-of-path arrival time (ps)           10028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_1\/clock_0                      macrocell99         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:state_1\/q  macrocell99   1250   1250  1981709  RISE       1
\TB9051_QD2:Net_1260\/main_2     macrocell97   8778  10028  1986462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1260\/clock_0                              macrocell97         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 1986945p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12555
-------------------------------------   ----- 
End-of-path arrival time (ps)           12555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell21      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell21    760    760  1978218  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell22      0    760  1978218  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell22   2740   3500  1978218  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell10    9055  12555  1986945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell10       0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Cnt16:CounterUDB:prevCompare\/q
Path End       : \TB9051_QD2:bQuadDec:Stsreg\/status_1
Capture Clock  : \TB9051_QD2:bQuadDec:Stsreg\/clock
Path slack     : 1986947p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12553
-------------------------------------   ----- 
End-of-path arrival time (ps)           12553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:prevCompare\/clock_0          macrocell91         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\TB9051_QD2:Cnt16:CounterUDB:prevCompare\/q  macrocell91     1250   1250  1986206  RISE       1
\TB9051_QD2:Net_611\/main_2                  macrocell30     5054   6304  1986947  RISE       1
\TB9051_QD2:Net_611\/q                       macrocell30     3350   9654  1986947  RISE       1
\TB9051_QD2:bQuadDec:Stsreg\/status_1        statusicell11   2899  12553  1986947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:Stsreg\/clock                         statusicell11       0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \TB9051_QD2:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \TB9051_QD2:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 1987025p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9465
-------------------------------------   ---- 
End-of-path arrival time (ps)           9465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell21      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell21    760    760  1978218  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell22      0    760  1978218  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell22   2740   3500  1978218  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell89      5965   9465  1987025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:underflow_reg_i\/clock_0      macrocell89         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:error\/q
Path End       : \TB9051_QD2:Net_1251\/main_4
Capture Clock  : \TB9051_QD2:Net_1251\/clock_0
Path slack     : 1987036p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9454
-------------------------------------   ---- 
End-of-path arrival time (ps)           9454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:error\/clock_0                        macrocell98         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:error\/q  macrocell98   1250   1250  1984578  RISE       1
\TB9051_QD2:Net_1251\/main_4   macrocell87   8204   9454  1987036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1251\/clock_0                              macrocell87         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_A_filt\/q
Path End       : \TB9051_QD1:bQuadDec:error\/main_1
Capture Clock  : \TB9051_QD1:bQuadDec:error\/clock_0
Path slack     : 1987062p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9428
-------------------------------------   ---- 
End-of-path arrival time (ps)           9428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_A_filt\/clock_0                  macrocell79         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_A_filt\/q  macrocell79   1250   1250  1983222  RISE       1
\TB9051_QD1:bQuadDec:error\/main_1   macrocell82   8178   9428  1987062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:error\/clock_0                        macrocell82         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1260\/q
Path End       : \TB9051_QD1:Net_1251\/main_1
Capture Clock  : \TB9051_QD1:Net_1251\/clock_0
Path slack     : 1987344p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9146
-------------------------------------   ---- 
End-of-path arrival time (ps)           9146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1260\/clock_0                              macrocell81         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1260\/q       macrocell81   1250   1250  1974214  RISE       1
\TB9051_QD1:Net_1251\/main_1  macrocell71   7896   9146  1987344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1251\/clock_0                              macrocell71         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:state_1\/q
Path End       : \TB9051_QD2:bQuadDec:state_0\/main_4
Capture Clock  : \TB9051_QD2:bQuadDec:state_0\/clock_0
Path slack     : 1987397p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9093
-------------------------------------   ---- 
End-of-path arrival time (ps)           9093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_1\/clock_0                      macrocell99         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:state_1\/q       macrocell99    1250   1250  1981709  RISE       1
\TB9051_QD2:bQuadDec:state_0\/main_4  macrocell100   7843   9093  1987397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_0\/clock_0                      macrocell100        0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:error\/q
Path End       : \TB9051_QD1:Net_1251\/main_4
Capture Clock  : \TB9051_QD1:Net_1251\/clock_0
Path slack     : 1987465p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9025
-------------------------------------   ---- 
End-of-path arrival time (ps)           9025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:error\/clock_0                        macrocell82         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:error\/q  macrocell82   1250   1250  1983275  RISE       1
\TB9051_QD1:Net_1251\/main_4   macrocell71   7775   9025  1987465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1251\/clock_0                              macrocell71         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:error\/q
Path End       : \TB9051_QD2:bQuadDec:state_1\/main_3
Capture Clock  : \TB9051_QD2:bQuadDec:state_1\/clock_0
Path slack     : 1987579p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8911
-------------------------------------   ---- 
End-of-path arrival time (ps)           8911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:error\/clock_0                        macrocell98         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:error\/q         macrocell98   1250   1250  1984578  RISE       1
\TB9051_QD2:bQuadDec:state_1\/main_3  macrocell99   7661   8911  1987579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_1\/clock_0                      macrocell99         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1260\/q
Path End       : \TB9051_QD1:bQuadDec:Stsreg\/status_2
Capture Clock  : \TB9051_QD1:bQuadDec:Stsreg\/clock
Path slack     : 1987872p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11628
-------------------------------------   ----- 
End-of-path arrival time (ps)           11628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1260\/clock_0                              macrocell81         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1260\/q                macrocell81    1250   1250  1974214  RISE       1
\TB9051_QD1:bQuadDec:Stsreg\/status_2  statusicell7  10378  11628  1987872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:Stsreg\/clock                         statusicell7        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:error\/q
Path End       : \TB9051_QD2:Net_1203\/main_4
Capture Clock  : \TB9051_QD2:Net_1203\/clock_0
Path slack     : 1988018p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8472
-------------------------------------   ---- 
End-of-path arrival time (ps)           8472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:error\/clock_0                        macrocell98         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:error\/q  macrocell98   1250   1250  1984578  RISE       1
\TB9051_QD2:Net_1203\/main_4   macrocell94   7222   8472  1988018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1203\/clock_0                              macrocell94         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \TB9051_QD1:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \TB9051_QD1:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 1988041p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8449
-------------------------------------   ---- 
End-of-path arrival time (ps)           8449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell13      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell13    760    760  1973922  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell14      0    760  1973922  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell14   2740   3500  1973922  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell73      4949   8449  1988041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:underflow_reg_i\/clock_0      macrocell73         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:state_1\/q
Path End       : \TB9051_QD2:bQuadDec:error\/main_4
Capture Clock  : \TB9051_QD2:bQuadDec:error\/clock_0
Path slack     : 1988163p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8327
-------------------------------------   ---- 
End-of-path arrival time (ps)           8327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_1\/clock_0                      macrocell99         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:state_1\/q     macrocell99   1250   1250  1981709  RISE       1
\TB9051_QD2:bQuadDec:error\/main_4  macrocell98   7077   8327  1988163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:error\/clock_0                        macrocell98         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_A_filt\/q
Path End       : \TB9051_QD2:Net_1203\/main_2
Capture Clock  : \TB9051_QD2:Net_1203\/clock_0
Path slack     : 1988191p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8299
-------------------------------------   ---- 
End-of-path arrival time (ps)           8299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_A_filt\/clock_0                  macrocell95         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_A_filt\/q  macrocell95   1250   1250  1984980  RISE       1
\TB9051_QD2:Net_1203\/main_2         macrocell94   7049   8299  1988191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1203\/clock_0                              macrocell94         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_A_filt\/q
Path End       : \TB9051_QD2:bQuadDec:state_1\/main_1
Capture Clock  : \TB9051_QD2:bQuadDec:state_1\/clock_0
Path slack     : 1988202p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8288
-------------------------------------   ---- 
End-of-path arrival time (ps)           8288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_A_filt\/clock_0                  macrocell95         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_A_filt\/q   macrocell95   1250   1250  1984980  RISE       1
\TB9051_QD2:bQuadDec:state_1\/main_1  macrocell99   7038   8288  1988202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_1\/clock_0                      macrocell99         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_B_filt\/q
Path End       : \TB9051_QD1:Net_1251\/main_3
Capture Clock  : \TB9051_QD1:Net_1251\/clock_0
Path slack     : 1988338p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8152
-------------------------------------   ---- 
End-of-path arrival time (ps)           8152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_B_filt\/clock_0                  macrocell80         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_B_filt\/q  macrocell80   1250   1250  1985100  RISE       1
\TB9051_QD1:Net_1251\/main_3         macrocell71   6902   8152  1988338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1251\/clock_0                              macrocell71         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:state_0\/q
Path End       : \TB9051_QD2:bQuadDec:state_1\/main_5
Capture Clock  : \TB9051_QD2:bQuadDec:state_1\/clock_0
Path slack     : 1988390p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8100
-------------------------------------   ---- 
End-of-path arrival time (ps)           8100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_0\/clock_0                      macrocell100        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:state_0\/q       macrocell100   1250   1250  1983926  RISE       1
\TB9051_QD2:bQuadDec:state_1\/main_5  macrocell99    6850   8100  1988390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_1\/clock_0                      macrocell99         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:state_0\/q
Path End       : \TB9051_QD2:Net_1251\/main_6
Capture Clock  : \TB9051_QD2:Net_1251\/clock_0
Path slack     : 1988393p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8097
-------------------------------------   ---- 
End-of-path arrival time (ps)           8097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_0\/clock_0                      macrocell100        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:state_0\/q  macrocell100   1250   1250  1983926  RISE       1
\TB9051_QD2:Net_1251\/main_6     macrocell87    6847   8097  1988393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1251\/clock_0                              macrocell87         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:state_0\/q
Path End       : \TB9051_QD2:Net_1203\/main_6
Capture Clock  : \TB9051_QD2:Net_1203\/clock_0
Path slack     : 1988412p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8078
-------------------------------------   ---- 
End-of-path arrival time (ps)           8078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_0\/clock_0                      macrocell100        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:state_0\/q  macrocell100   1250   1250  1983926  RISE       1
\TB9051_QD2:Net_1203\/main_6     macrocell94    6828   8078  1988412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1203\/clock_0                              macrocell94         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:error\/q
Path End       : \TB9051_QD1:bQuadDec:error\/main_3
Capture Clock  : \TB9051_QD1:bQuadDec:error\/clock_0
Path slack     : 1988415p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8075
-------------------------------------   ---- 
End-of-path arrival time (ps)           8075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:error\/clock_0                        macrocell82         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:error\/q       macrocell82   1250   1250  1983275  RISE       1
\TB9051_QD1:bQuadDec:error\/main_3  macrocell82   6825   8075  1988415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:error\/clock_0                        macrocell82         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Cnt16:CounterUDB:prevCompare\/q
Path End       : \TB9051_QD2:bQuadDec:Stsreg\/status_0
Capture Clock  : \TB9051_QD2:bQuadDec:Stsreg\/clock
Path slack     : 1988429p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11071
-------------------------------------   ----- 
End-of-path arrival time (ps)           11071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:prevCompare\/clock_0          macrocell91         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\TB9051_QD2:Cnt16:CounterUDB:prevCompare\/q  macrocell91     1250   1250  1986206  RISE       1
\TB9051_QD2:Net_530\/main_2                  macrocell29     4155   5405  1988429  RISE       1
\TB9051_QD2:Net_530\/q                       macrocell29     3350   8755  1988429  RISE       1
\TB9051_QD2:bQuadDec:Stsreg\/status_0        statusicell11   2315  11071  1988429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:Stsreg\/clock                         statusicell11       0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:error\/q
Path End       : \TB9051_QD1:bQuadDec:Stsreg\/status_3
Capture Clock  : \TB9051_QD1:bQuadDec:Stsreg\/clock
Path slack     : 1988497p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11003
-------------------------------------   ----- 
End-of-path arrival time (ps)           11003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:error\/clock_0                        macrocell82         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:error\/q          macrocell82    1250   1250  1983275  RISE       1
\TB9051_QD1:bQuadDec:Stsreg\/status_3  statusicell7   9753  11003  1988497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:Stsreg\/clock                         statusicell7        0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1251\/q
Path End       : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 1988545p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                 1993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5395
-------------------------------------   ---- 
End-of-path arrival time (ps)           5395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1251\/clock_0                              macrocell71         0      0  RISE       1

Data path
pin name                                                   model name      delay     AT    slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1251\/q                                    macrocell71      1250   1250  1983818  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell13   4145   5395  1988545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell13      0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_B_filt\/q
Path End       : \TB9051_QD2:bQuadDec:state_0\/main_2
Capture Clock  : \TB9051_QD2:bQuadDec:state_0\/clock_0
Path slack     : 1988563p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7927
-------------------------------------   ---- 
End-of-path arrival time (ps)           7927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_B_filt\/clock_0                  macrocell96         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_B_filt\/q   macrocell96    1250   1250  1979757  RISE       1
\TB9051_QD2:bQuadDec:state_0\/main_2  macrocell100   6677   7927  1988563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_0\/clock_0                      macrocell100        0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:error\/q
Path End       : \TB9051_QD1:bQuadDec:state_1\/main_3
Capture Clock  : \TB9051_QD1:bQuadDec:state_1\/clock_0
Path slack     : 1988645p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7845
-------------------------------------   ---- 
End-of-path arrival time (ps)           7845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:error\/clock_0                        macrocell82         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:error\/q         macrocell82   1250   1250  1983275  RISE       1
\TB9051_QD1:bQuadDec:state_1\/main_3  macrocell83   6595   7845  1988645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_1\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1251\/q
Path End       : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 1988661p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                 1993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5279
-------------------------------------   ---- 
End-of-path arrival time (ps)           5279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1251\/clock_0                              macrocell87         0      0  RISE       1

Data path
pin name                                                   model name      delay     AT    slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1251\/q                                    macrocell87      1250   1250  1983254  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell21   4029   5279  1988661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell21      0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1251\/q
Path End       : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 1988665p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                 1993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5275
-------------------------------------   ---- 
End-of-path arrival time (ps)           5275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1251\/clock_0                              macrocell87         0      0  RISE       1

Data path
pin name                                                   model name      delay     AT    slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1251\/q                                    macrocell87      1250   1250  1983254  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell22   4025   5275  1988665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell22      0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:error\/q
Path End       : \TB9051_QD1:Net_1260\/main_1
Capture Clock  : \TB9051_QD1:Net_1260\/clock_0
Path slack     : 1988690p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7800
-------------------------------------   ---- 
End-of-path arrival time (ps)           7800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:error\/clock_0                        macrocell82         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:error\/q  macrocell82   1250   1250  1983275  RISE       1
\TB9051_QD1:Net_1260\/main_1   macrocell81   6550   7800  1988690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1260\/clock_0                              macrocell81         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \TB9051_QD1:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \TB9051_QD1:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 1988693p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7797
-------------------------------------   ---- 
End-of-path arrival time (ps)           7797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell13      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT    slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell13   1370   1370  1984746  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell14      0   1370  1984746  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell14   2260   3630  1984746  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:prevCompare\/main_0          macrocell75      4167   7797  1988693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:prevCompare\/clock_0          macrocell75         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_A_filt\/q
Path End       : \TB9051_QD2:Net_1251\/main_2
Capture Clock  : \TB9051_QD2:Net_1251\/clock_0
Path slack     : 1988761p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7729
-------------------------------------   ---- 
End-of-path arrival time (ps)           7729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_A_filt\/clock_0                  macrocell95         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_A_filt\/q  macrocell95   1250   1250  1984980  RISE       1
\TB9051_QD2:Net_1251\/main_2         macrocell87   6479   7729  1988761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1251\/clock_0                              macrocell87         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:state_1\/q
Path End       : \TB9051_QD1:bQuadDec:state_0\/main_4
Capture Clock  : \TB9051_QD1:bQuadDec:state_0\/clock_0
Path slack     : 1988988p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7502
-------------------------------------   ---- 
End-of-path arrival time (ps)           7502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_1\/clock_0                      macrocell83         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:state_1\/q       macrocell83   1250   1250  1984582  RISE       1
\TB9051_QD1:bQuadDec:state_0\/main_4  macrocell84   6252   7502  1988988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_0\/clock_0                      macrocell84         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:state_0\/q
Path End       : \TB9051_QD1:bQuadDec:state_0\/main_5
Capture Clock  : \TB9051_QD1:bQuadDec:state_0\/clock_0
Path slack     : 1989124p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7366
-------------------------------------   ---- 
End-of-path arrival time (ps)           7366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_0\/clock_0                      macrocell84         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:state_0\/q       macrocell84   1250   1250  1984330  RISE       1
\TB9051_QD1:bQuadDec:state_0\/main_5  macrocell84   6116   7366  1989124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_0\/clock_0                      macrocell84         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:error\/q
Path End       : \TB9051_QD1:bQuadDec:state_0\/main_3
Capture Clock  : \TB9051_QD1:bQuadDec:state_0\/clock_0
Path slack     : 1989189p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7301
-------------------------------------   ---- 
End-of-path arrival time (ps)           7301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:error\/clock_0                        macrocell82         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:error\/q         macrocell82   1250   1250  1983275  RISE       1
\TB9051_QD1:bQuadDec:state_0\/main_3  macrocell84   6051   7301  1989189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_0\/clock_0                      macrocell84         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:error\/q
Path End       : \TB9051_QD1:Net_1203\/main_4
Capture Clock  : \TB9051_QD1:Net_1203\/clock_0
Path slack     : 1989224p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7266
-------------------------------------   ---- 
End-of-path arrival time (ps)           7266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:error\/clock_0                        macrocell82         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:error\/q  macrocell82   1250   1250  1983275  RISE       1
\TB9051_QD1:Net_1203\/main_4   macrocell78   6016   7266  1989224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1203\/clock_0                              macrocell78         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 1989297p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10203
-------------------------------------   ----- 
End-of-path arrival time (ps)           10203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell13      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell13    760    760  1973922  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell14      0    760  1973922  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell14   2740   3500  1973922  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell6     6703  10203  1989297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell6        0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_B_filt\/q
Path End       : \TB9051_QD1:bQuadDec:state_0\/main_2
Capture Clock  : \TB9051_QD1:bQuadDec:state_0\/clock_0
Path slack     : 1989307p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7183
-------------------------------------   ---- 
End-of-path arrival time (ps)           7183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_B_filt\/clock_0                  macrocell80         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_B_filt\/q   macrocell80   1250   1250  1985100  RISE       1
\TB9051_QD1:bQuadDec:state_0\/main_2  macrocell84   5933   7183  1989307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_0\/clock_0                      macrocell84         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_B_filt\/q
Path End       : \TB9051_QD1:Net_1203\/main_3
Capture Clock  : \TB9051_QD1:Net_1203\/clock_0
Path slack     : 1989318p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7172
-------------------------------------   ---- 
End-of-path arrival time (ps)           7172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_B_filt\/clock_0                  macrocell80         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_B_filt\/q  macrocell80   1250   1250  1985100  RISE       1
\TB9051_QD1:Net_1203\/main_3         macrocell78   5922   7172  1989318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1203\/clock_0                              macrocell78         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1251\/q
Path End       : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 1989439p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                 1993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4501
-------------------------------------   ---- 
End-of-path arrival time (ps)           4501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1251\/clock_0                              macrocell71         0      0  RISE       1

Data path
pin name                                                   model name      delay     AT    slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1251\/q                                    macrocell71      1250   1250  1983818  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell14   3251   4501  1989439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell14      0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \TB9051_QD1:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \TB9051_QD1:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 1989670p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6820
-------------------------------------   ---- 
End-of-path arrival time (ps)           6820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell13      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell13    670    670  1977094  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell14      0    670  1977094  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell14   2720   3390  1977094  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell72      3430   6820  1989670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:overflow_reg_i\/clock_0       macrocell72         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \TB9051_QD1:Net_1275\/main_1
Capture Clock  : \TB9051_QD1:Net_1275\/clock_0
Path slack     : 1989672p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6818
-------------------------------------   ---- 
End-of-path arrival time (ps)           6818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell13      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell13    670    670  1977094  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell14      0    670  1977094  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell14   2720   3390  1977094  RISE       1
\TB9051_QD1:Net_1275\/main_1                             macrocell74      3428   6818  1989672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1275\/clock_0                              macrocell74         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1260\/q
Path End       : \TB9051_QD1:bQuadDec:error\/main_0
Capture Clock  : \TB9051_QD1:bQuadDec:error\/clock_0
Path slack     : 1989762p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6728
-------------------------------------   ---- 
End-of-path arrival time (ps)           6728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1260\/clock_0                              macrocell81         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1260\/q             macrocell81   1250   1250  1974214  RISE       1
\TB9051_QD1:bQuadDec:error\/main_0  macrocell82   5478   6728  1989762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:error\/clock_0                        macrocell82         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:state_1\/q
Path End       : \TB9051_QD1:bQuadDec:error\/main_4
Capture Clock  : \TB9051_QD1:bQuadDec:error\/clock_0
Path slack     : 1989876p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6614
-------------------------------------   ---- 
End-of-path arrival time (ps)           6614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_1\/clock_0                      macrocell83         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:state_1\/q     macrocell83   1250   1250  1984582  RISE       1
\TB9051_QD1:bQuadDec:error\/main_4  macrocell82   5364   6614  1989876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:error\/clock_0                        macrocell82         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:state_1\/q
Path End       : \TB9051_QD1:Net_1251\/main_5
Capture Clock  : \TB9051_QD1:Net_1251\/clock_0
Path slack     : 1989916p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6574
-------------------------------------   ---- 
End-of-path arrival time (ps)           6574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_1\/clock_0                      macrocell83         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:state_1\/q  macrocell83   1250   1250  1984582  RISE       1
\TB9051_QD1:Net_1251\/main_5     macrocell71   5324   6574  1989916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1251\/clock_0                              macrocell71         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:state_0\/q
Path End       : \TB9051_QD1:bQuadDec:error\/main_5
Capture Clock  : \TB9051_QD1:bQuadDec:error\/clock_0
Path slack     : 1990012p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6478
-------------------------------------   ---- 
End-of-path arrival time (ps)           6478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_0\/clock_0                      macrocell84         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:state_0\/q     macrocell84   1250   1250  1984330  RISE       1
\TB9051_QD1:bQuadDec:error\/main_5  macrocell82   5228   6478  1990012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:error\/clock_0                        macrocell82         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:state_0\/q
Path End       : \TB9051_QD1:Net_1251\/main_6
Capture Clock  : \TB9051_QD1:Net_1251\/clock_0
Path slack     : 1990092p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6398
-------------------------------------   ---- 
End-of-path arrival time (ps)           6398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_0\/clock_0                      macrocell84         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:state_0\/q  macrocell84   1250   1250  1984330  RISE       1
\TB9051_QD1:Net_1251\/main_6     macrocell71   5148   6398  1990092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1251\/clock_0                              macrocell71         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1260\/q
Path End       : \TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 1990135p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Recovery time                                      0
--------------------------------------------   ------- 
End-of-path required time (ps)                 2000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9865
-------------------------------------   ---- 
End-of-path arrival time (ps)           9865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1260\/clock_0                              macrocell81         0      0  RISE       1

Data path
pin name                                            model name    delay     AT    slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1260\/q                             macrocell81    1250   1250  1974214  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell6   8615   9865  1990135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell6        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:error\/q
Path End       : \TB9051_QD2:Net_1260\/main_1
Capture Clock  : \TB9051_QD2:Net_1260\/clock_0
Path slack     : 1990170p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6320
-------------------------------------   ---- 
End-of-path arrival time (ps)           6320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:error\/clock_0                        macrocell98         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:error\/q  macrocell98   1250   1250  1984578  RISE       1
\TB9051_QD2:Net_1260\/main_1   macrocell97   5070   6320  1990170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1260\/clock_0                              macrocell97         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_A_delayed_0\/q
Path End       : \TB9051_QD1:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \TB9051_QD1:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 1990172p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6318
-------------------------------------   ---- 
End-of-path arrival time (ps)           6318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_A_delayed_0\/clock_0             macrocell31         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_A_delayed_0\/q       macrocell31   1250   1250  1990172  RISE       1
\TB9051_QD1:bQuadDec:quad_A_delayed_1\/main_0  macrocell32   5068   6318  1990172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_A_delayed_1\/clock_0             macrocell32         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \TB9051_QD2:Net_1275\/main_0
Capture Clock  : \TB9051_QD2:Net_1275\/clock_0
Path slack     : 1990201p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6289
-------------------------------------   ---- 
End-of-path arrival time (ps)           6289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell21      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell21    760    760  1978218  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell22      0    760  1978218  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell22   2740   3500  1978218  RISE       1
\TB9051_QD2:Net_1275\/main_0                             macrocell90      2789   6289  1990201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1275\/clock_0                              macrocell90         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \TB9051_QD2:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \TB9051_QD2:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 1990264p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6226
-------------------------------------   ---- 
End-of-path arrival time (ps)           6226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell21      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT    slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell21   1370   1370  1984805  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell22      0   1370  1984805  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell22   2260   3630  1984805  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:prevCompare\/main_0          macrocell91      2596   6226  1990264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:prevCompare\/clock_0          macrocell91         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \TB9051_QD2:Net_1275\/main_1
Capture Clock  : \TB9051_QD2:Net_1275\/clock_0
Path slack     : 1990295p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6195
-------------------------------------   ---- 
End-of-path arrival time (ps)           6195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell21      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell21    670    670  1978320  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell22      0    670  1978320  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell22   2720   3390  1978320  RISE       1
\TB9051_QD2:Net_1275\/main_1                             macrocell90      2805   6195  1990295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1275\/clock_0                              macrocell90         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \TB9051_QD2:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \TB9051_QD2:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 1990315p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6175
-------------------------------------   ---- 
End-of-path arrival time (ps)           6175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell21      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell21    670    670  1978320  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell22      0    670  1978320  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell22   2720   3390  1978320  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell88      2785   6175  1990315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:overflow_reg_i\/clock_0       macrocell88         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_B_filt\/q
Path End       : \TB9051_QD1:bQuadDec:error\/main_2
Capture Clock  : \TB9051_QD1:bQuadDec:error\/clock_0
Path slack     : 1990377p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6113
-------------------------------------   ---- 
End-of-path arrival time (ps)           6113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_B_filt\/clock_0                  macrocell80         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_B_filt\/q  macrocell80   1250   1250  1985100  RISE       1
\TB9051_QD1:bQuadDec:error\/main_2   macrocell82   4863   6113  1990377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:error\/clock_0                        macrocell82         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:state_0\/q
Path End       : \TB9051_QD2:bQuadDec:error\/main_5
Capture Clock  : \TB9051_QD2:bQuadDec:error\/clock_0
Path slack     : 1990383p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6107
-------------------------------------   ---- 
End-of-path arrival time (ps)           6107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_0\/clock_0                      macrocell100        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:state_0\/q     macrocell100   1250   1250  1983926  RISE       1
\TB9051_QD2:bQuadDec:error\/main_5  macrocell98    4857   6107  1990383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:error\/clock_0                        macrocell98         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_B_filt\/q
Path End       : \TB9051_QD1:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \TB9051_QD1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 1990414p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6076
-------------------------------------   ---- 
End-of-path arrival time (ps)           6076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_B_filt\/clock_0                  macrocell80         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_B_filt\/q       macrocell80   1250   1250  1985100  RISE       1
\TB9051_QD1:bQuadDec:quad_B_filt\/main_3  macrocell80   4826   6076  1990414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_B_filt\/clock_0                  macrocell80         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_B_filt\/q
Path End       : \TB9051_QD1:bQuadDec:state_1\/main_2
Capture Clock  : \TB9051_QD1:bQuadDec:state_1\/clock_0
Path slack     : 1990463p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6027
-------------------------------------   ---- 
End-of-path arrival time (ps)           6027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_B_filt\/clock_0                  macrocell80         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_B_filt\/q   macrocell80   1250   1250  1985100  RISE       1
\TB9051_QD1:bQuadDec:state_1\/main_2  macrocell83   4777   6027  1990463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_1\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1251\/q
Path End       : \TB9051_QD1:Net_1251\/main_0
Capture Clock  : \TB9051_QD1:Net_1251\/clock_0
Path slack     : 1990514p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5976
-------------------------------------   ---- 
End-of-path arrival time (ps)           5976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1251\/clock_0                              macrocell71         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1251\/q       macrocell71   1250   1250  1983818  RISE       1
\TB9051_QD1:Net_1251\/main_0  macrocell71   4726   5976  1990514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1251\/clock_0                              macrocell71         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1260\/q
Path End       : \TB9051_QD2:bQuadDec:error\/main_0
Capture Clock  : \TB9051_QD2:bQuadDec:error\/clock_0
Path slack     : 1990628p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5862
-------------------------------------   ---- 
End-of-path arrival time (ps)           5862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1260\/clock_0                              macrocell97         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1260\/q             macrocell97   1250   1250  1976795  RISE       1
\TB9051_QD2:bQuadDec:error\/main_0  macrocell98   4612   5862  1990628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:error\/clock_0                        macrocell98         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_A_delayed_0\/q
Path End       : \TB9051_QD1:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \TB9051_QD1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 1990699p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5791
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_A_delayed_0\/clock_0             macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_A_delayed_0\/q  macrocell31   1250   1250  1990172  RISE       1
\TB9051_QD1:bQuadDec:quad_A_filt\/main_0  macrocell79   4541   5791  1990699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_A_filt\/clock_0                  macrocell79         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:error\/q
Path End       : \TB9051_QD2:bQuadDec:error\/main_3
Capture Clock  : \TB9051_QD2:bQuadDec:error\/clock_0
Path slack     : 1991029p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5461
-------------------------------------   ---- 
End-of-path arrival time (ps)           5461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:error\/clock_0                        macrocell98         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:error\/q       macrocell98   1250   1250  1984578  RISE       1
\TB9051_QD2:bQuadDec:error\/main_3  macrocell98   4211   5461  1991029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:error\/clock_0                        macrocell98         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:error\/q
Path End       : \TB9051_QD2:bQuadDec:state_0\/main_3
Capture Clock  : \TB9051_QD2:bQuadDec:state_0\/clock_0
Path slack     : 1991102p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5388
-------------------------------------   ---- 
End-of-path arrival time (ps)           5388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:error\/clock_0                        macrocell98         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:error\/q         macrocell98    1250   1250  1984578  RISE       1
\TB9051_QD2:bQuadDec:state_0\/main_3  macrocell100   4138   5388  1991102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_0\/clock_0                      macrocell100        0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1260\/q
Path End       : \TB9051_QD2:bQuadDec:Stsreg\/status_2
Capture Clock  : \TB9051_QD2:bQuadDec:Stsreg\/clock
Path slack     : 1991240p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8260
-------------------------------------   ---- 
End-of-path arrival time (ps)           8260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1260\/clock_0                              macrocell97         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1260\/q                macrocell97     1250   1250  1976795  RISE       1
\TB9051_QD2:bQuadDec:Stsreg\/status_2  statusicell11   7010   8260  1991240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:Stsreg\/clock                         statusicell11       0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_B_delayed_0\/q
Path End       : \TB9051_QD2:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \TB9051_QD2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 1991283p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5207
-------------------------------------   ---- 
End-of-path arrival time (ps)           5207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_B_delayed_0\/clock_0             macrocell40         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_B_delayed_0\/q  macrocell40   1250   1250  1991283  RISE       1
\TB9051_QD2:bQuadDec:quad_B_filt\/main_0  macrocell96   3957   5207  1991283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_B_filt\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_A_delayed_1\/q
Path End       : \TB9051_QD2:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \TB9051_QD2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 1991292p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5198
-------------------------------------   ---- 
End-of-path arrival time (ps)           5198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_A_delayed_1\/clock_0             macrocell38         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_A_delayed_1\/q  macrocell38   1250   1250  1991292  RISE       1
\TB9051_QD2:bQuadDec:quad_A_filt\/main_1  macrocell95   3948   5198  1991292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_A_filt\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_A_delayed_0\/q
Path End       : \TB9051_QD2:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \TB9051_QD2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 1991296p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5194
-------------------------------------   ---- 
End-of-path arrival time (ps)           5194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_A_delayed_0\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_A_delayed_0\/q  macrocell37   1250   1250  1991296  RISE       1
\TB9051_QD2:bQuadDec:quad_A_filt\/main_0  macrocell95   3944   5194  1991296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_A_filt\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_A_filt\/q
Path End       : \TB9051_QD2:bQuadDec:state_0\/main_1
Capture Clock  : \TB9051_QD2:bQuadDec:state_0\/clock_0
Path slack     : 1991365p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5125
-------------------------------------   ---- 
End-of-path arrival time (ps)           5125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_A_filt\/clock_0                  macrocell95         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_A_filt\/q   macrocell95    1250   1250  1984980  RISE       1
\TB9051_QD2:bQuadDec:state_0\/main_1  macrocell100   3875   5125  1991365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_0\/clock_0                      macrocell100        0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_B_delayed_0\/q
Path End       : \TB9051_QD1:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \TB9051_QD1:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 1991400p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5090
-------------------------------------   ---- 
End-of-path arrival time (ps)           5090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_B_delayed_0\/clock_0             macrocell34         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_B_delayed_0\/q       macrocell34   1250   1250  1991400  RISE       1
\TB9051_QD1:bQuadDec:quad_B_delayed_1\/main_0  macrocell35   3840   5090  1991400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_B_delayed_1\/clock_0             macrocell35         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_B_delayed_0\/q
Path End       : \TB9051_QD1:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \TB9051_QD1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 1991413p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5077
-------------------------------------   ---- 
End-of-path arrival time (ps)           5077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_B_delayed_0\/clock_0             macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_B_delayed_0\/q  macrocell34   1250   1250  1991400  RISE       1
\TB9051_QD1:bQuadDec:quad_B_filt\/main_0  macrocell80   3827   5077  1991413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_B_filt\/clock_0                  macrocell80         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_A_delayed_2\/q
Path End       : \TB9051_QD2:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \TB9051_QD2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 1991570p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4920
-------------------------------------   ---- 
End-of-path arrival time (ps)           4920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_A_delayed_2\/clock_0             macrocell39         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_A_delayed_2\/q  macrocell39   1250   1250  1991570  RISE       1
\TB9051_QD2:bQuadDec:quad_A_filt\/main_2  macrocell95   3670   4920  1991570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_A_filt\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_B_delayed_1\/q
Path End       : \TB9051_QD2:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \TB9051_QD2:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 1991576p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4914
-------------------------------------   ---- 
End-of-path arrival time (ps)           4914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_B_delayed_1\/clock_0             macrocell41         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_B_delayed_1\/q       macrocell41   1250   1250  1991576  RISE       1
\TB9051_QD2:bQuadDec:quad_B_delayed_2\/main_0  macrocell42   3664   4914  1991576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_B_delayed_2\/clock_0             macrocell42         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_B_delayed_1\/q
Path End       : \TB9051_QD2:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \TB9051_QD2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 1991576p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4914
-------------------------------------   ---- 
End-of-path arrival time (ps)           4914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_B_delayed_1\/clock_0             macrocell41         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_B_delayed_1\/q  macrocell41   1250   1250  1991576  RISE       1
\TB9051_QD2:bQuadDec:quad_B_filt\/main_1  macrocell96   3664   4914  1991576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_B_filt\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:error\/q
Path End       : \TB9051_QD2:bQuadDec:Stsreg\/status_3
Capture Clock  : \TB9051_QD2:bQuadDec:Stsreg\/clock
Path slack     : 1991620p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7880
-------------------------------------   ---- 
End-of-path arrival time (ps)           7880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:error\/clock_0                        macrocell98         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:error\/q          macrocell98     1250   1250  1984578  RISE       1
\TB9051_QD2:bQuadDec:Stsreg\/status_3  statusicell11   6630   7880  1991620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:Stsreg\/clock                         statusicell11       0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1260\/q
Path End       : \TB9051_QD2:bQuadDec:state_0\/main_0
Capture Clock  : \TB9051_QD2:bQuadDec:state_0\/clock_0
Path slack     : 1991702p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4788
-------------------------------------   ---- 
End-of-path arrival time (ps)           4788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1260\/clock_0                              macrocell97         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1260\/q               macrocell97    1250   1250  1976795  RISE       1
\TB9051_QD2:bQuadDec:state_0\/main_0  macrocell100   3538   4788  1991702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_0\/clock_0                      macrocell100        0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_B_filt\/q
Path End       : \TB9051_QD2:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \TB9051_QD2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 1991828p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4662
-------------------------------------   ---- 
End-of-path arrival time (ps)           4662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_B_filt\/clock_0                  macrocell96         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_B_filt\/q       macrocell96   1250   1250  1979757  RISE       1
\TB9051_QD2:bQuadDec:quad_B_filt\/main_3  macrocell96   3412   4662  1991828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_B_filt\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1203\/q
Path End       : \TB9051_QD2:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \TB9051_QD2:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 1991835p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4655
-------------------------------------   ---- 
End-of-path arrival time (ps)           4655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1203\/clock_0                              macrocell94         0      0  RISE       1

Data path
pin name                                             model name   delay     AT    slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1203\/q                              macrocell94   1250   1250  1979824  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell93   3405   4655  1991835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:count_stored_i\/clock_0       macrocell93         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:state_0\/q
Path End       : \TB9051_QD2:Net_1260\/main_3
Capture Clock  : \TB9051_QD2:Net_1260\/clock_0
Path slack     : 1991840p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4650
-------------------------------------   ---- 
End-of-path arrival time (ps)           4650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_0\/clock_0                      macrocell100        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:state_0\/q  macrocell100   1250   1250  1983926  RISE       1
\TB9051_QD2:Net_1260\/main_3     macrocell97    3400   4650  1991840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1260\/clock_0                              macrocell97         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1260\/q
Path End       : \TB9051_QD1:bQuadDec:state_0\/main_0
Capture Clock  : \TB9051_QD1:bQuadDec:state_0\/clock_0
Path slack     : 1991950p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4540
-------------------------------------   ---- 
End-of-path arrival time (ps)           4540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1260\/clock_0                              macrocell81         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1260\/q               macrocell81   1250   1250  1974214  RISE       1
\TB9051_QD1:bQuadDec:state_0\/main_0  macrocell84   3290   4540  1991950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_0\/clock_0                      macrocell84         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1260\/q
Path End       : \TB9051_QD1:Net_1260\/main_0
Capture Clock  : \TB9051_QD1:Net_1260\/clock_0
Path slack     : 1991951p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4539
-------------------------------------   ---- 
End-of-path arrival time (ps)           4539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1260\/clock_0                              macrocell81         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1260\/q       macrocell81   1250   1250  1974214  RISE       1
\TB9051_QD1:Net_1260\/main_0  macrocell81   3289   4539  1991951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1260\/clock_0                              macrocell81         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1260\/q
Path End       : \TB9051_QD1:bQuadDec:state_1\/main_0
Capture Clock  : \TB9051_QD1:bQuadDec:state_1\/clock_0
Path slack     : 1991954p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4536
-------------------------------------   ---- 
End-of-path arrival time (ps)           4536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1260\/clock_0                              macrocell81         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1260\/q               macrocell81   1250   1250  1974214  RISE       1
\TB9051_QD1:bQuadDec:state_1\/main_0  macrocell83   3286   4536  1991954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_1\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:state_1\/q
Path End       : \TB9051_QD2:bQuadDec:state_1\/main_4
Capture Clock  : \TB9051_QD2:bQuadDec:state_1\/clock_0
Path slack     : 1991962p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4528
-------------------------------------   ---- 
End-of-path arrival time (ps)           4528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_1\/clock_0                      macrocell99         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:state_1\/q       macrocell99   1250   1250  1981709  RISE       1
\TB9051_QD2:bQuadDec:state_1\/main_4  macrocell99   3278   4528  1991962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_1\/clock_0                      macrocell99         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:state_1\/q
Path End       : \TB9051_QD2:Net_1251\/main_5
Capture Clock  : \TB9051_QD2:Net_1251\/clock_0
Path slack     : 1991974p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4516
-------------------------------------   ---- 
End-of-path arrival time (ps)           4516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_1\/clock_0                      macrocell99         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:state_1\/q  macrocell99   1250   1250  1981709  RISE       1
\TB9051_QD2:Net_1251\/main_5     macrocell87   3266   4516  1991974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1251\/clock_0                              macrocell87         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:state_1\/q
Path End       : \TB9051_QD2:Net_1203\/main_5
Capture Clock  : \TB9051_QD2:Net_1203\/clock_0
Path slack     : 1991986p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4504
-------------------------------------   ---- 
End-of-path arrival time (ps)           4504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_1\/clock_0                      macrocell99         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:state_1\/q  macrocell99   1250   1250  1981709  RISE       1
\TB9051_QD2:Net_1203\/main_5     macrocell94   3254   4504  1991986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1203\/clock_0                              macrocell94         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_A_filt\/q
Path End       : \TB9051_QD2:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \TB9051_QD2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 1991991p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4499
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_A_filt\/clock_0                  macrocell95         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_A_filt\/q       macrocell95   1250   1250  1984980  RISE       1
\TB9051_QD2:bQuadDec:quad_A_filt\/main_3  macrocell95   3249   4499  1991991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_A_filt\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_A_filt\/q
Path End       : \TB9051_QD2:bQuadDec:error\/main_1
Capture Clock  : \TB9051_QD2:bQuadDec:error\/clock_0
Path slack     : 1991991p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4499
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_A_filt\/clock_0                  macrocell95         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_A_filt\/q  macrocell95   1250   1250  1984980  RISE       1
\TB9051_QD2:bQuadDec:error\/main_1   macrocell98   3249   4499  1991991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:error\/clock_0                        macrocell98         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_A_filt\/q
Path End       : \TB9051_QD1:Net_1203\/main_2
Capture Clock  : \TB9051_QD1:Net_1203\/clock_0
Path slack     : 1992061p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_A_filt\/clock_0                  macrocell79         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_A_filt\/q  macrocell79   1250   1250  1983222  RISE       1
\TB9051_QD1:Net_1203\/main_2         macrocell78   3179   4429  1992061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1203\/clock_0                              macrocell78         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_A_filt\/q
Path End       : \TB9051_QD1:bQuadDec:state_0\/main_1
Capture Clock  : \TB9051_QD1:bQuadDec:state_0\/clock_0
Path slack     : 1992067p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4423
-------------------------------------   ---- 
End-of-path arrival time (ps)           4423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_A_filt\/clock_0                  macrocell79         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_A_filt\/q   macrocell79   1250   1250  1983222  RISE       1
\TB9051_QD1:bQuadDec:state_0\/main_1  macrocell84   3173   4423  1992067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_0\/clock_0                      macrocell84         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_A_filt\/q
Path End       : \TB9051_QD1:bQuadDec:state_1\/main_1
Capture Clock  : \TB9051_QD1:bQuadDec:state_1\/clock_0
Path slack     : 1992076p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4414
-------------------------------------   ---- 
End-of-path arrival time (ps)           4414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_A_filt\/clock_0                  macrocell79         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_A_filt\/q   macrocell79   1250   1250  1983222  RISE       1
\TB9051_QD1:bQuadDec:state_1\/main_1  macrocell83   3164   4414  1992076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_1\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_A_filt\/q
Path End       : \TB9051_QD1:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \TB9051_QD1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 1992082p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4408
-------------------------------------   ---- 
End-of-path arrival time (ps)           4408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_A_filt\/clock_0                  macrocell79         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_A_filt\/q       macrocell79   1250   1250  1983222  RISE       1
\TB9051_QD1:bQuadDec:quad_A_filt\/main_3  macrocell79   3158   4408  1992082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_A_filt\/clock_0                  macrocell79         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1251\/q
Path End       : \TB9051_QD2:Net_1251\/main_0
Capture Clock  : \TB9051_QD2:Net_1251\/clock_0
Path slack     : 1992131p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1251\/clock_0                              macrocell87         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1251\/q       macrocell87   1250   1250  1983254  RISE       1
\TB9051_QD2:Net_1251\/main_0  macrocell87   3109   4359  1992131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1251\/clock_0                              macrocell87         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1260\/q
Path End       : \TB9051_QD1:Net_1203\/main_0
Capture Clock  : \TB9051_QD1:Net_1203\/clock_0
Path slack     : 1992209p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4281
-------------------------------------   ---- 
End-of-path arrival time (ps)           4281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1260\/clock_0                              macrocell81         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1260\/q       macrocell81   1250   1250  1974214  RISE       1
\TB9051_QD1:Net_1203\/main_0  macrocell78   3031   4281  1992209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1203\/clock_0                              macrocell78         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:state_1\/q
Path End       : \TB9051_QD1:bQuadDec:state_1\/main_4
Capture Clock  : \TB9051_QD1:bQuadDec:state_1\/clock_0
Path slack     : 1992389p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4101
-------------------------------------   ---- 
End-of-path arrival time (ps)           4101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_1\/clock_0                      macrocell83         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:state_1\/q       macrocell83   1250   1250  1984582  RISE       1
\TB9051_QD1:bQuadDec:state_1\/main_4  macrocell83   2851   4101  1992389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_1\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:state_1\/q
Path End       : \TB9051_QD1:Net_1203\/main_5
Capture Clock  : \TB9051_QD1:Net_1203\/clock_0
Path slack     : 1992391p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4099
-------------------------------------   ---- 
End-of-path arrival time (ps)           4099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_1\/clock_0                      macrocell83         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:state_1\/q  macrocell83   1250   1250  1984582  RISE       1
\TB9051_QD1:Net_1203\/main_5     macrocell78   2849   4099  1992391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1203\/clock_0                              macrocell78         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:state_1\/q
Path End       : \TB9051_QD1:Net_1260\/main_2
Capture Clock  : \TB9051_QD1:Net_1260\/clock_0
Path slack     : 1992394p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4096
-------------------------------------   ---- 
End-of-path arrival time (ps)           4096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_1\/clock_0                      macrocell83         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:state_1\/q  macrocell83   1250   1250  1984582  RISE       1
\TB9051_QD1:Net_1260\/main_2     macrocell81   2846   4096  1992394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1260\/clock_0                              macrocell81         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:state_0\/q
Path End       : \TB9051_QD1:bQuadDec:state_1\/main_5
Capture Clock  : \TB9051_QD1:bQuadDec:state_1\/clock_0
Path slack     : 1992418p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4072
-------------------------------------   ---- 
End-of-path arrival time (ps)           4072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_0\/clock_0                      macrocell84         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:state_0\/q       macrocell84   1250   1250  1984330  RISE       1
\TB9051_QD1:bQuadDec:state_1\/main_5  macrocell83   2822   4072  1992418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_1\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:state_0\/q
Path End       : \TB9051_QD1:Net_1260\/main_3
Capture Clock  : \TB9051_QD1:Net_1260\/clock_0
Path slack     : 1992426p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4064
-------------------------------------   ---- 
End-of-path arrival time (ps)           4064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_0\/clock_0                      macrocell84         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:state_0\/q  macrocell84   1250   1250  1984330  RISE       1
\TB9051_QD1:Net_1260\/main_3     macrocell81   2814   4064  1992426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1260\/clock_0                              macrocell81         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:state_0\/q
Path End       : \TB9051_QD1:Net_1203\/main_6
Capture Clock  : \TB9051_QD1:Net_1203\/clock_0
Path slack     : 1992426p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4064
-------------------------------------   ---- 
End-of-path arrival time (ps)           4064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_0\/clock_0                      macrocell84         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:state_0\/q  macrocell84   1250   1250  1984330  RISE       1
\TB9051_QD1:Net_1203\/main_6     macrocell78   2814   4064  1992426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1203\/clock_0                              macrocell78         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_A_delayed_1\/q
Path End       : \TB9051_QD1:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \TB9051_QD1:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 1992553p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3937
-------------------------------------   ---- 
End-of-path arrival time (ps)           3937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_A_delayed_1\/clock_0             macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_A_delayed_1\/q       macrocell32   1250   1250  1992553  RISE       1
\TB9051_QD1:bQuadDec:quad_A_delayed_2\/main_0  macrocell33   2687   3937  1992553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_A_delayed_2\/clock_0             macrocell33         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1203\/q
Path End       : \TB9051_QD1:Net_1203\/main_1
Capture Clock  : \TB9051_QD1:Net_1203\/clock_0
Path slack     : 1992553p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3937
-------------------------------------   ---- 
End-of-path arrival time (ps)           3937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1203\/clock_0                              macrocell78         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1203\/q       macrocell78   1250   1250  1978601  RISE       1
\TB9051_QD1:Net_1203\/main_1  macrocell78   2687   3937  1992553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1203\/clock_0                              macrocell78         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_A_delayed_1\/q
Path End       : \TB9051_QD1:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \TB9051_QD1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 1992557p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3933
-------------------------------------   ---- 
End-of-path arrival time (ps)           3933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_A_delayed_1\/clock_0             macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_A_delayed_1\/q  macrocell32   1250   1250  1992553  RISE       1
\TB9051_QD1:bQuadDec:quad_A_filt\/main_1  macrocell79   2683   3933  1992557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_A_filt\/clock_0                  macrocell79         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1203\/q
Path End       : \TB9051_QD1:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \TB9051_QD1:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 1992561p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3929
-------------------------------------   ---- 
End-of-path arrival time (ps)           3929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1203\/clock_0                              macrocell78         0      0  RISE       1

Data path
pin name                                             model name   delay     AT    slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1203\/q                              macrocell78   1250   1250  1978601  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell77   2679   3929  1992561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:count_stored_i\/clock_0       macrocell77         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:state_0\/q
Path End       : \TB9051_QD2:bQuadDec:state_0\/main_5
Capture Clock  : \TB9051_QD2:bQuadDec:state_0\/clock_0
Path slack     : 1992597p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3893
-------------------------------------   ---- 
End-of-path arrival time (ps)           3893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_0\/clock_0                      macrocell100        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:state_0\/q       macrocell100   1250   1250  1983926  RISE       1
\TB9051_QD2:bQuadDec:state_0\/main_5  macrocell100   2643   3893  1992597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_0\/clock_0                      macrocell100        0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1260\/q
Path End       : \TB9051_QD2:Net_1260\/main_0
Capture Clock  : \TB9051_QD2:Net_1260\/clock_0
Path slack     : 1992615p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1260\/clock_0                              macrocell97         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1260\/q       macrocell97   1250   1250  1976795  RISE       1
\TB9051_QD2:Net_1260\/main_0  macrocell97   2625   3875  1992615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1260\/clock_0                              macrocell97         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1203\/q
Path End       : \TB9051_QD2:Net_1203\/main_1
Capture Clock  : \TB9051_QD2:Net_1203\/clock_0
Path slack     : 1992929p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1203\/clock_0                              macrocell94         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1203\/q       macrocell94   1250   1250  1979824  RISE       1
\TB9051_QD2:Net_1203\/main_1  macrocell94   2311   3561  1992929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1203\/clock_0                              macrocell94         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_B_delayed_2\/q
Path End       : \TB9051_QD1:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \TB9051_QD1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 1992933p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_B_delayed_2\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_B_delayed_2\/q  macrocell36   1250   1250  1992933  RISE       1
\TB9051_QD1:bQuadDec:quad_B_filt\/main_2  macrocell80   2307   3557  1992933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_B_filt\/clock_0                  macrocell80         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_B_delayed_2\/q
Path End       : \TB9051_QD2:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \TB9051_QD2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 1992936p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_B_delayed_2\/clock_0             macrocell42         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_B_delayed_2\/q  macrocell42   1250   1250  1992936  RISE       1
\TB9051_QD2:bQuadDec:quad_B_filt\/main_2  macrocell96   2304   3554  1992936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_B_filt\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_A_delayed_1\/q
Path End       : \TB9051_QD2:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \TB9051_QD2:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 1992949p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_A_delayed_1\/clock_0             macrocell38         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_A_delayed_1\/q       macrocell38   1250   1250  1991292  RISE       1
\TB9051_QD2:bQuadDec:quad_A_delayed_2\/main_0  macrocell39   2291   3541  1992949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_A_delayed_2\/clock_0             macrocell39         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_B_delayed_0\/q
Path End       : \TB9051_QD2:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \TB9051_QD2:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 1992949p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_B_delayed_0\/clock_0             macrocell40         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_B_delayed_0\/q       macrocell40   1250   1250  1991283  RISE       1
\TB9051_QD2:bQuadDec:quad_B_delayed_1\/main_0  macrocell41   2291   3541  1992949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_B_delayed_1\/clock_0             macrocell41         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_A_delayed_0\/q
Path End       : \TB9051_QD2:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \TB9051_QD2:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 1992949p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_A_delayed_0\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_A_delayed_0\/q       macrocell37   1250   1250  1991296  RISE       1
\TB9051_QD2:bQuadDec:quad_A_delayed_1\/main_0  macrocell38   2291   3541  1992949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_A_delayed_1\/clock_0             macrocell38         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_B_delayed_1\/q
Path End       : \TB9051_QD1:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \TB9051_QD1:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 1992956p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_B_delayed_1\/clock_0             macrocell35         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_B_delayed_1\/q       macrocell35   1250   1250  1992956  RISE       1
\TB9051_QD1:bQuadDec:quad_B_delayed_2\/main_0  macrocell36   2284   3534  1992956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_B_delayed_2\/clock_0             macrocell36         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_B_delayed_1\/q
Path End       : \TB9051_QD1:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \TB9051_QD1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 1992956p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_B_delayed_1\/clock_0             macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_B_delayed_1\/q  macrocell35   1250   1250  1992956  RISE       1
\TB9051_QD1:bQuadDec:quad_B_filt\/main_1  macrocell80   2284   3534  1992956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_B_filt\/clock_0                  macrocell80         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_A_delayed_2\/q
Path End       : \TB9051_QD1:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \TB9051_QD1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 1992989p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3501
-------------------------------------   ---- 
End-of-path arrival time (ps)           3501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_A_delayed_2\/clock_0             macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_A_delayed_2\/q  macrocell33   1250   1250  1992989  RISE       1
\TB9051_QD1:bQuadDec:quad_A_filt\/main_2  macrocell79   2251   3501  1992989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_A_filt\/clock_0                  macrocell79         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1260\/q
Path End       : \TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 1995395p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   2000000
- Recovery time                                      0
--------------------------------------------   ------- 
End-of-path required time (ps)                 2000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4605
-------------------------------------   ---- 
End-of-path arrival time (ps)           4605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1260\/clock_0                              macrocell97         0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1260\/q                             macrocell97     1250   1250  1976795  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell10   3355   4605  1995395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell10       0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_3\/q
Path End       : \UART_RPi:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_RPi:BUART:sRX:RxBitCounter\/clock
Path slack     : 2147112p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14194
-------------------------------------   ----- 
End-of-path arrival time (ps)           14194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_3\/q            macrocell61   1250   1250  2147112  RISE       1
\UART_RPi:BUART:rx_counter_load\/main_2  macrocell6    5945   7195  2147112  RISE       1
\UART_RPi:BUART:rx_counter_load\/q       macrocell6    3350  10545  2147112  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/load   count7cell    3649  14194  2147112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_0\/q
Path End       : \UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2148144p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12333
-------------------------------------   ----- 
End-of-path arrival time (ps)           12333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_0\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_0\/q                      macrocell55     1250   1250  2148144  RISE       1
\UART_RPi:BUART:counter_load_not\/main_1           macrocell3      5439   6689  2148144  RISE       1
\UART_RPi:BUART:counter_load_not\/q                macrocell3      3350  10039  2148144  RISE       1
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2294  12333  2148144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_0\/q
Path End       : \UART_RPi:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_RPi:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2151527p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9130
-------------------------------------   ---- 
End-of-path arrival time (ps)           9130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_0\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_0\/q                macrocell55     1250   1250  2148144  RISE       1
\UART_RPi:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   7880   9130  2151527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_0\/q
Path End       : \UART_RPi:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_RPi:BUART:sTX:TxSts\/clock
Path slack     : 2152147p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14020
-------------------------------------   ----- 
End-of-path arrival time (ps)           14020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_0\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_0\/q        macrocell55    1250   1250  2148144  RISE       1
\UART_RPi:BUART:tx_status_0\/main_1  macrocell4     6542   7792  2152147  RISE       1
\UART_RPi:BUART:tx_status_0\/q       macrocell4     3350  11142  2152147  RISE       1
\UART_RPi:BUART:sTX:TxSts\/status_0  statusicell2   2878  14020  2152147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:TxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_0\/q
Path End       : \UART_RPi:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_RPi:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2153788p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6868
-------------------------------------   ---- 
End-of-path arrival time (ps)           6868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_0\/q                macrocell59     1250   1250  2148131  RISE       1
\UART_RPi:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   5618   6868  2153788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_bitclk_enable\/q
Path End       : \UART_RPi:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_RPi:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2154584p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6073
-------------------------------------   ---- 
End-of-path arrival time (ps)           6073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_bitclk_enable\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_bitclk_enable\/q          macrocell63     1250   1250  2154584  RISE       1
\UART_RPi:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   4823   6073  2154584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_RPi:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_RPi:BUART:sRX:RxSts\/clock
Path slack     : 2154596p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11571
-------------------------------------   ----- 
End-of-path arrival time (ps)           11571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  2154596  RISE       1
\UART_RPi:BUART:rx_status_4\/main_1                 macrocell7      2314   5894  2154596  RISE       1
\UART_RPi:BUART:rx_status_4\/q                      macrocell7      3350   9244  2154596  RISE       1
\UART_RPi:BUART:sRX:RxSts\/status_4                 statusicell3    2327  11571  2154596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxSts\/clock                           statusicell3        0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_0\/q
Path End       : \UART_RPi:BUART:txn\/main_2
Capture Clock  : \UART_RPi:BUART:txn\/clock_0
Path slack     : 2154722p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8435
-------------------------------------   ---- 
End-of-path arrival time (ps)           8435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_0\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_0\/q  macrocell55   1250   1250  2148144  RISE       1
\UART_RPi:BUART:txn\/main_2    macrocell53   7185   8435  2154722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:txn\/clock_0                               macrocell53         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_0\/q
Path End       : \UART_RPi:BUART:tx_state_1\/main_1
Capture Clock  : \UART_RPi:BUART:tx_state_1\/clock_0
Path slack     : 2154722p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8435
-------------------------------------   ---- 
End-of-path arrival time (ps)           8435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_0\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_0\/q       macrocell55   1250   1250  2148144  RISE       1
\UART_RPi:BUART:tx_state_1\/main_1  macrocell54   7185   8435  2154722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_1\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_3\/q
Path End       : \UART_RPi:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_RPi:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2155039p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8118
-------------------------------------   ---- 
End-of-path arrival time (ps)           8118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_3\/q               macrocell61   1250   1250  2147112  RISE       1
\UART_RPi:BUART:rx_state_stop1_reg\/main_2  macrocell64   6868   8118  2155039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_stop1_reg\/clock_0                macrocell64         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_RPi:BUART:tx_state_0\/main_3
Capture Clock  : \UART_RPi:BUART:tx_state_0\/clock_0
Path slack     : 2155600p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7557
-------------------------------------   ---- 
End-of-path arrival time (ps)           7557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  2153433  RISE       1
\UART_RPi:BUART:tx_state_0\/main_3                  macrocell55     3977   7557  2155600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_0\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_2\/q
Path End       : \UART_RPi:BUART:txn\/main_4
Capture Clock  : \UART_RPi:BUART:txn\/clock_0
Path slack     : 2155751p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7406
-------------------------------------   ---- 
End-of-path arrival time (ps)           7406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_2\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_2\/q  macrocell56   1250   1250  2148895  RISE       1
\UART_RPi:BUART:txn\/main_4    macrocell53   6156   7406  2155751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:txn\/clock_0                               macrocell53         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_2\/q
Path End       : \UART_RPi:BUART:tx_state_1\/main_3
Capture Clock  : \UART_RPi:BUART:tx_state_1\/clock_0
Path slack     : 2155751p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7406
-------------------------------------   ---- 
End-of-path arrival time (ps)           7406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_2\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_2\/q       macrocell56   1250   1250  2148895  RISE       1
\UART_RPi:BUART:tx_state_1\/main_3  macrocell54   6156   7406  2155751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_1\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_1\/q
Path End       : \UART_RPi:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_RPi:BUART:tx_bitclk\/clock_0
Path slack     : 2155840p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7317
-------------------------------------   ---- 
End-of-path arrival time (ps)           7317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_1\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_1\/q      macrocell54   1250   1250  2149149  RISE       1
\UART_RPi:BUART:tx_bitclk\/main_0  macrocell57   6067   7317  2155840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_bitclk\/clock_0                         macrocell57         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_1\/q
Path End       : \UART_RPi:BUART:tx_state_0\/main_0
Capture Clock  : \UART_RPi:BUART:tx_state_0\/clock_0
Path slack     : 2155852p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7305
-------------------------------------   ---- 
End-of-path arrival time (ps)           7305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_1\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_1\/q       macrocell54   1250   1250  2149149  RISE       1
\UART_RPi:BUART:tx_state_0\/main_0  macrocell55   6055   7305  2155852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_0\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_3\/q
Path End       : \UART_RPi:BUART:rx_state_3\/main_3
Capture Clock  : \UART_RPi:BUART:rx_state_3\/clock_0
Path slack     : 2155919p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7237
-------------------------------------   ---- 
End-of-path arrival time (ps)           7237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_3\/q       macrocell61   1250   1250  2147112  RISE       1
\UART_RPi:BUART:rx_state_3\/main_3  macrocell61   5987   7237  2155919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_3\/q
Path End       : \UART_RPi:BUART:rx_state_0\/main_3
Capture Clock  : \UART_RPi:BUART:rx_state_0\/clock_0
Path slack     : 2155937p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7219
-------------------------------------   ---- 
End-of-path arrival time (ps)           7219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_3\/q       macrocell61   1250   1250  2147112  RISE       1
\UART_RPi:BUART:rx_state_0\/main_3  macrocell59   5969   7219  2155937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_3\/q
Path End       : \UART_RPi:BUART:rx_state_2\/main_3
Capture Clock  : \UART_RPi:BUART:rx_state_2\/clock_0
Path slack     : 2155937p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7219
-------------------------------------   ---- 
End-of-path arrival time (ps)           7219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_3\/q       macrocell61   1250   1250  2147112  RISE       1
\UART_RPi:BUART:rx_state_2\/main_3  macrocell62   5969   7219  2155937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_3\/q
Path End       : \UART_RPi:BUART:rx_status_3\/main_3
Capture Clock  : \UART_RPi:BUART:rx_status_3\/clock_0
Path slack     : 2155937p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7219
-------------------------------------   ---- 
End-of-path arrival time (ps)           7219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_3\/q        macrocell61   1250   1250  2147112  RISE       1
\UART_RPi:BUART:rx_status_3\/main_3  macrocell65   5969   7219  2155937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_status_3\/clock_0                       macrocell65         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_0\/q
Path End       : \UART_RPi:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_RPi:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2156295p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6861
-------------------------------------   ---- 
End-of-path arrival time (ps)           6861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_0\/q               macrocell59   1250   1250  2148131  RISE       1
\UART_RPi:BUART:rx_state_stop1_reg\/main_1  macrocell64   5611   6861  2156295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_stop1_reg\/clock_0                macrocell64         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RPi:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_RPi:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156328p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4328
-------------------------------------   ---- 
End-of-path arrival time (ps)           4328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_ctrl_mark_last\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_ctrl_mark_last\/q         macrocell58     1250   1250  2150120  RISE       1
\UART_RPi:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   3078   4328  2156328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RPi:BUART:rx_state_0\/main_6
Capture Clock  : \UART_RPi:BUART:rx_state_0\/clock_0
Path slack     : 2156364p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6792
-------------------------------------   ---- 
End-of-path arrival time (ps)           6792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2156364  RISE       1
\UART_RPi:BUART:rx_state_0\/main_6         macrocell59   4852   6792  2156364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RPi:BUART:rx_state_2\/main_6
Capture Clock  : \UART_RPi:BUART:rx_state_2\/clock_0
Path slack     : 2156364p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6792
-------------------------------------   ---- 
End-of-path arrival time (ps)           6792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2156364  RISE       1
\UART_RPi:BUART:rx_state_2\/main_6         macrocell62   4852   6792  2156364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RPi:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_RPi:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2156420p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4236
-------------------------------------   ---- 
End-of-path arrival time (ps)           4236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  2151553  RISE       1
\UART_RPi:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   4046   4236  2156420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_RPi:BUART:txn\/main_3
Capture Clock  : \UART_RPi:BUART:txn\/clock_0
Path slack     : 2156490p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6667
-------------------------------------   ---- 
End-of-path arrival time (ps)           6667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  2156490  RISE       1
\UART_RPi:BUART:txn\/main_3                macrocell53     2297   6667  2156490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:txn\/clock_0                               macrocell53         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_2\/q
Path End       : \UART_RPi:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_RPi:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2156552p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6605
-------------------------------------   ---- 
End-of-path arrival time (ps)           6605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_2\/q               macrocell62   1250   1250  2148267  RISE       1
\UART_RPi:BUART:rx_state_stop1_reg\/main_3  macrocell64   5355   6605  2156552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_stop1_reg\/clock_0                macrocell64         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RPi:BUART:rx_state_0\/main_0
Capture Clock  : \UART_RPi:BUART:rx_state_0\/clock_0
Path slack     : 2156567p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6590
-------------------------------------   ---- 
End-of-path arrival time (ps)           6590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_ctrl_mark_last\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_ctrl_mark_last\/q  macrocell58   1250   1250  2150120  RISE       1
\UART_RPi:BUART:rx_state_0\/main_0    macrocell59   5340   6590  2156567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RPi:BUART:rx_state_2\/main_0
Capture Clock  : \UART_RPi:BUART:rx_state_2\/clock_0
Path slack     : 2156567p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6590
-------------------------------------   ---- 
End-of-path arrival time (ps)           6590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_ctrl_mark_last\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_ctrl_mark_last\/q  macrocell58   1250   1250  2150120  RISE       1
\UART_RPi:BUART:rx_state_2\/main_0    macrocell62   5340   6590  2156567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RPi:BUART:rx_status_3\/main_0
Capture Clock  : \UART_RPi:BUART:rx_status_3\/clock_0
Path slack     : 2156567p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6590
-------------------------------------   ---- 
End-of-path arrival time (ps)           6590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_ctrl_mark_last\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_ctrl_mark_last\/q  macrocell58   1250   1250  2150120  RISE       1
\UART_RPi:BUART:rx_status_3\/main_0   macrocell65   5340   6590  2156567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_status_3\/clock_0                       macrocell65         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RPi:BUART:rx_state_3\/main_0
Capture Clock  : \UART_RPi:BUART:rx_state_3\/clock_0
Path slack     : 2156610p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6547
-------------------------------------   ---- 
End-of-path arrival time (ps)           6547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_ctrl_mark_last\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_ctrl_mark_last\/q  macrocell58   1250   1250  2150120  RISE       1
\UART_RPi:BUART:rx_state_3\/main_0    macrocell61   5297   6547  2156610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_1\/q
Path End       : \UART_RPi:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_RPi:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2156802p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3855
-------------------------------------   ---- 
End-of-path arrival time (ps)           3855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_1\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_1\/q                macrocell54     1250   1250  2149149  RISE       1
\UART_RPi:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   2605   3855  2156802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_3\/q
Path End       : \UART_RPi:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_RPi:BUART:rx_load_fifo\/clock_0
Path slack     : 2156878p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6278
-------------------------------------   ---- 
End-of-path arrival time (ps)           6278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_3\/q         macrocell61   1250   1250  2147112  RISE       1
\UART_RPi:BUART:rx_load_fifo\/main_3  macrocell60   5028   6278  2156878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_load_fifo\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RPi:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_RPi:BUART:rx_load_fifo\/clock_0
Path slack     : 2156918p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6239
-------------------------------------   ---- 
End-of-path arrival time (ps)           6239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2156364  RISE       1
\UART_RPi:BUART:rx_load_fifo\/main_6       macrocell60   4299   6239  2156918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_load_fifo\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_1\/q
Path End       : \UART_RPi:BUART:tx_state_2\/main_0
Capture Clock  : \UART_RPi:BUART:tx_state_2\/clock_0
Path slack     : 2156998p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6158
-------------------------------------   ---- 
End-of-path arrival time (ps)           6158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_1\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_1\/q       macrocell54   1250   1250  2149149  RISE       1
\UART_RPi:BUART:tx_state_2\/main_0  macrocell56   4908   6158  2156998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_2\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_bitclk_enable\/q
Path End       : \UART_RPi:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_RPi:BUART:rx_load_fifo\/clock_0
Path slack     : 2157036p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6121
-------------------------------------   ---- 
End-of-path arrival time (ps)           6121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_bitclk_enable\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_bitclk_enable\/q   macrocell63   1250   1250  2154584  RISE       1
\UART_RPi:BUART:rx_load_fifo\/main_2  macrocell60   4871   6121  2157036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_load_fifo\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RPi:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_RPi:BUART:rx_load_fifo\/clock_0
Path slack     : 2157121p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6036
-------------------------------------   ---- 
End-of-path arrival time (ps)           6036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_ctrl_mark_last\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_ctrl_mark_last\/q  macrocell58   1250   1250  2150120  RISE       1
\UART_RPi:BUART:rx_load_fifo\/main_0  macrocell60   4786   6036  2157121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_load_fifo\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_bitclk_enable\/q
Path End       : \UART_RPi:BUART:rx_state_0\/main_2
Capture Clock  : \UART_RPi:BUART:rx_state_0\/clock_0
Path slack     : 2157595p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5561
-------------------------------------   ---- 
End-of-path arrival time (ps)           5561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_bitclk_enable\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_bitclk_enable\/q  macrocell63   1250   1250  2154584  RISE       1
\UART_RPi:BUART:rx_state_0\/main_2   macrocell59   4311   5561  2157595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_bitclk_enable\/q
Path End       : \UART_RPi:BUART:rx_state_2\/main_2
Capture Clock  : \UART_RPi:BUART:rx_state_2\/clock_0
Path slack     : 2157595p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5561
-------------------------------------   ---- 
End-of-path arrival time (ps)           5561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_bitclk_enable\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_bitclk_enable\/q  macrocell63   1250   1250  2154584  RISE       1
\UART_RPi:BUART:rx_state_2\/main_2   macrocell62   4311   5561  2157595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_bitclk_enable\/q
Path End       : \UART_RPi:BUART:rx_status_3\/main_2
Capture Clock  : \UART_RPi:BUART:rx_status_3\/clock_0
Path slack     : 2157595p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5561
-------------------------------------   ---- 
End-of-path arrival time (ps)           5561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_bitclk_enable\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_bitclk_enable\/q  macrocell63   1250   1250  2154584  RISE       1
\UART_RPi:BUART:rx_status_3\/main_2  macrocell65   4311   5561  2157595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_status_3\/clock_0                       macrocell65         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_bitclk\/q
Path End       : \UART_RPi:BUART:txn\/main_6
Capture Clock  : \UART_RPi:BUART:txn\/clock_0
Path slack     : 2157708p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5449
-------------------------------------   ---- 
End-of-path arrival time (ps)           5449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_bitclk\/clock_0                         macrocell57         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_bitclk\/q  macrocell57   1250   1250  2157708  RISE       1
\UART_RPi:BUART:txn\/main_6   macrocell53   4199   5449  2157708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:txn\/clock_0                               macrocell53         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_bitclk\/q
Path End       : \UART_RPi:BUART:tx_state_1\/main_5
Capture Clock  : \UART_RPi:BUART:tx_state_1\/clock_0
Path slack     : 2157708p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5449
-------------------------------------   ---- 
End-of-path arrival time (ps)           5449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_bitclk\/clock_0                         macrocell57         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_bitclk\/q        macrocell57   1250   1250  2157708  RISE       1
\UART_RPi:BUART:tx_state_1\/main_5  macrocell54   4199   5449  2157708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_1\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RPi:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_RPi:BUART:rx_load_fifo\/clock_0
Path slack     : 2157838p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5319
-------------------------------------   ---- 
End-of-path arrival time (ps)           5319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157838  RISE       1
\UART_RPi:BUART:rx_load_fifo\/main_7       macrocell60   3379   5319  2157838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_load_fifo\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RPi:BUART:rx_state_0\/main_7
Capture Clock  : \UART_RPi:BUART:rx_state_0\/clock_0
Path slack     : 2157857p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5300
-------------------------------------   ---- 
End-of-path arrival time (ps)           5300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157838  RISE       1
\UART_RPi:BUART:rx_state_0\/main_7         macrocell59   3360   5300  2157857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RPi:BUART:rx_state_2\/main_7
Capture Clock  : \UART_RPi:BUART:rx_state_2\/clock_0
Path slack     : 2157857p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5300
-------------------------------------   ---- 
End-of-path arrival time (ps)           5300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157838  RISE       1
\UART_RPi:BUART:rx_state_2\/main_7         macrocell62   3360   5300  2157857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RPi:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_RPi:BUART:rx_load_fifo\/clock_0
Path slack     : 2157864p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5293
-------------------------------------   ---- 
End-of-path arrival time (ps)           5293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2157864  RISE       1
\UART_RPi:BUART:rx_load_fifo\/main_5       macrocell60   3353   5293  2157864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_load_fifo\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_2\/q
Path End       : \UART_RPi:BUART:rx_state_3\/main_4
Capture Clock  : \UART_RPi:BUART:rx_state_3\/clock_0
Path slack     : 2157865p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5292
-------------------------------------   ---- 
End-of-path arrival time (ps)           5292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_2\/q       macrocell62   1250   1250  2148267  RISE       1
\UART_RPi:BUART:rx_state_3\/main_4  macrocell61   4042   5292  2157865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RPi:BUART:rx_state_0\/main_5
Capture Clock  : \UART_RPi:BUART:rx_state_0\/clock_0
Path slack     : 2157877p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5280
-------------------------------------   ---- 
End-of-path arrival time (ps)           5280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2157864  RISE       1
\UART_RPi:BUART:rx_state_0\/main_5         macrocell59   3340   5280  2157877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RPi:BUART:rx_state_2\/main_5
Capture Clock  : \UART_RPi:BUART:rx_state_2\/clock_0
Path slack     : 2157877p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5280
-------------------------------------   ---- 
End-of-path arrival time (ps)           5280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2157864  RISE       1
\UART_RPi:BUART:rx_state_2\/main_5         macrocell62   3340   5280  2157877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_0\/q
Path End       : \UART_RPi:BUART:rx_state_3\/main_1
Capture Clock  : \UART_RPi:BUART:rx_state_3\/clock_0
Path slack     : 2158208p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4949
-------------------------------------   ---- 
End-of-path arrival time (ps)           4949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_0\/q       macrocell59   1250   1250  2148131  RISE       1
\UART_RPi:BUART:rx_state_3\/main_1  macrocell61   3699   4949  2158208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RPi:BUART:rx_state_3\/main_6
Capture Clock  : \UART_RPi:BUART:rx_state_3\/clock_0
Path slack     : 2158569p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4588
-------------------------------------   ---- 
End-of-path arrival time (ps)           4588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2156364  RISE       1
\UART_RPi:BUART:rx_state_3\/main_6         macrocell61   2648   4588  2158569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RPi:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_RPi:BUART:tx_bitclk\/clock_0
Path slack     : 2158770p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4387
-------------------------------------   ---- 
End-of-path arrival time (ps)           4387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  2151553  RISE       1
\UART_RPi:BUART:tx_bitclk\/main_2                macrocell57     4197   4387  2158770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_bitclk\/clock_0                         macrocell57         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_2\/q
Path End       : \UART_RPi:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_RPi:BUART:rx_load_fifo\/clock_0
Path slack     : 2158777p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4380
-------------------------------------   ---- 
End-of-path arrival time (ps)           4380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_2\/q         macrocell62   1250   1250  2148267  RISE       1
\UART_RPi:BUART:rx_load_fifo\/main_4  macrocell60   3130   4380  2158777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_load_fifo\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RPi:BUART:tx_state_0\/main_2
Capture Clock  : \UART_RPi:BUART:tx_state_0\/clock_0
Path slack     : 2158782p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4375
-------------------------------------   ---- 
End-of-path arrival time (ps)           4375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  2151553  RISE       1
\UART_RPi:BUART:tx_state_0\/main_2               macrocell55     4185   4375  2158782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_0\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_2\/q
Path End       : \UART_RPi:BUART:rx_state_0\/main_4
Capture Clock  : \UART_RPi:BUART:rx_state_0\/clock_0
Path slack     : 2158796p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4360
-------------------------------------   ---- 
End-of-path arrival time (ps)           4360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_2\/q       macrocell62   1250   1250  2148267  RISE       1
\UART_RPi:BUART:rx_state_0\/main_4  macrocell59   3110   4360  2158796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_2\/q
Path End       : \UART_RPi:BUART:rx_state_2\/main_4
Capture Clock  : \UART_RPi:BUART:rx_state_2\/clock_0
Path slack     : 2158796p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4360
-------------------------------------   ---- 
End-of-path arrival time (ps)           4360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_2\/q       macrocell62   1250   1250  2148267  RISE       1
\UART_RPi:BUART:rx_state_2\/main_4  macrocell62   3110   4360  2158796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_2\/q
Path End       : \UART_RPi:BUART:rx_status_3\/main_4
Capture Clock  : \UART_RPi:BUART:rx_status_3\/clock_0
Path slack     : 2158796p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4360
-------------------------------------   ---- 
End-of-path arrival time (ps)           4360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_2\/q        macrocell62   1250   1250  2148267  RISE       1
\UART_RPi:BUART:rx_status_3\/main_4  macrocell65   3110   4360  2158796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_status_3\/clock_0                       macrocell65         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RPi:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_RPi:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158833p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_ctrl_mark_last\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_ctrl_mark_last\/q        macrocell58   1250   1250  2150120  RISE       1
\UART_RPi:BUART:rx_state_stop1_reg\/main_0  macrocell64   3073   4323  2158833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_stop1_reg\/clock_0                macrocell64         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RPi:BUART:rx_state_3\/main_7
Capture Clock  : \UART_RPi:BUART:rx_state_3\/clock_0
Path slack     : 2158892p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4264
-------------------------------------   ---- 
End-of-path arrival time (ps)           4264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157838  RISE       1
\UART_RPi:BUART:rx_state_3\/main_7         macrocell61   2324   4264  2158892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_RPi:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_RPi:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158905p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2158905  RISE       1
\UART_RPi:BUART:rx_bitclk_enable\/main_2   macrocell63   2312   4252  2158905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_bitclk_enable\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_RPi:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_RPi:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158907p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158907  RISE       1
\UART_RPi:BUART:rx_bitclk_enable\/main_1   macrocell63   2310   4250  2158907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_bitclk_enable\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_RPi:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_RPi:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158909p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158909  RISE       1
\UART_RPi:BUART:rx_bitclk_enable\/main_0   macrocell63   2307   4247  2158909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_bitclk_enable\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_2\/q
Path End       : \UART_RPi:BUART:tx_state_0\/main_4
Capture Clock  : \UART_RPi:BUART:tx_state_0\/clock_0
Path slack     : 2158909p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_2\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_2\/q       macrocell56   1250   1250  2148895  RISE       1
\UART_RPi:BUART:tx_state_0\/main_4  macrocell55   2997   4247  2158909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_0\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RPi:BUART:rx_state_3\/main_5
Capture Clock  : \UART_RPi:BUART:rx_state_3\/clock_0
Path slack     : 2158910p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4246
-------------------------------------   ---- 
End-of-path arrival time (ps)           4246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2157864  RISE       1
\UART_RPi:BUART:rx_state_3\/main_5         macrocell61   2306   4246  2158910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_2\/q
Path End       : \UART_RPi:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_RPi:BUART:tx_bitclk\/clock_0
Path slack     : 2158911p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_2\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_2\/q      macrocell56   1250   1250  2148895  RISE       1
\UART_RPi:BUART:tx_bitclk\/main_3  macrocell57   2995   4245  2158911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_bitclk\/clock_0                         macrocell57         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_0\/q
Path End       : \UART_RPi:BUART:tx_state_2\/main_1
Capture Clock  : \UART_RPi:BUART:tx_state_2\/clock_0
Path slack     : 2158916p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4241
-------------------------------------   ---- 
End-of-path arrival time (ps)           4241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_0\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_0\/q       macrocell55   1250   1250  2148144  RISE       1
\UART_RPi:BUART:tx_state_2\/main_1  macrocell56   2991   4241  2158916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_2\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_0\/q
Path End       : \UART_RPi:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_RPi:BUART:tx_bitclk\/clock_0
Path slack     : 2158917p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4239
-------------------------------------   ---- 
End-of-path arrival time (ps)           4239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_0\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_0\/q      macrocell55   1250   1250  2148144  RISE       1
\UART_RPi:BUART:tx_bitclk\/main_1  macrocell57   2989   4239  2158917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_bitclk\/clock_0                         macrocell57         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RPi:BUART:tx_state_1\/main_2
Capture Clock  : \UART_RPi:BUART:tx_state_1\/clock_0
Path slack     : 2158923p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4233
-------------------------------------   ---- 
End-of-path arrival time (ps)           4233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  2151553  RISE       1
\UART_RPi:BUART:tx_state_1\/main_2               macrocell54     4043   4233  2158923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_1\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RPi:BUART:tx_state_2\/main_2
Capture Clock  : \UART_RPi:BUART:tx_state_2\/clock_0
Path slack     : 2158993p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4163
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  2151553  RISE       1
\UART_RPi:BUART:tx_state_2\/main_2               macrocell56     3973   4163  2158993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_2\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_2\/q
Path End       : \UART_RPi:BUART:tx_state_2\/main_3
Capture Clock  : \UART_RPi:BUART:tx_state_2\/clock_0
Path slack     : 2159055p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4102
-------------------------------------   ---- 
End-of-path arrival time (ps)           4102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_2\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_2\/q       macrocell56   1250   1250  2148895  RISE       1
\UART_RPi:BUART:tx_state_2\/main_3  macrocell56   2852   4102  2159055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_2\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_0\/q
Path End       : \UART_RPi:BUART:tx_state_0\/main_1
Capture Clock  : \UART_RPi:BUART:tx_state_0\/clock_0
Path slack     : 2159060p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4097
-------------------------------------   ---- 
End-of-path arrival time (ps)           4097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_0\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_0\/q       macrocell55   1250   1250  2148144  RISE       1
\UART_RPi:BUART:tx_state_0\/main_1  macrocell55   2847   4097  2159060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_0\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_0\/q
Path End       : \UART_RPi:BUART:rx_state_0\/main_1
Capture Clock  : \UART_RPi:BUART:rx_state_0\/clock_0
Path slack     : 2159121p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_0\/q       macrocell59   1250   1250  2148131  RISE       1
\UART_RPi:BUART:rx_state_0\/main_1  macrocell59   2786   4036  2159121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_0\/q
Path End       : \UART_RPi:BUART:rx_state_2\/main_1
Capture Clock  : \UART_RPi:BUART:rx_state_2\/clock_0
Path slack     : 2159121p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_0\/q       macrocell59   1250   1250  2148131  RISE       1
\UART_RPi:BUART:rx_state_2\/main_1  macrocell62   2786   4036  2159121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_0\/q
Path End       : \UART_RPi:BUART:rx_status_3\/main_1
Capture Clock  : \UART_RPi:BUART:rx_status_3\/clock_0
Path slack     : 2159121p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_0\/q        macrocell59   1250   1250  2148131  RISE       1
\UART_RPi:BUART:rx_status_3\/main_1  macrocell65   2786   4036  2159121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_status_3\/clock_0                       macrocell65         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_0\/q
Path End       : \UART_RPi:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_RPi:BUART:rx_load_fifo\/clock_0
Path slack     : 2159122p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_0\/q         macrocell59   1250   1250  2148131  RISE       1
\UART_RPi:BUART:rx_load_fifo\/main_1  macrocell60   2785   4035  2159122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_load_fifo\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_load_fifo\/q
Path End       : \UART_RPi:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_RPi:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2159190p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3130
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4347
-------------------------------------   ---- 
End-of-path arrival time (ps)           4347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_load_fifo\/clock_0                      macrocell60         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_load_fifo\/q            macrocell60     1250   1250  2156150  RISE       1
\UART_RPi:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   3097   4347  2159190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_bitclk_enable\/q
Path End       : \UART_RPi:BUART:rx_state_3\/main_2
Capture Clock  : \UART_RPi:BUART:rx_state_3\/clock_0
Path slack     : 2159280p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3876
-------------------------------------   ---- 
End-of-path arrival time (ps)           3876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_bitclk_enable\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_bitclk_enable\/q  macrocell63   1250   1250  2154584  RISE       1
\UART_RPi:BUART:rx_state_3\/main_2   macrocell61   2626   3876  2159280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_1\/q
Path End       : \UART_RPi:BUART:txn\/main_1
Capture Clock  : \UART_RPi:BUART:txn\/clock_0
Path slack     : 2159305p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_1\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_1\/q  macrocell54   1250   1250  2149149  RISE       1
\UART_RPi:BUART:txn\/main_1    macrocell53   2602   3852  2159305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:txn\/clock_0                               macrocell53         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_1\/q
Path End       : \UART_RPi:BUART:tx_state_1\/main_0
Capture Clock  : \UART_RPi:BUART:tx_state_1\/clock_0
Path slack     : 2159305p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_1\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_1\/q       macrocell54   1250   1250  2149149  RISE       1
\UART_RPi:BUART:tx_state_1\/main_0  macrocell54   2602   3852  2159305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_1\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_bitclk\/q
Path End       : \UART_RPi:BUART:tx_state_0\/main_5
Capture Clock  : \UART_RPi:BUART:tx_state_0\/clock_0
Path slack     : 2159365p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_bitclk\/clock_0                         macrocell57         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_bitclk\/q        macrocell57   1250   1250  2157708  RISE       1
\UART_RPi:BUART:tx_state_0\/main_5  macrocell55   2542   3792  2159365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_0\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_bitclk\/q
Path End       : \UART_RPi:BUART:tx_state_2\/main_5
Capture Clock  : \UART_RPi:BUART:tx_state_2\/clock_0
Path slack     : 2159367p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3789
-------------------------------------   ---- 
End-of-path arrival time (ps)           3789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_bitclk\/clock_0                         macrocell57         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_bitclk\/q        macrocell57   1250   1250  2157708  RISE       1
\UART_RPi:BUART:tx_state_2\/main_5  macrocell56   2539   3789  2159367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_2\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_last\/q
Path End       : \UART_RPi:BUART:rx_state_2\/main_9
Capture Clock  : \UART_RPi:BUART:rx_state_2\/clock_0
Path slack     : 2159602p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_last\/clock_0                           macrocell66         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_last\/q          macrocell66   1250   1250  2159602  RISE       1
\UART_RPi:BUART:rx_state_2\/main_9  macrocell62   2304   3554  2159602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:txn\/q
Path End       : \UART_RPi:BUART:txn\/main_0
Capture Clock  : \UART_RPi:BUART:txn\/clock_0
Path slack     : 2159603p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:txn\/clock_0                               macrocell53         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:txn\/q       macrocell53   1250   1250  2159603  RISE       1
\UART_RPi:BUART:txn\/main_0  macrocell53   2304   3554  2159603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:txn\/clock_0                               macrocell53         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_RPi:BUART:txn\/main_5
Capture Clock  : \UART_RPi:BUART:txn\/clock_0
Path slack     : 2160057p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3099
-------------------------------------   ---- 
End-of-path arrival time (ps)           3099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  2160057  RISE       1
\UART_RPi:BUART:txn\/main_5                      macrocell53     2909   3099  2160057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:txn\/clock_0                               macrocell53         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_RPi:BUART:tx_state_1\/main_4
Capture Clock  : \UART_RPi:BUART:tx_state_1\/clock_0
Path slack     : 2160057p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3099
-------------------------------------   ---- 
End-of-path arrival time (ps)           3099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  2160057  RISE       1
\UART_RPi:BUART:tx_state_1\/main_4               macrocell54     2909   3099  2160057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_1\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_RPi:BUART:tx_state_2\/main_4
Capture Clock  : \UART_RPi:BUART:tx_state_2\/clock_0
Path slack     : 2160072p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3085
-------------------------------------   ---- 
End-of-path arrival time (ps)           3085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  2160057  RISE       1
\UART_RPi:BUART:tx_state_2\/main_4               macrocell56     2895   3085  2160072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_2\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_status_3\/q
Path End       : \UART_RPi:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_RPi:BUART:sRX:RxSts\/clock
Path slack     : 2161988p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_status_3\/clock_0                       macrocell65         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_status_3\/q       macrocell65    1250   1250  2161988  RISE       1
\UART_RPi:BUART:sRX:RxSts\/status_3  statusicell3   2929   4179  2161988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxSts\/clock                           statusicell3        0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_0\/q
Path End       : Net_240/main_4
Capture Clock  : Net_240/clock_0
Path slack     : 3103289p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18201
-------------------------------------   ----- 
End-of-path arrival time (ps)           18201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_0\/clock_0                                 macrocell50         0      0  RISE       1

Data path
pin name                            model name     delay     AT    slack  edge  Fanout
----------------------------------  -------------  -----  -----  -------  ----  ------
\QuadPWM:toggle_0\/q                macrocell50     1250   1250  3103289  RISE       1
\QuadPWM:PwmDatapath:u0\/cs_addr_0  datapathcell3   8324   9574  3103289  RISE       1
\QuadPWM:PwmDatapath:u0\/ce1_comb   datapathcell3   6000  15574  3103289  RISE       1
Net_240/main_4                      macrocell48     2627  18201  3103289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_240/clock_0                                            macrocell48         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_0\/q
Path End       : Net_282/main_2
Capture Clock  : Net_282/clock_0
Path slack     : 3103289p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18201
-------------------------------------   ----- 
End-of-path arrival time (ps)           18201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_0\/clock_0                                 macrocell50         0      0  RISE       1

Data path
pin name                            model name     delay     AT    slack  edge  Fanout
----------------------------------  -------------  -----  -----  -------  ----  ------
\QuadPWM:toggle_0\/q                macrocell50     1250   1250  3103289  RISE       1
\QuadPWM:PwmDatapath:u0\/cs_addr_0  datapathcell3   8324   9574  3103289  RISE       1
\QuadPWM:PwmDatapath:u0\/ce1_comb   datapathcell3   6000  15574  3103289  RISE       1
Net_282/main_2                      macrocell51     2627  18201  3103289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_282/clock_0                                            macrocell51         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_0\/q
Path End       : Net_283/main_3
Capture Clock  : Net_283/clock_0
Path slack     : 3103290p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18200
-------------------------------------   ----- 
End-of-path arrival time (ps)           18200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_0\/clock_0                                 macrocell50         0      0  RISE       1

Data path
pin name                            model name     delay     AT    slack  edge  Fanout
----------------------------------  -------------  -----  -----  -------  ----  ------
\QuadPWM:toggle_0\/q                macrocell50     1250   1250  3103289  RISE       1
\QuadPWM:PwmDatapath:u0\/cs_addr_0  datapathcell3   8324   9574  3103289  RISE       1
\QuadPWM:PwmDatapath:u0\/ce1_comb   datapathcell3   6000  15574  3103289  RISE       1
Net_283/main_3                      macrocell52     2626  18200  3103290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_283/clock_0                                            macrocell52         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 3108064p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                 3120770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12706
-------------------------------------   ----- 
End-of-path arrival time (ps)           12706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:runmode_enable\/q         macrocell43     1250   1250  3108064  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   6326   7576  3108064  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  12706  3108064  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  12706  3108064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell2       0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_0\/q
Path End       : \QuadPWM:PwmDatapath:u0\/cs_addr_0
Capture Clock  : \QuadPWM:PwmDatapath:u0\/clock
Path slack     : 3109366p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                 3118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9574
-------------------------------------   ---- 
End-of-path arrival time (ps)           9574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_0\/clock_0                                 macrocell50         0      0  RISE       1

Data path
pin name                            model name     delay     AT    slack  edge  Fanout
----------------------------------  -------------  -----  -----  -------  ----  ------
\QuadPWM:toggle_0\/q                macrocell50     1250   1250  3103289  RISE       1
\QuadPWM:PwmDatapath:u0\/cs_addr_0  datapathcell3   8324   9574  3109366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadPWM:PwmDatapath:u0\/clock                             datapathcell3       0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : \PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 3110566p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 3124500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13934
-------------------------------------   ----- 
End-of-path arrival time (ps)           13934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:runmode_enable\/q         macrocell43    1250   1250  3108064  RISE       1
\PWM:PWMUDB:status_2\/main_0          macrocell1     7018   8268  3110566  RISE       1
\PWM:PWMUDB:status_2\/q               macrocell1     3350  11618  3110566  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell1   2315  13934  3110566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/clock                          statusicell1        0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 3110685p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                 3118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8255
-------------------------------------   ---- 
End-of-path arrival time (ps)           8255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:runmode_enable\/q         macrocell43     1250   1250  3108064  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell2   7005   8255  3110685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell2       0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_1\/q
Path End       : \QuadPWM:PwmDatapath:u0\/cs_addr_1
Capture Clock  : \QuadPWM:PwmDatapath:u0\/clock
Path slack     : 3110778p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                 3118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8162
-------------------------------------   ---- 
End-of-path arrival time (ps)           8162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_1\/clock_0                                 macrocell49         0      0  RISE       1

Data path
pin name                            model name     delay     AT    slack  edge  Fanout
----------------------------------  -------------  -----  -----  -------  ----  ------
\QuadPWM:toggle_1\/q                macrocell49     1250   1250  3104701  RISE       1
\QuadPWM:PwmDatapath:u0\/cs_addr_1  datapathcell3   6912   8162  3110778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadPWM:PwmDatapath:u0\/clock                             datapathcell3       0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_0\/q
Path End       : Net_283/main_1
Capture Clock  : Net_283/clock_0
Path slack     : 3111205p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10285
-------------------------------------   ----- 
End-of-path arrival time (ps)           10285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_0\/clock_0                                 macrocell50         0      0  RISE       1

Data path
pin name              model name   delay     AT    slack  edge  Fanout
--------------------  -----------  -----  -----  -------  ----  ------
\QuadPWM:toggle_0\/q  macrocell50   1250   1250  3103289  RISE       1
Net_283/main_1        macrocell52   9035  10285  3111205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_283/clock_0                                            macrocell52         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_0\/q
Path End       : Net_239/main_2
Capture Clock  : Net_239/clock_0
Path slack     : 3111206p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10284
-------------------------------------   ----- 
End-of-path arrival time (ps)           10284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_0\/clock_0                                 macrocell50         0      0  RISE       1

Data path
pin name              model name   delay     AT    slack  edge  Fanout
--------------------  -----------  -----  -----  -------  ----  ------
\QuadPWM:toggle_0\/q  macrocell50   1250   1250  3103289  RISE       1
Net_239/main_2        macrocell47   9034  10284  3111206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_239/clock_0                                            macrocell47         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_0\/q
Path End       : Net_240/main_2
Capture Clock  : Net_240/clock_0
Path slack     : 3111206p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10284
-------------------------------------   ----- 
End-of-path arrival time (ps)           10284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_0\/clock_0                                 macrocell50         0      0  RISE       1

Data path
pin name              model name   delay     AT    slack  edge  Fanout
--------------------  -----------  -----  -----  -------  ----  ------
\QuadPWM:toggle_0\/q  macrocell50   1250   1250  3103289  RISE       1
Net_240/main_2        macrocell48   9034  10284  3111206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_240/clock_0                                            macrocell48         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_0\/q
Path End       : Net_282/main_1
Capture Clock  : Net_282/clock_0
Path slack     : 3111206p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10284
-------------------------------------   ----- 
End-of-path arrival time (ps)           10284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_0\/clock_0                                 macrocell50         0      0  RISE       1

Data path
pin name              model name   delay     AT    slack  edge  Fanout
--------------------  -----------  -----  -----  -------  ----  ------
\QuadPWM:toggle_0\/q  macrocell50   1250   1250  3103289  RISE       1
Net_282/main_1        macrocell51   9034  10284  3111206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_282/clock_0                                            macrocell51         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : \PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 3111364p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                 3118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7576
-------------------------------------   ---- 
End-of-path arrival time (ps)           7576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:runmode_enable\/q         macrocell43     1250   1250  3108064  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   6326   7576  3111364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 3112531p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                 3118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6409
-------------------------------------   ---- 
End-of-path arrival time (ps)           6409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  3109232  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  3109232  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  3109232  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell2   2909   6409  3112531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell2       0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 3112532p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                 3118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6408
-------------------------------------   ---- 
End-of-path arrival time (ps)           6408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  3109232  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  3109232  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  3109232  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2908   6408  3112532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM:PWMUDB:prevCompare1\/main_3
Capture Clock  : \PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 3112587p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8903
-------------------------------------   ---- 
End-of-path arrival time (ps)           8903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell1   1240   1240  3112587  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell2      0   1240  3112587  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell2   2270   3510  3112587  RISE       1
\PWM:PWMUDB:prevCompare1\/main_3     macrocell44     5393   8903  3112587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare1\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM:PWMUDB:status_0\/main_4
Capture Clock  : \PWM:PWMUDB:status_0\/clock_0
Path slack     : 3113147p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8343
-------------------------------------   ---- 
End-of-path arrival time (ps)           8343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell1   1240   1240  3112587  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell2      0   1240  3112587  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell2   2270   3510  3112587  RISE       1
\PWM:PWMUDB:status_0\/main_4         macrocell45     4833   8343  3113147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell45         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_1\/q
Path End       : Net_239/main_1
Capture Clock  : Net_239/clock_0
Path slack     : 3113221p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8269
-------------------------------------   ---- 
End-of-path arrival time (ps)           8269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_1\/clock_0                                 macrocell49         0      0  RISE       1

Data path
pin name              model name   delay     AT    slack  edge  Fanout
--------------------  -----------  -----  -----  -------  ----  ------
\QuadPWM:toggle_1\/q  macrocell49   1250   1250  3104701  RISE       1
Net_239/main_1        macrocell47   7019   8269  3113221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_239/clock_0                                            macrocell47         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_1\/q
Path End       : Net_240/main_1
Capture Clock  : Net_240/clock_0
Path slack     : 3113221p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8269
-------------------------------------   ---- 
End-of-path arrival time (ps)           8269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_1\/clock_0                                 macrocell49         0      0  RISE       1

Data path
pin name              model name   delay     AT    slack  edge  Fanout
--------------------  -----------  -----  -----  -------  ----  ------
\QuadPWM:toggle_1\/q  macrocell49   1250   1250  3104701  RISE       1
Net_240/main_1        macrocell48   7019   8269  3113221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_240/clock_0                                            macrocell48         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_1\/q
Path End       : Net_282/main_0
Capture Clock  : Net_282/clock_0
Path slack     : 3113221p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8269
-------------------------------------   ---- 
End-of-path arrival time (ps)           8269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_1\/clock_0                                 macrocell49         0      0  RISE       1

Data path
pin name              model name   delay     AT    slack  edge  Fanout
--------------------  -----------  -----  -----  -------  ----  ------
\QuadPWM:toggle_1\/q  macrocell49   1250   1250  3104701  RISE       1
Net_282/main_0        macrocell51   7019   8269  3113221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_282/clock_0                                            macrocell51         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_1\/q
Path End       : Net_283/main_0
Capture Clock  : Net_283/clock_0
Path slack     : 3113221p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8269
-------------------------------------   ---- 
End-of-path arrival time (ps)           8269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_1\/clock_0                                 macrocell49         0      0  RISE       1

Data path
pin name              model name   delay     AT    slack  edge  Fanout
--------------------  -----------  -----  -----  -------  ----  ------
\QuadPWM:toggle_1\/q  macrocell49   1250   1250  3104701  RISE       1
Net_283/main_0        macrocell52   7019   8269  3113221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_283/clock_0                                            macrocell52         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM:PWMUDB:status_0\/main_5
Capture Clock  : \PWM:PWMUDB:status_0\/clock_0
Path slack     : 3113715p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7775
-------------------------------------   ---- 
End-of-path arrival time (ps)           7775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  3113715  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  3113715  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  3113715  RISE       1
\PWM:PWMUDB:status_0\/main_5         macrocell45     4025   7775  3113715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell45         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM:PWMUDB:prevCompare1\/main_4
Capture Clock  : \PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 3113729p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7761
-------------------------------------   ---- 
End-of-path arrival time (ps)           7761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  3113715  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  3113715  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  3113715  RISE       1
\PWM:PWMUDB:prevCompare1\/main_4     macrocell44     4011   7761  3113729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare1\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_202/main_5
Capture Clock  : Net_202/clock_0
Path slack     : 3114812p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6678
-------------------------------------   ---- 
End-of-path arrival time (ps)           6678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  3113715  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  3113715  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  3113715  RISE       1
Net_202/main_5                       macrocell46     2928   6678  3114812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_202/clock_0                                            macrocell46         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : Net_202/main_4
Capture Clock  : Net_202/clock_0
Path slack     : 3115037p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6453
-------------------------------------   ---- 
End-of-path arrival time (ps)           6453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell1   1240   1240  3112587  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell2      0   1240  3112587  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell2   2270   3510  3112587  RISE       1
Net_202/main_4                       macrocell46     2943   6453  3115037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_202/clock_0                                            macrocell46         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : Net_202/main_3
Capture Clock  : Net_202/clock_0
Path slack     : 3115102p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6388
-------------------------------------   ---- 
End-of-path arrival time (ps)           6388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PWM:PWMUDB:runmode_enable\/q  macrocell43   1250   1250  3108064  RISE       1
Net_202/main_3                 macrocell46   5138   6388  3115102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_202/clock_0                                            macrocell46         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:genblk1:ctrlreg\/control_1
Path End       : \PWM:PWMUDB:status_0\/main_1
Capture Clock  : \PWM:PWMUDB:status_0\/clock_0
Path slack     : 3115570p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5920
-------------------------------------   ---- 
End-of-path arrival time (ps)           5920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clock                         controlcell2        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:genblk1:ctrlreg\/control_1  controlcell2   1210   1210  3115570  RISE       1
\PWM:PWMUDB:status_0\/main_1            macrocell45    4710   5920  3115570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell45         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:genblk1:ctrlreg\/control_0
Path End       : \PWM:PWMUDB:status_0\/main_2
Capture Clock  : \PWM:PWMUDB:status_0\/clock_0
Path slack     : 3115894p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5596
-------------------------------------   ---- 
End-of-path arrival time (ps)           5596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clock                         controlcell2        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:genblk1:ctrlreg\/control_0  controlcell2   1210   1210  3115894  RISE       1
\PWM:PWMUDB:status_0\/main_2            macrocell45    4386   5596  3115894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell45         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:genblk1:ctrlreg\/control_0
Path End       : Net_202/main_2
Capture Clock  : Net_202/clock_0
Path slack     : 3115963p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5527
-------------------------------------   ---- 
End-of-path arrival time (ps)           5527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clock                         controlcell2        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:genblk1:ctrlreg\/control_0  controlcell2   1210   1210  3115894  RISE       1
Net_202/main_2                          macrocell46    4317   5527  3115963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_202/clock_0                                            macrocell46         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:genblk1:ctrlreg\/control_2
Path End       : Net_202/main_0
Capture Clock  : Net_202/clock_0
Path slack     : 3116144p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5346
-------------------------------------   ---- 
End-of-path arrival time (ps)           5346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clock                         controlcell2        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:genblk1:ctrlreg\/control_2  controlcell2   1210   1210  3116144  RISE       1
Net_202/main_0                          macrocell46    4136   5346  3116144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_202/clock_0                                            macrocell46         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:genblk1:ctrlreg\/control_1
Path End       : \PWM:PWMUDB:prevCompare1\/main_1
Capture Clock  : \PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 3116149p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5341
-------------------------------------   ---- 
End-of-path arrival time (ps)           5341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clock                         controlcell2        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:genblk1:ctrlreg\/control_1  controlcell2   1210   1210  3115570  RISE       1
\PWM:PWMUDB:prevCompare1\/main_1        macrocell44    4131   5341  3116149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare1\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:genblk1:ctrlreg\/control_1
Path End       : Net_202/main_1
Capture Clock  : Net_202/clock_0
Path slack     : 3116314p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5176
-------------------------------------   ---- 
End-of-path arrival time (ps)           5176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clock                         controlcell2        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:genblk1:ctrlreg\/control_1  controlcell2   1210   1210  3115570  RISE       1
Net_202/main_1                          macrocell46    3966   5176  3116314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_202/clock_0                                            macrocell46         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_282/q
Path End       : Net_282/main_3
Capture Clock  : Net_282/clock_0
Path slack     : 3116455p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5035
-------------------------------------   ---- 
End-of-path arrival time (ps)           5035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_282/clock_0                                            macrocell51         0      0  RISE       1

Data path
pin name        model name   delay     AT    slack  edge  Fanout
--------------  -----------  -----  -----  -------  ----  ------
Net_282/q       macrocell51   1250   1250  3116455  RISE       1
Net_282/main_3  macrocell51   3785   5035  3116455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_282/clock_0                                            macrocell51         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_283/q
Path End       : Net_283/main_4
Capture Clock  : Net_283/clock_0
Path slack     : 3116455p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5035
-------------------------------------   ---- 
End-of-path arrival time (ps)           5035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_283/clock_0                                            macrocell52         0      0  RISE       1

Data path
pin name        model name   delay     AT    slack  edge  Fanout
--------------  -----------  -----  -----  -------  ----  ------
Net_283/q       macrocell52   1250   1250  3116455  RISE       1
Net_283/main_4  macrocell52   3785   5035  3116455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_283/clock_0                                            macrocell52         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:genblk1:ctrlreg\/control_0
Path End       : \PWM:PWMUDB:prevCompare1\/main_2
Capture Clock  : \PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 3116461p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5029
-------------------------------------   ---- 
End-of-path arrival time (ps)           5029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clock                         controlcell2        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:genblk1:ctrlreg\/control_0  controlcell2   1210   1210  3115894  RISE       1
\PWM:PWMUDB:prevCompare1\/main_2        macrocell44    3819   5029  3116461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare1\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:PwmDatapath:u0\/f0_comb
Path End       : Net_239/main_3
Capture Clock  : Net_239/clock_0
Path slack     : 3116476p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5014
-------------------------------------   ---- 
End-of-path arrival time (ps)           5014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadPWM:PwmDatapath:u0\/clock                             datapathcell3       0      0  RISE       1

Data path
pin name                          model name     delay     AT    slack  edge  Fanout
--------------------------------  -------------  -----  -----  -------  ----  ------
\QuadPWM:PwmDatapath:u0\/f0_comb  datapathcell3   2200   2200  3116476  RISE       1
Net_239/main_3                    macrocell47     2814   5014  3116476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_239/clock_0                                            macrocell47         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:PwmDatapath:u0\/f0_comb
Path End       : Net_240/main_3
Capture Clock  : Net_240/clock_0
Path slack     : 3116476p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5014
-------------------------------------   ---- 
End-of-path arrival time (ps)           5014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadPWM:PwmDatapath:u0\/clock                             datapathcell3       0      0  RISE       1

Data path
pin name                          model name     delay     AT    slack  edge  Fanout
--------------------------------  -------------  -----  -----  -------  ----  ------
\QuadPWM:PwmDatapath:u0\/f0_comb  datapathcell3   2200   2200  3116476  RISE       1
Net_240/main_3                    macrocell48     2814   5014  3116476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_240/clock_0                                            macrocell48         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:PwmDatapath:u0\/f0_comb
Path End       : Net_283/main_2
Capture Clock  : Net_283/clock_0
Path slack     : 3116477p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5013
-------------------------------------   ---- 
End-of-path arrival time (ps)           5013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadPWM:PwmDatapath:u0\/clock                             datapathcell3       0      0  RISE       1

Data path
pin name                          model name     delay     AT    slack  edge  Fanout
--------------------------------  -------------  -----  -----  -------  ----  ------
\QuadPWM:PwmDatapath:u0\/f0_comb  datapathcell3   2200   2200  3116476  RISE       1
Net_283/main_2                    macrocell52     2813   5013  3116477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_283/clock_0                                            macrocell52         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_0\/q
Path End       : \QuadPWM:toggle_1\/main_0
Capture Clock  : \QuadPWM:toggle_1\/clock_0
Path slack     : 3116758p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_0\/clock_0                                 macrocell50         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\QuadPWM:toggle_0\/q       macrocell50   1250   1250  3103289  RISE       1
\QuadPWM:toggle_1\/main_0  macrocell49   3482   4732  3116758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_1\/clock_0                                 macrocell49         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_239/q
Path End       : Net_239/main_0
Capture Clock  : Net_239/clock_0
Path slack     : 3116766p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4724
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_239/clock_0                                            macrocell47         0      0  RISE       1

Data path
pin name        model name   delay     AT    slack  edge  Fanout
--------------  -----------  -----  -----  -------  ----  ------
Net_239/q       macrocell47   1250   1250  3116766  RISE       1
Net_239/main_0  macrocell47   3474   4724  3116766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_239/clock_0                                            macrocell47         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_240/q
Path End       : Net_240/main_0
Capture Clock  : Net_240/clock_0
Path slack     : 3116782p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4708
-------------------------------------   ---- 
End-of-path arrival time (ps)           4708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_240/clock_0                                            macrocell48         0      0  RISE       1

Data path
pin name        model name   delay     AT    slack  edge  Fanout
--------------  -----------  -----  -----  -------  ----  ------
Net_240/q       macrocell48   1250   1250  3116782  RISE       1
Net_240/main_0  macrocell48   3458   4708  3116782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_240/clock_0                                            macrocell48         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:PwmDatapath:u0\/ce0_comb
Path End       : Net_239/main_4
Capture Clock  : Net_239/clock_0
Path slack     : 3116885p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4605
-------------------------------------   ---- 
End-of-path arrival time (ps)           4605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadPWM:PwmDatapath:u0\/clock                             datapathcell3       0      0  RISE       1

Data path
pin name                           model name     delay     AT    slack  edge  Fanout
---------------------------------  -------------  -----  -----  -------  ----  ------
\QuadPWM:PwmDatapath:u0\/ce0_comb  datapathcell3   2300   2300  3116885  RISE       1
Net_239/main_4                     macrocell47     2305   4605  3116885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_239/clock_0                                            macrocell47         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:genblk1:ctrlreg\/control_2
Path End       : \PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 3117033p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4457
-------------------------------------   ---- 
End-of-path arrival time (ps)           4457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clock                         controlcell2        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:genblk1:ctrlreg\/control_2  controlcell2   1210   1210  3116144  RISE       1
\PWM:PWMUDB:prevCompare1\/main_0        macrocell44    3247   4457  3117033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare1\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:PwmDatapath:u0\/f1_comb
Path End       : Net_282/main_4
Capture Clock  : Net_282/clock_0
Path slack     : 3117048p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4442
-------------------------------------   ---- 
End-of-path arrival time (ps)           4442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadPWM:PwmDatapath:u0\/clock                             datapathcell3       0      0  RISE       1

Data path
pin name                          model name     delay     AT    slack  edge  Fanout
--------------------------------  -------------  -----  -----  -------  ----  ------
\QuadPWM:PwmDatapath:u0\/f1_comb  datapathcell3   2110   2110  3117048  RISE       1
Net_282/main_4                    macrocell51     2332   4442  3117048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_282/clock_0                                            macrocell51         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:genblk1:ctrlreg\/control_2
Path End       : \PWM:PWMUDB:status_0\/main_0
Capture Clock  : \PWM:PWMUDB:status_0\/clock_0
Path slack     : 3117052p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4438
-------------------------------------   ---- 
End-of-path arrival time (ps)           4438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clock                         controlcell2        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:genblk1:ctrlreg\/control_2  controlcell2   1210   1210  3116144  RISE       1
\PWM:PWMUDB:status_0\/main_0            macrocell45    3228   4438  3117052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell45         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:prevCompare1\/q
Path End       : \PWM:PWMUDB:status_0\/main_3
Capture Clock  : \PWM:PWMUDB:status_0\/clock_0
Path slack     : 3117955p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3535
-------------------------------------   ---- 
End-of-path arrival time (ps)           3535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare1\/clock_0                          macrocell44         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PWM:PWMUDB:prevCompare1\/q   macrocell44   1250   1250  3117955  RISE       1
\PWM:PWMUDB:status_0\/main_3  macrocell45   2285   3535  3117955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell45         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 3117966p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clock                         controlcell2        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  3117966  RISE       1
\PWM:PWMUDB:runmode_enable\/main_0      macrocell43    2314   3524  3117966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:status_0\/q
Path End       : \PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 3119577p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 3124500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4923
-------------------------------------   ---- 
End-of-path arrival time (ps)           4923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell45         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:status_0\/q               macrocell45    1250   1250  3119577  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell1   3673   4923  3119577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/clock                          statusicell1        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

