var a93523 =
[
    [ "ADC Peripheral Access Layer", "d4/d3b/a93524.html", "d4/d3b/a93524" ],
    [ "CMP Peripheral Access Layer", "d1/d09/a93526.html", "d1/d09/a93526" ],
    [ "DAC Peripheral Access Layer", "d8/d76/a93528.html", "d8/d76/a93528" ],
    [ "DMA Peripheral Access Layer", "da/d70/a93530.html", "da/d70/a93530" ],
    [ "DMAMUX Peripheral Access Layer", "da/d7b/a93532.html", "da/d7b/a93532" ],
    [ "FGPIO Peripheral Access Layer", "dd/dcd/a93534.html", "dd/dcd/a93534" ],
    [ "FTFA Peripheral Access Layer", "da/d58/a93536.html", "da/d58/a93536" ],
    [ "GPIO Peripheral Access Layer", "dc/de0/a93538.html", "dc/de0/a93538" ],
    [ "I2C Peripheral Access Layer", "d2/dfb/a93540.html", "d2/dfb/a93540" ],
    [ "I2S Peripheral Access Layer", "d2/d10/a93542.html", "d2/d10/a93542" ],
    [ "LLWU Peripheral Access Layer", "d8/d59/a93544.html", "d8/d59/a93544" ],
    [ "LPTMR Peripheral Access Layer", "d5/d30/a93546.html", "d5/d30/a93546" ],
    [ "MCG Peripheral Access Layer", "d6/d80/a93548.html", "d6/d80/a93548" ],
    [ "MCM Peripheral Access Layer", "d3/d7c/a93550.html", "d3/d7c/a93550" ],
    [ "MTB Peripheral Access Layer", "df/d49/a93552.html", "df/d49/a93552" ],
    [ "MTBDWT Peripheral Access Layer", "d7/d17/a93554.html", "d7/d17/a93554" ],
    [ "NV Peripheral Access Layer", "d5/d42/a93556.html", "d5/d42/a93556" ],
    [ "OSC Peripheral Access Layer", "d8/dce/a93558.html", "d8/dce/a93558" ],
    [ "PIT Peripheral Access Layer", "d1/d40/a93560.html", "d1/d40/a93560" ],
    [ "PMC Peripheral Access Layer", "df/d87/a93562.html", "df/d87/a93562" ],
    [ "PORT Peripheral Access Layer", "d8/d79/a93564.html", "d8/d79/a93564" ],
    [ "RCM Peripheral Access Layer", "d7/dc2/a93566.html", "d7/dc2/a93566" ],
    [ "ROM Peripheral Access Layer", "de/d3b/a93568.html", "de/d3b/a93568" ],
    [ "RTC Peripheral Access Layer", "da/d28/a93570.html", "da/d28/a93570" ],
    [ "SIM Peripheral Access Layer", "d4/d45/a93572.html", "d4/d45/a93572" ],
    [ "SMC Peripheral Access Layer", "d3/d07/a93574.html", "d3/d07/a93574" ],
    [ "SPI Peripheral Access Layer", "d8/d91/a93576.html", "d8/d91/a93576" ],
    [ "TPM Peripheral Access Layer", "db/d29/a93578.html", "db/d29/a93578" ],
    [ "TSI Peripheral Access Layer", "d6/d4e/a93580.html", "d6/d4e/a93580" ],
    [ "UART Peripheral Access Layer", "db/dd1/a93582.html", "db/dd1/a93582" ],
    [ "UART0 Peripheral Access Layer", "dc/d85/a93584.html", "dc/d85/a93584" ],
    [ "USB Peripheral Access Layer", "d7/d38/a93586.html", "d7/d38/a93586" ]
];