
Loading design for application trce from file xo3l_verilog_xo3l_verilog.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.16.
Performance Hardware Data Status:   Preliminary    Version 37.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Fri Feb 18 18:00:30 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o xo3l_verilog_xo3l_verilog.twr -gui -msgset C:/Users/Miguel Estrada/Documents/GitHub/project/xo3l/verilog/promote.xml xo3l_verilog_xo3l_verilog.ncd xo3l_verilog_xo3l_verilog.prf 
Design file:     xo3l_verilog_xo3l_verilog.ncd
Preference file: xo3l_verilog_xo3l_verilog.prf
Device,speed:    LCMXO3L-6900C,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

17 potential circuit loops found in timing analysis.
Based on the preference: FREQUENCY NET "CLKOP" 300.000000 MHz ;
A new generated preference: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "i_clk_c" 12.000000 MHz ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 2.531ns (weighted slack = 63.275ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/r_init  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        r_globalRST  (to i_clk_c +)

   Delay:               1.300ns  (31.5% logic, 68.5% route), 1 logic levels.

 Constraint Details:

      1.300ns physical path delay Comand/SLICE_226 to SLICE_465 meets
      (delay constraint based on source clock period of 10.000ns and destination clock period of 83.333ns)
      3.333ns delay constraint less
      0.085ns skew and
     -0.886ns feedback compensation and
      0.303ns M_SET requirement (totaling 3.831ns) by 2.531ns

 Physical Path Details:

      Data path Comand/SLICE_226 to SLICE_465:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C18B.CLK to     R14C18B.Q0 Comand/SLICE_226 (from w_CLK_100MHZ)
ROUTE        18     0.891     R14C18B.Q0 to     R14C20C.M0 o_test2_c (to i_clk_c)
                  --------
                    1.300   (31.5% logic, 68.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_226:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.729     RPLL.CLKOS to    R14C18B.CLK w_CLK_100MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to SLICE_465:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     2.565       C8.PADDI to    R14C20C.CLK i_clk_c
                  --------
                    3.937   (34.8% logic, 65.2% route), 1 logic levels.

Report:   49.873MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "PIXCLK" 75.000000 MHz ;
            680 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 4.026ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/linecnt[1]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[7]  (to PIXCLK +)

   Delay:               9.157ns  (44.5% logic, 55.5% route), 10 logic levels.

 Constraint Details:

      9.157ns physical path delay u_colorbar_gen/SLICE_4 to u_colorbar_gen/SLICE_357 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.183ns) by 4.026ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_4 to u_colorbar_gen/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C11B.CLK to     R15C11B.Q0 u_colorbar_gen/SLICE_4 (from PIXCLK)
ROUTE         4     1.272     R15C11B.Q0 to     R14C12A.B1 u_colorbar_gen/linecnt[1]
CTOF_DEL    ---     0.452     R14C12A.B1 to     R14C12A.F1 u_colorbar_gen/SLICE_506
ROUTE         1     1.149     R14C12A.F1 to     R15C13A.A0 u_colorbar_gen/N_8_0_0_0
CTOF_DEL    ---     0.452     R15C13A.A0 to     R15C13A.F0 u_colorbar_gen/SLICE_410
ROUTE         1     0.656     R15C13A.F0 to     R15C14A.C0 u_colorbar_gen/g0_1_0
CTOF_DEL    ---     0.452     R15C14A.C0 to     R15C14A.F0 u_colorbar_gen/SLICE_404
ROUTE         1     1.149     R15C14A.F0 to     R15C11A.A0 u_colorbar_gen/un38_N_3_mux
C0TOFCO_DE  ---     0.905     R15C11A.A0 to    R15C11A.FCO u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R15C11A.FCO to    R15C11B.FCI u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R15C11B.FCI to    R15C11B.FCO u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R15C11B.FCO to    R15C11C.FCI u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R15C11C.FCI to    R15C11C.FCO u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R15C11C.FCO to    R15C11D.FCI u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R15C11D.FCI to    R15C11D.FCO u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R15C11D.FCO to    R15C12A.FCI u_colorbar_gen/un2_linecnt_cry_6
FCITOF0_DE  ---     0.517    R15C12A.FCI to     R15C12A.F0 u_colorbar_gen/SLICE_1
ROUTE         1     0.854     R15C12A.F0 to     R15C12D.A1 u_colorbar_gen/un2_linecnt_cry_7_0_S0
CTOF_DEL    ---     0.452     R15C12D.A1 to     R15C12D.F1 u_colorbar_gen/SLICE_357
ROUTE         1     0.000     R15C12D.F1 to    R15C12D.DI1 u_colorbar_gen/un65_linecnt[7] (to PIXCLK)
                  --------
                    9.157   (44.5% logic, 55.5% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729    RPLL.CLKOS3 to    R15C11B.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729    RPLL.CLKOS3 to    R15C12D.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.054ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/linecnt[3]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[7]  (to PIXCLK +)

   Delay:               9.129ns  (44.7% logic, 55.3% route), 10 logic levels.

 Constraint Details:

      9.129ns physical path delay u_colorbar_gen/SLICE_356 to u_colorbar_gen/SLICE_357 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.183ns) by 4.054ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_356 to u_colorbar_gen/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C11B.CLK to     R14C11B.Q0 u_colorbar_gen/SLICE_356 (from PIXCLK)
ROUTE         4     1.244     R14C11B.Q0 to     R14C12A.A1 u_colorbar_gen/linecnt[3]
CTOF_DEL    ---     0.452     R14C12A.A1 to     R14C12A.F1 u_colorbar_gen/SLICE_506
ROUTE         1     1.149     R14C12A.F1 to     R15C13A.A0 u_colorbar_gen/N_8_0_0_0
CTOF_DEL    ---     0.452     R15C13A.A0 to     R15C13A.F0 u_colorbar_gen/SLICE_410
ROUTE         1     0.656     R15C13A.F0 to     R15C14A.C0 u_colorbar_gen/g0_1_0
CTOF_DEL    ---     0.452     R15C14A.C0 to     R15C14A.F0 u_colorbar_gen/SLICE_404
ROUTE         1     1.149     R15C14A.F0 to     R15C11A.A0 u_colorbar_gen/un38_N_3_mux
C0TOFCO_DE  ---     0.905     R15C11A.A0 to    R15C11A.FCO u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R15C11A.FCO to    R15C11B.FCI u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R15C11B.FCI to    R15C11B.FCO u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R15C11B.FCO to    R15C11C.FCI u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R15C11C.FCI to    R15C11C.FCO u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R15C11C.FCO to    R15C11D.FCI u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R15C11D.FCI to    R15C11D.FCO u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R15C11D.FCO to    R15C12A.FCI u_colorbar_gen/un2_linecnt_cry_6
FCITOF0_DE  ---     0.517    R15C12A.FCI to     R15C12A.F0 u_colorbar_gen/SLICE_1
ROUTE         1     0.854     R15C12A.F0 to     R15C12D.A1 u_colorbar_gen/un2_linecnt_cry_7_0_S0
CTOF_DEL    ---     0.452     R15C12D.A1 to     R15C12D.F1 u_colorbar_gen/SLICE_357
ROUTE         1     0.000     R15C12D.F1 to    R15C12D.DI1 u_colorbar_gen/un65_linecnt[7] (to PIXCLK)
                  --------
                    9.129   (44.7% logic, 55.3% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729    RPLL.CLKOS3 to    R14C11B.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729    RPLL.CLKOS3 to    R15C12D.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.078ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/linecnt[1]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[9]  (to PIXCLK +)

   Delay:               9.105ns  (46.4% logic, 53.6% route), 11 logic levels.

 Constraint Details:

      9.105ns physical path delay u_colorbar_gen/SLICE_4 to u_colorbar_gen/SLICE_358 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.183ns) by 4.078ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_4 to u_colorbar_gen/SLICE_358:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C11B.CLK to     R15C11B.Q0 u_colorbar_gen/SLICE_4 (from PIXCLK)
ROUTE         4     1.272     R15C11B.Q0 to     R14C12A.B1 u_colorbar_gen/linecnt[1]
CTOF_DEL    ---     0.452     R14C12A.B1 to     R14C12A.F1 u_colorbar_gen/SLICE_506
ROUTE         1     1.149     R14C12A.F1 to     R15C13A.A0 u_colorbar_gen/N_8_0_0_0
CTOF_DEL    ---     0.452     R15C13A.A0 to     R15C13A.F0 u_colorbar_gen/SLICE_410
ROUTE         1     0.656     R15C13A.F0 to     R15C14A.C0 u_colorbar_gen/g0_1_0
CTOF_DEL    ---     0.452     R15C14A.C0 to     R15C14A.F0 u_colorbar_gen/SLICE_404
ROUTE         1     1.149     R15C14A.F0 to     R15C11A.A0 u_colorbar_gen/un38_N_3_mux
C0TOFCO_DE  ---     0.905     R15C11A.A0 to    R15C11A.FCO u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R15C11A.FCO to    R15C11B.FCI u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R15C11B.FCI to    R15C11B.FCO u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R15C11B.FCO to    R15C11C.FCI u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R15C11C.FCI to    R15C11C.FCO u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R15C11C.FCO to    R15C11D.FCI u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R15C11D.FCI to    R15C11D.FCO u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R15C11D.FCO to    R15C12A.FCI u_colorbar_gen/un2_linecnt_cry_6
FCITOFCO_D  ---     0.146    R15C12A.FCI to    R15C12A.FCO u_colorbar_gen/SLICE_1
ROUTE         1     0.000    R15C12A.FCO to    R15C12B.FCI u_colorbar_gen/un2_linecnt_cry_8
FCITOF0_DE  ---     0.517    R15C12B.FCI to     R15C12B.F0 u_colorbar_gen/SLICE_0
ROUTE         1     0.656     R15C12B.F0 to     R14C12D.C0 u_colorbar_gen/un2_linecnt_s_9_0_S0
CTOF_DEL    ---     0.452     R14C12D.C0 to     R14C12D.F0 u_colorbar_gen/SLICE_358
ROUTE         1     0.000     R14C12D.F0 to    R14C12D.DI0 u_colorbar_gen/un65_linecnt[9] (to PIXCLK)
                  --------
                    9.105   (46.4% logic, 53.6% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729    RPLL.CLKOS3 to    R15C11B.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_358:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729    RPLL.CLKOS3 to    R14C12D.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.099ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/pixcnt_fast[7]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[7]  (to PIXCLK +)

   Delay:               9.084ns  (44.9% logic, 55.1% route), 10 logic levels.

 Constraint Details:

      9.084ns physical path delay SLICE_364 to u_colorbar_gen/SLICE_357 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.183ns) by 4.099ns

 Physical Path Details:

      Data path SLICE_364 to u_colorbar_gen/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C17B.CLK to     R16C17B.Q1 SLICE_364 (from PIXCLK)
ROUTE         1     1.149     R16C17B.Q1 to     R16C14B.A1 u_colorbar_gen/pixcnt_fast[7]
CTOF_DEL    ---     0.452     R16C14B.A1 to     R16C14B.F1 u_colorbar_gen/SLICE_406
ROUTE        10     1.245     R16C14B.F1 to     R15C14A.A1 u_colorbar_gen/N_32
CTOF_DEL    ---     0.452     R15C14A.A1 to     R15C14A.F1 u_colorbar_gen/SLICE_404
ROUTE         1     0.610     R15C14A.F1 to     R15C14A.B0 u_colorbar_gen/un2_linecnt_cry_0_0_RNO_0
CTOF_DEL    ---     0.452     R15C14A.B0 to     R15C14A.F0 u_colorbar_gen/SLICE_404
ROUTE         1     1.149     R15C14A.F0 to     R15C11A.A0 u_colorbar_gen/un38_N_3_mux
C0TOFCO_DE  ---     0.905     R15C11A.A0 to    R15C11A.FCO u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R15C11A.FCO to    R15C11B.FCI u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R15C11B.FCI to    R15C11B.FCO u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R15C11B.FCO to    R15C11C.FCI u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R15C11C.FCI to    R15C11C.FCO u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R15C11C.FCO to    R15C11D.FCI u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R15C11D.FCI to    R15C11D.FCO u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R15C11D.FCO to    R15C12A.FCI u_colorbar_gen/un2_linecnt_cry_6
FCITOF0_DE  ---     0.517    R15C12A.FCI to     R15C12A.F0 u_colorbar_gen/SLICE_1
ROUTE         1     0.854     R15C12A.F0 to     R15C12D.A1 u_colorbar_gen/un2_linecnt_cry_7_0_S0
CTOF_DEL    ---     0.452     R15C12D.A1 to     R15C12D.F1 u_colorbar_gen/SLICE_357
ROUTE         1     0.000     R15C12D.F1 to    R15C12D.DI1 u_colorbar_gen/un65_linecnt[7] (to PIXCLK)
                  --------
                    9.084   (44.9% logic, 55.1% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to SLICE_364:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729    RPLL.CLKOS3 to    R16C17B.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729    RPLL.CLKOS3 to    R15C12D.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.106ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/linecnt[3]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[9]  (to PIXCLK +)

   Delay:               9.077ns  (46.5% logic, 53.5% route), 11 logic levels.

 Constraint Details:

      9.077ns physical path delay u_colorbar_gen/SLICE_356 to u_colorbar_gen/SLICE_358 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.183ns) by 4.106ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_356 to u_colorbar_gen/SLICE_358:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C11B.CLK to     R14C11B.Q0 u_colorbar_gen/SLICE_356 (from PIXCLK)
ROUTE         4     1.244     R14C11B.Q0 to     R14C12A.A1 u_colorbar_gen/linecnt[3]
CTOF_DEL    ---     0.452     R14C12A.A1 to     R14C12A.F1 u_colorbar_gen/SLICE_506
ROUTE         1     1.149     R14C12A.F1 to     R15C13A.A0 u_colorbar_gen/N_8_0_0_0
CTOF_DEL    ---     0.452     R15C13A.A0 to     R15C13A.F0 u_colorbar_gen/SLICE_410
ROUTE         1     0.656     R15C13A.F0 to     R15C14A.C0 u_colorbar_gen/g0_1_0
CTOF_DEL    ---     0.452     R15C14A.C0 to     R15C14A.F0 u_colorbar_gen/SLICE_404
ROUTE         1     1.149     R15C14A.F0 to     R15C11A.A0 u_colorbar_gen/un38_N_3_mux
C0TOFCO_DE  ---     0.905     R15C11A.A0 to    R15C11A.FCO u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R15C11A.FCO to    R15C11B.FCI u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R15C11B.FCI to    R15C11B.FCO u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R15C11B.FCO to    R15C11C.FCI u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R15C11C.FCI to    R15C11C.FCO u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R15C11C.FCO to    R15C11D.FCI u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R15C11D.FCI to    R15C11D.FCO u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R15C11D.FCO to    R15C12A.FCI u_colorbar_gen/un2_linecnt_cry_6
FCITOFCO_D  ---     0.146    R15C12A.FCI to    R15C12A.FCO u_colorbar_gen/SLICE_1
ROUTE         1     0.000    R15C12A.FCO to    R15C12B.FCI u_colorbar_gen/un2_linecnt_cry_8
FCITOF0_DE  ---     0.517    R15C12B.FCI to     R15C12B.F0 u_colorbar_gen/SLICE_0
ROUTE         1     0.656     R15C12B.F0 to     R14C12D.C0 u_colorbar_gen/un2_linecnt_s_9_0_S0
CTOF_DEL    ---     0.452     R14C12D.C0 to     R14C12D.F0 u_colorbar_gen/SLICE_358
ROUTE         1     0.000     R14C12D.F0 to    R14C12D.DI0 u_colorbar_gen/un65_linecnt[9] (to PIXCLK)
                  --------
                    9.077   (46.5% logic, 53.5% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729    RPLL.CLKOS3 to    R14C11B.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_358:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729    RPLL.CLKOS3 to    R14C12D.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.123ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/linecnt[1]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[6]  (to PIXCLK +)

   Delay:               9.060ns  (44.0% logic, 56.0% route), 9 logic levels.

 Constraint Details:

      9.060ns physical path delay u_colorbar_gen/SLICE_4 to u_colorbar_gen/SLICE_357 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.183ns) by 4.123ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_4 to u_colorbar_gen/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C11B.CLK to     R15C11B.Q0 u_colorbar_gen/SLICE_4 (from PIXCLK)
ROUTE         4     1.272     R15C11B.Q0 to     R14C12A.B1 u_colorbar_gen/linecnt[1]
CTOF_DEL    ---     0.452     R14C12A.B1 to     R14C12A.F1 u_colorbar_gen/SLICE_506
ROUTE         1     1.149     R14C12A.F1 to     R15C13A.A0 u_colorbar_gen/N_8_0_0_0
CTOF_DEL    ---     0.452     R15C13A.A0 to     R15C13A.F0 u_colorbar_gen/SLICE_410
ROUTE         1     0.656     R15C13A.F0 to     R15C14A.C0 u_colorbar_gen/g0_1_0
CTOF_DEL    ---     0.452     R15C14A.C0 to     R15C14A.F0 u_colorbar_gen/SLICE_404
ROUTE         1     1.149     R15C14A.F0 to     R15C11A.A0 u_colorbar_gen/un38_N_3_mux
C0TOFCO_DE  ---     0.905     R15C11A.A0 to    R15C11A.FCO u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R15C11A.FCO to    R15C11B.FCI u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R15C11B.FCI to    R15C11B.FCO u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R15C11B.FCO to    R15C11C.FCI u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R15C11C.FCI to    R15C11C.FCO u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R15C11C.FCO to    R15C11D.FCI u_colorbar_gen/un2_linecnt_cry_4
FCITOF1_DE  ---     0.569    R15C11D.FCI to     R15C11D.F1 u_colorbar_gen/SLICE_2
ROUTE         1     0.851     R15C11D.F1 to     R15C12D.A0 u_colorbar_gen/un2_linecnt_cry_5_0_S1
CTOF_DEL    ---     0.452     R15C12D.A0 to     R15C12D.F0 u_colorbar_gen/SLICE_357
ROUTE         1     0.000     R15C12D.F0 to    R15C12D.DI0 u_colorbar_gen/un65_linecnt[6] (to PIXCLK)
                  --------
                    9.060   (44.0% logic, 56.0% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729    RPLL.CLKOS3 to    R15C11B.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729    RPLL.CLKOS3 to    R15C12D.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.151ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/linecnt[3]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[6]  (to PIXCLK +)

   Delay:               9.032ns  (44.1% logic, 55.9% route), 9 logic levels.

 Constraint Details:

      9.032ns physical path delay u_colorbar_gen/SLICE_356 to u_colorbar_gen/SLICE_357 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.183ns) by 4.151ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_356 to u_colorbar_gen/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C11B.CLK to     R14C11B.Q0 u_colorbar_gen/SLICE_356 (from PIXCLK)
ROUTE         4     1.244     R14C11B.Q0 to     R14C12A.A1 u_colorbar_gen/linecnt[3]
CTOF_DEL    ---     0.452     R14C12A.A1 to     R14C12A.F1 u_colorbar_gen/SLICE_506
ROUTE         1     1.149     R14C12A.F1 to     R15C13A.A0 u_colorbar_gen/N_8_0_0_0
CTOF_DEL    ---     0.452     R15C13A.A0 to     R15C13A.F0 u_colorbar_gen/SLICE_410
ROUTE         1     0.656     R15C13A.F0 to     R15C14A.C0 u_colorbar_gen/g0_1_0
CTOF_DEL    ---     0.452     R15C14A.C0 to     R15C14A.F0 u_colorbar_gen/SLICE_404
ROUTE         1     1.149     R15C14A.F0 to     R15C11A.A0 u_colorbar_gen/un38_N_3_mux
C0TOFCO_DE  ---     0.905     R15C11A.A0 to    R15C11A.FCO u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R15C11A.FCO to    R15C11B.FCI u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R15C11B.FCI to    R15C11B.FCO u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R15C11B.FCO to    R15C11C.FCI u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R15C11C.FCI to    R15C11C.FCO u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R15C11C.FCO to    R15C11D.FCI u_colorbar_gen/un2_linecnt_cry_4
FCITOF1_DE  ---     0.569    R15C11D.FCI to     R15C11D.F1 u_colorbar_gen/SLICE_2
ROUTE         1     0.851     R15C11D.F1 to     R15C12D.A0 u_colorbar_gen/un2_linecnt_cry_5_0_S1
CTOF_DEL    ---     0.452     R15C12D.A0 to     R15C12D.F0 u_colorbar_gen/SLICE_357
ROUTE         1     0.000     R15C12D.F0 to    R15C12D.DI0 u_colorbar_gen/un65_linecnt[6] (to PIXCLK)
                  --------
                    9.032   (44.1% logic, 55.9% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729    RPLL.CLKOS3 to    R14C11B.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729    RPLL.CLKOS3 to    R15C12D.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.151ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/pixcnt_fast[7]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[9]  (to PIXCLK +)

   Delay:               9.032ns  (46.8% logic, 53.2% route), 11 logic levels.

 Constraint Details:

      9.032ns physical path delay SLICE_364 to u_colorbar_gen/SLICE_358 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.183ns) by 4.151ns

 Physical Path Details:

      Data path SLICE_364 to u_colorbar_gen/SLICE_358:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C17B.CLK to     R16C17B.Q1 SLICE_364 (from PIXCLK)
ROUTE         1     1.149     R16C17B.Q1 to     R16C14B.A1 u_colorbar_gen/pixcnt_fast[7]
CTOF_DEL    ---     0.452     R16C14B.A1 to     R16C14B.F1 u_colorbar_gen/SLICE_406
ROUTE        10     1.245     R16C14B.F1 to     R15C14A.A1 u_colorbar_gen/N_32
CTOF_DEL    ---     0.452     R15C14A.A1 to     R15C14A.F1 u_colorbar_gen/SLICE_404
ROUTE         1     0.610     R15C14A.F1 to     R15C14A.B0 u_colorbar_gen/un2_linecnt_cry_0_0_RNO_0
CTOF_DEL    ---     0.452     R15C14A.B0 to     R15C14A.F0 u_colorbar_gen/SLICE_404
ROUTE         1     1.149     R15C14A.F0 to     R15C11A.A0 u_colorbar_gen/un38_N_3_mux
C0TOFCO_DE  ---     0.905     R15C11A.A0 to    R15C11A.FCO u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R15C11A.FCO to    R15C11B.FCI u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R15C11B.FCI to    R15C11B.FCO u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R15C11B.FCO to    R15C11C.FCI u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R15C11C.FCI to    R15C11C.FCO u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R15C11C.FCO to    R15C11D.FCI u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R15C11D.FCI to    R15C11D.FCO u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R15C11D.FCO to    R15C12A.FCI u_colorbar_gen/un2_linecnt_cry_6
FCITOFCO_D  ---     0.146    R15C12A.FCI to    R15C12A.FCO u_colorbar_gen/SLICE_1
ROUTE         1     0.000    R15C12A.FCO to    R15C12B.FCI u_colorbar_gen/un2_linecnt_cry_8
FCITOF0_DE  ---     0.517    R15C12B.FCI to     R15C12B.F0 u_colorbar_gen/SLICE_0
ROUTE         1     0.656     R15C12B.F0 to     R14C12D.C0 u_colorbar_gen/un2_linecnt_s_9_0_S0
CTOF_DEL    ---     0.452     R14C12D.C0 to     R14C12D.F0 u_colorbar_gen/SLICE_358
ROUTE         1     0.000     R14C12D.F0 to    R14C12D.DI0 u_colorbar_gen/un65_linecnt[9] (to PIXCLK)
                  --------
                    9.032   (46.8% logic, 53.2% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to SLICE_364:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729    RPLL.CLKOS3 to    R16C17B.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_358:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729    RPLL.CLKOS3 to    R14C12D.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.196ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/pixcnt_fast[7]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[6]  (to PIXCLK +)

   Delay:               8.987ns  (44.3% logic, 55.7% route), 9 logic levels.

 Constraint Details:

      8.987ns physical path delay SLICE_364 to u_colorbar_gen/SLICE_357 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.183ns) by 4.196ns

 Physical Path Details:

      Data path SLICE_364 to u_colorbar_gen/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C17B.CLK to     R16C17B.Q1 SLICE_364 (from PIXCLK)
ROUTE         1     1.149     R16C17B.Q1 to     R16C14B.A1 u_colorbar_gen/pixcnt_fast[7]
CTOF_DEL    ---     0.452     R16C14B.A1 to     R16C14B.F1 u_colorbar_gen/SLICE_406
ROUTE        10     1.245     R16C14B.F1 to     R15C14A.A1 u_colorbar_gen/N_32
CTOF_DEL    ---     0.452     R15C14A.A1 to     R15C14A.F1 u_colorbar_gen/SLICE_404
ROUTE         1     0.610     R15C14A.F1 to     R15C14A.B0 u_colorbar_gen/un2_linecnt_cry_0_0_RNO_0
CTOF_DEL    ---     0.452     R15C14A.B0 to     R15C14A.F0 u_colorbar_gen/SLICE_404
ROUTE         1     1.149     R15C14A.F0 to     R15C11A.A0 u_colorbar_gen/un38_N_3_mux
C0TOFCO_DE  ---     0.905     R15C11A.A0 to    R15C11A.FCO u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R15C11A.FCO to    R15C11B.FCI u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R15C11B.FCI to    R15C11B.FCO u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R15C11B.FCO to    R15C11C.FCI u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R15C11C.FCI to    R15C11C.FCO u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R15C11C.FCO to    R15C11D.FCI u_colorbar_gen/un2_linecnt_cry_4
FCITOF1_DE  ---     0.569    R15C11D.FCI to     R15C11D.F1 u_colorbar_gen/SLICE_2
ROUTE         1     0.851     R15C11D.F1 to     R15C12D.A0 u_colorbar_gen/un2_linecnt_cry_5_0_S1
CTOF_DEL    ---     0.452     R15C12D.A0 to     R15C12D.F0 u_colorbar_gen/SLICE_357
ROUTE         1     0.000     R15C12D.F0 to    R15C12D.DI0 u_colorbar_gen/un65_linecnt[6] (to PIXCLK)
                  --------
                    8.987   (44.3% logic, 55.7% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to SLICE_364:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729    RPLL.CLKOS3 to    R16C17B.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729    RPLL.CLKOS3 to    R15C12D.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.290ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/linecnt[1]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[3]  (to PIXCLK +)

   Delay:               8.893ns  (42.6% logic, 57.4% route), 8 logic levels.

 Constraint Details:

      8.893ns physical path delay u_colorbar_gen/SLICE_4 to u_colorbar_gen/SLICE_356 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.183ns) by 4.290ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_4 to u_colorbar_gen/SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C11B.CLK to     R15C11B.Q0 u_colorbar_gen/SLICE_4 (from PIXCLK)
ROUTE         4     1.272     R15C11B.Q0 to     R14C12A.B1 u_colorbar_gen/linecnt[1]
CTOF_DEL    ---     0.452     R14C12A.B1 to     R14C12A.F1 u_colorbar_gen/SLICE_506
ROUTE         1     1.149     R14C12A.F1 to     R15C13A.A0 u_colorbar_gen/N_8_0_0_0
CTOF_DEL    ---     0.452     R15C13A.A0 to     R15C13A.F0 u_colorbar_gen/SLICE_410
ROUTE         1     0.656     R15C13A.F0 to     R15C14A.C0 u_colorbar_gen/g0_1_0
CTOF_DEL    ---     0.452     R15C14A.C0 to     R15C14A.F0 u_colorbar_gen/SLICE_404
ROUTE         1     1.149     R15C14A.F0 to     R15C11A.A0 u_colorbar_gen/un38_N_3_mux
C0TOFCO_DE  ---     0.905     R15C11A.A0 to    R15C11A.FCO u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R15C11A.FCO to    R15C11B.FCI u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R15C11B.FCI to    R15C11B.FCO u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R15C11B.FCO to    R15C11C.FCI u_colorbar_gen/un2_linecnt_cry_2
FCITOF0_DE  ---     0.517    R15C11C.FCI to     R15C11C.F0 u_colorbar_gen/SLICE_3
ROUTE         1     0.882     R15C11C.F0 to     R14C11B.B0 u_colorbar_gen/un2_linecnt_cry_3_0_S0
CTOF_DEL    ---     0.452     R14C11B.B0 to     R14C11B.F0 u_colorbar_gen/SLICE_356
ROUTE         1     0.000     R14C11B.F0 to    R14C11B.DI0 u_colorbar_gen/un65_linecnt[3] (to PIXCLK)
                  --------
                    8.893   (42.6% logic, 57.4% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729    RPLL.CLKOS3 to    R15C11B.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729    RPLL.CLKOS3 to    R14C11B.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

Report:  107.446MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;
            2646 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 3.268ns (weighted slack = 16.340ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/Start_sd  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Serial_busN/pars_6_.II_1  (to w_CLK_20MHZ +)

   Delay:               6.393ns  (27.6% logic, 72.4% route), 4 logic levels.

 Constraint Details:

      6.393ns physical path delay Comand/SLICE_209 to SLICE_540 meets
     10.000ns delay constraint less
      0.036ns skew and
      0.000ns feedback compensation and
      0.303ns M_SET requirement (totaling 9.661ns) by 3.268ns

 Physical Path Details:

      Data path Comand/SLICE_209 to SLICE_540:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R12C7D.CLK to      R12C7D.Q0 Comand/SLICE_209 (from w_CLK_100MHZ)
ROUTE        16     2.360      R12C7D.Q0 to      R21C7C.A1 Start_w
CTOF_DEL    ---     0.452      R21C7C.A1 to      R21C7C.F1 Serial_busN/SLICE_422
ROUTE         2     0.846      R21C7C.F1 to      R22C8D.D1 Serial_busN/un1_m2_0_a2_2
CTOF_DEL    ---     0.452      R22C8D.D1 to      R22C8D.F1 Serial_busN/SLICE_421
ROUTE         2     0.911      R22C8D.F1 to      R21C9A.D0 Serial_busN/un1_pars_11_c5
CTOF_DEL    ---     0.452      R21C9A.D0 to      R21C9A.F0 Serial_busN/SLICE_165
ROUTE         2     0.511      R21C9A.F0 to      R21C9B.M0 Serial_busN/pars_5[6] (to w_CLK_20MHZ)
                  --------
                    6.393   (27.6% logic, 72.4% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.729     RPLL.CLKOS to     R12C7D.CLK w_CLK_100MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to SLICE_540:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS2_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS2 PLL_12_24_100_mod/PLLInst_0
ROUTE        35     1.693    RPLL.CLKOS2 to     R21C9B.CLK w_CLK_20MHZ
                  --------
                    3.986   (34.4% logic, 65.6% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.320ns (weighted slack = 16.600ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/Start_sd  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Serial_busN/pars_5_.II_1  (to w_CLK_20MHZ +)

   Delay:               6.341ns  (27.8% logic, 72.2% route), 4 logic levels.

 Constraint Details:

      6.341ns physical path delay Comand/SLICE_209 to Serial_busN/SLICE_483 meets
     10.000ns delay constraint less
      0.036ns skew and
      0.000ns feedback compensation and
      0.303ns M_SET requirement (totaling 9.661ns) by 3.320ns

 Physical Path Details:

      Data path Comand/SLICE_209 to Serial_busN/SLICE_483:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R12C7D.CLK to      R12C7D.Q0 Comand/SLICE_209 (from w_CLK_100MHZ)
ROUTE        16     2.360      R12C7D.Q0 to      R21C7C.A1 Start_w
CTOF_DEL    ---     0.452      R21C7C.A1 to      R21C7C.F1 Serial_busN/SLICE_422
ROUTE         2     0.846      R21C7C.F1 to      R22C8D.D1 Serial_busN/un1_m2_0_a2_2
CTOF_DEL    ---     0.452      R22C8D.D1 to      R22C8D.F1 Serial_busN/SLICE_421
ROUTE         2     0.859      R22C8D.F1 to      R21C8C.A0 Serial_busN/un1_pars_11_c5
CTOF_DEL    ---     0.452      R21C8C.A0 to      R21C8C.F0 Serial_busN/SLICE_166
ROUTE         2     0.511      R21C8C.F0 to      R21C8D.M0 Serial_busN/pars_5[5] (to w_CLK_20MHZ)
                  --------
                    6.341   (27.8% logic, 72.2% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.729     RPLL.CLKOS to     R12C7D.CLK w_CLK_100MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to Serial_busN/SLICE_483:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS2_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS2 PLL_12_24_100_mod/PLLInst_0
ROUTE        35     1.693    RPLL.CLKOS2 to     R21C8D.CLK w_CLK_20MHZ
                  --------
                    3.986   (34.4% logic, 65.6% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.340ns (weighted slack = 16.700ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/Start_sd  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Serial_busN/pars_6_.II_1  (to w_CLK_20MHZ +)

   Delay:               6.321ns  (20.8% logic, 79.2% route), 3 logic levels.

 Constraint Details:

      6.321ns physical path delay Comand/SLICE_209 to SLICE_540 meets
     10.000ns delay constraint less
      0.036ns skew and
      0.000ns feedback compensation and
      0.303ns M_SET requirement (totaling 9.661ns) by 3.340ns

 Physical Path Details:

      Data path Comand/SLICE_209 to SLICE_540:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R12C7D.CLK to      R12C7D.Q0 Comand/SLICE_209 (from w_CLK_100MHZ)
ROUTE        16     2.777      R12C7D.Q0 to      R19C7B.B1 Start_w
CTOF_DEL    ---     0.452      R19C7B.B1 to      R19C7B.F1 SLICE_549
ROUTE         2     1.720      R19C7B.F1 to      R21C9A.A0 Serial_busN/o_0_sqmuxa
CTOF_DEL    ---     0.452      R21C9A.A0 to      R21C9A.F0 Serial_busN/SLICE_165
ROUTE         2     0.511      R21C9A.F0 to      R21C9B.M0 Serial_busN/pars_5[6] (to w_CLK_20MHZ)
                  --------
                    6.321   (20.8% logic, 79.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.729     RPLL.CLKOS to     R12C7D.CLK w_CLK_100MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to SLICE_540:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS2_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS2 PLL_12_24_100_mod/PLLInst_0
ROUTE        35     1.693    RPLL.CLKOS2 to     R21C9B.CLK w_CLK_20MHZ
                  --------
                    3.986   (34.4% logic, 65.6% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.596ns (weighted slack = 17.980ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/Start_sd  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Serial_busP/pars_5_.II_1  (to w_CLK_20MHZ +)

   Delay:               6.101ns  (28.9% logic, 71.1% route), 4 logic levels.

 Constraint Details:

      6.101ns physical path delay Comand/SLICE_209 to Serial_busP/SLICE_490 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.303ns M_SET requirement (totaling 9.697ns) by 3.596ns

 Physical Path Details:

      Data path Comand/SLICE_209 to Serial_busP/SLICE_490:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R12C7D.CLK to      R12C7D.Q0 Comand/SLICE_209 (from w_CLK_100MHZ)
ROUTE        16     1.377      R12C7D.Q0 to      R17C7A.A1 Start_w
CTOF_DEL    ---     0.452      R17C7A.A1 to      R17C7A.F1 Serial_busP/SLICE_429
ROUTE         2     0.911      R17C7A.F1 to      R19C7B.B0 Serial_busP/un1_m2_0_a2_2
CTOF_DEL    ---     0.452      R19C7B.B0 to      R19C7B.F0 SLICE_549
ROUTE         2     1.537      R19C7B.F0 to      R18C6A.B0 Serial_busP/un1_pars_11_c5
CTOF_DEL    ---     0.452      R18C6A.B0 to      R18C6A.F0 Serial_busP/SLICE_191
ROUTE         2     0.511      R18C6A.F0 to      R18C6C.M0 Serial_busP/pars_5[5] (to w_CLK_20MHZ)
                  --------
                    6.101   (28.9% logic, 71.1% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.729     RPLL.CLKOS to     R12C7D.CLK w_CLK_100MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to Serial_busP/SLICE_490:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS2_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS2 PLL_12_24_100_mod/PLLInst_0
ROUTE        35     1.729    RPLL.CLKOS2 to     R18C6C.CLK w_CLK_20MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.683ns (weighted slack = 18.415ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/Start_sd  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Serial_busN/pars_2_.II_1  (to w_CLK_20MHZ +)

   Delay:               5.978ns  (22.0% logic, 78.0% route), 3 logic levels.

 Constraint Details:

      5.978ns physical path delay Comand/SLICE_209 to Serial_busN/SLICE_419 meets
     10.000ns delay constraint less
      0.036ns skew and
      0.000ns feedback compensation and
      0.303ns M_SET requirement (totaling 9.661ns) by 3.683ns

 Physical Path Details:

      Data path Comand/SLICE_209 to Serial_busN/SLICE_419:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R12C7D.CLK to      R12C7D.Q0 Comand/SLICE_209 (from w_CLK_100MHZ)
ROUTE        16     2.777      R12C7D.Q0 to      R19C7B.B1 Start_w
CTOF_DEL    ---     0.452      R19C7B.B1 to      R19C7B.F1 SLICE_549
ROUTE         2     1.377      R19C7B.F1 to      R22C8A.B0 Serial_busN/o_0_sqmuxa
CTOF_DEL    ---     0.452      R22C8A.B0 to      R22C8A.F0 Serial_busN/SLICE_162
ROUTE         2     0.511      R22C8A.F0 to      R22C8B.M0 Serial_busN/pars_5[2] (to w_CLK_20MHZ)
                  --------
                    5.978   (22.0% logic, 78.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.729     RPLL.CLKOS to     R12C7D.CLK w_CLK_100MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to Serial_busN/SLICE_419:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS2_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS2 PLL_12_24_100_mod/PLLInst_0
ROUTE        35     1.693    RPLL.CLKOS2 to     R22C8B.CLK w_CLK_20MHZ
                  --------
                    3.986   (34.4% logic, 65.6% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.924ns (weighted slack = 19.620ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/Start_sd  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Serial_busN/pars_6_.II_0  (to w_CLK_20MHZ +)

   Delay:               5.890ns  (30.0% logic, 70.0% route), 4 logic levels.

 Constraint Details:

      5.890ns physical path delay Comand/SLICE_209 to Serial_busN/SLICE_165 meets
     10.000ns delay constraint less
      0.036ns skew and
      0.000ns feedback compensation and
      0.150ns DIN_SET requirement (totaling 9.814ns) by 3.924ns

 Physical Path Details:

      Data path Comand/SLICE_209 to Serial_busN/SLICE_165:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R12C7D.CLK to      R12C7D.Q0 Comand/SLICE_209 (from w_CLK_100MHZ)
ROUTE        16     2.360      R12C7D.Q0 to      R21C7C.A1 Start_w
CTOF_DEL    ---     0.452      R21C7C.A1 to      R21C7C.F1 Serial_busN/SLICE_422
ROUTE         2     0.846      R21C7C.F1 to      R22C8D.D1 Serial_busN/un1_m2_0_a2_2
CTOF_DEL    ---     0.452      R22C8D.D1 to      R22C8D.F1 Serial_busN/SLICE_421
ROUTE         2     0.911      R22C8D.F1 to      R21C9A.D0 Serial_busN/un1_pars_11_c5
CTOF_DEL    ---     0.452      R21C9A.D0 to      R21C9A.F0 Serial_busN/SLICE_165
ROUTE         2     0.008      R21C9A.F0 to     R21C9A.DI0 Serial_busN/pars_5[6] (to w_CLK_20MHZ)
                  --------
                    5.890   (30.0% logic, 70.0% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.729     RPLL.CLKOS to     R12C7D.CLK w_CLK_100MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to Serial_busN/SLICE_165:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS2_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS2 PLL_12_24_100_mod/PLLInst_0
ROUTE        35     1.693    RPLL.CLKOS2 to     R21C9A.CLK w_CLK_20MHZ
                  --------
                    3.986   (34.4% logic, 65.6% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.939ns (weighted slack = 19.695ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/Start_sd  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Serial_busN/pars_3_.II_1  (to w_CLK_20MHZ +)

   Delay:               5.722ns  (22.9% logic, 77.1% route), 3 logic levels.

 Constraint Details:

      5.722ns physical path delay Comand/SLICE_209 to Serial_busN/SLICE_421 meets
     10.000ns delay constraint less
      0.036ns skew and
      0.000ns feedback compensation and
      0.303ns M_SET requirement (totaling 9.661ns) by 3.939ns

 Physical Path Details:

      Data path Comand/SLICE_209 to Serial_busN/SLICE_421:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R12C7D.CLK to      R12C7D.Q0 Comand/SLICE_209 (from w_CLK_100MHZ)
ROUTE        16     2.165      R12C7D.Q0 to      R21C7A.C1 Start_w
CTOF_DEL    ---     0.452      R21C7A.C1 to      R21C7A.F1 Serial_busN/SLICE_167
ROUTE         2     0.618      R21C7A.F1 to      R21C7A.B0 Serial_busN/un1_pars_11_c1
CTOF_DEL    ---     0.452      R21C7A.B0 to      R21C7A.F0 Serial_busN/SLICE_167
ROUTE         2     1.626      R21C7A.F0 to      R22C8D.M0 Serial_busN/un1_pars_11_axbxc3_0 (to w_CLK_20MHZ)
                  --------
                    5.722   (22.9% logic, 77.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.729     RPLL.CLKOS to     R12C7D.CLK w_CLK_100MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to Serial_busN/SLICE_421:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS2_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS2 PLL_12_24_100_mod/PLLInst_0
ROUTE        35     1.693    RPLL.CLKOS2 to     R22C8D.CLK w_CLK_20MHZ
                  --------
                    3.986   (34.4% logic, 65.6% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.952ns (weighted slack = 19.760ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/Start_sd  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Serial_busN/pars_4_.II_1  (to w_CLK_20MHZ +)

   Delay:               5.709ns  (23.0% logic, 77.0% route), 3 logic levels.

 Constraint Details:

      5.709ns physical path delay Comand/SLICE_209 to Serial_busN/SLICE_420 meets
     10.000ns delay constraint less
      0.036ns skew and
      0.000ns feedback compensation and
      0.303ns M_SET requirement (totaling 9.661ns) by 3.952ns

 Physical Path Details:

      Data path Comand/SLICE_209 to Serial_busN/SLICE_420:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R12C7D.CLK to      R12C7D.Q0 Comand/SLICE_209 (from w_CLK_100MHZ)
ROUTE        16     2.360      R12C7D.Q0 to      R21C7C.A1 Start_w
CTOF_DEL    ---     0.452      R21C7C.A1 to      R21C7C.F1 Serial_busN/SLICE_422
ROUTE         2     1.156      R21C7C.F1 to      R22C8C.A0 Serial_busN/un1_m2_0_a2_2
CTOF_DEL    ---     0.452      R22C8C.A0 to      R22C8C.F0 Serial_busN/SLICE_163
ROUTE         2     0.880      R22C8C.F0 to      R22C9D.M0 Serial_busN/un1_pars_11_axbxc4_0 (to w_CLK_20MHZ)
                  --------
                    5.709   (23.0% logic, 77.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.729     RPLL.CLKOS to     R12C7D.CLK w_CLK_100MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to Serial_busN/SLICE_420:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS2_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS2 PLL_12_24_100_mod/PLLInst_0
ROUTE        35     1.693    RPLL.CLKOS2 to     R22C9D.CLK w_CLK_20MHZ
                  --------
                    3.986   (34.4% logic, 65.6% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.976ns (weighted slack = 19.880ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/Start_sd  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Serial_busN/pars_5_.II_0  (to w_CLK_20MHZ +)

   Delay:               5.838ns  (30.2% logic, 69.8% route), 4 logic levels.

 Constraint Details:

      5.838ns physical path delay Comand/SLICE_209 to Serial_busN/SLICE_166 meets
     10.000ns delay constraint less
      0.036ns skew and
      0.000ns feedback compensation and
      0.150ns DIN_SET requirement (totaling 9.814ns) by 3.976ns

 Physical Path Details:

      Data path Comand/SLICE_209 to Serial_busN/SLICE_166:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R12C7D.CLK to      R12C7D.Q0 Comand/SLICE_209 (from w_CLK_100MHZ)
ROUTE        16     2.360      R12C7D.Q0 to      R21C7C.A1 Start_w
CTOF_DEL    ---     0.452      R21C7C.A1 to      R21C7C.F1 Serial_busN/SLICE_422
ROUTE         2     0.846      R21C7C.F1 to      R22C8D.D1 Serial_busN/un1_m2_0_a2_2
CTOF_DEL    ---     0.452      R22C8D.D1 to      R22C8D.F1 Serial_busN/SLICE_421
ROUTE         2     0.859      R22C8D.F1 to      R21C8C.A0 Serial_busN/un1_pars_11_c5
CTOF_DEL    ---     0.452      R21C8C.A0 to      R21C8C.F0 Serial_busN/SLICE_166
ROUTE         2     0.008      R21C8C.F0 to     R21C8C.DI0 Serial_busN/pars_5[5] (to w_CLK_20MHZ)
                  --------
                    5.838   (30.2% logic, 69.8% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.729     RPLL.CLKOS to     R12C7D.CLK w_CLK_100MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to Serial_busN/SLICE_166:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS2_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS2 PLL_12_24_100_mod/PLLInst_0
ROUTE        35     1.693    RPLL.CLKOS2 to     R21C8C.CLK w_CLK_20MHZ
                  --------
                    3.986   (34.4% logic, 65.6% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.977ns (weighted slack = 19.885ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/Start_sd  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Serial_busP/pars_6_.II_1  (to w_CLK_20MHZ +)

   Delay:               5.720ns  (30.9% logic, 69.1% route), 4 logic levels.

 Constraint Details:

      5.720ns physical path delay Comand/SLICE_209 to Serial_busP/SLICE_496 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.303ns M_SET requirement (totaling 9.697ns) by 3.977ns

 Physical Path Details:

      Data path Comand/SLICE_209 to Serial_busP/SLICE_496:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R12C7D.CLK to      R12C7D.Q0 Comand/SLICE_209 (from w_CLK_100MHZ)
ROUTE        16     1.377      R12C7D.Q0 to      R17C7A.A1 Start_w
CTOF_DEL    ---     0.452      R17C7A.A1 to      R17C7A.F1 Serial_busP/SLICE_429
ROUTE         2     0.911      R17C7A.F1 to      R19C7B.B0 Serial_busP/un1_m2_0_a2_2
CTOF_DEL    ---     0.452      R19C7B.B0 to      R19C7B.F0 SLICE_549
ROUTE         2     1.156      R19C7B.F0 to      R17C6A.A0 Serial_busP/un1_pars_11_c5
CTOF_DEL    ---     0.452      R17C6A.A0 to      R17C6A.F0 Serial_busP/SLICE_190
ROUTE         2     0.511      R17C6A.F0 to      R17C6C.M0 Serial_busP/pars_5[6] (to w_CLK_20MHZ)
                  --------
                    5.720   (30.9% logic, 69.1% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.729     RPLL.CLKOS to     R12C7D.CLK w_CLK_100MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to Serial_busP/SLICE_496:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS2_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS2 PLL_12_24_100_mod/PLLInst_0
ROUTE        35     1.729    RPLL.CLKOS2 to     R17C6C.CLK w_CLK_20MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

Report:   29.709MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "w_CLK_100MHZ" 100.000000 MHz ;
            635 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.510ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[7]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/Start_sd  (to w_CLK_100MHZ +)

   Delay:               8.241ns  (32.4% logic, 67.6% route), 6 logic levels.

 Constraint Details:

      8.241ns physical path delay Comand/SLICE_33 to Comand/SLICE_209 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 9.751ns) by 1.510ns

 Physical Path Details:

      Data path Comand/SLICE_33 to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R10C6A.CLK to      R10C6A.Q0 Comand/SLICE_33 (from w_CLK_100MHZ)
ROUTE         3     0.968      R10C6A.Q0 to      R11C7C.C1 Comand/idle_start[7]
CTOF_DEL    ---     0.452      R11C7C.C1 to      R11C7C.F1 Comand/SLICE_435
ROUTE         3     0.678      R11C7C.F1 to      R11C6A.C0 Comand/r_init4_1
CTOF_DEL    ---     0.452      R11C6A.C0 to      R11C6A.F0 Comand/SLICE_434
ROUTE         1     1.597      R11C6A.F0 to      R11C6A.D1 Comand/r_init5lto19_d_0
CTOF_DEL    ---     0.452      R11C6A.D1 to      R11C6A.F1 Comand/SLICE_434
ROUTE         2     0.846      R11C6A.F1 to      R12C8C.D1 Comand/un1_r_init2_N_6L10
CTOF_DEL    ---     0.452      R12C8C.D1 to      R12C8C.F1 Comand/SLICE_441
ROUTE         1     0.544      R12C8C.F1 to      R12C8D.D0 Comand/Start_sd_1_sqmuxa_i_1
CTOF_DEL    ---     0.452      R12C8D.D0 to      R12C8D.F0 Comand/SLICE_550
ROUTE         1     0.939      R12C8D.F0 to      R12C7D.CE Comand/Start_sd_1_sqmuxa_i (to w_CLK_100MHZ)
                  --------
                    8.241   (32.4% logic, 67.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to     R10C6A.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to     R12C7D.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.625ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[6]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/Start_sd  (to w_CLK_100MHZ +)

   Delay:               8.126ns  (32.8% logic, 67.2% route), 6 logic levels.

 Constraint Details:

      8.126ns physical path delay Comand/SLICE_34 to Comand/SLICE_209 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 9.751ns) by 1.625ns

 Physical Path Details:

      Data path Comand/SLICE_34 to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R10C5D.CLK to      R10C5D.Q1 Comand/SLICE_34 (from w_CLK_100MHZ)
ROUTE         3     0.853      R10C5D.Q1 to      R11C7C.D1 Comand/idle_start[6]
CTOF_DEL    ---     0.452      R11C7C.D1 to      R11C7C.F1 Comand/SLICE_435
ROUTE         3     0.678      R11C7C.F1 to      R11C6A.C0 Comand/r_init4_1
CTOF_DEL    ---     0.452      R11C6A.C0 to      R11C6A.F0 Comand/SLICE_434
ROUTE         1     1.597      R11C6A.F0 to      R11C6A.D1 Comand/r_init5lto19_d_0
CTOF_DEL    ---     0.452      R11C6A.D1 to      R11C6A.F1 Comand/SLICE_434
ROUTE         2     0.846      R11C6A.F1 to      R12C8C.D1 Comand/un1_r_init2_N_6L10
CTOF_DEL    ---     0.452      R12C8C.D1 to      R12C8C.F1 Comand/SLICE_441
ROUTE         1     0.544      R12C8C.F1 to      R12C8D.D0 Comand/Start_sd_1_sqmuxa_i_1
CTOF_DEL    ---     0.452      R12C8D.D0 to      R12C8D.F0 Comand/SLICE_550
ROUTE         1     0.939      R12C8D.F0 to      R12C7D.CE Comand/Start_sd_1_sqmuxa_i (to w_CLK_100MHZ)
                  --------
                    8.126   (32.8% logic, 67.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to     R10C5D.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to     R12C7D.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[4]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/Start_sd  (to w_CLK_100MHZ +)

   Delay:               7.894ns  (33.8% logic, 66.2% route), 6 logic levels.

 Constraint Details:

      7.894ns physical path delay Comand/SLICE_35 to Comand/SLICE_209 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 9.751ns) by 1.857ns

 Physical Path Details:

      Data path Comand/SLICE_35 to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R10C5C.CLK to      R10C5C.Q1 Comand/SLICE_35 (from w_CLK_100MHZ)
ROUTE         3     1.369      R10C5C.Q1 to      R12C8D.B1 Comand/idle_start[4]
CTOF_DEL    ---     0.452      R12C8D.B1 to      R12C8D.F1 Comand/SLICE_550
ROUTE         1     0.541      R12C8D.F1 to      R12C7B.D0 Comand/r_init3_9
CTOF_DEL    ---     0.452      R12C7B.D0 to      R12C7B.F0 Comand/SLICE_436
ROUTE         1     0.610      R12C7B.F0 to      R12C7A.B1 Comand/r_init3_18
CTOF_DEL    ---     0.452      R12C7A.B1 to      R12C7A.F1 Comand/SLICE_210
ROUTE         2     0.893      R12C7A.F1 to      R12C7D.B1 Comand/r_init3
CTOF_DEL    ---     0.452      R12C7D.B1 to      R12C7D.F1 Comand/SLICE_209
ROUTE         3     0.873      R12C7D.F1 to      R12C8D.A0 Comand/r_init4_14_RNII374
CTOF_DEL    ---     0.452      R12C8D.A0 to      R12C8D.F0 Comand/SLICE_550
ROUTE         1     0.939      R12C8D.F0 to      R12C7D.CE Comand/Start_sd_1_sqmuxa_i (to w_CLK_100MHZ)
                  --------
                    7.894   (33.8% logic, 66.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to     R10C5C.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to     R12C7D.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.882ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[21]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/Start_sd  (to w_CLK_100MHZ +)

   Delay:               7.869ns  (33.9% logic, 66.1% route), 6 logic levels.

 Constraint Details:

      7.869ns physical path delay Comand/SLICE_26 to Comand/SLICE_209 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 9.751ns) by 1.882ns

 Physical Path Details:

      Data path Comand/SLICE_26 to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R10C7D.CLK to      R10C7D.Q0 Comand/SLICE_26 (from w_CLK_100MHZ)
ROUTE         5     1.341      R10C7D.Q0 to      R12C7C.D1 Comand/idle_start[21]
CTOF_DEL    ---     0.452      R12C7C.D1 to      R12C7C.F1 Comand/SLICE_440
ROUTE         1     0.885      R12C7C.F1 to      R12C7C.B0 Comand/r_init3_6
CTOF_DEL    ---     0.452      R12C7C.B0 to      R12C7C.F0 Comand/SLICE_440
ROUTE         1     0.269      R12C7C.F0 to      R12C7A.D1 Comand/r_init3_17
CTOF_DEL    ---     0.452      R12C7A.D1 to      R12C7A.F1 Comand/SLICE_210
ROUTE         2     0.893      R12C7A.F1 to      R12C7D.B1 Comand/r_init3
CTOF_DEL    ---     0.452      R12C7D.B1 to      R12C7D.F1 Comand/SLICE_209
ROUTE         3     0.873      R12C7D.F1 to      R12C8D.A0 Comand/r_init4_14_RNII374
CTOF_DEL    ---     0.452      R12C8D.A0 to      R12C8D.F0 Comand/SLICE_550
ROUTE         1     0.939      R12C8D.F0 to      R12C7D.CE Comand/Start_sd_1_sqmuxa_i (to w_CLK_100MHZ)
                  --------
                    7.869   (33.9% logic, 66.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to     R10C7D.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to     R12C7D.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.982ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[4]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/State_sd  (to w_CLK_100MHZ +)

   Delay:               7.868ns  (39.7% logic, 60.3% route), 7 logic levels.

 Constraint Details:

      7.868ns physical path delay Comand/SLICE_35 to Comand/SLICE_210 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 9.850ns) by 1.982ns

 Physical Path Details:

      Data path Comand/SLICE_35 to Comand/SLICE_210:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R10C5C.CLK to      R10C5C.Q1 Comand/SLICE_35 (from w_CLK_100MHZ)
ROUTE         3     1.369      R10C5C.Q1 to      R12C8D.B1 Comand/idle_start[4]
CTOF_DEL    ---     0.452      R12C8D.B1 to      R12C8D.F1 Comand/SLICE_550
ROUTE         1     0.541      R12C8D.F1 to      R12C7B.D0 Comand/r_init3_9
CTOF_DEL    ---     0.452      R12C7B.D0 to      R12C7B.F0 Comand/SLICE_436
ROUTE         1     0.610      R12C7B.F0 to      R12C7A.B1 Comand/r_init3_18
CTOF_DEL    ---     0.452      R12C7A.B1 to      R12C7A.F1 Comand/SLICE_210
ROUTE         2     0.893      R12C7A.F1 to      R12C7D.B1 Comand/r_init3
CTOF_DEL    ---     0.452      R12C7D.B1 to      R12C7D.F1 Comand/SLICE_209
ROUTE         3     0.678      R12C7D.F1 to      R12C8A.C1 Comand/r_init4_14_RNII374
CTOF_DEL    ---     0.452      R12C8A.C1 to      R12C8A.F1 Comand/SLICE_431
ROUTE         1     0.656      R12C8A.F1 to      R12C7A.C0 Comand/State_sde_N_3L3
CTOF_DEL    ---     0.452      R12C7A.C0 to      R12C7A.F0 Comand/SLICE_210
ROUTE         1     0.000      R12C7A.F0 to     R12C7A.DI0 Comand/State_sde_0 (to w_CLK_100MHZ)
                  --------
                    7.868   (39.7% logic, 60.3% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to     R10C5C.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_210:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to     R12C7A.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.007ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[21]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/State_sd  (to w_CLK_100MHZ +)

   Delay:               7.843ns  (39.8% logic, 60.2% route), 7 logic levels.

 Constraint Details:

      7.843ns physical path delay Comand/SLICE_26 to Comand/SLICE_210 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 9.850ns) by 2.007ns

 Physical Path Details:

      Data path Comand/SLICE_26 to Comand/SLICE_210:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R10C7D.CLK to      R10C7D.Q0 Comand/SLICE_26 (from w_CLK_100MHZ)
ROUTE         5     1.341      R10C7D.Q0 to      R12C7C.D1 Comand/idle_start[21]
CTOF_DEL    ---     0.452      R12C7C.D1 to      R12C7C.F1 Comand/SLICE_440
ROUTE         1     0.885      R12C7C.F1 to      R12C7C.B0 Comand/r_init3_6
CTOF_DEL    ---     0.452      R12C7C.B0 to      R12C7C.F0 Comand/SLICE_440
ROUTE         1     0.269      R12C7C.F0 to      R12C7A.D1 Comand/r_init3_17
CTOF_DEL    ---     0.452      R12C7A.D1 to      R12C7A.F1 Comand/SLICE_210
ROUTE         2     0.893      R12C7A.F1 to      R12C7D.B1 Comand/r_init3
CTOF_DEL    ---     0.452      R12C7D.B1 to      R12C7D.F1 Comand/SLICE_209
ROUTE         3     0.678      R12C7D.F1 to      R12C8A.C1 Comand/r_init4_14_RNII374
CTOF_DEL    ---     0.452      R12C8A.C1 to      R12C8A.F1 Comand/SLICE_431
ROUTE         1     0.656      R12C8A.F1 to      R12C7A.C0 Comand/State_sde_N_3L3
CTOF_DEL    ---     0.452      R12C7A.C0 to      R12C7A.F0 Comand/SLICE_210
ROUTE         1     0.000      R12C7A.F0 to     R12C7A.DI0 Comand/State_sde_0 (to w_CLK_100MHZ)
                  --------
                    7.843   (39.8% logic, 60.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to     R10C7D.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_210:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to     R12C7A.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.035ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[21]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/Start_sd  (to w_CLK_100MHZ +)

   Delay:               7.716ns  (28.7% logic, 71.3% route), 5 logic levels.

 Constraint Details:

      7.716ns physical path delay Comand/SLICE_26 to Comand/SLICE_209 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 9.751ns) by 2.035ns

 Physical Path Details:

      Data path Comand/SLICE_26 to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R10C7D.CLK to      R10C7D.Q0 Comand/SLICE_26 (from w_CLK_100MHZ)
ROUTE         5     1.348      R10C7D.Q0 to      R11C7D.D0 Comand/idle_start[21]
CTOF_DEL    ---     0.452      R11C7D.D0 to      R11C7D.F0 Comand/SLICE_513
ROUTE         1     1.028      R11C7D.F0 to      R11C6D.C0 Comand/r_m2_0_a3_0_1
CTOF_DEL    ---     0.452      R11C6D.C0 to      R11C6D.F0 Comand/SLICE_433
ROUTE         2     1.291      R11C6D.F0 to      R12C8A.B0 Comand/r_N_5_mux
CTOF_DEL    ---     0.452      R12C8A.B0 to      R12C8A.F0 Comand/SLICE_431
ROUTE         2     0.893      R12C8A.F0 to      R12C8D.B0 Comand/un1_idle_start_20
CTOF_DEL    ---     0.452      R12C8D.B0 to      R12C8D.F0 Comand/SLICE_550
ROUTE         1     0.939      R12C8D.F0 to      R12C7D.CE Comand/Start_sd_1_sqmuxa_i (to w_CLK_100MHZ)
                  --------
                    7.716   (28.7% logic, 71.3% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to     R10C7D.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to     R12C7D.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.037ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[24]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/Start_sd  (to w_CLK_100MHZ +)

   Delay:               7.714ns  (34.6% logic, 65.4% route), 6 logic levels.

 Constraint Details:

      7.714ns physical path delay Comand/SLICE_25 to Comand/SLICE_209 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 9.751ns) by 2.037ns

 Physical Path Details:

      Data path Comand/SLICE_25 to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R10C8A.CLK to      R10C8A.Q1 Comand/SLICE_25 (from w_CLK_100MHZ)
ROUTE         6     1.189      R10C8A.Q1 to      R12C8D.A1 Comand/idle_start[24]
CTOF_DEL    ---     0.452      R12C8D.A1 to      R12C8D.F1 Comand/SLICE_550
ROUTE         1     0.541      R12C8D.F1 to      R12C7B.D0 Comand/r_init3_9
CTOF_DEL    ---     0.452      R12C7B.D0 to      R12C7B.F0 Comand/SLICE_436
ROUTE         1     0.610      R12C7B.F0 to      R12C7A.B1 Comand/r_init3_18
CTOF_DEL    ---     0.452      R12C7A.B1 to      R12C7A.F1 Comand/SLICE_210
ROUTE         2     0.893      R12C7A.F1 to      R12C7D.B1 Comand/r_init3
CTOF_DEL    ---     0.452      R12C7D.B1 to      R12C7D.F1 Comand/SLICE_209
ROUTE         3     0.873      R12C7D.F1 to      R12C8D.A0 Comand/r_init4_14_RNII374
CTOF_DEL    ---     0.452      R12C8D.A0 to      R12C8D.F0 Comand/SLICE_550
ROUTE         1     0.939      R12C8D.F0 to      R12C7D.CE Comand/Start_sd_1_sqmuxa_i (to w_CLK_100MHZ)
                  --------
                    7.714   (34.6% logic, 65.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to     R10C8A.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to     R12C7D.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.082ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[2]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/Start_sd  (to w_CLK_100MHZ +)

   Delay:               7.669ns  (28.9% logic, 71.1% route), 5 logic levels.

 Constraint Details:

      7.669ns physical path delay Comand/SLICE_36 to Comand/SLICE_209 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 9.751ns) by 2.082ns

 Physical Path Details:

      Data path Comand/SLICE_36 to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R10C5B.CLK to      R10C5B.Q1 Comand/SLICE_36 (from w_CLK_100MHZ)
ROUTE         3     1.524      R10C5B.Q1 to      R11C7B.C1 Comand/idle_start[2]
CTOF_DEL    ---     0.452      R11C7B.C1 to      R11C7B.F1 Comand/SLICE_554
ROUTE         1     1.223      R11C7B.F1 to      R12C7A.A1 Comand/r_init3_11
CTOF_DEL    ---     0.452      R12C7A.A1 to      R12C7A.F1 Comand/SLICE_210
ROUTE         2     0.893      R12C7A.F1 to      R12C7D.B1 Comand/r_init3
CTOF_DEL    ---     0.452      R12C7D.B1 to      R12C7D.F1 Comand/SLICE_209
ROUTE         3     0.873      R12C7D.F1 to      R12C8D.A0 Comand/r_init4_14_RNII374
CTOF_DEL    ---     0.452      R12C8D.A0 to      R12C8D.F0 Comand/SLICE_550
ROUTE         1     0.939      R12C8D.F0 to      R12C7D.CE Comand/Start_sd_1_sqmuxa_i (to w_CLK_100MHZ)
                  --------
                    7.669   (28.9% logic, 71.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to     R10C5B.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to     R12C7D.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.083ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[5]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/Start_sd  (to w_CLK_100MHZ +)

   Delay:               7.668ns  (34.8% logic, 65.2% route), 6 logic levels.

 Constraint Details:

      7.668ns physical path delay Comand/SLICE_34 to Comand/SLICE_209 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 9.751ns) by 2.083ns

 Physical Path Details:

      Data path Comand/SLICE_34 to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R10C5D.CLK to      R10C5D.Q0 Comand/SLICE_34 (from w_CLK_100MHZ)
ROUTE         3     1.143      R10C5D.Q0 to      R12C8D.C1 Comand/idle_start[5]
CTOF_DEL    ---     0.452      R12C8D.C1 to      R12C8D.F1 Comand/SLICE_550
ROUTE         1     0.541      R12C8D.F1 to      R12C7B.D0 Comand/r_init3_9
CTOF_DEL    ---     0.452      R12C7B.D0 to      R12C7B.F0 Comand/SLICE_436
ROUTE         1     0.610      R12C7B.F0 to      R12C7A.B1 Comand/r_init3_18
CTOF_DEL    ---     0.452      R12C7A.B1 to      R12C7A.F1 Comand/SLICE_210
ROUTE         2     0.893      R12C7A.F1 to      R12C7D.B1 Comand/r_init3
CTOF_DEL    ---     0.452      R12C7D.B1 to      R12C7D.F1 Comand/SLICE_209
ROUTE         3     0.873      R12C7D.F1 to      R12C8D.A0 Comand/r_init4_14_RNII374
CTOF_DEL    ---     0.452      R12C8D.A0 to      R12C8D.F0 Comand/SLICE_550
ROUTE         1     0.939      R12C8D.F0 to      R12C7D.CE Comand/Start_sd_1_sqmuxa_i (to w_CLK_100MHZ)
                  --------
                    7.668   (34.8% logic, 65.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to     R10C5D.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to     R12C7D.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

Report:  117.786MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "PLL_12_24_100_mod/CLKOP" 24.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "CLKOP" 300.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.111ns
         The internal maximum frequency of the following component is 450.045 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    TIOLOGIC   ECLK           D0_MGIOL

   Delay:               2.222ns -- based on Minimum Pulse Width

Report:  450.045MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "CLKOS" 300.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.111ns
         The internal maximum frequency of the following component is 450.045 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    TIOLOGIC   ECLK           DCK_MGIOL

   Delay:               2.222ns -- based on Minimum Pulse Width

Report:  450.045MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "byte_clk" 75.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 3.720ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt[0]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt_En  (to byte_clk +)

   Delay:               9.400ns  (46.8% logic, 53.2% route), 13 logic levels.

 Constraint Details:

      9.400ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_64 to u_BYTE_PACKETIZER/u_packetheader/SLICE_247 meets
     13.333ns delay constraint less
     -0.036ns skew and
      0.249ns CE_SET requirement (totaling 13.120ns) by 3.720ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_64 to u_BYTE_PACKETIZER/u_packetheader/SLICE_247:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C25A.CLK to     R21C25A.Q1 u_BYTE_PACKETIZER/u_packetheader/SLICE_64 (from byte_clk)
ROUTE         3     1.987     R21C25A.Q1 to     R19C25A.B1 u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt[0]
C1TOFCO_DE  ---     0.786     R19C25A.B1 to    R19C25A.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_87
ROUTE         1     0.000    R19C25A.FCO to    R19C25B.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_0
FCITOFCO_D  ---     0.146    R19C25B.FCI to    R19C25B.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_86
ROUTE         1     0.000    R19C25B.FCO to    R19C25C.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_2
FCITOFCO_D  ---     0.146    R19C25C.FCI to    R19C25C.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_85
ROUTE         1     0.000    R19C25C.FCO to    R19C25D.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_4
FCITOFCO_D  ---     0.146    R19C25D.FCI to    R19C25D.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_84
ROUTE         1     0.000    R19C25D.FCO to    R19C26A.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_6
FCITOFCO_D  ---     0.146    R19C26A.FCI to    R19C26A.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_83
ROUTE         1     0.000    R19C26A.FCO to    R19C26B.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_8
FCITOFCO_D  ---     0.146    R19C26B.FCI to    R19C26B.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_82
ROUTE         1     0.000    R19C26B.FCO to    R19C26C.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_10
FCITOFCO_D  ---     0.146    R19C26C.FCI to    R19C26C.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_81
ROUTE         1     0.000    R19C26C.FCO to    R19C26D.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_12
FCITOF0_DE  ---     0.517    R19C26D.FCI to     R19C26D.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_80
ROUTE         1     0.563     R19C26D.F0 to     R19C24B.D1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_13
CTOF_DEL    ---     0.452     R19C24B.D1 to     R19C24B.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_475
ROUTE         1     0.384     R19C24B.F1 to     R19C24B.C0 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_8
CTOF_DEL    ---     0.452     R19C24B.C0 to     R19C24B.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_475
ROUTE         1     0.610     R19C24B.F0 to     R19C24A.B1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_12
CTOF_DEL    ---     0.452     R19C24A.B1 to     R19C24A.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_245
ROUTE         2     0.890     R19C24A.F1 to     R19C23C.B1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_14
CTOF_DEL    ---     0.452     R19C23C.B1 to     R19C23C.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_247
ROUTE         1     0.570     R19C23C.F1 to     R19C23C.CE u_BYTE_PACKETIZER/u_packetheader/un15_lpkt_cnt_En_i (to byte_clk)
                  --------
                    9.400   (46.8% logic, 53.2% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.675    LPLL.CLKOS2 to    R21C25A.CLK byte_clk
                  --------
                    1.675   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_247:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.711    LPLL.CLKOS2 to    R19C23C.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.741ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt[0]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt_En  (to byte_clk +)

   Delay:               9.379ns  (44.2% logic, 55.8% route), 13 logic levels.

 Constraint Details:

      9.379ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_64 to u_BYTE_PACKETIZER/u_packetheader/SLICE_247 meets
     13.333ns delay constraint less
     -0.036ns skew and
      0.249ns CE_SET requirement (totaling 13.120ns) by 3.741ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_64 to u_BYTE_PACKETIZER/u_packetheader/SLICE_247:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C25A.CLK to     R21C25A.Q1 u_BYTE_PACKETIZER/u_packetheader/SLICE_64 (from byte_clk)
ROUTE         3     1.987     R21C25A.Q1 to     R19C25A.B1 u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt[0]
C1TOFCO_DE  ---     0.786     R19C25A.B1 to    R19C25A.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_87
ROUTE         1     0.000    R19C25A.FCO to    R19C25B.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_0
FCITOFCO_D  ---     0.146    R19C25B.FCI to    R19C25B.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_86
ROUTE         1     0.000    R19C25B.FCO to    R19C25C.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_2
FCITOFCO_D  ---     0.146    R19C25C.FCI to    R19C25C.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_85
ROUTE         1     0.000    R19C25C.FCO to    R19C25D.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_4
FCITOFCO_D  ---     0.146    R19C25D.FCI to    R19C25D.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_84
ROUTE         1     0.000    R19C25D.FCO to    R19C26A.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_6
FCITOFCO_D  ---     0.146    R19C26A.FCI to    R19C26A.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_83
ROUTE         1     0.000    R19C26A.FCO to    R19C26B.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_8
FCITOFCO_D  ---     0.146    R19C26B.FCI to    R19C26B.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_82
ROUTE         1     0.000    R19C26B.FCO to    R19C26C.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_10
FCITOFCO_D  ---     0.146    R19C26C.FCI to    R19C26C.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_81
ROUTE         1     0.000    R19C26C.FCO to    R19C26D.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_12
FCITOFCO_D  ---     0.146    R19C26D.FCI to    R19C26D.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_80
ROUTE         1     0.000    R19C26D.FCO to    R19C27A.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_14
FCITOF1_DE  ---     0.569    R19C27A.FCI to     R19C27A.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_79
ROUTE         1     1.180     R19C27A.F1 to     R19C24B.B0 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_i[16]
CTOF_DEL    ---     0.452     R19C24B.B0 to     R19C24B.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_475
ROUTE         1     0.610     R19C24B.F0 to     R19C24A.B1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_12
CTOF_DEL    ---     0.452     R19C24A.B1 to     R19C24A.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_245
ROUTE         2     0.890     R19C24A.F1 to     R19C23C.B1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_14
CTOF_DEL    ---     0.452     R19C23C.B1 to     R19C23C.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_247
ROUTE         1     0.570     R19C23C.F1 to     R19C23C.CE u_BYTE_PACKETIZER/u_packetheader/un15_lpkt_cnt_En_i (to byte_clk)
                  --------
                    9.379   (44.2% logic, 55.8% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.675    LPLL.CLKOS2 to    R21C25A.CLK byte_clk
                  --------
                    1.675   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_247:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.711    LPLL.CLKOS2 to    R19C23C.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.759ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt[0]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt_En  (to byte_clk +)

   Delay:               9.361ns  (39.2% logic, 60.8% route), 8 logic levels.

 Constraint Details:

      9.361ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_64 to u_BYTE_PACKETIZER/u_packetheader/SLICE_247 meets
     13.333ns delay constraint less
     -0.036ns skew and
      0.249ns CE_SET requirement (totaling 13.120ns) by 3.759ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_64 to u_BYTE_PACKETIZER/u_packetheader/SLICE_247:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C25A.CLK to     R21C25A.Q1 u_BYTE_PACKETIZER/u_packetheader/SLICE_64 (from byte_clk)
ROUTE         3     1.987     R21C25A.Q1 to     R19C25A.B1 u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt[0]
C1TOFCO_DE  ---     0.786     R19C25A.B1 to    R19C25A.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_87
ROUTE         1     0.000    R19C25A.FCO to    R19C25B.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_0
FCITOFCO_D  ---     0.146    R19C25B.FCI to    R19C25B.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_86
ROUTE         1     0.000    R19C25B.FCO to    R19C25C.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_2
FCITOF0_DE  ---     0.517    R19C25C.FCI to     R19C25C.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_85
ROUTE         1     1.254     R19C25C.F0 to     R19C24B.B1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_3
CTOF_DEL    ---     0.452     R19C24B.B1 to     R19C24B.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_475
ROUTE         1     0.384     R19C24B.F1 to     R19C24B.C0 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_8
CTOF_DEL    ---     0.452     R19C24B.C0 to     R19C24B.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_475
ROUTE         1     0.610     R19C24B.F0 to     R19C24A.B1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_12
CTOF_DEL    ---     0.452     R19C24A.B1 to     R19C24A.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_245
ROUTE         2     0.890     R19C24A.F1 to     R19C23C.B1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_14
CTOF_DEL    ---     0.452     R19C23C.B1 to     R19C23C.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_247
ROUTE         1     0.570     R19C23C.F1 to     R19C23C.CE u_BYTE_PACKETIZER/u_packetheader/un15_lpkt_cnt_En_i (to byte_clk)
                  --------
                    9.361   (39.2% logic, 60.8% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.675    LPLL.CLKOS2 to    R21C25A.CLK byte_clk
                  --------
                    1.675   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_247:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.711    LPLL.CLKOS2 to    R19C23C.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.955ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt[1]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt_En  (to byte_clk +)

   Delay:               9.165ns  (47.7% logic, 52.3% route), 12 logic levels.

 Constraint Details:

      9.165ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_95 to u_BYTE_PACKETIZER/u_packetheader/SLICE_247 meets
     13.333ns delay constraint less
     -0.036ns skew and
      0.249ns CE_SET requirement (totaling 13.120ns) by 3.955ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_95 to u_BYTE_PACKETIZER/u_packetheader/SLICE_247:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C25B.CLK to     R21C25B.Q0 u_BYTE_PACKETIZER/u_packetheader/SLICE_95 (from byte_clk)
ROUTE         2     1.779     R21C25B.Q0 to     R19C25B.B0 u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt[1]
C0TOFCO_DE  ---     0.905     R19C25B.B0 to    R19C25B.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_86
ROUTE         1     0.000    R19C25B.FCO to    R19C25C.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_2
FCITOFCO_D  ---     0.146    R19C25C.FCI to    R19C25C.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_85
ROUTE         1     0.000    R19C25C.FCO to    R19C25D.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_4
FCITOFCO_D  ---     0.146    R19C25D.FCI to    R19C25D.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_84
ROUTE         1     0.000    R19C25D.FCO to    R19C26A.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_6
FCITOFCO_D  ---     0.146    R19C26A.FCI to    R19C26A.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_83
ROUTE         1     0.000    R19C26A.FCO to    R19C26B.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_8
FCITOFCO_D  ---     0.146    R19C26B.FCI to    R19C26B.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_82
ROUTE         1     0.000    R19C26B.FCO to    R19C26C.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_10
FCITOFCO_D  ---     0.146    R19C26C.FCI to    R19C26C.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_81
ROUTE         1     0.000    R19C26C.FCO to    R19C26D.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_12
FCITOF0_DE  ---     0.517    R19C26D.FCI to     R19C26D.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_80
ROUTE         1     0.563     R19C26D.F0 to     R19C24B.D1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_13
CTOF_DEL    ---     0.452     R19C24B.D1 to     R19C24B.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_475
ROUTE         1     0.384     R19C24B.F1 to     R19C24B.C0 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_8
CTOF_DEL    ---     0.452     R19C24B.C0 to     R19C24B.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_475
ROUTE         1     0.610     R19C24B.F0 to     R19C24A.B1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_12
CTOF_DEL    ---     0.452     R19C24A.B1 to     R19C24A.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_245
ROUTE         2     0.890     R19C24A.F1 to     R19C23C.B1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_14
CTOF_DEL    ---     0.452     R19C23C.B1 to     R19C23C.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_247
ROUTE         1     0.570     R19C23C.F1 to     R19C23C.CE u_BYTE_PACKETIZER/u_packetheader/un15_lpkt_cnt_En_i (to byte_clk)
                  --------
                    9.165   (47.7% logic, 52.3% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_95:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.675    LPLL.CLKOS2 to    R21C25B.CLK byte_clk
                  --------
                    1.675   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_247:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.711    LPLL.CLKOS2 to    R19C23C.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.976ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt[1]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt_En  (to byte_clk +)

   Delay:               9.144ns  (45.0% logic, 55.0% route), 12 logic levels.

 Constraint Details:

      9.144ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_95 to u_BYTE_PACKETIZER/u_packetheader/SLICE_247 meets
     13.333ns delay constraint less
     -0.036ns skew and
      0.249ns CE_SET requirement (totaling 13.120ns) by 3.976ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_95 to u_BYTE_PACKETIZER/u_packetheader/SLICE_247:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C25B.CLK to     R21C25B.Q0 u_BYTE_PACKETIZER/u_packetheader/SLICE_95 (from byte_clk)
ROUTE         2     1.779     R21C25B.Q0 to     R19C25B.B0 u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt[1]
C0TOFCO_DE  ---     0.905     R19C25B.B0 to    R19C25B.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_86
ROUTE         1     0.000    R19C25B.FCO to    R19C25C.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_2
FCITOFCO_D  ---     0.146    R19C25C.FCI to    R19C25C.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_85
ROUTE         1     0.000    R19C25C.FCO to    R19C25D.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_4
FCITOFCO_D  ---     0.146    R19C25D.FCI to    R19C25D.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_84
ROUTE         1     0.000    R19C25D.FCO to    R19C26A.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_6
FCITOFCO_D  ---     0.146    R19C26A.FCI to    R19C26A.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_83
ROUTE         1     0.000    R19C26A.FCO to    R19C26B.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_8
FCITOFCO_D  ---     0.146    R19C26B.FCI to    R19C26B.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_82
ROUTE         1     0.000    R19C26B.FCO to    R19C26C.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_10
FCITOFCO_D  ---     0.146    R19C26C.FCI to    R19C26C.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_81
ROUTE         1     0.000    R19C26C.FCO to    R19C26D.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_12
FCITOFCO_D  ---     0.146    R19C26D.FCI to    R19C26D.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_80
ROUTE         1     0.000    R19C26D.FCO to    R19C27A.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_14
FCITOF1_DE  ---     0.569    R19C27A.FCI to     R19C27A.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_79
ROUTE         1     1.180     R19C27A.F1 to     R19C24B.B0 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_i[16]
CTOF_DEL    ---     0.452     R19C24B.B0 to     R19C24B.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_475
ROUTE         1     0.610     R19C24B.F0 to     R19C24A.B1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_12
CTOF_DEL    ---     0.452     R19C24A.B1 to     R19C24A.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_245
ROUTE         2     0.890     R19C24A.F1 to     R19C23C.B1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_14
CTOF_DEL    ---     0.452     R19C23C.B1 to     R19C23C.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_247
ROUTE         1     0.570     R19C23C.F1 to     R19C23C.CE u_BYTE_PACKETIZER/u_packetheader/un15_lpkt_cnt_En_i (to byte_clk)
                  --------
                    9.144   (45.0% logic, 55.0% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_95:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.675    LPLL.CLKOS2 to    R21C25B.CLK byte_clk
                  --------
                    1.675   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_247:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.711    LPLL.CLKOS2 to    R19C23C.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.994ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt[1]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt_En  (to byte_clk +)

   Delay:               9.126ns  (39.9% logic, 60.1% route), 7 logic levels.

 Constraint Details:

      9.126ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_95 to u_BYTE_PACKETIZER/u_packetheader/SLICE_247 meets
     13.333ns delay constraint less
     -0.036ns skew and
      0.249ns CE_SET requirement (totaling 13.120ns) by 3.994ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_95 to u_BYTE_PACKETIZER/u_packetheader/SLICE_247:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C25B.CLK to     R21C25B.Q0 u_BYTE_PACKETIZER/u_packetheader/SLICE_95 (from byte_clk)
ROUTE         2     1.779     R21C25B.Q0 to     R19C25B.B0 u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt[1]
C0TOFCO_DE  ---     0.905     R19C25B.B0 to    R19C25B.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_86
ROUTE         1     0.000    R19C25B.FCO to    R19C25C.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_2
FCITOF0_DE  ---     0.517    R19C25C.FCI to     R19C25C.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_85
ROUTE         1     1.254     R19C25C.F0 to     R19C24B.B1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_3
CTOF_DEL    ---     0.452     R19C24B.B1 to     R19C24B.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_475
ROUTE         1     0.384     R19C24B.F1 to     R19C24B.C0 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_8
CTOF_DEL    ---     0.452     R19C24B.C0 to     R19C24B.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_475
ROUTE         1     0.610     R19C24B.F0 to     R19C24A.B1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_12
CTOF_DEL    ---     0.452     R19C24A.B1 to     R19C24A.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_245
ROUTE         2     0.890     R19C24A.F1 to     R19C23C.B1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_14
CTOF_DEL    ---     0.452     R19C23C.B1 to     R19C23C.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_247
ROUTE         1     0.570     R19C23C.F1 to     R19C23C.CE u_BYTE_PACKETIZER/u_packetheader/un15_lpkt_cnt_En_i (to byte_clk)
                  --------
                    9.126   (39.9% logic, 60.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_95:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.675    LPLL.CLKOS2 to    R21C25B.CLK byte_clk
                  --------
                    1.675   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_247:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.711    LPLL.CLKOS2 to    R19C23C.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.043ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/q_wc[1]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt_En  (to byte_clk +)

   Delay:               9.041ns  (48.6% logic, 51.4% route), 13 logic levels.

 Constraint Details:

      9.041ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_68 to u_BYTE_PACKETIZER/u_packetheader/SLICE_247 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 13.084ns) by 4.043ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_68 to u_BYTE_PACKETIZER/u_packetheader/SLICE_247:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C27A.CLK to     R17C27A.Q1 u_BYTE_PACKETIZER/u_packetheader/SLICE_68 (from byte_clk)
ROUTE         6     1.628     R17C27A.Q1 to     R19C25A.A1 u_BYTE_PACKETIZER/u_packetheader/q_wc[1]
C1TOFCO_DE  ---     0.786     R19C25A.A1 to    R19C25A.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_87
ROUTE         1     0.000    R19C25A.FCO to    R19C25B.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_0
FCITOFCO_D  ---     0.146    R19C25B.FCI to    R19C25B.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_86
ROUTE         1     0.000    R19C25B.FCO to    R19C25C.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_2
FCITOFCO_D  ---     0.146    R19C25C.FCI to    R19C25C.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_85
ROUTE         1     0.000    R19C25C.FCO to    R19C25D.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_4
FCITOFCO_D  ---     0.146    R19C25D.FCI to    R19C25D.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_84
ROUTE         1     0.000    R19C25D.FCO to    R19C26A.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_6
FCITOFCO_D  ---     0.146    R19C26A.FCI to    R19C26A.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_83
ROUTE         1     0.000    R19C26A.FCO to    R19C26B.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_8
FCITOFCO_D  ---     0.146    R19C26B.FCI to    R19C26B.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_82
ROUTE         1     0.000    R19C26B.FCO to    R19C26C.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_10
FCITOFCO_D  ---     0.146    R19C26C.FCI to    R19C26C.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_81
ROUTE         1     0.000    R19C26C.FCO to    R19C26D.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_12
FCITOF0_DE  ---     0.517    R19C26D.FCI to     R19C26D.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_80
ROUTE         1     0.563     R19C26D.F0 to     R19C24B.D1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_13
CTOF_DEL    ---     0.452     R19C24B.D1 to     R19C24B.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_475
ROUTE         1     0.384     R19C24B.F1 to     R19C24B.C0 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_8
CTOF_DEL    ---     0.452     R19C24B.C0 to     R19C24B.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_475
ROUTE         1     0.610     R19C24B.F0 to     R19C24A.B1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_12
CTOF_DEL    ---     0.452     R19C24A.B1 to     R19C24A.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_245
ROUTE         2     0.890     R19C24A.F1 to     R19C23C.B1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_14
CTOF_DEL    ---     0.452     R19C23C.B1 to     R19C23C.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_247
ROUTE         1     0.570     R19C23C.F1 to     R19C23C.CE u_BYTE_PACKETIZER/u_packetheader/un15_lpkt_cnt_En_i (to byte_clk)
                  --------
                    9.041   (48.6% logic, 51.4% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.711    LPLL.CLKOS2 to    R17C27A.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_247:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.711    LPLL.CLKOS2 to    R19C23C.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.064ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/q_wc[1]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt_En  (to byte_clk +)

   Delay:               9.020ns  (45.9% logic, 54.1% route), 13 logic levels.

 Constraint Details:

      9.020ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_68 to u_BYTE_PACKETIZER/u_packetheader/SLICE_247 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 13.084ns) by 4.064ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_68 to u_BYTE_PACKETIZER/u_packetheader/SLICE_247:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C27A.CLK to     R17C27A.Q1 u_BYTE_PACKETIZER/u_packetheader/SLICE_68 (from byte_clk)
ROUTE         6     1.628     R17C27A.Q1 to     R19C25A.A1 u_BYTE_PACKETIZER/u_packetheader/q_wc[1]
C1TOFCO_DE  ---     0.786     R19C25A.A1 to    R19C25A.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_87
ROUTE         1     0.000    R19C25A.FCO to    R19C25B.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_0
FCITOFCO_D  ---     0.146    R19C25B.FCI to    R19C25B.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_86
ROUTE         1     0.000    R19C25B.FCO to    R19C25C.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_2
FCITOFCO_D  ---     0.146    R19C25C.FCI to    R19C25C.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_85
ROUTE         1     0.000    R19C25C.FCO to    R19C25D.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_4
FCITOFCO_D  ---     0.146    R19C25D.FCI to    R19C25D.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_84
ROUTE         1     0.000    R19C25D.FCO to    R19C26A.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_6
FCITOFCO_D  ---     0.146    R19C26A.FCI to    R19C26A.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_83
ROUTE         1     0.000    R19C26A.FCO to    R19C26B.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_8
FCITOFCO_D  ---     0.146    R19C26B.FCI to    R19C26B.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_82
ROUTE         1     0.000    R19C26B.FCO to    R19C26C.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_10
FCITOFCO_D  ---     0.146    R19C26C.FCI to    R19C26C.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_81
ROUTE         1     0.000    R19C26C.FCO to    R19C26D.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_12
FCITOFCO_D  ---     0.146    R19C26D.FCI to    R19C26D.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_80
ROUTE         1     0.000    R19C26D.FCO to    R19C27A.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_14
FCITOF1_DE  ---     0.569    R19C27A.FCI to     R19C27A.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_79
ROUTE         1     1.180     R19C27A.F1 to     R19C24B.B0 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_i[16]
CTOF_DEL    ---     0.452     R19C24B.B0 to     R19C24B.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_475
ROUTE         1     0.610     R19C24B.F0 to     R19C24A.B1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_12
CTOF_DEL    ---     0.452     R19C24A.B1 to     R19C24A.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_245
ROUTE         2     0.890     R19C24A.F1 to     R19C23C.B1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_14
CTOF_DEL    ---     0.452     R19C23C.B1 to     R19C23C.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_247
ROUTE         1     0.570     R19C23C.F1 to     R19C23C.CE u_BYTE_PACKETIZER/u_packetheader/un15_lpkt_cnt_En_i (to byte_clk)
                  --------
                    9.020   (45.9% logic, 54.1% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.711    LPLL.CLKOS2 to    R17C27A.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_247:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.711    LPLL.CLKOS2 to    R19C23C.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.082ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/q_wc[1]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt_En  (to byte_clk +)

   Delay:               9.002ns  (40.7% logic, 59.3% route), 8 logic levels.

 Constraint Details:

      9.002ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_68 to u_BYTE_PACKETIZER/u_packetheader/SLICE_247 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 13.084ns) by 4.082ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_68 to u_BYTE_PACKETIZER/u_packetheader/SLICE_247:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C27A.CLK to     R17C27A.Q1 u_BYTE_PACKETIZER/u_packetheader/SLICE_68 (from byte_clk)
ROUTE         6     1.628     R17C27A.Q1 to     R19C25A.A1 u_BYTE_PACKETIZER/u_packetheader/q_wc[1]
C1TOFCO_DE  ---     0.786     R19C25A.A1 to    R19C25A.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_87
ROUTE         1     0.000    R19C25A.FCO to    R19C25B.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_0
FCITOFCO_D  ---     0.146    R19C25B.FCI to    R19C25B.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_86
ROUTE         1     0.000    R19C25B.FCO to    R19C25C.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_2
FCITOF0_DE  ---     0.517    R19C25C.FCI to     R19C25C.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_85
ROUTE         1     1.254     R19C25C.F0 to     R19C24B.B1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_3
CTOF_DEL    ---     0.452     R19C24B.B1 to     R19C24B.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_475
ROUTE         1     0.384     R19C24B.F1 to     R19C24B.C0 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_8
CTOF_DEL    ---     0.452     R19C24B.C0 to     R19C24B.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_475
ROUTE         1     0.610     R19C24B.F0 to     R19C24A.B1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_12
CTOF_DEL    ---     0.452     R19C24A.B1 to     R19C24A.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_245
ROUTE         2     0.890     R19C24A.F1 to     R19C23C.B1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_14
CTOF_DEL    ---     0.452     R19C23C.B1 to     R19C23C.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_247
ROUTE         1     0.570     R19C23C.F1 to     R19C23C.CE u_BYTE_PACKETIZER/u_packetheader/un15_lpkt_cnt_En_i (to byte_clk)
                  --------
                    9.002   (40.7% logic, 59.3% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.711    LPLL.CLKOS2 to    R17C27A.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_247:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.711    LPLL.CLKOS2 to    R19C23C.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.088ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt[0]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt_En  (to byte_clk +)

   Delay:               9.032ns  (41.2% logic, 58.8% route), 8 logic levels.

 Constraint Details:

      9.032ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_64 to u_BYTE_PACKETIZER/u_packetheader/SLICE_247 meets
     13.333ns delay constraint less
     -0.036ns skew and
      0.249ns CE_SET requirement (totaling 13.120ns) by 4.088ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_64 to u_BYTE_PACKETIZER/u_packetheader/SLICE_247:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C25A.CLK to     R21C25A.Q1 u_BYTE_PACKETIZER/u_packetheader/SLICE_64 (from byte_clk)
ROUTE         3     1.987     R21C25A.Q1 to     R19C25A.B1 u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt[0]
C1TOFCO_DE  ---     0.786     R19C25A.B1 to    R19C25A.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_87
ROUTE         1     0.000    R19C25A.FCO to    R19C25B.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_0
FCITOFCO_D  ---     0.146    R19C25B.FCI to    R19C25B.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_86
ROUTE         1     0.000    R19C25B.FCO to    R19C25C.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_2
FCITOF1_DE  ---     0.569    R19C25C.FCI to     R19C25C.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_85
ROUTE         1     0.873     R19C25C.F1 to     R19C24B.A1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_4
CTOF_DEL    ---     0.452     R19C24B.A1 to     R19C24B.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_475
ROUTE         1     0.384     R19C24B.F1 to     R19C24B.C0 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_8
CTOF_DEL    ---     0.452     R19C24B.C0 to     R19C24B.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_475
ROUTE         1     0.610     R19C24B.F0 to     R19C24A.B1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_12
CTOF_DEL    ---     0.452     R19C24A.B1 to     R19C24A.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_245
ROUTE         2     0.890     R19C24A.F1 to     R19C23C.B1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_14
CTOF_DEL    ---     0.452     R19C23C.B1 to     R19C23C.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_247
ROUTE         1     0.570     R19C23C.F1 to     R19C23C.CE u_BYTE_PACKETIZER/u_packetheader/un15_lpkt_cnt_En_i (to byte_clk)
                  --------
                    9.032   (41.2% logic, 58.8% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.675    LPLL.CLKOS2 to    R21C25A.CLK byte_clk
                  --------
                    1.675   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_247:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.711    LPLL.CLKOS2 to    R19C23C.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

Report:  104.026MHz is the maximum frequency for this preference.


================================================================================
Internal Preference: Timing Rule Check
            3 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
This section of the Trace report will identify any inherent timing rule violations
in the design. These rules may be affected by other preferences.


Passed: D0_MGIOL meets CLK to ECLK skew range from -6.576ns to 6.691ns

   Max skew of 2.062ns meets timing requirement of 6.691ns by 4.629ns

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.223         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.884       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.733    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.517     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.874 TCLKDIV1.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    6.588   (24.0% logic, 76.0% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.755     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.755     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.223         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.884       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.733    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.517     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.169 *LKSYNC1.ECLKO to  IOL_T16A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    4.526   (27.0% logic, 73.0% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.755     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.755     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of 1.832ns meets timing requirement of -6.576ns by 8.408ns

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.343  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.678 TCLKDIV1.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    6.739   (25.4% logic, 74.6% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.189 *LKSYNC1.ECLKO to  IOL_T16A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    4.907   (28.0% logic, 72.0% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: D1_MGIOL meets CLK to ECLK skew range from -6.576ns to 6.691ns

   Max skew of 2.062ns meets timing requirement of 6.691ns by 4.629ns

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.223         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.884       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.733    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.517     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.874 TCLKDIV1.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    6.588   (24.0% logic, 76.0% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.755     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.755     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.223         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.884       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.733    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.517     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.169 *LKSYNC1.ECLKO to  IOL_T14A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    4.526   (27.0% logic, 73.0% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.755     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.755     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of 1.832ns meets timing requirement of -6.576ns by 8.408ns

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.343  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.678 TCLKDIV1.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    6.739   (25.4% logic, 74.6% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.189 *LKSYNC1.ECLKO to  IOL_T14A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    4.907   (28.0% logic, 72.0% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: DCK_MGIOL meets CLK to ECLK skew range from -6.576ns to 6.691ns

   Max skew of 1.255ns meets timing requirement of 6.691ns by 5.436ns

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.223         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.884       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.733    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.874 TCLKDIV1.CDIVX to   IOL_T21A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkc)
                  --------
                    6.614   (23.9% logic, 76.1% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.755     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.755     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.223         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.884       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.733    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OS_DE  ---     0.833      LPLL.CLKI to     LPLL.CLKOS u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         1     0.517     LPLL.CLKOS to *LKSYNC0.ECLKI CLKOS
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA
ROUTE         1     0.169 *LKSYNC0.ECLKO to  IOL_T21A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkc
                  --------
                    5.359   (38.4% logic, 61.6% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.755     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.755     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of 0.973ns meets timing requirement of -6.576ns by 7.549ns

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.517     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.343  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.678 TCLKDIV1.CDIVX to   IOL_T21A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkc)
                  --------
                    6.713   (25.5% logic, 74.5% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OS_DE  ---     0.833      LPLL.CLKI to     LPLL.CLKOS u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         1     0.543     LPLL.CLKOS to *LKSYNC0.ECLKI CLKOS
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA
ROUTE         1     0.189 *LKSYNC0.ECLKO to  IOL_T21A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkc
                  --------
                    5.740   (38.4% logic, 61.6% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


================================================================================
Internal Preference: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;
            766 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 4.057ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[2]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              10.175ns  (23.8% logic, 76.2% route), 5 logic levels.

 Constraint Details:

     10.175ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_59 to D1_MGIOL meets
     13.333ns delay constraint less
     -1.063ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.232ns) by 4.057ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_59 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C16B.CLK to     R11C16B.Q1 u_LP_HS_DELAY_CNTRL/SLICE_59 (from byte_clk)
ROUTE        21     1.269     R11C16B.Q1 to     R10C17C.B0 u_LP_HS_DELAY_CNTRL/tmp1[2]
CTOF_DEL    ---     0.452     R10C17C.B0 to     R10C17C.F0 SLICE_514
ROUTE        64     2.064     R10C17C.F0 to     R11C17A.D0 u_LP_HS_DELAY_CNTRL/tmp3[3]
CTOF_DEL    ---     0.452     R11C17A.D0 to     R11C17A.F0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1/SLICE_139
ROUTE         1     0.678     R11C17A.F0 to     R11C19D.C0 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_7
CTOOFX_DEL  ---     0.661     R11C19D.C0 to   R11C19D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1_RNIBGHI4/SLICE_389
ROUTE         1     1.180   R11C19D.OFX0 to     R11C21B.B1 w_byte_D1_a[0]
CTOF_DEL    ---     0.452     R11C21B.B1 to     R11C21B.F1 DataSPDT/SLICE_531
ROUTE         1     2.558     R11C21B.F1 to  IOL_T14A.TXD0 byte_D1_out[0] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   10.175   (23.8% logic, 76.2% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       212     1.711    LPLL.CLKOS2 to    R11C16B.CLK byte_clk
                  --------
                    5.886   (23.3% logic, 76.7% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.874 TCLKDIV1.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.949   (24.9% logic, 75.1% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 4.319ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[3]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               9.913ns  (24.5% logic, 75.5% route), 5 logic levels.

 Constraint Details:

      9.913ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_58 to D1_MGIOL meets
     13.333ns delay constraint less
     -1.063ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.232ns) by 4.319ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_58 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C16C.CLK to     R11C16C.Q0 u_LP_HS_DELAY_CNTRL/SLICE_58 (from byte_clk)
ROUTE        20     1.007     R11C16C.Q0 to     R10C17C.C0 u_LP_HS_DELAY_CNTRL/tmp1[3]
CTOF_DEL    ---     0.452     R10C17C.C0 to     R10C17C.F0 SLICE_514
ROUTE        64     2.064     R10C17C.F0 to     R11C17A.D0 u_LP_HS_DELAY_CNTRL/tmp3[3]
CTOF_DEL    ---     0.452     R11C17A.D0 to     R11C17A.F0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1/SLICE_139
ROUTE         1     0.678     R11C17A.F0 to     R11C19D.C0 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_7
CTOOFX_DEL  ---     0.661     R11C19D.C0 to   R11C19D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1_RNIBGHI4/SLICE_389
ROUTE         1     1.180   R11C19D.OFX0 to     R11C21B.B1 w_byte_D1_a[0]
CTOF_DEL    ---     0.452     R11C21B.B1 to     R11C21B.F1 DataSPDT/SLICE_531
ROUTE         1     2.558     R11C21B.F1 to  IOL_T14A.TXD0 byte_D1_out[0] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    9.913   (24.5% logic, 75.5% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_58:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       212     1.711    LPLL.CLKOS2 to    R11C16C.CLK byte_clk
                  --------
                    5.886   (23.3% logic, 76.7% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.874 TCLKDIV1.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.949   (24.9% logic, 75.1% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 4.337ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[2]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               9.895ns  (24.5% logic, 75.5% route), 5 logic levels.

 Constraint Details:

      9.895ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_59 to D1_MGIOL meets
     13.333ns delay constraint less
     -1.063ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.232ns) by 4.337ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_59 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C16B.CLK to     R11C16B.Q1 u_LP_HS_DELAY_CNTRL/SLICE_59 (from byte_clk)
ROUTE        21     1.269     R11C16B.Q1 to     R10C17C.B0 u_LP_HS_DELAY_CNTRL/tmp1[2]
CTOF_DEL    ---     0.452     R10C17C.B0 to     R10C17C.F0 SLICE_514
ROUTE        64     1.698     R10C17C.F0 to      R9C19A.D0 u_LP_HS_DELAY_CNTRL/tmp3[3]
CTOF_DEL    ---     0.452      R9C19A.D0 to      R9C19A.F0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_2/SLICE_136
ROUTE         1     1.180      R9C19A.F0 to     R10C20D.B0 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_11
CTOOFX_DEL  ---     0.661     R10C20D.B0 to   R10C20D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_2_RNIMHNN4/SLICE_385
ROUTE         1     1.835   R10C20D.OFX0 to      R6C16B.D1 w_byte_D1_a[4]
CTOF_DEL    ---     0.452      R6C16B.D1 to      R6C16B.F1 DataSPDT/SLICE_535
ROUTE         1     1.487      R6C16B.F1 to  IOL_T14A.TXD4 byte_D1_out[4] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    9.895   (24.5% logic, 75.5% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       212     1.711    LPLL.CLKOS2 to    R11C16B.CLK byte_clk
                  --------
                    5.886   (23.3% logic, 76.7% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.874 TCLKDIV1.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.949   (24.9% logic, 75.1% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 4.443ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               9.789ns  (24.8% logic, 75.2% route), 5 logic levels.

 Constraint Details:

      9.789ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_59 to D1_MGIOL meets
     13.333ns delay constraint less
     -1.063ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.232ns) by 4.443ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_59 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C16B.CLK to     R11C16B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_59 (from byte_clk)
ROUTE        22     0.883     R11C16B.Q0 to     R10C17C.D0 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.452     R10C17C.D0 to     R10C17C.F0 SLICE_514
ROUTE        64     2.064     R10C17C.F0 to     R11C17A.D0 u_LP_HS_DELAY_CNTRL/tmp3[3]
CTOF_DEL    ---     0.452     R11C17A.D0 to     R11C17A.F0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1/SLICE_139
ROUTE         1     0.678     R11C17A.F0 to     R11C19D.C0 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_7
CTOOFX_DEL  ---     0.661     R11C19D.C0 to   R11C19D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1_RNIBGHI4/SLICE_389
ROUTE         1     1.180   R11C19D.OFX0 to     R11C21B.B1 w_byte_D1_a[0]
CTOF_DEL    ---     0.452     R11C21B.B1 to     R11C21B.F1 DataSPDT/SLICE_531
ROUTE         1     2.558     R11C21B.F1 to  IOL_T14A.TXD0 byte_D1_out[0] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    9.789   (24.8% logic, 75.2% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       212     1.711    LPLL.CLKOS2 to    R11C16B.CLK byte_clk
                  --------
                    5.886   (23.3% logic, 76.7% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.874 TCLKDIV1.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.949   (24.9% logic, 75.1% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 4.479ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[2]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               9.753ns  (24.9% logic, 75.1% route), 5 logic levels.

 Constraint Details:

      9.753ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_59 to D1_MGIOL meets
     13.333ns delay constraint less
     -1.063ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.232ns) by 4.479ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_59 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C16B.CLK to     R11C16B.Q1 u_LP_HS_DELAY_CNTRL/SLICE_59 (from byte_clk)
ROUTE        21     1.269     R11C16B.Q1 to     R10C17C.B1 u_LP_HS_DELAY_CNTRL/tmp1[2]
CTOF_DEL    ---     0.452     R10C17C.B1 to     R10C17C.F1 SLICE_514
ROUTE        64     1.469     R10C17C.F1 to     R11C18A.C0 u_LP_HS_DELAY_CNTRL/tmp3[2]
CTOF_DEL    ---     0.452     R11C18A.C0 to     R11C18A.F0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_9/SLICE_115
ROUTE         1     0.851     R11C18A.F0 to     R11C19D.A0 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_39
CTOOFX_DEL  ---     0.661     R11C19D.A0 to   R11C19D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1_RNIBGHI4/SLICE_389
ROUTE         1     1.180   R11C19D.OFX0 to     R11C21B.B1 w_byte_D1_a[0]
CTOF_DEL    ---     0.452     R11C21B.B1 to     R11C21B.F1 DataSPDT/SLICE_531
ROUTE         1     2.558     R11C21B.F1 to  IOL_T14A.TXD0 byte_D1_out[0] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    9.753   (24.9% logic, 75.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       212     1.711    LPLL.CLKOS2 to    R11C16B.CLK byte_clk
                  --------
                    5.886   (23.3% logic, 76.7% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.874 TCLKDIV1.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.949   (24.9% logic, 75.1% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 4.480ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[2]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               9.752ns  (24.9% logic, 75.1% route), 5 logic levels.

 Constraint Details:

      9.752ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_59 to D0_MGIOL meets
     13.333ns delay constraint less
     -1.063ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.232ns) by 4.480ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_59 to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C16B.CLK to     R11C16B.Q1 u_LP_HS_DELAY_CNTRL/SLICE_59 (from byte_clk)
ROUTE        21     1.269     R11C16B.Q1 to     R10C17C.B0 u_LP_HS_DELAY_CNTRL/tmp1[2]
CTOF_DEL    ---     0.452     R10C17C.B0 to     R10C17C.F0 SLICE_514
ROUTE        64     1.662     R10C17C.F0 to      R8C20A.D1 u_LP_HS_DELAY_CNTRL/tmp3[3]
CTOF_DEL    ---     0.452      R8C20A.D1 to      R8C20A.F1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_3/SLICE_133
ROUTE         1     1.057      R8C20A.F1 to      R9C18D.C1 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_16
CTOOFX_DEL  ---     0.661      R9C18D.C1 to    R9C18D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_3_RNILCPL4_0/SLICE_380
ROUTE         1     1.028    R9C18D.OFX0 to     R15C19B.D1 w_byte_D0_a[1]
CTOF_DEL    ---     0.452     R15C19B.D1 to     R15C19B.F1 SLICE_354
ROUTE         1     2.310     R15C19B.F1 to  IOL_T16A.TXD1 byte_D0_out[1] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    9.752   (24.9% logic, 75.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       212     1.711    LPLL.CLKOS2 to    R11C16B.CLK byte_clk
                  --------
                    5.886   (23.3% logic, 76.7% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.874 TCLKDIV1.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.949   (24.9% logic, 75.1% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 4.557ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[2]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               9.675ns  (25.1% logic, 74.9% route), 5 logic levels.

 Constraint Details:

      9.675ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_59 to D1_MGIOL meets
     13.333ns delay constraint less
     -1.063ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.232ns) by 4.557ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_59 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C16B.CLK to     R11C16B.Q1 u_LP_HS_DELAY_CNTRL/SLICE_59 (from byte_clk)
ROUTE        21     1.269     R11C16B.Q1 to     R10C17C.B0 u_LP_HS_DELAY_CNTRL/tmp1[2]
CTOF_DEL    ---     0.452     R10C17C.B0 to     R10C17C.F0 SLICE_514
ROUTE        64     1.663     R10C17C.F0 to     R11C20A.D0 u_LP_HS_DELAY_CNTRL/tmp3[3]
CTOF_DEL    ---     0.452     R11C20A.D0 to     R11C20A.F0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_5/SLICE_127
ROUTE         1     0.579     R11C20A.F0 to     R11C19D.A1 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_23
CTOOFX_DEL  ---     0.661     R11C19D.A1 to   R11C19D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1_RNIBGHI4/SLICE_389
ROUTE         1     1.180   R11C19D.OFX0 to     R11C21B.B1 w_byte_D1_a[0]
CTOF_DEL    ---     0.452     R11C21B.B1 to     R11C21B.F1 DataSPDT/SLICE_531
ROUTE         1     2.558     R11C21B.F1 to  IOL_T14A.TXD0 byte_D1_out[0] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    9.675   (25.1% logic, 74.9% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       212     1.711    LPLL.CLKOS2 to    R11C16B.CLK byte_clk
                  --------
                    5.886   (23.3% logic, 76.7% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.874 TCLKDIV1.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.949   (24.9% logic, 75.1% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 4.560ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[2]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               9.672ns  (25.1% logic, 74.9% route), 5 logic levels.

 Constraint Details:

      9.672ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_59 to D1_MGIOL meets
     13.333ns delay constraint less
     -1.063ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.232ns) by 4.560ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_59 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C16B.CLK to     R11C16B.Q1 u_LP_HS_DELAY_CNTRL/SLICE_59 (from byte_clk)
ROUTE        21     1.269     R11C16B.Q1 to     R10C17C.B0 u_LP_HS_DELAY_CNTRL/tmp1[2]
CTOF_DEL    ---     0.452     R10C17C.B0 to     R10C17C.F0 SLICE_514
ROUTE        64     1.388     R10C17C.F0 to     R11C18A.D0 u_LP_HS_DELAY_CNTRL/tmp3[3]
CTOF_DEL    ---     0.452     R11C18A.D0 to     R11C18A.F0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_9/SLICE_115
ROUTE         1     0.851     R11C18A.F0 to     R11C19D.A0 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_39
CTOOFX_DEL  ---     0.661     R11C19D.A0 to   R11C19D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1_RNIBGHI4/SLICE_389
ROUTE         1     1.180   R11C19D.OFX0 to     R11C21B.B1 w_byte_D1_a[0]
CTOF_DEL    ---     0.452     R11C21B.B1 to     R11C21B.F1 DataSPDT/SLICE_531
ROUTE         1     2.558     R11C21B.F1 to  IOL_T14A.TXD0 byte_D1_out[0] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    9.672   (25.1% logic, 74.9% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       212     1.711    LPLL.CLKOS2 to    R11C16B.CLK byte_clk
                  --------
                    5.886   (23.3% logic, 76.7% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.874 TCLKDIV1.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.949   (24.9% logic, 75.1% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 4.582ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[2]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               9.650ns  (25.1% logic, 74.9% route), 5 logic levels.

 Constraint Details:

      9.650ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_59 to D1_MGIOL meets
     13.333ns delay constraint less
     -1.063ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.232ns) by 4.582ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_59 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C16B.CLK to     R11C16B.Q1 u_LP_HS_DELAY_CNTRL/SLICE_59 (from byte_clk)
ROUTE        21     1.269     R11C16B.Q1 to     R10C17C.B0 u_LP_HS_DELAY_CNTRL/tmp1[2]
CTOF_DEL    ---     0.452     R10C17C.B0 to     R10C17C.F0 SLICE_514
ROUTE        64     1.676     R10C17C.F0 to      R9C20A.D1 u_LP_HS_DELAY_CNTRL/tmp3[3]
CTOF_DEL    ---     0.452      R9C20A.D1 to      R9C20A.F1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_6/SLICE_124
ROUTE         1     1.304      R9C20A.F1 to     R10C19D.C1 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_28
CTOOFX_DEL  ---     0.661     R10C19D.C1 to   R10C19D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_2_RNIMHNN4_0/SLICE_384
ROUTE         1     1.571   R10C19D.OFX0 to      R5C16C.C1 w_byte_D1_a[5]
CTOF_DEL    ---     0.452      R5C16C.C1 to      R5C16C.F1 DataSPDT/SLICE_536
ROUTE         1     1.404      R5C16C.F1 to  IOL_T14A.TXD5 byte_D1_out[5] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    9.650   (25.1% logic, 74.9% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       212     1.711    LPLL.CLKOS2 to    R11C16B.CLK byte_clk
                  --------
                    5.886   (23.3% logic, 76.7% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.874 TCLKDIV1.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.949   (24.9% logic, 75.1% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 4.599ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[3]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               9.633ns  (25.2% logic, 74.8% route), 5 logic levels.

 Constraint Details:

      9.633ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_58 to D1_MGIOL meets
     13.333ns delay constraint less
     -1.063ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.232ns) by 4.599ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_58 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C16C.CLK to     R11C16C.Q0 u_LP_HS_DELAY_CNTRL/SLICE_58 (from byte_clk)
ROUTE        20     1.007     R11C16C.Q0 to     R10C17C.C0 u_LP_HS_DELAY_CNTRL/tmp1[3]
CTOF_DEL    ---     0.452     R10C17C.C0 to     R10C17C.F0 SLICE_514
ROUTE        64     1.698     R10C17C.F0 to      R9C19A.D0 u_LP_HS_DELAY_CNTRL/tmp3[3]
CTOF_DEL    ---     0.452      R9C19A.D0 to      R9C19A.F0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_2/SLICE_136
ROUTE         1     1.180      R9C19A.F0 to     R10C20D.B0 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_11
CTOOFX_DEL  ---     0.661     R10C20D.B0 to   R10C20D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_2_RNIMHNN4/SLICE_385
ROUTE         1     1.835   R10C20D.OFX0 to      R6C16B.D1 w_byte_D1_a[4]
CTOF_DEL    ---     0.452      R6C16B.D1 to      R6C16B.F1 DataSPDT/SLICE_535
ROUTE         1     1.487      R6C16B.F1 to  IOL_T14A.TXD4 byte_D1_out[4] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    9.633   (25.2% logic, 74.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_58:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       212     1.711    LPLL.CLKOS2 to    R11C16C.CLK byte_clk
                  --------
                    5.886   (23.3% logic, 76.7% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.874 TCLKDIV1.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.949   (24.9% logic, 75.1% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.886     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

Report:  107.805MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "i_clk_c" 12.000000 MHz ; |   12.000 MHz|   49.873 MHz|   1  
                                        |             |             |
FREQUENCY NET "PIXCLK" 75.000000 MHz ;  |   75.000 MHz|  107.446 MHz|  10  
                                        |             |             |
FREQUENCY NET "w_CLK_20MHZ" 20.000000   |             |             |
MHz ;                                   |   20.000 MHz|   29.709 MHz|   4  
                                        |             |             |
FREQUENCY NET "w_CLK_100MHZ" 100.000000 |             |             |
MHz ;                                   |  100.000 MHz|  117.786 MHz|   6  
                                        |             |             |
FREQUENCY NET "PLL_12_24_100_mod/CLKOP" |             |             |
24.000000 MHz ;                         |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "CLKOP" 300.000000 MHz ;  |  300.000 MHz|  450.045 MHz|   0  
                                        |             |             |
FREQUENCY NET "CLKOS" 300.000000 MHz ;  |  300.000 MHz|  450.045 MHz|   0  
                                        |             |             |
FREQUENCY NET "byte_clk" 75.000000 MHz  |             |             |
;                                       |   75.000 MHz|  104.026 MHz|  13  
                                        |             |             |
Timing Rule Check                       |            -|            -|   0  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_DPHY_TX_INST/u_oDDRx4/sclk"          |             |             |
75.000000 MHz ;                         |   75.000 MHz|  107.805 MHz|   5  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 28 clocks:

Clock Domain: w_CLK_20MHZ   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS2   Loads: 35
   Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;

   Data transfers from:
   Clock Domain: w_CLK_100MHZ   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 2

   Clock Domain: Serial_busP/un1_rst_9   Source: Serial_busP/SLICE_495.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busP/un1_rst_8   Source: Serial_busP/SLICE_494.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busP/un1_rst_7   Source: Serial_busP/SLICE_493.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busP/un1_rst_5   Source: Serial_busP/SLICE_491.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busP/un1_rst_2   Source: Serial_busP/SLICE_498.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busN/un1_rst_9_0   Source: Serial_busN/SLICE_488.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busN/un1_rst_8_0   Source: Serial_busN/SLICE_487.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busN/un1_rst_7_0   Source: Serial_busN/SLICE_486.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busN/un1_rst_5_0   Source: Serial_busN/SLICE_484.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

Clock Domain: w_CLK_100MHZ   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS   Loads: 17
   Covered under: FREQUENCY NET "w_CLK_100MHZ" 100.000000 MHz ;

   Data transfers from:
   Clock Domain: w_CLK_20MHZ   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS2
      Covered under: FREQUENCY NET "w_CLK_100MHZ" 100.000000 MHz ;   Transfers: 6

   Clock Domain: Serial_busP/un1_rst_2   Source: Serial_busP/SLICE_498.F0
      Covered under: FREQUENCY NET "w_CLK_100MHZ" 100.000000 MHz ;   Transfers: 1

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX   Loads: 5
   Covered under: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;

   Data transfers from:
   Clock Domain: i_clk_c   Source: i_clk.PAD
      Covered under: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;   Transfers: 1

   Clock Domain: byte_clk   Source: u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOS2
      Covered under: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;   Transfers: 71

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/eclkd   Source: u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA.ECLKO   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX
      Covered under: Timing Rule Check   Transfers: 2

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/eclkc   Source: u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA.ECLKO   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: i_clk_c   Source: i_clk.PAD   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: w_CLK_100MHZ   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "i_clk_c" 12.000000 MHz ;   Transfers: 1

Clock Domain: byte_clk   Source: u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOS2   Loads: 212
   Covered under: FREQUENCY NET "byte_clk" 75.000000 MHz ;

   Data transfers from:
   Clock Domain: PIXCLK   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS3
      Covered under: FREQUENCY NET "byte_clk" 75.000000 MHz ;   Transfers: 3

Clock Domain: Serial_busP/un1_rst_9   Source: Serial_busP/SLICE_495.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_8   Source: Serial_busP/SLICE_494.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_7   Source: Serial_busP/SLICE_493.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_6   Source: Serial_busP/SLICE_492.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_5   Source: Serial_busP/SLICE_491.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_2   Source: Serial_busP/SLICE_498.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_11   Source: Serial_busP/SLICE_497.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_10   Source: Serial_busP/SLICE_496.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_1   Source: Serial_busP/SLICE_490.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_9_0   Source: Serial_busN/SLICE_488.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_8_0   Source: Serial_busN/SLICE_487.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_7_0   Source: Serial_busN/SLICE_486.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_6_0   Source: Serial_busN/SLICE_485.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_5_0   Source: Serial_busN/SLICE_484.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_1_0   Source: Serial_busN/SLICE_483.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_11_0   Source: Serial_busN/SLICE_489.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_10_0   Source: SLICE_540.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: PLL_12_24_100_mod/CLKOP   Source: PLL_12_24_100_mod/PLLInst_0.CLKOP   Loads: 1
   No transfer within this clock domain is found

Clock Domain: PIXCLK   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS3   Loads: 24
   Covered under: FREQUENCY NET "PIXCLK" 75.000000 MHz ;

   Data transfers from:
   Clock Domain: i_clk_c   Source: i_clk.PAD
      Covered under: FREQUENCY NET "PIXCLK" 75.000000 MHz ;   Transfers: 1

Clock Domain: CLKOS   Source: u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOS   Loads: 1
   No transfer within this clock domain is found

Clock Domain: CLKOP   Source: u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOP   Loads: 2
   No transfer within this clock domain is found


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 9380 paths, 11 nets, and 3966 connections (97.11% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Fri Feb 18 18:00:30 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o xo3l_verilog_xo3l_verilog.twr -gui -msgset C:/Users/Miguel Estrada/Documents/GitHub/project/xo3l/verilog/promote.xml xo3l_verilog_xo3l_verilog.ncd xo3l_verilog_xo3l_verilog.prf 
Design file:     xo3l_verilog_xo3l_verilog.ncd
Preference file: xo3l_verilog_xo3l_verilog.prf
Device,speed:    LCMXO3L-6900C,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

17 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "i_clk_c" 12.000000 MHz ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.238ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/r_init  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        r_globalRST  (to i_clk_c +)

   Delay:               0.403ns  (33.0% logic, 67.0% route), 1 logic levels.

 Constraint Details:

      0.403ns physical path delay Comand/SLICE_226 to SLICE_465 meets
      (delay constraint based on source clock period of 10.000ns and destination clock period of 83.333ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.131ns skew less
     -0.315ns feedback compensation requirement (totaling 0.165ns) by 0.238ns

 Physical Path Details:

      Data path Comand/SLICE_226 to SLICE_465:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C18B.CLK to     R14C18B.Q0 Comand/SLICE_226 (from w_CLK_100MHZ)
ROUTE        18     0.270     R14C18B.Q0 to     R14C20C.M0 o_test2_c (to i_clk_c)
                  --------
                    0.403   (33.0% logic, 67.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_226:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     0.707     RPLL.CLKOS to    R14C18B.CLK w_CLK_100MHZ
                  --------
                    1.540   (31.3% logic, 68.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.315     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to SLICE_465:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.927       C8.PADDI to    R14C20C.CLK i_clk_c
                  --------
                    1.409   (34.2% logic, 65.8% route), 1 logic levels.


================================================================================
Preference: FREQUENCY NET "PIXCLK" 75.000000 MHz ;
            699 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/linecnt[4]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[4]  (to PIXCLK +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay u_colorbar_gen/SLICE_3 to u_colorbar_gen/SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_3 to u_colorbar_gen/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C11C.CLK to     R15C11C.Q1 u_colorbar_gen/SLICE_3 (from PIXCLK)
ROUTE         5     0.132     R15C11C.Q1 to     R15C11C.A1 u_colorbar_gen/linecnt[4]
CTOF_DEL    ---     0.101     R15C11C.A1 to     R15C11C.F1 u_colorbar_gen/SLICE_3
ROUTE         1     0.000     R15C11C.F1 to    R15C11C.DI1 u_colorbar_gen/un2_linecnt[4] (to PIXCLK)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707    RPLL.CLKOS3 to    R15C11C.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707    RPLL.CLKOS3 to    R15C11C.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/pixcnt_fast[0]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/pixcnt_fast[0]  (to PIXCLK +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay u_colorbar_gen/SLICE_363 to u_colorbar_gen/SLICE_363 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_363 to u_colorbar_gen/SLICE_363:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C14D.CLK to     R17C14D.Q0 u_colorbar_gen/SLICE_363 (from PIXCLK)
ROUTE         2     0.132     R17C14D.Q0 to     R17C14D.A0 u_colorbar_gen/pixcnt_fast[0]
CTOF_DEL    ---     0.101     R17C14D.A0 to     R17C14D.F0 u_colorbar_gen/SLICE_363
ROUTE         1     0.000     R17C14D.F0 to    R17C14D.DI0 u_colorbar_gen/pixcnt_fast_i[0] (to PIXCLK)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_363:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707    RPLL.CLKOS3 to    R17C14D.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_363:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707    RPLL.CLKOS3 to    R17C14D.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/linecnt[1]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[1]  (to PIXCLK +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay u_colorbar_gen/SLICE_4 to u_colorbar_gen/SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_4 to u_colorbar_gen/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C11B.CLK to     R15C11B.Q0 u_colorbar_gen/SLICE_4 (from PIXCLK)
ROUTE         4     0.132     R15C11B.Q0 to     R15C11B.A0 u_colorbar_gen/linecnt[1]
CTOF_DEL    ---     0.101     R15C11B.A0 to     R15C11B.F0 u_colorbar_gen/SLICE_4
ROUTE         1     0.000     R15C11B.F0 to    R15C11B.DI0 u_colorbar_gen/un2_linecnt[1] (to PIXCLK)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707    RPLL.CLKOS3 to    R15C11B.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707    RPLL.CLKOS3 to    R15C11B.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/pixcnt[0]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/pixcnt[0]  (to PIXCLK +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay u_colorbar_gen/SLICE_359 to u_colorbar_gen/SLICE_359 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_359 to u_colorbar_gen/SLICE_359:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C15D.CLK to     R17C15D.Q0 u_colorbar_gen/SLICE_359 (from PIXCLK)
ROUTE         3     0.133     R17C15D.Q0 to     R17C15D.A0 u_colorbar_gen/pixcnt[0]
CTOF_DEL    ---     0.101     R17C15D.A0 to     R17C15D.F0 u_colorbar_gen/SLICE_359
ROUTE         1     0.000     R17C15D.F0 to    R17C15D.DI0 u_colorbar_gen/pixcnt_i[0] (to PIXCLK)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_359:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707    RPLL.CLKOS3 to    R17C15D.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_359:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707    RPLL.CLKOS3 to    R17C15D.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/pixcnt[2]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/pixcnt[2]  (to PIXCLK +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay u_colorbar_gen/SLICE_10 to u_colorbar_gen/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_10 to u_colorbar_gen/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C15B.CLK to     R16C15B.Q1 u_colorbar_gen/SLICE_10 (from PIXCLK)
ROUTE         3     0.133     R16C15B.Q1 to     R16C15B.A1 u_colorbar_gen/pixcnt[2]
CTOF_DEL    ---     0.101     R16C15B.A1 to     R16C15B.F1 u_colorbar_gen/SLICE_10
ROUTE         1     0.000     R16C15B.F1 to    R16C15B.DI1 u_colorbar_gen/un7_pixcnt[2] (to PIXCLK)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707    RPLL.CLKOS3 to    R16C15B.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707    RPLL.CLKOS3 to    R16C15B.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/pixcnt[3]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/pixcnt[3]  (to PIXCLK +)

   Delay:               0.368ns  (63.6% logic, 36.4% route), 2 logic levels.

 Constraint Details:

      0.368ns physical path delay u_colorbar_gen/SLICE_9 to u_colorbar_gen/SLICE_9 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.381ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_9 to u_colorbar_gen/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C15C.CLK to     R16C15C.Q0 u_colorbar_gen/SLICE_9 (from PIXCLK)
ROUTE         3     0.132     R16C15C.Q0 to     R16C15C.A0 u_colorbar_gen/pixcnt[3]
CTOF_DEL    ---     0.101     R16C15C.A0 to     R16C15C.F0 u_colorbar_gen/SLICE_9
ROUTE         2     0.002     R16C15C.F0 to    R16C15C.DI0 u_colorbar_gen/un7_pixcnt[3] (to PIXCLK)
                  --------
                    0.368   (63.6% logic, 36.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707    RPLL.CLKOS3 to    R16C15C.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707    RPLL.CLKOS3 to    R16C15C.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/linecnt[8]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[8]  (to PIXCLK +)

   Delay:               0.368ns  (63.6% logic, 36.4% route), 2 logic levels.

 Constraint Details:

      0.368ns physical path delay u_colorbar_gen/SLICE_1 to u_colorbar_gen/SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.381ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_1 to u_colorbar_gen/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C12A.CLK to     R15C12A.Q1 u_colorbar_gen/SLICE_1 (from PIXCLK)
ROUTE         5     0.134     R15C12A.Q1 to     R15C12A.A1 u_colorbar_gen/linecnt[8]
CTOF_DEL    ---     0.101     R15C12A.A1 to     R15C12A.F1 u_colorbar_gen/SLICE_1
ROUTE         1     0.000     R15C12A.F1 to    R15C12A.DI1 u_colorbar_gen/un2_linecnt[8] (to PIXCLK)
                  --------
                    0.368   (63.6% logic, 36.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707    RPLL.CLKOS3 to    R15C12A.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707    RPLL.CLKOS3 to    R15C12A.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.382ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/pixcnt[7]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/pixcnt[7]  (to PIXCLK +)

   Delay:               0.369ns  (63.4% logic, 36.6% route), 2 logic levels.

 Constraint Details:

      0.369ns physical path delay u_colorbar_gen/SLICE_7 to u_colorbar_gen/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.382ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_7 to u_colorbar_gen/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C16A.CLK to     R16C16A.Q0 u_colorbar_gen/SLICE_7 (from PIXCLK)
ROUTE         4     0.133     R16C16A.Q0 to     R16C16A.A0 u_colorbar_gen/pixcnt[7]
CTOF_DEL    ---     0.101     R16C16A.A0 to     R16C16A.F0 u_colorbar_gen/SLICE_7
ROUTE         2     0.002     R16C16A.F0 to    R16C16A.DI0 u_colorbar_gen/un7_pixcnt[7] (to PIXCLK)
                  --------
                    0.369   (63.4% logic, 36.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707    RPLL.CLKOS3 to    R16C16A.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707    RPLL.CLKOS3 to    R16C16A.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.384ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/linecnt[8]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/vsync  (to PIXCLK +)

   Delay:               0.371ns  (63.1% logic, 36.9% route), 2 logic levels.

 Constraint Details:

      0.371ns physical path delay u_colorbar_gen/SLICE_1 to u_colorbar_gen/SLICE_211 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.384ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_1 to u_colorbar_gen/SLICE_211:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C12A.CLK to     R15C12A.Q1 u_colorbar_gen/SLICE_1 (from PIXCLK)
ROUTE         5     0.137     R15C12A.Q1 to     R15C12C.D0 u_colorbar_gen/linecnt[8]
CTOF_DEL    ---     0.101     R15C12C.D0 to     R15C12C.F0 u_colorbar_gen/SLICE_211
ROUTE         1     0.000     R15C12C.F0 to    R15C12C.DI0 u_colorbar_gen/vsync_2 (to PIXCLK)
                  --------
                    0.371   (63.1% logic, 36.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707    RPLL.CLKOS3 to    R15C12A.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_211:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707    RPLL.CLKOS3 to    R15C12C.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.453ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/lv  (from PIXCLK +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_15_8/pixel2byte_fifo_0_0(ASIC)  (to PIXCLK +)

   Delay:               0.520ns  (25.6% logic, 74.4% route), 1 logic levels.

 Constraint Details:

      0.520ns physical path delay u_colorbar_gen/SLICE_368 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_15_8/pixel2byte_fifo_0_0 meets
      0.013ns CE_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.067ns) by 0.453ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_368 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_15_8/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C14B.CLK to     R15C14B.Q0 u_colorbar_gen/SLICE_368 (from PIXCLK)
ROUTE         6     0.387     R15C14B.Q0 to  EBR_R20C13.WE w_de (to PIXCLK)
                  --------
                    0.520   (25.6% logic, 74.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707    RPLL.CLKOS3 to    R15C14B.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_15_8/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.761    RPLL.CLKOS3 to *R_R20C13.CLKW PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;
            2646 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.542ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Serial_busP/pars_3_.II_1  (from w_CLK_20MHZ +)
   Destination:    FF         Data in        Serial_busP/pars_3_.II_0  (to w_CLK_20MHZ +)

   Delay:               0.529ns  (63.3% logic, 36.7% route), 3 logic levels.

 Constraint Details:

      0.529ns physical path delay Serial_busP/SLICE_428 to Serial_busP/SLICE_192 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.542ns

 Physical Path Details:

      Data path Serial_busP/SLICE_428 to Serial_busP/SLICE_192:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R18C7C.CLK to      R18C7C.Q0 Serial_busP/SLICE_428 (from w_CLK_20MHZ)
ROUTE         1     0.134      R18C7C.Q0 to      R17C7A.D0 Serial_busP/o2_7
CTOF_DEL    ---     0.101      R17C7A.D0 to      R17C7A.F0 Serial_busP/SLICE_429
ROUTE         8     0.058      R17C7A.F0 to      R17C7B.D0 Serial_busP/pars[3]
CTOF_DEL    ---     0.101      R17C7B.D0 to      R17C7B.F0 Serial_busP/SLICE_192
ROUTE         2     0.002      R17C7B.F0 to     R17C7B.DI0 Serial_busP/un1_pars_11_axbxc3 (to w_CLK_20MHZ)
                  --------
                    0.529   (63.3% logic, 36.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busP/SLICE_428:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to     R18C7C.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busP/SLICE_192:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to     R17C7B.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.544ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Serial_busP/pars_3_.II_0  (from w_CLK_20MHZ +)
   Destination:    FF         Data in        Serial_busP/pars_3_.II_0  (to w_CLK_20MHZ +)

   Delay:               0.531ns  (63.1% logic, 36.9% route), 3 logic levels.

 Constraint Details:

      0.531ns physical path delay Serial_busP/SLICE_192 to Serial_busP/SLICE_192 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.544ns

 Physical Path Details:

      Data path Serial_busP/SLICE_192 to Serial_busP/SLICE_192:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R17C7B.CLK to      R17C7B.Q0 Serial_busP/SLICE_192 (from w_CLK_20MHZ)
ROUTE         1     0.136      R17C7B.Q0 to      R17C7A.C0 Serial_busP/o1_7
CTOF_DEL    ---     0.101      R17C7A.C0 to      R17C7A.F0 Serial_busP/SLICE_429
ROUTE         8     0.058      R17C7A.F0 to      R17C7B.D0 Serial_busP/pars[3]
CTOF_DEL    ---     0.101      R17C7B.D0 to      R17C7B.F0 Serial_busP/SLICE_192
ROUTE         2     0.002      R17C7B.F0 to     R17C7B.DI0 Serial_busP/un1_pars_11_axbxc3 (to w_CLK_20MHZ)
                  --------
                    0.531   (63.1% logic, 36.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busP/SLICE_192:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to     R17C7B.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busP/SLICE_192:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to     R17C7B.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.545ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Serial_busP/eocd.II_0  (from w_CLK_20MHZ +)
   Destination:    FF         Data in        Serial_busP/eocd.II_0  (to w_CLK_20MHZ +)

   Delay:               0.532ns  (63.0% logic, 37.0% route), 3 logic levels.

 Constraint Details:

      0.532ns physical path delay Serial_busP/SLICE_188 to Serial_busP/SLICE_188 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.545ns

 Physical Path Details:

      Data path Serial_busP/SLICE_188 to Serial_busP/SLICE_188:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R16C8D.CLK to      R16C8D.Q0 Serial_busP/SLICE_188 (from w_CLK_20MHZ)
ROUTE         1     0.136      R16C8D.Q0 to      R16C8D.C1 Serial_busP/o1_3
CTOF_DEL    ---     0.101      R16C8D.C1 to      R16C8D.F1 Serial_busP/SLICE_188
ROUTE         4     0.059      R16C8D.F1 to      R16C8D.C0 w_eoc
CTOF_DEL    ---     0.101      R16C8D.C0 to      R16C8D.F0 Serial_busP/SLICE_188
ROUTE         2     0.002      R16C8D.F0 to     R16C8D.DI0 Serial_busP/fb (to w_CLK_20MHZ)
                  --------
                    0.532   (63.0% logic, 37.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busP/SLICE_188:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to     R16C8D.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busP/SLICE_188:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to     R16C8D.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.545ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Serial_busN/pars_0_.II_0  (from w_CLK_20MHZ +)
   Destination:    FF         Data in        Serial_busN/pars_0_.II_0  (to w_CLK_20MHZ +)

   Delay:               0.532ns  (63.0% logic, 37.0% route), 3 logic levels.

 Constraint Details:

      0.532ns physical path delay Serial_busN/SLICE_161 to Serial_busN/SLICE_161 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.545ns

 Physical Path Details:

      Data path Serial_busN/SLICE_161 to Serial_busN/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R21C6D.CLK to      R21C6D.Q0 Serial_busN/SLICE_161 (from w_CLK_20MHZ)
ROUTE         2     0.135      R21C6D.Q0 to      R21C6D.D1 Serial_busN/o1_0
CTOF_DEL    ---     0.101      R21C6D.D1 to      R21C6D.F1 Serial_busN/SLICE_161
ROUTE        20     0.060      R21C6D.F1 to      R21C6D.C0 Serial_busN/pars[0]
CTOF_DEL    ---     0.101      R21C6D.C0 to      R21C6D.F0 Serial_busN/SLICE_161
ROUTE         2     0.002      R21C6D.F0 to     R21C6D.DI0 Serial_busN/un1_pars_11_axbxc0_0 (to w_CLK_20MHZ)
                  --------
                    0.532   (63.0% logic, 37.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busN/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.689    RPLL.CLKOS2 to     R21C6D.CLK w_CLK_20MHZ
                  --------
                    0.689   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busN/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.689    RPLL.CLKOS2 to     R21C6D.CLK w_CLK_20MHZ
                  --------
                    0.689   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.547ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Serial_busP/pars_0_.II_0  (from w_CLK_20MHZ +)
   Destination:    FF         Data in        Serial_busP/pars_2_.II_0  (to w_CLK_20MHZ +)

   Delay:               0.534ns  (62.7% logic, 37.3% route), 3 logic levels.

 Constraint Details:

      0.534ns physical path delay Serial_busP/SLICE_185 to Serial_busP/SLICE_186 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.547ns

 Physical Path Details:

      Data path Serial_busP/SLICE_185 to Serial_busP/SLICE_186:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R18C7B.CLK to      R18C7B.Q0 Serial_busP/SLICE_185 (from w_CLK_20MHZ)
ROUTE         2     0.139      R18C7B.Q0 to      R17C7B.C1 Serial_busP/o1_0
CTOF_DEL    ---     0.101      R17C7B.C1 to      R17C7B.F1 Serial_busP/SLICE_192
ROUTE         2     0.058      R17C7B.F1 to      R17C7C.C0 Serial_busP/un1_pars_11_c1
CTOF_DEL    ---     0.101      R17C7C.C0 to      R17C7C.F0 Serial_busP/SLICE_186
ROUTE         2     0.002      R17C7C.F0 to     R17C7C.DI0 Serial_busP/pars_5[2] (to w_CLK_20MHZ)
                  --------
                    0.534   (62.7% logic, 37.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busP/SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to     R18C7B.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busP/SLICE_186:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to     R17C7C.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.547ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Serial_busP/pars_0_.II_0  (from w_CLK_20MHZ +)
   Destination:    FF         Data in        Serial_busP/pars_3_.II_0  (to w_CLK_20MHZ +)

   Delay:               0.534ns  (62.7% logic, 37.3% route), 3 logic levels.

 Constraint Details:

      0.534ns physical path delay Serial_busP/SLICE_185 to Serial_busP/SLICE_192 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.547ns

 Physical Path Details:

      Data path Serial_busP/SLICE_185 to Serial_busP/SLICE_192:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R18C7B.CLK to      R18C7B.Q0 Serial_busP/SLICE_185 (from w_CLK_20MHZ)
ROUTE         2     0.139      R18C7B.Q0 to      R17C7B.C1 Serial_busP/o1_0
CTOF_DEL    ---     0.101      R17C7B.C1 to      R17C7B.F1 Serial_busP/SLICE_192
ROUTE         2     0.058      R17C7B.F1 to      R17C7B.C0 Serial_busP/un1_pars_11_c1
CTOF_DEL    ---     0.101      R17C7B.C0 to      R17C7B.F0 Serial_busP/SLICE_192
ROUTE         2     0.002      R17C7B.F0 to     R17C7B.DI0 Serial_busP/un1_pars_11_axbxc3 (to w_CLK_20MHZ)
                  --------
                    0.534   (62.7% logic, 37.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busP/SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to     R18C7B.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busP/SLICE_192:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to     R17C7B.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.548ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Serial_busN/pars_4_.II_0  (from w_CLK_20MHZ +)
   Destination:    FF         Data in        Serial_busN/pars_4_.II_0  (to w_CLK_20MHZ +)

   Delay:               0.535ns  (62.6% logic, 37.4% route), 3 logic levels.

 Constraint Details:

      0.535ns physical path delay Serial_busN/SLICE_163 to Serial_busN/SLICE_163 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.548ns

 Physical Path Details:

      Data path Serial_busN/SLICE_163 to Serial_busN/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R22C8C.CLK to      R22C8C.Q0 Serial_busN/SLICE_163 (from w_CLK_20MHZ)
ROUTE         2     0.141      R22C8C.Q0 to      R22C8D.C0 Serial_busN/o1_2
CTOF_DEL    ---     0.101      R22C8D.C0 to      R22C8D.F0 Serial_busN/SLICE_421
ROUTE         6     0.057      R22C8D.F0 to      R22C8C.D0 Serial_busN/pars[4]
CTOF_DEL    ---     0.101      R22C8C.D0 to      R22C8C.F0 Serial_busN/SLICE_163
ROUTE         2     0.002      R22C8C.F0 to     R22C8C.DI0 Serial_busN/un1_pars_11_axbxc4_0 (to w_CLK_20MHZ)
                  --------
                    0.535   (62.6% logic, 37.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busN/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.689    RPLL.CLKOS2 to     R22C8C.CLK w_CLK_20MHZ
                  --------
                    0.689   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busN/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.689    RPLL.CLKOS2 to     R22C8C.CLK w_CLK_20MHZ
                  --------
                    0.689   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.549ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Serial_busN/pars_0_.II_1  (from w_CLK_20MHZ +)
   Destination:    FF         Data in        Serial_busN/pars_0_.II_0  (to w_CLK_20MHZ +)

   Delay:               0.536ns  (62.5% logic, 37.5% route), 3 logic levels.

 Constraint Details:

      0.536ns physical path delay Serial_busN/SLICE_399 to Serial_busN/SLICE_161 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.549ns

 Physical Path Details:

      Data path Serial_busN/SLICE_399 to Serial_busN/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R22C6C.CLK to      R22C6C.Q0 Serial_busN/SLICE_399 (from w_CLK_20MHZ)
ROUTE         2     0.139      R22C6C.Q0 to      R21C6D.C1 Serial_busN/o2_0
CTOF_DEL    ---     0.101      R21C6D.C1 to      R21C6D.F1 Serial_busN/SLICE_161
ROUTE        20     0.060      R21C6D.F1 to      R21C6D.C0 Serial_busN/pars[0]
CTOF_DEL    ---     0.101      R21C6D.C0 to      R21C6D.F0 Serial_busN/SLICE_161
ROUTE         2     0.002      R21C6D.F0 to     R21C6D.DI0 Serial_busN/un1_pars_11_axbxc0_0 (to w_CLK_20MHZ)
                  --------
                    0.536   (62.5% logic, 37.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busN/SLICE_399:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.689    RPLL.CLKOS2 to     R22C6C.CLK w_CLK_20MHZ
                  --------
                    0.689   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busN/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.689    RPLL.CLKOS2 to     R21C6D.CLK w_CLK_20MHZ
                  --------
                    0.689   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.606ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Serial_busN/rst_d  (from w_CLK_20MHZ +)
   Destination:    FF         Data in        Serial_busN/pars_3_.II_0  (to w_CLK_20MHZ +)

   Delay:               0.606ns  (38.6% logic, 61.4% route), 2 logic levels.

 Constraint Details:

      0.606ns physical path delay Serial_busN/SLICE_489 to Serial_busN/SLICE_167 meets
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.000ns) by 0.606ns

 Physical Path Details:

      Data path Serial_busN/SLICE_489 to Serial_busN/SLICE_167:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R21C9C.CLK to      R21C9C.Q0 Serial_busN/SLICE_489 (from w_CLK_20MHZ)
ROUTE        34     0.224      R21C9C.Q0 to      R21C7D.A1 Serial_busN.rst_d
CTOF_DEL    ---     0.101      R21C7D.A1 to      R21C7D.F1 Serial_busN/SLICE_485
ROUTE         2     0.148      R21C7D.F1 to     R21C7A.LSR Serial_busN/un1_rst_12_0 (to w_CLK_20MHZ)
                  --------
                    0.606   (38.6% logic, 61.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busN/SLICE_489:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.689    RPLL.CLKOS2 to     R21C9C.CLK w_CLK_20MHZ
                  --------
                    0.689   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busN/SLICE_167:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.689    RPLL.CLKOS2 to     R21C7A.CLK w_CLK_20MHZ
                  --------
                    0.689   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.611ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/Start_sd  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Serial_busP/pars_5_.II_0  (to w_CLK_20MHZ +)

   Delay:               0.598ns  (39.1% logic, 60.9% route), 2 logic levels.

 Constraint Details:

      0.598ns physical path delay Comand/SLICE_209 to Serial_busP/SLICE_191 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew less
      0.000ns feedback compensation requirement (totaling -0.013ns) by 0.611ns

 Physical Path Details:

      Data path Comand/SLICE_209 to Serial_busP/SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R12C7D.CLK to      R12C7D.Q0 Comand/SLICE_209 (from w_CLK_100MHZ)
ROUTE        16     0.362      R12C7D.Q0 to      R18C6A.A0 Start_w
CTOF_DEL    ---     0.101      R18C6A.A0 to      R18C6A.F0 Serial_busP/SLICE_191
ROUTE         2     0.002      R18C6A.F0 to     R18C6A.DI0 Serial_busP/pars_5[5] (to w_CLK_20MHZ)
                  --------
                    0.598   (39.1% logic, 60.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     0.707     RPLL.CLKOS to     R12C7D.CLK w_CLK_100MHZ
                  --------
                    1.540   (31.3% logic, 68.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.315     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to Serial_busP/SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS2_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS2 PLL_12_24_100_mod/PLLInst_0
ROUTE        35     0.707    RPLL.CLKOS2 to     R18C6A.CLK w_CLK_20MHZ
                  --------
                    1.540   (31.3% logic, 68.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.315     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


================================================================================
Preference: FREQUENCY NET "w_CLK_100MHZ" 100.000000 MHz ;
            635 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[1]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[1]  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_36 to Comand/SLICE_36 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_36 to Comand/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C5B.CLK to      R10C5B.Q0 Comand/SLICE_36 (from w_CLK_100MHZ)
ROUTE         3     0.132      R10C5B.Q0 to      R10C5B.A0 Comand/idle_start[1]
CTOF_DEL    ---     0.101      R10C5B.A0 to      R10C5B.F0 Comand/SLICE_36
ROUTE         1     0.000      R10C5B.F0 to     R10C5B.DI0 Comand/idle_start_s[1] (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to     R10C5B.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to     R10C5B.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[9]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[9]  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_32 to Comand/SLICE_32 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_32 to Comand/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C6B.CLK to      R10C6B.Q0 Comand/SLICE_32 (from w_CLK_100MHZ)
ROUTE         5     0.132      R10C6B.Q0 to      R10C6B.A0 Comand/idle_start[9]
CTOF_DEL    ---     0.101      R10C6B.A0 to      R10C6B.F0 Comand/SLICE_32
ROUTE         1     0.000      R10C6B.F0 to     R10C6B.DI0 Comand/idle_start_s[9] (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to     R10C6B.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to     R10C6B.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[4]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[4]  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_35 to Comand/SLICE_35 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_35 to Comand/SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C5C.CLK to      R10C5C.Q1 Comand/SLICE_35 (from w_CLK_100MHZ)
ROUTE         3     0.132      R10C5C.Q1 to      R10C5C.A1 Comand/idle_start[4]
CTOF_DEL    ---     0.101      R10C5C.A1 to      R10C5C.F1 Comand/SLICE_35
ROUTE         1     0.000      R10C5C.F1 to     R10C5C.DI1 Comand/idle_start_s[4] (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to     R10C5C.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to     R10C5C.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[5]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[5]  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_34 to Comand/SLICE_34 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_34 to Comand/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C5D.CLK to      R10C5D.Q0 Comand/SLICE_34 (from w_CLK_100MHZ)
ROUTE         3     0.132      R10C5D.Q0 to      R10C5D.A0 Comand/idle_start[5]
CTOF_DEL    ---     0.101      R10C5D.A0 to      R10C5D.F0 Comand/SLICE_34
ROUTE         1     0.000      R10C5D.F0 to     R10C5D.DI0 Comand/idle_start_s[5] (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to     R10C5D.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to     R10C5D.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/Start_sd  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/Start_sd  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_209 to Comand/SLICE_209 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_209 to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R12C7D.CLK to      R12C7D.Q0 Comand/SLICE_209 (from w_CLK_100MHZ)
ROUTE        16     0.132      R12C7D.Q0 to      R12C7D.A0 Start_w
CTOF_DEL    ---     0.101      R12C7D.A0 to      R12C7D.F0 Comand/SLICE_209
ROUTE         1     0.000      R12C7D.F0 to     R12C7D.DI0 Comand/Start_sd_ldmx (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to     R12C7D.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to     R12C7D.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[12]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[12]  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_31 to Comand/SLICE_31 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_31 to Comand/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C6C.CLK to      R10C6C.Q1 Comand/SLICE_31 (from w_CLK_100MHZ)
ROUTE         5     0.132      R10C6C.Q1 to      R10C6C.A1 Comand/idle_start[12]
CTOF_DEL    ---     0.101      R10C6C.A1 to      R10C6C.F1 Comand/SLICE_31
ROUTE         1     0.000      R10C6C.F1 to     R10C6C.DI1 Comand/idle_start_s[12] (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to     R10C6C.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to     R10C6C.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[16]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[16]  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_29 to Comand/SLICE_29 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_29 to Comand/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C7A.CLK to      R10C7A.Q1 Comand/SLICE_29 (from w_CLK_100MHZ)
ROUTE         3     0.132      R10C7A.Q1 to      R10C7A.A1 Comand/idle_start[16]
CTOF_DEL    ---     0.101      R10C7A.A1 to      R10C7A.F1 Comand/SLICE_29
ROUTE         1     0.000      R10C7A.F1 to     R10C7A.DI1 Comand/idle_start_s[16] (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to     R10C7A.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to     R10C7A.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[7]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[7]  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_33 to Comand/SLICE_33 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_33 to Comand/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C6A.CLK to      R10C6A.Q0 Comand/SLICE_33 (from w_CLK_100MHZ)
ROUTE         3     0.132      R10C6A.Q0 to      R10C6A.A0 Comand/idle_start[7]
CTOF_DEL    ---     0.101      R10C6A.A0 to      R10C6A.F0 Comand/SLICE_33
ROUTE         1     0.000      R10C6A.F0 to     R10C6A.DI0 Comand/idle_start_s[7] (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to     R10C6A.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to     R10C6A.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[17]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[17]  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_28 to Comand/SLICE_28 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_28 to Comand/SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C7B.CLK to      R10C7B.Q0 Comand/SLICE_28 (from w_CLK_100MHZ)
ROUTE         5     0.132      R10C7B.Q0 to      R10C7B.A0 Comand/idle_start[17]
CTOF_DEL    ---     0.101      R10C7B.A0 to      R10C7B.F0 Comand/SLICE_28
ROUTE         1     0.000      R10C7B.F0 to     R10C7B.DI0 Comand/idle_start_s[17] (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to     R10C7B.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to     R10C7B.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[24]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[24]  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_25 to Comand/SLICE_25 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_25 to Comand/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C8A.CLK to      R10C8A.Q1 Comand/SLICE_25 (from w_CLK_100MHZ)
ROUTE         6     0.132      R10C8A.Q1 to      R10C8A.A1 Comand/idle_start[24]
CTOF_DEL    ---     0.101      R10C8A.A1 to      R10C8A.F1 Comand/SLICE_25
ROUTE         1     0.000      R10C8A.F1 to     R10C8A.DI1 Comand/idle_start_s[24] (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to     R10C8A.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to     R10C8A.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "PLL_12_24_100_mod/CLKOP" 24.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "CLKOP" 300.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "CLKOS" 300.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "byte_clk" 75.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.123ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/lv  (from PIXCLK +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/q_DE  (to byte_clk +)

   Delay:               0.541ns  (24.6% logic, 75.4% route), 1 logic levels.

 Constraint Details:

      0.541ns physical path delay u_colorbar_gen/SLICE_368 to u_BYTE_PACKETIZER/SLICE_243 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -0.752ns skew less
      0.315ns feedback compensation requirement (totaling 0.418ns) by 0.123ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_368 to u_BYTE_PACKETIZER/SLICE_243:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C14B.CLK to     R15C14B.Q0 u_colorbar_gen/SLICE_368 (from PIXCLK)
ROUTE         6     0.408     R15C14B.Q0 to     R15C22D.M1 w_de (to byte_clk)
                  --------
                    0.541   (24.6% logic, 75.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_colorbar_gen/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.707    RPLL.CLKOS3 to    R15C14B.CLK PIXCLK
                  --------
                    1.540   (31.3% logic, 68.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.315     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to u_BYTE_PACKETIZER/SLICE_243:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.761    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       212     0.698    LPLL.CLKOS2 to    R15C22D.CLK byte_clk
                  --------
                    2.292   (21.0% logic, 79.0% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.315     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.136ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/q_byte_data[7]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6/RAM1  (to byte_clk +)
                   FF                        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6/RAM1

   Delay:               0.267ns  (49.8% logic, 50.2% route), 2 logic levels.

 Constraint Details:

      0.267ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_82 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6.5 meets
      0.131ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.136ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_82 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6.5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C26B.CLK to     R19C26B.Q0 u_BYTE_PACKETIZER/u_packetheader/SLICE_82 (from byte_clk)
ROUTE         1     0.134     R19C26B.Q0 to     R18C26C.D1 u_BYTE_PACKETIZER/u_packetheader/q_byte_data[7]
ZERO_DEL    ---     0.000     R18C26C.D1 to   R18C26C.WDO3 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6
ROUTE         1     0.000   R18C26C.WDO3 to    R18C26B.WD1 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6/WD3_INT (to byte_clk)
                  --------
                    0.267   (49.8% logic, 50.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     0.698    LPLL.CLKOS2 to    R19C26B.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6.5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     0.698    LPLL.CLKOS2 to    R18C26B.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.136ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/q_byte_data[15]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_4/RAM1  (to byte_clk +)
                   FF                        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_4/RAM1

   Delay:               0.267ns  (49.8% logic, 50.2% route), 2 logic levels.

 Constraint Details:

      0.267ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_85 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_4 meets
      0.131ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.136ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_85 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C25C.CLK to     R19C25C.Q1 u_BYTE_PACKETIZER/u_packetheader/SLICE_85 (from byte_clk)
ROUTE         1     0.134     R19C25C.Q1 to     R18C25C.D1 u_BYTE_PACKETIZER/u_packetheader/q_byte_data[15]
ZERO_DEL    ---     0.000     R18C25C.D1 to   R18C25C.WDO3 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_4.0
ROUTE         1     0.000   R18C25C.WDO3 to    R18C25B.WD1 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_4/WD3_INT (to byte_clk)
                  --------
                    0.267   (49.8% logic, 50.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_85:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     0.698    LPLL.CLKOS2 to    R19C25C.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     0.698    LPLL.CLKOS2 to    R18C25B.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.136ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/q_byte_data[11]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5/RAM1  (to byte_clk +)
                   FF                        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5/RAM1

   Delay:               0.267ns  (49.8% logic, 50.2% route), 2 logic levels.

 Constraint Details:

      0.267ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_543 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5.2 meets
      0.131ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.136ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_543 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5.2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C24C.CLK to     R19C24C.Q1 u_BYTE_PACKETIZER/u_packetheader/SLICE_543 (from byte_clk)
ROUTE         1     0.134     R19C24C.Q1 to     R18C24C.D1 u_BYTE_PACKETIZER/u_packetheader/q_byte_data[11]
ZERO_DEL    ---     0.000     R18C24C.D1 to   R18C24C.WDO3 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5.3
ROUTE         1     0.000   R18C24C.WDO3 to    R18C24B.WD1 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5/WD3_INT (to byte_clk)
                  --------
                    0.267   (49.8% logic, 50.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_543:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     0.698    LPLL.CLKOS2 to    R19C24C.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5.2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     0.698    LPLL.CLKOS2 to    R18C24B.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.140ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/q_byte_data[10]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5/RAM1  (to byte_clk +)
                   FF                        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5/RAM1

   Delay:               0.271ns  (49.1% logic, 50.9% route), 2 logic levels.

 Constraint Details:

      0.271ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_543 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5.2 meets
      0.131ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.140ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_543 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5.2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C24C.CLK to     R19C24C.Q0 u_BYTE_PACKETIZER/u_packetheader/SLICE_543 (from byte_clk)
ROUTE         1     0.138     R19C24C.Q0 to     R18C24C.C1 u_BYTE_PACKETIZER/u_packetheader/q_byte_data[10]
ZERO_DEL    ---     0.000     R18C24C.C1 to   R18C24C.WDO2 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5.3
ROUTE         1     0.000   R18C24C.WDO2 to    R18C24B.WD0 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5/WD2_INT (to byte_clk)
                  --------
                    0.271   (49.1% logic, 50.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_543:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     0.698    LPLL.CLKOS2 to    R19C24C.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5.2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     0.698    LPLL.CLKOS2 to    R18C24B.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.140ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/q_byte_data[14]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_4/RAM1  (to byte_clk +)
                   FF                        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_4/RAM1

   Delay:               0.271ns  (49.1% logic, 50.9% route), 2 logic levels.

 Constraint Details:

      0.271ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_85 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_4 meets
      0.131ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.140ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_85 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C25C.CLK to     R19C25C.Q0 u_BYTE_PACKETIZER/u_packetheader/SLICE_85 (from byte_clk)
ROUTE         1     0.138     R19C25C.Q0 to     R18C25C.C1 u_BYTE_PACKETIZER/u_packetheader/q_byte_data[14]
ZERO_DEL    ---     0.000     R18C25C.C1 to   R18C25C.WDO2 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_4.0
ROUTE         1     0.000   R18C25C.WDO2 to    R18C25B.WD0 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_4/WD2_INT (to byte_clk)
                  --------
                    0.271   (49.1% logic, 50.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_85:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     0.698    LPLL.CLKOS2 to    R19C25C.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     0.698    LPLL.CLKOS2 to    R18C25B.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.142ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[3]  (from byte_clk +)
   Destination:    FF         Data in        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_8/RAM0  (to byte_clk +)
                   FF                        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_8/RAM0

   Delay:               0.273ns  (48.7% logic, 51.3% route), 2 logic levels.

 Constraint Details:

      0.273ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_58 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_8/SLICE_118 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.142ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_58 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_8/SLICE_118:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C16C.CLK to     R11C16C.Q0 u_LP_HS_DELAY_CNTRL/SLICE_58 (from byte_clk)
ROUTE        20     0.140     R11C16C.Q0 to     R10C16C.D0 u_LP_HS_DELAY_CNTRL/tmp1[3]
ZERO_DEL    ---     0.000     R10C16C.D0 to  R10C16C.WADO3 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_8/SLICE_117
ROUTE         2     0.000  R10C16C.WADO3 to   R10C16A.WAD3 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_8/WAD3_INT (to byte_clk)
                  --------
                    0.273   (48.7% logic, 51.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/SLICE_58:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     0.698    LPLL.CLKOS2 to    R11C16C.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_8/SLICE_118:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     0.698    LPLL.CLKOS2 to    R10C16A.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.142ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[3]  (from byte_clk +)
   Destination:    FF         Data in        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_8/RAM1  (to byte_clk +)
                   FF                        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_8/RAM1

   Delay:               0.273ns  (48.7% logic, 51.3% route), 2 logic levels.

 Constraint Details:

      0.273ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_58 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_8/SLICE_119 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.142ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_58 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_8/SLICE_119:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C16C.CLK to     R11C16C.Q0 u_LP_HS_DELAY_CNTRL/SLICE_58 (from byte_clk)
ROUTE        20     0.140     R11C16C.Q0 to     R10C16C.D0 u_LP_HS_DELAY_CNTRL/tmp1[3]
ZERO_DEL    ---     0.000     R10C16C.D0 to  R10C16C.WADO3 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_8/SLICE_117
ROUTE         2     0.000  R10C16C.WADO3 to   R10C16B.WAD3 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_8/WAD3_INT (to byte_clk)
                  --------
                    0.273   (48.7% logic, 51.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/SLICE_58:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     0.698    LPLL.CLKOS2 to    R11C16C.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_8/SLICE_119:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     0.698    LPLL.CLKOS2 to    R10C16B.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.145ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[2]  (from byte_clk +)
   Destination:    FF         Data in        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1/RAM1  (to byte_clk +)
                   FF                        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1/RAM1

   Delay:               0.276ns  (48.2% logic, 51.8% route), 2 logic levels.

 Constraint Details:

      0.276ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_59 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1/SLICE_140 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.145ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_59 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C16B.CLK to     R11C16B.Q1 u_LP_HS_DELAY_CNTRL/SLICE_59 (from byte_clk)
ROUTE        21     0.143     R11C16B.Q1 to     R11C17C.C0 u_LP_HS_DELAY_CNTRL/tmp1[2]
ZERO_DEL    ---     0.000     R11C17C.C0 to  R11C17C.WADO2 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1/SLICE_138
ROUTE         2     0.000  R11C17C.WADO2 to   R11C17B.WAD2 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1/WAD2_INT (to byte_clk)
                  --------
                    0.276   (48.2% logic, 51.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     0.698    LPLL.CLKOS2 to    R11C16B.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     0.698    LPLL.CLKOS2 to    R11C17B.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.145ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[2]  (from byte_clk +)
   Destination:    FF         Data in        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1/RAM0  (to byte_clk +)
                   FF                        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1/RAM0

   Delay:               0.276ns  (48.2% logic, 51.8% route), 2 logic levels.

 Constraint Details:

      0.276ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_59 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1/SLICE_139 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.145ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_59 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1/SLICE_139:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C16B.CLK to     R11C16B.Q1 u_LP_HS_DELAY_CNTRL/SLICE_59 (from byte_clk)
ROUTE        21     0.143     R11C16B.Q1 to     R11C17C.C0 u_LP_HS_DELAY_CNTRL/tmp1[2]
ZERO_DEL    ---     0.000     R11C17C.C0 to  R11C17C.WADO2 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1/SLICE_138
ROUTE         2     0.000  R11C17C.WADO2 to   R11C17A.WAD2 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1/WAD2_INT (to byte_clk)
                  --------
                    0.276   (48.2% logic, 51.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     0.698    LPLL.CLKOS2 to    R11C16B.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1/SLICE_139:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     0.698    LPLL.CLKOS2 to    R11C17A.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;
            766 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_1  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_514 to SLICE_514 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_514 to SLICE_514:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C17C.CLK to     R10C17C.Q1 SLICE_514 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         1     0.152     R10C17C.Q1 to     R10C17C.M0 u_DPHY_TX_INST/u_oDDRx4/opensync_2 (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_514:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.714 TCLKDIV1.CDIVX to    R10C17C.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.714   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_514:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.714 TCLKDIV1.CDIVX to    R10C17C.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.714   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_3  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_2  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_479 to SLICE_479 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_479 to SLICE_479:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C17D.CLK to     R10C17D.Q1 SLICE_479 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         2     0.154     R10C17D.Q1 to     R10C17D.M0 u_DPHY_TX_INST/u_oDDRx4/opensync_0 (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_479:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.714 TCLKDIV1.CDIVX to    R10C17D.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.714   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_479:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.714 TCLKDIV1.CDIVX to    R10C17D.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.714   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_2  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_479 to SLICE_514 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_479 to SLICE_514:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C17D.CLK to     R10C17D.Q0 SLICE_479 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         2     0.154     R10C17D.Q0 to     R10C17C.M1 u_DPHY_TX_INST/u_oDDRx4/opensync_1 (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_479:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.714 TCLKDIV1.CDIVX to    R10C17D.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.714   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_514:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.714 TCLKDIV1.CDIVX to    R10C17C.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.714   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_0  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_3  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_514 to SLICE_479 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_514 to SLICE_479:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C17C.CLK to     R10C17C.Q0 SLICE_514 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         3     0.154     R10C17C.Q0 to     R10C17D.M1 u_DPHY_TX_INST/u_oDDRx4/FF_0_Q (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_514:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.714 TCLKDIV1.CDIVX to    R10C17C.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.714   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_479:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.714 TCLKDIV1.CDIVX to    R10C17D.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.714   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.307ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_0  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_3  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)
                   FF                        u_DPHY_TX_INST/u_oDDRx4/FF_2

   Delay:               0.283ns  (47.0% logic, 53.0% route), 1 logic levels.

 Constraint Details:

      0.283ns physical path delay SLICE_514 to SLICE_479 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.024ns) by 0.307ns

 Physical Path Details:

      Data path SLICE_514 to SLICE_479:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C17C.CLK to     R10C17C.Q0 SLICE_514 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         3     0.150     R10C17C.Q0 to     R10C17D.CE u_DPHY_TX_INST/u_oDDRx4/FF_0_Q (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.283   (47.0% logic, 53.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_514:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.714 TCLKDIV1.CDIVX to    R10C17C.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.714   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_479:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.714 TCLKDIV1.CDIVX to    R10C17D.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.714   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.307ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_0  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)
                   FF                        u_DPHY_TX_INST/u_oDDRx4/FF_0

   Delay:               0.283ns  (47.0% logic, 53.0% route), 1 logic levels.

 Constraint Details:

      0.283ns physical path delay SLICE_514 to SLICE_514 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.024ns) by 0.307ns

 Physical Path Details:

      Data path SLICE_514 to SLICE_514:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C17C.CLK to     R10C17C.Q0 SLICE_514 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         3     0.150     R10C17C.Q0 to     R10C17C.CE u_DPHY_TX_INST/u_oDDRx4/FF_0_Q (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.283   (47.0% logic, 53.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_514:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.714 TCLKDIV1.CDIVX to    R10C17C.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.714   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_514:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.714 TCLKDIV1.CDIVX to    R10C17C.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.714   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.676ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_globalRST  (from i_clk_c +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               1.327ns  (17.6% logic, 82.4% route), 2 logic levels.

 Constraint Details:

      1.327ns physical path delay SLICE_465 to D0_MGIOL meets
      (delay constraint based on source clock period of 83.333ns and destination clock period of 13.333ns)
     -0.024ns DO_HLD and
      0.000ns delay constraint less
     -1.305ns skew less
      0.630ns feedback compensation requirement (totaling 0.651ns) by 0.676ns

 Physical Path Details:

      Data path SLICE_465 to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C20C.CLK to     R14C20C.Q0 SLICE_465 (from i_clk_c)
ROUTE        43     0.644     R14C20C.Q0 to      R5C19C.D0 r_globalRST
CTOF_DEL    ---     0.101      R5C19C.D0 to      R5C19C.F0 DataSPDT/mux_byte_D0/SLICE_539
ROUTE         1     0.449      R5C19C.F0 to  IOL_T16A.TXD2 byte_D0_out[2] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    1.327   (17.6% logic, 82.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to SLICE_465:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.927       C8.PADDI to    R14C20C.CLK i_clk_c
                  --------
                    1.409   (34.2% logic, 65.8% route), 1 logic levels.

      Destination Clock Path i_clk to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.761    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.769 TCLKDIV1.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    2.714   (22.5% logic, 77.5% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.315     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.721ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_globalRST  (from i_clk_c +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               1.372ns  (17.1% logic, 82.9% route), 2 logic levels.

 Constraint Details:

      1.372ns physical path delay SLICE_465 to D1_MGIOL meets
      (delay constraint based on source clock period of 83.333ns and destination clock period of 13.333ns)
     -0.024ns DO_HLD and
      0.000ns delay constraint less
     -1.305ns skew less
      0.630ns feedback compensation requirement (totaling 0.651ns) by 0.721ns

 Physical Path Details:

      Data path SLICE_465 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C20C.CLK to     R14C20C.Q0 SLICE_465 (from i_clk_c)
ROUTE        43     0.861     R14C20C.Q0 to      R3C16D.C1 r_globalRST
CTOF_DEL    ---     0.101      R3C16D.C1 to      R3C16D.F1 DataSPDT/SLICE_534
ROUTE         1     0.277      R3C16D.F1 to  IOL_T14A.TXD3 byte_D1_out[3] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    1.372   (17.1% logic, 82.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to SLICE_465:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.927       C8.PADDI to    R14C20C.CLK i_clk_c
                  --------
                    1.409   (34.2% logic, 65.8% route), 1 logic levels.

      Destination Clock Path i_clk to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.761    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.769 TCLKDIV1.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    2.714   (22.5% logic, 77.5% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.315     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.737ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_globalRST  (from i_clk_c +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               1.388ns  (16.9% logic, 83.1% route), 2 logic levels.

 Constraint Details:

      1.388ns physical path delay SLICE_465 to D0_MGIOL meets
      (delay constraint based on source clock period of 83.333ns and destination clock period of 13.333ns)
     -0.024ns DO_HLD and
      0.000ns delay constraint less
     -1.305ns skew less
      0.630ns feedback compensation requirement (totaling 0.651ns) by 0.737ns

 Physical Path Details:

      Data path SLICE_465 to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C20C.CLK to     R14C20C.Q0 SLICE_465 (from i_clk_c)
ROUTE        43     0.794     R14C20C.Q0 to      R5C16C.C0 r_globalRST
CTOF_DEL    ---     0.101      R5C16C.C0 to      R5C16C.F0 DataSPDT/SLICE_536
ROUTE         1     0.360      R5C16C.F0 to  IOL_T16A.TXD5 byte_D0_out[5] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    1.388   (16.9% logic, 83.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to SLICE_465:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.927       C8.PADDI to    R14C20C.CLK i_clk_c
                  --------
                    1.409   (34.2% logic, 65.8% route), 1 logic levels.

      Destination Clock Path i_clk to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.761    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.769 TCLKDIV1.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    2.714   (22.5% logic, 77.5% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.315     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.740ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_globalRST  (from i_clk_c +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               1.391ns  (16.8% logic, 83.2% route), 2 logic levels.

 Constraint Details:

      1.391ns physical path delay SLICE_465 to D0_MGIOL meets
      (delay constraint based on source clock period of 83.333ns and destination clock period of 13.333ns)
     -0.024ns DO_HLD and
      0.000ns delay constraint less
     -1.305ns skew less
      0.630ns feedback compensation requirement (totaling 0.651ns) by 0.740ns

 Physical Path Details:

      Data path SLICE_465 to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C20C.CLK to     R14C20C.Q0 SLICE_465 (from i_clk_c)
ROUTE        43     0.880     R14C20C.Q0 to      R5C16D.B0 r_globalRST
CTOF_DEL    ---     0.101      R5C16D.B0 to      R5C16D.F0 DataSPDT/SLICE_538
ROUTE         1     0.277      R5C16D.F0 to  IOL_T16A.TXD3 byte_D0_out[3] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    1.391   (16.8% logic, 83.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to SLICE_465:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.927       C8.PADDI to    R14C20C.CLK i_clk_c
                  --------
                    1.409   (34.2% logic, 65.8% route), 1 logic levels.

      Destination Clock Path i_clk to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.761    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.769 TCLKDIV1.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    2.714   (22.5% logic, 77.5% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.315     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


================================================================================
Internal Preference: Timing Rule Check
            3 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: D0_MGIOL meets CLK to ECLK skew range from -6.625ns to 6.653ns

   Max skew of 0.769ns meets timing requirement of 6.653ns by 5.884ns

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.478         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.341       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.658    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.210     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.769 TCLKDIV1.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    2.586   (23.5% logic, 76.5% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.268     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.268     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.478         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.341       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.658    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.210     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.130 *LKSYNC1.ECLKO to  IOL_T16A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    1.817   (26.3% logic, 73.7% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.268     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.268     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of 0.622ns meets timing requirement of -6.625ns by 7.247ns

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.761    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.122  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.632 TCLKDIV1.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    2.569   (23.5% logic, 76.5% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.315     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.761    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.132 *LKSYNC1.ECLKO to  IOL_T16A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    1.947   (24.8% logic, 75.2% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.315     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


Passed: D1_MGIOL meets CLK to ECLK skew range from -6.625ns to 6.653ns

   Max skew of 0.769ns meets timing requirement of 6.653ns by 5.884ns

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.478         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.341       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.658    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.210     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.769 TCLKDIV1.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    2.586   (23.5% logic, 76.5% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.268     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.268     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.478         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.341       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.658    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.210     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.130 *LKSYNC1.ECLKO to  IOL_T14A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    1.817   (26.3% logic, 73.7% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.268     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.268     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of 0.622ns meets timing requirement of -6.625ns by 7.247ns

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.761    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.122  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.632 TCLKDIV1.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    2.569   (23.5% logic, 76.5% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.315     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.761    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.132 *LKSYNC1.ECLKO to  IOL_T14A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    1.947   (24.8% logic, 75.2% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.315     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


Passed: DCK_MGIOL meets CLK to ECLK skew range from -6.625ns to 6.653ns

   Max skew of -0.053ns meets timing requirement of 6.653ns by 6.706ns

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.478         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.341       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.658    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.769 TCLKDIV1.CDIVX to   IOL_T21A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkc)
                  --------
                    2.597   (23.4% logic, 76.6% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.268     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.268     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.478         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.341       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.658    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OS_DE  ---     0.833      LPLL.CLKI to     LPLL.CLKOS u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         1     0.210     LPLL.CLKOS to *LKSYNC0.ECLKI CLKOS
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA
ROUTE         1     0.130 *LKSYNC0.ECLKO to  IOL_T21A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkc
                  --------
                    2.650   (49.5% logic, 50.5% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.268     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.268     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -0.222ns meets timing requirement of -6.625ns by 6.403ns

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.761    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.210     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.122  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.632 TCLKDIV1.CDIVX to   IOL_T21A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkc)
                  --------
                    2.558   (23.6% logic, 76.4% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.315     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS3_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS3 PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.761    RPLL.CLKOS3 to      LPLL.CLKI PIXCLK
CLKI2OS_DE  ---     0.833      LPLL.CLKI to     LPLL.CLKOS u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         1     0.221     LPLL.CLKOS to *LKSYNC0.ECLKI CLKOS
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA
ROUTE         1     0.132 *LKSYNC0.ECLKO to  IOL_T21A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkc
                  --------
                    2.780   (47.3% logic, 52.7% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE         1     0.315     RPLL.CLKOP to     RPLL.CLKFB PLL_12_24_100_mod/CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "i_clk_c" 12.000000 MHz ; |     0.000 ns|     0.238 ns|   1  
                                        |             |             |
FREQUENCY NET "PIXCLK" 75.000000 MHz ;  |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
FREQUENCY NET "w_CLK_20MHZ" 20.000000   |             |             |
MHz ;                                   |     0.000 ns|     0.542 ns|   3  
                                        |             |             |
FREQUENCY NET "w_CLK_100MHZ" 100.000000 |             |             |
MHz ;                                   |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
FREQUENCY NET "PLL_12_24_100_mod/CLKOP" |             |             |
24.000000 MHz ;                         |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "CLKOP" 300.000000 MHz ;  |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "CLKOS" 300.000000 MHz ;  |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "byte_clk" 75.000000 MHz  |             |             |
;                                       |     0.000 ns|     0.123 ns|   1  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_DPHY_TX_INST/u_oDDRx4/sclk"          |             |             |
75.000000 MHz ;                         |     0.000 ns|     0.304 ns|   1  
                                        |             |             |
Timing Rule Check                       |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 28 clocks:

Clock Domain: w_CLK_20MHZ   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS2   Loads: 35
   Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;

   Data transfers from:
   Clock Domain: w_CLK_100MHZ   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 2

   Clock Domain: Serial_busP/un1_rst_9   Source: Serial_busP/SLICE_495.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busP/un1_rst_8   Source: Serial_busP/SLICE_494.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busP/un1_rst_7   Source: Serial_busP/SLICE_493.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busP/un1_rst_5   Source: Serial_busP/SLICE_491.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busP/un1_rst_2   Source: Serial_busP/SLICE_498.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busN/un1_rst_9_0   Source: Serial_busN/SLICE_488.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busN/un1_rst_8_0   Source: Serial_busN/SLICE_487.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busN/un1_rst_7_0   Source: Serial_busN/SLICE_486.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busN/un1_rst_5_0   Source: Serial_busN/SLICE_484.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

Clock Domain: w_CLK_100MHZ   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS   Loads: 17
   Covered under: FREQUENCY NET "w_CLK_100MHZ" 100.000000 MHz ;

   Data transfers from:
   Clock Domain: w_CLK_20MHZ   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS2
      Covered under: FREQUENCY NET "w_CLK_100MHZ" 100.000000 MHz ;   Transfers: 6

   Clock Domain: Serial_busP/un1_rst_2   Source: Serial_busP/SLICE_498.F0
      Covered under: FREQUENCY NET "w_CLK_100MHZ" 100.000000 MHz ;   Transfers: 1

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX   Loads: 5
   Covered under: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;

   Data transfers from:
   Clock Domain: i_clk_c   Source: i_clk.PAD
      Covered under: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;   Transfers: 1

   Clock Domain: byte_clk   Source: u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOS2
      Covered under: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;   Transfers: 71

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/eclkd   Source: u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA.ECLKO   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX
      Covered under: Timing Rule Check   Transfers: 2

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/eclkc   Source: u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA.ECLKO   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: i_clk_c   Source: i_clk.PAD   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: w_CLK_100MHZ   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "i_clk_c" 12.000000 MHz ;   Transfers: 1

Clock Domain: byte_clk   Source: u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOS2   Loads: 212
   Covered under: FREQUENCY NET "byte_clk" 75.000000 MHz ;

   Data transfers from:
   Clock Domain: PIXCLK   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS3
      Covered under: FREQUENCY NET "byte_clk" 75.000000 MHz ;   Transfers: 3

Clock Domain: Serial_busP/un1_rst_9   Source: Serial_busP/SLICE_495.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_8   Source: Serial_busP/SLICE_494.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_7   Source: Serial_busP/SLICE_493.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_6   Source: Serial_busP/SLICE_492.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_5   Source: Serial_busP/SLICE_491.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_2   Source: Serial_busP/SLICE_498.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_11   Source: Serial_busP/SLICE_497.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_10   Source: Serial_busP/SLICE_496.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_1   Source: Serial_busP/SLICE_490.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_9_0   Source: Serial_busN/SLICE_488.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_8_0   Source: Serial_busN/SLICE_487.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_7_0   Source: Serial_busN/SLICE_486.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_6_0   Source: Serial_busN/SLICE_485.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_5_0   Source: Serial_busN/SLICE_484.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_1_0   Source: Serial_busN/SLICE_483.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_11_0   Source: Serial_busN/SLICE_489.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_10_0   Source: SLICE_540.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: PLL_12_24_100_mod/CLKOP   Source: PLL_12_24_100_mod/PLLInst_0.CLKOP   Loads: 1
   No transfer within this clock domain is found

Clock Domain: PIXCLK   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS3   Loads: 24
   Covered under: FREQUENCY NET "PIXCLK" 75.000000 MHz ;

   Data transfers from:
   Clock Domain: i_clk_c   Source: i_clk.PAD
      Covered under: FREQUENCY NET "PIXCLK" 75.000000 MHz ;   Transfers: 1

Clock Domain: CLKOS   Source: u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOS   Loads: 1
   No transfer within this clock domain is found

Clock Domain: CLKOP   Source: u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOP   Loads: 2
   No transfer within this clock domain is found


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 9380 paths, 11 nets, and 3966 connections (97.11% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

