# system info de2_70 on 2019.01.15.11:01:04
system_info:
name,value
DEVICE,EP2C70F896C6
DEVICE_FAMILY,Cyclone II
GENERATION_ID,1547560814
#
#
# Files generated for de2_70 on 2019.01.15.11:01:04
files:
filepath,kind,attributes,module,is_top
de2_70/simulation/de2_70.vhd,VHDL,,de2_70,true
de2_70/simulation/de2_70_limiter.vhd,VHDL,,de2_70,false
de2_70/simulation/de2_70_limiter_002.vhd,VHDL,,de2_70,false
de2_70/simulation/de2_70_width_adapter.vhd,VHDL,,de2_70,false
de2_70/simulation/de2_70_width_adapter_002.vhd,VHDL,,de2_70,false
de2_70/simulation/de2_70_width_adapter_003.vhd,VHDL,,de2_70,false
de2_70/simulation/de2_70_width_adapter_006.vhd,VHDL,,de2_70,false
de2_70/simulation/de2_70_width_adapter_008.vhd,VHDL,,de2_70,false
de2_70/simulation/de2_70_width_adapter_010.vhd,VHDL,,de2_70,false
de2_70/simulation/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd,VHDL,,de2_70,false
de2_70/simulation/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent.vhd,VHDL,,de2_70,false
de2_70/simulation/de2_70_nios2_processor_instruction_master_translator.vhd,VHDL,,de2_70,false
de2_70/simulation/de2_70_nios2_processor_data_master_translator.vhd,VHDL,,de2_70,false
de2_70/simulation/de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd,VHDL,,de2_70,false
de2_70/simulation/de2_70_video_dma_avalon_dma_master_translator.vhd,VHDL,,de2_70,false
de2_70/simulation/de2_70_nios2_processor_jtag_debug_module_translator.vhd,VHDL,,de2_70,false
de2_70/simulation/de2_70_sdram_s1_translator.vhd,VHDL,,de2_70,false
de2_70/simulation/de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd,VHDL,,de2_70,false
de2_70/simulation/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd,VHDL,,de2_70,false
de2_70/simulation/de2_70_timer_s1_translator.vhd,VHDL,,de2_70,false
de2_70/simulation/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd,VHDL,,de2_70,false
de2_70/simulation/de2_70_sysid_qsys_control_slave_translator.vhd,VHDL,,de2_70,false
de2_70/simulation/de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent.vhd,VHDL,,de2_70,false
de2_70/simulation/de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd,VHDL,,de2_70,false
de2_70/simulation/submodules/de2_70_Clock_Signals.vhd,VHDL,,de2_70_Clock_Signals,false
de2_70/simulation/submodules/de2_70_nios2_processor.ocp,OTHER,,de2_70_nios2_processor,false
de2_70/simulation/submodules/de2_70_nios2_processor.sdc,SDC,,de2_70_nios2_processor,false
de2_70/simulation/submodules/de2_70_nios2_processor.vhd,VHDL_ENCRYPT,,de2_70_nios2_processor,false
de2_70/simulation/submodules/de2_70_nios2_processor.vho,VHDL,,de2_70_nios2_processor,false
de2_70/simulation/submodules/de2_70_nios2_processor_bht_ram.dat,DAT,,de2_70_nios2_processor,false
de2_70/simulation/submodules/de2_70_nios2_processor_bht_ram.hex,HEX,,de2_70_nios2_processor,false
de2_70/simulation/submodules/de2_70_nios2_processor_bht_ram.mif,MIF,,de2_70_nios2_processor,false
de2_70/simulation/submodules/de2_70_nios2_processor_dc_tag_ram.dat,DAT,,de2_70_nios2_processor,false
de2_70/simulation/submodules/de2_70_nios2_processor_dc_tag_ram.hex,HEX,,de2_70_nios2_processor,false
de2_70/simulation/submodules/de2_70_nios2_processor_dc_tag_ram.mif,MIF,,de2_70_nios2_processor,false
de2_70/simulation/submodules/de2_70_nios2_processor_ic_tag_ram.dat,DAT,,de2_70_nios2_processor,false
de2_70/simulation/submodules/de2_70_nios2_processor_ic_tag_ram.hex,HEX,,de2_70_nios2_processor,false
de2_70/simulation/submodules/de2_70_nios2_processor_ic_tag_ram.mif,MIF,,de2_70_nios2_processor,false
de2_70/simulation/submodules/de2_70_nios2_processor_jtag_debug_module_sysclk.vhd,VHDL,,de2_70_nios2_processor,false
de2_70/simulation/submodules/de2_70_nios2_processor_jtag_debug_module_tck.vhd,VHDL,,de2_70_nios2_processor,false
de2_70/simulation/submodules/de2_70_nios2_processor_jtag_debug_module_wrapper.vhd,VHDL,,de2_70_nios2_processor,false
de2_70/simulation/submodules/de2_70_nios2_processor_mult_cell.vhd,VHDL,,de2_70_nios2_processor,false
de2_70/simulation/submodules/de2_70_nios2_processor_nios2_waves.do,OTHER,,de2_70_nios2_processor,false
de2_70/simulation/submodules/de2_70_nios2_processor_ociram_default_contents.dat,DAT,,de2_70_nios2_processor,false
de2_70/simulation/submodules/de2_70_nios2_processor_ociram_default_contents.hex,HEX,,de2_70_nios2_processor,false
de2_70/simulation/submodules/de2_70_nios2_processor_ociram_default_contents.mif,MIF,,de2_70_nios2_processor,false
de2_70/simulation/submodules/de2_70_nios2_processor_oci_test_bench.vhd,VHDL,,de2_70_nios2_processor,false
de2_70/simulation/submodules/de2_70_nios2_processor_rf_ram_a.dat,DAT,,de2_70_nios2_processor,false
de2_70/simulation/submodules/de2_70_nios2_processor_rf_ram_a.hex,HEX,,de2_70_nios2_processor,false
de2_70/simulation/submodules/de2_70_nios2_processor_rf_ram_a.mif,MIF,,de2_70_nios2_processor,false
de2_70/simulation/submodules/de2_70_nios2_processor_rf_ram_b.dat,DAT,,de2_70_nios2_processor,false
de2_70/simulation/submodules/de2_70_nios2_processor_rf_ram_b.hex,HEX,,de2_70_nios2_processor,false
de2_70/simulation/submodules/de2_70_nios2_processor_rf_ram_b.mif,MIF,,de2_70_nios2_processor,false
de2_70/simulation/submodules/de2_70_nios2_processor_test_bench.vhd,VHDL,,de2_70_nios2_processor,false
de2_70/simulation/submodules/de2_70_Dual_Clock_FIFO.vhd,VHDL,,de2_70_Dual_Clock_FIFO,false
de2_70/simulation/submodules/de2_70_Pixel_Buffer_DMA.vhd,VHDL,,de2_70_Pixel_Buffer_DMA,false
de2_70/simulation/submodules/de2_70_Video_RGB_Resampler_1.vhd,VHDL,,de2_70_Video_RGB_Resampler_1,false
de2_70/simulation/submodules/altera_up_avalon_video_vga_timing.v,VERILOG,,de2_70_VGA_Controller,false
de2_70/simulation/submodules/de2_70_VGA_Controller.vhd,VHDL,,de2_70_VGA_Controller,false
de2_70/simulation/submodules/altera_up_video_scaler_shrink.v,VERILOG,,de2_70_Video_Scaler_1,false
de2_70/simulation/submodules/altera_up_video_scaler_multiply_width.v,VERILOG,,de2_70_Video_Scaler_1,false
de2_70/simulation/submodules/altera_up_video_scaler_multiply_height.v,VERILOG,,de2_70_Video_Scaler_1,false
de2_70/simulation/submodules/de2_70_Video_Scaler_1.vhd,VHDL,,de2_70_Video_Scaler_1,false
de2_70/simulation/submodules/de2_70_Pixel_Buffer.vhd,VHDL,,de2_70_Pixel_Buffer,false
de2_70/simulation/submodules/de2_70_sdram.vhd,VHDL,,de2_70_sdram,false
de2_70/simulation/submodules/de2_70_timer.vhd,VHDL,,de2_70_timer,false
de2_70/simulation/submodules/de2_70_jtag_uart.vhd,VHDL,,de2_70_jtag_uart,false
de2_70/simulation/submodules/de2_70_sysid_qsys.vho,VHDL,,de2_70_sysid_qsys,false
de2_70/simulation/submodules/altera_up_av_config_serial_bus_controller.v,VERILOG,,de2_70_AV_Config,false
de2_70/simulation/submodules/altera_up_slow_clock_generator.v,VERILOG,,de2_70_AV_Config,false
de2_70/simulation/submodules/altera_up_av_config_auto_init.v,VERILOG,,de2_70_AV_Config,false
de2_70/simulation/submodules/altera_up_av_config_auto_init_dc2.v,VERILOG,,de2_70_AV_Config,false
de2_70/simulation/submodules/altera_up_av_config_auto_init_d5m.v,VERILOG,,de2_70_AV_Config,false
de2_70/simulation/submodules/altera_up_av_config_auto_init_lcm.v,VERILOG,,de2_70_AV_Config,false
de2_70/simulation/submodules/altera_up_av_config_auto_init_ltm.v,VERILOG,,de2_70_AV_Config,false
de2_70/simulation/submodules/altera_up_av_config_auto_init_ob_de2_35.v,VERILOG,,de2_70_AV_Config,false
de2_70/simulation/submodules/altera_up_av_config_auto_init_ob_adv7181.v,VERILOG,,de2_70_AV_Config,false
de2_70/simulation/submodules/altera_up_av_config_auto_init_ob_de2_70.v,VERILOG,,de2_70_AV_Config,false
de2_70/simulation/submodules/altera_up_av_config_auto_init_ob_de2_115.v,VERILOG,,de2_70_AV_Config,false
de2_70/simulation/submodules/altera_up_av_config_auto_init_ob_audio.v,VERILOG,,de2_70_AV_Config,false
de2_70/simulation/submodules/altera_up_av_config_auto_init_ob_adv7180.v,VERILOG,,de2_70_AV_Config,false
de2_70/simulation/submodules/de2_70_AV_Config.vhd,VHDL,,de2_70_AV_Config,false
de2_70/simulation/submodules/altera_up_video_itu_656_decoder.v,VERILOG,,de2_70_Video_In_Decoder,false
de2_70/simulation/submodules/altera_up_video_decoder_add_endofpacket.v,VERILOG,,de2_70_Video_In_Decoder,false
de2_70/simulation/submodules/altera_up_video_camera_decoder.v,VERILOG,,de2_70_Video_In_Decoder,false
de2_70/simulation/submodules/altera_up_video_dual_clock_fifo.v,VERILOG,,de2_70_Video_In_Decoder,false
de2_70/simulation/submodules/de2_70_Video_In_Decoder.vhd,VHDL,,de2_70_Video_In_Decoder,false
de2_70/simulation/submodules/de2_70_Video_Bayer_Pattern_Resampler.vhd,VHDL,,de2_70_Video_Bayer_Pattern_Resampler,false
de2_70/simulation/submodules/altera_up_video_clipper_add.v,VERILOG,,de2_70_Video_Clipper,false
de2_70/simulation/submodules/altera_up_video_clipper_drop.v,VERILOG,,de2_70_Video_Clipper,false
de2_70/simulation/submodules/altera_up_video_clipper_counters.v,VERILOG,,de2_70_Video_Clipper,false
de2_70/simulation/submodules/de2_70_Video_Clipper.vhd,VHDL,,de2_70_Video_Clipper,false
de2_70/simulation/submodules/altera_up_video_scaler_shrink.v,VERILOG,,de2_70_Video_Scaler_0,false
de2_70/simulation/submodules/altera_up_video_scaler_multiply_width.v,VERILOG,,de2_70_Video_Scaler_0,false
de2_70/simulation/submodules/altera_up_video_scaler_multiply_height.v,VERILOG,,de2_70_Video_Scaler_0,false
de2_70/simulation/submodules/de2_70_Video_Scaler_0.vhd,VHDL,,de2_70_Video_Scaler_0,false
de2_70/simulation/submodules/de2_70_Video_RGB_Resampler_0.vhd,VHDL,,de2_70_Video_RGB_Resampler_0,false
de2_70/simulation/submodules/altera_up_video_dma_control_slave.v,VERILOG,,de2_70_Video_DMA,false
de2_70/simulation/submodules/altera_up_video_dma_to_memory.v,VERILOG,,de2_70_Video_DMA,false
de2_70/simulation/submodules/altera_up_video_dma_to_stream.v,VERILOG,,de2_70_Video_DMA,false
de2_70/simulation/submodules/de2_70_Video_DMA.vhd,VHDL,,de2_70_Video_DMA,false
de2_70/simulation/submodules/mentor/altera_merlin_master_translator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_master_translator,false
de2_70/simulation/submodules/aldec/altera_merlin_master_translator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_master_translator,false
de2_70/simulation/submodules/mentor/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_translator,false
de2_70/simulation/submodules/aldec/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_translator,false
de2_70/simulation/submodules/mentor/altera_merlin_master_agent.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_master_agent,false
de2_70/simulation/submodules/aldec/altera_merlin_master_agent.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_master_agent,false
de2_70/simulation/submodules/mentor/altera_merlin_slave_agent.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_agent,false
de2_70/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_agent,false
de2_70/simulation/submodules/aldec/altera_merlin_slave_agent.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_agent,false
de2_70/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_agent,false
de2_70/simulation/submodules/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho,VHDL,,de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,false
de2_70/simulation/submodules/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vho,VHDL,,de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,false
de2_70/simulation/submodules/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vho,VHDL,,de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo,false
de2_70/simulation/submodules/de2_70_Pixel_Buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vho,VHDL,,de2_70_Pixel_Buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,false
de2_70/simulation/submodules/de2_70_addr_router.vho,VHDL,,de2_70_addr_router,false
de2_70/simulation/submodules/de2_70_addr_router_001.vho,VHDL,,de2_70_addr_router_001,false
de2_70/simulation/submodules/de2_70_addr_router_002.vho,VHDL,,de2_70_addr_router_002,false
de2_70/simulation/submodules/de2_70_id_router.vho,VHDL,,de2_70_id_router,false
de2_70/simulation/submodules/de2_70_id_router_001.vho,VHDL,,de2_70_id_router_001,false
de2_70/simulation/submodules/de2_70_id_router_002.vho,VHDL,,de2_70_id_router_002,false
de2_70/simulation/submodules/de2_70_id_router_003.vho,VHDL,,de2_70_id_router_003,false
de2_70/simulation/submodules/mentor/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_traffic_limiter,false
de2_70/simulation/submodules/mentor/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_traffic_limiter,false
de2_70/simulation/submodules/aldec/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_traffic_limiter,false
de2_70/simulation/submodules/aldec/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_traffic_limiter,false
de2_70/simulation/submodules/mentor/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_burst_adapter,false
de2_70/simulation/submodules/mentor/altera_merlin_address_alignment.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_burst_adapter,false
de2_70/simulation/submodules/aldec/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_burst_adapter,false
de2_70/simulation/submodules/aldec/altera_merlin_address_alignment.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_burst_adapter,false
de2_70/simulation/submodules/mentor/altera_reset_controller.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
de2_70/simulation/submodules/mentor/altera_reset_synchronizer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
de2_70/simulation/submodules/aldec/altera_reset_controller.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
de2_70/simulation/submodules/aldec/altera_reset_synchronizer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
de2_70/simulation/submodules/de2_70_cmd_xbar_demux.vho,VHDL,,de2_70_cmd_xbar_demux,false
de2_70/simulation/submodules/de2_70_cmd_xbar_demux_001.vho,VHDL,,de2_70_cmd_xbar_demux_001,false
de2_70/simulation/submodules/de2_70_cmd_xbar_demux_002.vho,VHDL,,de2_70_cmd_xbar_demux_002,false
de2_70/simulation/submodules/de2_70_cmd_xbar_demux_003.vho,VHDL,,de2_70_cmd_xbar_demux_003,false
de2_70/simulation/submodules/de2_70_cmd_xbar_mux.vho,VHDL,,de2_70_cmd_xbar_mux,false
de2_70/simulation/submodules/de2_70_cmd_xbar_mux_001.vho,VHDL,,de2_70_cmd_xbar_mux_001,false
de2_70/simulation/submodules/de2_70_cmd_xbar_mux_003.vho,VHDL,,de2_70_cmd_xbar_mux_003,false
de2_70/simulation/submodules/de2_70_rsp_xbar_demux.vho,VHDL,,de2_70_rsp_xbar_demux,false
de2_70/simulation/submodules/de2_70_rsp_xbar_demux_001.vho,VHDL,,de2_70_rsp_xbar_demux_001,false
de2_70/simulation/submodules/de2_70_rsp_xbar_demux_002.vho,VHDL,,de2_70_rsp_xbar_demux_002,false
de2_70/simulation/submodules/de2_70_rsp_xbar_demux_003.vho,VHDL,,de2_70_rsp_xbar_demux_003,false
de2_70/simulation/submodules/de2_70_rsp_xbar_mux.vho,VHDL,,de2_70_rsp_xbar_mux,false
de2_70/simulation/submodules/de2_70_rsp_xbar_mux_001.vho,VHDL,,de2_70_rsp_xbar_mux_001,false
de2_70/simulation/submodules/de2_70_rsp_xbar_mux_002.vho,VHDL,,de2_70_rsp_xbar_mux_002,false
de2_70/simulation/submodules/mentor/altera_merlin_width_adapter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_width_adapter,false
de2_70/simulation/submodules/mentor/altera_merlin_address_alignment.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_width_adapter,false
de2_70/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_width_adapter,false
de2_70/simulation/submodules/aldec/altera_merlin_width_adapter.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_width_adapter,false
de2_70/simulation/submodules/aldec/altera_merlin_address_alignment.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_width_adapter,false
de2_70/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_width_adapter,false
de2_70/simulation/submodules/de2_70_irq_mapper.vho,VHDL,,de2_70_irq_mapper,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
de2_70.Clock_Signals,de2_70_Clock_Signals
de2_70.nios2_processor,de2_70_nios2_processor
de2_70.Dual_Clock_FIFO,de2_70_Dual_Clock_FIFO
de2_70.Pixel_Buffer_DMA,de2_70_Pixel_Buffer_DMA
de2_70.Video_RGB_Resampler_1,de2_70_Video_RGB_Resampler_1
de2_70.VGA_Controller,de2_70_VGA_Controller
de2_70.Video_Scaler_1,de2_70_Video_Scaler_1
de2_70.Pixel_Buffer,de2_70_Pixel_Buffer
de2_70.sdram,de2_70_sdram
de2_70.timer,de2_70_timer
de2_70.jtag_uart,de2_70_jtag_uart
de2_70.sysid_qsys,de2_70_sysid_qsys
de2_70.AV_Config,de2_70_AV_Config
de2_70.Video_In_Decoder,de2_70_Video_In_Decoder
de2_70.Video_Bayer_Pattern_Resampler,de2_70_Video_Bayer_Pattern_Resampler
de2_70.Video_Clipper,de2_70_Video_Clipper
de2_70.Video_Scaler_0,de2_70_Video_Scaler_0
de2_70.Video_RGB_Resampler_0,de2_70_Video_RGB_Resampler_0
de2_70.Video_DMA,de2_70_Video_DMA
de2_70.nios2_processor_instruction_master_translator,altera_merlin_master_translator
de2_70.nios2_processor_data_master_translator,altera_merlin_master_translator
de2_70.Pixel_Buffer_DMA_avalon_pixel_dma_master_translator,altera_merlin_master_translator
de2_70.Video_DMA_avalon_dma_master_translator,altera_merlin_master_translator
de2_70.nios2_processor_instruction_master_translator,altera_merlin_master_translator
de2_70.nios2_processor_data_master_translator,altera_merlin_master_translator
de2_70.Pixel_Buffer_DMA_avalon_pixel_dma_master_translator,altera_merlin_master_translator
de2_70.Video_DMA_avalon_dma_master_translator,altera_merlin_master_translator
de2_70.nios2_processor_jtag_debug_module_translator,altera_merlin_slave_translator
de2_70.sdram_s1_translator,altera_merlin_slave_translator
de2_70.Pixel_Buffer_DMA_avalon_control_slave_translator,altera_merlin_slave_translator
de2_70.Pixel_Buffer_avalon_ssram_slave_translator,altera_merlin_slave_translator
de2_70.timer_s1_translator,altera_merlin_slave_translator
de2_70.jtag_uart_avalon_jtag_slave_translator,altera_merlin_slave_translator
de2_70.sysid_qsys_control_slave_translator,altera_merlin_slave_translator
de2_70.nios2_processor_jtag_debug_module_translator,altera_merlin_slave_translator
de2_70.sdram_s1_translator,altera_merlin_slave_translator
de2_70.Pixel_Buffer_DMA_avalon_control_slave_translator,altera_merlin_slave_translator
de2_70.Pixel_Buffer_avalon_ssram_slave_translator,altera_merlin_slave_translator
de2_70.timer_s1_translator,altera_merlin_slave_translator
de2_70.jtag_uart_avalon_jtag_slave_translator,altera_merlin_slave_translator
de2_70.sysid_qsys_control_slave_translator,altera_merlin_slave_translator
de2_70.nios2_processor_instruction_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
de2_70.nios2_processor_data_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
de2_70.Pixel_Buffer_DMA_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
de2_70.Video_DMA_avalon_dma_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
de2_70.nios2_processor_instruction_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
de2_70.Pixel_Buffer_DMA_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
de2_70.nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
de2_70.sdram_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
de2_70.Pixel_Buffer_DMA_avalon_control_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
de2_70.Pixel_Buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
de2_70.timer_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
de2_70.jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
de2_70.sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
de2_70.nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
de2_70.sdram_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
de2_70.nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
de2_70.Pixel_Buffer_DMA_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
de2_70.timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
de2_70.jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
de2_70.sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
de2_70.sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
de2_70.sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo,de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
de2_70.Pixel_Buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,de2_70_Pixel_Buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
de2_70.addr_router,de2_70_addr_router
de2_70.addr_router_001,de2_70_addr_router_001
de2_70.addr_router_002,de2_70_addr_router_002
de2_70.addr_router_003,de2_70_addr_router_002
de2_70.id_router,de2_70_id_router
de2_70.id_router_001,de2_70_id_router_001
de2_70.id_router_002,de2_70_id_router_002
de2_70.id_router_004,de2_70_id_router_002
de2_70.id_router_005,de2_70_id_router_002
de2_70.id_router_006,de2_70_id_router_002
de2_70.id_router_003,de2_70_id_router_003
de2_70.limiter,altera_merlin_traffic_limiter
de2_70.limiter_001,altera_merlin_traffic_limiter
de2_70.limiter_002,altera_merlin_traffic_limiter
de2_70.limiter,altera_merlin_traffic_limiter
de2_70.limiter_002,altera_merlin_traffic_limiter
de2_70.burst_adapter,altera_merlin_burst_adapter
de2_70.rst_controller,altera_reset_controller
de2_70.rst_controller_001,altera_reset_controller
de2_70.rst_controller_002,altera_reset_controller
de2_70.cmd_xbar_demux,de2_70_cmd_xbar_demux
de2_70.cmd_xbar_demux_001,de2_70_cmd_xbar_demux_001
de2_70.cmd_xbar_demux_002,de2_70_cmd_xbar_demux_002
de2_70.cmd_xbar_demux_003,de2_70_cmd_xbar_demux_003
de2_70.cmd_xbar_mux,de2_70_cmd_xbar_mux
de2_70.cmd_xbar_mux_001,de2_70_cmd_xbar_mux_001
de2_70.cmd_xbar_mux_003,de2_70_cmd_xbar_mux_003
de2_70.rsp_xbar_demux,de2_70_rsp_xbar_demux
de2_70.rsp_xbar_demux_001,de2_70_rsp_xbar_demux_001
de2_70.rsp_xbar_demux_002,de2_70_rsp_xbar_demux_002
de2_70.rsp_xbar_demux_004,de2_70_rsp_xbar_demux_002
de2_70.rsp_xbar_demux_005,de2_70_rsp_xbar_demux_002
de2_70.rsp_xbar_demux_006,de2_70_rsp_xbar_demux_002
de2_70.rsp_xbar_demux_003,de2_70_rsp_xbar_demux_003
de2_70.rsp_xbar_mux,de2_70_rsp_xbar_mux
de2_70.rsp_xbar_mux_001,de2_70_rsp_xbar_mux_001
de2_70.rsp_xbar_mux_002,de2_70_rsp_xbar_mux_002
de2_70.rsp_xbar_mux_003,de2_70_rsp_xbar_mux_002
de2_70.width_adapter,altera_merlin_width_adapter
de2_70.width_adapter_001,altera_merlin_width_adapter
de2_70.width_adapter_002,altera_merlin_width_adapter
de2_70.width_adapter_003,altera_merlin_width_adapter
de2_70.width_adapter_004,altera_merlin_width_adapter
de2_70.width_adapter_005,altera_merlin_width_adapter
de2_70.width_adapter_006,altera_merlin_width_adapter
de2_70.width_adapter_007,altera_merlin_width_adapter
de2_70.width_adapter_008,altera_merlin_width_adapter
de2_70.width_adapter_009,altera_merlin_width_adapter
de2_70.width_adapter_010,altera_merlin_width_adapter
de2_70.width_adapter_011,altera_merlin_width_adapter
de2_70.width_adapter,altera_merlin_width_adapter
de2_70.width_adapter_002,altera_merlin_width_adapter
de2_70.width_adapter_003,altera_merlin_width_adapter
de2_70.width_adapter_006,altera_merlin_width_adapter
de2_70.width_adapter_008,altera_merlin_width_adapter
de2_70.width_adapter_010,altera_merlin_width_adapter
de2_70.irq_mapper,de2_70_irq_mapper
