Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Mar 26 23:00:01 2018
| Host         : DESKTOP-3K8SHCA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              19 |            6 |
| Yes          | No                    | No                     |               4 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------+-----------------------------+------------------------+------------------+----------------+
|      Clock Signal     |        Enable Signal        |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+-----------------------+-----------------------------+------------------------+------------------+----------------+
|  clk_IBUF_BUFG        |                             |                        |                1 |              2 |
|  clkdivider/clockSlow | display/nibbleIn[3]_i_1_n_0 |                        |                1 |              4 |
|  clkdivider/clockSlow |                             | display/nibbleIn[3]    |                2 |              5 |
|  clkdivider/clockSlow |                             |                        |                2 |              6 |
|  clk_IBUF_BUFG        |                             | clkdivider/clockSlow_1 |                4 |             14 |
+-----------------------+-----------------------------+------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                     1 |
| 5      |                     1 |
| 6      |                     1 |
| 14     |                     1 |
+--------+-----------------------+


