{
  "module_name": "clk-mt8195-vdo0.c",
  "hash_id": "335ab7512222f6367b10649cd97804be86b4f402c2b856be955d83ee8d092626",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/mediatek/clk-mt8195-vdo0.c",
  "human_readable_source": "\n\n\n\n\n#include \"clk-gate.h\"\n#include \"clk-mtk.h\"\n\n#include <dt-bindings/clock/mt8195-clk.h>\n#include <linux/clk-provider.h>\n#include <linux/platform_device.h>\n\nstatic const struct mtk_gate_regs vdo0_0_cg_regs = {\n\t.set_ofs = 0x104,\n\t.clr_ofs = 0x108,\n\t.sta_ofs = 0x100,\n};\n\nstatic const struct mtk_gate_regs vdo0_1_cg_regs = {\n\t.set_ofs = 0x114,\n\t.clr_ofs = 0x118,\n\t.sta_ofs = 0x110,\n};\n\nstatic const struct mtk_gate_regs vdo0_2_cg_regs = {\n\t.set_ofs = 0x124,\n\t.clr_ofs = 0x128,\n\t.sta_ofs = 0x120,\n};\n\n#define GATE_VDO0_0(_id, _name, _parent, _shift)\t\t\t\\\n\tGATE_MTK(_id, _name, _parent, &vdo0_0_cg_regs, _shift, &mtk_clk_gate_ops_setclr)\n\n#define GATE_VDO0_1(_id, _name, _parent, _shift)\t\t\t\\\n\tGATE_MTK(_id, _name, _parent, &vdo0_1_cg_regs, _shift, &mtk_clk_gate_ops_setclr)\n\n#define GATE_VDO0_2(_id, _name, _parent, _shift)\t\t\t\\\n\tGATE_MTK(_id, _name, _parent, &vdo0_2_cg_regs, _shift, &mtk_clk_gate_ops_setclr)\n\n#define GATE_VDO0_2_FLAGS(_id, _name, _parent, _shift, _flags)\t\t\\\n\tGATE_MTK_FLAGS(_id, _name, _parent, &vdo0_2_cg_regs, _shift,\t\\\n\t\t       &mtk_clk_gate_ops_setclr, _flags)\n\nstatic const struct mtk_gate vdo0_clks[] = {\n\t \n\tGATE_VDO0_0(CLK_VDO0_DISP_OVL0, \"vdo0_disp_ovl0\", \"top_vpp\", 0),\n\tGATE_VDO0_0(CLK_VDO0_DISP_COLOR0, \"vdo0_disp_color0\", \"top_vpp\", 2),\n\tGATE_VDO0_0(CLK_VDO0_DISP_COLOR1, \"vdo0_disp_color1\", \"top_vpp\", 3),\n\tGATE_VDO0_0(CLK_VDO0_DISP_CCORR0, \"vdo0_disp_ccorr0\", \"top_vpp\", 4),\n\tGATE_VDO0_0(CLK_VDO0_DISP_CCORR1, \"vdo0_disp_ccorr1\", \"top_vpp\", 5),\n\tGATE_VDO0_0(CLK_VDO0_DISP_AAL0, \"vdo0_disp_aal0\", \"top_vpp\", 6),\n\tGATE_VDO0_0(CLK_VDO0_DISP_AAL1, \"vdo0_disp_aal1\", \"top_vpp\", 7),\n\tGATE_VDO0_0(CLK_VDO0_DISP_GAMMA0, \"vdo0_disp_gamma0\", \"top_vpp\", 8),\n\tGATE_VDO0_0(CLK_VDO0_DISP_GAMMA1, \"vdo0_disp_gamma1\", \"top_vpp\", 9),\n\tGATE_VDO0_0(CLK_VDO0_DISP_DITHER0, \"vdo0_disp_dither0\", \"top_vpp\", 10),\n\tGATE_VDO0_0(CLK_VDO0_DISP_DITHER1, \"vdo0_disp_dither1\", \"top_vpp\", 11),\n\tGATE_VDO0_0(CLK_VDO0_DISP_OVL1, \"vdo0_disp_ovl1\", \"top_vpp\", 16),\n\tGATE_VDO0_0(CLK_VDO0_DISP_WDMA0, \"vdo0_disp_wdma0\", \"top_vpp\", 17),\n\tGATE_VDO0_0(CLK_VDO0_DISP_WDMA1, \"vdo0_disp_wdma1\", \"top_vpp\", 18),\n\tGATE_VDO0_0(CLK_VDO0_DISP_RDMA0, \"vdo0_disp_rdma0\", \"top_vpp\", 19),\n\tGATE_VDO0_0(CLK_VDO0_DISP_RDMA1, \"vdo0_disp_rdma1\", \"top_vpp\", 20),\n\tGATE_VDO0_0(CLK_VDO0_DSI0, \"vdo0_dsi0\", \"top_vpp\", 21),\n\tGATE_VDO0_0(CLK_VDO0_DSI1, \"vdo0_dsi1\", \"top_vpp\", 22),\n\tGATE_VDO0_0(CLK_VDO0_DSC_WRAP0, \"vdo0_dsc_wrap0\", \"top_vpp\", 23),\n\tGATE_VDO0_0(CLK_VDO0_VPP_MERGE0, \"vdo0_vpp_merge0\", \"top_vpp\", 24),\n\tGATE_VDO0_0(CLK_VDO0_DP_INTF0, \"vdo0_dp_intf0\", \"top_vpp\", 25),\n\tGATE_VDO0_0(CLK_VDO0_DISP_MUTEX0, \"vdo0_disp_mutex0\", \"top_vpp\", 26),\n\tGATE_VDO0_0(CLK_VDO0_DISP_IL_ROT0, \"vdo0_disp_il_rot0\", \"top_vpp\", 27),\n\tGATE_VDO0_0(CLK_VDO0_APB_BUS, \"vdo0_apb_bus\", \"top_vpp\", 28),\n\tGATE_VDO0_0(CLK_VDO0_FAKE_ENG0, \"vdo0_fake_eng0\", \"top_vpp\", 29),\n\tGATE_VDO0_0(CLK_VDO0_FAKE_ENG1, \"vdo0_fake_eng1\", \"top_vpp\", 30),\n\t \n\tGATE_VDO0_1(CLK_VDO0_DL_ASYNC0, \"vdo0_dl_async0\", \"top_vpp\", 0),\n\tGATE_VDO0_1(CLK_VDO0_DL_ASYNC1, \"vdo0_dl_async1\", \"top_vpp\", 1),\n\tGATE_VDO0_1(CLK_VDO0_DL_ASYNC2, \"vdo0_dl_async2\", \"top_vpp\", 2),\n\tGATE_VDO0_1(CLK_VDO0_DL_ASYNC3, \"vdo0_dl_async3\", \"top_vpp\", 3),\n\tGATE_VDO0_1(CLK_VDO0_DL_ASYNC4, \"vdo0_dl_async4\", \"top_vpp\", 4),\n\tGATE_VDO0_1(CLK_VDO0_DISP_MONITOR0, \"vdo0_disp_monitor0\", \"top_vpp\", 5),\n\tGATE_VDO0_1(CLK_VDO0_DISP_MONITOR1, \"vdo0_disp_monitor1\", \"top_vpp\", 6),\n\tGATE_VDO0_1(CLK_VDO0_DISP_MONITOR2, \"vdo0_disp_monitor2\", \"top_vpp\", 7),\n\tGATE_VDO0_1(CLK_VDO0_DISP_MONITOR3, \"vdo0_disp_monitor3\", \"top_vpp\", 8),\n\tGATE_VDO0_1(CLK_VDO0_DISP_MONITOR4, \"vdo0_disp_monitor4\", \"top_vpp\", 9),\n\tGATE_VDO0_1(CLK_VDO0_SMI_GALS, \"vdo0_smi_gals\", \"top_vpp\", 10),\n\tGATE_VDO0_1(CLK_VDO0_SMI_COMMON, \"vdo0_smi_common\", \"top_vpp\", 11),\n\tGATE_VDO0_1(CLK_VDO0_SMI_EMI, \"vdo0_smi_emi\", \"top_vpp\", 12),\n\tGATE_VDO0_1(CLK_VDO0_SMI_IOMMU, \"vdo0_smi_iommu\", \"top_vpp\", 13),\n\tGATE_VDO0_1(CLK_VDO0_SMI_LARB, \"vdo0_smi_larb\", \"top_vpp\", 14),\n\tGATE_VDO0_1(CLK_VDO0_SMI_RSI, \"vdo0_smi_rsi\", \"top_vpp\", 15),\n\t \n\tGATE_VDO0_2(CLK_VDO0_DSI0_DSI, \"vdo0_dsi0_dsi\", \"top_dsi_occ\", 0),\n\tGATE_VDO0_2(CLK_VDO0_DSI1_DSI, \"vdo0_dsi1_dsi\", \"top_dsi_occ\", 8),\n\tGATE_VDO0_2_FLAGS(CLK_VDO0_DP_INTF0_DP_INTF, \"vdo0_dp_intf0_dp_intf\",\n\t\t\t  \"top_edp\", 16, CLK_SET_RATE_PARENT),\n};\n\nstatic const struct mtk_clk_desc vdo0_desc = {\n\t.clks = vdo0_clks,\n\t.num_clks = ARRAY_SIZE(vdo0_clks),\n};\n\nstatic const struct platform_device_id clk_mt8195_vdo0_id_table[] = {\n\t{ .name = \"clk-mt8195-vdo0\", .driver_data = (kernel_ulong_t)&vdo0_desc },\n\t{   }\n};\nMODULE_DEVICE_TABLE(platform, clk_mt8195_vdo0_id_table);\n\nstatic struct platform_driver clk_mt8195_vdo0_drv = {\n\t.probe = mtk_clk_pdev_probe,\n\t.remove_new = mtk_clk_pdev_remove,\n\t.driver = {\n\t\t.name = \"clk-mt8195-vdo0\",\n\t},\n\t.id_table = clk_mt8195_vdo0_id_table,\n};\nmodule_platform_driver(clk_mt8195_vdo0_drv);\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}