<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeTLA: gpu::xetla::group::brgemm_t&lt; compute_policy_default_fpu&lt; compute_attr_, perf_tuning_knob_, gpu_arch::Xe &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt; Class Template Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">XeTLA<span id="projectnumber">&#160;v0.3.2</span>
   </div>
   <div id="projectbrief">IntelÂ® Xe Templates for Linear Algebra - API Definition Document</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#pub-static-attribs">Static Public Attributes</a> &#124;
<a href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___0032dd0d97e1f3e6f5c9bc4c8b5ac40c7f.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">gpu::xetla::group::brgemm_t&lt; compute_policy_default_fpu&lt; compute_attr_, perf_tuning_knob_, gpu_arch::Xe &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt; Class Template Reference<span class="mlabels"><span class="mlabel">abstract</span></span><div class="ingroups"><a class="el" href="group__xetla__brgemm.html">XeTLA BRGEMM</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Is the brgemm functor for Xe architecture and vector engine.  
 <a href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="default__fpu__xe_8hpp_source.html">default_fpu_xe.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___090dc711a7784dd6c98fd990032c93cff.html">arguments_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Arguments for brgemm.  <a href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___090dc711a7784dd6c98fd990032c93cff.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-types" name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a513156c99909a7e5656b56273a77e0c1"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#a513156c99909a7e5656b56273a77e0c1">mem_desc_a_t</a> = mem_desc_a_t_</td></tr>
<tr class="separator:a513156c99909a7e5656b56273a77e0c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acac9265287583916d2b1770abfd163c8"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#acac9265287583916d2b1770abfd163c8">mem_desc_b_t</a> = mem_desc_b_t_</td></tr>
<tr class="separator:acac9265287583916d2b1770abfd163c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff85bbfa9de6071cd5ab55500d43b865"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#aff85bbfa9de6071cd5ab55500d43b865">tile_shape</a> = tile_shape_</td></tr>
<tr class="separator:aff85bbfa9de6071cd5ab55500d43b865"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ec94c8d978a798d22e599bb3d4f761b"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#a6ec94c8d978a798d22e599bb3d4f761b">pre_processing_t</a> = pre_processing_t_</td></tr>
<tr class="separator:a6ec94c8d978a798d22e599bb3d4f761b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e56736c3b8697fd751fbeaa7b40bfd7"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#a9e56736c3b8697fd751fbeaa7b40bfd7">compute_policy</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__fpu.html">compute_policy_default_fpu</a>&lt; compute_attr_, perf_tuning_knob_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a9e56736c3b8697fd751fbeaa7b40bfd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea2ef685c349a4f2f278be3dfaf63e3e"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#aea2ef685c349a4f2f278be3dfaf63e3e">work_group_t</a> = typename tile_shape::work_group_t</td></tr>
<tr class="separator:aea2ef685c349a4f2f278be3dfaf63e3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c951efea24162ec06e91e8eace31839"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#a0c951efea24162ec06e91e8eace31839">matAcc_tile_desc_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt; tile_size_x_c, tile_size_y_c, block_size_x_b, block_size_y_a, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a> &gt;</td></tr>
<tr class="separator:a0c951efea24162ec06e91e8eace31839"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a796fbeafa594a1df6170e28b769c277a"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#a796fbeafa594a1df6170e28b769c277a">matAcc_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt; dtype_mma_acc, <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#a0c951efea24162ec06e91e8eace31839">matAcc_tile_desc_t</a> &gt;</td></tr>
<tr class="separator:a796fbeafa594a1df6170e28b769c277a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad489f0724730ba551331473f7ede16fa"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#ad489f0724730ba551331473f7ede16fa">pre_processing_arg_t</a> = typename pre_processing_t::arguments_t</td></tr>
<tr class="separator:ad489f0724730ba551331473f7ede16fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:aa00777498a5aa2789ee66ab6e16599a0"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#aa00777498a5aa2789ee66ab6e16599a0">XETLA_MARKER</a> (&quot;This release function will wait until all the  r/w and nbarrier &quot; &quot;id used in this brgemm have been committed. By default, it will &quot; &quot;use barrier_id 0 to do the entire workgroup sync if wg_size &gt; 1. &quot; &quot;If you call this function, please <a class="el" href="01__basic__gemm_2CMakeLists_8txt.html#a0eb99194aa17186b6b1e9f7f480a2a37">set</a> a free barrier id or make &quot; &quot;sure barrier_id 0 is not being occupied and you need to allocate &quot; &quot;one more barrier count in addition to the brgemm barrier counts.&quot;) <a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> static void release(uint8_t nbarrier_id=0)</td></tr>
<tr class="separator:aa00777498a5aa2789ee66ab6e16599a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fa7254e60589035f4e91b55a4dfb07a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <a class="el" href="group__xetla__core.html#gafb2a0442e367d71b79a2f932d0d39c8b">KERNEL_FUNC</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#a7fa7254e60589035f4e91b55a4dfb07a">operator()</a> (<a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#aea2ef685c349a4f2f278be3dfaf63e3e">work_group_t</a> &amp;g, <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#a796fbeafa594a1df6170e28b769c277a">matAcc_t</a> &amp;matAcc, arguments_t args, uint32_t slm_base=0, uint32_t nbarrier_base=0)</td></tr>
<tr class="memdesc:a7fa7254e60589035f4e91b55a4dfb07a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main execution function for brgemm.  <a href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#a7fa7254e60589035f4e91b55a4dfb07a">More...</a><br /></td></tr>
<tr class="separator:a7fa7254e60589035f4e91b55a4dfb07a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-static-methods" name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:a679f5bea1ee98ba11d9dfda3f3e63554"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#a679f5bea1ee98ba11d9dfda3f3e63554">get_matC_offset_x</a> (<a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#aea2ef685c349a4f2f278be3dfaf63e3e">work_group_t</a> &amp;g)</td></tr>
<tr class="memdesc:a679f5bea1ee98ba11d9dfda3f3e63554"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the subgroup-level tile offset x.  <a href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#a679f5bea1ee98ba11d9dfda3f3e63554">More...</a><br /></td></tr>
<tr class="separator:a679f5bea1ee98ba11d9dfda3f3e63554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accdf291e3782e46bf7954561a5520d11"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#accdf291e3782e46bf7954561a5520d11">get_matC_offset_y</a> (<a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#aea2ef685c349a4f2f278be3dfaf63e3e">work_group_t</a> &amp;g)</td></tr>
<tr class="memdesc:accdf291e3782e46bf7954561a5520d11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the subgroup-level tile offset y.  <a href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#accdf291e3782e46bf7954561a5520d11">More...</a><br /></td></tr>
<tr class="separator:accdf291e3782e46bf7954561a5520d11"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-static-attribs" name="pub-static-attribs"></a>
Static Public Attributes</h2></td></tr>
<tr class="memitem:aa3caf3b3358d63898f600bd7fd11ece1"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#aa3caf3b3358d63898f600bd7fd11ece1">k_stride</a> = compute_policy::k_stride</td></tr>
<tr class="separator:aa3caf3b3358d63898f600bd7fd11ece1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a295e46edc6662f214e05fd6cac6b417f"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#a295e46edc6662f214e05fd6cac6b417f">wg_tile_m</a> = tile_shape::wg_tile_size_y</td></tr>
<tr class="separator:a295e46edc6662f214e05fd6cac6b417f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07d2ecc29a338a95d2abd2369530f65f"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#a07d2ecc29a338a95d2abd2369530f65f">wg_tile_n</a> = tile_shape::wg_tile_size_x</td></tr>
<tr class="separator:a07d2ecc29a338a95d2abd2369530f65f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80585cee12922b4617b2d38420ac5ac5"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#a80585cee12922b4617b2d38420ac5ac5">sg_tile_m</a> = tile_shape::sg_tile_size_y</td></tr>
<tr class="separator:a80585cee12922b4617b2d38420ac5ac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49a3f01cbc57dc27bc7d473ac9cf6c79"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#a49a3f01cbc57dc27bc7d473ac9cf6c79">sg_tile_n</a> = tile_shape::sg_tile_size_x</td></tr>
<tr class="separator:a49a3f01cbc57dc27bc7d473ac9cf6c79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bfe052445f6feba9faa5c46c12bac1b"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#a0bfe052445f6feba9faa5c46c12bac1b">wg_size_x</a> = tile_shape::wg_size_x</td></tr>
<tr class="separator:a0bfe052445f6feba9faa5c46c12bac1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e1dd727afd401408c07f6875322775c"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#a9e1dd727afd401408c07f6875322775c">wg_size_y</a> = tile_shape::wg_size_y</td></tr>
<tr class="separator:a9e1dd727afd401408c07f6875322775c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a605177bdb1012d06856fc9e410e2852b"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#a605177bdb1012d06856fc9e410e2852b">arch_tag</a> = compute_policy::arch_tag</td></tr>
<tr class="separator:a605177bdb1012d06856fc9e410e2852b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad74a40a4bebb45ef5bf41fa441bf9689"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#ad74a40a4bebb45ef5bf41fa441bf9689">barrier_count</a> = enable_periodic_sync ? barrier_count_x + barrier_count_y : 0</td></tr>
<tr class="separator:ad74a40a4bebb45ef5bf41fa441bf9689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11c9c2aed9f7dce54648ed0ad5e9c02e"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#a11c9c2aed9f7dce54648ed0ad5e9c02e">slm_size</a> = 0</td></tr>
<tr class="separator:a11c9c2aed9f7dce54648ed0ad5e9c02e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83c945ed72a69da3cee81d2c341fb6eb"><td class="memItemLeft" align="right" valign="top">static constexpr bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#a83c945ed72a69da3cee81d2c341fb6eb">is_2d_block_a</a> = matA_payload_t::message_type == <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7af359df7632214793e086fdf1885d5db6">msg_type::block_2d</a></td></tr>
<tr class="separator:a83c945ed72a69da3cee81d2c341fb6eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4783eaf396c9374bc91c709dba4e031"><td class="memItemLeft" align="right" valign="top">static constexpr bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#aa4783eaf396c9374bc91c709dba4e031">is_2d_block_b</a> = matB_payload_t::message_type == <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7af359df7632214793e086fdf1885d5db6">msg_type::block_2d</a></td></tr>
<tr class="separator:aa4783eaf396c9374bc91c709dba4e031"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><div class="compoundTemplParams">template&lt;typename compute_attr_, typename perf_tuning_knob_, typename tile_shape_, typename mem_desc_a_t_, typename mem_desc_b_t_, typename pre_processing_t_&gt;<br />
class gpu::xetla::group::brgemm_t&lt; compute_policy_default_fpu&lt; compute_attr_, perf_tuning_knob_, gpu_arch::Xe &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;</div><p >Is the brgemm functor for Xe architecture and vector engine. </p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a id="a9e56736c3b8697fd751fbeaa7b40bfd7" name="a9e56736c3b8697fd751fbeaa7b40bfd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e56736c3b8697fd751fbeaa7b40bfd7">&#9670;&#160;</a></span>compute_policy</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename compute_attr_ , typename perf_tuning_knob_ , typename tile_shape_ , typename mem_desc_a_t_ , typename mem_desc_b_t_ , typename pre_processing_t_ &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">gpu::xetla::group::brgemm_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__fpu.html">compute_policy_default_fpu</a>&lt; compute_attr_, perf_tuning_knob_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::compute_policy =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__fpu.html">compute_policy_default_fpu</a>&lt;compute_attr_, perf_tuning_knob_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a796fbeafa594a1df6170e28b769c277a" name="a796fbeafa594a1df6170e28b769c277a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a796fbeafa594a1df6170e28b769c277a">&#9670;&#160;</a></span>matAcc_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename compute_attr_ , typename perf_tuning_knob_ , typename tile_shape_ , typename mem_desc_a_t_ , typename mem_desc_b_t_ , typename pre_processing_t_ &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">gpu::xetla::group::brgemm_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__fpu.html">compute_policy_default_fpu</a>&lt; compute_attr_, perf_tuning_knob_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::matAcc_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt;dtype_mma_acc, <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#a0c951efea24162ec06e91e8eace31839">matAcc_tile_desc_t</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c951efea24162ec06e91e8eace31839" name="a0c951efea24162ec06e91e8eace31839"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c951efea24162ec06e91e8eace31839">&#9670;&#160;</a></span>matAcc_tile_desc_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename compute_attr_ , typename perf_tuning_knob_ , typename tile_shape_ , typename mem_desc_a_t_ , typename mem_desc_b_t_ , typename pre_processing_t_ &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">gpu::xetla::group::brgemm_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__fpu.html">compute_policy_default_fpu</a>&lt; compute_attr_, perf_tuning_knob_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::matAcc_tile_desc_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt;tile_size_x_c, tile_size_y_c, block_size_x_b, block_size_y_a, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a513156c99909a7e5656b56273a77e0c1" name="a513156c99909a7e5656b56273a77e0c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a513156c99909a7e5656b56273a77e0c1">&#9670;&#160;</a></span>mem_desc_a_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename compute_attr_ , typename perf_tuning_knob_ , typename tile_shape_ , typename mem_desc_a_t_ , typename mem_desc_b_t_ , typename pre_processing_t_ &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">gpu::xetla::group::brgemm_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__fpu.html">compute_policy_default_fpu</a>&lt; compute_attr_, perf_tuning_knob_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::mem_desc_a_t =  mem_desc_a_t_</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acac9265287583916d2b1770abfd163c8" name="acac9265287583916d2b1770abfd163c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acac9265287583916d2b1770abfd163c8">&#9670;&#160;</a></span>mem_desc_b_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename compute_attr_ , typename perf_tuning_knob_ , typename tile_shape_ , typename mem_desc_a_t_ , typename mem_desc_b_t_ , typename pre_processing_t_ &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">gpu::xetla::group::brgemm_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__fpu.html">compute_policy_default_fpu</a>&lt; compute_attr_, perf_tuning_knob_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::mem_desc_b_t =  mem_desc_b_t_</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad489f0724730ba551331473f7ede16fa" name="ad489f0724730ba551331473f7ede16fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad489f0724730ba551331473f7ede16fa">&#9670;&#160;</a></span>pre_processing_arg_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename compute_attr_ , typename perf_tuning_knob_ , typename tile_shape_ , typename mem_desc_a_t_ , typename mem_desc_b_t_ , typename pre_processing_t_ &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">gpu::xetla::group::brgemm_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__fpu.html">compute_policy_default_fpu</a>&lt; compute_attr_, perf_tuning_knob_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::pre_processing_arg_t =  typename pre_processing_t::arguments_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ec94c8d978a798d22e599bb3d4f761b" name="a6ec94c8d978a798d22e599bb3d4f761b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ec94c8d978a798d22e599bb3d4f761b">&#9670;&#160;</a></span>pre_processing_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename compute_attr_ , typename perf_tuning_knob_ , typename tile_shape_ , typename mem_desc_a_t_ , typename mem_desc_b_t_ , typename pre_processing_t_ &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">gpu::xetla::group::brgemm_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__fpu.html">compute_policy_default_fpu</a>&lt; compute_attr_, perf_tuning_knob_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::pre_processing_t =  pre_processing_t_</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff85bbfa9de6071cd5ab55500d43b865" name="aff85bbfa9de6071cd5ab55500d43b865"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff85bbfa9de6071cd5ab55500d43b865">&#9670;&#160;</a></span>tile_shape</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename compute_attr_ , typename perf_tuning_knob_ , typename tile_shape_ , typename mem_desc_a_t_ , typename mem_desc_b_t_ , typename pre_processing_t_ &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">gpu::xetla::group::brgemm_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__fpu.html">compute_policy_default_fpu</a>&lt; compute_attr_, perf_tuning_knob_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::tile_shape =  tile_shape_</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea2ef685c349a4f2f278be3dfaf63e3e" name="aea2ef685c349a4f2f278be3dfaf63e3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea2ef685c349a4f2f278be3dfaf63e3e">&#9670;&#160;</a></span>work_group_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename compute_attr_ , typename perf_tuning_knob_ , typename tile_shape_ , typename mem_desc_a_t_ , typename mem_desc_b_t_ , typename pre_processing_t_ &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">gpu::xetla::group::brgemm_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__fpu.html">compute_policy_default_fpu</a>&lt; compute_attr_, perf_tuning_knob_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::work_group_t =  typename tile_shape::work_group_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a679f5bea1ee98ba11d9dfda3f3e63554" name="a679f5bea1ee98ba11d9dfda3f3e63554"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a679f5bea1ee98ba11d9dfda3f3e63554">&#9670;&#160;</a></span>get_matC_offset_x()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename compute_attr_ , typename perf_tuning_knob_ , typename tile_shape_ , typename mem_desc_a_t_ , typename mem_desc_b_t_ , typename pre_processing_t_ &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> int <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">gpu::xetla::group::brgemm_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__fpu.html">compute_policy_default_fpu</a>&lt; compute_attr_, perf_tuning_knob_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::get_matC_offset_x </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#aea2ef685c349a4f2f278be3dfaf63e3e">work_group_t</a> &amp;&#160;</td>
          <td class="paramname"><em>g</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Gets the subgroup-level tile offset x. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">g</td><td>Is the workgroup of the current tile. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Subgroup-level tile offset x. </dd></dl>

</div>
</div>
<a id="accdf291e3782e46bf7954561a5520d11" name="accdf291e3782e46bf7954561a5520d11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accdf291e3782e46bf7954561a5520d11">&#9670;&#160;</a></span>get_matC_offset_y()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename compute_attr_ , typename perf_tuning_knob_ , typename tile_shape_ , typename mem_desc_a_t_ , typename mem_desc_b_t_ , typename pre_processing_t_ &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> int <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">gpu::xetla::group::brgemm_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__fpu.html">compute_policy_default_fpu</a>&lt; compute_attr_, perf_tuning_knob_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::get_matC_offset_y </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#aea2ef685c349a4f2f278be3dfaf63e3e">work_group_t</a> &amp;&#160;</td>
          <td class="paramname"><em>g</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Gets the subgroup-level tile offset y. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">g</td><td>Is the workgroup of the current tile. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Subgroup-level tile offset y. </dd></dl>

</div>
</div>
<a id="a7fa7254e60589035f4e91b55a4dfb07a" name="a7fa7254e60589035f4e91b55a4dfb07a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fa7254e60589035f4e91b55a4dfb07a">&#9670;&#160;</a></span>operator()()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename compute_attr_ , typename perf_tuning_knob_ , typename tile_shape_ , typename mem_desc_a_t_ , typename mem_desc_b_t_ , typename pre_processing_t_ &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <a class="el" href="group__xetla__core.html#gafb2a0442e367d71b79a2f932d0d39c8b">KERNEL_FUNC</a> void <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">gpu::xetla::group::brgemm_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__fpu.html">compute_policy_default_fpu</a>&lt; compute_attr_, perf_tuning_knob_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::operator() </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#aea2ef685c349a4f2f278be3dfaf63e3e">work_group_t</a> &amp;&#160;</td>
          <td class="paramname"><em>g</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#a796fbeafa594a1df6170e28b769c277a">matAcc_t</a> &amp;&#160;</td>
          <td class="paramname"><em>matAcc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">arguments_t&#160;</td>
          <td class="paramname"><em>args</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>slm_base</em> = <code>0</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>nbarrier_base</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Main execution function for brgemm. </p>
<p >The basic process is load data -&gt; matrix multiply. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">g</td><td>Is the workgroup of the current tile. </td></tr>
    <tr><td class="paramname">matAcc</td><td>Is the reference of the accumulation buffer. </td></tr>
    <tr><td class="paramname">args</td><td>Is the brgemm::arguments_t. </td></tr>
    <tr><td class="paramname">slm_base</td><td>Is the slm base address. </td></tr>
    <tr><td class="paramname">nbarrier_base</td><td>Is the named barrier base. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aa00777498a5aa2789ee66ab6e16599a0" name="aa00777498a5aa2789ee66ab6e16599a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa00777498a5aa2789ee66ab6e16599a0">&#9670;&#160;</a></span>XETLA_MARKER()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename compute_attr_ , typename perf_tuning_knob_ , typename tile_shape_ , typename mem_desc_a_t_ , typename mem_desc_b_t_ , typename pre_processing_t_ &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">gpu::xetla::group::brgemm_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__fpu.html">compute_policy_default_fpu</a>&lt; compute_attr_, perf_tuning_knob_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::XETLA_MARKER </td>
          <td>(</td>
          <td class="paramtype">&quot;This release function will wait until all the r/w and nbarrier &quot; &quot;id used in this brgemm have been committed. By&#160;</td>
          <td class="paramname"><em>default</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">it will &quot; &quot;use barrier_id 0 to do the entire workgroup sync if&#160;</td>
          <td class="paramname"><em>wg_size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">1. &quot; &quot;If you call this&#160;</td>
          <td class="paramname"><em>function</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">please <a class="el" href="01__basic__gemm_2CMakeLists_8txt.html#a0eb99194aa17186b6b1e9f7f480a2a37">set</a> a free barrier id or make &quot; &quot;sure barrier_id 0 is not being occupied and you need to allocate &quot; &quot;one more barrier count in addition to the brgemm barrier counts.&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a605177bdb1012d06856fc9e410e2852b" name="a605177bdb1012d06856fc9e410e2852b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a605177bdb1012d06856fc9e410e2852b">&#9670;&#160;</a></span>arch_tag</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename compute_attr_ , typename perf_tuning_knob_ , typename tile_shape_ , typename mem_desc_a_t_ , typename mem_desc_b_t_ , typename pre_processing_t_ &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">gpu::xetla::group::brgemm_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__fpu.html">compute_policy_default_fpu</a>&lt; compute_attr_, perf_tuning_knob_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::arch_tag = compute_policy::arch_tag</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ad74a40a4bebb45ef5bf41fa441bf9689" name="ad74a40a4bebb45ef5bf41fa441bf9689"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad74a40a4bebb45ef5bf41fa441bf9689">&#9670;&#160;</a></span>barrier_count</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename compute_attr_ , typename perf_tuning_knob_ , typename tile_shape_ , typename mem_desc_a_t_ , typename mem_desc_b_t_ , typename pre_processing_t_ &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">gpu::xetla::group::brgemm_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__fpu.html">compute_policy_default_fpu</a>&lt; compute_attr_, perf_tuning_knob_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::barrier_count = enable_periodic_sync ? barrier_count_x + barrier_count_y : 0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a83c945ed72a69da3cee81d2c341fb6eb" name="a83c945ed72a69da3cee81d2c341fb6eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83c945ed72a69da3cee81d2c341fb6eb">&#9670;&#160;</a></span>is_2d_block_a</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename compute_attr_ , typename perf_tuning_knob_ , typename tile_shape_ , typename mem_desc_a_t_ , typename mem_desc_b_t_ , typename pre_processing_t_ &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr bool <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">gpu::xetla::group::brgemm_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__fpu.html">compute_policy_default_fpu</a>&lt; compute_attr_, perf_tuning_knob_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::is_2d_block_a = matA_payload_t::message_type == <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7af359df7632214793e086fdf1885d5db6">msg_type::block_2d</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4783eaf396c9374bc91c709dba4e031" name="aa4783eaf396c9374bc91c709dba4e031"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4783eaf396c9374bc91c709dba4e031">&#9670;&#160;</a></span>is_2d_block_b</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename compute_attr_ , typename perf_tuning_knob_ , typename tile_shape_ , typename mem_desc_a_t_ , typename mem_desc_b_t_ , typename pre_processing_t_ &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr bool <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">gpu::xetla::group::brgemm_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__fpu.html">compute_policy_default_fpu</a>&lt; compute_attr_, perf_tuning_knob_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::is_2d_block_b = matB_payload_t::message_type == <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7af359df7632214793e086fdf1885d5db6">msg_type::block_2d</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3caf3b3358d63898f600bd7fd11ece1" name="aa3caf3b3358d63898f600bd7fd11ece1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3caf3b3358d63898f600bd7fd11ece1">&#9670;&#160;</a></span>k_stride</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename compute_attr_ , typename perf_tuning_knob_ , typename tile_shape_ , typename mem_desc_a_t_ , typename mem_desc_b_t_ , typename pre_processing_t_ &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">gpu::xetla::group::brgemm_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__fpu.html">compute_policy_default_fpu</a>&lt; compute_attr_, perf_tuning_knob_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::k_stride = compute_policy::k_stride</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a80585cee12922b4617b2d38420ac5ac5" name="a80585cee12922b4617b2d38420ac5ac5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80585cee12922b4617b2d38420ac5ac5">&#9670;&#160;</a></span>sg_tile_m</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename compute_attr_ , typename perf_tuning_knob_ , typename tile_shape_ , typename mem_desc_a_t_ , typename mem_desc_b_t_ , typename pre_processing_t_ &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">gpu::xetla::group::brgemm_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__fpu.html">compute_policy_default_fpu</a>&lt; compute_attr_, perf_tuning_knob_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::sg_tile_m = tile_shape::sg_tile_size_y</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a49a3f01cbc57dc27bc7d473ac9cf6c79" name="a49a3f01cbc57dc27bc7d473ac9cf6c79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49a3f01cbc57dc27bc7d473ac9cf6c79">&#9670;&#160;</a></span>sg_tile_n</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename compute_attr_ , typename perf_tuning_knob_ , typename tile_shape_ , typename mem_desc_a_t_ , typename mem_desc_b_t_ , typename pre_processing_t_ &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">gpu::xetla::group::brgemm_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__fpu.html">compute_policy_default_fpu</a>&lt; compute_attr_, perf_tuning_knob_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::sg_tile_n = tile_shape::sg_tile_size_x</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a11c9c2aed9f7dce54648ed0ad5e9c02e" name="a11c9c2aed9f7dce54648ed0ad5e9c02e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11c9c2aed9f7dce54648ed0ad5e9c02e">&#9670;&#160;</a></span>slm_size</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename compute_attr_ , typename perf_tuning_knob_ , typename tile_shape_ , typename mem_desc_a_t_ , typename mem_desc_b_t_ , typename pre_processing_t_ &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">gpu::xetla::group::brgemm_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__fpu.html">compute_policy_default_fpu</a>&lt; compute_attr_, perf_tuning_knob_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::slm_size = 0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a0bfe052445f6feba9faa5c46c12bac1b" name="a0bfe052445f6feba9faa5c46c12bac1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bfe052445f6feba9faa5c46c12bac1b">&#9670;&#160;</a></span>wg_size_x</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename compute_attr_ , typename perf_tuning_knob_ , typename tile_shape_ , typename mem_desc_a_t_ , typename mem_desc_b_t_ , typename pre_processing_t_ &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">gpu::xetla::group::brgemm_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__fpu.html">compute_policy_default_fpu</a>&lt; compute_attr_, perf_tuning_knob_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::wg_size_x = tile_shape::wg_size_x</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a9e1dd727afd401408c07f6875322775c" name="a9e1dd727afd401408c07f6875322775c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e1dd727afd401408c07f6875322775c">&#9670;&#160;</a></span>wg_size_y</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename compute_attr_ , typename perf_tuning_knob_ , typename tile_shape_ , typename mem_desc_a_t_ , typename mem_desc_b_t_ , typename pre_processing_t_ &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">gpu::xetla::group::brgemm_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__fpu.html">compute_policy_default_fpu</a>&lt; compute_attr_, perf_tuning_knob_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::wg_size_y = tile_shape::wg_size_y</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a295e46edc6662f214e05fd6cac6b417f" name="a295e46edc6662f214e05fd6cac6b417f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a295e46edc6662f214e05fd6cac6b417f">&#9670;&#160;</a></span>wg_tile_m</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename compute_attr_ , typename perf_tuning_knob_ , typename tile_shape_ , typename mem_desc_a_t_ , typename mem_desc_b_t_ , typename pre_processing_t_ &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">gpu::xetla::group::brgemm_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__fpu.html">compute_policy_default_fpu</a>&lt; compute_attr_, perf_tuning_knob_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::wg_tile_m = tile_shape::wg_tile_size_y</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a07d2ecc29a338a95d2abd2369530f65f" name="a07d2ecc29a338a95d2abd2369530f65f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07d2ecc29a338a95d2abd2369530f65f">&#9670;&#160;</a></span>wg_tile_n</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename compute_attr_ , typename perf_tuning_knob_ , typename tile_shape_ , typename mem_desc_a_t_ , typename mem_desc_b_t_ , typename pre_processing_t_ &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">gpu::xetla::group::brgemm_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__fpu.html">compute_policy_default_fpu</a>&lt; compute_attr_, perf_tuning_knob_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::wg_tile_n = tile_shape::wg_tile_size_x</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="namespacegpu.html">gpu</a></li><li class="navelem"><a class="el" href="namespacegpu_1_1xetla.html">xetla</a></li><li class="navelem"><a class="el" href="namespacegpu_1_1xetla_1_1group.html">group</a></li><li class="navelem"><a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html">brgemm_t&lt; compute_policy_default_fpu&lt; compute_attr_, perf_tuning_knob_, gpu_arch::Xe &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5 </li>
  </ul>
</div>
</body>
</html>
