$date
	Thu Nov 13 15:28:37 2025
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module boruss_cpu_debug_tb $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var wire 1 # led_out [7] $end
$var wire 1 $ led_out [6] $end
$var wire 1 % led_out [5] $end
$var wire 1 & led_out [4] $end
$var wire 1 ' led_out [3] $end
$var wire 1 ( led_out [2] $end
$var wire 1 ) led_out [1] $end
$var wire 1 * led_out [0] $end

$scope module uut $end
$var wire 1 + clk $end
$var wire 1 , reset $end
$var wire 1 - pc [7] $end
$var wire 1 . pc [6] $end
$var wire 1 / pc [5] $end
$var wire 1 0 pc [4] $end
$var wire 1 1 pc [3] $end
$var wire 1 2 pc [2] $end
$var wire 1 3 pc [1] $end
$var wire 1 4 pc [0] $end
$var wire 1 5 instruction_addr [7] $end
$var wire 1 6 instruction_addr [6] $end
$var wire 1 7 instruction_addr [5] $end
$var wire 1 8 instruction_addr [4] $end
$var wire 1 9 instruction_addr [3] $end
$var wire 1 : instruction_addr [2] $end
$var wire 1 ; instruction_addr [1] $end
$var wire 1 < instruction_addr [0] $end
$var wire 1 = cpu_state [2] $end
$var wire 1 > cpu_state [1] $end
$var wire 1 ? cpu_state [0] $end
$var wire 1 @ debug_reg_a [7] $end
$var wire 1 A debug_reg_a [6] $end
$var wire 1 B debug_reg_a [5] $end
$var wire 1 C debug_reg_a [4] $end
$var wire 1 D debug_reg_a [3] $end
$var wire 1 E debug_reg_a [2] $end
$var wire 1 F debug_reg_a [1] $end
$var wire 1 G debug_reg_a [0] $end
$var wire 1 H debug_reg_b [7] $end
$var wire 1 I debug_reg_b [6] $end
$var wire 1 J debug_reg_b [5] $end
$var wire 1 K debug_reg_b [4] $end
$var wire 1 L debug_reg_b [3] $end
$var wire 1 M debug_reg_b [2] $end
$var wire 1 N debug_reg_b [1] $end
$var wire 1 O debug_reg_b [0] $end
$var wire 1 P debug_reg_c [7] $end
$var wire 1 Q debug_reg_c [6] $end
$var wire 1 R debug_reg_c [5] $end
$var wire 1 S debug_reg_c [4] $end
$var wire 1 T debug_reg_c [3] $end
$var wire 1 U debug_reg_c [2] $end
$var wire 1 V debug_reg_c [1] $end
$var wire 1 W debug_reg_c [0] $end
$var wire 1 X debug_reg_d [7] $end
$var wire 1 Y debug_reg_d [6] $end
$var wire 1 Z debug_reg_d [5] $end
$var wire 1 [ debug_reg_d [4] $end
$var wire 1 \ debug_reg_d [3] $end
$var wire 1 ] debug_reg_d [2] $end
$var wire 1 ^ debug_reg_d [1] $end
$var wire 1 _ debug_reg_d [0] $end
$var wire 1 # led_out [7] $end
$var wire 1 $ led_out [6] $end
$var wire 1 % led_out [5] $end
$var wire 1 & led_out [4] $end
$var wire 1 ' led_out [3] $end
$var wire 1 ( led_out [2] $end
$var wire 1 ) led_out [1] $end
$var wire 1 * led_out [0] $end
$var reg 26 ` clk_divider [25:0] $end
$var reg 1 a slow_clk $end
$var reg 8 b reg_a [7:0] $end
$var reg 8 c reg_b [7:0] $end
$var reg 8 d reg_c [7:0] $end
$var reg 8 e reg_d [7:0] $end
$var wire 1 f instruction_data [7] $end
$var wire 1 g instruction_data [6] $end
$var wire 1 h instruction_data [5] $end
$var wire 1 i instruction_data [4] $end
$var wire 1 j instruction_data [3] $end
$var wire 1 k instruction_data [2] $end
$var wire 1 l instruction_data [1] $end
$var wire 1 m instruction_data [0] $end
$var wire 1 n memory_data_out [7] $end
$var wire 1 o memory_data_out [6] $end
$var wire 1 p memory_data_out [5] $end
$var wire 1 q memory_data_out [4] $end
$var wire 1 r memory_data_out [3] $end
$var wire 1 s memory_data_out [2] $end
$var wire 1 t memory_data_out [1] $end
$var wire 1 u memory_data_out [0] $end
$var reg 8 v memory_addr [7:0] $end
$var reg 8 w memory_data_in [7:0] $end
$var reg 1 x memory_write_enable $end
$var reg 1 y memory_read_enable $end
$var reg 1 z memory_map_select $end
$var wire 1 { fsm_pc [7] $end
$var wire 1 | fsm_pc [6] $end
$var wire 1 } fsm_pc [5] $end
$var wire 1 ~ fsm_pc [4] $end
$var wire 1 !! fsm_pc [3] $end
$var wire 1 "! fsm_pc [2] $end
$var wire 1 #! fsm_pc [1] $end
$var wire 1 $! fsm_pc [0] $end
$var wire 1 %! fsm_instruction_addr [7] $end
$var wire 1 &! fsm_instruction_addr [6] $end
$var wire 1 '! fsm_instruction_addr [5] $end
$var wire 1 (! fsm_instruction_addr [4] $end
$var wire 1 )! fsm_instruction_addr [3] $end
$var wire 1 *! fsm_instruction_addr [2] $end
$var wire 1 +! fsm_instruction_addr [1] $end
$var wire 1 ,! fsm_instruction_addr [0] $end
$var wire 1 -! current_instruction [7] $end
$var wire 1 .! current_instruction [6] $end
$var wire 1 /! current_instruction [5] $end
$var wire 1 0! current_instruction [4] $end
$var wire 1 1! current_instruction [3] $end
$var wire 1 2! current_instruction [2] $end
$var wire 1 3! current_instruction [1] $end
$var wire 1 4! current_instruction [0] $end
$var wire 1 5! opcode [6] $end
$var wire 1 6! opcode [5] $end
$var wire 1 7! opcode [4] $end
$var wire 1 8! opcode [3] $end
$var wire 1 9! opcode [2] $end
$var wire 1 :! opcode [1] $end
$var wire 1 ;! opcode [0] $end
$var wire 1 <! src_reg [3] $end
$var wire 1 =! src_reg [2] $end
$var wire 1 >! src_reg [1] $end
$var wire 1 ?! src_reg [0] $end
$var wire 1 @! dest_reg [3] $end
$var wire 1 A! dest_reg [2] $end
$var wire 1 B! dest_reg [1] $end
$var wire 1 C! dest_reg [0] $end
$var wire 1 D! execute_jump $end
$var wire 1 E! update_registers $end
$var wire 1 F! update_flags $end
$var wire 1 G! current_state [2] $end
$var wire 1 H! current_state [1] $end
$var wire 1 I! current_state [0] $end
$var wire 1 J! immediate_value [7] $end
$var wire 1 K! immediate_value [6] $end
$var wire 1 L! immediate_value [5] $end
$var wire 1 M! immediate_value [4] $end
$var wire 1 N! immediate_value [3] $end
$var wire 1 O! immediate_value [2] $end
$var wire 1 P! immediate_value [1] $end
$var wire 1 Q! immediate_value [0] $end
$var wire 1 R! is_immediate $end
$var reg 8 S! alu_operand_a [7:0] $end
$var reg 8 T! alu_operand_b [7:0] $end
$var reg 8 U! alu_operation [7:0] $end
$var wire 1 V! alu_result [7] $end
$var wire 1 W! alu_result [6] $end
$var wire 1 X! alu_result [5] $end
$var wire 1 Y! alu_result [4] $end
$var wire 1 Z! alu_result [3] $end
$var wire 1 [! alu_result [2] $end
$var wire 1 \! alu_result [1] $end
$var wire 1 ]! alu_result [0] $end
$var wire 1 ^! alu_zero_flag $end
$var wire 1 _! alu_carry_flag $end
$var wire 1 `! alu_negative_flag $end

$scope module memory_ctrl $end
$var wire 1 a! clk $end
$var wire 1 , reset $end
$var wire 1 %! instruction_address [7] $end
$var wire 1 &! instruction_address [6] $end
$var wire 1 '! instruction_address [5] $end
$var wire 1 (! instruction_address [4] $end
$var wire 1 )! instruction_address [3] $end
$var wire 1 *! instruction_address [2] $end
$var wire 1 +! instruction_address [1] $end
$var wire 1 ,! instruction_address [0] $end
$var wire 1 f instruction_data [7] $end
$var wire 1 g instruction_data [6] $end
$var wire 1 h instruction_data [5] $end
$var wire 1 i instruction_data [4] $end
$var wire 1 j instruction_data [3] $end
$var wire 1 k instruction_data [2] $end
$var wire 1 l instruction_data [1] $end
$var wire 1 m instruction_data [0] $end
$var wire 1 b! data_address [7] $end
$var wire 1 c! data_address [6] $end
$var wire 1 d! data_address [5] $end
$var wire 1 e! data_address [4] $end
$var wire 1 f! data_address [3] $end
$var wire 1 g! data_address [2] $end
$var wire 1 h! data_address [1] $end
$var wire 1 i! data_address [0] $end
$var wire 1 j! data_in [7] $end
$var wire 1 k! data_in [6] $end
$var wire 1 l! data_in [5] $end
$var wire 1 m! data_in [4] $end
$var wire 1 n! data_in [3] $end
$var wire 1 o! data_in [2] $end
$var wire 1 p! data_in [1] $end
$var wire 1 q! data_in [0] $end
$var wire 1 r! data_write_enable $end
$var wire 1 s! data_read_enable $end
$var wire 1 n data_out [7] $end
$var wire 1 o data_out [6] $end
$var wire 1 p data_out [5] $end
$var wire 1 q data_out [4] $end
$var wire 1 r data_out [3] $end
$var wire 1 s data_out [2] $end
$var wire 1 t data_out [1] $end
$var wire 1 u data_out [0] $end
$var wire 1 t! memory_map_select $end
$var wire 1 u! rom_data_out [7] $end
$var wire 1 v! rom_data_out [6] $end
$var wire 1 w! rom_data_out [5] $end
$var wire 1 x! rom_data_out [4] $end
$var wire 1 y! rom_data_out [3] $end
$var wire 1 z! rom_data_out [2] $end
$var wire 1 {! rom_data_out [1] $end
$var wire 1 |! rom_data_out [0] $end
$var wire 1 }! ram_data_out [7] $end
$var wire 1 ~! ram_data_out [6] $end
$var wire 1 !" ram_data_out [5] $end
$var wire 1 "" ram_data_out [4] $end
$var wire 1 #" ram_data_out [3] $end
$var wire 1 $" ram_data_out [2] $end
$var wire 1 %" ram_data_out [1] $end
$var wire 1 &" ram_data_out [0] $end
$var reg 1 '" ram_write_enable $end
$var reg 1 (" ram_read_enable $end

$scope module rom_inst $end
$var wire 1 %! address [7] $end
$var wire 1 &! address [6] $end
$var wire 1 '! address [5] $end
$var wire 1 (! address [4] $end
$var wire 1 )! address [3] $end
$var wire 1 *! address [2] $end
$var wire 1 +! address [1] $end
$var wire 1 ,! address [0] $end
$var reg 8 )" data_out [7:0] $end
$var integer 32 *" i $end
$upscope $end

$scope module ram_inst $end
$var wire 1 a! clk $end
$var wire 1 , reset $end
$var wire 1 b! address [7] $end
$var wire 1 c! address [6] $end
$var wire 1 d! address [5] $end
$var wire 1 e! address [4] $end
$var wire 1 f! address [3] $end
$var wire 1 g! address [2] $end
$var wire 1 h! address [1] $end
$var wire 1 i! address [0] $end
$var wire 1 j! data_in [7] $end
$var wire 1 k! data_in [6] $end
$var wire 1 l! data_in [5] $end
$var wire 1 m! data_in [4] $end
$var wire 1 n! data_in [3] $end
$var wire 1 o! data_in [2] $end
$var wire 1 p! data_in [1] $end
$var wire 1 q! data_in [0] $end
$var wire 1 +" write_enable $end
$var wire 1 ," read_enable $end
$var reg 8 -" data_out [7:0] $end
$var integer 32 ." i $end
$upscope $end
$upscope $end

$scope module fsm_inst $end
$var parameter 3 /" FETCH $end
$var parameter 3 0" DECODE $end
$var parameter 3 1" EXECUTE $end
$var parameter 3 2" WRITEBACK $end
$var parameter 3 3" FETCH_IMM $end
$var parameter 3 4" HALT $end
$var wire 1 5" clk $end
$var wire 1 , reset $end
$var wire 1 f instruction_data [7] $end
$var wire 1 g instruction_data [6] $end
$var wire 1 h instruction_data [5] $end
$var wire 1 i instruction_data [4] $end
$var wire 1 j instruction_data [3] $end
$var wire 1 k instruction_data [2] $end
$var wire 1 l instruction_data [1] $end
$var wire 1 m instruction_data [0] $end
$var wire 1 ^! alu_zero_flag $end
$var wire 1 _! alu_carry_flag $end
$var wire 1 `! alu_negative_flag $end
$var wire 1 V! alu_result [7] $end
$var wire 1 W! alu_result [6] $end
$var wire 1 X! alu_result [5] $end
$var wire 1 Y! alu_result [4] $end
$var wire 1 Z! alu_result [3] $end
$var wire 1 [! alu_result [2] $end
$var wire 1 \! alu_result [1] $end
$var wire 1 ]! alu_result [0] $end
$var reg 3 6" current_state [2:0] $end
$var reg 8 7" pc [7:0] $end
$var reg 8 8" instruction_addr [7:0] $end
$var reg 8 9" current_instruction [7:0] $end
$var reg 7 :" opcode [6:0] $end
$var reg 4 ;" dest_reg [3:0] $end
$var reg 4 <" src_reg [3:0] $end
$var reg 1 =" execute_jump $end
$var reg 1 >" update_registers $end
$var reg 1 ?" update_flags $end
$var reg 8 @" immediate_value_out [7:0] $end
$var reg 1 A" is_immediate_out $end
$var reg 3 B" next_state [2:0] $end
$var reg 8 C" next_pc [7:0] $end
$var reg 8 D" immediate_value [7:0] $end
$var reg 1 E" is_immediate $end
$var reg 1 F" zero_flag $end
$var reg 1 G" carry_flag $end
$var reg 1 H" negative_flag $end
$upscope $end

$scope module alu_inst $end
$var wire 1 I" operand_a [7] $end
$var wire 1 J" operand_a [6] $end
$var wire 1 K" operand_a [5] $end
$var wire 1 L" operand_a [4] $end
$var wire 1 M" operand_a [3] $end
$var wire 1 N" operand_a [2] $end
$var wire 1 O" operand_a [1] $end
$var wire 1 P" operand_a [0] $end
$var wire 1 Q" operand_b [7] $end
$var wire 1 R" operand_b [6] $end
$var wire 1 S" operand_b [5] $end
$var wire 1 T" operand_b [4] $end
$var wire 1 U" operand_b [3] $end
$var wire 1 V" operand_b [2] $end
$var wire 1 W" operand_b [1] $end
$var wire 1 X" operand_b [0] $end
$var wire 1 Y" operation_code [7] $end
$var wire 1 Z" operation_code [6] $end
$var wire 1 [" operation_code [5] $end
$var wire 1 \" operation_code [4] $end
$var wire 1 ]" operation_code [3] $end
$var wire 1 ^" operation_code [2] $end
$var wire 1 _" operation_code [1] $end
$var wire 1 `" operation_code [0] $end
$var reg 8 a" result [7:0] $end
$var reg 1 b" zero_flag $end
$var reg 1 c" carry_flag $end
$var reg 1 d" negative_flag $end
$upscope $end
$var wire 1 + clk $end
$var wire 1 , reset $end
$var wire 1 - pc [7] $end
$var wire 1 . pc [6] $end
$var wire 1 / pc [5] $end
$var wire 1 0 pc [4] $end
$var wire 1 1 pc [3] $end
$var wire 1 2 pc [2] $end
$var wire 1 3 pc [1] $end
$var wire 1 4 pc [0] $end
$var wire 1 5 instruction_addr [7] $end
$var wire 1 6 instruction_addr [6] $end
$var wire 1 7 instruction_addr [5] $end
$var wire 1 8 instruction_addr [4] $end
$var wire 1 9 instruction_addr [3] $end
$var wire 1 : instruction_addr [2] $end
$var wire 1 ; instruction_addr [1] $end
$var wire 1 < instruction_addr [0] $end
$var wire 1 = cpu_state [2] $end
$var wire 1 > cpu_state [1] $end
$var wire 1 ? cpu_state [0] $end
$var wire 1 @ debug_reg_a [7] $end
$var wire 1 A debug_reg_a [6] $end
$var wire 1 B debug_reg_a [5] $end
$var wire 1 C debug_reg_a [4] $end
$var wire 1 D debug_reg_a [3] $end
$var wire 1 E debug_reg_a [2] $end
$var wire 1 F debug_reg_a [1] $end
$var wire 1 G debug_reg_a [0] $end
$var wire 1 H debug_reg_b [7] $end
$var wire 1 I debug_reg_b [6] $end
$var wire 1 J debug_reg_b [5] $end
$var wire 1 K debug_reg_b [4] $end
$var wire 1 L debug_reg_b [3] $end
$var wire 1 M debug_reg_b [2] $end
$var wire 1 N debug_reg_b [1] $end
$var wire 1 O debug_reg_b [0] $end
$var wire 1 P debug_reg_c [7] $end
$var wire 1 Q debug_reg_c [6] $end
$var wire 1 R debug_reg_c [5] $end
$var wire 1 S debug_reg_c [4] $end
$var wire 1 T debug_reg_c [3] $end
$var wire 1 U debug_reg_c [2] $end
$var wire 1 V debug_reg_c [1] $end
$var wire 1 W debug_reg_c [0] $end
$var wire 1 X debug_reg_d [7] $end
$var wire 1 Y debug_reg_d [6] $end
$var wire 1 Z debug_reg_d [5] $end
$var wire 1 [ debug_reg_d [4] $end
$var wire 1 \ debug_reg_d [3] $end
$var wire 1 ] debug_reg_d [2] $end
$var wire 1 ^ debug_reg_d [1] $end
$var wire 1 _ debug_reg_d [0] $end
$var wire 1 # led_out [7] $end
$var wire 1 $ led_out [6] $end
$var wire 1 % led_out [5] $end
$var wire 1 & led_out [4] $end
$var wire 1 ' led_out [3] $end
$var wire 1 ( led_out [2] $end
$var wire 1 ) led_out [1] $end
$var wire 1 * led_out [0] $end
$var wire 1 f instruction_data [7] $end
$var wire 1 g instruction_data [6] $end
$var wire 1 h instruction_data [5] $end
$var wire 1 i instruction_data [4] $end
$var wire 1 j instruction_data [3] $end
$var wire 1 k instruction_data [2] $end
$var wire 1 l instruction_data [1] $end
$var wire 1 m instruction_data [0] $end
$var wire 1 n memory_data_out [7] $end
$var wire 1 o memory_data_out [6] $end
$var wire 1 p memory_data_out [5] $end
$var wire 1 q memory_data_out [4] $end
$var wire 1 r memory_data_out [3] $end
$var wire 1 s memory_data_out [2] $end
$var wire 1 t memory_data_out [1] $end
$var wire 1 u memory_data_out [0] $end
$var wire 1 { fsm_pc [7] $end
$var wire 1 | fsm_pc [6] $end
$var wire 1 } fsm_pc [5] $end
$var wire 1 ~ fsm_pc [4] $end
$var wire 1 !! fsm_pc [3] $end
$var wire 1 "! fsm_pc [2] $end
$var wire 1 #! fsm_pc [1] $end
$var wire 1 $! fsm_pc [0] $end
$var wire 1 %! fsm_instruction_addr [7] $end
$var wire 1 &! fsm_instruction_addr [6] $end
$var wire 1 '! fsm_instruction_addr [5] $end
$var wire 1 (! fsm_instruction_addr [4] $end
$var wire 1 )! fsm_instruction_addr [3] $end
$var wire 1 *! fsm_instruction_addr [2] $end
$var wire 1 +! fsm_instruction_addr [1] $end
$var wire 1 ,! fsm_instruction_addr [0] $end
$var wire 1 -! current_instruction [7] $end
$var wire 1 .! current_instruction [6] $end
$var wire 1 /! current_instruction [5] $end
$var wire 1 0! current_instruction [4] $end
$var wire 1 1! current_instruction [3] $end
$var wire 1 2! current_instruction [2] $end
$var wire 1 3! current_instruction [1] $end
$var wire 1 4! current_instruction [0] $end
$var wire 1 5! opcode [6] $end
$var wire 1 6! opcode [5] $end
$var wire 1 7! opcode [4] $end
$var wire 1 8! opcode [3] $end
$var wire 1 9! opcode [2] $end
$var wire 1 :! opcode [1] $end
$var wire 1 ;! opcode [0] $end
$var wire 1 <! src_reg [3] $end
$var wire 1 =! src_reg [2] $end
$var wire 1 >! src_reg [1] $end
$var wire 1 ?! src_reg [0] $end
$var wire 1 @! dest_reg [3] $end
$var wire 1 A! dest_reg [2] $end
$var wire 1 B! dest_reg [1] $end
$var wire 1 C! dest_reg [0] $end
$var wire 1 D! execute_jump $end
$var wire 1 E! update_registers $end
$var wire 1 F! update_flags $end
$var wire 1 G! current_state [2] $end
$var wire 1 H! current_state [1] $end
$var wire 1 I! current_state [0] $end
$var wire 1 J! immediate_value [7] $end
$var wire 1 K! immediate_value [6] $end
$var wire 1 L! immediate_value [5] $end
$var wire 1 M! immediate_value [4] $end
$var wire 1 N! immediate_value [3] $end
$var wire 1 O! immediate_value [2] $end
$var wire 1 P! immediate_value [1] $end
$var wire 1 Q! immediate_value [0] $end
$var wire 1 R! is_immediate $end
$var wire 1 V! alu_result [7] $end
$var wire 1 W! alu_result [6] $end
$var wire 1 X! alu_result [5] $end
$var wire 1 Y! alu_result [4] $end
$var wire 1 Z! alu_result [3] $end
$var wire 1 [! alu_result [2] $end
$var wire 1 \! alu_result [1] $end
$var wire 1 ]! alu_result [0] $end
$var wire 1 ^! alu_zero_flag $end
$var wire 1 _! alu_carry_flag $end
$var wire 1 `! alu_negative_flag $end
$var wire 1 + clk $end
$var wire 1 , reset $end
$var wire 1 - pc [7] $end
$var wire 1 . pc [6] $end
$var wire 1 / pc [5] $end
$var wire 1 0 pc [4] $end
$var wire 1 1 pc [3] $end
$var wire 1 2 pc [2] $end
$var wire 1 3 pc [1] $end
$var wire 1 4 pc [0] $end
$var wire 1 5 instruction_addr [7] $end
$var wire 1 6 instruction_addr [6] $end
$var wire 1 7 instruction_addr [5] $end
$var wire 1 8 instruction_addr [4] $end
$var wire 1 9 instruction_addr [3] $end
$var wire 1 : instruction_addr [2] $end
$var wire 1 ; instruction_addr [1] $end
$var wire 1 < instruction_addr [0] $end
$var wire 1 = cpu_state [2] $end
$var wire 1 > cpu_state [1] $end
$var wire 1 ? cpu_state [0] $end
$var wire 1 @ debug_reg_a [7] $end
$var wire 1 A debug_reg_a [6] $end
$var wire 1 B debug_reg_a [5] $end
$var wire 1 C debug_reg_a [4] $end
$var wire 1 D debug_reg_a [3] $end
$var wire 1 E debug_reg_a [2] $end
$var wire 1 F debug_reg_a [1] $end
$var wire 1 G debug_reg_a [0] $end
$var wire 1 H debug_reg_b [7] $end
$var wire 1 I debug_reg_b [6] $end
$var wire 1 J debug_reg_b [5] $end
$var wire 1 K debug_reg_b [4] $end
$var wire 1 L debug_reg_b [3] $end
$var wire 1 M debug_reg_b [2] $end
$var wire 1 N debug_reg_b [1] $end
$var wire 1 O debug_reg_b [0] $end
$var wire 1 P debug_reg_c [7] $end
$var wire 1 Q debug_reg_c [6] $end
$var wire 1 R debug_reg_c [5] $end
$var wire 1 S debug_reg_c [4] $end
$var wire 1 T debug_reg_c [3] $end
$var wire 1 U debug_reg_c [2] $end
$var wire 1 V debug_reg_c [1] $end
$var wire 1 W debug_reg_c [0] $end
$var wire 1 X debug_reg_d [7] $end
$var wire 1 Y debug_reg_d [6] $end
$var wire 1 Z debug_reg_d [5] $end
$var wire 1 [ debug_reg_d [4] $end
$var wire 1 \ debug_reg_d [3] $end
$var wire 1 ] debug_reg_d [2] $end
$var wire 1 ^ debug_reg_d [1] $end
$var wire 1 _ debug_reg_d [0] $end
$var wire 1 # led_out [7] $end
$var wire 1 $ led_out [6] $end
$var wire 1 % led_out [5] $end
$var wire 1 & led_out [4] $end
$var wire 1 ' led_out [3] $end
$var wire 1 ( led_out [2] $end
$var wire 1 ) led_out [1] $end
$var wire 1 * led_out [0] $end
$var wire 1 f instruction_data [7] $end
$var wire 1 g instruction_data [6] $end
$var wire 1 h instruction_data [5] $end
$var wire 1 i instruction_data [4] $end
$var wire 1 j instruction_data [3] $end
$var wire 1 k instruction_data [2] $end
$var wire 1 l instruction_data [1] $end
$var wire 1 m instruction_data [0] $end
$var wire 1 n memory_data_out [7] $end
$var wire 1 o memory_data_out [6] $end
$var wire 1 p memory_data_out [5] $end
$var wire 1 q memory_data_out [4] $end
$var wire 1 r memory_data_out [3] $end
$var wire 1 s memory_data_out [2] $end
$var wire 1 t memory_data_out [1] $end
$var wire 1 u memory_data_out [0] $end
$var wire 1 { fsm_pc [7] $end
$var wire 1 | fsm_pc [6] $end
$var wire 1 } fsm_pc [5] $end
$var wire 1 ~ fsm_pc [4] $end
$var wire 1 !! fsm_pc [3] $end
$var wire 1 "! fsm_pc [2] $end
$var wire 1 #! fsm_pc [1] $end
$var wire 1 $! fsm_pc [0] $end
$var wire 1 %! fsm_instruction_addr [7] $end
$var wire 1 &! fsm_instruction_addr [6] $end
$var wire 1 '! fsm_instruction_addr [5] $end
$var wire 1 (! fsm_instruction_addr [4] $end
$var wire 1 )! fsm_instruction_addr [3] $end
$var wire 1 *! fsm_instruction_addr [2] $end
$var wire 1 +! fsm_instruction_addr [1] $end
$var wire 1 ,! fsm_instruction_addr [0] $end
$var wire 1 -! current_instruction [7] $end
$var wire 1 .! current_instruction [6] $end
$var wire 1 /! current_instruction [5] $end
$var wire 1 0! current_instruction [4] $end
$var wire 1 1! current_instruction [3] $end
$var wire 1 2! current_instruction [2] $end
$var wire 1 3! current_instruction [1] $end
$var wire 1 4! current_instruction [0] $end
$var wire 1 5! opcode [6] $end
$var wire 1 6! opcode [5] $end
$var wire 1 7! opcode [4] $end
$var wire 1 8! opcode [3] $end
$var wire 1 9! opcode [2] $end
$var wire 1 :! opcode [1] $end
$var wire 1 ;! opcode [0] $end
$var wire 1 <! src_reg [3] $end
$var wire 1 =! src_reg [2] $end
$var wire 1 >! src_reg [1] $end
$var wire 1 ?! src_reg [0] $end
$var wire 1 @! dest_reg [3] $end
$var wire 1 A! dest_reg [2] $end
$var wire 1 B! dest_reg [1] $end
$var wire 1 C! dest_reg [0] $end
$var wire 1 D! execute_jump $end
$var wire 1 E! update_registers $end
$var wire 1 F! update_flags $end
$var wire 1 G! current_state [2] $end
$var wire 1 H! current_state [1] $end
$var wire 1 I! current_state [0] $end
$var wire 1 J! immediate_value [7] $end
$var wire 1 K! immediate_value [6] $end
$var wire 1 L! immediate_value [5] $end
$var wire 1 M! immediate_value [4] $end
$var wire 1 N! immediate_value [3] $end
$var wire 1 O! immediate_value [2] $end
$var wire 1 P! immediate_value [1] $end
$var wire 1 Q! immediate_value [0] $end
$var wire 1 R! is_immediate $end
$var wire 1 V! alu_result [7] $end
$var wire 1 W! alu_result [6] $end
$var wire 1 X! alu_result [5] $end
$var wire 1 Y! alu_result [4] $end
$var wire 1 Z! alu_result [3] $end
$var wire 1 [! alu_result [2] $end
$var wire 1 \! alu_result [1] $end
$var wire 1 ]! alu_result [0] $end
$var wire 1 ^! alu_zero_flag $end
$var wire 1 _! alu_carry_flag $end
$var wire 1 `! alu_negative_flag $end

$scope module memory_ctrl $end
$var wire 1 a! clk $end
$var wire 1 , reset $end
$var wire 1 %! instruction_address [7] $end
$var wire 1 &! instruction_address [6] $end
$var wire 1 '! instruction_address [5] $end
$var wire 1 (! instruction_address [4] $end
$var wire 1 )! instruction_address [3] $end
$var wire 1 *! instruction_address [2] $end
$var wire 1 +! instruction_address [1] $end
$var wire 1 ,! instruction_address [0] $end
$var wire 1 f instruction_data [7] $end
$var wire 1 g instruction_data [6] $end
$var wire 1 h instruction_data [5] $end
$var wire 1 i instruction_data [4] $end
$var wire 1 j instruction_data [3] $end
$var wire 1 k instruction_data [2] $end
$var wire 1 l instruction_data [1] $end
$var wire 1 m instruction_data [0] $end
$var wire 1 b! data_address [7] $end
$var wire 1 c! data_address [6] $end
$var wire 1 d! data_address [5] $end
$var wire 1 e! data_address [4] $end
$var wire 1 f! data_address [3] $end
$var wire 1 g! data_address [2] $end
$var wire 1 h! data_address [1] $end
$var wire 1 i! data_address [0] $end
$var wire 1 j! data_in [7] $end
$var wire 1 k! data_in [6] $end
$var wire 1 l! data_in [5] $end
$var wire 1 m! data_in [4] $end
$var wire 1 n! data_in [3] $end
$var wire 1 o! data_in [2] $end
$var wire 1 p! data_in [1] $end
$var wire 1 q! data_in [0] $end
$var wire 1 r! data_write_enable $end
$var wire 1 s! data_read_enable $end
$var wire 1 n data_out [7] $end
$var wire 1 o data_out [6] $end
$var wire 1 p data_out [5] $end
$var wire 1 q data_out [4] $end
$var wire 1 r data_out [3] $end
$var wire 1 s data_out [2] $end
$var wire 1 t data_out [1] $end
$var wire 1 u data_out [0] $end
$var wire 1 t! memory_map_select $end
$var wire 1 u! rom_data_out [7] $end
$var wire 1 v! rom_data_out [6] $end
$var wire 1 w! rom_data_out [5] $end
$var wire 1 x! rom_data_out [4] $end
$var wire 1 y! rom_data_out [3] $end
$var wire 1 z! rom_data_out [2] $end
$var wire 1 {! rom_data_out [1] $end
$var wire 1 |! rom_data_out [0] $end
$var wire 1 }! ram_data_out [7] $end
$var wire 1 ~! ram_data_out [6] $end
$var wire 1 !" ram_data_out [5] $end
$var wire 1 "" ram_data_out [4] $end
$var wire 1 #" ram_data_out [3] $end
$var wire 1 $" ram_data_out [2] $end
$var wire 1 %" ram_data_out [1] $end
$var wire 1 &" ram_data_out [0] $end
$upscope $end

$scope module fsm_inst $end
$var wire 1 5" clk $end
$var wire 1 , reset $end
$var wire 1 f instruction_data [7] $end
$var wire 1 g instruction_data [6] $end
$var wire 1 h instruction_data [5] $end
$var wire 1 i instruction_data [4] $end
$var wire 1 j instruction_data [3] $end
$var wire 1 k instruction_data [2] $end
$var wire 1 l instruction_data [1] $end
$var wire 1 m instruction_data [0] $end
$var wire 1 ^! alu_zero_flag $end
$var wire 1 _! alu_carry_flag $end
$var wire 1 `! alu_negative_flag $end
$var wire 1 V! alu_result [7] $end
$var wire 1 W! alu_result [6] $end
$var wire 1 X! alu_result [5] $end
$var wire 1 Y! alu_result [4] $end
$var wire 1 Z! alu_result [3] $end
$var wire 1 [! alu_result [2] $end
$var wire 1 \! alu_result [1] $end
$var wire 1 ]! alu_result [0] $end
$upscope $end

$scope module alu_inst $end
$var wire 1 I" operand_a [7] $end
$var wire 1 J" operand_a [6] $end
$var wire 1 K" operand_a [5] $end
$var wire 1 L" operand_a [4] $end
$var wire 1 M" operand_a [3] $end
$var wire 1 N" operand_a [2] $end
$var wire 1 O" operand_a [1] $end
$var wire 1 P" operand_a [0] $end
$var wire 1 Q" operand_b [7] $end
$var wire 1 R" operand_b [6] $end
$var wire 1 S" operand_b [5] $end
$var wire 1 T" operand_b [4] $end
$var wire 1 U" operand_b [3] $end
$var wire 1 V" operand_b [2] $end
$var wire 1 W" operand_b [1] $end
$var wire 1 X" operand_b [0] $end
$var wire 1 Y" operation_code [7] $end
$var wire 1 Z" operation_code [6] $end
$var wire 1 [" operation_code [5] $end
$var wire 1 \" operation_code [4] $end
$var wire 1 ]" operation_code [3] $end
$var wire 1 ^" operation_code [2] $end
$var wire 1 _" operation_code [1] $end
$var wire 1 `" operation_code [0] $end
$upscope $end
$var wire 1 + clk $end
$var wire 1 , reset $end
$var wire 1 - pc [7] $end
$var wire 1 . pc [6] $end
$var wire 1 / pc [5] $end
$var wire 1 0 pc [4] $end
$var wire 1 1 pc [3] $end
$var wire 1 2 pc [2] $end
$var wire 1 3 pc [1] $end
$var wire 1 4 pc [0] $end
$var wire 1 5 instruction_addr [7] $end
$var wire 1 6 instruction_addr [6] $end
$var wire 1 7 instruction_addr [5] $end
$var wire 1 8 instruction_addr [4] $end
$var wire 1 9 instruction_addr [3] $end
$var wire 1 : instruction_addr [2] $end
$var wire 1 ; instruction_addr [1] $end
$var wire 1 < instruction_addr [0] $end
$var wire 1 = cpu_state [2] $end
$var wire 1 > cpu_state [1] $end
$var wire 1 ? cpu_state [0] $end
$var wire 1 @ debug_reg_a [7] $end
$var wire 1 A debug_reg_a [6] $end
$var wire 1 B debug_reg_a [5] $end
$var wire 1 C debug_reg_a [4] $end
$var wire 1 D debug_reg_a [3] $end
$var wire 1 E debug_reg_a [2] $end
$var wire 1 F debug_reg_a [1] $end
$var wire 1 G debug_reg_a [0] $end
$var wire 1 H debug_reg_b [7] $end
$var wire 1 I debug_reg_b [6] $end
$var wire 1 J debug_reg_b [5] $end
$var wire 1 K debug_reg_b [4] $end
$var wire 1 L debug_reg_b [3] $end
$var wire 1 M debug_reg_b [2] $end
$var wire 1 N debug_reg_b [1] $end
$var wire 1 O debug_reg_b [0] $end
$var wire 1 P debug_reg_c [7] $end
$var wire 1 Q debug_reg_c [6] $end
$var wire 1 R debug_reg_c [5] $end
$var wire 1 S debug_reg_c [4] $end
$var wire 1 T debug_reg_c [3] $end
$var wire 1 U debug_reg_c [2] $end
$var wire 1 V debug_reg_c [1] $end
$var wire 1 W debug_reg_c [0] $end
$var wire 1 X debug_reg_d [7] $end
$var wire 1 Y debug_reg_d [6] $end
$var wire 1 Z debug_reg_d [5] $end
$var wire 1 [ debug_reg_d [4] $end
$var wire 1 \ debug_reg_d [3] $end
$var wire 1 ] debug_reg_d [2] $end
$var wire 1 ^ debug_reg_d [1] $end
$var wire 1 _ debug_reg_d [0] $end
$var wire 1 # led_out [7] $end
$var wire 1 $ led_out [6] $end
$var wire 1 % led_out [5] $end
$var wire 1 & led_out [4] $end
$var wire 1 ' led_out [3] $end
$var wire 1 ( led_out [2] $end
$var wire 1 ) led_out [1] $end
$var wire 1 * led_out [0] $end
$var wire 1 f instruction_data [7] $end
$var wire 1 g instruction_data [6] $end
$var wire 1 h instruction_data [5] $end
$var wire 1 i instruction_data [4] $end
$var wire 1 j instruction_data [3] $end
$var wire 1 k instruction_data [2] $end
$var wire 1 l instruction_data [1] $end
$var wire 1 m instruction_data [0] $end
$var wire 1 n memory_data_out [7] $end
$var wire 1 o memory_data_out [6] $end
$var wire 1 p memory_data_out [5] $end
$var wire 1 q memory_data_out [4] $end
$var wire 1 r memory_data_out [3] $end
$var wire 1 s memory_data_out [2] $end
$var wire 1 t memory_data_out [1] $end
$var wire 1 u memory_data_out [0] $end
$var wire 1 { fsm_pc [7] $end
$var wire 1 | fsm_pc [6] $end
$var wire 1 } fsm_pc [5] $end
$var wire 1 ~ fsm_pc [4] $end
$var wire 1 !! fsm_pc [3] $end
$var wire 1 "! fsm_pc [2] $end
$var wire 1 #! fsm_pc [1] $end
$var wire 1 $! fsm_pc [0] $end
$var wire 1 %! fsm_instruction_addr [7] $end
$var wire 1 &! fsm_instruction_addr [6] $end
$var wire 1 '! fsm_instruction_addr [5] $end
$var wire 1 (! fsm_instruction_addr [4] $end
$var wire 1 )! fsm_instruction_addr [3] $end
$var wire 1 *! fsm_instruction_addr [2] $end
$var wire 1 +! fsm_instruction_addr [1] $end
$var wire 1 ,! fsm_instruction_addr [0] $end
$var wire 1 -! current_instruction [7] $end
$var wire 1 .! current_instruction [6] $end
$var wire 1 /! current_instruction [5] $end
$var wire 1 0! current_instruction [4] $end
$var wire 1 1! current_instruction [3] $end
$var wire 1 2! current_instruction [2] $end
$var wire 1 3! current_instruction [1] $end
$var wire 1 4! current_instruction [0] $end
$var wire 1 5! opcode [6] $end
$var wire 1 6! opcode [5] $end
$var wire 1 7! opcode [4] $end
$var wire 1 8! opcode [3] $end
$var wire 1 9! opcode [2] $end
$var wire 1 :! opcode [1] $end
$var wire 1 ;! opcode [0] $end
$var wire 1 <! src_reg [3] $end
$var wire 1 =! src_reg [2] $end
$var wire 1 >! src_reg [1] $end
$var wire 1 ?! src_reg [0] $end
$var wire 1 @! dest_reg [3] $end
$var wire 1 A! dest_reg [2] $end
$var wire 1 B! dest_reg [1] $end
$var wire 1 C! dest_reg [0] $end
$var wire 1 D! execute_jump $end
$var wire 1 E! update_registers $end
$var wire 1 F! update_flags $end
$var wire 1 G! current_state [2] $end
$var wire 1 H! current_state [1] $end
$var wire 1 I! current_state [0] $end
$var wire 1 J! immediate_value [7] $end
$var wire 1 K! immediate_value [6] $end
$var wire 1 L! immediate_value [5] $end
$var wire 1 M! immediate_value [4] $end
$var wire 1 N! immediate_value [3] $end
$var wire 1 O! immediate_value [2] $end
$var wire 1 P! immediate_value [1] $end
$var wire 1 Q! immediate_value [0] $end
$var wire 1 R! is_immediate $end
$var wire 1 V! alu_result [7] $end
$var wire 1 W! alu_result [6] $end
$var wire 1 X! alu_result [5] $end
$var wire 1 Y! alu_result [4] $end
$var wire 1 Z! alu_result [3] $end
$var wire 1 [! alu_result [2] $end
$var wire 1 \! alu_result [1] $end
$var wire 1 ]! alu_result [0] $end
$var wire 1 ^! alu_zero_flag $end
$var wire 1 _! alu_carry_flag $end
$var wire 1 `! alu_negative_flag $end

$scope module memory_ctrl $end
$var wire 1 a! clk $end
$var wire 1 , reset $end
$var wire 1 %! instruction_address [7] $end
$var wire 1 &! instruction_address [6] $end
$var wire 1 '! instruction_address [5] $end
$var wire 1 (! instruction_address [4] $end
$var wire 1 )! instruction_address [3] $end
$var wire 1 *! instruction_address [2] $end
$var wire 1 +! instruction_address [1] $end
$var wire 1 ,! instruction_address [0] $end
$var wire 1 f instruction_data [7] $end
$var wire 1 g instruction_data [6] $end
$var wire 1 h instruction_data [5] $end
$var wire 1 i instruction_data [4] $end
$var wire 1 j instruction_data [3] $end
$var wire 1 k instruction_data [2] $end
$var wire 1 l instruction_data [1] $end
$var wire 1 m instruction_data [0] $end
$var wire 1 b! data_address [7] $end
$var wire 1 c! data_address [6] $end
$var wire 1 d! data_address [5] $end
$var wire 1 e! data_address [4] $end
$var wire 1 f! data_address [3] $end
$var wire 1 g! data_address [2] $end
$var wire 1 h! data_address [1] $end
$var wire 1 i! data_address [0] $end
$var wire 1 j! data_in [7] $end
$var wire 1 k! data_in [6] $end
$var wire 1 l! data_in [5] $end
$var wire 1 m! data_in [4] $end
$var wire 1 n! data_in [3] $end
$var wire 1 o! data_in [2] $end
$var wire 1 p! data_in [1] $end
$var wire 1 q! data_in [0] $end
$var wire 1 r! data_write_enable $end
$var wire 1 s! data_read_enable $end
$var wire 1 n data_out [7] $end
$var wire 1 o data_out [6] $end
$var wire 1 p data_out [5] $end
$var wire 1 q data_out [4] $end
$var wire 1 r data_out [3] $end
$var wire 1 s data_out [2] $end
$var wire 1 t data_out [1] $end
$var wire 1 u data_out [0] $end
$var wire 1 t! memory_map_select $end
$var wire 1 u! rom_data_out [7] $end
$var wire 1 v! rom_data_out [6] $end
$var wire 1 w! rom_data_out [5] $end
$var wire 1 x! rom_data_out [4] $end
$var wire 1 y! rom_data_out [3] $end
$var wire 1 z! rom_data_out [2] $end
$var wire 1 {! rom_data_out [1] $end
$var wire 1 |! rom_data_out [0] $end
$var wire 1 }! ram_data_out [7] $end
$var wire 1 ~! ram_data_out [6] $end
$var wire 1 !" ram_data_out [5] $end
$var wire 1 "" ram_data_out [4] $end
$var wire 1 #" ram_data_out [3] $end
$var wire 1 $" ram_data_out [2] $end
$var wire 1 %" ram_data_out [1] $end
$var wire 1 &" ram_data_out [0] $end

$scope module rom_inst $end
$var wire 1 %! address [7] $end
$var wire 1 &! address [6] $end
$var wire 1 '! address [5] $end
$var wire 1 (! address [4] $end
$var wire 1 )! address [3] $end
$var wire 1 *! address [2] $end
$var wire 1 +! address [1] $end
$var wire 1 ,! address [0] $end
$upscope $end

$scope module ram_inst $end
$var wire 1 a! clk $end
$var wire 1 , reset $end
$var wire 1 b! address [7] $end
$var wire 1 c! address [6] $end
$var wire 1 d! address [5] $end
$var wire 1 e! address [4] $end
$var wire 1 f! address [3] $end
$var wire 1 g! address [2] $end
$var wire 1 h! address [1] $end
$var wire 1 i! address [0] $end
$var wire 1 j! data_in [7] $end
$var wire 1 k! data_in [6] $end
$var wire 1 l! data_in [5] $end
$var wire 1 m! data_in [4] $end
$var wire 1 n! data_in [3] $end
$var wire 1 o! data_in [2] $end
$var wire 1 p! data_in [1] $end
$var wire 1 q! data_in [0] $end
$var wire 1 +" write_enable $end
$var wire 1 ," read_enable $end
$upscope $end
$upscope $end

$scope module fsm_inst $end
$var wire 1 5" clk $end
$var wire 1 , reset $end
$var wire 1 f instruction_data [7] $end
$var wire 1 g instruction_data [6] $end
$var wire 1 h instruction_data [5] $end
$var wire 1 i instruction_data [4] $end
$var wire 1 j instruction_data [3] $end
$var wire 1 k instruction_data [2] $end
$var wire 1 l instruction_data [1] $end
$var wire 1 m instruction_data [0] $end
$var wire 1 ^! alu_zero_flag $end
$var wire 1 _! alu_carry_flag $end
$var wire 1 `! alu_negative_flag $end
$var wire 1 V! alu_result [7] $end
$var wire 1 W! alu_result [6] $end
$var wire 1 X! alu_result [5] $end
$var wire 1 Y! alu_result [4] $end
$var wire 1 Z! alu_result [3] $end
$var wire 1 [! alu_result [2] $end
$var wire 1 \! alu_result [1] $end
$var wire 1 ]! alu_result [0] $end
$upscope $end

$scope module alu_inst $end
$var wire 1 I" operand_a [7] $end
$var wire 1 J" operand_a [6] $end
$var wire 1 K" operand_a [5] $end
$var wire 1 L" operand_a [4] $end
$var wire 1 M" operand_a [3] $end
$var wire 1 N" operand_a [2] $end
$var wire 1 O" operand_a [1] $end
$var wire 1 P" operand_a [0] $end
$var wire 1 Q" operand_b [7] $end
$var wire 1 R" operand_b [6] $end
$var wire 1 S" operand_b [5] $end
$var wire 1 T" operand_b [4] $end
$var wire 1 U" operand_b [3] $end
$var wire 1 V" operand_b [2] $end
$var wire 1 W" operand_b [1] $end
$var wire 1 X" operand_b [0] $end
$var wire 1 Y" operation_code [7] $end
$var wire 1 Z" operation_code [6] $end
$var wire 1 [" operation_code [5] $end
$var wire 1 \" operation_code [4] $end
$var wire 1 ]" operation_code [3] $end
$var wire 1 ^" operation_code [2] $end
$var wire 1 _" operation_code [1] $end
$var wire 1 `" operation_code [0] $end
$upscope $end
$var wire 1 + clk $end
$var wire 1 , reset $end
$var wire 1 - pc [7] $end
$var wire 1 . pc [6] $end
$var wire 1 / pc [5] $end
$var wire 1 0 pc [4] $end
$var wire 1 1 pc [3] $end
$var wire 1 2 pc [2] $end
$var wire 1 3 pc [1] $end
$var wire 1 4 pc [0] $end
$var wire 1 5 instruction_addr [7] $end
$var wire 1 6 instruction_addr [6] $end
$var wire 1 7 instruction_addr [5] $end
$var wire 1 8 instruction_addr [4] $end
$var wire 1 9 instruction_addr [3] $end
$var wire 1 : instruction_addr [2] $end
$var wire 1 ; instruction_addr [1] $end
$var wire 1 < instruction_addr [0] $end
$var wire 1 = cpu_state [2] $end
$var wire 1 > cpu_state [1] $end
$var wire 1 ? cpu_state [0] $end
$var wire 1 @ debug_reg_a [7] $end
$var wire 1 A debug_reg_a [6] $end
$var wire 1 B debug_reg_a [5] $end
$var wire 1 C debug_reg_a [4] $end
$var wire 1 D debug_reg_a [3] $end
$var wire 1 E debug_reg_a [2] $end
$var wire 1 F debug_reg_a [1] $end
$var wire 1 G debug_reg_a [0] $end
$var wire 1 H debug_reg_b [7] $end
$var wire 1 I debug_reg_b [6] $end
$var wire 1 J debug_reg_b [5] $end
$var wire 1 K debug_reg_b [4] $end
$var wire 1 L debug_reg_b [3] $end
$var wire 1 M debug_reg_b [2] $end
$var wire 1 N debug_reg_b [1] $end
$var wire 1 O debug_reg_b [0] $end
$var wire 1 P debug_reg_c [7] $end
$var wire 1 Q debug_reg_c [6] $end
$var wire 1 R debug_reg_c [5] $end
$var wire 1 S debug_reg_c [4] $end
$var wire 1 T debug_reg_c [3] $end
$var wire 1 U debug_reg_c [2] $end
$var wire 1 V debug_reg_c [1] $end
$var wire 1 W debug_reg_c [0] $end
$var wire 1 X debug_reg_d [7] $end
$var wire 1 Y debug_reg_d [6] $end
$var wire 1 Z debug_reg_d [5] $end
$var wire 1 [ debug_reg_d [4] $end
$var wire 1 \ debug_reg_d [3] $end
$var wire 1 ] debug_reg_d [2] $end
$var wire 1 ^ debug_reg_d [1] $end
$var wire 1 _ debug_reg_d [0] $end
$var wire 1 # led_out [7] $end
$var wire 1 $ led_out [6] $end
$var wire 1 % led_out [5] $end
$var wire 1 & led_out [4] $end
$var wire 1 ' led_out [3] $end
$var wire 1 ( led_out [2] $end
$var wire 1 ) led_out [1] $end
$var wire 1 * led_out [0] $end
$var wire 1 f instruction_data [7] $end
$var wire 1 g instruction_data [6] $end
$var wire 1 h instruction_data [5] $end
$var wire 1 i instruction_data [4] $end
$var wire 1 j instruction_data [3] $end
$var wire 1 k instruction_data [2] $end
$var wire 1 l instruction_data [1] $end
$var wire 1 m instruction_data [0] $end
$var wire 1 n memory_data_out [7] $end
$var wire 1 o memory_data_out [6] $end
$var wire 1 p memory_data_out [5] $end
$var wire 1 q memory_data_out [4] $end
$var wire 1 r memory_data_out [3] $end
$var wire 1 s memory_data_out [2] $end
$var wire 1 t memory_data_out [1] $end
$var wire 1 u memory_data_out [0] $end
$var wire 1 { fsm_pc [7] $end
$var wire 1 | fsm_pc [6] $end
$var wire 1 } fsm_pc [5] $end
$var wire 1 ~ fsm_pc [4] $end
$var wire 1 !! fsm_pc [3] $end
$var wire 1 "! fsm_pc [2] $end
$var wire 1 #! fsm_pc [1] $end
$var wire 1 $! fsm_pc [0] $end
$var wire 1 %! fsm_instruction_addr [7] $end
$var wire 1 &! fsm_instruction_addr [6] $end
$var wire 1 '! fsm_instruction_addr [5] $end
$var wire 1 (! fsm_instruction_addr [4] $end
$var wire 1 )! fsm_instruction_addr [3] $end
$var wire 1 *! fsm_instruction_addr [2] $end
$var wire 1 +! fsm_instruction_addr [1] $end
$var wire 1 ,! fsm_instruction_addr [0] $end
$var wire 1 -! current_instruction [7] $end
$var wire 1 .! current_instruction [6] $end
$var wire 1 /! current_instruction [5] $end
$var wire 1 0! current_instruction [4] $end
$var wire 1 1! current_instruction [3] $end
$var wire 1 2! current_instruction [2] $end
$var wire 1 3! current_instruction [1] $end
$var wire 1 4! current_instruction [0] $end
$var wire 1 5! opcode [6] $end
$var wire 1 6! opcode [5] $end
$var wire 1 7! opcode [4] $end
$var wire 1 8! opcode [3] $end
$var wire 1 9! opcode [2] $end
$var wire 1 :! opcode [1] $end
$var wire 1 ;! opcode [0] $end
$var wire 1 <! src_reg [3] $end
$var wire 1 =! src_reg [2] $end
$var wire 1 >! src_reg [1] $end
$var wire 1 ?! src_reg [0] $end
$var wire 1 @! dest_reg [3] $end
$var wire 1 A! dest_reg [2] $end
$var wire 1 B! dest_reg [1] $end
$var wire 1 C! dest_reg [0] $end
$var wire 1 D! execute_jump $end
$var wire 1 E! update_registers $end
$var wire 1 F! update_flags $end
$var wire 1 G! current_state [2] $end
$var wire 1 H! current_state [1] $end
$var wire 1 I! current_state [0] $end
$var wire 1 J! immediate_value [7] $end
$var wire 1 K! immediate_value [6] $end
$var wire 1 L! immediate_value [5] $end
$var wire 1 M! immediate_value [4] $end
$var wire 1 N! immediate_value [3] $end
$var wire 1 O! immediate_value [2] $end
$var wire 1 P! immediate_value [1] $end
$var wire 1 Q! immediate_value [0] $end
$var wire 1 R! is_immediate $end
$var wire 1 V! alu_result [7] $end
$var wire 1 W! alu_result [6] $end
$var wire 1 X! alu_result [5] $end
$var wire 1 Y! alu_result [4] $end
$var wire 1 Z! alu_result [3] $end
$var wire 1 [! alu_result [2] $end
$var wire 1 \! alu_result [1] $end
$var wire 1 ]! alu_result [0] $end
$var wire 1 ^! alu_zero_flag $end
$var wire 1 _! alu_carry_flag $end
$var wire 1 `! alu_negative_flag $end

$scope module memory_ctrl $end
$var wire 1 a! clk $end
$var wire 1 , reset $end
$var wire 1 %! instruction_address [7] $end
$var wire 1 &! instruction_address [6] $end
$var wire 1 '! instruction_address [5] $end
$var wire 1 (! instruction_address [4] $end
$var wire 1 )! instruction_address [3] $end
$var wire 1 *! instruction_address [2] $end
$var wire 1 +! instruction_address [1] $end
$var wire 1 ,! instruction_address [0] $end
$var wire 1 f instruction_data [7] $end
$var wire 1 g instruction_data [6] $end
$var wire 1 h instruction_data [5] $end
$var wire 1 i instruction_data [4] $end
$var wire 1 j instruction_data [3] $end
$var wire 1 k instruction_data [2] $end
$var wire 1 l instruction_data [1] $end
$var wire 1 m instruction_data [0] $end
$var wire 1 b! data_address [7] $end
$var wire 1 c! data_address [6] $end
$var wire 1 d! data_address [5] $end
$var wire 1 e! data_address [4] $end
$var wire 1 f! data_address [3] $end
$var wire 1 g! data_address [2] $end
$var wire 1 h! data_address [1] $end
$var wire 1 i! data_address [0] $end
$var wire 1 j! data_in [7] $end
$var wire 1 k! data_in [6] $end
$var wire 1 l! data_in [5] $end
$var wire 1 m! data_in [4] $end
$var wire 1 n! data_in [3] $end
$var wire 1 o! data_in [2] $end
$var wire 1 p! data_in [1] $end
$var wire 1 q! data_in [0] $end
$var wire 1 r! data_write_enable $end
$var wire 1 s! data_read_enable $end
$var wire 1 n data_out [7] $end
$var wire 1 o data_out [6] $end
$var wire 1 p data_out [5] $end
$var wire 1 q data_out [4] $end
$var wire 1 r data_out [3] $end
$var wire 1 s data_out [2] $end
$var wire 1 t data_out [1] $end
$var wire 1 u data_out [0] $end
$var wire 1 t! memory_map_select $end
$var wire 1 u! rom_data_out [7] $end
$var wire 1 v! rom_data_out [6] $end
$var wire 1 w! rom_data_out [5] $end
$var wire 1 x! rom_data_out [4] $end
$var wire 1 y! rom_data_out [3] $end
$var wire 1 z! rom_data_out [2] $end
$var wire 1 {! rom_data_out [1] $end
$var wire 1 |! rom_data_out [0] $end
$var wire 1 }! ram_data_out [7] $end
$var wire 1 ~! ram_data_out [6] $end
$var wire 1 !" ram_data_out [5] $end
$var wire 1 "" ram_data_out [4] $end
$var wire 1 #" ram_data_out [3] $end
$var wire 1 $" ram_data_out [2] $end
$var wire 1 %" ram_data_out [1] $end
$var wire 1 &" ram_data_out [0] $end

$scope module rom_inst $end
$var wire 1 %! address [7] $end
$var wire 1 &! address [6] $end
$var wire 1 '! address [5] $end
$var wire 1 (! address [4] $end
$var wire 1 )! address [3] $end
$var wire 1 *! address [2] $end
$var wire 1 +! address [1] $end
$var wire 1 ,! address [0] $end
$upscope $end

$scope module ram_inst $end
$var wire 1 a! clk $end
$var wire 1 , reset $end
$var wire 1 b! address [7] $end
$var wire 1 c! address [6] $end
$var wire 1 d! address [5] $end
$var wire 1 e! address [4] $end
$var wire 1 f! address [3] $end
$var wire 1 g! address [2] $end
$var wire 1 h! address [1] $end
$var wire 1 i! address [0] $end
$var wire 1 j! data_in [7] $end
$var wire 1 k! data_in [6] $end
$var wire 1 l! data_in [5] $end
$var wire 1 m! data_in [4] $end
$var wire 1 n! data_in [3] $end
$var wire 1 o! data_in [2] $end
$var wire 1 p! data_in [1] $end
$var wire 1 q! data_in [0] $end
$var wire 1 +" write_enable $end
$var wire 1 ," read_enable $end
$upscope $end
$upscope $end

$scope module fsm_inst $end
$var wire 1 5" clk $end
$var wire 1 , reset $end
$var wire 1 f instruction_data [7] $end
$var wire 1 g instruction_data [6] $end
$var wire 1 h instruction_data [5] $end
$var wire 1 i instruction_data [4] $end
$var wire 1 j instruction_data [3] $end
$var wire 1 k instruction_data [2] $end
$var wire 1 l instruction_data [1] $end
$var wire 1 m instruction_data [0] $end
$var wire 1 ^! alu_zero_flag $end
$var wire 1 _! alu_carry_flag $end
$var wire 1 `! alu_negative_flag $end
$var wire 1 V! alu_result [7] $end
$var wire 1 W! alu_result [6] $end
$var wire 1 X! alu_result [5] $end
$var wire 1 Y! alu_result [4] $end
$var wire 1 Z! alu_result [3] $end
$var wire 1 [! alu_result [2] $end
$var wire 1 \! alu_result [1] $end
$var wire 1 ]! alu_result [0] $end
$upscope $end

$scope module alu_inst $end
$var wire 1 I" operand_a [7] $end
$var wire 1 J" operand_a [6] $end
$var wire 1 K" operand_a [5] $end
$var wire 1 L" operand_a [4] $end
$var wire 1 M" operand_a [3] $end
$var wire 1 N" operand_a [2] $end
$var wire 1 O" operand_a [1] $end
$var wire 1 P" operand_a [0] $end
$var wire 1 Q" operand_b [7] $end
$var wire 1 R" operand_b [6] $end
$var wire 1 S" operand_b [5] $end
$var wire 1 T" operand_b [4] $end
$var wire 1 U" operand_b [3] $end
$var wire 1 V" operand_b [2] $end
$var wire 1 W" operand_b [1] $end
$var wire 1 X" operand_b [0] $end
$var wire 1 Y" operation_code [7] $end
$var wire 1 Z" operation_code [6] $end
$var wire 1 [" operation_code [5] $end
$var wire 1 \" operation_code [4] $end
$var wire 1 ]" operation_code [3] $end
$var wire 1 ^" operation_code [2] $end
$var wire 1 _" operation_code [1] $end
$var wire 1 `" operation_code [0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
bx `
xa
b0 b
b0 c
b0 d
b0 e
b0 v
b0 w
0x
0y
0z
b0 S!
b0 T!
b0 U!
0'"
0("
b10000000 )"
bx -"
b0 6"
b0 7"
b0 8"
b0 9"
b0 :"
b0 ;"
b0 <"
0="
0>"
0?"
b0 @"
0A"
b1 B"
b0 C"
b0 D"
0E"
0F"
0G"
0H"
b0 a"
1b"
0c"
0d"
b0 /"
b1 0"
b10 1"
b11 2"
b100 3"
b101 4"
b100000000 *"
bx ."
0*
0)
0(
0'
0&
0%
0$
0#
0m
0l
0k
0j
0i
0h
0g
1f
zu
zt
zs
zr
zq
zp
zo
zn
0$!
0#!
0"!
0!!
0~
0}
0|
0{
0,!
0+!
0*!
0)!
0(!
0'!
0&!
0%!
04!
03!
02!
01!
00!
0/!
0.!
0-!
0;!
0:!
09!
08!
07!
06!
05!
0?!
0>!
0=!
0<!
0C!
0B!
0A!
0@!
0D!
0E!
0F!
0I!
0H!
0G!
0Q!
0P!
0O!
0N!
0M!
0L!
0K!
0J!
0R!
0]!
0\!
0[!
0Z!
0Y!
0X!
0W!
0V!
1^!
0_!
0`!
z|!
z{!
zz!
zy!
zx!
zw!
zv!
zu!
x&"
x%"
x$"
x#"
x""
x!"
x~!
x}!
0,
0+
04
03
02
01
00
0/
0.
0-
0<
0;
0:
09
08
07
06
05
0?
0>
0=
0G
0F
0E
0D
0C
0B
0A
0@
0O
0N
0M
0L
0K
0J
0I
0H
0W
0V
0U
0T
0S
0R
0Q
0P
0_
0^
0]
0\
0[
0Z
0Y
0X
0`"
0_"
0^"
0]"
0\"
0["
0Z"
0Y"
0X"
0W"
0V"
0U"
0T"
0S"
0R"
0Q"
0P"
0O"
0N"
0M"
0L"
0K"
0J"
0I"
x5"
0t!
0s!
0r!
0q!
0p!
0o!
0n!
0m!
0l!
0k!
0j!
0i!
0h!
0g!
0f!
0e!
0d!
0c!
0b!
xa!
0,"
0+"
$end
#10000
1!
1+
#20000
0!
0+
#25000
1"
1,
b0 ."
b1 ."
b10 ."
b11 ."
b100 ."
b101 ."
b110 ."
b111 ."
b1000 ."
b1001 ."
b1010 ."
b1011 ."
b1100 ."
b1101 ."
b1110 ."
b1111 ."
b10000 ."
b10001 ."
b10010 ."
b10011 ."
b10100 ."
b10101 ."
b10110 ."
b10111 ."
b11000 ."
b11001 ."
b11010 ."
b11011 ."
b11100 ."
b11101 ."
b11110 ."
b11111 ."
b100000 ."
b100001 ."
b100010 ."
b100011 ."
b100100 ."
b100101 ."
b100110 ."
b100111 ."
b101000 ."
b101001 ."
b101010 ."
b101011 ."
b101100 ."
b101101 ."
b101110 ."
b101111 ."
b110000 ."
b110001 ."
b110010 ."
b110011 ."
b110100 ."
b110101 ."
b110110 ."
b110111 ."
b111000 ."
b111001 ."
b111010 ."
b111011 ."
b111100 ."
b111101 ."
b111110 ."
b111111 ."
b1000000 ."
b1000001 ."
b1000010 ."
b1000011 ."
b1000100 ."
b1000101 ."
b1000110 ."
b1000111 ."
b1001000 ."
b1001001 ."
b1001010 ."
b1001011 ."
b1001100 ."
b1001101 ."
b1001110 ."
b1001111 ."
b1010000 ."
b1010001 ."
b1010010 ."
b1010011 ."
b1010100 ."
b1010101 ."
b1010110 ."
b1010111 ."
b1011000 ."
b1011001 ."
b1011010 ."
b1011011 ."
b1011100 ."
b1011101 ."
b1011110 ."
b1011111 ."
b1100000 ."
b1100001 ."
b1100010 ."
b1100011 ."
b1100100 ."
b1100101 ."
b1100110 ."
b1100111 ."
b1101000 ."
b1101001 ."
b1101010 ."
b1101011 ."
b1101100 ."
b1101101 ."
b1101110 ."
b1101111 ."
b1110000 ."
b1110001 ."
b1110010 ."
b1110011 ."
b1110100 ."
b1110101 ."
b1110110 ."
b1110111 ."
b1111000 ."
b1111001 ."
b1111010 ."
b1111011 ."
b1111100 ."
b1111101 ."
b1111110 ."
b1111111 ."
b10000000 ."
b10000001 ."
b10000010 ."
b10000011 ."
b10000100 ."
b10000101 ."
b10000110 ."
b10000111 ."
b10001000 ."
b10001001 ."
b10001010 ."
b10001011 ."
b10001100 ."
b10001101 ."
b10001110 ."
b10001111 ."
b10010000 ."
b10010001 ."
b10010010 ."
b10010011 ."
b10010100 ."
b10010101 ."
b10010110 ."
b10010111 ."
b10011000 ."
b10011001 ."
b10011010 ."
b10011011 ."
b10011100 ."
b10011101 ."
b10011110 ."
b10011111 ."
b10100000 ."
b10100001 ."
b10100010 ."
b10100011 ."
b10100100 ."
b10100101 ."
b10100110 ."
b10100111 ."
b10101000 ."
b10101001 ."
b10101010 ."
b10101011 ."
b10101100 ."
b10101101 ."
b10101110 ."
b10101111 ."
b10110000 ."
b10110001 ."
b10110010 ."
b10110011 ."
b10110100 ."
b10110101 ."
b10110110 ."
b10110111 ."
b10111000 ."
b10111001 ."
b10111010 ."
b10111011 ."
b10111100 ."
b10111101 ."
b10111110 ."
b10111111 ."
b11000000 ."
b11000001 ."
b11000010 ."
b11000011 ."
b11000100 ."
b11000101 ."
b11000110 ."
b11000111 ."
b11001000 ."
b11001001 ."
b11001010 ."
b11001011 ."
b11001100 ."
b11001101 ."
b11001110 ."
b11001111 ."
b11010000 ."
b11010001 ."
b11010010 ."
b11010011 ."
b11010100 ."
b11010101 ."
b11010110 ."
b11010111 ."
b11011000 ."
b11011001 ."
b11011010 ."
b11011011 ."
b11011100 ."
b11011101 ."
b11011110 ."
b11011111 ."
b11100000 ."
b11100001 ."
b11100010 ."
b11100011 ."
b11100100 ."
b11100101 ."
b11100110 ."
b11100111 ."
b11101000 ."
b11101001 ."
b11101010 ."
b11101011 ."
b11101100 ."
b11101101 ."
b11101110 ."
b11101111 ."
b11110000 ."
b11110001 ."
b11110010 ."
b11110011 ."
b11110100 ."
b11110101 ."
b11110110 ."
b11110111 ."
b11111000 ."
b11111001 ."
b11111010 ."
b11111011 ."
b11111100 ."
b11111101 ."
b11111110 ."
b11111111 ."
b100000000 ."
b0 -"
0&"
0%"
0$"
0#"
0""
0!"
0~!
0}!
#30000
1!
1+
#40000
0!
0+
#50000
1!
1+
#60000
0!
0+
#70000
1!
1+
#80000
0!
0+
#90000
1!
1+
#100000
0!
0+
#110000
1!
1+
#120000
0!
0+
#130000
1!
1+
#140000
0!
0+
#150000
1!
1+
#160000
0!
0+
#170000
1!
1+
#180000
0!
0+
#190000
1!
1+
#200000
0!
0+
#210000
1!
1+
#220000
0!
0+
#230000
1!
1+
#240000
0!
0+
#250000
1!
1+
#260000
0!
0+
#270000
1!
1+
#280000
0!
0+
#290000
1!
1+
#300000
0!
0+
#310000
1!
1+
#320000
0!
0+
#330000
1!
1+
#340000
0!
0+
#350000
1!
1+
#360000
0!
0+
#370000
1!
1+
#380000
0!
0+
#390000
1!
1+
#400000
0!
0+
#410000
1!
1+
#420000
0!
0+
#430000
1!
1+
#440000
0!
0+
#450000
1!
1+
#460000
0!
0+
#470000
1!
1+
#480000
0!
0+
#490000
1!
1+
#500000
0!
0+
