set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {RISCV_SingleCycle.vo RISCV_SingleCycle_v.sdo}}
	{{"Fast Model"} {RISCV_SingleCycle_fast.vo RISCV_SingleCycle_v_fast.sdo}}
}
