INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work_internship/Vivado_HLS/carry_look_ahead/carry_look_ahead.srcs/sources_1/new/adder_lookahead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_lookahead
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work_internship/Vivado_HLS/carry_look_ahead/carry_look_ahead.srcs/sim_1/new/carry_look_ahead_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_look_ahead_sim
