Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu May 20 13:36:00 2021
| Host         : kacper_komp running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.192        0.000                      0                   35        0.154        0.000                      0                   35        4.500        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clk100MHz  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100MHz           6.192        0.000                      0                   35        0.154        0.000                      0                   35        4.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz
  To Clock:  clk100MHz

Setup :            0  Failing Endpoints,  Worst Slack        6.192ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.192ns  (required time - arrival time)
  Source:                 dacspi/bcnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dacspi/FSM_sequential_st_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 1.177ns (33.553%)  route 2.331ns (66.447%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.586ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.824     5.586    dacspi/CLK
    SLICE_X0Y31          FDCE                                         r  dacspi/bcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.478     6.064 r  dacspi/bcnt_reg[3]/Q
                         net (fo=5, routed)           1.171     7.235    dacspi/bcnt[3]
    SLICE_X0Y31          LUT3 (Prop_lut3_I1_O)        0.323     7.558 r  dacspi/FSM_sequential_st[1]_i_2/O
                         net (fo=2, routed)           0.824     8.382    dacspi/FSM_sequential_st[1]_i_2_n_0
    SLICE_X0Y30          LUT5 (Prop_lut5_I3_O)        0.376     8.758 r  dacspi/FSM_sequential_st[1]_i_1/O
                         net (fo=1, routed)           0.336     9.094    dacspi/nst[1]
    SLICE_X0Y30          FDCE                                         r  dacspi/FSM_sequential_st_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.645    15.128    dacspi/CLK
    SLICE_X0Y30          FDCE                                         r  dacspi/FSM_sequential_st_reg[1]/C
                         clock pessimism              0.433    15.561    
                         clock uncertainty           -0.035    15.526    
    SLICE_X0Y30          FDCE (Setup_fdce_C_D)       -0.240    15.286    dacspi/FSM_sequential_st_reg[1]
  -------------------------------------------------------------------
                         required time                         15.286    
                         arrival time                          -9.094    
  -------------------------------------------------------------------
                         slack                                  6.192    

Slack (MET) :             6.863ns  (required time - arrival time)
  Source:                 dacspi/bcnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dacspi/FSM_sequential_st_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        3.154ns  (logic 1.149ns (36.431%)  route 2.005ns (63.569%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.586ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.824     5.586    dacspi/CLK
    SLICE_X0Y31          FDCE                                         r  dacspi/bcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.478     6.064 r  dacspi/bcnt_reg[3]/Q
                         net (fo=5, routed)           1.171     7.235    dacspi/bcnt[3]
    SLICE_X0Y31          LUT3 (Prop_lut3_I1_O)        0.323     7.558 r  dacspi/FSM_sequential_st[1]_i_2/O
                         net (fo=2, routed)           0.834     8.392    dacspi/FSM_sequential_st[1]_i_2_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.348     8.740 r  dacspi/FSM_sequential_st[0]_i_1/O
                         net (fo=1, routed)           0.000     8.740    dacspi/nst[0]
    SLICE_X0Y30          FDCE                                         r  dacspi/FSM_sequential_st_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.645    15.128    dacspi/CLK
    SLICE_X0Y30          FDCE                                         r  dacspi/FSM_sequential_st_reg[0]/C
                         clock pessimism              0.433    15.561    
                         clock uncertainty           -0.035    15.526    
    SLICE_X0Y30          FDCE (Setup_fdce_C_D)        0.077    15.603    dacspi/FSM_sequential_st_reg[0]
  -------------------------------------------------------------------
                         required time                         15.603    
                         arrival time                          -8.740    
  -------------------------------------------------------------------
                         slack                                  6.863    

Slack (MET) :             7.012ns  (required time - arrival time)
  Source:                 dacspi/bcnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dacspi/bcnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.766ns (28.106%)  route 1.959ns (71.894%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 15.129 - 10.000 ) 
    Source Clock Delay      (SCD):    5.586ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.824     5.586    dacspi/CLK
    SLICE_X0Y31          FDCE                                         r  dacspi/bcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.518     6.104 f  dacspi/bcnt_reg[0]/Q
                         net (fo=8, routed)           0.849     6.954    dacspi/bcnt[0]
    SLICE_X0Y31          LUT5 (Prop_lut5_I0_O)        0.124     7.078 r  dacspi/bcnt[4]_i_3/O
                         net (fo=1, routed)           0.590     7.668    dacspi/bcnt[4]_i_3_n_0
    SLICE_X0Y30          LUT3 (Prop_lut3_I0_O)        0.124     7.792 r  dacspi/bcnt[4]_i_1/O
                         net (fo=5, routed)           0.520     8.312    dacspi/p_0_in
    SLICE_X1Y31          FDCE                                         r  dacspi/bcnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.646    15.129    dacspi/CLK
    SLICE_X1Y31          FDCE                                         r  dacspi/bcnt_reg[2]/C
                         clock pessimism              0.435    15.564    
                         clock uncertainty           -0.035    15.529    
    SLICE_X1Y31          FDCE (Setup_fdce_C_CE)      -0.205    15.324    dacspi/bcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -8.312    
  -------------------------------------------------------------------
                         slack                                  7.012    

Slack (MET) :             7.119ns  (required time - arrival time)
  Source:                 dacspi/cdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dacspi/shreg_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.671ns (27.825%)  route 1.741ns (72.175%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.583ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.821     5.583    dacspi/CLK
    SLICE_X0Y28          FDCE                                         r  dacspi/cdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.518     6.101 f  dacspi/cdiv_reg[3]/Q
                         net (fo=14, routed)          1.061     7.162    dacspi/Q[0]
    SLICE_X0Y30          LUT4 (Prop_lut4_I1_O)        0.153     7.315 r  dacspi/shreg[15]_i_1/O
                         net (fo=9, routed)           0.680     7.995    dacspi/shreg[15]_i_1_n_0
    SLICE_X1Y30          FDCE                                         r  dacspi/shreg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.645    15.128    dacspi/CLK
    SLICE_X1Y30          FDCE                                         r  dacspi/shreg_reg[14]/C
                         clock pessimism              0.433    15.561    
                         clock uncertainty           -0.035    15.526    
    SLICE_X1Y30          FDCE (Setup_fdce_C_CE)      -0.412    15.114    dacspi/shreg_reg[14]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -7.995    
  -------------------------------------------------------------------
                         slack                                  7.119    

Slack (MET) :             7.119ns  (required time - arrival time)
  Source:                 dacspi/cdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dacspi/shreg_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.671ns (27.825%)  route 1.741ns (72.175%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.583ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.821     5.583    dacspi/CLK
    SLICE_X0Y28          FDCE                                         r  dacspi/cdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.518     6.101 f  dacspi/cdiv_reg[3]/Q
                         net (fo=14, routed)          1.061     7.162    dacspi/Q[0]
    SLICE_X0Y30          LUT4 (Prop_lut4_I1_O)        0.153     7.315 r  dacspi/shreg[15]_i_1/O
                         net (fo=9, routed)           0.680     7.995    dacspi/shreg[15]_i_1_n_0
    SLICE_X1Y30          FDCE                                         r  dacspi/shreg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.645    15.128    dacspi/CLK
    SLICE_X1Y30          FDCE                                         r  dacspi/shreg_reg[15]/C
                         clock pessimism              0.433    15.561    
                         clock uncertainty           -0.035    15.526    
    SLICE_X1Y30          FDCE (Setup_fdce_C_CE)      -0.412    15.114    dacspi/shreg_reg[15]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -7.995    
  -------------------------------------------------------------------
                         slack                                  7.119    

Slack (MET) :             7.259ns  (required time - arrival time)
  Source:                 dacspi/bcnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dacspi/bcnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 0.766ns (30.203%)  route 1.770ns (69.797%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 15.129 - 10.000 ) 
    Source Clock Delay      (SCD):    5.586ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.824     5.586    dacspi/CLK
    SLICE_X0Y31          FDCE                                         r  dacspi/bcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.518     6.104 f  dacspi/bcnt_reg[0]/Q
                         net (fo=8, routed)           0.849     6.954    dacspi/bcnt[0]
    SLICE_X0Y31          LUT5 (Prop_lut5_I0_O)        0.124     7.078 r  dacspi/bcnt[4]_i_3/O
                         net (fo=1, routed)           0.590     7.668    dacspi/bcnt[4]_i_3_n_0
    SLICE_X0Y30          LUT3 (Prop_lut3_I0_O)        0.124     7.792 r  dacspi/bcnt[4]_i_1/O
                         net (fo=5, routed)           0.331     8.123    dacspi/p_0_in
    SLICE_X0Y31          FDCE                                         r  dacspi/bcnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.646    15.129    dacspi/CLK
    SLICE_X0Y31          FDCE                                         r  dacspi/bcnt_reg[0]/C
                         clock pessimism              0.457    15.586    
                         clock uncertainty           -0.035    15.551    
    SLICE_X0Y31          FDCE (Setup_fdce_C_CE)      -0.169    15.382    dacspi/bcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.382    
                         arrival time                          -8.123    
  -------------------------------------------------------------------
                         slack                                  7.259    

Slack (MET) :             7.259ns  (required time - arrival time)
  Source:                 dacspi/bcnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dacspi/bcnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 0.766ns (30.203%)  route 1.770ns (69.797%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 15.129 - 10.000 ) 
    Source Clock Delay      (SCD):    5.586ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.824     5.586    dacspi/CLK
    SLICE_X0Y31          FDCE                                         r  dacspi/bcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.518     6.104 f  dacspi/bcnt_reg[0]/Q
                         net (fo=8, routed)           0.849     6.954    dacspi/bcnt[0]
    SLICE_X0Y31          LUT5 (Prop_lut5_I0_O)        0.124     7.078 r  dacspi/bcnt[4]_i_3/O
                         net (fo=1, routed)           0.590     7.668    dacspi/bcnt[4]_i_3_n_0
    SLICE_X0Y30          LUT3 (Prop_lut3_I0_O)        0.124     7.792 r  dacspi/bcnt[4]_i_1/O
                         net (fo=5, routed)           0.331     8.123    dacspi/p_0_in
    SLICE_X0Y31          FDCE                                         r  dacspi/bcnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.646    15.129    dacspi/CLK
    SLICE_X0Y31          FDCE                                         r  dacspi/bcnt_reg[1]/C
                         clock pessimism              0.457    15.586    
                         clock uncertainty           -0.035    15.551    
    SLICE_X0Y31          FDCE (Setup_fdce_C_CE)      -0.169    15.382    dacspi/bcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.382    
                         arrival time                          -8.123    
  -------------------------------------------------------------------
                         slack                                  7.259    

Slack (MET) :             7.259ns  (required time - arrival time)
  Source:                 dacspi/bcnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dacspi/bcnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 0.766ns (30.203%)  route 1.770ns (69.797%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 15.129 - 10.000 ) 
    Source Clock Delay      (SCD):    5.586ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.824     5.586    dacspi/CLK
    SLICE_X0Y31          FDCE                                         r  dacspi/bcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.518     6.104 f  dacspi/bcnt_reg[0]/Q
                         net (fo=8, routed)           0.849     6.954    dacspi/bcnt[0]
    SLICE_X0Y31          LUT5 (Prop_lut5_I0_O)        0.124     7.078 r  dacspi/bcnt[4]_i_3/O
                         net (fo=1, routed)           0.590     7.668    dacspi/bcnt[4]_i_3_n_0
    SLICE_X0Y30          LUT3 (Prop_lut3_I0_O)        0.124     7.792 r  dacspi/bcnt[4]_i_1/O
                         net (fo=5, routed)           0.331     8.123    dacspi/p_0_in
    SLICE_X0Y31          FDCE                                         r  dacspi/bcnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.646    15.129    dacspi/CLK
    SLICE_X0Y31          FDCE                                         r  dacspi/bcnt_reg[3]/C
                         clock pessimism              0.457    15.586    
                         clock uncertainty           -0.035    15.551    
    SLICE_X0Y31          FDCE (Setup_fdce_C_CE)      -0.169    15.382    dacspi/bcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.382    
                         arrival time                          -8.123    
  -------------------------------------------------------------------
                         slack                                  7.259    

Slack (MET) :             7.259ns  (required time - arrival time)
  Source:                 dacspi/bcnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dacspi/bcnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 0.766ns (30.203%)  route 1.770ns (69.797%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 15.129 - 10.000 ) 
    Source Clock Delay      (SCD):    5.586ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.824     5.586    dacspi/CLK
    SLICE_X0Y31          FDCE                                         r  dacspi/bcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.518     6.104 f  dacspi/bcnt_reg[0]/Q
                         net (fo=8, routed)           0.849     6.954    dacspi/bcnt[0]
    SLICE_X0Y31          LUT5 (Prop_lut5_I0_O)        0.124     7.078 r  dacspi/bcnt[4]_i_3/O
                         net (fo=1, routed)           0.590     7.668    dacspi/bcnt[4]_i_3_n_0
    SLICE_X0Y30          LUT3 (Prop_lut3_I0_O)        0.124     7.792 r  dacspi/bcnt[4]_i_1/O
                         net (fo=5, routed)           0.331     8.123    dacspi/p_0_in
    SLICE_X0Y31          FDCE                                         r  dacspi/bcnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.646    15.129    dacspi/CLK
    SLICE_X0Y31          FDCE                                         r  dacspi/bcnt_reg[4]/C
                         clock pessimism              0.457    15.586    
                         clock uncertainty           -0.035    15.551    
    SLICE_X0Y31          FDCE (Setup_fdce_C_CE)      -0.169    15.382    dacspi/bcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         15.382    
                         arrival time                          -8.123    
  -------------------------------------------------------------------
                         slack                                  7.259    

Slack (MET) :             7.437ns  (required time - arrival time)
  Source:                 dacspi/cdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dacspi/shreg_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        2.093ns  (logic 0.671ns (32.055%)  route 1.422ns (67.945%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.583ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.821     5.583    dacspi/CLK
    SLICE_X0Y28          FDCE                                         r  dacspi/cdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.518     6.101 f  dacspi/cdiv_reg[3]/Q
                         net (fo=14, routed)          1.061     7.162    dacspi/Q[0]
    SLICE_X0Y30          LUT4 (Prop_lut4_I1_O)        0.153     7.315 r  dacspi/shreg[15]_i_1/O
                         net (fo=9, routed)           0.362     7.677    dacspi/shreg[15]_i_1_n_0
    SLICE_X1Y29          FDCE                                         r  dacspi/shreg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.645    15.128    dacspi/CLK
    SLICE_X1Y29          FDCE                                         r  dacspi/shreg_reg[10]/C
                         clock pessimism              0.433    15.561    
                         clock uncertainty           -0.035    15.526    
    SLICE_X1Y29          FDCE (Setup_fdce_C_CE)      -0.412    15.114    dacspi/shreg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -7.677    
  -------------------------------------------------------------------
                         slack                                  7.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 dacspi/bcnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dacspi/bcnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.357%)  route 0.109ns (36.643%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.616     1.563    dacspi/CLK
    SLICE_X1Y31          FDCE                                         r  dacspi/bcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.141     1.704 r  dacspi/bcnt_reg[2]/Q
                         net (fo=6, routed)           0.109     1.813    dacspi/bcnt[2]
    SLICE_X0Y31          LUT4 (Prop_lut4_I1_O)        0.048     1.861 r  dacspi/bcnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.861    dacspi/p_1_in[3]
    SLICE_X0Y31          FDCE                                         r  dacspi/bcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.884     2.078    dacspi/CLK
    SLICE_X0Y31          FDCE                                         r  dacspi/bcnt_reg[3]/C
                         clock pessimism             -0.502     1.576    
    SLICE_X0Y31          FDCE (Hold_fdce_C_D)         0.131     1.707    dacspi/bcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 dacspi/shreg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dacspi/shreg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.209ns (80.045%)  route 0.052ns (19.955%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.614     1.561    dacspi/CLK
    SLICE_X0Y29          FDCE                                         r  dacspi/shreg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.164     1.725 r  dacspi/shreg_reg[9]/Q
                         net (fo=1, routed)           0.052     1.777    dacspi/shreg[9]
    SLICE_X1Y29          LUT5 (Prop_lut5_I4_O)        0.045     1.822 r  dacspi/shreg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.822    dacspi/shreg[10]_i_1_n_0
    SLICE_X1Y29          FDCE                                         r  dacspi/shreg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.882     2.076    dacspi/CLK
    SLICE_X1Y29          FDCE                                         r  dacspi/shreg_reg[10]/C
                         clock pessimism             -0.502     1.574    
    SLICE_X1Y29          FDCE (Hold_fdce_C_D)         0.092     1.666    dacspi/shreg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 dacspi/bcnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dacspi/bcnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.616     1.563    dacspi/CLK
    SLICE_X1Y31          FDCE                                         r  dacspi/bcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.141     1.704 r  dacspi/bcnt_reg[2]/Q
                         net (fo=6, routed)           0.109     1.813    dacspi/bcnt[2]
    SLICE_X0Y31          LUT5 (Prop_lut5_I2_O)        0.045     1.858 r  dacspi/bcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.858    dacspi/p_1_in[0]
    SLICE_X0Y31          FDCE                                         r  dacspi/bcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.884     2.078    dacspi/CLK
    SLICE_X0Y31          FDCE                                         r  dacspi/bcnt_reg[0]/C
                         clock pessimism             -0.502     1.576    
    SLICE_X0Y31          FDCE (Hold_fdce_C_D)         0.120     1.696    dacspi/bcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 dacspi/shreg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dacspi/shreg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.614     1.561    dacspi/CLK
    SLICE_X1Y29          FDCE                                         r  dacspi/shreg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.141     1.702 r  dacspi/shreg_reg[13]/Q
                         net (fo=1, routed)           0.136     1.838    dacspi/shreg[13]
    SLICE_X1Y30          LUT5 (Prop_lut5_I4_O)        0.045     1.883 r  dacspi/shreg[14]_i_1/O
                         net (fo=1, routed)           0.000     1.883    dacspi/shreg[14]_i_1_n_0
    SLICE_X1Y30          FDCE                                         r  dacspi/shreg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.883     2.077    dacspi/CLK
    SLICE_X1Y30          FDCE                                         r  dacspi/shreg_reg[14]/C
                         clock pessimism             -0.501     1.576    
    SLICE_X1Y30          FDCE (Hold_fdce_C_D)         0.091     1.667    dacspi/shreg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 dacspi/FSM_sequential_st_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dacspi/FSM_sequential_st_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.246ns (70.204%)  route 0.104ns (29.796%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.615     1.562    dacspi/CLK
    SLICE_X0Y30          FDCE                                         r  dacspi/FSM_sequential_st_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDCE (Prop_fdce_C_Q)         0.148     1.710 r  dacspi/FSM_sequential_st_reg[1]/Q
                         net (fo=17, routed)          0.104     1.814    dacspi/st[1]
    SLICE_X0Y30          LUT6 (Prop_lut6_I1_O)        0.098     1.912 r  dacspi/FSM_sequential_st[0]_i_1/O
                         net (fo=1, routed)           0.000     1.912    dacspi/nst[0]
    SLICE_X0Y30          FDCE                                         r  dacspi/FSM_sequential_st_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.883     2.077    dacspi/CLK
    SLICE_X0Y30          FDCE                                         r  dacspi/FSM_sequential_st_reg[0]/C
                         clock pessimism             -0.515     1.562    
    SLICE_X0Y30          FDCE (Hold_fdce_C_D)         0.120     1.682    dacspi/FSM_sequential_st_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 dacspi/FSM_sequential_st_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dacspi/shreg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.728%)  route 0.130ns (38.272%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.615     1.562    dacspi/CLK
    SLICE_X0Y30          FDCE                                         r  dacspi/FSM_sequential_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDCE (Prop_fdce_C_Q)         0.164     1.726 f  dacspi/FSM_sequential_st_reg[0]/Q
                         net (fo=17, routed)          0.130     1.855    dacspi/st[0]
    SLICE_X1Y30          LUT5 (Prop_lut5_I3_O)        0.045     1.900 r  dacspi/shreg[15]_i_2/O
                         net (fo=1, routed)           0.000     1.900    dacspi/shreg[15]_i_2_n_0
    SLICE_X1Y30          FDCE                                         r  dacspi/shreg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.883     2.077    dacspi/CLK
    SLICE_X1Y30          FDCE                                         r  dacspi/shreg_reg[15]/C
                         clock pessimism             -0.502     1.575    
    SLICE_X1Y30          FDCE (Hold_fdce_C_D)         0.092     1.667    dacspi/shreg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 dacspi/bcnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dacspi/bcnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.587%)  route 0.160ns (43.413%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.616     1.563    dacspi/CLK
    SLICE_X0Y31          FDCE                                         r  dacspi/bcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.164     1.727 r  dacspi/bcnt_reg[1]/Q
                         net (fo=7, routed)           0.160     1.887    dacspi/bcnt[1]
    SLICE_X0Y31          LUT2 (Prop_lut2_I1_O)        0.045     1.932 r  dacspi/bcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.932    dacspi/p_1_in[1]
    SLICE_X0Y31          FDCE                                         r  dacspi/bcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.884     2.078    dacspi/CLK
    SLICE_X0Y31          FDCE                                         r  dacspi/bcnt_reg[1]/C
                         clock pessimism             -0.515     1.563    
    SLICE_X0Y31          FDCE (Hold_fdce_C_D)         0.121     1.684    dacspi/bcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 dacspi/shreg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dacspi/shreg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.614     1.561    dacspi/CLK
    SLICE_X0Y29          FDCE                                         r  dacspi/shreg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.164     1.725 r  dacspi/shreg_reg[8]/Q
                         net (fo=1, routed)           0.163     1.888    dacspi/shreg[8]
    SLICE_X0Y29          LUT5 (Prop_lut5_I4_O)        0.045     1.933 r  dacspi/shreg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.933    dacspi/shreg[9]_i_1_n_0
    SLICE_X0Y29          FDCE                                         r  dacspi/shreg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.882     2.076    dacspi/CLK
    SLICE_X0Y29          FDCE                                         r  dacspi/shreg_reg[9]/C
                         clock pessimism             -0.515     1.561    
    SLICE_X0Y29          FDCE (Hold_fdce_C_D)         0.121     1.682    dacspi/shreg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 dacspi/shreg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dacspi/shreg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.614     1.561    dacspi/CLK
    SLICE_X1Y29          FDCE                                         r  dacspi/shreg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.141     1.702 r  dacspi/shreg_reg[11]/Q
                         net (fo=1, routed)           0.158     1.860    dacspi/shreg[11]
    SLICE_X1Y29          LUT5 (Prop_lut5_I4_O)        0.045     1.905 r  dacspi/shreg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.905    dacspi/shreg[12]_i_1_n_0
    SLICE_X1Y29          FDCE                                         r  dacspi/shreg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.882     2.076    dacspi/CLK
    SLICE_X1Y29          FDCE                                         r  dacspi/shreg_reg[12]/C
                         clock pessimism             -0.515     1.561    
    SLICE_X1Y29          FDCE (Hold_fdce_C_D)         0.092     1.653    dacspi/shreg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 dacspi/cdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dacspi/cdiv_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.195%)  route 0.177ns (45.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.613     1.560    dacspi/CLK
    SLICE_X0Y28          FDCE                                         r  dacspi/cdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.164     1.724 r  dacspi/cdiv_reg[1]/Q
                         net (fo=3, routed)           0.177     1.900    dacspi/cdiv_reg_n_0_[1]
    SLICE_X0Y28          LUT6 (Prop_lut6_I1_O)        0.045     1.945 r  dacspi/cdiv[3]_i_1/O
                         net (fo=1, routed)           0.000     1.945    dacspi/cdiv[3]
    SLICE_X0Y28          FDCE                                         r  dacspi/cdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.881     2.075    dacspi/CLK
    SLICE_X0Y28          FDCE                                         r  dacspi/cdiv_reg[3]/C
                         clock pessimism             -0.515     1.560    
    SLICE_X0Y28          FDCE (Hold_fdce_C_D)         0.121     1.681    dacspi/cdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y30    dacspi/FSM_sequential_st_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y30    dacspi/FSM_sequential_st_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y31    dacspi/bcnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y31    dacspi/bcnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y31    dacspi/bcnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y31    dacspi/bcnt_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y31    dacspi/bcnt_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y28    dacspi/cdiv_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y28    dacspi/cdiv_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y30    dacspi/FSM_sequential_st_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y30    dacspi/FSM_sequential_st_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28    dacspi/cdiv_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28    dacspi/cdiv_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28    dacspi/cdiv_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28    dacspi/cdiv_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y29    dacspi/shreg_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y29    dacspi/shreg_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y29    dacspi/shreg_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y29    dacspi/shreg_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y30    dacspi/FSM_sequential_st_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y30    dacspi/FSM_sequential_st_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31    dacspi/bcnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31    dacspi/bcnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y31    dacspi/bcnt_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31    dacspi/bcnt_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31    dacspi/bcnt_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y29    dacspi/shreg_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y29    dacspi/shreg_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y29    dacspi/shreg_reg[12]/C



