Return-Path: <SRS0=jRGM=PM=gmail.com=mr.bossman075@kernel.org>
X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on
	aws-us-west-2-korg-lkml-1.web.codeaurora.org
Received: from mail.kernel.org (mail.kernel.org [198.145.29.99])
	by smtp.lore.kernel.org (Postfix) with ESMTP id 6DAF9C433F5
	for <soc@archiver.kernel.org>; Sun, 24 Oct 2021 15:40:39 +0000 (UTC)
Received: by mail.kernel.org (Postfix)
	id 5013961039; Sun, 24 Oct 2021 15:40:39 +0000 (UTC)
Received: from mail-qk1-f177.google.com (mail-qk1-f177.google.com [209.85.222.177])
	(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))
	(No client certificate requested)
	by mail.kernel.org (Postfix) with ESMTPS id 16CEC60EBC;
	Sun, 24 Oct 2021 15:40:39 +0000 (UTC)
DMARC-Filter: OpenDMARC Filter v1.4.1 mail.kernel.org 16CEC60EBC
Authentication-Results: mail.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com
Authentication-Results: mail.kernel.org; spf=pass smtp.mailfrom=gmail.com
Received: by mail-qk1-f177.google.com with SMTP id d205so9624580qke.3;
        Sun, 24 Oct 2021 08:40:39 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=gmail.com; s=20210112;
        h=from:to:cc:subject:date:message-id:in-reply-to:references
         :mime-version:content-transfer-encoding;
        bh=HZ8vL0g7vf5CLqx1Rw8klwqcAlI5fsNiFDxviXL0Y+M=;
        b=KezdmQSZTtCeVZgg9OZf3oY4wv7MsJcqd1y3rW7y866clqS+YAFXt8LPyz6VijuCDq
         r2TX32vD6U3//hfdh1f0MxqcX7HmASZHOJhNsZPVLThUR/ohPVSai8aTb3jPrEQGWvNv
         t/pILtw8LOMcBI3T9GX2SdoxDLQmqX2nkRUxlz2wwsXgQHOweKR65Bs3GSee3kn252+E
         +vsKstp1njWSuTKPhbaygpcG4aG13HKOiZ8cUSRB9j+wL9oZnI4Zla/VJapeTAdh6q7J
         bjmQ1kb7buaXki9RSh3aS+k/UgwoENKMaFDuPqXO11ojI5NHmtqDcjfpQ4wZwrMmtjl+
         eEyw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20210112;
        h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to
         :references:mime-version:content-transfer-encoding;
        bh=HZ8vL0g7vf5CLqx1Rw8klwqcAlI5fsNiFDxviXL0Y+M=;
        b=DHHhjrZHv0LYZqUkx9j4HYYXXnwEPdPKaBmcW+NvlRqXmpTXaDUvlYD8RV/f6Sol/W
         STYo/wi384Tl0jFVx2uCYaGcz7hfhScByteT2hOLe8FkORlXbE9ThYFlbkcS4YJyFFWs
         FJU6223MH0aFRII5A7bY/f0DXyJNGtZMF7kisHumilEV+s7+Icmm0K5Kdzw/YGiN/qIv
         LDbn1BAvh01iO7zeo5DBszRLaZvHOiEFKMIaSRHDL7qDzQk0Ku3z5XN/3zoJQ5U25TAZ
         9zhytNRpV2E4kE2TeUoZZQlV4BhRVyW5OCQeTUaNyXLH6h2UoEnzEjI1l5xBpRwT1h/h
         CrPA==
X-Gm-Message-State: AOAM5304o7GcmFTQrN/25cKFgCQ+6ITcZ/OTbCcYLZ8XVZTRMTw0IU+x
	CXXG2SEROflqNmbmaJ+lMww=
X-Google-Smtp-Source: ABdhPJzYq58MkBV+/oQ42fToDw6FyMyangrabwoFnHuqK/S++onj7WLZBfgQL4nPSxd2prl8YJPtfA==
X-Received: by 2002:a37:9404:: with SMTP id w4mr9730042qkd.469.1635090038229;
        Sun, 24 Oct 2021 08:40:38 -0700 (PDT)
Received: from jesse-desktop.jtp-bos.lab (146-115-144-188.s4282.c3-0.nwt-cbr1.sbo-nwt.ma.cable.rcncustomer.com. [146.115.144.188])
        by smtp.gmail.com with ESMTPSA id x9sm7291731qtw.84.2021.10.24.08.40.36
        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
        Sun, 24 Oct 2021 08:40:37 -0700 (PDT)
From: Jesse Taube <mr.bossman075@gmail.com>
X-Google-Original-From: Jesse Taube <Mr.Bossman075@gmail.com>
To: linux-imx@nxp.com
List-Id: <soc.lore.kernel.org>
Cc: mturquette@baylibre.com,
	sboyd@kernel.org,
	robh+dt@kernel.org,
	shawnguo@kernel.org,
	s.hauer@pengutronix.de,
	kernel@pengutronix.de,
	festevam@gmail.com,
	ulf.hansson@linaro.org,
	aisheng.dong@nxp.com,
	stefan@agner.ch,
	linus.walleij@linaro.org,
	gregkh@linuxfoundation.org,
	arnd@arndb.de,
	olof@lixom.net,
	soc@kernel.org,
	linux@armlinux.org.uk,
	abel.vesa@nxp.com,
	adrian.hunter@intel.com,
	jirislaby@kernel.org,
	giulio.benetti@benettiengineering.com,
	nobuhiro1.iwamatsu@toshiba.co.jp,
	leonard.crestez@nxp.com,
	b20788@freescale.com,
	Mr.Bossman075@gmail.com,
	fugang.duan@nxp.com,
	linux-clk@vger.kernel.org,
	devicetree@vger.kernel.org,
	linux-arm-kernel@lists.infradead.org,
	linux-kernel@vger.kernel.org,
	linux-mmc@vger.kernel.org,
	linux-gpio@vger.kernel.org,
	linux-serial@vger.kernel.org
Subject: [PATCH 02/13] dt-bindings: pinctrl: add i.MXRT1050 pinctrl binding doc
Date: Sun, 24 Oct 2021 11:40:16 -0400
Message-Id: <20211024154027.1479261-3-Mr.Bossman075@gmail.com>
X-Mailer: git-send-email 2.33.0
In-Reply-To: <20211024154027.1479261-1-Mr.Bossman075@gmail.com>
References: <20211024154027.1479261-1-Mr.Bossman075@gmail.com>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit

Add i.MXRT1050 pinctrl binding doc

Cc: Giulio Benetti <giulio.benetti@benettiengineering.com>
Signed-off-by: Jesse Taube <Mr.Bossman075@gmail.com>
---
 .../bindings/pinctrl/fsl,imxrt1050.yaml       | 85 +++++++++++++++++++
 1 file changed, 85 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/pinctrl/fsl,imxrt1050.yaml

diff --git a/Documentation/devicetree/bindings/pinctrl/fsl,imxrt1050.yaml b/Documentation/devicetree/bindings/pinctrl/fsl,imxrt1050.yaml
new file mode 100644
index 000000000000..2f3e41b40782
--- /dev/null
+++ b/Documentation/devicetree/bindings/pinctrl/fsl,imxrt1050.yaml
@@ -0,0 +1,85 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/pinctrl/fsl,imxrt-pinctrl.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Freescale IMXRT1050 IOMUX Controller
+
+maintainers:
+  - Giulio Benetti <giulio.benetti@benettiengineering.com>
+  - Jesse Taube <Mr.Bossman075@gmail.com>
+
+description:
+  Please refer to fsl,imx-pinctrl.txt and pinctrl-bindings.txt in this directory
+  for common binding part and usage.
+
+properties:
+  compatible:
+    const: fsl,imxrt1050-iomuxc
+
+  reg:
+    maxItems: 1
+
+# Client device subnode's properties
+patternProperties:
+  'grp$':
+    type: object
+    description:
+      Pinctrl node's client devices use subnodes for desired pin configuration.
+      Client device subnodes use below standard properties.
+
+    properties:
+      fsl,pins:
+        description:
+          each entry consists of 6 integers and represents the mux and config
+          setting for one pin. The first 5 integers <mux_reg conf_reg input_reg
+          mux_val input_val> are specified using a PIN_FUNC_ID macro, which can
+          be found in <include/dt-bindings/pinctrl/pins-imxrt1050.h>. The last
+          integer CONFIG is the pad setting value like pull-up on this pin. Please
+          refer to i.MXRT1050 Reference Manual for detailed CONFIG settings.
+        $ref: /schemas/types.yaml#/definitions/uint32-matrix
+        items:
+          items:
+            - description: |
+                "mux_reg" indicates the offset of mux register.
+            - description: |
+                "conf_reg" indicates the offset of pad configuration register.
+            - description: |
+                "input_reg" indicates the offset of select input register.
+            - description: |
+                "mux_val" indicates the mux value to be applied.
+            - description: |
+                "input_val" indicates the select input value to be applied.
+            - description: |
+                "pad_setting" indicates the pad configuration value to be applied.
+
+    required:
+      - fsl,pins
+
+    additionalProperties: false
+
+required:
+  - compatible
+  - reg
+
+additionalProperties: false
+
+examples:
+  - |
+    iomuxc: iomuxc@401f8000 {
+      compatible = "fsl,imxrt1050-iomuxc";
+      reg = <0x401f8000 0x4000>;
+      fsl,mux_mask = <0x7>;
+      pinctrl-names = "default";
+      imxrt1050-evk {
+        pinctrl_lpuart1: lpuart1grp {
+        fsl,pins = <
+          MXRT1050_IOMUXC_GPIO_AD_B0_12_LPUART1_TXD
+            0xf1
+          MXRT1050_IOMUXC_GPIO_AD_B0_13_LPUART1_RXD
+            0xf1
+          >;
+        };
+      };
+    };
-- 
2.33.0

