{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.767738",
   "Default View_TopLeft":"1039,0",
   "ExpandedHierarchyInLayout":"",
   "PinnedBlocks":"",
   "PinnedPorts":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 9 -x 4050 -y 60 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 9 -x 4050 -y 80 -defaultsOSRD
preplace port port-id_SPI_SCK -pg 1 -lvl 9 -x 4050 -y 910 -defaultsOSRD
preplace port port-id_SPI_CSN -pg 1 -lvl 9 -x 4050 -y 930 -defaultsOSRD
preplace port port-id_DRX -pg 1 -lvl 0 -x -10 -y 320 -defaultsOSRD
preplace port port-id_DSYNC -pg 1 -lvl 9 -x 4050 -y 440 -defaultsOSRD
preplace port port-id_DTX -pg 1 -lvl 9 -x 4050 -y 420 -defaultsOSRD
preplace port port-id_SYNC_CK -pg 1 -lvl 9 -x 4050 -y 500 -defaultsOSRD
preplace port port-id_MCK_N -pg 1 -lvl 9 -x 4050 -y 480 -defaultsOSRD
preplace port port-id_MCK_P -pg 1 -lvl 9 -x 4050 -y 460 -defaultsOSRD
preplace port port-id_LED0 -pg 1 -lvl 9 -x 4050 -y 320 -defaultsOSRD
preplace port port-id_LED1 -pg 1 -lvl 9 -x 4050 -y 300 -defaultsOSRD
preplace port port-id_LED2 -pg 1 -lvl 9 -x 4050 -y 630 -defaultsOSRD
preplace port port-id_LED3 -pg 1 -lvl 9 -x 4050 -y 650 -defaultsOSRD
preplace port port-id_LED4 -pg 1 -lvl 9 -x 4050 -y 670 -defaultsOSRD
preplace port port-id_LED5 -pg 1 -lvl 9 -x 4050 -y 690 -defaultsOSRD
preplace port port-id_LED6 -pg 1 -lvl 9 -x 4050 -y 710 -defaultsOSRD
preplace port port-id_LED7 -pg 1 -lvl 9 -x 4050 -y 730 -defaultsOSRD
preplace port port-id_SPI_DN -pg 1 -lvl 9 -x 4050 -y 950 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 8 -x 3780 -y 140 -defaultsOSRD
preplace inst RX_BUFFER -pg 1 -lvl 5 -x 2610 -y 800 -defaultsOSRD
preplace inst LOOP1 -pg 1 -lvl 6 -x 2950 -y 670 -defaultsOSRD
preplace inst LOOP2 -pg 1 -lvl 4 -x 2290 -y 640 -defaultsOSRD
preplace inst RESETS -pg 1 -lvl 1 -x 210 -y 920 -defaultsOSRD
preplace inst SPI -pg 1 -lvl 8 -x 3780 -y 930 -defaultsOSRD
preplace inst DMA -pg 1 -lvl 7 -x 3300 -y 670 -defaultsOSRD
preplace inst REGISTER_DEMUX -pg 1 -lvl 2 -x 550 -y 710 -defaultsOSRD
preplace inst TX_BUFFER -pg 1 -lvl 3 -x 980 -y 592 -defaultsOSRD
preplace inst xlconcat_1 -pg 1 -lvl 7 -x 3300 -y 410 -defaultsOSRD
preplace inst led_driver_0 -pg 1 -lvl 8 -x 3780 -y 680 -defaultsOSRD
preplace inst BiDirChannels_0 -pg 1 -lvl 8 -x 3780 -y 440 -defaultsOSRD
preplace inst TX_BUFFER|blk1_mem_tx_odd -pg 1 -lvl 2 -x 1760 -y 992 -defaultsOSRD
preplace inst TX_BUFFER|blk1_mem_tx_even -pg 1 -lvl 2 -x 1760 -y 692 -defaultsOSRD
preplace inst TX_BUFFER|blk0_mem_tx_even -pg 1 -lvl 2 -x 1760 -y 1322 -defaultsOSRD
preplace inst TX_BUFFER|blk2_mem_tx_even -pg 1 -lvl 2 -x 1760 -y 1942 -defaultsOSRD
preplace inst TX_BUFFER|blk2_mem_tx_odd -pg 1 -lvl 2 -x 1760 -y 2242 -defaultsOSRD
preplace inst TX_BUFFER|blk0_mem_tx_odd -pg 1 -lvl 2 -x 1760 -y 1642 -defaultsOSRD
preplace inst TX_BUFFER|TxFIFO -pg 1 -lvl 1 -x 1170 -y 1582 -defaultsOSRD
preplace netloc BiDirChannels_0_HSI_DAM 1 8 1 NJ 420
preplace netloc BiDirChannels_0_HSI_DAP 1 8 1 NJ 440
preplace netloc BiDirChannels_0_MCK_N 1 8 1 NJ 480
preplace netloc BiDirChannels_0_MCK_P 1 8 1 NJ 460
preplace netloc BiDirChannels_0_SYNCK 1 8 1 NJ 500
preplace netloc BiDirChannels_0_txclk 1 0 9 30 402 NJ 402 NJ 402 NJ 402 NJ 402 NJ 402 3110J 570 3500 560 4010
preplace netloc DMA_mm2s_introut 1 6 2 3140 580 3450
preplace netloc DMA_s2mm_introut 1 6 2 3150 550 3470
preplace netloc HSI_A0_1 1 0 8 NJ 320 NJ 320 NJ 320 NJ 320 NJ 320 NJ 320 NJ 320 3510J
preplace netloc Net 1 8 1 NJ 950
preplace netloc RX_BUFFER_irq_full 1 5 2 2790J 432 3090
preplace netloc RxFIFO_rxfifo_full 1 5 4 2750J 300 NJ 300 NJ 300 NJ
preplace netloc SPI_ip_0_SPI_CS 1 8 1 NJ 930
preplace netloc SPI_ip_0_SPI_SCK 1 8 1 NJ 910
preplace netloc TX_BUFFER_irq_full 1 3 4 2060J 432 NJ 432 2780J 452 3100
preplace netloc TxFIFO_txfifo_full 1 3 6 2020J 310 NJ 310 NJ 310 NJ 310 3530J 320 NJ
preplace netloc led_driver_0_led0 1 8 1 NJ 630
preplace netloc led_driver_0_led1 1 8 1 NJ 650
preplace netloc led_driver_0_led2 1 8 1 NJ 670
preplace netloc led_driver_0_led3 1 8 1 NJ 690
preplace netloc led_driver_0_led4 1 8 1 NJ 710
preplace netloc led_driver_0_led5 1 8 1 NJ 730
preplace netloc proc_sys_reset_0_interconnect_aresetn 1 1 1 400 720n
preplace netloc processing_system7_0_FCLK_CLK0 1 0 9 20 840 410 840 740 412 2050 740 2470 700 2760 770 3120 750 3520 570 4030
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 9 10 270 NJ 270 NJ 270 NJ 270 NJ 270 NJ 270 NJ 270 3550J 290 4010
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 7 420 850 750 432 2010 750 2480 710 2740 780 3150 760 3540
preplace netloc txclk_reset_domain_peripheral_aresetn 1 1 7 390J 392 NJ 392 NJ 392 NJ 392 NJ 392 3130J 530 3550
preplace netloc xlconcat_1_dout 1 7 1 3450 180n
preplace netloc AXI_Register_Demux_M00_AXI 1 2 4 680J 382 NJ 382 NJ 382 2800
preplace netloc AXI_Register_Demux_M06_AXI 1 2 4 700 422 NJ 422 NJ 422 2770J
preplace netloc AXI_Register_Demux_M07_AXI 1 2 2 760 492 2030J
preplace netloc AXI_Register_Demux_M08_AXI 1 2 2 770 502 2000J
preplace netloc BiDirChannels_0_M00_AXIS 1 3 6 2080 290 NJ 290 NJ 290 NJ 290 3540J 310 4010
preplace netloc RxFIFO_M00_AXIS 1 5 1 2730 620n
preplace netloc TxFIFO_M00_AXIS 1 3 1 2040 590n
preplace netloc axi_dma_0_M_AXIS_MM2S 1 5 3 2810 560 NJ 560 3460
preplace netloc axis_switch_0_M00_AXIS 1 6 1 N 660
preplace netloc axis_switch_1_M01_AXIS 1 2 5 780 442 NJ 442 NJ 442 NJ 442 3090
preplace netloc axis_switch_2_M00_AXIS 1 4 4 2440J 520 NJ 520 NJ 520 3530
preplace netloc axis_switch_3_M00_AXIS 1 4 1 2450 650n
preplace netloc processing_system7_0_DDR 1 8 1 NJ 60
preplace netloc processing_system7_0_FIXED_IO 1 8 1 NJ 80
preplace netloc processing_system7_0_M_AXI_GP0 1 1 8 420 280 NJ 280 NJ 280 NJ 280 NJ 280 NJ 280 NJ 280 4020
preplace netloc ps7_0_axi_periph_M01_AXI 1 2 6 710 482 2070J 530 2450J 540 NJ 540 NJ 540 3480J
preplace netloc ps7_0_axi_periph_M02_AXI 1 2 6 690J 452 NJ 452 NJ 452 2760J 462 3120J 500 3500
preplace netloc ps7_0_axi_periph_M03_AXI 1 2 5 730 472 NJ 472 NJ 472 NJ 472 3100J
preplace netloc ps7_0_axi_periph_M04_AXI 1 2 3 720J 462 NJ 462 2460
preplace netloc ps7_0_axi_periph_M05_AXI 1 2 1 730 730n
preplace netloc smartconnect_0_M00_AXI 1 7 1 3490 120n
preplace netloc TX_BUFFER|TxFIFO_bram0_even_addr_a 1 1 1 1490 1242n
preplace netloc TX_BUFFER|TxFIFO_bram0_even_addr_b 1 1 1 1600 1342n
preplace netloc TX_BUFFER|TxFIFO_bram0_even_data_a 1 1 1 N 1282
preplace netloc TX_BUFFER|TxFIFO_bram0_even_en_a 1 1 1 N 1302
preplace netloc TX_BUFFER|TxFIFO_bram0_even_en_b 1 1 1 1590 1362n
preplace netloc TX_BUFFER|TxFIFO_bram0_even_we_a 1 1 1 N 1322
preplace netloc TX_BUFFER|TxFIFO_bram0_odd_addr_a 1 1 1 1430 1382n
preplace netloc TX_BUFFER|TxFIFO_bram0_odd_addr_b 1 1 1 1540 1462n
preplace netloc TX_BUFFER|TxFIFO_bram0_odd_data_a 1 1 1 1580 1402n
preplace netloc TX_BUFFER|TxFIFO_bram0_odd_en_a 1 1 1 1560 1422n
preplace netloc TX_BUFFER|TxFIFO_bram0_odd_en_b 1 1 1 1450 1482n
preplace netloc TX_BUFFER|TxFIFO_bram0_odd_we_a 1 1 1 1550 1442n
preplace netloc TX_BUFFER|TxFIFO_bram1_even_addr_a 1 1 1 1380 612n
preplace netloc TX_BUFFER|TxFIFO_bram1_even_addr_b 1 1 1 1420 732n
preplace netloc TX_BUFFER|TxFIFO_bram1_even_data_a 1 1 1 1390 652n
preplace netloc TX_BUFFER|TxFIFO_bram1_even_en_a 1 1 1 1400 672n
preplace netloc TX_BUFFER|TxFIFO_bram1_even_en_b 1 1 1 1440 792n
preplace netloc TX_BUFFER|TxFIFO_bram1_even_we_a 1 1 1 1410 692n
preplace netloc TX_BUFFER|TxFIFO_bram1_odd_addr_a 1 1 1 1480 912n
preplace netloc TX_BUFFER|TxFIFO_bram1_odd_addr_b 1 1 1 1460 1032n
preplace netloc TX_BUFFER|TxFIFO_bram1_odd_data_a 1 1 1 1500 952n
preplace netloc TX_BUFFER|TxFIFO_bram1_odd_en_a 1 1 1 1520 972n
preplace netloc TX_BUFFER|TxFIFO_bram1_odd_en_b 1 1 1 1570 1092n
preplace netloc TX_BUFFER|TxFIFO_bram1_odd_we_a 1 1 1 1530 992n
preplace netloc TX_BUFFER|TxFIFO_bram2_even_addr_a 1 1 1 1440 1742n
preplace netloc TX_BUFFER|TxFIFO_bram2_even_addr_b 1 1 1 1540 1822n
preplace netloc TX_BUFFER|TxFIFO_bram2_even_data_a 1 1 1 1590 1762n
preplace netloc TX_BUFFER|TxFIFO_bram2_even_en_a 1 1 1 1570 1782n
preplace netloc TX_BUFFER|TxFIFO_bram2_even_en_b 1 1 1 1530 1842n
preplace netloc TX_BUFFER|TxFIFO_bram2_even_we_a 1 1 1 1550 1802n
preplace netloc TX_BUFFER|TxFIFO_bram2_odd_addr_a 1 1 1 1430 1862n
preplace netloc TX_BUFFER|TxFIFO_bram2_odd_addr_b 1 1 1 1390 1942n
preplace netloc TX_BUFFER|TxFIFO_bram2_odd_data_a 1 1 1 1420 1882n
preplace netloc TX_BUFFER|TxFIFO_bram2_odd_en_a 1 1 1 1410 1902n
preplace netloc TX_BUFFER|TxFIFO_bram2_odd_en_b 1 1 1 1380 1962n
preplace netloc TX_BUFFER|TxFIFO_bram2_odd_we_a 1 1 1 1400 1922n
preplace netloc TX_BUFFER|TxFIFO_irq_full 1 1 2 1470 1482 NJ
preplace netloc TX_BUFFER|TxFIFO_txfifo_full 1 1 2 1470 1162 1870J
preplace netloc TX_BUFFER|blk0_mem_tx_even_doutb 1 0 2 940 1142 1610J
preplace netloc TX_BUFFER|blk0_mem_tx_odd_doutb 1 0 2 940 2022 1600
preplace netloc TX_BUFFER|blk1_mem_tx_even_doutb 1 0 2 920 772 NJ
preplace netloc TX_BUFFER|blk1_mem_tx_odd_doutb 1 0 2 930 1072 NJ
preplace netloc TX_BUFFER|blk2_mem_tx_even_doutb 1 0 2 950 2032 1610J
preplace netloc TX_BUFFER|blk2_mem_tx_odd_doutb 1 0 2 960 2322 NJ
preplace netloc TX_BUFFER|processing_system7_0_FCLK_CLK0 1 0 2 910 2042 1510
preplace netloc TX_BUFFER|rst_ps7_0_100M_peripheral_aresetn 1 0 1 N 1552
preplace netloc TX_BUFFER|TxFIFO_M00_AXIS 1 1 2 1430 1152 NJ
preplace netloc TX_BUFFER|axis_switch_1_M01_AXIS 1 0 1 N 1512
preplace netloc TX_BUFFER|ps7_0_axi_periph_M05_AXI 1 0 1 N 1492
levelinfo -pg 1 -10 210 550 980 2290 2610 2950 3300 3780 4050
levelinfo -hier TX_BUFFER * 1170 1760 *
pagesize -pg 1 -db -bbox -sgen -90 0 4170 2680
pagesize -hier TX_BUFFER -db -bbox -sgen 880 532 1900 2402
"
}
{
   "da_axi4_cnt":"3"
}
