// Seed: 1979376680
module module_0 (
    input supply0 id_0
);
  assign id_2 = -1;
  wire id_3;
  assign module_1.type_20 = 0;
  initial id_2 = id_2;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    input wor id_2,
    id_12,
    input wire id_3,
    input tri1 id_4,
    input uwire id_5,
    output supply1 id_6,
    input wor id_7,
    output supply1 id_8,
    input tri0 id_9,
    input wor id_10
);
  assign id_6 = 1;
  wire id_13;
  nor primCall (
      id_8, id_0, id_5, id_14, id_4, id_3, id_15, id_7, id_9, id_2, id_13, id_10, id_12, id_1
  );
  wire id_14;
  wire id_15;
  module_0 modCall_1 (id_0);
  wire id_16;
endmodule
