# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
project open {C:/intelFPGA/18.1/Image Processing}
# Loading project Image Processing
