# DRAM Memory Array

逐步构建一个 Memory Array，解释 bitline 太多和太少的情况。最终提供一个 memory array 抽象。

4 – 8 banks
16K rows / bank
1024 columns / row
4 – 16 bits / column

long bitlines cause very slow edge rates
very short bitlines Array efficiency goes down; wastes valuable silicon area

## Rows
定义：


### Row Size

## Columns
定义：
Column: Smallest addressable quantity of DRAM on chip


### Column Size

## Banks

## Pages

## Words