{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 19 04:06:56 2013 " "Info: Processing started: Thu Dec 19 04:06:56 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Processor -c Processor " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst42\|varOutput\[7\] " "Warning: Node \"ALU:inst42\|varOutput\[7\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst42\|varOutput\[0\] " "Warning: Node \"ALU:inst42\|varOutput\[0\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst42\|varOutput\[1\] " "Warning: Node \"ALU:inst42\|varOutput\[1\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst42\|varOutput\[2\] " "Warning: Node \"ALU:inst42\|varOutput\[2\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst42\|varOutput\[3\] " "Warning: Node \"ALU:inst42\|varOutput\[3\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst42\|varOutput\[4\] " "Warning: Node \"ALU:inst42\|varOutput\[4\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst42\|varOutput\[5\] " "Warning: Node \"ALU:inst42\|varOutput\[5\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst42\|varOutput\[6\] " "Warning: Node \"ALU:inst42\|varOutput\[6\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Processor.bdf" "" { Schematic "C:/Users/Tracy/Desktop/SomethingWitty/Processor/Processor.bdf" { { 240 -24 144 256 "clk" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "18 " "Warning: Found 18 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0 " "Info: Detected gated clock \"Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~mem_cell_ra0 " "Info: Detected gated clock \"Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0 " "Info: Detected gated clock \"Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~mem_cell_ra0 " "Info: Detected gated clock \"Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0 " "Info: Detected gated clock \"Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0 " "Info: Detected gated clock \"Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\] " "Info: Detected ripple clock \"ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\] " "Info: Detected ripple clock \"ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\] " "Info: Detected ripple clock \"ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\] " "Info: Detected ripple clock \"ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\] " "Info: Detected ripple clock \"ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\] " "Info: Detected ripple clock \"ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\] " "Info: Detected ripple clock \"ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] " "Info: Detected ripple clock \"ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0 " "Info: Detected gated clock \"Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ClockSplitter:inst\|clk1Temp " "Info: Detected ripple clock \"ClockSplitter:inst\|clk1Temp\" as buffer" {  } { { "ClockSplitter.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ClockSplitter.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ClockSplitter:inst\|clk1Temp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clock1Hz:inst44\|clockTmp " "Info: Detected ripple clock \"Clock1Hz:inst44\|clockTmp\" as buffer" {  } { { "Clock1Hz.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/Clock1Hz.vhd" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock1Hz:inst44\|clockTmp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ClockSplitter:inst\|clk2Temp " "Info: Detected ripple clock \"ClockSplitter:inst\|clk2Temp\" as buffer" {  } { { "ClockSplitter.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ClockSplitter.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ClockSplitter:inst\|clk2Temp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register ALU:inst42\|varOutput\[7\] register RegisterFile:inst4\|8dffe:inst5\|36 6.54 MHz 153.0 ns Internal " "Info: Clock \"clk\" has Internal fmax of 6.54 MHz between source register \"ALU:inst42\|varOutput\[7\]\" and destination register \"RegisterFile:inst4\|8dffe:inst5\|36\" (period= 153.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.000 ns + Longest register register " "Info: + Longest register to register delay is 11.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALU:inst42\|varOutput\[7\] 1 REG LC1_D28 22 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_D28; Fanout = 22; REG Node = 'ALU:inst42\|varOutput\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst42|varOutput[7] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 3.200 ns SetLessThanDetector:inst6\|process_0~4 2 COMB LC6_D28 1 " "Info: 2: + IC(0.500 ns) + CELL(2.700 ns) = 3.200 ns; Loc. = LC6_D28; Fanout = 1; COMB Node = 'SetLessThanDetector:inst6\|process_0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { ALU:inst42|varOutput[7] SetLessThanDetector:inst6|process_0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 6.400 ns busmux:inst25\|lpm_mux:\$00000\|muxlut:\$00009\|result_node~3 3 COMB LC7_D28 8 " "Info: 3: + IC(0.500 ns) + CELL(2.700 ns) = 6.400 ns; Loc. = LC7_D28; Fanout = 8; COMB Node = 'busmux:inst25\|lpm_mux:\$00000\|muxlut:\$00009\|result_node~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { SetLessThanDetector:inst6|process_0~4 busmux:inst25|lpm_mux:$00000|muxlut:$00009|result_node~3 } "NODE_NAME" } } { "muxlut.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.tdf" 128 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(1.700 ns) 11.000 ns RegisterFile:inst4\|8dffe:inst5\|36 4 REG LC1_D29 2 " "Info: 4: + IC(2.900 ns) + CELL(1.700 ns) = 11.000 ns; Loc. = LC1_D29; Fanout = 2; REG Node = 'RegisterFile:inst4\|8dffe:inst5\|36'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { busmux:inst25|lpm_mux:$00000|muxlut:$00009|result_node~3 RegisterFile:inst4|8dffe:inst5|36 } "NODE_NAME" } } { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1120 264 328 1200 "36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.100 ns ( 64.55 % ) " "Info: Total cell delay = 7.100 ns ( 64.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.900 ns ( 35.45 % ) " "Info: Total interconnect delay = 3.900 ns ( 35.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.000 ns" { ALU:inst42|varOutput[7] SetLessThanDetector:inst6|process_0~4 busmux:inst25|lpm_mux:$00000|muxlut:$00009|result_node~3 RegisterFile:inst4|8dffe:inst5|36 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.000 ns" { ALU:inst42|varOutput[7] {} SetLessThanDetector:inst6|process_0~4 {} busmux:inst25|lpm_mux:$00000|muxlut:$00009|result_node~3 {} RegisterFile:inst4|8dffe:inst5|36 {} } { 0.000ns 0.500ns 0.500ns 2.900ns } { 0.000ns 2.700ns 2.700ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-62.900 ns - Smallest " "Info: - Smallest clock skew is -62.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 20.000 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 20.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 15 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Tracy/Desktop/SomethingWitty/Processor/Processor.bdf" { { 240 -24 144 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst44\|clockTmp 2 REG LC7_F29 3 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC7_F29; Fanout = 3; REG Node = 'Clock1Hz:inst44\|clockTmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk Clock1Hz:inst44|clockTmp } "NODE_NAME" } } { "Clock1Hz.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/Clock1Hz.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(1.400 ns) 13.000 ns ClockSplitter:inst\|clk2Temp 3 REG LC1_F39 210 " "Info: 3: + IC(3.200 ns) + CELL(1.400 ns) = 13.000 ns; Loc. = LC1_F39; Fanout = 210; REG Node = 'ClockSplitter:inst\|clk2Temp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk2Temp } "NODE_NAME" } } { "ClockSplitter.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ClockSplitter.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.000 ns) + CELL(0.000 ns) 20.000 ns RegisterFile:inst4\|8dffe:inst5\|36 4 REG LC1_D29 2 " "Info: 4: + IC(7.000 ns) + CELL(0.000 ns) = 20.000 ns; Loc. = LC1_D29; Fanout = 2; REG Node = 'RegisterFile:inst4\|8dffe:inst5\|36'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { ClockSplitter:inst|clk2Temp RegisterFile:inst4|8dffe:inst5|36 } "NODE_NAME" } } { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1120 264 328 1200 "36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.700 ns ( 28.50 % ) " "Info: Total cell delay = 5.700 ns ( 28.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.300 ns ( 71.50 % ) " "Info: Total interconnect delay = 14.300 ns ( 71.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.000 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk2Temp RegisterFile:inst4|8dffe:inst5|36 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.000 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk2Temp {} RegisterFile:inst4|8dffe:inst5|36 {} } { 0.000ns 0.000ns 4.100ns 3.200ns 7.000ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 82.900 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 82.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 15 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Tracy/Desktop/SomethingWitty/Processor/Processor.bdf" { { 240 -24 144 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst44\|clockTmp 2 REG LC7_F29 3 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC7_F29; Fanout = 3; REG Node = 'Clock1Hz:inst44\|clockTmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk Clock1Hz:inst44|clockTmp } "NODE_NAME" } } { "Clock1Hz.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/Clock1Hz.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(1.400 ns) 13.100 ns ClockSplitter:inst\|clk1Temp 3 REG LC3_F40 10 " "Info: 3: + IC(3.300 ns) + CELL(1.400 ns) = 13.100 ns; Loc. = LC3_F40; Fanout = 10; REG Node = 'ClockSplitter:inst\|clk1Temp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk1Temp } "NODE_NAME" } } { "ClockSplitter.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ClockSplitter.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.600 ns) + CELL(1.400 ns) 19.100 ns ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\] 4 REG LC8_G27 18 " "Info: 4: + IC(4.600 ns) + CELL(1.400 ns) = 19.100 ns; Loc. = LC8_G27; Fanout = 18; REG Node = 'ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.400 ns) + CELL(12.600 ns) 36.100 ns Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0 5 MEM EC1_F 1 " "Info: 5: + IC(4.400 ns) + CELL(12.600 ns) = 36.100 ns; Loc. = EC1_F; Fanout = 1; MEM Node = 'Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.000 ns" { ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 38.600 ns Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\] 6 MEM EC1_F 11 " "Info: 6: + IC(0.000 ns) + CELL(2.500 ns) = 38.600 ns; Loc. = EC1_F; Fanout = 11; MEM Node = 'Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.100 ns) + CELL(2.400 ns) 50.100 ns ALU:inst42\|process_0~30 7 COMB LC7_E22 7 " "Info: 7: + IC(9.100 ns) + CELL(2.400 ns) = 50.100 ns; Loc. = LC7_E22; Fanout = 7; COMB Node = 'ALU:inst42\|process_0~30'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.500 ns" { Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1] ALU:inst42|process_0~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.100 ns) + CELL(2.700 ns) 58.900 ns ALU:inst42\|process_0~32 8 COMB LC3_G46 18 " "Info: 8: + IC(6.100 ns) + CELL(2.700 ns) = 58.900 ns; Loc. = LC3_G46; Fanout = 18; COMB Node = 'ALU:inst42\|process_0~32'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.800 ns" { ALU:inst42|process_0~30 ALU:inst42|process_0~32 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.400 ns) + CELL(2.400 ns) 65.700 ns ALU:inst42\|varOutput\[0\]~87 9 COMB LC8_G32 4 " "Info: 9: + IC(4.400 ns) + CELL(2.400 ns) = 65.700 ns; Loc. = LC8_G32; Fanout = 4; COMB Node = 'ALU:inst42\|varOutput\[0\]~87'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { ALU:inst42|process_0~32 ALU:inst42|varOutput[0]~87 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(2.700 ns) 71.600 ns ALU:inst42\|varOutput\[0\]~88 10 COMB LC1_G46 6 " "Info: 10: + IC(3.200 ns) + CELL(2.700 ns) = 71.600 ns; Loc. = LC1_G46; Fanout = 6; COMB Node = 'ALU:inst42\|varOutput\[0\]~88'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { ALU:inst42|varOutput[0]~87 ALU:inst42|varOutput[0]~88 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 74.500 ns ALU:inst42\|varOutput\[7\]~53 11 COMB LC8_G46 9 " "Info: 11: + IC(0.500 ns) + CELL(2.400 ns) = 74.500 ns; Loc. = LC8_G46; Fanout = 9; COMB Node = 'ALU:inst42\|varOutput\[7\]~53'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { ALU:inst42|varOutput[0]~88 ALU:inst42|varOutput[7]~53 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.000 ns) + CELL(2.400 ns) 82.900 ns ALU:inst42\|varOutput\[7\] 12 REG LC1_D28 22 " "Info: 12: + IC(6.000 ns) + CELL(2.400 ns) = 82.900 ns; Loc. = LC1_D28; Fanout = 22; REG Node = 'ALU:inst42\|varOutput\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.400 ns" { ALU:inst42|varOutput[7]~53 ALU:inst42|varOutput[7] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "37.200 ns ( 44.87 % ) " "Info: Total cell delay = 37.200 ns ( 44.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "45.700 ns ( 55.13 % ) " "Info: Total interconnect delay = 45.700 ns ( 55.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "82.900 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1] ALU:inst42|process_0~30 ALU:inst42|process_0~32 ALU:inst42|varOutput[0]~87 ALU:inst42|varOutput[0]~88 ALU:inst42|varOutput[7]~53 ALU:inst42|varOutput[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "82.900 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk1Temp {} ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1]~mem_cell_ra0 {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1] {} ALU:inst42|process_0~30 {} ALU:inst42|process_0~32 {} ALU:inst42|varOutput[0]~87 {} ALU:inst42|varOutput[0]~88 {} ALU:inst42|varOutput[7]~53 {} ALU:inst42|varOutput[7] {} } { 0.000ns 0.000ns 4.100ns 3.300ns 4.600ns 4.400ns 0.000ns 9.100ns 6.100ns 4.400ns 3.200ns 0.500ns 6.000ns } { 0.000ns 2.900ns 1.400ns 1.400ns 1.400ns 12.600ns 2.500ns 2.400ns 2.700ns 2.400ns 2.700ns 2.400ns 2.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.000 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk2Temp RegisterFile:inst4|8dffe:inst5|36 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.000 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk2Temp {} RegisterFile:inst4|8dffe:inst5|36 {} } { 0.000ns 0.000ns 4.100ns 3.200ns 7.000ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "82.900 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1] ALU:inst42|process_0~30 ALU:inst42|process_0~32 ALU:inst42|varOutput[0]~87 ALU:inst42|varOutput[0]~88 ALU:inst42|varOutput[7]~53 ALU:inst42|varOutput[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "82.900 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk1Temp {} ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1]~mem_cell_ra0 {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1] {} ALU:inst42|process_0~30 {} ALU:inst42|process_0~32 {} ALU:inst42|varOutput[0]~87 {} ALU:inst42|varOutput[0]~88 {} ALU:inst42|varOutput[7]~53 {} ALU:inst42|varOutput[7] {} } { 0.000ns 0.000ns 4.100ns 3.300ns 4.600ns 4.400ns 0.000ns 9.100ns 6.100ns 4.400ns 3.200ns 0.500ns 6.000ns } { 0.000ns 2.900ns 1.400ns 1.400ns 1.400ns 12.600ns 2.500ns 2.400ns 2.700ns 2.400ns 2.700ns 2.400ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1120 264 328 1200 "36" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } } { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1120 264 328 1200 "36" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.000 ns" { ALU:inst42|varOutput[7] SetLessThanDetector:inst6|process_0~4 busmux:inst25|lpm_mux:$00000|muxlut:$00009|result_node~3 RegisterFile:inst4|8dffe:inst5|36 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.000 ns" { ALU:inst42|varOutput[7] {} SetLessThanDetector:inst6|process_0~4 {} busmux:inst25|lpm_mux:$00000|muxlut:$00009|result_node~3 {} RegisterFile:inst4|8dffe:inst5|36 {} } { 0.000ns 0.500ns 0.500ns 2.900ns } { 0.000ns 2.700ns 2.700ns 1.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.000 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk2Temp RegisterFile:inst4|8dffe:inst5|36 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.000 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk2Temp {} RegisterFile:inst4|8dffe:inst5|36 {} } { 0.000ns 0.000ns 4.100ns 3.200ns 7.000ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "82.900 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1] ALU:inst42|process_0~30 ALU:inst42|process_0~32 ALU:inst42|varOutput[0]~87 ALU:inst42|varOutput[0]~88 ALU:inst42|varOutput[7]~53 ALU:inst42|varOutput[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "82.900 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk1Temp {} ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1]~mem_cell_ra0 {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1] {} ALU:inst42|process_0~30 {} ALU:inst42|process_0~32 {} ALU:inst42|varOutput[0]~87 {} ALU:inst42|varOutput[0]~88 {} ALU:inst42|varOutput[7]~53 {} ALU:inst42|varOutput[7] {} } { 0.000ns 0.000ns 4.100ns 3.300ns 4.600ns 4.400ns 0.000ns 9.100ns 6.100ns 4.400ns 3.200ns 0.500ns 6.000ns } { 0.000ns 2.900ns 1.400ns 1.400ns 1.400ns 12.600ns 2.500ns 2.400ns 2.700ns 2.400ns 2.700ns 2.400ns 2.400ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "RegisterFile:inst4\|8dffe:inst3\|30 ALU:inst42\|varOutput\[6\] clk 37.2 ns " "Info: Found hold time violation between source  pin or register \"RegisterFile:inst4\|8dffe:inst3\|30\" and destination pin or register \"ALU:inst42\|varOutput\[6\]\" for clock \"clk\" (Hold time is 37.2 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "62.200 ns + Largest " "Info: + Largest clock skew is 62.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 82.200 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 82.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 15 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Tracy/Desktop/SomethingWitty/Processor/Processor.bdf" { { 240 -24 144 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst44\|clockTmp 2 REG LC7_F29 3 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC7_F29; Fanout = 3; REG Node = 'Clock1Hz:inst44\|clockTmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk Clock1Hz:inst44|clockTmp } "NODE_NAME" } } { "Clock1Hz.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/Clock1Hz.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(1.400 ns) 13.100 ns ClockSplitter:inst\|clk1Temp 3 REG LC3_F40 10 " "Info: 3: + IC(3.300 ns) + CELL(1.400 ns) = 13.100 ns; Loc. = LC3_F40; Fanout = 10; REG Node = 'ClockSplitter:inst\|clk1Temp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk1Temp } "NODE_NAME" } } { "ClockSplitter.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ClockSplitter.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.600 ns) + CELL(1.400 ns) 19.100 ns ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\] 4 REG LC8_G27 18 " "Info: 4: + IC(4.600 ns) + CELL(1.400 ns) = 19.100 ns; Loc. = LC8_G27; Fanout = 18; REG Node = 'ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.400 ns) + CELL(12.600 ns) 36.100 ns Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0 5 MEM EC1_F 1 " "Info: 5: + IC(4.400 ns) + CELL(12.600 ns) = 36.100 ns; Loc. = EC1_F; Fanout = 1; MEM Node = 'Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.000 ns" { ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 38.600 ns Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\] 6 MEM EC1_F 11 " "Info: 6: + IC(0.000 ns) + CELL(2.500 ns) = 38.600 ns; Loc. = EC1_F; Fanout = 11; MEM Node = 'Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.100 ns) + CELL(2.400 ns) 50.100 ns ALU:inst42\|process_0~30 7 COMB LC7_E22 7 " "Info: 7: + IC(9.100 ns) + CELL(2.400 ns) = 50.100 ns; Loc. = LC7_E22; Fanout = 7; COMB Node = 'ALU:inst42\|process_0~30'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.500 ns" { Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1] ALU:inst42|process_0~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.100 ns) + CELL(2.700 ns) 58.900 ns ALU:inst42\|process_0~32 8 COMB LC3_G46 18 " "Info: 8: + IC(6.100 ns) + CELL(2.700 ns) = 58.900 ns; Loc. = LC3_G46; Fanout = 18; COMB Node = 'ALU:inst42\|process_0~32'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.800 ns" { ALU:inst42|process_0~30 ALU:inst42|process_0~32 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.400 ns) + CELL(2.400 ns) 65.700 ns ALU:inst42\|varOutput\[0\]~87 9 COMB LC8_G32 4 " "Info: 9: + IC(4.400 ns) + CELL(2.400 ns) = 65.700 ns; Loc. = LC8_G32; Fanout = 4; COMB Node = 'ALU:inst42\|varOutput\[0\]~87'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { ALU:inst42|process_0~32 ALU:inst42|varOutput[0]~87 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(2.700 ns) 71.600 ns ALU:inst42\|varOutput\[0\]~88 10 COMB LC1_G46 6 " "Info: 10: + IC(3.200 ns) + CELL(2.700 ns) = 71.600 ns; Loc. = LC1_G46; Fanout = 6; COMB Node = 'ALU:inst42\|varOutput\[0\]~88'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { ALU:inst42|varOutput[0]~87 ALU:inst42|varOutput[0]~88 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 74.500 ns ALU:inst42\|varOutput\[7\]~53 11 COMB LC8_G46 9 " "Info: 11: + IC(0.500 ns) + CELL(2.400 ns) = 74.500 ns; Loc. = LC8_G46; Fanout = 9; COMB Node = 'ALU:inst42\|varOutput\[7\]~53'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { ALU:inst42|varOutput[0]~88 ALU:inst42|varOutput[7]~53 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.300 ns) + CELL(2.400 ns) 82.200 ns ALU:inst42\|varOutput\[6\] 12 REG LC1_G15 19 " "Info: 12: + IC(5.300 ns) + CELL(2.400 ns) = 82.200 ns; Loc. = LC1_G15; Fanout = 19; REG Node = 'ALU:inst42\|varOutput\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.700 ns" { ALU:inst42|varOutput[7]~53 ALU:inst42|varOutput[6] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "37.200 ns ( 45.26 % ) " "Info: Total cell delay = 37.200 ns ( 45.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "45.000 ns ( 54.74 % ) " "Info: Total interconnect delay = 45.000 ns ( 54.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "82.200 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1] ALU:inst42|process_0~30 ALU:inst42|process_0~32 ALU:inst42|varOutput[0]~87 ALU:inst42|varOutput[0]~88 ALU:inst42|varOutput[7]~53 ALU:inst42|varOutput[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "82.200 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk1Temp {} ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1]~mem_cell_ra0 {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1] {} ALU:inst42|process_0~30 {} ALU:inst42|process_0~32 {} ALU:inst42|varOutput[0]~87 {} ALU:inst42|varOutput[0]~88 {} ALU:inst42|varOutput[7]~53 {} ALU:inst42|varOutput[6] {} } { 0.000ns 0.000ns 4.100ns 3.300ns 4.600ns 4.400ns 0.000ns 9.100ns 6.100ns 4.400ns 3.200ns 0.500ns 5.300ns } { 0.000ns 2.900ns 1.400ns 1.400ns 1.400ns 12.600ns 2.500ns 2.400ns 2.700ns 2.400ns 2.700ns 2.400ns 2.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 20.000 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 20.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 15 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Tracy/Desktop/SomethingWitty/Processor/Processor.bdf" { { 240 -24 144 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst44\|clockTmp 2 REG LC7_F29 3 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC7_F29; Fanout = 3; REG Node = 'Clock1Hz:inst44\|clockTmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk Clock1Hz:inst44|clockTmp } "NODE_NAME" } } { "Clock1Hz.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/Clock1Hz.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(1.400 ns) 13.000 ns ClockSplitter:inst\|clk2Temp 3 REG LC1_F39 210 " "Info: 3: + IC(3.200 ns) + CELL(1.400 ns) = 13.000 ns; Loc. = LC1_F39; Fanout = 210; REG Node = 'ClockSplitter:inst\|clk2Temp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk2Temp } "NODE_NAME" } } { "ClockSplitter.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ClockSplitter.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.000 ns) + CELL(0.000 ns) 20.000 ns RegisterFile:inst4\|8dffe:inst3\|30 4 REG LC2_G12 2 " "Info: 4: + IC(7.000 ns) + CELL(0.000 ns) = 20.000 ns; Loc. = LC2_G12; Fanout = 2; REG Node = 'RegisterFile:inst4\|8dffe:inst3\|30'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { ClockSplitter:inst|clk2Temp RegisterFile:inst4|8dffe:inst3|30 } "NODE_NAME" } } { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 400 264 328 480 "30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.700 ns ( 28.50 % ) " "Info: Total cell delay = 5.700 ns ( 28.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.300 ns ( 71.50 % ) " "Info: Total interconnect delay = 14.300 ns ( 71.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.000 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk2Temp RegisterFile:inst4|8dffe:inst3|30 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.000 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk2Temp {} RegisterFile:inst4|8dffe:inst3|30 {} } { 0.000ns 0.000ns 4.100ns 3.200ns 7.000ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "82.200 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1] ALU:inst42|process_0~30 ALU:inst42|process_0~32 ALU:inst42|varOutput[0]~87 ALU:inst42|varOutput[0]~88 ALU:inst42|varOutput[7]~53 ALU:inst42|varOutput[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "82.200 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk1Temp {} ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1]~mem_cell_ra0 {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1] {} ALU:inst42|process_0~30 {} ALU:inst42|process_0~32 {} ALU:inst42|varOutput[0]~87 {} ALU:inst42|varOutput[0]~88 {} ALU:inst42|varOutput[7]~53 {} ALU:inst42|varOutput[6] {} } { 0.000ns 0.000ns 4.100ns 3.300ns 4.600ns 4.400ns 0.000ns 9.100ns 6.100ns 4.400ns 3.200ns 0.500ns 5.300ns } { 0.000ns 2.900ns 1.400ns 1.400ns 1.400ns 12.600ns 2.500ns 2.400ns 2.700ns 2.400ns 2.700ns 2.400ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.000 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk2Temp RegisterFile:inst4|8dffe:inst3|30 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.000 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk2Temp {} RegisterFile:inst4|8dffe:inst3|30 {} } { 0.000ns 0.000ns 4.100ns 3.200ns 7.000ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns - " "Info: - Micro clock to output delay of source is 1.400 ns" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 400 264 328 480 "30" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "23.600 ns - Shortest register register " "Info: - Shortest register to register delay is 23.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RegisterFile:inst4\|8dffe:inst3\|30 1 REG LC2_G12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_G12; Fanout = 2; REG Node = 'RegisterFile:inst4\|8dffe:inst3\|30'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegisterFile:inst4|8dffe:inst3|30 } "NODE_NAME" } } { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 400 264 328 480 "30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.700 ns) 2.200 ns RegisterFile:inst4\|EightToOneMux:inst29\|tempReadReg~264 2 COMB LC4_G12 1 " "Info: 2: + IC(0.500 ns) + CELL(1.700 ns) = 2.200 ns; Loc. = LC4_G12; Fanout = 1; COMB Node = 'RegisterFile:inst4\|EightToOneMux:inst29\|tempReadReg~264'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { RegisterFile:inst4|8dffe:inst3|30 RegisterFile:inst4|EightToOneMux:inst29|tempReadReg~264 } "NODE_NAME" } } { "EightToOneMux.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/EightToOneMux.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 4.200 ns RegisterFile:inst4\|EightToOneMux:inst29\|tempReadReg~196 3 COMB LC5_G12 5 " "Info: 3: + IC(0.000 ns) + CELL(2.000 ns) = 4.200 ns; Loc. = LC5_G12; Fanout = 5; COMB Node = 'RegisterFile:inst4\|EightToOneMux:inst29\|tempReadReg~196'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { RegisterFile:inst4|EightToOneMux:inst29|tempReadReg~264 RegisterFile:inst4|EightToOneMux:inst29|tempReadReg~196 } "NODE_NAME" } } { "EightToOneMux.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/EightToOneMux.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.400 ns) + CELL(2.400 ns) 11.000 ns ALU:inst42\|ShiftRight0~3 4 COMB LC2_G35 3 " "Info: 4: + IC(4.400 ns) + CELL(2.400 ns) = 11.000 ns; Loc. = LC2_G35; Fanout = 3; COMB Node = 'ALU:inst42\|ShiftRight0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { RegisterFile:inst4|EightToOneMux:inst29|tempReadReg~196 ALU:inst42|ShiftRight0~3 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.800 ns) + CELL(2.700 ns) 17.500 ns ALU:inst42\|varOutput\[6\]~96 5 COMB LC2_G15 1 " "Info: 5: + IC(3.800 ns) + CELL(2.700 ns) = 17.500 ns; Loc. = LC2_G15; Fanout = 1; COMB Node = 'ALU:inst42\|varOutput\[6\]~96'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { ALU:inst42|ShiftRight0~3 ALU:inst42|varOutput[6]~96 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 20.400 ns ALU:inst42\|varOutput\[6\]~97 6 COMB LC3_G15 1 " "Info: 6: + IC(0.500 ns) + CELL(2.400 ns) = 20.400 ns; Loc. = LC3_G15; Fanout = 1; COMB Node = 'ALU:inst42\|varOutput\[6\]~97'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { ALU:inst42|varOutput[6]~96 ALU:inst42|varOutput[6]~97 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 23.600 ns ALU:inst42\|varOutput\[6\] 7 REG LC1_G15 19 " "Info: 7: + IC(0.500 ns) + CELL(2.700 ns) = 23.600 ns; Loc. = LC1_G15; Fanout = 19; REG Node = 'ALU:inst42\|varOutput\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { ALU:inst42|varOutput[6]~97 ALU:inst42|varOutput[6] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.900 ns ( 58.90 % ) " "Info: Total cell delay = 13.900 ns ( 58.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.700 ns ( 41.10 % ) " "Info: Total interconnect delay = 9.700 ns ( 41.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.600 ns" { RegisterFile:inst4|8dffe:inst3|30 RegisterFile:inst4|EightToOneMux:inst29|tempReadReg~264 RegisterFile:inst4|EightToOneMux:inst29|tempReadReg~196 ALU:inst42|ShiftRight0~3 ALU:inst42|varOutput[6]~96 ALU:inst42|varOutput[6]~97 ALU:inst42|varOutput[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "23.600 ns" { RegisterFile:inst4|8dffe:inst3|30 {} RegisterFile:inst4|EightToOneMux:inst29|tempReadReg~264 {} RegisterFile:inst4|EightToOneMux:inst29|tempReadReg~196 {} ALU:inst42|ShiftRight0~3 {} ALU:inst42|varOutput[6]~96 {} ALU:inst42|varOutput[6]~97 {} ALU:inst42|varOutput[6] {} } { 0.000ns 0.500ns 0.000ns 4.400ns 3.800ns 0.500ns 0.500ns } { 0.000ns 1.700ns 2.000ns 2.400ns 2.700ns 2.400ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 400 264 328 480 "30" "" } } } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "82.200 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1] ALU:inst42|process_0~30 ALU:inst42|process_0~32 ALU:inst42|varOutput[0]~87 ALU:inst42|varOutput[0]~88 ALU:inst42|varOutput[7]~53 ALU:inst42|varOutput[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "82.200 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk1Temp {} ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1]~mem_cell_ra0 {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1] {} ALU:inst42|process_0~30 {} ALU:inst42|process_0~32 {} ALU:inst42|varOutput[0]~87 {} ALU:inst42|varOutput[0]~88 {} ALU:inst42|varOutput[7]~53 {} ALU:inst42|varOutput[6] {} } { 0.000ns 0.000ns 4.100ns 3.300ns 4.600ns 4.400ns 0.000ns 9.100ns 6.100ns 4.400ns 3.200ns 0.500ns 5.300ns } { 0.000ns 2.900ns 1.400ns 1.400ns 1.400ns 12.600ns 2.500ns 2.400ns 2.700ns 2.400ns 2.700ns 2.400ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.000 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk2Temp RegisterFile:inst4|8dffe:inst3|30 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.000 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk2Temp {} RegisterFile:inst4|8dffe:inst3|30 {} } { 0.000ns 0.000ns 4.100ns 3.200ns 7.000ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.600 ns" { RegisterFile:inst4|8dffe:inst3|30 RegisterFile:inst4|EightToOneMux:inst29|tempReadReg~264 RegisterFile:inst4|EightToOneMux:inst29|tempReadReg~196 ALU:inst42|ShiftRight0~3 ALU:inst42|varOutput[6]~96 ALU:inst42|varOutput[6]~97 ALU:inst42|varOutput[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "23.600 ns" { RegisterFile:inst4|8dffe:inst3|30 {} RegisterFile:inst4|EightToOneMux:inst29|tempReadReg~264 {} RegisterFile:inst4|EightToOneMux:inst29|tempReadReg~196 {} ALU:inst42|ShiftRight0~3 {} ALU:inst42|varOutput[6]~96 {} ALU:inst42|varOutput[6]~97 {} ALU:inst42|varOutput[6] {} } { 0.000ns 0.500ns 0.000ns 4.400ns 3.800ns 0.500ns 0.500ns } { 0.000ns 1.700ns 2.000ns 2.400ns 2.700ns 2.400ns 2.700ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk zeroFlag ALU:inst42\|varOutput\[4\] 99.900 ns register " "Info: tco from clock \"clk\" to destination pin \"zeroFlag\" through register \"ALU:inst42\|varOutput\[4\]\" is 99.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 83.600 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 83.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 15 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Tracy/Desktop/SomethingWitty/Processor/Processor.bdf" { { 240 -24 144 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst44\|clockTmp 2 REG LC7_F29 3 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC7_F29; Fanout = 3; REG Node = 'Clock1Hz:inst44\|clockTmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk Clock1Hz:inst44|clockTmp } "NODE_NAME" } } { "Clock1Hz.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/Clock1Hz.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(1.400 ns) 13.100 ns ClockSplitter:inst\|clk1Temp 3 REG LC3_F40 10 " "Info: 3: + IC(3.300 ns) + CELL(1.400 ns) = 13.100 ns; Loc. = LC3_F40; Fanout = 10; REG Node = 'ClockSplitter:inst\|clk1Temp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk1Temp } "NODE_NAME" } } { "ClockSplitter.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ClockSplitter.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.600 ns) + CELL(1.400 ns) 19.100 ns ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\] 4 REG LC8_G27 18 " "Info: 4: + IC(4.600 ns) + CELL(1.400 ns) = 19.100 ns; Loc. = LC8_G27; Fanout = 18; REG Node = 'ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.400 ns) + CELL(12.600 ns) 36.100 ns Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0 5 MEM EC1_F 1 " "Info: 5: + IC(4.400 ns) + CELL(12.600 ns) = 36.100 ns; Loc. = EC1_F; Fanout = 1; MEM Node = 'Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.000 ns" { ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 38.600 ns Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\] 6 MEM EC1_F 11 " "Info: 6: + IC(0.000 ns) + CELL(2.500 ns) = 38.600 ns; Loc. = EC1_F; Fanout = 11; MEM Node = 'Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.100 ns) + CELL(2.400 ns) 50.100 ns ALU:inst42\|process_0~30 7 COMB LC7_E22 7 " "Info: 7: + IC(9.100 ns) + CELL(2.400 ns) = 50.100 ns; Loc. = LC7_E22; Fanout = 7; COMB Node = 'ALU:inst42\|process_0~30'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.500 ns" { Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1] ALU:inst42|process_0~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.100 ns) + CELL(2.700 ns) 58.900 ns ALU:inst42\|process_0~32 8 COMB LC3_G46 18 " "Info: 8: + IC(6.100 ns) + CELL(2.700 ns) = 58.900 ns; Loc. = LC3_G46; Fanout = 18; COMB Node = 'ALU:inst42\|process_0~32'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.800 ns" { ALU:inst42|process_0~30 ALU:inst42|process_0~32 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.400 ns) + CELL(2.400 ns) 65.700 ns ALU:inst42\|varOutput\[0\]~87 9 COMB LC8_G32 4 " "Info: 9: + IC(4.400 ns) + CELL(2.400 ns) = 65.700 ns; Loc. = LC8_G32; Fanout = 4; COMB Node = 'ALU:inst42\|varOutput\[0\]~87'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { ALU:inst42|process_0~32 ALU:inst42|varOutput[0]~87 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(2.700 ns) 71.600 ns ALU:inst42\|varOutput\[0\]~88 10 COMB LC1_G46 6 " "Info: 10: + IC(3.200 ns) + CELL(2.700 ns) = 71.600 ns; Loc. = LC1_G46; Fanout = 6; COMB Node = 'ALU:inst42\|varOutput\[0\]~88'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { ALU:inst42|varOutput[0]~87 ALU:inst42|varOutput[0]~88 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 74.500 ns ALU:inst42\|varOutput\[7\]~53 11 COMB LC8_G46 9 " "Info: 11: + IC(0.500 ns) + CELL(2.400 ns) = 74.500 ns; Loc. = LC8_G46; Fanout = 9; COMB Node = 'ALU:inst42\|varOutput\[7\]~53'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { ALU:inst42|varOutput[0]~88 ALU:inst42|varOutput[7]~53 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.700 ns) + CELL(2.400 ns) 83.600 ns ALU:inst42\|varOutput\[4\] 12 REG LC1_C25 19 " "Info: 12: + IC(6.700 ns) + CELL(2.400 ns) = 83.600 ns; Loc. = LC1_C25; Fanout = 19; REG Node = 'ALU:inst42\|varOutput\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.100 ns" { ALU:inst42|varOutput[7]~53 ALU:inst42|varOutput[4] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "37.200 ns ( 44.50 % ) " "Info: Total cell delay = 37.200 ns ( 44.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "46.400 ns ( 55.50 % ) " "Info: Total interconnect delay = 46.400 ns ( 55.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "83.600 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1] ALU:inst42|process_0~30 ALU:inst42|process_0~32 ALU:inst42|varOutput[0]~87 ALU:inst42|varOutput[0]~88 ALU:inst42|varOutput[7]~53 ALU:inst42|varOutput[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "83.600 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk1Temp {} ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1]~mem_cell_ra0 {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1] {} ALU:inst42|process_0~30 {} ALU:inst42|process_0~32 {} ALU:inst42|varOutput[0]~87 {} ALU:inst42|varOutput[0]~88 {} ALU:inst42|varOutput[7]~53 {} ALU:inst42|varOutput[4] {} } { 0.000ns 0.000ns 4.100ns 3.300ns 4.600ns 4.400ns 0.000ns 9.100ns 6.100ns 4.400ns 3.200ns 0.500ns 6.700ns } { 0.000ns 2.900ns 1.400ns 1.400ns 1.400ns 12.600ns 2.500ns 2.400ns 2.700ns 2.400ns 2.700ns 2.400ns 2.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.300 ns + Longest register pin " "Info: + Longest register to pin delay is 16.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALU:inst42\|varOutput\[4\] 1 REG LC1_C25 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_C25; Fanout = 19; REG Node = 'ALU:inst42\|varOutput\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst42|varOutput[4] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.400 ns) + CELL(2.000 ns) 7.400 ns ALU:inst42\|zero~8 2 COMB LC4_D5 1 " "Info: 2: + IC(5.400 ns) + CELL(2.000 ns) = 7.400 ns; Loc. = LC4_D5; Fanout = 1; COMB Node = 'ALU:inst42\|zero~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { ALU:inst42|varOutput[4] ALU:inst42|zero~8 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 9.400 ns ALU:inst42\|zero~5 3 COMB LC5_D5 2 " "Info: 3: + IC(0.000 ns) + CELL(2.000 ns) = 9.400 ns; Loc. = LC5_D5; Fanout = 2; COMB Node = 'ALU:inst42\|zero~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { ALU:inst42|zero~8 ALU:inst42|zero~5 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(5.000 ns) 16.300 ns zeroFlag 4 PIN PIN_183 0 " "Info: 4: + IC(1.900 ns) + CELL(5.000 ns) = 16.300 ns; Loc. = PIN_183; Fanout = 0; PIN Node = 'zeroFlag'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { ALU:inst42|zero~5 zeroFlag } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Tracy/Desktop/SomethingWitty/Processor/Processor.bdf" { { 696 2752 2928 712 "zeroFlag" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.000 ns ( 55.21 % ) " "Info: Total cell delay = 9.000 ns ( 55.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.300 ns ( 44.79 % ) " "Info: Total interconnect delay = 7.300 ns ( 44.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.300 ns" { ALU:inst42|varOutput[4] ALU:inst42|zero~8 ALU:inst42|zero~5 zeroFlag } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.300 ns" { ALU:inst42|varOutput[4] {} ALU:inst42|zero~8 {} ALU:inst42|zero~5 {} zeroFlag {} } { 0.000ns 5.400ns 0.000ns 1.900ns } { 0.000ns 2.000ns 2.000ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "83.600 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1] ALU:inst42|process_0~30 ALU:inst42|process_0~32 ALU:inst42|varOutput[0]~87 ALU:inst42|varOutput[0]~88 ALU:inst42|varOutput[7]~53 ALU:inst42|varOutput[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "83.600 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk1Temp {} ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1]~mem_cell_ra0 {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[1] {} ALU:inst42|process_0~30 {} ALU:inst42|process_0~32 {} ALU:inst42|varOutput[0]~87 {} ALU:inst42|varOutput[0]~88 {} ALU:inst42|varOutput[7]~53 {} ALU:inst42|varOutput[4] {} } { 0.000ns 0.000ns 4.100ns 3.300ns 4.600ns 4.400ns 0.000ns 9.100ns 6.100ns 4.400ns 3.200ns 0.500ns 6.700ns } { 0.000ns 2.900ns 1.400ns 1.400ns 1.400ns 12.600ns 2.500ns 2.400ns 2.700ns 2.400ns 2.700ns 2.400ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.300 ns" { ALU:inst42|varOutput[4] ALU:inst42|zero~8 ALU:inst42|zero~5 zeroFlag } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.300 ns" { ALU:inst42|varOutput[4] {} ALU:inst42|zero~8 {} ALU:inst42|zero~5 {} zeroFlag {} } { 0.000ns 5.400ns 0.000ns 1.900ns } { 0.000ns 2.000ns 2.000ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Info: Peak virtual memory: 182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 19 04:06:57 2013 " "Info: Processing ended: Thu Dec 19 04:06:57 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
