<root><simulation><result_generated_time />2023-11-08 03:44:30<layer><layer_spec />{'B': 1, 'K': 960, 'C': 160, 'OY': 7, 'OX': 7, 'IY': 7, 'IX': 7, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />7526400<total_data_size_element />{'W': 153600, 'I': 7840, 'O': 47040}<total_data_reuse />{'W': 49, 'I': 960.0, 'O': 160}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [1024, 1, 1], 'O': [1024, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OX', 32)], [('OY', 32)]], [], [], []]<I />[[], [[('OX', 32)], [('OY', 32)]], [], []]<O />[[], [[('OX', 32)], [('OY', 32)]], [], []]<greedy_mapping />True<footer_info />{'B': 0, 'K': 0, 'C': 0, 'OY': 7, 'OX': 7, 'FY': 0, 'FX': 0}</spatial_unrolling><temporal_mapping><W />[[('K', 12)], [('C', 16), ('K', 5), ('C', 2), ('C', 5), ('K', 4), ('K', 4)], []]<I />[[('K', 12), ('C', 16), ('K', 5), ('C', 2)], [('C', 5), ('K', 4), ('K', 4)], []]<O />[[('K', 12), ('C', 16), ('K', 5), ('C', 2), ('C', 5)], [('K', 4), ('K', 4)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [49.0, 1, 1, 1], 'I': [1.0, 60.0, 16.0, 1.0], 'O': [1.0, 160, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [96, 1228800, 1228800], 'I': [256, 62720, 62720], 'O': [480, 376320, 376320], 'O_partial': [480, 0, 0], 'O_final': [0, 376320, 376320]}<actual_mem_utilization_individual />{'W': [0.19, 0.04, 0.0], 'I': [0.5, 0.04, 0.0], 'O': [0.94, 0.23, 0.0]}<actual_mem_utilization_shared />{'W': [0.19, 0.31, 0.0], 'I': [0.5, 0.31, 0.0], 'O': [0.94, 0.31, 0.0]}<effective_mem_size_bit />{'W': [8, 76800, 1228800], 'I': [128, 62720, 62720], 'O': [480, 94080, 376320], 'O_partial': [480, 0, 0], 'O_final': [0, 94080, 376320]}<total_unit_count />{'W': [1024, 1, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [1024, 1024, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [1024, 1024, 1, 1]}<duplicate_unit_count />{'W': [1024.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[153600, 153600], [153600, 153600], [153600, 0]]<I />[[627200, 125440], [2621440, 7840], [7840, 0]]<O />[[(7479360, 7526400), (47040, 0)], [(0, 983040), (47040, 0)], [(0, 47040), (0, 0)]]<O_partial />[[(7479360, 7526400), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (47040, 0)], [(0, 983040), (47040, 0)], [(0, 47040), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[19200, 19200], [2400, 2400], [600, 0]]<I />[[78400, 15680], [40960, 122], [31, 0]]<O />[[(934920, 940800), (5880, 0)], [(0, 15360), (735, 0)], [(0, 184), (0, 0)]]<O_partial />[([934920, 940800], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [5880, 0]), ([0, 15360], [735, 0]), ([0, 184], [0, 0])]</mem_access_count_word><mac_count><active />7526400<idle />149760000</mac_count></basic_info><energy><total_energy />23948803.4<mem_energy_breakdown><W />[13.5, 475.6, 799.1]<I />[32.1, 4323.6, 40.8]<O />[659.1, 1504.5, 244.7]</mem_energy_breakdown><MAC_energy><active_MAC />16452710.4<idle_MAC />7488000.0<total />23940710.4</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0464<utilization_without_data_loading />0.0479<utilization_spatial />0.0479<utilization_temporal_with_data_loading />0.9687<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />158562<latency_cycle_without_data_loading />153600<ideal_computing_cycle />153600<data_loading><load_cycle_total />4962<load_cycle_individual />{'W': [2, 2400, 0], 'I': [512, 2560, 0]}<load_cycle_combined />{'W': 2400, 'I': 2560}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-153599], [-127990, -153588], [-153600, -153600]], 'I': [[-153599], [-151364, -111232], [-153600, -153600]], 'O': [[-153600], [-15232, 0], [-138240, -149760]]}<mem_stall_cycle_shared />{'W': [[-153599], [-127990, 0], [0, 0]], 'I': [[-153599], [-151364, 0], [0, 0]], 'O': [[-153600], [-15232, 0], [-138240, -149760]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [96, 1228800, 1228800], 'I': [256, 62720, 62720], 'O': [480, 376320, 376320], 'O_partial': [480, 0, 0], 'O_final': [0, 376320, 376320]}<data_size_each_level_total />{'W': [96, 1228800, 1228800], 'I': [262144, 62720, 62720], 'O': [491520, 376320, 376320]}<loop_cycles_each_level />{'W': [12, 153600, 153600], 'I': [1920, 153600, 153600], 'O': [9600, 153600, 153600]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [1, 16, 1], 'O': [10, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]], 'I': [[8.0, 0.1], [136.5, 8.5], [8.5, 8.5]], 'O': [[8.0, 0.1], [51.2, 51.2], [51.2, 51.2]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]], 'I': [[8.0, 0.1], [136.5, 136.5], [136.5, 8.5]], 'O': [[8.0, 0.5], [512.0, 51.2], [51.2, 51.2]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 0]], 'I': [[8.0, 0.1], [136.5, 8.5], [8.5, 0]], 'O': [[8.0, 0.5], [512.0, 51.2], [51.2, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [195.7, 528.5], [16.5, 51.2]], 'I': [[8.0, 0.1], [195.7, 528.5], [16.5, 51.2]], 'O': [[8.0, 0.5], [195.7, 528.5], [16.5, 51.2]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, False], [True, True]], 'I': [[True, True], [True, False], [True, True]], 'O': [[True, True], [True, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 153600], [12, 12, 12800], [153600, 153600, 1]], 'I': [[1, 1, 153600], [1920, 1920, 80], [153600, 153600, 1]], 'O': [[1, 1, 153600], [960, 9600, 16], [153600, 153600, 1]]}<trans_time_real />{'W': [[0, 1, 153600], [[2, 12, 12800], [0, 12, 12800]], [[2400, 153600, 1], [600, 153600, 1]]], 'I': [[0, 1, 153600], [[4, 1920, 80], [512, 1920, 80]], [[2560, 153600, 1], [640, 153600, 1]]], 'O': [[0, 1, 153600], [[8, 9600, 16], [960, 9600, 16]], [[15360, 153600, 1], [3840, 153600, 1]]]}<single_stall_cycle />{'W': [[-1], [-10, -12], [-151200, -153000]], 'I': [[-1], [-1916, -1408], [-151040, -152960]], 'O': [[-1], [-952, 0], [-138240, -149760]]}<single_stall_count />{'W': [153599, 12799, 0], 'I': [153599, 79, 0], 'O': [153600, 16, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [25598, 0], 'I': [40448, 0], 'O': [15360, 15360]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [15360, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-87554, -153600], [-138240, -138240]], 1: [[-153600, -153600], [-138240, -153600]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />150.0<mem_area />121.7<mem_area_percentage />81.1 %</area></results><elapsed_time_second />1</simulation></root>