Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Sep 27 22:50:18 2024
| Host         : EthanWindows running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          29          
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -45.807    -1320.674                     29                  482        0.168        0.000                      0                  482        4.500        0.000                       0                   273  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -45.807    -1320.674                     29                  482        0.168        0.000                      0                  482        4.500        0.000                       0                   273  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           29  Failing Endpoints,  Worst Slack      -45.807ns,  Total Violation    -1320.674ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -45.807ns  (required time - arrival time)
  Source:                 pulse_generator/sec_elapsed_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/clk_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        55.207ns  (logic 34.840ns (63.107%)  route 20.368ns (36.893%))
  Logic Levels:           104  (CARRY4=82 LUT4=1 LUT5=16 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.639     5.160    pulse_generator/clk_IBUF_BUFG
    SLICE_X65Y0          FDRE                                         r  pulse_generator/sec_elapsed_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y0          FDRE (Prop_fdre_C_Q)         0.456     5.616 r  pulse_generator/sec_elapsed_reg[0]_replica/Q
                         net (fo=36, routed)          1.033     6.649    pulse_generator/sec_elapsed_reg[0]_repN
    SLICE_X62Y1          LUT4 (Prop_lut4_I0_O)        0.124     6.773 r  pulse_generator/threshold1__6_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.773    pulse_generator/threshold1__6_carry__0_i_7_n_0
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.323 r  pulse_generator/threshold1__6_carry__0/CO[3]
                         net (fo=12, routed)          0.844     8.167    pulse_generator/threshold1[25]
    SLICE_X61Y0          LUT5 (Prop_lut5_I0_O)        0.124     8.291 r  pulse_generator/i__carry__1_i_96/O
                         net (fo=1, routed)           0.000     8.291    pulse_generator/i__carry__1_i_96_n_0
    SLICE_X61Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.841 r  pulse_generator/i__carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.841    pulse_generator/i__carry__1_i_51_n_0
    SLICE_X61Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.955 r  pulse_generator/i__carry__2_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.955    pulse_generator/i__carry__2_i_11_n_0
    SLICE_X61Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.226 r  pulse_generator/i__carry__2_i_7/CO[0]
                         net (fo=12, routed)          0.688     9.914    pulse_generator/i__carry__2_i_12_0[21]
    SLICE_X59Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    10.743 r  pulse_generator/i__carry__1_i_50/CO[3]
                         net (fo=1, routed)           0.000    10.743    pulse_generator/i__carry__1_i_50_n_0
    SLICE_X59Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.857 r  pulse_generator/i__carry__1_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.857    pulse_generator/i__carry__1_i_34_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.128 r  pulse_generator/i__carry__1_i_18/CO[0]
                         net (fo=12, routed)          0.628    11.756    pulse_generator/i__carry__2_i_12_0[20]
    SLICE_X58Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    12.585 r  pulse_generator/i__carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    12.585    pulse_generator/i__carry__1_i_56_n_0
    SLICE_X58Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.699 r  pulse_generator/i__carry__1_i_36/CO[3]
                         net (fo=1, routed)           0.000    12.699    pulse_generator/i__carry__1_i_36_n_0
    SLICE_X58Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.970 r  pulse_generator/i__carry__1_i_19/CO[0]
                         net (fo=12, routed)          0.628    13.598    pulse_generator/i__carry__2_i_12_0[19]
    SLICE_X58Y3          LUT6 (Prop_lut6_I4_O)        0.373    13.971 r  pulse_generator/i__carry__1_i_100/O
                         net (fo=1, routed)           0.000    13.971    pulse_generator/i__carry__1_i_100_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.372 r  pulse_generator/i__carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    14.372    pulse_generator/i__carry__1_i_61_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.486 r  pulse_generator/i__carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000    14.486    pulse_generator/i__carry__1_i_38_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.757 r  pulse_generator/i__carry__1_i_20/CO[0]
                         net (fo=12, routed)          0.632    15.389    pulse_generator/i__carry__2_i_12_0[18]
    SLICE_X58Y6          LUT6 (Prop_lut6_I4_O)        0.373    15.762 r  pulse_generator/i__carry__1_i_104/O
                         net (fo=1, routed)           0.000    15.762    pulse_generator/i__carry__1_i_104_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.160 r  pulse_generator/i__carry__1_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.160    pulse_generator/i__carry__1_i_66_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.274 r  pulse_generator/i__carry__1_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.274    pulse_generator/i__carry__1_i_40_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.545 r  pulse_generator/i__carry__1_i_21/CO[0]
                         net (fo=13, routed)          0.504    17.049    pulse_generator/i__carry__2_i_12_0[17]
    SLICE_X58Y9          LUT5 (Prop_lut5_I4_O)        0.373    17.422 r  pulse_generator/i__carry__1_i_109/O
                         net (fo=1, routed)           0.000    17.422    pulse_generator/i__carry__1_i_109_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.972 r  pulse_generator/i__carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000    17.972    pulse_generator/i__carry__1_i_71_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.086 r  pulse_generator/i__carry__1_i_42/CO[3]
                         net (fo=1, routed)           0.000    18.086    pulse_generator/i__carry__1_i_42_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.357 r  pulse_generator/i__carry__1_i_26/CO[0]
                         net (fo=12, routed)          0.633    18.990    pulse_generator/i__carry__2_i_12_0[16]
    SLICE_X58Y12         LUT6 (Prop_lut6_I4_O)        0.373    19.363 r  pulse_generator/i__carry__1_i_111/O
                         net (fo=1, routed)           0.000    19.363    pulse_generator/i__carry__1_i_111_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.761 r  pulse_generator/i__carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000    19.761    pulse_generator/i__carry__1_i_76_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.875 r  pulse_generator/i__carry__1_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.875    pulse_generator/i__carry__1_i_44_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.146 r  pulse_generator/i__carry__1_i_27/CO[0]
                         net (fo=13, routed)          0.554    20.700    pulse_generator/i__carry__2_i_12_0[15]
    SLICE_X58Y15         LUT5 (Prop_lut5_I4_O)        0.373    21.073 r  pulse_generator/i__carry__1_i_116/O
                         net (fo=1, routed)           0.000    21.073    pulse_generator/i__carry__1_i_116_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.623 r  pulse_generator/i__carry__1_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.623    pulse_generator/i__carry__1_i_81_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.737 r  pulse_generator/i__carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.737    pulse_generator/i__carry__1_i_46_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.008 r  pulse_generator/i__carry__1_i_28/CO[0]
                         net (fo=12, routed)          0.550    22.558    pulse_generator/i__carry__2_i_12_0[14]
    SLICE_X59Y17         LUT5 (Prop_lut5_I0_O)        0.373    22.931 r  pulse_generator/i__carry__1_i_119/O
                         net (fo=1, routed)           0.000    22.931    pulse_generator/i__carry__1_i_119_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.481 r  pulse_generator/i__carry__1_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.481    pulse_generator/i__carry__1_i_86_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.595 r  pulse_generator/i__carry__1_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.595    pulse_generator/i__carry__1_i_48_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.866 r  pulse_generator/i__carry__1_i_29/CO[0]
                         net (fo=12, routed)          0.640    24.506    pulse_generator/i__carry__2_i_12_0[13]
    SLICE_X60Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    25.350 r  pulse_generator/i__carry__0_i_50/CO[3]
                         net (fo=1, routed)           0.000    25.350    pulse_generator/i__carry__0_i_50_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.467 r  pulse_generator/i__carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.467    pulse_generator/i__carry__0_i_36_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.721 r  pulse_generator/i__carry__0_i_21/CO[0]
                         net (fo=12, routed)          0.686    26.408    pulse_generator/i__carry__2_i_12_0[12]
    SLICE_X61Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    27.231 r  pulse_generator/i__carry__0_i_55/CO[3]
                         net (fo=1, routed)           0.000    27.231    pulse_generator/i__carry__0_i_55_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.345 r  pulse_generator/i__carry__0_i_38/CO[3]
                         net (fo=1, routed)           0.000    27.345    pulse_generator/i__carry__0_i_38_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.616 r  pulse_generator/i__carry__0_i_22/CO[0]
                         net (fo=12, routed)          0.590    28.206    pulse_generator/i__carry__2_i_12_0[11]
    SLICE_X58Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    29.035 r  pulse_generator/i__carry__0_i_60/CO[3]
                         net (fo=1, routed)           0.000    29.035    pulse_generator/i__carry__0_i_60_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.149 r  pulse_generator/i__carry__0_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.149    pulse_generator/i__carry__0_i_40_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.420 r  pulse_generator/i__carry__0_i_23/CO[0]
                         net (fo=13, routed)          0.705    30.125    pulse_generator/i__carry__2_i_12_0[10]
    SLICE_X59Y20         LUT5 (Prop_lut5_I4_O)        0.373    30.498 r  pulse_generator/i__carry__0_i_96/O
                         net (fo=1, routed)           0.000    30.498    pulse_generator/i__carry__0_i_96_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.048 r  pulse_generator/i__carry__0_i_65/CO[3]
                         net (fo=1, routed)           0.000    31.048    pulse_generator/i__carry__0_i_65_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.162 r  pulse_generator/i__carry__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.162    pulse_generator/i__carry__0_i_42_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.433 r  pulse_generator/i__carry__0_i_24/CO[0]
                         net (fo=13, routed)          0.762    32.195    pulse_generator/i__carry__2_i_12_0[9]
    SLICE_X60Y20         LUT5 (Prop_lut5_I4_O)        0.373    32.568 r  pulse_generator/i__carry__0_i_100/O
                         net (fo=1, routed)           0.000    32.568    pulse_generator/i__carry__0_i_100_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.101 r  pulse_generator/i__carry__0_i_70/CO[3]
                         net (fo=1, routed)           0.000    33.101    pulse_generator/i__carry__0_i_70_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.218 r  pulse_generator/i__carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    33.218    pulse_generator/i__carry__0_i_44_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.472 r  pulse_generator/i__carry__0_i_29/CO[0]
                         net (fo=13, routed)          0.829    34.301    pulse_generator/i__carry__2_i_12_0[8]
    SLICE_X57Y21         LUT5 (Prop_lut5_I4_O)        0.367    34.668 r  pulse_generator/i__carry__0_i_104/O
                         net (fo=1, routed)           0.000    34.668    pulse_generator/i__carry__0_i_104_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.218 r  pulse_generator/i__carry__0_i_75/CO[3]
                         net (fo=1, routed)           0.000    35.218    pulse_generator/i__carry__0_i_75_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.332 r  pulse_generator/i__carry__0_i_46/CO[3]
                         net (fo=1, routed)           0.000    35.332    pulse_generator/i__carry__0_i_46_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.603 r  pulse_generator/i__carry__0_i_30/CO[0]
                         net (fo=13, routed)          0.576    36.179    pulse_generator/i__carry__2_i_12_0[7]
    SLICE_X57Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    37.008 r  pulse_generator/i__carry_i_65/CO[3]
                         net (fo=1, routed)           0.009    37.017    pulse_generator/i__carry_i_65_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.131 r  pulse_generator/i__carry__0_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.131    pulse_generator/i__carry__0_i_48_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.402 r  pulse_generator/i__carry__0_i_31/CO[0]
                         net (fo=12, routed)          0.802    38.204    pulse_generator/i__carry__2_i_12_0[6]
    SLICE_X57Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    39.033 r  pulse_generator/i__carry_i_46/CO[3]
                         net (fo=1, routed)           0.000    39.033    pulse_generator/i__carry_i_46_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.147 r  pulse_generator/i__carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.147    pulse_generator/i__carry_i_45_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.418 r  pulse_generator/i__carry_i_36/CO[0]
                         net (fo=13, routed)          0.851    40.268    pulse_generator/i__carry__2_i_12_0[5]
    SLICE_X58Y31         LUT5 (Prop_lut5_I4_O)        0.373    40.641 r  pulse_generator/i__carry_i_64/O
                         net (fo=1, routed)           0.000    40.641    pulse_generator/i__carry_i_64_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.191 r  pulse_generator/i__carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    41.191    pulse_generator/i__carry_i_44_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.305 r  pulse_generator/i__carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.305    pulse_generator/i__carry_i_35_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.576 r  pulse_generator/i__carry_i_21/CO[0]
                         net (fo=13, routed)          0.676    42.253    pulse_generator/i__carry__2_i_12_0[4]
    SLICE_X58Y34         LUT5 (Prop_lut5_I4_O)        0.373    42.626 r  pulse_generator/i__carry_i_76/O
                         net (fo=1, routed)           0.000    42.626    pulse_generator/i__carry_i_76_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.176 r  pulse_generator/i__carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    43.176    pulse_generator/i__carry_i_52_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.290 r  pulse_generator/i__carry_i_38/CO[3]
                         net (fo=1, routed)           0.000    43.290    pulse_generator/i__carry_i_38_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.561 r  pulse_generator/i__carry_i_22/CO[0]
                         net (fo=13, routed)          0.536    44.096    pulse_generator/i__carry__2_i_12_0[3]
    SLICE_X58Y37         LUT5 (Prop_lut5_I4_O)        0.373    44.469 r  pulse_generator/threshold1__731_carry_i_36/O
                         net (fo=1, routed)           0.000    44.469    pulse_generator/threshold1__731_carry_i_36_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.019 r  pulse_generator/threshold1__731_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.019    pulse_generator/threshold1__731_carry_i_28_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.133 r  pulse_generator/i__carry_i_40/CO[3]
                         net (fo=1, routed)           0.000    45.133    pulse_generator/i__carry_i_40_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.404 r  pulse_generator/i__carry_i_23/CO[0]
                         net (fo=13, routed)          0.520    45.924    pulse_generator/i__carry__2_i_12_0[2]
    SLICE_X58Y40         LUT5 (Prop_lut5_I4_O)        0.373    46.297 r  pulse_generator/threshold1__731_carry_i_32/O
                         net (fo=1, routed)           0.000    46.297    pulse_generator/threshold1__731_carry_i_32_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.847 r  pulse_generator/threshold1__731_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.847    pulse_generator/threshold1__731_carry_i_23_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.961 r  pulse_generator/threshold1__731_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.961    pulse_generator/threshold1__731_carry__0_i_16_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.232 r  pulse_generator/i__carry_i_24/CO[0]
                         net (fo=13, routed)          0.504    47.736    pulse_generator/i__carry__2_i_12_0[1]
    SLICE_X58Y43         LUT5 (Prop_lut5_I4_O)        0.373    48.109 r  pulse_generator/threshold1__731_carry_i_27/O
                         net (fo=1, routed)           0.000    48.109    pulse_generator/threshold1__731_carry_i_27_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.659 r  pulse_generator/threshold1__731_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.659    pulse_generator/threshold1__731_carry_i_17_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.773 r  pulse_generator/threshold1__731_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    48.773    pulse_generator/threshold1__731_carry__0_i_11_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.044 r  pulse_generator/threshold1__731_carry_i_15/CO[0]
                         net (fo=13, routed)          0.538    49.582    pulse_generator/i__carry__2_i_12_0[0]
    SLICE_X58Y46         LUT5 (Prop_lut5_I4_O)        0.373    49.955 r  pulse_generator/threshold1__731_carry_i_21/O
                         net (fo=1, routed)           0.000    49.955    pulse_generator/threshold1__731_carry_i_21_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.505 r  pulse_generator/threshold1__731_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.505    pulse_generator/threshold1__731_carry_i_10_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.619 r  pulse_generator/threshold1__731_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    50.619    pulse_generator/threshold1__731_carry__0_i_6_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    50.890 r  pulse_generator/threshold1__731_carry_i_8/CO[0]
                         net (fo=13, routed)          0.692    51.582    pulse_generator/threshold1[2]
    SLICE_X58Y49         LUT5 (Prop_lut5_I4_O)        0.373    51.955 r  pulse_generator/threshold1__731_carry_i_14/O
                         net (fo=1, routed)           0.000    51.955    pulse_generator/threshold1__731_carry_i_14_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.505 r  pulse_generator/threshold1__731_carry_i_2/CO[3]
                         net (fo=1, routed)           0.001    52.506    pulse_generator/threshold1__731_carry_i_2_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.620 r  pulse_generator/threshold1__731_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.620    pulse_generator/threshold1__731_carry__0_i_1_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    52.891 r  pulse_generator/threshold1__731_carry_i_1/CO[0]
                         net (fo=13, routed)          0.681    53.572    pulse_generator/threshold1[1]
    SLICE_X58Y52         LUT5 (Prop_lut5_I4_O)        0.373    53.945 r  pulse_generator/threshold1__731_carry_i_7/O
                         net (fo=1, routed)           0.000    53.945    pulse_generator/threshold1__731_carry_i_7_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.477 r  pulse_generator/threshold1__731_carry/CO[3]
                         net (fo=1, routed)           0.000    54.477    pulse_generator/threshold1__731_carry_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.591 r  pulse_generator/threshold1__731_carry__0/CO[3]
                         net (fo=2, routed)           0.945    55.536    pulse_generator/threshold1[0]
    SLICE_X59Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    56.116 r  pulse_generator/i__carry_i_20/CO[3]
                         net (fo=1, routed)           0.000    56.116    pulse_generator/i__carry_i_20_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.230 r  pulse_generator/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.230    pulse_generator/i__carry_i_12_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.344 r  pulse_generator/i__carry__0_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.344    pulse_generator/i__carry__0_i_19_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.458 r  pulse_generator/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    56.458    pulse_generator/i__carry__0_i_17_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    56.792 f  pulse_generator/i__carry__1_i_14/O[1]
                         net (fo=1, routed)           0.351    57.143    pulse_generator/i__carry__1_i_14_n_6
    SLICE_X58Y54         LUT6 (Prop_lut6_I1_O)        0.303    57.446 r  pulse_generator/i__carry__1_i_17/O
                         net (fo=2, routed)           0.797    58.243    pulse_generator/i__carry__1_i_17_n_0
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.124    58.367 r  pulse_generator/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000    58.367    pulse_generator/i__carry__1_i_8_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    58.899 r  pulse_generator/clk_counter1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    58.899    pulse_generator/clk_counter1_inferred__1/i__carry__1_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.056 r  pulse_generator/clk_counter1_inferred__1/i__carry__2/CO[1]
                         net (fo=2, routed)           0.297    59.353    pulse_generator/p_1_in
    SLICE_X61Y49         LUT5 (Prop_lut5_I0_O)        0.329    59.682 r  pulse_generator/clk_counter[27]_i_1/O
                         net (fo=28, routed)          0.686    60.368    pulse_generator/clk_counter[27]_i_1_n_0
    SLICE_X60Y49         FDRE                                         r  pulse_generator/clk_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.519    14.860    pulse_generator/clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  pulse_generator/clk_counter_reg[13]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X60Y49         FDRE (Setup_fdre_C_R)       -0.524    14.561    pulse_generator/clk_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                         -60.368    
  -------------------------------------------------------------------
                         slack                                -45.807    

Slack (VIOLATED) :        -45.807ns  (required time - arrival time)
  Source:                 pulse_generator/sec_elapsed_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/clk_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        55.207ns  (logic 34.840ns (63.107%)  route 20.368ns (36.893%))
  Logic Levels:           104  (CARRY4=82 LUT4=1 LUT5=16 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.639     5.160    pulse_generator/clk_IBUF_BUFG
    SLICE_X65Y0          FDRE                                         r  pulse_generator/sec_elapsed_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y0          FDRE (Prop_fdre_C_Q)         0.456     5.616 r  pulse_generator/sec_elapsed_reg[0]_replica/Q
                         net (fo=36, routed)          1.033     6.649    pulse_generator/sec_elapsed_reg[0]_repN
    SLICE_X62Y1          LUT4 (Prop_lut4_I0_O)        0.124     6.773 r  pulse_generator/threshold1__6_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.773    pulse_generator/threshold1__6_carry__0_i_7_n_0
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.323 r  pulse_generator/threshold1__6_carry__0/CO[3]
                         net (fo=12, routed)          0.844     8.167    pulse_generator/threshold1[25]
    SLICE_X61Y0          LUT5 (Prop_lut5_I0_O)        0.124     8.291 r  pulse_generator/i__carry__1_i_96/O
                         net (fo=1, routed)           0.000     8.291    pulse_generator/i__carry__1_i_96_n_0
    SLICE_X61Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.841 r  pulse_generator/i__carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.841    pulse_generator/i__carry__1_i_51_n_0
    SLICE_X61Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.955 r  pulse_generator/i__carry__2_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.955    pulse_generator/i__carry__2_i_11_n_0
    SLICE_X61Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.226 r  pulse_generator/i__carry__2_i_7/CO[0]
                         net (fo=12, routed)          0.688     9.914    pulse_generator/i__carry__2_i_12_0[21]
    SLICE_X59Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    10.743 r  pulse_generator/i__carry__1_i_50/CO[3]
                         net (fo=1, routed)           0.000    10.743    pulse_generator/i__carry__1_i_50_n_0
    SLICE_X59Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.857 r  pulse_generator/i__carry__1_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.857    pulse_generator/i__carry__1_i_34_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.128 r  pulse_generator/i__carry__1_i_18/CO[0]
                         net (fo=12, routed)          0.628    11.756    pulse_generator/i__carry__2_i_12_0[20]
    SLICE_X58Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    12.585 r  pulse_generator/i__carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    12.585    pulse_generator/i__carry__1_i_56_n_0
    SLICE_X58Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.699 r  pulse_generator/i__carry__1_i_36/CO[3]
                         net (fo=1, routed)           0.000    12.699    pulse_generator/i__carry__1_i_36_n_0
    SLICE_X58Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.970 r  pulse_generator/i__carry__1_i_19/CO[0]
                         net (fo=12, routed)          0.628    13.598    pulse_generator/i__carry__2_i_12_0[19]
    SLICE_X58Y3          LUT6 (Prop_lut6_I4_O)        0.373    13.971 r  pulse_generator/i__carry__1_i_100/O
                         net (fo=1, routed)           0.000    13.971    pulse_generator/i__carry__1_i_100_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.372 r  pulse_generator/i__carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    14.372    pulse_generator/i__carry__1_i_61_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.486 r  pulse_generator/i__carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000    14.486    pulse_generator/i__carry__1_i_38_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.757 r  pulse_generator/i__carry__1_i_20/CO[0]
                         net (fo=12, routed)          0.632    15.389    pulse_generator/i__carry__2_i_12_0[18]
    SLICE_X58Y6          LUT6 (Prop_lut6_I4_O)        0.373    15.762 r  pulse_generator/i__carry__1_i_104/O
                         net (fo=1, routed)           0.000    15.762    pulse_generator/i__carry__1_i_104_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.160 r  pulse_generator/i__carry__1_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.160    pulse_generator/i__carry__1_i_66_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.274 r  pulse_generator/i__carry__1_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.274    pulse_generator/i__carry__1_i_40_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.545 r  pulse_generator/i__carry__1_i_21/CO[0]
                         net (fo=13, routed)          0.504    17.049    pulse_generator/i__carry__2_i_12_0[17]
    SLICE_X58Y9          LUT5 (Prop_lut5_I4_O)        0.373    17.422 r  pulse_generator/i__carry__1_i_109/O
                         net (fo=1, routed)           0.000    17.422    pulse_generator/i__carry__1_i_109_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.972 r  pulse_generator/i__carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000    17.972    pulse_generator/i__carry__1_i_71_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.086 r  pulse_generator/i__carry__1_i_42/CO[3]
                         net (fo=1, routed)           0.000    18.086    pulse_generator/i__carry__1_i_42_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.357 r  pulse_generator/i__carry__1_i_26/CO[0]
                         net (fo=12, routed)          0.633    18.990    pulse_generator/i__carry__2_i_12_0[16]
    SLICE_X58Y12         LUT6 (Prop_lut6_I4_O)        0.373    19.363 r  pulse_generator/i__carry__1_i_111/O
                         net (fo=1, routed)           0.000    19.363    pulse_generator/i__carry__1_i_111_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.761 r  pulse_generator/i__carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000    19.761    pulse_generator/i__carry__1_i_76_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.875 r  pulse_generator/i__carry__1_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.875    pulse_generator/i__carry__1_i_44_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.146 r  pulse_generator/i__carry__1_i_27/CO[0]
                         net (fo=13, routed)          0.554    20.700    pulse_generator/i__carry__2_i_12_0[15]
    SLICE_X58Y15         LUT5 (Prop_lut5_I4_O)        0.373    21.073 r  pulse_generator/i__carry__1_i_116/O
                         net (fo=1, routed)           0.000    21.073    pulse_generator/i__carry__1_i_116_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.623 r  pulse_generator/i__carry__1_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.623    pulse_generator/i__carry__1_i_81_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.737 r  pulse_generator/i__carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.737    pulse_generator/i__carry__1_i_46_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.008 r  pulse_generator/i__carry__1_i_28/CO[0]
                         net (fo=12, routed)          0.550    22.558    pulse_generator/i__carry__2_i_12_0[14]
    SLICE_X59Y17         LUT5 (Prop_lut5_I0_O)        0.373    22.931 r  pulse_generator/i__carry__1_i_119/O
                         net (fo=1, routed)           0.000    22.931    pulse_generator/i__carry__1_i_119_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.481 r  pulse_generator/i__carry__1_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.481    pulse_generator/i__carry__1_i_86_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.595 r  pulse_generator/i__carry__1_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.595    pulse_generator/i__carry__1_i_48_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.866 r  pulse_generator/i__carry__1_i_29/CO[0]
                         net (fo=12, routed)          0.640    24.506    pulse_generator/i__carry__2_i_12_0[13]
    SLICE_X60Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    25.350 r  pulse_generator/i__carry__0_i_50/CO[3]
                         net (fo=1, routed)           0.000    25.350    pulse_generator/i__carry__0_i_50_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.467 r  pulse_generator/i__carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.467    pulse_generator/i__carry__0_i_36_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.721 r  pulse_generator/i__carry__0_i_21/CO[0]
                         net (fo=12, routed)          0.686    26.408    pulse_generator/i__carry__2_i_12_0[12]
    SLICE_X61Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    27.231 r  pulse_generator/i__carry__0_i_55/CO[3]
                         net (fo=1, routed)           0.000    27.231    pulse_generator/i__carry__0_i_55_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.345 r  pulse_generator/i__carry__0_i_38/CO[3]
                         net (fo=1, routed)           0.000    27.345    pulse_generator/i__carry__0_i_38_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.616 r  pulse_generator/i__carry__0_i_22/CO[0]
                         net (fo=12, routed)          0.590    28.206    pulse_generator/i__carry__2_i_12_0[11]
    SLICE_X58Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    29.035 r  pulse_generator/i__carry__0_i_60/CO[3]
                         net (fo=1, routed)           0.000    29.035    pulse_generator/i__carry__0_i_60_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.149 r  pulse_generator/i__carry__0_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.149    pulse_generator/i__carry__0_i_40_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.420 r  pulse_generator/i__carry__0_i_23/CO[0]
                         net (fo=13, routed)          0.705    30.125    pulse_generator/i__carry__2_i_12_0[10]
    SLICE_X59Y20         LUT5 (Prop_lut5_I4_O)        0.373    30.498 r  pulse_generator/i__carry__0_i_96/O
                         net (fo=1, routed)           0.000    30.498    pulse_generator/i__carry__0_i_96_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.048 r  pulse_generator/i__carry__0_i_65/CO[3]
                         net (fo=1, routed)           0.000    31.048    pulse_generator/i__carry__0_i_65_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.162 r  pulse_generator/i__carry__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.162    pulse_generator/i__carry__0_i_42_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.433 r  pulse_generator/i__carry__0_i_24/CO[0]
                         net (fo=13, routed)          0.762    32.195    pulse_generator/i__carry__2_i_12_0[9]
    SLICE_X60Y20         LUT5 (Prop_lut5_I4_O)        0.373    32.568 r  pulse_generator/i__carry__0_i_100/O
                         net (fo=1, routed)           0.000    32.568    pulse_generator/i__carry__0_i_100_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.101 r  pulse_generator/i__carry__0_i_70/CO[3]
                         net (fo=1, routed)           0.000    33.101    pulse_generator/i__carry__0_i_70_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.218 r  pulse_generator/i__carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    33.218    pulse_generator/i__carry__0_i_44_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.472 r  pulse_generator/i__carry__0_i_29/CO[0]
                         net (fo=13, routed)          0.829    34.301    pulse_generator/i__carry__2_i_12_0[8]
    SLICE_X57Y21         LUT5 (Prop_lut5_I4_O)        0.367    34.668 r  pulse_generator/i__carry__0_i_104/O
                         net (fo=1, routed)           0.000    34.668    pulse_generator/i__carry__0_i_104_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.218 r  pulse_generator/i__carry__0_i_75/CO[3]
                         net (fo=1, routed)           0.000    35.218    pulse_generator/i__carry__0_i_75_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.332 r  pulse_generator/i__carry__0_i_46/CO[3]
                         net (fo=1, routed)           0.000    35.332    pulse_generator/i__carry__0_i_46_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.603 r  pulse_generator/i__carry__0_i_30/CO[0]
                         net (fo=13, routed)          0.576    36.179    pulse_generator/i__carry__2_i_12_0[7]
    SLICE_X57Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    37.008 r  pulse_generator/i__carry_i_65/CO[3]
                         net (fo=1, routed)           0.009    37.017    pulse_generator/i__carry_i_65_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.131 r  pulse_generator/i__carry__0_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.131    pulse_generator/i__carry__0_i_48_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.402 r  pulse_generator/i__carry__0_i_31/CO[0]
                         net (fo=12, routed)          0.802    38.204    pulse_generator/i__carry__2_i_12_0[6]
    SLICE_X57Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    39.033 r  pulse_generator/i__carry_i_46/CO[3]
                         net (fo=1, routed)           0.000    39.033    pulse_generator/i__carry_i_46_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.147 r  pulse_generator/i__carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.147    pulse_generator/i__carry_i_45_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.418 r  pulse_generator/i__carry_i_36/CO[0]
                         net (fo=13, routed)          0.851    40.268    pulse_generator/i__carry__2_i_12_0[5]
    SLICE_X58Y31         LUT5 (Prop_lut5_I4_O)        0.373    40.641 r  pulse_generator/i__carry_i_64/O
                         net (fo=1, routed)           0.000    40.641    pulse_generator/i__carry_i_64_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.191 r  pulse_generator/i__carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    41.191    pulse_generator/i__carry_i_44_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.305 r  pulse_generator/i__carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.305    pulse_generator/i__carry_i_35_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.576 r  pulse_generator/i__carry_i_21/CO[0]
                         net (fo=13, routed)          0.676    42.253    pulse_generator/i__carry__2_i_12_0[4]
    SLICE_X58Y34         LUT5 (Prop_lut5_I4_O)        0.373    42.626 r  pulse_generator/i__carry_i_76/O
                         net (fo=1, routed)           0.000    42.626    pulse_generator/i__carry_i_76_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.176 r  pulse_generator/i__carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    43.176    pulse_generator/i__carry_i_52_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.290 r  pulse_generator/i__carry_i_38/CO[3]
                         net (fo=1, routed)           0.000    43.290    pulse_generator/i__carry_i_38_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.561 r  pulse_generator/i__carry_i_22/CO[0]
                         net (fo=13, routed)          0.536    44.096    pulse_generator/i__carry__2_i_12_0[3]
    SLICE_X58Y37         LUT5 (Prop_lut5_I4_O)        0.373    44.469 r  pulse_generator/threshold1__731_carry_i_36/O
                         net (fo=1, routed)           0.000    44.469    pulse_generator/threshold1__731_carry_i_36_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.019 r  pulse_generator/threshold1__731_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.019    pulse_generator/threshold1__731_carry_i_28_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.133 r  pulse_generator/i__carry_i_40/CO[3]
                         net (fo=1, routed)           0.000    45.133    pulse_generator/i__carry_i_40_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.404 r  pulse_generator/i__carry_i_23/CO[0]
                         net (fo=13, routed)          0.520    45.924    pulse_generator/i__carry__2_i_12_0[2]
    SLICE_X58Y40         LUT5 (Prop_lut5_I4_O)        0.373    46.297 r  pulse_generator/threshold1__731_carry_i_32/O
                         net (fo=1, routed)           0.000    46.297    pulse_generator/threshold1__731_carry_i_32_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.847 r  pulse_generator/threshold1__731_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.847    pulse_generator/threshold1__731_carry_i_23_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.961 r  pulse_generator/threshold1__731_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.961    pulse_generator/threshold1__731_carry__0_i_16_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.232 r  pulse_generator/i__carry_i_24/CO[0]
                         net (fo=13, routed)          0.504    47.736    pulse_generator/i__carry__2_i_12_0[1]
    SLICE_X58Y43         LUT5 (Prop_lut5_I4_O)        0.373    48.109 r  pulse_generator/threshold1__731_carry_i_27/O
                         net (fo=1, routed)           0.000    48.109    pulse_generator/threshold1__731_carry_i_27_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.659 r  pulse_generator/threshold1__731_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.659    pulse_generator/threshold1__731_carry_i_17_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.773 r  pulse_generator/threshold1__731_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    48.773    pulse_generator/threshold1__731_carry__0_i_11_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.044 r  pulse_generator/threshold1__731_carry_i_15/CO[0]
                         net (fo=13, routed)          0.538    49.582    pulse_generator/i__carry__2_i_12_0[0]
    SLICE_X58Y46         LUT5 (Prop_lut5_I4_O)        0.373    49.955 r  pulse_generator/threshold1__731_carry_i_21/O
                         net (fo=1, routed)           0.000    49.955    pulse_generator/threshold1__731_carry_i_21_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.505 r  pulse_generator/threshold1__731_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.505    pulse_generator/threshold1__731_carry_i_10_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.619 r  pulse_generator/threshold1__731_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    50.619    pulse_generator/threshold1__731_carry__0_i_6_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    50.890 r  pulse_generator/threshold1__731_carry_i_8/CO[0]
                         net (fo=13, routed)          0.692    51.582    pulse_generator/threshold1[2]
    SLICE_X58Y49         LUT5 (Prop_lut5_I4_O)        0.373    51.955 r  pulse_generator/threshold1__731_carry_i_14/O
                         net (fo=1, routed)           0.000    51.955    pulse_generator/threshold1__731_carry_i_14_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.505 r  pulse_generator/threshold1__731_carry_i_2/CO[3]
                         net (fo=1, routed)           0.001    52.506    pulse_generator/threshold1__731_carry_i_2_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.620 r  pulse_generator/threshold1__731_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.620    pulse_generator/threshold1__731_carry__0_i_1_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    52.891 r  pulse_generator/threshold1__731_carry_i_1/CO[0]
                         net (fo=13, routed)          0.681    53.572    pulse_generator/threshold1[1]
    SLICE_X58Y52         LUT5 (Prop_lut5_I4_O)        0.373    53.945 r  pulse_generator/threshold1__731_carry_i_7/O
                         net (fo=1, routed)           0.000    53.945    pulse_generator/threshold1__731_carry_i_7_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.477 r  pulse_generator/threshold1__731_carry/CO[3]
                         net (fo=1, routed)           0.000    54.477    pulse_generator/threshold1__731_carry_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.591 r  pulse_generator/threshold1__731_carry__0/CO[3]
                         net (fo=2, routed)           0.945    55.536    pulse_generator/threshold1[0]
    SLICE_X59Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    56.116 r  pulse_generator/i__carry_i_20/CO[3]
                         net (fo=1, routed)           0.000    56.116    pulse_generator/i__carry_i_20_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.230 r  pulse_generator/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.230    pulse_generator/i__carry_i_12_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.344 r  pulse_generator/i__carry__0_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.344    pulse_generator/i__carry__0_i_19_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.458 r  pulse_generator/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    56.458    pulse_generator/i__carry__0_i_17_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    56.792 f  pulse_generator/i__carry__1_i_14/O[1]
                         net (fo=1, routed)           0.351    57.143    pulse_generator/i__carry__1_i_14_n_6
    SLICE_X58Y54         LUT6 (Prop_lut6_I1_O)        0.303    57.446 r  pulse_generator/i__carry__1_i_17/O
                         net (fo=2, routed)           0.797    58.243    pulse_generator/i__carry__1_i_17_n_0
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.124    58.367 r  pulse_generator/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000    58.367    pulse_generator/i__carry__1_i_8_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    58.899 r  pulse_generator/clk_counter1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    58.899    pulse_generator/clk_counter1_inferred__1/i__carry__1_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.056 r  pulse_generator/clk_counter1_inferred__1/i__carry__2/CO[1]
                         net (fo=2, routed)           0.297    59.353    pulse_generator/p_1_in
    SLICE_X61Y49         LUT5 (Prop_lut5_I0_O)        0.329    59.682 r  pulse_generator/clk_counter[27]_i_1/O
                         net (fo=28, routed)          0.686    60.368    pulse_generator/clk_counter[27]_i_1_n_0
    SLICE_X60Y49         FDRE                                         r  pulse_generator/clk_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.519    14.860    pulse_generator/clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  pulse_generator/clk_counter_reg[14]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X60Y49         FDRE (Setup_fdre_C_R)       -0.524    14.561    pulse_generator/clk_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                         -60.368    
  -------------------------------------------------------------------
                         slack                                -45.807    

Slack (VIOLATED) :        -45.807ns  (required time - arrival time)
  Source:                 pulse_generator/sec_elapsed_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/clk_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        55.207ns  (logic 34.840ns (63.107%)  route 20.368ns (36.893%))
  Logic Levels:           104  (CARRY4=82 LUT4=1 LUT5=16 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.639     5.160    pulse_generator/clk_IBUF_BUFG
    SLICE_X65Y0          FDRE                                         r  pulse_generator/sec_elapsed_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y0          FDRE (Prop_fdre_C_Q)         0.456     5.616 r  pulse_generator/sec_elapsed_reg[0]_replica/Q
                         net (fo=36, routed)          1.033     6.649    pulse_generator/sec_elapsed_reg[0]_repN
    SLICE_X62Y1          LUT4 (Prop_lut4_I0_O)        0.124     6.773 r  pulse_generator/threshold1__6_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.773    pulse_generator/threshold1__6_carry__0_i_7_n_0
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.323 r  pulse_generator/threshold1__6_carry__0/CO[3]
                         net (fo=12, routed)          0.844     8.167    pulse_generator/threshold1[25]
    SLICE_X61Y0          LUT5 (Prop_lut5_I0_O)        0.124     8.291 r  pulse_generator/i__carry__1_i_96/O
                         net (fo=1, routed)           0.000     8.291    pulse_generator/i__carry__1_i_96_n_0
    SLICE_X61Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.841 r  pulse_generator/i__carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.841    pulse_generator/i__carry__1_i_51_n_0
    SLICE_X61Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.955 r  pulse_generator/i__carry__2_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.955    pulse_generator/i__carry__2_i_11_n_0
    SLICE_X61Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.226 r  pulse_generator/i__carry__2_i_7/CO[0]
                         net (fo=12, routed)          0.688     9.914    pulse_generator/i__carry__2_i_12_0[21]
    SLICE_X59Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    10.743 r  pulse_generator/i__carry__1_i_50/CO[3]
                         net (fo=1, routed)           0.000    10.743    pulse_generator/i__carry__1_i_50_n_0
    SLICE_X59Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.857 r  pulse_generator/i__carry__1_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.857    pulse_generator/i__carry__1_i_34_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.128 r  pulse_generator/i__carry__1_i_18/CO[0]
                         net (fo=12, routed)          0.628    11.756    pulse_generator/i__carry__2_i_12_0[20]
    SLICE_X58Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    12.585 r  pulse_generator/i__carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    12.585    pulse_generator/i__carry__1_i_56_n_0
    SLICE_X58Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.699 r  pulse_generator/i__carry__1_i_36/CO[3]
                         net (fo=1, routed)           0.000    12.699    pulse_generator/i__carry__1_i_36_n_0
    SLICE_X58Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.970 r  pulse_generator/i__carry__1_i_19/CO[0]
                         net (fo=12, routed)          0.628    13.598    pulse_generator/i__carry__2_i_12_0[19]
    SLICE_X58Y3          LUT6 (Prop_lut6_I4_O)        0.373    13.971 r  pulse_generator/i__carry__1_i_100/O
                         net (fo=1, routed)           0.000    13.971    pulse_generator/i__carry__1_i_100_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.372 r  pulse_generator/i__carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    14.372    pulse_generator/i__carry__1_i_61_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.486 r  pulse_generator/i__carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000    14.486    pulse_generator/i__carry__1_i_38_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.757 r  pulse_generator/i__carry__1_i_20/CO[0]
                         net (fo=12, routed)          0.632    15.389    pulse_generator/i__carry__2_i_12_0[18]
    SLICE_X58Y6          LUT6 (Prop_lut6_I4_O)        0.373    15.762 r  pulse_generator/i__carry__1_i_104/O
                         net (fo=1, routed)           0.000    15.762    pulse_generator/i__carry__1_i_104_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.160 r  pulse_generator/i__carry__1_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.160    pulse_generator/i__carry__1_i_66_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.274 r  pulse_generator/i__carry__1_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.274    pulse_generator/i__carry__1_i_40_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.545 r  pulse_generator/i__carry__1_i_21/CO[0]
                         net (fo=13, routed)          0.504    17.049    pulse_generator/i__carry__2_i_12_0[17]
    SLICE_X58Y9          LUT5 (Prop_lut5_I4_O)        0.373    17.422 r  pulse_generator/i__carry__1_i_109/O
                         net (fo=1, routed)           0.000    17.422    pulse_generator/i__carry__1_i_109_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.972 r  pulse_generator/i__carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000    17.972    pulse_generator/i__carry__1_i_71_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.086 r  pulse_generator/i__carry__1_i_42/CO[3]
                         net (fo=1, routed)           0.000    18.086    pulse_generator/i__carry__1_i_42_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.357 r  pulse_generator/i__carry__1_i_26/CO[0]
                         net (fo=12, routed)          0.633    18.990    pulse_generator/i__carry__2_i_12_0[16]
    SLICE_X58Y12         LUT6 (Prop_lut6_I4_O)        0.373    19.363 r  pulse_generator/i__carry__1_i_111/O
                         net (fo=1, routed)           0.000    19.363    pulse_generator/i__carry__1_i_111_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.761 r  pulse_generator/i__carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000    19.761    pulse_generator/i__carry__1_i_76_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.875 r  pulse_generator/i__carry__1_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.875    pulse_generator/i__carry__1_i_44_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.146 r  pulse_generator/i__carry__1_i_27/CO[0]
                         net (fo=13, routed)          0.554    20.700    pulse_generator/i__carry__2_i_12_0[15]
    SLICE_X58Y15         LUT5 (Prop_lut5_I4_O)        0.373    21.073 r  pulse_generator/i__carry__1_i_116/O
                         net (fo=1, routed)           0.000    21.073    pulse_generator/i__carry__1_i_116_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.623 r  pulse_generator/i__carry__1_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.623    pulse_generator/i__carry__1_i_81_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.737 r  pulse_generator/i__carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.737    pulse_generator/i__carry__1_i_46_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.008 r  pulse_generator/i__carry__1_i_28/CO[0]
                         net (fo=12, routed)          0.550    22.558    pulse_generator/i__carry__2_i_12_0[14]
    SLICE_X59Y17         LUT5 (Prop_lut5_I0_O)        0.373    22.931 r  pulse_generator/i__carry__1_i_119/O
                         net (fo=1, routed)           0.000    22.931    pulse_generator/i__carry__1_i_119_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.481 r  pulse_generator/i__carry__1_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.481    pulse_generator/i__carry__1_i_86_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.595 r  pulse_generator/i__carry__1_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.595    pulse_generator/i__carry__1_i_48_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.866 r  pulse_generator/i__carry__1_i_29/CO[0]
                         net (fo=12, routed)          0.640    24.506    pulse_generator/i__carry__2_i_12_0[13]
    SLICE_X60Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    25.350 r  pulse_generator/i__carry__0_i_50/CO[3]
                         net (fo=1, routed)           0.000    25.350    pulse_generator/i__carry__0_i_50_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.467 r  pulse_generator/i__carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.467    pulse_generator/i__carry__0_i_36_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.721 r  pulse_generator/i__carry__0_i_21/CO[0]
                         net (fo=12, routed)          0.686    26.408    pulse_generator/i__carry__2_i_12_0[12]
    SLICE_X61Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    27.231 r  pulse_generator/i__carry__0_i_55/CO[3]
                         net (fo=1, routed)           0.000    27.231    pulse_generator/i__carry__0_i_55_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.345 r  pulse_generator/i__carry__0_i_38/CO[3]
                         net (fo=1, routed)           0.000    27.345    pulse_generator/i__carry__0_i_38_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.616 r  pulse_generator/i__carry__0_i_22/CO[0]
                         net (fo=12, routed)          0.590    28.206    pulse_generator/i__carry__2_i_12_0[11]
    SLICE_X58Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    29.035 r  pulse_generator/i__carry__0_i_60/CO[3]
                         net (fo=1, routed)           0.000    29.035    pulse_generator/i__carry__0_i_60_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.149 r  pulse_generator/i__carry__0_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.149    pulse_generator/i__carry__0_i_40_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.420 r  pulse_generator/i__carry__0_i_23/CO[0]
                         net (fo=13, routed)          0.705    30.125    pulse_generator/i__carry__2_i_12_0[10]
    SLICE_X59Y20         LUT5 (Prop_lut5_I4_O)        0.373    30.498 r  pulse_generator/i__carry__0_i_96/O
                         net (fo=1, routed)           0.000    30.498    pulse_generator/i__carry__0_i_96_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.048 r  pulse_generator/i__carry__0_i_65/CO[3]
                         net (fo=1, routed)           0.000    31.048    pulse_generator/i__carry__0_i_65_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.162 r  pulse_generator/i__carry__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.162    pulse_generator/i__carry__0_i_42_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.433 r  pulse_generator/i__carry__0_i_24/CO[0]
                         net (fo=13, routed)          0.762    32.195    pulse_generator/i__carry__2_i_12_0[9]
    SLICE_X60Y20         LUT5 (Prop_lut5_I4_O)        0.373    32.568 r  pulse_generator/i__carry__0_i_100/O
                         net (fo=1, routed)           0.000    32.568    pulse_generator/i__carry__0_i_100_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.101 r  pulse_generator/i__carry__0_i_70/CO[3]
                         net (fo=1, routed)           0.000    33.101    pulse_generator/i__carry__0_i_70_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.218 r  pulse_generator/i__carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    33.218    pulse_generator/i__carry__0_i_44_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.472 r  pulse_generator/i__carry__0_i_29/CO[0]
                         net (fo=13, routed)          0.829    34.301    pulse_generator/i__carry__2_i_12_0[8]
    SLICE_X57Y21         LUT5 (Prop_lut5_I4_O)        0.367    34.668 r  pulse_generator/i__carry__0_i_104/O
                         net (fo=1, routed)           0.000    34.668    pulse_generator/i__carry__0_i_104_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.218 r  pulse_generator/i__carry__0_i_75/CO[3]
                         net (fo=1, routed)           0.000    35.218    pulse_generator/i__carry__0_i_75_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.332 r  pulse_generator/i__carry__0_i_46/CO[3]
                         net (fo=1, routed)           0.000    35.332    pulse_generator/i__carry__0_i_46_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.603 r  pulse_generator/i__carry__0_i_30/CO[0]
                         net (fo=13, routed)          0.576    36.179    pulse_generator/i__carry__2_i_12_0[7]
    SLICE_X57Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    37.008 r  pulse_generator/i__carry_i_65/CO[3]
                         net (fo=1, routed)           0.009    37.017    pulse_generator/i__carry_i_65_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.131 r  pulse_generator/i__carry__0_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.131    pulse_generator/i__carry__0_i_48_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.402 r  pulse_generator/i__carry__0_i_31/CO[0]
                         net (fo=12, routed)          0.802    38.204    pulse_generator/i__carry__2_i_12_0[6]
    SLICE_X57Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    39.033 r  pulse_generator/i__carry_i_46/CO[3]
                         net (fo=1, routed)           0.000    39.033    pulse_generator/i__carry_i_46_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.147 r  pulse_generator/i__carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.147    pulse_generator/i__carry_i_45_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.418 r  pulse_generator/i__carry_i_36/CO[0]
                         net (fo=13, routed)          0.851    40.268    pulse_generator/i__carry__2_i_12_0[5]
    SLICE_X58Y31         LUT5 (Prop_lut5_I4_O)        0.373    40.641 r  pulse_generator/i__carry_i_64/O
                         net (fo=1, routed)           0.000    40.641    pulse_generator/i__carry_i_64_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.191 r  pulse_generator/i__carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    41.191    pulse_generator/i__carry_i_44_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.305 r  pulse_generator/i__carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.305    pulse_generator/i__carry_i_35_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.576 r  pulse_generator/i__carry_i_21/CO[0]
                         net (fo=13, routed)          0.676    42.253    pulse_generator/i__carry__2_i_12_0[4]
    SLICE_X58Y34         LUT5 (Prop_lut5_I4_O)        0.373    42.626 r  pulse_generator/i__carry_i_76/O
                         net (fo=1, routed)           0.000    42.626    pulse_generator/i__carry_i_76_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.176 r  pulse_generator/i__carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    43.176    pulse_generator/i__carry_i_52_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.290 r  pulse_generator/i__carry_i_38/CO[3]
                         net (fo=1, routed)           0.000    43.290    pulse_generator/i__carry_i_38_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.561 r  pulse_generator/i__carry_i_22/CO[0]
                         net (fo=13, routed)          0.536    44.096    pulse_generator/i__carry__2_i_12_0[3]
    SLICE_X58Y37         LUT5 (Prop_lut5_I4_O)        0.373    44.469 r  pulse_generator/threshold1__731_carry_i_36/O
                         net (fo=1, routed)           0.000    44.469    pulse_generator/threshold1__731_carry_i_36_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.019 r  pulse_generator/threshold1__731_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.019    pulse_generator/threshold1__731_carry_i_28_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.133 r  pulse_generator/i__carry_i_40/CO[3]
                         net (fo=1, routed)           0.000    45.133    pulse_generator/i__carry_i_40_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.404 r  pulse_generator/i__carry_i_23/CO[0]
                         net (fo=13, routed)          0.520    45.924    pulse_generator/i__carry__2_i_12_0[2]
    SLICE_X58Y40         LUT5 (Prop_lut5_I4_O)        0.373    46.297 r  pulse_generator/threshold1__731_carry_i_32/O
                         net (fo=1, routed)           0.000    46.297    pulse_generator/threshold1__731_carry_i_32_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.847 r  pulse_generator/threshold1__731_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.847    pulse_generator/threshold1__731_carry_i_23_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.961 r  pulse_generator/threshold1__731_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.961    pulse_generator/threshold1__731_carry__0_i_16_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.232 r  pulse_generator/i__carry_i_24/CO[0]
                         net (fo=13, routed)          0.504    47.736    pulse_generator/i__carry__2_i_12_0[1]
    SLICE_X58Y43         LUT5 (Prop_lut5_I4_O)        0.373    48.109 r  pulse_generator/threshold1__731_carry_i_27/O
                         net (fo=1, routed)           0.000    48.109    pulse_generator/threshold1__731_carry_i_27_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.659 r  pulse_generator/threshold1__731_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.659    pulse_generator/threshold1__731_carry_i_17_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.773 r  pulse_generator/threshold1__731_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    48.773    pulse_generator/threshold1__731_carry__0_i_11_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.044 r  pulse_generator/threshold1__731_carry_i_15/CO[0]
                         net (fo=13, routed)          0.538    49.582    pulse_generator/i__carry__2_i_12_0[0]
    SLICE_X58Y46         LUT5 (Prop_lut5_I4_O)        0.373    49.955 r  pulse_generator/threshold1__731_carry_i_21/O
                         net (fo=1, routed)           0.000    49.955    pulse_generator/threshold1__731_carry_i_21_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.505 r  pulse_generator/threshold1__731_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.505    pulse_generator/threshold1__731_carry_i_10_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.619 r  pulse_generator/threshold1__731_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    50.619    pulse_generator/threshold1__731_carry__0_i_6_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    50.890 r  pulse_generator/threshold1__731_carry_i_8/CO[0]
                         net (fo=13, routed)          0.692    51.582    pulse_generator/threshold1[2]
    SLICE_X58Y49         LUT5 (Prop_lut5_I4_O)        0.373    51.955 r  pulse_generator/threshold1__731_carry_i_14/O
                         net (fo=1, routed)           0.000    51.955    pulse_generator/threshold1__731_carry_i_14_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.505 r  pulse_generator/threshold1__731_carry_i_2/CO[3]
                         net (fo=1, routed)           0.001    52.506    pulse_generator/threshold1__731_carry_i_2_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.620 r  pulse_generator/threshold1__731_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.620    pulse_generator/threshold1__731_carry__0_i_1_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    52.891 r  pulse_generator/threshold1__731_carry_i_1/CO[0]
                         net (fo=13, routed)          0.681    53.572    pulse_generator/threshold1[1]
    SLICE_X58Y52         LUT5 (Prop_lut5_I4_O)        0.373    53.945 r  pulse_generator/threshold1__731_carry_i_7/O
                         net (fo=1, routed)           0.000    53.945    pulse_generator/threshold1__731_carry_i_7_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.477 r  pulse_generator/threshold1__731_carry/CO[3]
                         net (fo=1, routed)           0.000    54.477    pulse_generator/threshold1__731_carry_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.591 r  pulse_generator/threshold1__731_carry__0/CO[3]
                         net (fo=2, routed)           0.945    55.536    pulse_generator/threshold1[0]
    SLICE_X59Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    56.116 r  pulse_generator/i__carry_i_20/CO[3]
                         net (fo=1, routed)           0.000    56.116    pulse_generator/i__carry_i_20_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.230 r  pulse_generator/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.230    pulse_generator/i__carry_i_12_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.344 r  pulse_generator/i__carry__0_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.344    pulse_generator/i__carry__0_i_19_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.458 r  pulse_generator/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    56.458    pulse_generator/i__carry__0_i_17_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    56.792 f  pulse_generator/i__carry__1_i_14/O[1]
                         net (fo=1, routed)           0.351    57.143    pulse_generator/i__carry__1_i_14_n_6
    SLICE_X58Y54         LUT6 (Prop_lut6_I1_O)        0.303    57.446 r  pulse_generator/i__carry__1_i_17/O
                         net (fo=2, routed)           0.797    58.243    pulse_generator/i__carry__1_i_17_n_0
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.124    58.367 r  pulse_generator/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000    58.367    pulse_generator/i__carry__1_i_8_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    58.899 r  pulse_generator/clk_counter1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    58.899    pulse_generator/clk_counter1_inferred__1/i__carry__1_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.056 r  pulse_generator/clk_counter1_inferred__1/i__carry__2/CO[1]
                         net (fo=2, routed)           0.297    59.353    pulse_generator/p_1_in
    SLICE_X61Y49         LUT5 (Prop_lut5_I0_O)        0.329    59.682 r  pulse_generator/clk_counter[27]_i_1/O
                         net (fo=28, routed)          0.686    60.368    pulse_generator/clk_counter[27]_i_1_n_0
    SLICE_X60Y49         FDRE                                         r  pulse_generator/clk_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.519    14.860    pulse_generator/clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  pulse_generator/clk_counter_reg[15]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X60Y49         FDRE (Setup_fdre_C_R)       -0.524    14.561    pulse_generator/clk_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                         -60.368    
  -------------------------------------------------------------------
                         slack                                -45.807    

Slack (VIOLATED) :        -45.807ns  (required time - arrival time)
  Source:                 pulse_generator/sec_elapsed_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/clk_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        55.207ns  (logic 34.840ns (63.107%)  route 20.368ns (36.893%))
  Logic Levels:           104  (CARRY4=82 LUT4=1 LUT5=16 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.639     5.160    pulse_generator/clk_IBUF_BUFG
    SLICE_X65Y0          FDRE                                         r  pulse_generator/sec_elapsed_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y0          FDRE (Prop_fdre_C_Q)         0.456     5.616 r  pulse_generator/sec_elapsed_reg[0]_replica/Q
                         net (fo=36, routed)          1.033     6.649    pulse_generator/sec_elapsed_reg[0]_repN
    SLICE_X62Y1          LUT4 (Prop_lut4_I0_O)        0.124     6.773 r  pulse_generator/threshold1__6_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.773    pulse_generator/threshold1__6_carry__0_i_7_n_0
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.323 r  pulse_generator/threshold1__6_carry__0/CO[3]
                         net (fo=12, routed)          0.844     8.167    pulse_generator/threshold1[25]
    SLICE_X61Y0          LUT5 (Prop_lut5_I0_O)        0.124     8.291 r  pulse_generator/i__carry__1_i_96/O
                         net (fo=1, routed)           0.000     8.291    pulse_generator/i__carry__1_i_96_n_0
    SLICE_X61Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.841 r  pulse_generator/i__carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.841    pulse_generator/i__carry__1_i_51_n_0
    SLICE_X61Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.955 r  pulse_generator/i__carry__2_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.955    pulse_generator/i__carry__2_i_11_n_0
    SLICE_X61Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.226 r  pulse_generator/i__carry__2_i_7/CO[0]
                         net (fo=12, routed)          0.688     9.914    pulse_generator/i__carry__2_i_12_0[21]
    SLICE_X59Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    10.743 r  pulse_generator/i__carry__1_i_50/CO[3]
                         net (fo=1, routed)           0.000    10.743    pulse_generator/i__carry__1_i_50_n_0
    SLICE_X59Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.857 r  pulse_generator/i__carry__1_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.857    pulse_generator/i__carry__1_i_34_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.128 r  pulse_generator/i__carry__1_i_18/CO[0]
                         net (fo=12, routed)          0.628    11.756    pulse_generator/i__carry__2_i_12_0[20]
    SLICE_X58Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    12.585 r  pulse_generator/i__carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    12.585    pulse_generator/i__carry__1_i_56_n_0
    SLICE_X58Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.699 r  pulse_generator/i__carry__1_i_36/CO[3]
                         net (fo=1, routed)           0.000    12.699    pulse_generator/i__carry__1_i_36_n_0
    SLICE_X58Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.970 r  pulse_generator/i__carry__1_i_19/CO[0]
                         net (fo=12, routed)          0.628    13.598    pulse_generator/i__carry__2_i_12_0[19]
    SLICE_X58Y3          LUT6 (Prop_lut6_I4_O)        0.373    13.971 r  pulse_generator/i__carry__1_i_100/O
                         net (fo=1, routed)           0.000    13.971    pulse_generator/i__carry__1_i_100_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.372 r  pulse_generator/i__carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    14.372    pulse_generator/i__carry__1_i_61_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.486 r  pulse_generator/i__carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000    14.486    pulse_generator/i__carry__1_i_38_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.757 r  pulse_generator/i__carry__1_i_20/CO[0]
                         net (fo=12, routed)          0.632    15.389    pulse_generator/i__carry__2_i_12_0[18]
    SLICE_X58Y6          LUT6 (Prop_lut6_I4_O)        0.373    15.762 r  pulse_generator/i__carry__1_i_104/O
                         net (fo=1, routed)           0.000    15.762    pulse_generator/i__carry__1_i_104_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.160 r  pulse_generator/i__carry__1_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.160    pulse_generator/i__carry__1_i_66_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.274 r  pulse_generator/i__carry__1_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.274    pulse_generator/i__carry__1_i_40_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.545 r  pulse_generator/i__carry__1_i_21/CO[0]
                         net (fo=13, routed)          0.504    17.049    pulse_generator/i__carry__2_i_12_0[17]
    SLICE_X58Y9          LUT5 (Prop_lut5_I4_O)        0.373    17.422 r  pulse_generator/i__carry__1_i_109/O
                         net (fo=1, routed)           0.000    17.422    pulse_generator/i__carry__1_i_109_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.972 r  pulse_generator/i__carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000    17.972    pulse_generator/i__carry__1_i_71_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.086 r  pulse_generator/i__carry__1_i_42/CO[3]
                         net (fo=1, routed)           0.000    18.086    pulse_generator/i__carry__1_i_42_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.357 r  pulse_generator/i__carry__1_i_26/CO[0]
                         net (fo=12, routed)          0.633    18.990    pulse_generator/i__carry__2_i_12_0[16]
    SLICE_X58Y12         LUT6 (Prop_lut6_I4_O)        0.373    19.363 r  pulse_generator/i__carry__1_i_111/O
                         net (fo=1, routed)           0.000    19.363    pulse_generator/i__carry__1_i_111_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.761 r  pulse_generator/i__carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000    19.761    pulse_generator/i__carry__1_i_76_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.875 r  pulse_generator/i__carry__1_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.875    pulse_generator/i__carry__1_i_44_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.146 r  pulse_generator/i__carry__1_i_27/CO[0]
                         net (fo=13, routed)          0.554    20.700    pulse_generator/i__carry__2_i_12_0[15]
    SLICE_X58Y15         LUT5 (Prop_lut5_I4_O)        0.373    21.073 r  pulse_generator/i__carry__1_i_116/O
                         net (fo=1, routed)           0.000    21.073    pulse_generator/i__carry__1_i_116_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.623 r  pulse_generator/i__carry__1_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.623    pulse_generator/i__carry__1_i_81_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.737 r  pulse_generator/i__carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.737    pulse_generator/i__carry__1_i_46_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.008 r  pulse_generator/i__carry__1_i_28/CO[0]
                         net (fo=12, routed)          0.550    22.558    pulse_generator/i__carry__2_i_12_0[14]
    SLICE_X59Y17         LUT5 (Prop_lut5_I0_O)        0.373    22.931 r  pulse_generator/i__carry__1_i_119/O
                         net (fo=1, routed)           0.000    22.931    pulse_generator/i__carry__1_i_119_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.481 r  pulse_generator/i__carry__1_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.481    pulse_generator/i__carry__1_i_86_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.595 r  pulse_generator/i__carry__1_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.595    pulse_generator/i__carry__1_i_48_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.866 r  pulse_generator/i__carry__1_i_29/CO[0]
                         net (fo=12, routed)          0.640    24.506    pulse_generator/i__carry__2_i_12_0[13]
    SLICE_X60Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    25.350 r  pulse_generator/i__carry__0_i_50/CO[3]
                         net (fo=1, routed)           0.000    25.350    pulse_generator/i__carry__0_i_50_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.467 r  pulse_generator/i__carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.467    pulse_generator/i__carry__0_i_36_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.721 r  pulse_generator/i__carry__0_i_21/CO[0]
                         net (fo=12, routed)          0.686    26.408    pulse_generator/i__carry__2_i_12_0[12]
    SLICE_X61Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    27.231 r  pulse_generator/i__carry__0_i_55/CO[3]
                         net (fo=1, routed)           0.000    27.231    pulse_generator/i__carry__0_i_55_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.345 r  pulse_generator/i__carry__0_i_38/CO[3]
                         net (fo=1, routed)           0.000    27.345    pulse_generator/i__carry__0_i_38_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.616 r  pulse_generator/i__carry__0_i_22/CO[0]
                         net (fo=12, routed)          0.590    28.206    pulse_generator/i__carry__2_i_12_0[11]
    SLICE_X58Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    29.035 r  pulse_generator/i__carry__0_i_60/CO[3]
                         net (fo=1, routed)           0.000    29.035    pulse_generator/i__carry__0_i_60_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.149 r  pulse_generator/i__carry__0_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.149    pulse_generator/i__carry__0_i_40_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.420 r  pulse_generator/i__carry__0_i_23/CO[0]
                         net (fo=13, routed)          0.705    30.125    pulse_generator/i__carry__2_i_12_0[10]
    SLICE_X59Y20         LUT5 (Prop_lut5_I4_O)        0.373    30.498 r  pulse_generator/i__carry__0_i_96/O
                         net (fo=1, routed)           0.000    30.498    pulse_generator/i__carry__0_i_96_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.048 r  pulse_generator/i__carry__0_i_65/CO[3]
                         net (fo=1, routed)           0.000    31.048    pulse_generator/i__carry__0_i_65_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.162 r  pulse_generator/i__carry__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.162    pulse_generator/i__carry__0_i_42_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.433 r  pulse_generator/i__carry__0_i_24/CO[0]
                         net (fo=13, routed)          0.762    32.195    pulse_generator/i__carry__2_i_12_0[9]
    SLICE_X60Y20         LUT5 (Prop_lut5_I4_O)        0.373    32.568 r  pulse_generator/i__carry__0_i_100/O
                         net (fo=1, routed)           0.000    32.568    pulse_generator/i__carry__0_i_100_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.101 r  pulse_generator/i__carry__0_i_70/CO[3]
                         net (fo=1, routed)           0.000    33.101    pulse_generator/i__carry__0_i_70_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.218 r  pulse_generator/i__carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    33.218    pulse_generator/i__carry__0_i_44_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.472 r  pulse_generator/i__carry__0_i_29/CO[0]
                         net (fo=13, routed)          0.829    34.301    pulse_generator/i__carry__2_i_12_0[8]
    SLICE_X57Y21         LUT5 (Prop_lut5_I4_O)        0.367    34.668 r  pulse_generator/i__carry__0_i_104/O
                         net (fo=1, routed)           0.000    34.668    pulse_generator/i__carry__0_i_104_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.218 r  pulse_generator/i__carry__0_i_75/CO[3]
                         net (fo=1, routed)           0.000    35.218    pulse_generator/i__carry__0_i_75_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.332 r  pulse_generator/i__carry__0_i_46/CO[3]
                         net (fo=1, routed)           0.000    35.332    pulse_generator/i__carry__0_i_46_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.603 r  pulse_generator/i__carry__0_i_30/CO[0]
                         net (fo=13, routed)          0.576    36.179    pulse_generator/i__carry__2_i_12_0[7]
    SLICE_X57Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    37.008 r  pulse_generator/i__carry_i_65/CO[3]
                         net (fo=1, routed)           0.009    37.017    pulse_generator/i__carry_i_65_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.131 r  pulse_generator/i__carry__0_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.131    pulse_generator/i__carry__0_i_48_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.402 r  pulse_generator/i__carry__0_i_31/CO[0]
                         net (fo=12, routed)          0.802    38.204    pulse_generator/i__carry__2_i_12_0[6]
    SLICE_X57Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    39.033 r  pulse_generator/i__carry_i_46/CO[3]
                         net (fo=1, routed)           0.000    39.033    pulse_generator/i__carry_i_46_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.147 r  pulse_generator/i__carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.147    pulse_generator/i__carry_i_45_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.418 r  pulse_generator/i__carry_i_36/CO[0]
                         net (fo=13, routed)          0.851    40.268    pulse_generator/i__carry__2_i_12_0[5]
    SLICE_X58Y31         LUT5 (Prop_lut5_I4_O)        0.373    40.641 r  pulse_generator/i__carry_i_64/O
                         net (fo=1, routed)           0.000    40.641    pulse_generator/i__carry_i_64_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.191 r  pulse_generator/i__carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    41.191    pulse_generator/i__carry_i_44_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.305 r  pulse_generator/i__carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.305    pulse_generator/i__carry_i_35_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.576 r  pulse_generator/i__carry_i_21/CO[0]
                         net (fo=13, routed)          0.676    42.253    pulse_generator/i__carry__2_i_12_0[4]
    SLICE_X58Y34         LUT5 (Prop_lut5_I4_O)        0.373    42.626 r  pulse_generator/i__carry_i_76/O
                         net (fo=1, routed)           0.000    42.626    pulse_generator/i__carry_i_76_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.176 r  pulse_generator/i__carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    43.176    pulse_generator/i__carry_i_52_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.290 r  pulse_generator/i__carry_i_38/CO[3]
                         net (fo=1, routed)           0.000    43.290    pulse_generator/i__carry_i_38_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.561 r  pulse_generator/i__carry_i_22/CO[0]
                         net (fo=13, routed)          0.536    44.096    pulse_generator/i__carry__2_i_12_0[3]
    SLICE_X58Y37         LUT5 (Prop_lut5_I4_O)        0.373    44.469 r  pulse_generator/threshold1__731_carry_i_36/O
                         net (fo=1, routed)           0.000    44.469    pulse_generator/threshold1__731_carry_i_36_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.019 r  pulse_generator/threshold1__731_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.019    pulse_generator/threshold1__731_carry_i_28_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.133 r  pulse_generator/i__carry_i_40/CO[3]
                         net (fo=1, routed)           0.000    45.133    pulse_generator/i__carry_i_40_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.404 r  pulse_generator/i__carry_i_23/CO[0]
                         net (fo=13, routed)          0.520    45.924    pulse_generator/i__carry__2_i_12_0[2]
    SLICE_X58Y40         LUT5 (Prop_lut5_I4_O)        0.373    46.297 r  pulse_generator/threshold1__731_carry_i_32/O
                         net (fo=1, routed)           0.000    46.297    pulse_generator/threshold1__731_carry_i_32_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.847 r  pulse_generator/threshold1__731_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.847    pulse_generator/threshold1__731_carry_i_23_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.961 r  pulse_generator/threshold1__731_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.961    pulse_generator/threshold1__731_carry__0_i_16_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.232 r  pulse_generator/i__carry_i_24/CO[0]
                         net (fo=13, routed)          0.504    47.736    pulse_generator/i__carry__2_i_12_0[1]
    SLICE_X58Y43         LUT5 (Prop_lut5_I4_O)        0.373    48.109 r  pulse_generator/threshold1__731_carry_i_27/O
                         net (fo=1, routed)           0.000    48.109    pulse_generator/threshold1__731_carry_i_27_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.659 r  pulse_generator/threshold1__731_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.659    pulse_generator/threshold1__731_carry_i_17_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.773 r  pulse_generator/threshold1__731_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    48.773    pulse_generator/threshold1__731_carry__0_i_11_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.044 r  pulse_generator/threshold1__731_carry_i_15/CO[0]
                         net (fo=13, routed)          0.538    49.582    pulse_generator/i__carry__2_i_12_0[0]
    SLICE_X58Y46         LUT5 (Prop_lut5_I4_O)        0.373    49.955 r  pulse_generator/threshold1__731_carry_i_21/O
                         net (fo=1, routed)           0.000    49.955    pulse_generator/threshold1__731_carry_i_21_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.505 r  pulse_generator/threshold1__731_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.505    pulse_generator/threshold1__731_carry_i_10_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.619 r  pulse_generator/threshold1__731_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    50.619    pulse_generator/threshold1__731_carry__0_i_6_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    50.890 r  pulse_generator/threshold1__731_carry_i_8/CO[0]
                         net (fo=13, routed)          0.692    51.582    pulse_generator/threshold1[2]
    SLICE_X58Y49         LUT5 (Prop_lut5_I4_O)        0.373    51.955 r  pulse_generator/threshold1__731_carry_i_14/O
                         net (fo=1, routed)           0.000    51.955    pulse_generator/threshold1__731_carry_i_14_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.505 r  pulse_generator/threshold1__731_carry_i_2/CO[3]
                         net (fo=1, routed)           0.001    52.506    pulse_generator/threshold1__731_carry_i_2_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.620 r  pulse_generator/threshold1__731_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.620    pulse_generator/threshold1__731_carry__0_i_1_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    52.891 r  pulse_generator/threshold1__731_carry_i_1/CO[0]
                         net (fo=13, routed)          0.681    53.572    pulse_generator/threshold1[1]
    SLICE_X58Y52         LUT5 (Prop_lut5_I4_O)        0.373    53.945 r  pulse_generator/threshold1__731_carry_i_7/O
                         net (fo=1, routed)           0.000    53.945    pulse_generator/threshold1__731_carry_i_7_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.477 r  pulse_generator/threshold1__731_carry/CO[3]
                         net (fo=1, routed)           0.000    54.477    pulse_generator/threshold1__731_carry_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.591 r  pulse_generator/threshold1__731_carry__0/CO[3]
                         net (fo=2, routed)           0.945    55.536    pulse_generator/threshold1[0]
    SLICE_X59Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    56.116 r  pulse_generator/i__carry_i_20/CO[3]
                         net (fo=1, routed)           0.000    56.116    pulse_generator/i__carry_i_20_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.230 r  pulse_generator/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.230    pulse_generator/i__carry_i_12_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.344 r  pulse_generator/i__carry__0_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.344    pulse_generator/i__carry__0_i_19_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.458 r  pulse_generator/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    56.458    pulse_generator/i__carry__0_i_17_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    56.792 f  pulse_generator/i__carry__1_i_14/O[1]
                         net (fo=1, routed)           0.351    57.143    pulse_generator/i__carry__1_i_14_n_6
    SLICE_X58Y54         LUT6 (Prop_lut6_I1_O)        0.303    57.446 r  pulse_generator/i__carry__1_i_17/O
                         net (fo=2, routed)           0.797    58.243    pulse_generator/i__carry__1_i_17_n_0
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.124    58.367 r  pulse_generator/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000    58.367    pulse_generator/i__carry__1_i_8_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    58.899 r  pulse_generator/clk_counter1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    58.899    pulse_generator/clk_counter1_inferred__1/i__carry__1_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.056 r  pulse_generator/clk_counter1_inferred__1/i__carry__2/CO[1]
                         net (fo=2, routed)           0.297    59.353    pulse_generator/p_1_in
    SLICE_X61Y49         LUT5 (Prop_lut5_I0_O)        0.329    59.682 r  pulse_generator/clk_counter[27]_i_1/O
                         net (fo=28, routed)          0.686    60.368    pulse_generator/clk_counter[27]_i_1_n_0
    SLICE_X60Y49         FDRE                                         r  pulse_generator/clk_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.519    14.860    pulse_generator/clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  pulse_generator/clk_counter_reg[16]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X60Y49         FDRE (Setup_fdre_C_R)       -0.524    14.561    pulse_generator/clk_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                         -60.368    
  -------------------------------------------------------------------
                         slack                                -45.807    

Slack (VIOLATED) :        -45.784ns  (required time - arrival time)
  Source:                 pulse_generator/sec_elapsed_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/clk_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        55.189ns  (logic 34.840ns (63.128%)  route 20.349ns (36.872%))
  Logic Levels:           104  (CARRY4=82 LUT4=1 LUT5=16 LUT6=5)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.639     5.160    pulse_generator/clk_IBUF_BUFG
    SLICE_X65Y0          FDRE                                         r  pulse_generator/sec_elapsed_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y0          FDRE (Prop_fdre_C_Q)         0.456     5.616 r  pulse_generator/sec_elapsed_reg[0]_replica/Q
                         net (fo=36, routed)          1.033     6.649    pulse_generator/sec_elapsed_reg[0]_repN
    SLICE_X62Y1          LUT4 (Prop_lut4_I0_O)        0.124     6.773 r  pulse_generator/threshold1__6_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.773    pulse_generator/threshold1__6_carry__0_i_7_n_0
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.323 r  pulse_generator/threshold1__6_carry__0/CO[3]
                         net (fo=12, routed)          0.844     8.167    pulse_generator/threshold1[25]
    SLICE_X61Y0          LUT5 (Prop_lut5_I0_O)        0.124     8.291 r  pulse_generator/i__carry__1_i_96/O
                         net (fo=1, routed)           0.000     8.291    pulse_generator/i__carry__1_i_96_n_0
    SLICE_X61Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.841 r  pulse_generator/i__carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.841    pulse_generator/i__carry__1_i_51_n_0
    SLICE_X61Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.955 r  pulse_generator/i__carry__2_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.955    pulse_generator/i__carry__2_i_11_n_0
    SLICE_X61Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.226 r  pulse_generator/i__carry__2_i_7/CO[0]
                         net (fo=12, routed)          0.688     9.914    pulse_generator/i__carry__2_i_12_0[21]
    SLICE_X59Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    10.743 r  pulse_generator/i__carry__1_i_50/CO[3]
                         net (fo=1, routed)           0.000    10.743    pulse_generator/i__carry__1_i_50_n_0
    SLICE_X59Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.857 r  pulse_generator/i__carry__1_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.857    pulse_generator/i__carry__1_i_34_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.128 r  pulse_generator/i__carry__1_i_18/CO[0]
                         net (fo=12, routed)          0.628    11.756    pulse_generator/i__carry__2_i_12_0[20]
    SLICE_X58Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    12.585 r  pulse_generator/i__carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    12.585    pulse_generator/i__carry__1_i_56_n_0
    SLICE_X58Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.699 r  pulse_generator/i__carry__1_i_36/CO[3]
                         net (fo=1, routed)           0.000    12.699    pulse_generator/i__carry__1_i_36_n_0
    SLICE_X58Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.970 r  pulse_generator/i__carry__1_i_19/CO[0]
                         net (fo=12, routed)          0.628    13.598    pulse_generator/i__carry__2_i_12_0[19]
    SLICE_X58Y3          LUT6 (Prop_lut6_I4_O)        0.373    13.971 r  pulse_generator/i__carry__1_i_100/O
                         net (fo=1, routed)           0.000    13.971    pulse_generator/i__carry__1_i_100_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.372 r  pulse_generator/i__carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    14.372    pulse_generator/i__carry__1_i_61_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.486 r  pulse_generator/i__carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000    14.486    pulse_generator/i__carry__1_i_38_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.757 r  pulse_generator/i__carry__1_i_20/CO[0]
                         net (fo=12, routed)          0.632    15.389    pulse_generator/i__carry__2_i_12_0[18]
    SLICE_X58Y6          LUT6 (Prop_lut6_I4_O)        0.373    15.762 r  pulse_generator/i__carry__1_i_104/O
                         net (fo=1, routed)           0.000    15.762    pulse_generator/i__carry__1_i_104_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.160 r  pulse_generator/i__carry__1_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.160    pulse_generator/i__carry__1_i_66_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.274 r  pulse_generator/i__carry__1_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.274    pulse_generator/i__carry__1_i_40_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.545 r  pulse_generator/i__carry__1_i_21/CO[0]
                         net (fo=13, routed)          0.504    17.049    pulse_generator/i__carry__2_i_12_0[17]
    SLICE_X58Y9          LUT5 (Prop_lut5_I4_O)        0.373    17.422 r  pulse_generator/i__carry__1_i_109/O
                         net (fo=1, routed)           0.000    17.422    pulse_generator/i__carry__1_i_109_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.972 r  pulse_generator/i__carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000    17.972    pulse_generator/i__carry__1_i_71_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.086 r  pulse_generator/i__carry__1_i_42/CO[3]
                         net (fo=1, routed)           0.000    18.086    pulse_generator/i__carry__1_i_42_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.357 r  pulse_generator/i__carry__1_i_26/CO[0]
                         net (fo=12, routed)          0.633    18.990    pulse_generator/i__carry__2_i_12_0[16]
    SLICE_X58Y12         LUT6 (Prop_lut6_I4_O)        0.373    19.363 r  pulse_generator/i__carry__1_i_111/O
                         net (fo=1, routed)           0.000    19.363    pulse_generator/i__carry__1_i_111_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.761 r  pulse_generator/i__carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000    19.761    pulse_generator/i__carry__1_i_76_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.875 r  pulse_generator/i__carry__1_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.875    pulse_generator/i__carry__1_i_44_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.146 r  pulse_generator/i__carry__1_i_27/CO[0]
                         net (fo=13, routed)          0.554    20.700    pulse_generator/i__carry__2_i_12_0[15]
    SLICE_X58Y15         LUT5 (Prop_lut5_I4_O)        0.373    21.073 r  pulse_generator/i__carry__1_i_116/O
                         net (fo=1, routed)           0.000    21.073    pulse_generator/i__carry__1_i_116_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.623 r  pulse_generator/i__carry__1_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.623    pulse_generator/i__carry__1_i_81_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.737 r  pulse_generator/i__carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.737    pulse_generator/i__carry__1_i_46_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.008 r  pulse_generator/i__carry__1_i_28/CO[0]
                         net (fo=12, routed)          0.550    22.558    pulse_generator/i__carry__2_i_12_0[14]
    SLICE_X59Y17         LUT5 (Prop_lut5_I0_O)        0.373    22.931 r  pulse_generator/i__carry__1_i_119/O
                         net (fo=1, routed)           0.000    22.931    pulse_generator/i__carry__1_i_119_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.481 r  pulse_generator/i__carry__1_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.481    pulse_generator/i__carry__1_i_86_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.595 r  pulse_generator/i__carry__1_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.595    pulse_generator/i__carry__1_i_48_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.866 r  pulse_generator/i__carry__1_i_29/CO[0]
                         net (fo=12, routed)          0.640    24.506    pulse_generator/i__carry__2_i_12_0[13]
    SLICE_X60Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    25.350 r  pulse_generator/i__carry__0_i_50/CO[3]
                         net (fo=1, routed)           0.000    25.350    pulse_generator/i__carry__0_i_50_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.467 r  pulse_generator/i__carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.467    pulse_generator/i__carry__0_i_36_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.721 r  pulse_generator/i__carry__0_i_21/CO[0]
                         net (fo=12, routed)          0.686    26.408    pulse_generator/i__carry__2_i_12_0[12]
    SLICE_X61Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    27.231 r  pulse_generator/i__carry__0_i_55/CO[3]
                         net (fo=1, routed)           0.000    27.231    pulse_generator/i__carry__0_i_55_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.345 r  pulse_generator/i__carry__0_i_38/CO[3]
                         net (fo=1, routed)           0.000    27.345    pulse_generator/i__carry__0_i_38_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.616 r  pulse_generator/i__carry__0_i_22/CO[0]
                         net (fo=12, routed)          0.590    28.206    pulse_generator/i__carry__2_i_12_0[11]
    SLICE_X58Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    29.035 r  pulse_generator/i__carry__0_i_60/CO[3]
                         net (fo=1, routed)           0.000    29.035    pulse_generator/i__carry__0_i_60_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.149 r  pulse_generator/i__carry__0_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.149    pulse_generator/i__carry__0_i_40_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.420 r  pulse_generator/i__carry__0_i_23/CO[0]
                         net (fo=13, routed)          0.705    30.125    pulse_generator/i__carry__2_i_12_0[10]
    SLICE_X59Y20         LUT5 (Prop_lut5_I4_O)        0.373    30.498 r  pulse_generator/i__carry__0_i_96/O
                         net (fo=1, routed)           0.000    30.498    pulse_generator/i__carry__0_i_96_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.048 r  pulse_generator/i__carry__0_i_65/CO[3]
                         net (fo=1, routed)           0.000    31.048    pulse_generator/i__carry__0_i_65_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.162 r  pulse_generator/i__carry__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.162    pulse_generator/i__carry__0_i_42_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.433 r  pulse_generator/i__carry__0_i_24/CO[0]
                         net (fo=13, routed)          0.762    32.195    pulse_generator/i__carry__2_i_12_0[9]
    SLICE_X60Y20         LUT5 (Prop_lut5_I4_O)        0.373    32.568 r  pulse_generator/i__carry__0_i_100/O
                         net (fo=1, routed)           0.000    32.568    pulse_generator/i__carry__0_i_100_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.101 r  pulse_generator/i__carry__0_i_70/CO[3]
                         net (fo=1, routed)           0.000    33.101    pulse_generator/i__carry__0_i_70_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.218 r  pulse_generator/i__carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    33.218    pulse_generator/i__carry__0_i_44_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.472 r  pulse_generator/i__carry__0_i_29/CO[0]
                         net (fo=13, routed)          0.829    34.301    pulse_generator/i__carry__2_i_12_0[8]
    SLICE_X57Y21         LUT5 (Prop_lut5_I4_O)        0.367    34.668 r  pulse_generator/i__carry__0_i_104/O
                         net (fo=1, routed)           0.000    34.668    pulse_generator/i__carry__0_i_104_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.218 r  pulse_generator/i__carry__0_i_75/CO[3]
                         net (fo=1, routed)           0.000    35.218    pulse_generator/i__carry__0_i_75_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.332 r  pulse_generator/i__carry__0_i_46/CO[3]
                         net (fo=1, routed)           0.000    35.332    pulse_generator/i__carry__0_i_46_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.603 r  pulse_generator/i__carry__0_i_30/CO[0]
                         net (fo=13, routed)          0.576    36.179    pulse_generator/i__carry__2_i_12_0[7]
    SLICE_X57Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    37.008 r  pulse_generator/i__carry_i_65/CO[3]
                         net (fo=1, routed)           0.009    37.017    pulse_generator/i__carry_i_65_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.131 r  pulse_generator/i__carry__0_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.131    pulse_generator/i__carry__0_i_48_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.402 r  pulse_generator/i__carry__0_i_31/CO[0]
                         net (fo=12, routed)          0.802    38.204    pulse_generator/i__carry__2_i_12_0[6]
    SLICE_X57Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    39.033 r  pulse_generator/i__carry_i_46/CO[3]
                         net (fo=1, routed)           0.000    39.033    pulse_generator/i__carry_i_46_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.147 r  pulse_generator/i__carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.147    pulse_generator/i__carry_i_45_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.418 r  pulse_generator/i__carry_i_36/CO[0]
                         net (fo=13, routed)          0.851    40.268    pulse_generator/i__carry__2_i_12_0[5]
    SLICE_X58Y31         LUT5 (Prop_lut5_I4_O)        0.373    40.641 r  pulse_generator/i__carry_i_64/O
                         net (fo=1, routed)           0.000    40.641    pulse_generator/i__carry_i_64_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.191 r  pulse_generator/i__carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    41.191    pulse_generator/i__carry_i_44_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.305 r  pulse_generator/i__carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.305    pulse_generator/i__carry_i_35_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.576 r  pulse_generator/i__carry_i_21/CO[0]
                         net (fo=13, routed)          0.676    42.253    pulse_generator/i__carry__2_i_12_0[4]
    SLICE_X58Y34         LUT5 (Prop_lut5_I4_O)        0.373    42.626 r  pulse_generator/i__carry_i_76/O
                         net (fo=1, routed)           0.000    42.626    pulse_generator/i__carry_i_76_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.176 r  pulse_generator/i__carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    43.176    pulse_generator/i__carry_i_52_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.290 r  pulse_generator/i__carry_i_38/CO[3]
                         net (fo=1, routed)           0.000    43.290    pulse_generator/i__carry_i_38_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.561 r  pulse_generator/i__carry_i_22/CO[0]
                         net (fo=13, routed)          0.536    44.096    pulse_generator/i__carry__2_i_12_0[3]
    SLICE_X58Y37         LUT5 (Prop_lut5_I4_O)        0.373    44.469 r  pulse_generator/threshold1__731_carry_i_36/O
                         net (fo=1, routed)           0.000    44.469    pulse_generator/threshold1__731_carry_i_36_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.019 r  pulse_generator/threshold1__731_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.019    pulse_generator/threshold1__731_carry_i_28_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.133 r  pulse_generator/i__carry_i_40/CO[3]
                         net (fo=1, routed)           0.000    45.133    pulse_generator/i__carry_i_40_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.404 r  pulse_generator/i__carry_i_23/CO[0]
                         net (fo=13, routed)          0.520    45.924    pulse_generator/i__carry__2_i_12_0[2]
    SLICE_X58Y40         LUT5 (Prop_lut5_I4_O)        0.373    46.297 r  pulse_generator/threshold1__731_carry_i_32/O
                         net (fo=1, routed)           0.000    46.297    pulse_generator/threshold1__731_carry_i_32_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.847 r  pulse_generator/threshold1__731_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.847    pulse_generator/threshold1__731_carry_i_23_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.961 r  pulse_generator/threshold1__731_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.961    pulse_generator/threshold1__731_carry__0_i_16_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.232 r  pulse_generator/i__carry_i_24/CO[0]
                         net (fo=13, routed)          0.504    47.736    pulse_generator/i__carry__2_i_12_0[1]
    SLICE_X58Y43         LUT5 (Prop_lut5_I4_O)        0.373    48.109 r  pulse_generator/threshold1__731_carry_i_27/O
                         net (fo=1, routed)           0.000    48.109    pulse_generator/threshold1__731_carry_i_27_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.659 r  pulse_generator/threshold1__731_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.659    pulse_generator/threshold1__731_carry_i_17_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.773 r  pulse_generator/threshold1__731_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    48.773    pulse_generator/threshold1__731_carry__0_i_11_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.044 r  pulse_generator/threshold1__731_carry_i_15/CO[0]
                         net (fo=13, routed)          0.538    49.582    pulse_generator/i__carry__2_i_12_0[0]
    SLICE_X58Y46         LUT5 (Prop_lut5_I4_O)        0.373    49.955 r  pulse_generator/threshold1__731_carry_i_21/O
                         net (fo=1, routed)           0.000    49.955    pulse_generator/threshold1__731_carry_i_21_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.505 r  pulse_generator/threshold1__731_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.505    pulse_generator/threshold1__731_carry_i_10_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.619 r  pulse_generator/threshold1__731_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    50.619    pulse_generator/threshold1__731_carry__0_i_6_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    50.890 r  pulse_generator/threshold1__731_carry_i_8/CO[0]
                         net (fo=13, routed)          0.692    51.582    pulse_generator/threshold1[2]
    SLICE_X58Y49         LUT5 (Prop_lut5_I4_O)        0.373    51.955 r  pulse_generator/threshold1__731_carry_i_14/O
                         net (fo=1, routed)           0.000    51.955    pulse_generator/threshold1__731_carry_i_14_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.505 r  pulse_generator/threshold1__731_carry_i_2/CO[3]
                         net (fo=1, routed)           0.001    52.506    pulse_generator/threshold1__731_carry_i_2_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.620 r  pulse_generator/threshold1__731_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.620    pulse_generator/threshold1__731_carry__0_i_1_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    52.891 r  pulse_generator/threshold1__731_carry_i_1/CO[0]
                         net (fo=13, routed)          0.681    53.572    pulse_generator/threshold1[1]
    SLICE_X58Y52         LUT5 (Prop_lut5_I4_O)        0.373    53.945 r  pulse_generator/threshold1__731_carry_i_7/O
                         net (fo=1, routed)           0.000    53.945    pulse_generator/threshold1__731_carry_i_7_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.477 r  pulse_generator/threshold1__731_carry/CO[3]
                         net (fo=1, routed)           0.000    54.477    pulse_generator/threshold1__731_carry_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.591 r  pulse_generator/threshold1__731_carry__0/CO[3]
                         net (fo=2, routed)           0.945    55.536    pulse_generator/threshold1[0]
    SLICE_X59Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    56.116 r  pulse_generator/i__carry_i_20/CO[3]
                         net (fo=1, routed)           0.000    56.116    pulse_generator/i__carry_i_20_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.230 r  pulse_generator/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.230    pulse_generator/i__carry_i_12_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.344 r  pulse_generator/i__carry__0_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.344    pulse_generator/i__carry__0_i_19_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.458 r  pulse_generator/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    56.458    pulse_generator/i__carry__0_i_17_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    56.792 f  pulse_generator/i__carry__1_i_14/O[1]
                         net (fo=1, routed)           0.351    57.143    pulse_generator/i__carry__1_i_14_n_6
    SLICE_X58Y54         LUT6 (Prop_lut6_I1_O)        0.303    57.446 r  pulse_generator/i__carry__1_i_17/O
                         net (fo=2, routed)           0.797    58.243    pulse_generator/i__carry__1_i_17_n_0
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.124    58.367 r  pulse_generator/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000    58.367    pulse_generator/i__carry__1_i_8_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    58.899 r  pulse_generator/clk_counter1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    58.899    pulse_generator/clk_counter1_inferred__1/i__carry__1_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.056 r  pulse_generator/clk_counter1_inferred__1/i__carry__2/CO[1]
                         net (fo=2, routed)           0.297    59.353    pulse_generator/p_1_in
    SLICE_X61Y49         LUT5 (Prop_lut5_I0_O)        0.329    59.682 r  pulse_generator/clk_counter[27]_i_1/O
                         net (fo=28, routed)          0.668    60.349    pulse_generator/clk_counter[27]_i_1_n_0
    SLICE_X59Y50         FDRE                                         r  pulse_generator/clk_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.509    14.850    pulse_generator/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  pulse_generator/clk_counter_reg[2]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X59Y50         FDRE (Setup_fdre_C_R)       -0.429    14.565    pulse_generator/clk_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -60.349    
  -------------------------------------------------------------------
                         slack                                -45.784    

Slack (VIOLATED) :        -45.784ns  (required time - arrival time)
  Source:                 pulse_generator/sec_elapsed_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/clk_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        55.189ns  (logic 34.840ns (63.128%)  route 20.349ns (36.872%))
  Logic Levels:           104  (CARRY4=82 LUT4=1 LUT5=16 LUT6=5)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.639     5.160    pulse_generator/clk_IBUF_BUFG
    SLICE_X65Y0          FDRE                                         r  pulse_generator/sec_elapsed_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y0          FDRE (Prop_fdre_C_Q)         0.456     5.616 r  pulse_generator/sec_elapsed_reg[0]_replica/Q
                         net (fo=36, routed)          1.033     6.649    pulse_generator/sec_elapsed_reg[0]_repN
    SLICE_X62Y1          LUT4 (Prop_lut4_I0_O)        0.124     6.773 r  pulse_generator/threshold1__6_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.773    pulse_generator/threshold1__6_carry__0_i_7_n_0
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.323 r  pulse_generator/threshold1__6_carry__0/CO[3]
                         net (fo=12, routed)          0.844     8.167    pulse_generator/threshold1[25]
    SLICE_X61Y0          LUT5 (Prop_lut5_I0_O)        0.124     8.291 r  pulse_generator/i__carry__1_i_96/O
                         net (fo=1, routed)           0.000     8.291    pulse_generator/i__carry__1_i_96_n_0
    SLICE_X61Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.841 r  pulse_generator/i__carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.841    pulse_generator/i__carry__1_i_51_n_0
    SLICE_X61Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.955 r  pulse_generator/i__carry__2_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.955    pulse_generator/i__carry__2_i_11_n_0
    SLICE_X61Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.226 r  pulse_generator/i__carry__2_i_7/CO[0]
                         net (fo=12, routed)          0.688     9.914    pulse_generator/i__carry__2_i_12_0[21]
    SLICE_X59Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    10.743 r  pulse_generator/i__carry__1_i_50/CO[3]
                         net (fo=1, routed)           0.000    10.743    pulse_generator/i__carry__1_i_50_n_0
    SLICE_X59Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.857 r  pulse_generator/i__carry__1_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.857    pulse_generator/i__carry__1_i_34_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.128 r  pulse_generator/i__carry__1_i_18/CO[0]
                         net (fo=12, routed)          0.628    11.756    pulse_generator/i__carry__2_i_12_0[20]
    SLICE_X58Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    12.585 r  pulse_generator/i__carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    12.585    pulse_generator/i__carry__1_i_56_n_0
    SLICE_X58Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.699 r  pulse_generator/i__carry__1_i_36/CO[3]
                         net (fo=1, routed)           0.000    12.699    pulse_generator/i__carry__1_i_36_n_0
    SLICE_X58Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.970 r  pulse_generator/i__carry__1_i_19/CO[0]
                         net (fo=12, routed)          0.628    13.598    pulse_generator/i__carry__2_i_12_0[19]
    SLICE_X58Y3          LUT6 (Prop_lut6_I4_O)        0.373    13.971 r  pulse_generator/i__carry__1_i_100/O
                         net (fo=1, routed)           0.000    13.971    pulse_generator/i__carry__1_i_100_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.372 r  pulse_generator/i__carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    14.372    pulse_generator/i__carry__1_i_61_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.486 r  pulse_generator/i__carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000    14.486    pulse_generator/i__carry__1_i_38_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.757 r  pulse_generator/i__carry__1_i_20/CO[0]
                         net (fo=12, routed)          0.632    15.389    pulse_generator/i__carry__2_i_12_0[18]
    SLICE_X58Y6          LUT6 (Prop_lut6_I4_O)        0.373    15.762 r  pulse_generator/i__carry__1_i_104/O
                         net (fo=1, routed)           0.000    15.762    pulse_generator/i__carry__1_i_104_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.160 r  pulse_generator/i__carry__1_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.160    pulse_generator/i__carry__1_i_66_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.274 r  pulse_generator/i__carry__1_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.274    pulse_generator/i__carry__1_i_40_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.545 r  pulse_generator/i__carry__1_i_21/CO[0]
                         net (fo=13, routed)          0.504    17.049    pulse_generator/i__carry__2_i_12_0[17]
    SLICE_X58Y9          LUT5 (Prop_lut5_I4_O)        0.373    17.422 r  pulse_generator/i__carry__1_i_109/O
                         net (fo=1, routed)           0.000    17.422    pulse_generator/i__carry__1_i_109_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.972 r  pulse_generator/i__carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000    17.972    pulse_generator/i__carry__1_i_71_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.086 r  pulse_generator/i__carry__1_i_42/CO[3]
                         net (fo=1, routed)           0.000    18.086    pulse_generator/i__carry__1_i_42_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.357 r  pulse_generator/i__carry__1_i_26/CO[0]
                         net (fo=12, routed)          0.633    18.990    pulse_generator/i__carry__2_i_12_0[16]
    SLICE_X58Y12         LUT6 (Prop_lut6_I4_O)        0.373    19.363 r  pulse_generator/i__carry__1_i_111/O
                         net (fo=1, routed)           0.000    19.363    pulse_generator/i__carry__1_i_111_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.761 r  pulse_generator/i__carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000    19.761    pulse_generator/i__carry__1_i_76_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.875 r  pulse_generator/i__carry__1_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.875    pulse_generator/i__carry__1_i_44_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.146 r  pulse_generator/i__carry__1_i_27/CO[0]
                         net (fo=13, routed)          0.554    20.700    pulse_generator/i__carry__2_i_12_0[15]
    SLICE_X58Y15         LUT5 (Prop_lut5_I4_O)        0.373    21.073 r  pulse_generator/i__carry__1_i_116/O
                         net (fo=1, routed)           0.000    21.073    pulse_generator/i__carry__1_i_116_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.623 r  pulse_generator/i__carry__1_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.623    pulse_generator/i__carry__1_i_81_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.737 r  pulse_generator/i__carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.737    pulse_generator/i__carry__1_i_46_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.008 r  pulse_generator/i__carry__1_i_28/CO[0]
                         net (fo=12, routed)          0.550    22.558    pulse_generator/i__carry__2_i_12_0[14]
    SLICE_X59Y17         LUT5 (Prop_lut5_I0_O)        0.373    22.931 r  pulse_generator/i__carry__1_i_119/O
                         net (fo=1, routed)           0.000    22.931    pulse_generator/i__carry__1_i_119_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.481 r  pulse_generator/i__carry__1_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.481    pulse_generator/i__carry__1_i_86_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.595 r  pulse_generator/i__carry__1_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.595    pulse_generator/i__carry__1_i_48_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.866 r  pulse_generator/i__carry__1_i_29/CO[0]
                         net (fo=12, routed)          0.640    24.506    pulse_generator/i__carry__2_i_12_0[13]
    SLICE_X60Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    25.350 r  pulse_generator/i__carry__0_i_50/CO[3]
                         net (fo=1, routed)           0.000    25.350    pulse_generator/i__carry__0_i_50_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.467 r  pulse_generator/i__carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.467    pulse_generator/i__carry__0_i_36_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.721 r  pulse_generator/i__carry__0_i_21/CO[0]
                         net (fo=12, routed)          0.686    26.408    pulse_generator/i__carry__2_i_12_0[12]
    SLICE_X61Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    27.231 r  pulse_generator/i__carry__0_i_55/CO[3]
                         net (fo=1, routed)           0.000    27.231    pulse_generator/i__carry__0_i_55_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.345 r  pulse_generator/i__carry__0_i_38/CO[3]
                         net (fo=1, routed)           0.000    27.345    pulse_generator/i__carry__0_i_38_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.616 r  pulse_generator/i__carry__0_i_22/CO[0]
                         net (fo=12, routed)          0.590    28.206    pulse_generator/i__carry__2_i_12_0[11]
    SLICE_X58Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    29.035 r  pulse_generator/i__carry__0_i_60/CO[3]
                         net (fo=1, routed)           0.000    29.035    pulse_generator/i__carry__0_i_60_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.149 r  pulse_generator/i__carry__0_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.149    pulse_generator/i__carry__0_i_40_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.420 r  pulse_generator/i__carry__0_i_23/CO[0]
                         net (fo=13, routed)          0.705    30.125    pulse_generator/i__carry__2_i_12_0[10]
    SLICE_X59Y20         LUT5 (Prop_lut5_I4_O)        0.373    30.498 r  pulse_generator/i__carry__0_i_96/O
                         net (fo=1, routed)           0.000    30.498    pulse_generator/i__carry__0_i_96_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.048 r  pulse_generator/i__carry__0_i_65/CO[3]
                         net (fo=1, routed)           0.000    31.048    pulse_generator/i__carry__0_i_65_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.162 r  pulse_generator/i__carry__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.162    pulse_generator/i__carry__0_i_42_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.433 r  pulse_generator/i__carry__0_i_24/CO[0]
                         net (fo=13, routed)          0.762    32.195    pulse_generator/i__carry__2_i_12_0[9]
    SLICE_X60Y20         LUT5 (Prop_lut5_I4_O)        0.373    32.568 r  pulse_generator/i__carry__0_i_100/O
                         net (fo=1, routed)           0.000    32.568    pulse_generator/i__carry__0_i_100_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.101 r  pulse_generator/i__carry__0_i_70/CO[3]
                         net (fo=1, routed)           0.000    33.101    pulse_generator/i__carry__0_i_70_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.218 r  pulse_generator/i__carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    33.218    pulse_generator/i__carry__0_i_44_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.472 r  pulse_generator/i__carry__0_i_29/CO[0]
                         net (fo=13, routed)          0.829    34.301    pulse_generator/i__carry__2_i_12_0[8]
    SLICE_X57Y21         LUT5 (Prop_lut5_I4_O)        0.367    34.668 r  pulse_generator/i__carry__0_i_104/O
                         net (fo=1, routed)           0.000    34.668    pulse_generator/i__carry__0_i_104_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.218 r  pulse_generator/i__carry__0_i_75/CO[3]
                         net (fo=1, routed)           0.000    35.218    pulse_generator/i__carry__0_i_75_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.332 r  pulse_generator/i__carry__0_i_46/CO[3]
                         net (fo=1, routed)           0.000    35.332    pulse_generator/i__carry__0_i_46_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.603 r  pulse_generator/i__carry__0_i_30/CO[0]
                         net (fo=13, routed)          0.576    36.179    pulse_generator/i__carry__2_i_12_0[7]
    SLICE_X57Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    37.008 r  pulse_generator/i__carry_i_65/CO[3]
                         net (fo=1, routed)           0.009    37.017    pulse_generator/i__carry_i_65_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.131 r  pulse_generator/i__carry__0_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.131    pulse_generator/i__carry__0_i_48_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.402 r  pulse_generator/i__carry__0_i_31/CO[0]
                         net (fo=12, routed)          0.802    38.204    pulse_generator/i__carry__2_i_12_0[6]
    SLICE_X57Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    39.033 r  pulse_generator/i__carry_i_46/CO[3]
                         net (fo=1, routed)           0.000    39.033    pulse_generator/i__carry_i_46_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.147 r  pulse_generator/i__carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.147    pulse_generator/i__carry_i_45_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.418 r  pulse_generator/i__carry_i_36/CO[0]
                         net (fo=13, routed)          0.851    40.268    pulse_generator/i__carry__2_i_12_0[5]
    SLICE_X58Y31         LUT5 (Prop_lut5_I4_O)        0.373    40.641 r  pulse_generator/i__carry_i_64/O
                         net (fo=1, routed)           0.000    40.641    pulse_generator/i__carry_i_64_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.191 r  pulse_generator/i__carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    41.191    pulse_generator/i__carry_i_44_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.305 r  pulse_generator/i__carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.305    pulse_generator/i__carry_i_35_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.576 r  pulse_generator/i__carry_i_21/CO[0]
                         net (fo=13, routed)          0.676    42.253    pulse_generator/i__carry__2_i_12_0[4]
    SLICE_X58Y34         LUT5 (Prop_lut5_I4_O)        0.373    42.626 r  pulse_generator/i__carry_i_76/O
                         net (fo=1, routed)           0.000    42.626    pulse_generator/i__carry_i_76_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.176 r  pulse_generator/i__carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    43.176    pulse_generator/i__carry_i_52_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.290 r  pulse_generator/i__carry_i_38/CO[3]
                         net (fo=1, routed)           0.000    43.290    pulse_generator/i__carry_i_38_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.561 r  pulse_generator/i__carry_i_22/CO[0]
                         net (fo=13, routed)          0.536    44.096    pulse_generator/i__carry__2_i_12_0[3]
    SLICE_X58Y37         LUT5 (Prop_lut5_I4_O)        0.373    44.469 r  pulse_generator/threshold1__731_carry_i_36/O
                         net (fo=1, routed)           0.000    44.469    pulse_generator/threshold1__731_carry_i_36_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.019 r  pulse_generator/threshold1__731_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.019    pulse_generator/threshold1__731_carry_i_28_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.133 r  pulse_generator/i__carry_i_40/CO[3]
                         net (fo=1, routed)           0.000    45.133    pulse_generator/i__carry_i_40_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.404 r  pulse_generator/i__carry_i_23/CO[0]
                         net (fo=13, routed)          0.520    45.924    pulse_generator/i__carry__2_i_12_0[2]
    SLICE_X58Y40         LUT5 (Prop_lut5_I4_O)        0.373    46.297 r  pulse_generator/threshold1__731_carry_i_32/O
                         net (fo=1, routed)           0.000    46.297    pulse_generator/threshold1__731_carry_i_32_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.847 r  pulse_generator/threshold1__731_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.847    pulse_generator/threshold1__731_carry_i_23_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.961 r  pulse_generator/threshold1__731_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.961    pulse_generator/threshold1__731_carry__0_i_16_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.232 r  pulse_generator/i__carry_i_24/CO[0]
                         net (fo=13, routed)          0.504    47.736    pulse_generator/i__carry__2_i_12_0[1]
    SLICE_X58Y43         LUT5 (Prop_lut5_I4_O)        0.373    48.109 r  pulse_generator/threshold1__731_carry_i_27/O
                         net (fo=1, routed)           0.000    48.109    pulse_generator/threshold1__731_carry_i_27_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.659 r  pulse_generator/threshold1__731_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.659    pulse_generator/threshold1__731_carry_i_17_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.773 r  pulse_generator/threshold1__731_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    48.773    pulse_generator/threshold1__731_carry__0_i_11_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.044 r  pulse_generator/threshold1__731_carry_i_15/CO[0]
                         net (fo=13, routed)          0.538    49.582    pulse_generator/i__carry__2_i_12_0[0]
    SLICE_X58Y46         LUT5 (Prop_lut5_I4_O)        0.373    49.955 r  pulse_generator/threshold1__731_carry_i_21/O
                         net (fo=1, routed)           0.000    49.955    pulse_generator/threshold1__731_carry_i_21_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.505 r  pulse_generator/threshold1__731_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.505    pulse_generator/threshold1__731_carry_i_10_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.619 r  pulse_generator/threshold1__731_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    50.619    pulse_generator/threshold1__731_carry__0_i_6_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    50.890 r  pulse_generator/threshold1__731_carry_i_8/CO[0]
                         net (fo=13, routed)          0.692    51.582    pulse_generator/threshold1[2]
    SLICE_X58Y49         LUT5 (Prop_lut5_I4_O)        0.373    51.955 r  pulse_generator/threshold1__731_carry_i_14/O
                         net (fo=1, routed)           0.000    51.955    pulse_generator/threshold1__731_carry_i_14_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.505 r  pulse_generator/threshold1__731_carry_i_2/CO[3]
                         net (fo=1, routed)           0.001    52.506    pulse_generator/threshold1__731_carry_i_2_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.620 r  pulse_generator/threshold1__731_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.620    pulse_generator/threshold1__731_carry__0_i_1_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    52.891 r  pulse_generator/threshold1__731_carry_i_1/CO[0]
                         net (fo=13, routed)          0.681    53.572    pulse_generator/threshold1[1]
    SLICE_X58Y52         LUT5 (Prop_lut5_I4_O)        0.373    53.945 r  pulse_generator/threshold1__731_carry_i_7/O
                         net (fo=1, routed)           0.000    53.945    pulse_generator/threshold1__731_carry_i_7_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.477 r  pulse_generator/threshold1__731_carry/CO[3]
                         net (fo=1, routed)           0.000    54.477    pulse_generator/threshold1__731_carry_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.591 r  pulse_generator/threshold1__731_carry__0/CO[3]
                         net (fo=2, routed)           0.945    55.536    pulse_generator/threshold1[0]
    SLICE_X59Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    56.116 r  pulse_generator/i__carry_i_20/CO[3]
                         net (fo=1, routed)           0.000    56.116    pulse_generator/i__carry_i_20_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.230 r  pulse_generator/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.230    pulse_generator/i__carry_i_12_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.344 r  pulse_generator/i__carry__0_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.344    pulse_generator/i__carry__0_i_19_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.458 r  pulse_generator/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    56.458    pulse_generator/i__carry__0_i_17_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    56.792 f  pulse_generator/i__carry__1_i_14/O[1]
                         net (fo=1, routed)           0.351    57.143    pulse_generator/i__carry__1_i_14_n_6
    SLICE_X58Y54         LUT6 (Prop_lut6_I1_O)        0.303    57.446 r  pulse_generator/i__carry__1_i_17/O
                         net (fo=2, routed)           0.797    58.243    pulse_generator/i__carry__1_i_17_n_0
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.124    58.367 r  pulse_generator/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000    58.367    pulse_generator/i__carry__1_i_8_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    58.899 r  pulse_generator/clk_counter1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    58.899    pulse_generator/clk_counter1_inferred__1/i__carry__1_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.056 r  pulse_generator/clk_counter1_inferred__1/i__carry__2/CO[1]
                         net (fo=2, routed)           0.297    59.353    pulse_generator/p_1_in
    SLICE_X61Y49         LUT5 (Prop_lut5_I0_O)        0.329    59.682 r  pulse_generator/clk_counter[27]_i_1/O
                         net (fo=28, routed)          0.668    60.349    pulse_generator/clk_counter[27]_i_1_n_0
    SLICE_X59Y50         FDRE                                         r  pulse_generator/clk_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.509    14.850    pulse_generator/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  pulse_generator/clk_counter_reg[5]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X59Y50         FDRE (Setup_fdre_C_R)       -0.429    14.565    pulse_generator/clk_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -60.349    
  -------------------------------------------------------------------
                         slack                                -45.784    

Slack (VIOLATED) :        -45.784ns  (required time - arrival time)
  Source:                 pulse_generator/sec_elapsed_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/clk_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        55.189ns  (logic 34.840ns (63.128%)  route 20.349ns (36.872%))
  Logic Levels:           104  (CARRY4=82 LUT4=1 LUT5=16 LUT6=5)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.639     5.160    pulse_generator/clk_IBUF_BUFG
    SLICE_X65Y0          FDRE                                         r  pulse_generator/sec_elapsed_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y0          FDRE (Prop_fdre_C_Q)         0.456     5.616 r  pulse_generator/sec_elapsed_reg[0]_replica/Q
                         net (fo=36, routed)          1.033     6.649    pulse_generator/sec_elapsed_reg[0]_repN
    SLICE_X62Y1          LUT4 (Prop_lut4_I0_O)        0.124     6.773 r  pulse_generator/threshold1__6_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.773    pulse_generator/threshold1__6_carry__0_i_7_n_0
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.323 r  pulse_generator/threshold1__6_carry__0/CO[3]
                         net (fo=12, routed)          0.844     8.167    pulse_generator/threshold1[25]
    SLICE_X61Y0          LUT5 (Prop_lut5_I0_O)        0.124     8.291 r  pulse_generator/i__carry__1_i_96/O
                         net (fo=1, routed)           0.000     8.291    pulse_generator/i__carry__1_i_96_n_0
    SLICE_X61Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.841 r  pulse_generator/i__carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.841    pulse_generator/i__carry__1_i_51_n_0
    SLICE_X61Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.955 r  pulse_generator/i__carry__2_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.955    pulse_generator/i__carry__2_i_11_n_0
    SLICE_X61Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.226 r  pulse_generator/i__carry__2_i_7/CO[0]
                         net (fo=12, routed)          0.688     9.914    pulse_generator/i__carry__2_i_12_0[21]
    SLICE_X59Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    10.743 r  pulse_generator/i__carry__1_i_50/CO[3]
                         net (fo=1, routed)           0.000    10.743    pulse_generator/i__carry__1_i_50_n_0
    SLICE_X59Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.857 r  pulse_generator/i__carry__1_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.857    pulse_generator/i__carry__1_i_34_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.128 r  pulse_generator/i__carry__1_i_18/CO[0]
                         net (fo=12, routed)          0.628    11.756    pulse_generator/i__carry__2_i_12_0[20]
    SLICE_X58Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    12.585 r  pulse_generator/i__carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    12.585    pulse_generator/i__carry__1_i_56_n_0
    SLICE_X58Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.699 r  pulse_generator/i__carry__1_i_36/CO[3]
                         net (fo=1, routed)           0.000    12.699    pulse_generator/i__carry__1_i_36_n_0
    SLICE_X58Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.970 r  pulse_generator/i__carry__1_i_19/CO[0]
                         net (fo=12, routed)          0.628    13.598    pulse_generator/i__carry__2_i_12_0[19]
    SLICE_X58Y3          LUT6 (Prop_lut6_I4_O)        0.373    13.971 r  pulse_generator/i__carry__1_i_100/O
                         net (fo=1, routed)           0.000    13.971    pulse_generator/i__carry__1_i_100_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.372 r  pulse_generator/i__carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    14.372    pulse_generator/i__carry__1_i_61_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.486 r  pulse_generator/i__carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000    14.486    pulse_generator/i__carry__1_i_38_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.757 r  pulse_generator/i__carry__1_i_20/CO[0]
                         net (fo=12, routed)          0.632    15.389    pulse_generator/i__carry__2_i_12_0[18]
    SLICE_X58Y6          LUT6 (Prop_lut6_I4_O)        0.373    15.762 r  pulse_generator/i__carry__1_i_104/O
                         net (fo=1, routed)           0.000    15.762    pulse_generator/i__carry__1_i_104_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.160 r  pulse_generator/i__carry__1_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.160    pulse_generator/i__carry__1_i_66_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.274 r  pulse_generator/i__carry__1_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.274    pulse_generator/i__carry__1_i_40_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.545 r  pulse_generator/i__carry__1_i_21/CO[0]
                         net (fo=13, routed)          0.504    17.049    pulse_generator/i__carry__2_i_12_0[17]
    SLICE_X58Y9          LUT5 (Prop_lut5_I4_O)        0.373    17.422 r  pulse_generator/i__carry__1_i_109/O
                         net (fo=1, routed)           0.000    17.422    pulse_generator/i__carry__1_i_109_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.972 r  pulse_generator/i__carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000    17.972    pulse_generator/i__carry__1_i_71_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.086 r  pulse_generator/i__carry__1_i_42/CO[3]
                         net (fo=1, routed)           0.000    18.086    pulse_generator/i__carry__1_i_42_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.357 r  pulse_generator/i__carry__1_i_26/CO[0]
                         net (fo=12, routed)          0.633    18.990    pulse_generator/i__carry__2_i_12_0[16]
    SLICE_X58Y12         LUT6 (Prop_lut6_I4_O)        0.373    19.363 r  pulse_generator/i__carry__1_i_111/O
                         net (fo=1, routed)           0.000    19.363    pulse_generator/i__carry__1_i_111_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.761 r  pulse_generator/i__carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000    19.761    pulse_generator/i__carry__1_i_76_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.875 r  pulse_generator/i__carry__1_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.875    pulse_generator/i__carry__1_i_44_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.146 r  pulse_generator/i__carry__1_i_27/CO[0]
                         net (fo=13, routed)          0.554    20.700    pulse_generator/i__carry__2_i_12_0[15]
    SLICE_X58Y15         LUT5 (Prop_lut5_I4_O)        0.373    21.073 r  pulse_generator/i__carry__1_i_116/O
                         net (fo=1, routed)           0.000    21.073    pulse_generator/i__carry__1_i_116_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.623 r  pulse_generator/i__carry__1_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.623    pulse_generator/i__carry__1_i_81_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.737 r  pulse_generator/i__carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.737    pulse_generator/i__carry__1_i_46_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.008 r  pulse_generator/i__carry__1_i_28/CO[0]
                         net (fo=12, routed)          0.550    22.558    pulse_generator/i__carry__2_i_12_0[14]
    SLICE_X59Y17         LUT5 (Prop_lut5_I0_O)        0.373    22.931 r  pulse_generator/i__carry__1_i_119/O
                         net (fo=1, routed)           0.000    22.931    pulse_generator/i__carry__1_i_119_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.481 r  pulse_generator/i__carry__1_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.481    pulse_generator/i__carry__1_i_86_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.595 r  pulse_generator/i__carry__1_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.595    pulse_generator/i__carry__1_i_48_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.866 r  pulse_generator/i__carry__1_i_29/CO[0]
                         net (fo=12, routed)          0.640    24.506    pulse_generator/i__carry__2_i_12_0[13]
    SLICE_X60Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    25.350 r  pulse_generator/i__carry__0_i_50/CO[3]
                         net (fo=1, routed)           0.000    25.350    pulse_generator/i__carry__0_i_50_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.467 r  pulse_generator/i__carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.467    pulse_generator/i__carry__0_i_36_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.721 r  pulse_generator/i__carry__0_i_21/CO[0]
                         net (fo=12, routed)          0.686    26.408    pulse_generator/i__carry__2_i_12_0[12]
    SLICE_X61Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    27.231 r  pulse_generator/i__carry__0_i_55/CO[3]
                         net (fo=1, routed)           0.000    27.231    pulse_generator/i__carry__0_i_55_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.345 r  pulse_generator/i__carry__0_i_38/CO[3]
                         net (fo=1, routed)           0.000    27.345    pulse_generator/i__carry__0_i_38_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.616 r  pulse_generator/i__carry__0_i_22/CO[0]
                         net (fo=12, routed)          0.590    28.206    pulse_generator/i__carry__2_i_12_0[11]
    SLICE_X58Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    29.035 r  pulse_generator/i__carry__0_i_60/CO[3]
                         net (fo=1, routed)           0.000    29.035    pulse_generator/i__carry__0_i_60_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.149 r  pulse_generator/i__carry__0_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.149    pulse_generator/i__carry__0_i_40_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.420 r  pulse_generator/i__carry__0_i_23/CO[0]
                         net (fo=13, routed)          0.705    30.125    pulse_generator/i__carry__2_i_12_0[10]
    SLICE_X59Y20         LUT5 (Prop_lut5_I4_O)        0.373    30.498 r  pulse_generator/i__carry__0_i_96/O
                         net (fo=1, routed)           0.000    30.498    pulse_generator/i__carry__0_i_96_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.048 r  pulse_generator/i__carry__0_i_65/CO[3]
                         net (fo=1, routed)           0.000    31.048    pulse_generator/i__carry__0_i_65_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.162 r  pulse_generator/i__carry__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.162    pulse_generator/i__carry__0_i_42_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.433 r  pulse_generator/i__carry__0_i_24/CO[0]
                         net (fo=13, routed)          0.762    32.195    pulse_generator/i__carry__2_i_12_0[9]
    SLICE_X60Y20         LUT5 (Prop_lut5_I4_O)        0.373    32.568 r  pulse_generator/i__carry__0_i_100/O
                         net (fo=1, routed)           0.000    32.568    pulse_generator/i__carry__0_i_100_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.101 r  pulse_generator/i__carry__0_i_70/CO[3]
                         net (fo=1, routed)           0.000    33.101    pulse_generator/i__carry__0_i_70_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.218 r  pulse_generator/i__carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    33.218    pulse_generator/i__carry__0_i_44_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.472 r  pulse_generator/i__carry__0_i_29/CO[0]
                         net (fo=13, routed)          0.829    34.301    pulse_generator/i__carry__2_i_12_0[8]
    SLICE_X57Y21         LUT5 (Prop_lut5_I4_O)        0.367    34.668 r  pulse_generator/i__carry__0_i_104/O
                         net (fo=1, routed)           0.000    34.668    pulse_generator/i__carry__0_i_104_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.218 r  pulse_generator/i__carry__0_i_75/CO[3]
                         net (fo=1, routed)           0.000    35.218    pulse_generator/i__carry__0_i_75_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.332 r  pulse_generator/i__carry__0_i_46/CO[3]
                         net (fo=1, routed)           0.000    35.332    pulse_generator/i__carry__0_i_46_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.603 r  pulse_generator/i__carry__0_i_30/CO[0]
                         net (fo=13, routed)          0.576    36.179    pulse_generator/i__carry__2_i_12_0[7]
    SLICE_X57Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    37.008 r  pulse_generator/i__carry_i_65/CO[3]
                         net (fo=1, routed)           0.009    37.017    pulse_generator/i__carry_i_65_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.131 r  pulse_generator/i__carry__0_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.131    pulse_generator/i__carry__0_i_48_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.402 r  pulse_generator/i__carry__0_i_31/CO[0]
                         net (fo=12, routed)          0.802    38.204    pulse_generator/i__carry__2_i_12_0[6]
    SLICE_X57Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    39.033 r  pulse_generator/i__carry_i_46/CO[3]
                         net (fo=1, routed)           0.000    39.033    pulse_generator/i__carry_i_46_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.147 r  pulse_generator/i__carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.147    pulse_generator/i__carry_i_45_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.418 r  pulse_generator/i__carry_i_36/CO[0]
                         net (fo=13, routed)          0.851    40.268    pulse_generator/i__carry__2_i_12_0[5]
    SLICE_X58Y31         LUT5 (Prop_lut5_I4_O)        0.373    40.641 r  pulse_generator/i__carry_i_64/O
                         net (fo=1, routed)           0.000    40.641    pulse_generator/i__carry_i_64_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.191 r  pulse_generator/i__carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    41.191    pulse_generator/i__carry_i_44_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.305 r  pulse_generator/i__carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.305    pulse_generator/i__carry_i_35_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.576 r  pulse_generator/i__carry_i_21/CO[0]
                         net (fo=13, routed)          0.676    42.253    pulse_generator/i__carry__2_i_12_0[4]
    SLICE_X58Y34         LUT5 (Prop_lut5_I4_O)        0.373    42.626 r  pulse_generator/i__carry_i_76/O
                         net (fo=1, routed)           0.000    42.626    pulse_generator/i__carry_i_76_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.176 r  pulse_generator/i__carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    43.176    pulse_generator/i__carry_i_52_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.290 r  pulse_generator/i__carry_i_38/CO[3]
                         net (fo=1, routed)           0.000    43.290    pulse_generator/i__carry_i_38_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.561 r  pulse_generator/i__carry_i_22/CO[0]
                         net (fo=13, routed)          0.536    44.096    pulse_generator/i__carry__2_i_12_0[3]
    SLICE_X58Y37         LUT5 (Prop_lut5_I4_O)        0.373    44.469 r  pulse_generator/threshold1__731_carry_i_36/O
                         net (fo=1, routed)           0.000    44.469    pulse_generator/threshold1__731_carry_i_36_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.019 r  pulse_generator/threshold1__731_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.019    pulse_generator/threshold1__731_carry_i_28_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.133 r  pulse_generator/i__carry_i_40/CO[3]
                         net (fo=1, routed)           0.000    45.133    pulse_generator/i__carry_i_40_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.404 r  pulse_generator/i__carry_i_23/CO[0]
                         net (fo=13, routed)          0.520    45.924    pulse_generator/i__carry__2_i_12_0[2]
    SLICE_X58Y40         LUT5 (Prop_lut5_I4_O)        0.373    46.297 r  pulse_generator/threshold1__731_carry_i_32/O
                         net (fo=1, routed)           0.000    46.297    pulse_generator/threshold1__731_carry_i_32_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.847 r  pulse_generator/threshold1__731_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.847    pulse_generator/threshold1__731_carry_i_23_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.961 r  pulse_generator/threshold1__731_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.961    pulse_generator/threshold1__731_carry__0_i_16_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.232 r  pulse_generator/i__carry_i_24/CO[0]
                         net (fo=13, routed)          0.504    47.736    pulse_generator/i__carry__2_i_12_0[1]
    SLICE_X58Y43         LUT5 (Prop_lut5_I4_O)        0.373    48.109 r  pulse_generator/threshold1__731_carry_i_27/O
                         net (fo=1, routed)           0.000    48.109    pulse_generator/threshold1__731_carry_i_27_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.659 r  pulse_generator/threshold1__731_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.659    pulse_generator/threshold1__731_carry_i_17_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.773 r  pulse_generator/threshold1__731_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    48.773    pulse_generator/threshold1__731_carry__0_i_11_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.044 r  pulse_generator/threshold1__731_carry_i_15/CO[0]
                         net (fo=13, routed)          0.538    49.582    pulse_generator/i__carry__2_i_12_0[0]
    SLICE_X58Y46         LUT5 (Prop_lut5_I4_O)        0.373    49.955 r  pulse_generator/threshold1__731_carry_i_21/O
                         net (fo=1, routed)           0.000    49.955    pulse_generator/threshold1__731_carry_i_21_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.505 r  pulse_generator/threshold1__731_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.505    pulse_generator/threshold1__731_carry_i_10_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.619 r  pulse_generator/threshold1__731_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    50.619    pulse_generator/threshold1__731_carry__0_i_6_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    50.890 r  pulse_generator/threshold1__731_carry_i_8/CO[0]
                         net (fo=13, routed)          0.692    51.582    pulse_generator/threshold1[2]
    SLICE_X58Y49         LUT5 (Prop_lut5_I4_O)        0.373    51.955 r  pulse_generator/threshold1__731_carry_i_14/O
                         net (fo=1, routed)           0.000    51.955    pulse_generator/threshold1__731_carry_i_14_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.505 r  pulse_generator/threshold1__731_carry_i_2/CO[3]
                         net (fo=1, routed)           0.001    52.506    pulse_generator/threshold1__731_carry_i_2_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.620 r  pulse_generator/threshold1__731_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.620    pulse_generator/threshold1__731_carry__0_i_1_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    52.891 r  pulse_generator/threshold1__731_carry_i_1/CO[0]
                         net (fo=13, routed)          0.681    53.572    pulse_generator/threshold1[1]
    SLICE_X58Y52         LUT5 (Prop_lut5_I4_O)        0.373    53.945 r  pulse_generator/threshold1__731_carry_i_7/O
                         net (fo=1, routed)           0.000    53.945    pulse_generator/threshold1__731_carry_i_7_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.477 r  pulse_generator/threshold1__731_carry/CO[3]
                         net (fo=1, routed)           0.000    54.477    pulse_generator/threshold1__731_carry_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.591 r  pulse_generator/threshold1__731_carry__0/CO[3]
                         net (fo=2, routed)           0.945    55.536    pulse_generator/threshold1[0]
    SLICE_X59Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    56.116 r  pulse_generator/i__carry_i_20/CO[3]
                         net (fo=1, routed)           0.000    56.116    pulse_generator/i__carry_i_20_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.230 r  pulse_generator/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.230    pulse_generator/i__carry_i_12_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.344 r  pulse_generator/i__carry__0_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.344    pulse_generator/i__carry__0_i_19_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.458 r  pulse_generator/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    56.458    pulse_generator/i__carry__0_i_17_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    56.792 f  pulse_generator/i__carry__1_i_14/O[1]
                         net (fo=1, routed)           0.351    57.143    pulse_generator/i__carry__1_i_14_n_6
    SLICE_X58Y54         LUT6 (Prop_lut6_I1_O)        0.303    57.446 r  pulse_generator/i__carry__1_i_17/O
                         net (fo=2, routed)           0.797    58.243    pulse_generator/i__carry__1_i_17_n_0
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.124    58.367 r  pulse_generator/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000    58.367    pulse_generator/i__carry__1_i_8_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    58.899 r  pulse_generator/clk_counter1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    58.899    pulse_generator/clk_counter1_inferred__1/i__carry__1_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.056 r  pulse_generator/clk_counter1_inferred__1/i__carry__2/CO[1]
                         net (fo=2, routed)           0.297    59.353    pulse_generator/p_1_in
    SLICE_X61Y49         LUT5 (Prop_lut5_I0_O)        0.329    59.682 r  pulse_generator/clk_counter[27]_i_1/O
                         net (fo=28, routed)          0.668    60.349    pulse_generator/clk_counter[27]_i_1_n_0
    SLICE_X59Y50         FDRE                                         r  pulse_generator/clk_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.509    14.850    pulse_generator/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  pulse_generator/clk_counter_reg[7]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X59Y50         FDRE (Setup_fdre_C_R)       -0.429    14.565    pulse_generator/clk_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -60.349    
  -------------------------------------------------------------------
                         slack                                -45.784    

Slack (VIOLATED) :        -45.637ns  (required time - arrival time)
  Source:                 pulse_generator/sec_elapsed_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/clk_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        55.042ns  (logic 34.840ns (63.297%)  route 20.202ns (36.703%))
  Logic Levels:           104  (CARRY4=82 LUT4=1 LUT5=16 LUT6=5)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.639     5.160    pulse_generator/clk_IBUF_BUFG
    SLICE_X65Y0          FDRE                                         r  pulse_generator/sec_elapsed_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y0          FDRE (Prop_fdre_C_Q)         0.456     5.616 r  pulse_generator/sec_elapsed_reg[0]_replica/Q
                         net (fo=36, routed)          1.033     6.649    pulse_generator/sec_elapsed_reg[0]_repN
    SLICE_X62Y1          LUT4 (Prop_lut4_I0_O)        0.124     6.773 r  pulse_generator/threshold1__6_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.773    pulse_generator/threshold1__6_carry__0_i_7_n_0
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.323 r  pulse_generator/threshold1__6_carry__0/CO[3]
                         net (fo=12, routed)          0.844     8.167    pulse_generator/threshold1[25]
    SLICE_X61Y0          LUT5 (Prop_lut5_I0_O)        0.124     8.291 r  pulse_generator/i__carry__1_i_96/O
                         net (fo=1, routed)           0.000     8.291    pulse_generator/i__carry__1_i_96_n_0
    SLICE_X61Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.841 r  pulse_generator/i__carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.841    pulse_generator/i__carry__1_i_51_n_0
    SLICE_X61Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.955 r  pulse_generator/i__carry__2_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.955    pulse_generator/i__carry__2_i_11_n_0
    SLICE_X61Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.226 r  pulse_generator/i__carry__2_i_7/CO[0]
                         net (fo=12, routed)          0.688     9.914    pulse_generator/i__carry__2_i_12_0[21]
    SLICE_X59Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    10.743 r  pulse_generator/i__carry__1_i_50/CO[3]
                         net (fo=1, routed)           0.000    10.743    pulse_generator/i__carry__1_i_50_n_0
    SLICE_X59Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.857 r  pulse_generator/i__carry__1_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.857    pulse_generator/i__carry__1_i_34_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.128 r  pulse_generator/i__carry__1_i_18/CO[0]
                         net (fo=12, routed)          0.628    11.756    pulse_generator/i__carry__2_i_12_0[20]
    SLICE_X58Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    12.585 r  pulse_generator/i__carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    12.585    pulse_generator/i__carry__1_i_56_n_0
    SLICE_X58Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.699 r  pulse_generator/i__carry__1_i_36/CO[3]
                         net (fo=1, routed)           0.000    12.699    pulse_generator/i__carry__1_i_36_n_0
    SLICE_X58Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.970 r  pulse_generator/i__carry__1_i_19/CO[0]
                         net (fo=12, routed)          0.628    13.598    pulse_generator/i__carry__2_i_12_0[19]
    SLICE_X58Y3          LUT6 (Prop_lut6_I4_O)        0.373    13.971 r  pulse_generator/i__carry__1_i_100/O
                         net (fo=1, routed)           0.000    13.971    pulse_generator/i__carry__1_i_100_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.372 r  pulse_generator/i__carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    14.372    pulse_generator/i__carry__1_i_61_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.486 r  pulse_generator/i__carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000    14.486    pulse_generator/i__carry__1_i_38_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.757 r  pulse_generator/i__carry__1_i_20/CO[0]
                         net (fo=12, routed)          0.632    15.389    pulse_generator/i__carry__2_i_12_0[18]
    SLICE_X58Y6          LUT6 (Prop_lut6_I4_O)        0.373    15.762 r  pulse_generator/i__carry__1_i_104/O
                         net (fo=1, routed)           0.000    15.762    pulse_generator/i__carry__1_i_104_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.160 r  pulse_generator/i__carry__1_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.160    pulse_generator/i__carry__1_i_66_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.274 r  pulse_generator/i__carry__1_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.274    pulse_generator/i__carry__1_i_40_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.545 r  pulse_generator/i__carry__1_i_21/CO[0]
                         net (fo=13, routed)          0.504    17.049    pulse_generator/i__carry__2_i_12_0[17]
    SLICE_X58Y9          LUT5 (Prop_lut5_I4_O)        0.373    17.422 r  pulse_generator/i__carry__1_i_109/O
                         net (fo=1, routed)           0.000    17.422    pulse_generator/i__carry__1_i_109_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.972 r  pulse_generator/i__carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000    17.972    pulse_generator/i__carry__1_i_71_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.086 r  pulse_generator/i__carry__1_i_42/CO[3]
                         net (fo=1, routed)           0.000    18.086    pulse_generator/i__carry__1_i_42_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.357 r  pulse_generator/i__carry__1_i_26/CO[0]
                         net (fo=12, routed)          0.633    18.990    pulse_generator/i__carry__2_i_12_0[16]
    SLICE_X58Y12         LUT6 (Prop_lut6_I4_O)        0.373    19.363 r  pulse_generator/i__carry__1_i_111/O
                         net (fo=1, routed)           0.000    19.363    pulse_generator/i__carry__1_i_111_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.761 r  pulse_generator/i__carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000    19.761    pulse_generator/i__carry__1_i_76_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.875 r  pulse_generator/i__carry__1_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.875    pulse_generator/i__carry__1_i_44_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.146 r  pulse_generator/i__carry__1_i_27/CO[0]
                         net (fo=13, routed)          0.554    20.700    pulse_generator/i__carry__2_i_12_0[15]
    SLICE_X58Y15         LUT5 (Prop_lut5_I4_O)        0.373    21.073 r  pulse_generator/i__carry__1_i_116/O
                         net (fo=1, routed)           0.000    21.073    pulse_generator/i__carry__1_i_116_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.623 r  pulse_generator/i__carry__1_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.623    pulse_generator/i__carry__1_i_81_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.737 r  pulse_generator/i__carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.737    pulse_generator/i__carry__1_i_46_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.008 r  pulse_generator/i__carry__1_i_28/CO[0]
                         net (fo=12, routed)          0.550    22.558    pulse_generator/i__carry__2_i_12_0[14]
    SLICE_X59Y17         LUT5 (Prop_lut5_I0_O)        0.373    22.931 r  pulse_generator/i__carry__1_i_119/O
                         net (fo=1, routed)           0.000    22.931    pulse_generator/i__carry__1_i_119_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.481 r  pulse_generator/i__carry__1_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.481    pulse_generator/i__carry__1_i_86_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.595 r  pulse_generator/i__carry__1_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.595    pulse_generator/i__carry__1_i_48_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.866 r  pulse_generator/i__carry__1_i_29/CO[0]
                         net (fo=12, routed)          0.640    24.506    pulse_generator/i__carry__2_i_12_0[13]
    SLICE_X60Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    25.350 r  pulse_generator/i__carry__0_i_50/CO[3]
                         net (fo=1, routed)           0.000    25.350    pulse_generator/i__carry__0_i_50_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.467 r  pulse_generator/i__carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.467    pulse_generator/i__carry__0_i_36_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.721 r  pulse_generator/i__carry__0_i_21/CO[0]
                         net (fo=12, routed)          0.686    26.408    pulse_generator/i__carry__2_i_12_0[12]
    SLICE_X61Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    27.231 r  pulse_generator/i__carry__0_i_55/CO[3]
                         net (fo=1, routed)           0.000    27.231    pulse_generator/i__carry__0_i_55_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.345 r  pulse_generator/i__carry__0_i_38/CO[3]
                         net (fo=1, routed)           0.000    27.345    pulse_generator/i__carry__0_i_38_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.616 r  pulse_generator/i__carry__0_i_22/CO[0]
                         net (fo=12, routed)          0.590    28.206    pulse_generator/i__carry__2_i_12_0[11]
    SLICE_X58Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    29.035 r  pulse_generator/i__carry__0_i_60/CO[3]
                         net (fo=1, routed)           0.000    29.035    pulse_generator/i__carry__0_i_60_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.149 r  pulse_generator/i__carry__0_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.149    pulse_generator/i__carry__0_i_40_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.420 r  pulse_generator/i__carry__0_i_23/CO[0]
                         net (fo=13, routed)          0.705    30.125    pulse_generator/i__carry__2_i_12_0[10]
    SLICE_X59Y20         LUT5 (Prop_lut5_I4_O)        0.373    30.498 r  pulse_generator/i__carry__0_i_96/O
                         net (fo=1, routed)           0.000    30.498    pulse_generator/i__carry__0_i_96_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.048 r  pulse_generator/i__carry__0_i_65/CO[3]
                         net (fo=1, routed)           0.000    31.048    pulse_generator/i__carry__0_i_65_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.162 r  pulse_generator/i__carry__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.162    pulse_generator/i__carry__0_i_42_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.433 r  pulse_generator/i__carry__0_i_24/CO[0]
                         net (fo=13, routed)          0.762    32.195    pulse_generator/i__carry__2_i_12_0[9]
    SLICE_X60Y20         LUT5 (Prop_lut5_I4_O)        0.373    32.568 r  pulse_generator/i__carry__0_i_100/O
                         net (fo=1, routed)           0.000    32.568    pulse_generator/i__carry__0_i_100_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.101 r  pulse_generator/i__carry__0_i_70/CO[3]
                         net (fo=1, routed)           0.000    33.101    pulse_generator/i__carry__0_i_70_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.218 r  pulse_generator/i__carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    33.218    pulse_generator/i__carry__0_i_44_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.472 r  pulse_generator/i__carry__0_i_29/CO[0]
                         net (fo=13, routed)          0.829    34.301    pulse_generator/i__carry__2_i_12_0[8]
    SLICE_X57Y21         LUT5 (Prop_lut5_I4_O)        0.367    34.668 r  pulse_generator/i__carry__0_i_104/O
                         net (fo=1, routed)           0.000    34.668    pulse_generator/i__carry__0_i_104_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.218 r  pulse_generator/i__carry__0_i_75/CO[3]
                         net (fo=1, routed)           0.000    35.218    pulse_generator/i__carry__0_i_75_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.332 r  pulse_generator/i__carry__0_i_46/CO[3]
                         net (fo=1, routed)           0.000    35.332    pulse_generator/i__carry__0_i_46_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.603 r  pulse_generator/i__carry__0_i_30/CO[0]
                         net (fo=13, routed)          0.576    36.179    pulse_generator/i__carry__2_i_12_0[7]
    SLICE_X57Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    37.008 r  pulse_generator/i__carry_i_65/CO[3]
                         net (fo=1, routed)           0.009    37.017    pulse_generator/i__carry_i_65_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.131 r  pulse_generator/i__carry__0_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.131    pulse_generator/i__carry__0_i_48_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.402 r  pulse_generator/i__carry__0_i_31/CO[0]
                         net (fo=12, routed)          0.802    38.204    pulse_generator/i__carry__2_i_12_0[6]
    SLICE_X57Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    39.033 r  pulse_generator/i__carry_i_46/CO[3]
                         net (fo=1, routed)           0.000    39.033    pulse_generator/i__carry_i_46_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.147 r  pulse_generator/i__carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.147    pulse_generator/i__carry_i_45_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.418 r  pulse_generator/i__carry_i_36/CO[0]
                         net (fo=13, routed)          0.851    40.268    pulse_generator/i__carry__2_i_12_0[5]
    SLICE_X58Y31         LUT5 (Prop_lut5_I4_O)        0.373    40.641 r  pulse_generator/i__carry_i_64/O
                         net (fo=1, routed)           0.000    40.641    pulse_generator/i__carry_i_64_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.191 r  pulse_generator/i__carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    41.191    pulse_generator/i__carry_i_44_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.305 r  pulse_generator/i__carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.305    pulse_generator/i__carry_i_35_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.576 r  pulse_generator/i__carry_i_21/CO[0]
                         net (fo=13, routed)          0.676    42.253    pulse_generator/i__carry__2_i_12_0[4]
    SLICE_X58Y34         LUT5 (Prop_lut5_I4_O)        0.373    42.626 r  pulse_generator/i__carry_i_76/O
                         net (fo=1, routed)           0.000    42.626    pulse_generator/i__carry_i_76_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.176 r  pulse_generator/i__carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    43.176    pulse_generator/i__carry_i_52_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.290 r  pulse_generator/i__carry_i_38/CO[3]
                         net (fo=1, routed)           0.000    43.290    pulse_generator/i__carry_i_38_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.561 r  pulse_generator/i__carry_i_22/CO[0]
                         net (fo=13, routed)          0.536    44.096    pulse_generator/i__carry__2_i_12_0[3]
    SLICE_X58Y37         LUT5 (Prop_lut5_I4_O)        0.373    44.469 r  pulse_generator/threshold1__731_carry_i_36/O
                         net (fo=1, routed)           0.000    44.469    pulse_generator/threshold1__731_carry_i_36_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.019 r  pulse_generator/threshold1__731_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.019    pulse_generator/threshold1__731_carry_i_28_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.133 r  pulse_generator/i__carry_i_40/CO[3]
                         net (fo=1, routed)           0.000    45.133    pulse_generator/i__carry_i_40_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.404 r  pulse_generator/i__carry_i_23/CO[0]
                         net (fo=13, routed)          0.520    45.924    pulse_generator/i__carry__2_i_12_0[2]
    SLICE_X58Y40         LUT5 (Prop_lut5_I4_O)        0.373    46.297 r  pulse_generator/threshold1__731_carry_i_32/O
                         net (fo=1, routed)           0.000    46.297    pulse_generator/threshold1__731_carry_i_32_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.847 r  pulse_generator/threshold1__731_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.847    pulse_generator/threshold1__731_carry_i_23_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.961 r  pulse_generator/threshold1__731_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.961    pulse_generator/threshold1__731_carry__0_i_16_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.232 r  pulse_generator/i__carry_i_24/CO[0]
                         net (fo=13, routed)          0.504    47.736    pulse_generator/i__carry__2_i_12_0[1]
    SLICE_X58Y43         LUT5 (Prop_lut5_I4_O)        0.373    48.109 r  pulse_generator/threshold1__731_carry_i_27/O
                         net (fo=1, routed)           0.000    48.109    pulse_generator/threshold1__731_carry_i_27_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.659 r  pulse_generator/threshold1__731_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.659    pulse_generator/threshold1__731_carry_i_17_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.773 r  pulse_generator/threshold1__731_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    48.773    pulse_generator/threshold1__731_carry__0_i_11_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.044 r  pulse_generator/threshold1__731_carry_i_15/CO[0]
                         net (fo=13, routed)          0.538    49.582    pulse_generator/i__carry__2_i_12_0[0]
    SLICE_X58Y46         LUT5 (Prop_lut5_I4_O)        0.373    49.955 r  pulse_generator/threshold1__731_carry_i_21/O
                         net (fo=1, routed)           0.000    49.955    pulse_generator/threshold1__731_carry_i_21_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.505 r  pulse_generator/threshold1__731_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.505    pulse_generator/threshold1__731_carry_i_10_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.619 r  pulse_generator/threshold1__731_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    50.619    pulse_generator/threshold1__731_carry__0_i_6_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    50.890 r  pulse_generator/threshold1__731_carry_i_8/CO[0]
                         net (fo=13, routed)          0.692    51.582    pulse_generator/threshold1[2]
    SLICE_X58Y49         LUT5 (Prop_lut5_I4_O)        0.373    51.955 r  pulse_generator/threshold1__731_carry_i_14/O
                         net (fo=1, routed)           0.000    51.955    pulse_generator/threshold1__731_carry_i_14_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.505 r  pulse_generator/threshold1__731_carry_i_2/CO[3]
                         net (fo=1, routed)           0.001    52.506    pulse_generator/threshold1__731_carry_i_2_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.620 r  pulse_generator/threshold1__731_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.620    pulse_generator/threshold1__731_carry__0_i_1_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    52.891 r  pulse_generator/threshold1__731_carry_i_1/CO[0]
                         net (fo=13, routed)          0.681    53.572    pulse_generator/threshold1[1]
    SLICE_X58Y52         LUT5 (Prop_lut5_I4_O)        0.373    53.945 r  pulse_generator/threshold1__731_carry_i_7/O
                         net (fo=1, routed)           0.000    53.945    pulse_generator/threshold1__731_carry_i_7_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.477 r  pulse_generator/threshold1__731_carry/CO[3]
                         net (fo=1, routed)           0.000    54.477    pulse_generator/threshold1__731_carry_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.591 r  pulse_generator/threshold1__731_carry__0/CO[3]
                         net (fo=2, routed)           0.945    55.536    pulse_generator/threshold1[0]
    SLICE_X59Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    56.116 r  pulse_generator/i__carry_i_20/CO[3]
                         net (fo=1, routed)           0.000    56.116    pulse_generator/i__carry_i_20_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.230 r  pulse_generator/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.230    pulse_generator/i__carry_i_12_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.344 r  pulse_generator/i__carry__0_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.344    pulse_generator/i__carry__0_i_19_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.458 r  pulse_generator/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    56.458    pulse_generator/i__carry__0_i_17_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    56.792 f  pulse_generator/i__carry__1_i_14/O[1]
                         net (fo=1, routed)           0.351    57.143    pulse_generator/i__carry__1_i_14_n_6
    SLICE_X58Y54         LUT6 (Prop_lut6_I1_O)        0.303    57.446 r  pulse_generator/i__carry__1_i_17/O
                         net (fo=2, routed)           0.797    58.243    pulse_generator/i__carry__1_i_17_n_0
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.124    58.367 r  pulse_generator/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000    58.367    pulse_generator/i__carry__1_i_8_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    58.899 r  pulse_generator/clk_counter1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    58.899    pulse_generator/clk_counter1_inferred__1/i__carry__1_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.056 r  pulse_generator/clk_counter1_inferred__1/i__carry__2/CO[1]
                         net (fo=2, routed)           0.297    59.353    pulse_generator/p_1_in
    SLICE_X61Y49         LUT5 (Prop_lut5_I0_O)        0.329    59.682 r  pulse_generator/clk_counter[27]_i_1/O
                         net (fo=28, routed)          0.520    60.202    pulse_generator/clk_counter[27]_i_1_n_0
    SLICE_X59Y51         FDRE                                         r  pulse_generator/clk_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.509    14.850    pulse_generator/clk_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  pulse_generator/clk_counter_reg[1]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X59Y51         FDRE (Setup_fdre_C_R)       -0.429    14.565    pulse_generator/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -60.202    
  -------------------------------------------------------------------
                         slack                                -45.637    

Slack (VIOLATED) :        -45.637ns  (required time - arrival time)
  Source:                 pulse_generator/sec_elapsed_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/clk_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        55.042ns  (logic 34.840ns (63.297%)  route 20.202ns (36.703%))
  Logic Levels:           104  (CARRY4=82 LUT4=1 LUT5=16 LUT6=5)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.639     5.160    pulse_generator/clk_IBUF_BUFG
    SLICE_X65Y0          FDRE                                         r  pulse_generator/sec_elapsed_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y0          FDRE (Prop_fdre_C_Q)         0.456     5.616 r  pulse_generator/sec_elapsed_reg[0]_replica/Q
                         net (fo=36, routed)          1.033     6.649    pulse_generator/sec_elapsed_reg[0]_repN
    SLICE_X62Y1          LUT4 (Prop_lut4_I0_O)        0.124     6.773 r  pulse_generator/threshold1__6_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.773    pulse_generator/threshold1__6_carry__0_i_7_n_0
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.323 r  pulse_generator/threshold1__6_carry__0/CO[3]
                         net (fo=12, routed)          0.844     8.167    pulse_generator/threshold1[25]
    SLICE_X61Y0          LUT5 (Prop_lut5_I0_O)        0.124     8.291 r  pulse_generator/i__carry__1_i_96/O
                         net (fo=1, routed)           0.000     8.291    pulse_generator/i__carry__1_i_96_n_0
    SLICE_X61Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.841 r  pulse_generator/i__carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.841    pulse_generator/i__carry__1_i_51_n_0
    SLICE_X61Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.955 r  pulse_generator/i__carry__2_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.955    pulse_generator/i__carry__2_i_11_n_0
    SLICE_X61Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.226 r  pulse_generator/i__carry__2_i_7/CO[0]
                         net (fo=12, routed)          0.688     9.914    pulse_generator/i__carry__2_i_12_0[21]
    SLICE_X59Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    10.743 r  pulse_generator/i__carry__1_i_50/CO[3]
                         net (fo=1, routed)           0.000    10.743    pulse_generator/i__carry__1_i_50_n_0
    SLICE_X59Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.857 r  pulse_generator/i__carry__1_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.857    pulse_generator/i__carry__1_i_34_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.128 r  pulse_generator/i__carry__1_i_18/CO[0]
                         net (fo=12, routed)          0.628    11.756    pulse_generator/i__carry__2_i_12_0[20]
    SLICE_X58Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    12.585 r  pulse_generator/i__carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    12.585    pulse_generator/i__carry__1_i_56_n_0
    SLICE_X58Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.699 r  pulse_generator/i__carry__1_i_36/CO[3]
                         net (fo=1, routed)           0.000    12.699    pulse_generator/i__carry__1_i_36_n_0
    SLICE_X58Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.970 r  pulse_generator/i__carry__1_i_19/CO[0]
                         net (fo=12, routed)          0.628    13.598    pulse_generator/i__carry__2_i_12_0[19]
    SLICE_X58Y3          LUT6 (Prop_lut6_I4_O)        0.373    13.971 r  pulse_generator/i__carry__1_i_100/O
                         net (fo=1, routed)           0.000    13.971    pulse_generator/i__carry__1_i_100_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.372 r  pulse_generator/i__carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    14.372    pulse_generator/i__carry__1_i_61_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.486 r  pulse_generator/i__carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000    14.486    pulse_generator/i__carry__1_i_38_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.757 r  pulse_generator/i__carry__1_i_20/CO[0]
                         net (fo=12, routed)          0.632    15.389    pulse_generator/i__carry__2_i_12_0[18]
    SLICE_X58Y6          LUT6 (Prop_lut6_I4_O)        0.373    15.762 r  pulse_generator/i__carry__1_i_104/O
                         net (fo=1, routed)           0.000    15.762    pulse_generator/i__carry__1_i_104_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.160 r  pulse_generator/i__carry__1_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.160    pulse_generator/i__carry__1_i_66_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.274 r  pulse_generator/i__carry__1_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.274    pulse_generator/i__carry__1_i_40_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.545 r  pulse_generator/i__carry__1_i_21/CO[0]
                         net (fo=13, routed)          0.504    17.049    pulse_generator/i__carry__2_i_12_0[17]
    SLICE_X58Y9          LUT5 (Prop_lut5_I4_O)        0.373    17.422 r  pulse_generator/i__carry__1_i_109/O
                         net (fo=1, routed)           0.000    17.422    pulse_generator/i__carry__1_i_109_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.972 r  pulse_generator/i__carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000    17.972    pulse_generator/i__carry__1_i_71_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.086 r  pulse_generator/i__carry__1_i_42/CO[3]
                         net (fo=1, routed)           0.000    18.086    pulse_generator/i__carry__1_i_42_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.357 r  pulse_generator/i__carry__1_i_26/CO[0]
                         net (fo=12, routed)          0.633    18.990    pulse_generator/i__carry__2_i_12_0[16]
    SLICE_X58Y12         LUT6 (Prop_lut6_I4_O)        0.373    19.363 r  pulse_generator/i__carry__1_i_111/O
                         net (fo=1, routed)           0.000    19.363    pulse_generator/i__carry__1_i_111_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.761 r  pulse_generator/i__carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000    19.761    pulse_generator/i__carry__1_i_76_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.875 r  pulse_generator/i__carry__1_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.875    pulse_generator/i__carry__1_i_44_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.146 r  pulse_generator/i__carry__1_i_27/CO[0]
                         net (fo=13, routed)          0.554    20.700    pulse_generator/i__carry__2_i_12_0[15]
    SLICE_X58Y15         LUT5 (Prop_lut5_I4_O)        0.373    21.073 r  pulse_generator/i__carry__1_i_116/O
                         net (fo=1, routed)           0.000    21.073    pulse_generator/i__carry__1_i_116_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.623 r  pulse_generator/i__carry__1_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.623    pulse_generator/i__carry__1_i_81_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.737 r  pulse_generator/i__carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.737    pulse_generator/i__carry__1_i_46_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.008 r  pulse_generator/i__carry__1_i_28/CO[0]
                         net (fo=12, routed)          0.550    22.558    pulse_generator/i__carry__2_i_12_0[14]
    SLICE_X59Y17         LUT5 (Prop_lut5_I0_O)        0.373    22.931 r  pulse_generator/i__carry__1_i_119/O
                         net (fo=1, routed)           0.000    22.931    pulse_generator/i__carry__1_i_119_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.481 r  pulse_generator/i__carry__1_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.481    pulse_generator/i__carry__1_i_86_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.595 r  pulse_generator/i__carry__1_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.595    pulse_generator/i__carry__1_i_48_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.866 r  pulse_generator/i__carry__1_i_29/CO[0]
                         net (fo=12, routed)          0.640    24.506    pulse_generator/i__carry__2_i_12_0[13]
    SLICE_X60Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    25.350 r  pulse_generator/i__carry__0_i_50/CO[3]
                         net (fo=1, routed)           0.000    25.350    pulse_generator/i__carry__0_i_50_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.467 r  pulse_generator/i__carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.467    pulse_generator/i__carry__0_i_36_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.721 r  pulse_generator/i__carry__0_i_21/CO[0]
                         net (fo=12, routed)          0.686    26.408    pulse_generator/i__carry__2_i_12_0[12]
    SLICE_X61Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    27.231 r  pulse_generator/i__carry__0_i_55/CO[3]
                         net (fo=1, routed)           0.000    27.231    pulse_generator/i__carry__0_i_55_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.345 r  pulse_generator/i__carry__0_i_38/CO[3]
                         net (fo=1, routed)           0.000    27.345    pulse_generator/i__carry__0_i_38_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.616 r  pulse_generator/i__carry__0_i_22/CO[0]
                         net (fo=12, routed)          0.590    28.206    pulse_generator/i__carry__2_i_12_0[11]
    SLICE_X58Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    29.035 r  pulse_generator/i__carry__0_i_60/CO[3]
                         net (fo=1, routed)           0.000    29.035    pulse_generator/i__carry__0_i_60_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.149 r  pulse_generator/i__carry__0_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.149    pulse_generator/i__carry__0_i_40_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.420 r  pulse_generator/i__carry__0_i_23/CO[0]
                         net (fo=13, routed)          0.705    30.125    pulse_generator/i__carry__2_i_12_0[10]
    SLICE_X59Y20         LUT5 (Prop_lut5_I4_O)        0.373    30.498 r  pulse_generator/i__carry__0_i_96/O
                         net (fo=1, routed)           0.000    30.498    pulse_generator/i__carry__0_i_96_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.048 r  pulse_generator/i__carry__0_i_65/CO[3]
                         net (fo=1, routed)           0.000    31.048    pulse_generator/i__carry__0_i_65_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.162 r  pulse_generator/i__carry__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.162    pulse_generator/i__carry__0_i_42_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.433 r  pulse_generator/i__carry__0_i_24/CO[0]
                         net (fo=13, routed)          0.762    32.195    pulse_generator/i__carry__2_i_12_0[9]
    SLICE_X60Y20         LUT5 (Prop_lut5_I4_O)        0.373    32.568 r  pulse_generator/i__carry__0_i_100/O
                         net (fo=1, routed)           0.000    32.568    pulse_generator/i__carry__0_i_100_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.101 r  pulse_generator/i__carry__0_i_70/CO[3]
                         net (fo=1, routed)           0.000    33.101    pulse_generator/i__carry__0_i_70_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.218 r  pulse_generator/i__carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    33.218    pulse_generator/i__carry__0_i_44_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.472 r  pulse_generator/i__carry__0_i_29/CO[0]
                         net (fo=13, routed)          0.829    34.301    pulse_generator/i__carry__2_i_12_0[8]
    SLICE_X57Y21         LUT5 (Prop_lut5_I4_O)        0.367    34.668 r  pulse_generator/i__carry__0_i_104/O
                         net (fo=1, routed)           0.000    34.668    pulse_generator/i__carry__0_i_104_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.218 r  pulse_generator/i__carry__0_i_75/CO[3]
                         net (fo=1, routed)           0.000    35.218    pulse_generator/i__carry__0_i_75_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.332 r  pulse_generator/i__carry__0_i_46/CO[3]
                         net (fo=1, routed)           0.000    35.332    pulse_generator/i__carry__0_i_46_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.603 r  pulse_generator/i__carry__0_i_30/CO[0]
                         net (fo=13, routed)          0.576    36.179    pulse_generator/i__carry__2_i_12_0[7]
    SLICE_X57Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    37.008 r  pulse_generator/i__carry_i_65/CO[3]
                         net (fo=1, routed)           0.009    37.017    pulse_generator/i__carry_i_65_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.131 r  pulse_generator/i__carry__0_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.131    pulse_generator/i__carry__0_i_48_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.402 r  pulse_generator/i__carry__0_i_31/CO[0]
                         net (fo=12, routed)          0.802    38.204    pulse_generator/i__carry__2_i_12_0[6]
    SLICE_X57Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    39.033 r  pulse_generator/i__carry_i_46/CO[3]
                         net (fo=1, routed)           0.000    39.033    pulse_generator/i__carry_i_46_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.147 r  pulse_generator/i__carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.147    pulse_generator/i__carry_i_45_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.418 r  pulse_generator/i__carry_i_36/CO[0]
                         net (fo=13, routed)          0.851    40.268    pulse_generator/i__carry__2_i_12_0[5]
    SLICE_X58Y31         LUT5 (Prop_lut5_I4_O)        0.373    40.641 r  pulse_generator/i__carry_i_64/O
                         net (fo=1, routed)           0.000    40.641    pulse_generator/i__carry_i_64_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.191 r  pulse_generator/i__carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    41.191    pulse_generator/i__carry_i_44_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.305 r  pulse_generator/i__carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.305    pulse_generator/i__carry_i_35_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.576 r  pulse_generator/i__carry_i_21/CO[0]
                         net (fo=13, routed)          0.676    42.253    pulse_generator/i__carry__2_i_12_0[4]
    SLICE_X58Y34         LUT5 (Prop_lut5_I4_O)        0.373    42.626 r  pulse_generator/i__carry_i_76/O
                         net (fo=1, routed)           0.000    42.626    pulse_generator/i__carry_i_76_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.176 r  pulse_generator/i__carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    43.176    pulse_generator/i__carry_i_52_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.290 r  pulse_generator/i__carry_i_38/CO[3]
                         net (fo=1, routed)           0.000    43.290    pulse_generator/i__carry_i_38_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.561 r  pulse_generator/i__carry_i_22/CO[0]
                         net (fo=13, routed)          0.536    44.096    pulse_generator/i__carry__2_i_12_0[3]
    SLICE_X58Y37         LUT5 (Prop_lut5_I4_O)        0.373    44.469 r  pulse_generator/threshold1__731_carry_i_36/O
                         net (fo=1, routed)           0.000    44.469    pulse_generator/threshold1__731_carry_i_36_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.019 r  pulse_generator/threshold1__731_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.019    pulse_generator/threshold1__731_carry_i_28_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.133 r  pulse_generator/i__carry_i_40/CO[3]
                         net (fo=1, routed)           0.000    45.133    pulse_generator/i__carry_i_40_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.404 r  pulse_generator/i__carry_i_23/CO[0]
                         net (fo=13, routed)          0.520    45.924    pulse_generator/i__carry__2_i_12_0[2]
    SLICE_X58Y40         LUT5 (Prop_lut5_I4_O)        0.373    46.297 r  pulse_generator/threshold1__731_carry_i_32/O
                         net (fo=1, routed)           0.000    46.297    pulse_generator/threshold1__731_carry_i_32_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.847 r  pulse_generator/threshold1__731_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.847    pulse_generator/threshold1__731_carry_i_23_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.961 r  pulse_generator/threshold1__731_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.961    pulse_generator/threshold1__731_carry__0_i_16_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.232 r  pulse_generator/i__carry_i_24/CO[0]
                         net (fo=13, routed)          0.504    47.736    pulse_generator/i__carry__2_i_12_0[1]
    SLICE_X58Y43         LUT5 (Prop_lut5_I4_O)        0.373    48.109 r  pulse_generator/threshold1__731_carry_i_27/O
                         net (fo=1, routed)           0.000    48.109    pulse_generator/threshold1__731_carry_i_27_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.659 r  pulse_generator/threshold1__731_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.659    pulse_generator/threshold1__731_carry_i_17_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.773 r  pulse_generator/threshold1__731_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    48.773    pulse_generator/threshold1__731_carry__0_i_11_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.044 r  pulse_generator/threshold1__731_carry_i_15/CO[0]
                         net (fo=13, routed)          0.538    49.582    pulse_generator/i__carry__2_i_12_0[0]
    SLICE_X58Y46         LUT5 (Prop_lut5_I4_O)        0.373    49.955 r  pulse_generator/threshold1__731_carry_i_21/O
                         net (fo=1, routed)           0.000    49.955    pulse_generator/threshold1__731_carry_i_21_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.505 r  pulse_generator/threshold1__731_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.505    pulse_generator/threshold1__731_carry_i_10_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.619 r  pulse_generator/threshold1__731_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    50.619    pulse_generator/threshold1__731_carry__0_i_6_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    50.890 r  pulse_generator/threshold1__731_carry_i_8/CO[0]
                         net (fo=13, routed)          0.692    51.582    pulse_generator/threshold1[2]
    SLICE_X58Y49         LUT5 (Prop_lut5_I4_O)        0.373    51.955 r  pulse_generator/threshold1__731_carry_i_14/O
                         net (fo=1, routed)           0.000    51.955    pulse_generator/threshold1__731_carry_i_14_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.505 r  pulse_generator/threshold1__731_carry_i_2/CO[3]
                         net (fo=1, routed)           0.001    52.506    pulse_generator/threshold1__731_carry_i_2_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.620 r  pulse_generator/threshold1__731_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.620    pulse_generator/threshold1__731_carry__0_i_1_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    52.891 r  pulse_generator/threshold1__731_carry_i_1/CO[0]
                         net (fo=13, routed)          0.681    53.572    pulse_generator/threshold1[1]
    SLICE_X58Y52         LUT5 (Prop_lut5_I4_O)        0.373    53.945 r  pulse_generator/threshold1__731_carry_i_7/O
                         net (fo=1, routed)           0.000    53.945    pulse_generator/threshold1__731_carry_i_7_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.477 r  pulse_generator/threshold1__731_carry/CO[3]
                         net (fo=1, routed)           0.000    54.477    pulse_generator/threshold1__731_carry_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.591 r  pulse_generator/threshold1__731_carry__0/CO[3]
                         net (fo=2, routed)           0.945    55.536    pulse_generator/threshold1[0]
    SLICE_X59Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    56.116 r  pulse_generator/i__carry_i_20/CO[3]
                         net (fo=1, routed)           0.000    56.116    pulse_generator/i__carry_i_20_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.230 r  pulse_generator/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.230    pulse_generator/i__carry_i_12_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.344 r  pulse_generator/i__carry__0_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.344    pulse_generator/i__carry__0_i_19_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.458 r  pulse_generator/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    56.458    pulse_generator/i__carry__0_i_17_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    56.792 f  pulse_generator/i__carry__1_i_14/O[1]
                         net (fo=1, routed)           0.351    57.143    pulse_generator/i__carry__1_i_14_n_6
    SLICE_X58Y54         LUT6 (Prop_lut6_I1_O)        0.303    57.446 r  pulse_generator/i__carry__1_i_17/O
                         net (fo=2, routed)           0.797    58.243    pulse_generator/i__carry__1_i_17_n_0
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.124    58.367 r  pulse_generator/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000    58.367    pulse_generator/i__carry__1_i_8_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    58.899 r  pulse_generator/clk_counter1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    58.899    pulse_generator/clk_counter1_inferred__1/i__carry__1_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.056 r  pulse_generator/clk_counter1_inferred__1/i__carry__2/CO[1]
                         net (fo=2, routed)           0.297    59.353    pulse_generator/p_1_in
    SLICE_X61Y49         LUT5 (Prop_lut5_I0_O)        0.329    59.682 r  pulse_generator/clk_counter[27]_i_1/O
                         net (fo=28, routed)          0.520    60.202    pulse_generator/clk_counter[27]_i_1_n_0
    SLICE_X59Y51         FDRE                                         r  pulse_generator/clk_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.509    14.850    pulse_generator/clk_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  pulse_generator/clk_counter_reg[3]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X59Y51         FDRE (Setup_fdre_C_R)       -0.429    14.565    pulse_generator/clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -60.202    
  -------------------------------------------------------------------
                         slack                                -45.637    

Slack (VIOLATED) :        -45.637ns  (required time - arrival time)
  Source:                 pulse_generator/sec_elapsed_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/clk_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        55.042ns  (logic 34.840ns (63.297%)  route 20.202ns (36.703%))
  Logic Levels:           104  (CARRY4=82 LUT4=1 LUT5=16 LUT6=5)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.639     5.160    pulse_generator/clk_IBUF_BUFG
    SLICE_X65Y0          FDRE                                         r  pulse_generator/sec_elapsed_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y0          FDRE (Prop_fdre_C_Q)         0.456     5.616 r  pulse_generator/sec_elapsed_reg[0]_replica/Q
                         net (fo=36, routed)          1.033     6.649    pulse_generator/sec_elapsed_reg[0]_repN
    SLICE_X62Y1          LUT4 (Prop_lut4_I0_O)        0.124     6.773 r  pulse_generator/threshold1__6_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.773    pulse_generator/threshold1__6_carry__0_i_7_n_0
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.323 r  pulse_generator/threshold1__6_carry__0/CO[3]
                         net (fo=12, routed)          0.844     8.167    pulse_generator/threshold1[25]
    SLICE_X61Y0          LUT5 (Prop_lut5_I0_O)        0.124     8.291 r  pulse_generator/i__carry__1_i_96/O
                         net (fo=1, routed)           0.000     8.291    pulse_generator/i__carry__1_i_96_n_0
    SLICE_X61Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.841 r  pulse_generator/i__carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.841    pulse_generator/i__carry__1_i_51_n_0
    SLICE_X61Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.955 r  pulse_generator/i__carry__2_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.955    pulse_generator/i__carry__2_i_11_n_0
    SLICE_X61Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.226 r  pulse_generator/i__carry__2_i_7/CO[0]
                         net (fo=12, routed)          0.688     9.914    pulse_generator/i__carry__2_i_12_0[21]
    SLICE_X59Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    10.743 r  pulse_generator/i__carry__1_i_50/CO[3]
                         net (fo=1, routed)           0.000    10.743    pulse_generator/i__carry__1_i_50_n_0
    SLICE_X59Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.857 r  pulse_generator/i__carry__1_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.857    pulse_generator/i__carry__1_i_34_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.128 r  pulse_generator/i__carry__1_i_18/CO[0]
                         net (fo=12, routed)          0.628    11.756    pulse_generator/i__carry__2_i_12_0[20]
    SLICE_X58Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    12.585 r  pulse_generator/i__carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    12.585    pulse_generator/i__carry__1_i_56_n_0
    SLICE_X58Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.699 r  pulse_generator/i__carry__1_i_36/CO[3]
                         net (fo=1, routed)           0.000    12.699    pulse_generator/i__carry__1_i_36_n_0
    SLICE_X58Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.970 r  pulse_generator/i__carry__1_i_19/CO[0]
                         net (fo=12, routed)          0.628    13.598    pulse_generator/i__carry__2_i_12_0[19]
    SLICE_X58Y3          LUT6 (Prop_lut6_I4_O)        0.373    13.971 r  pulse_generator/i__carry__1_i_100/O
                         net (fo=1, routed)           0.000    13.971    pulse_generator/i__carry__1_i_100_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.372 r  pulse_generator/i__carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    14.372    pulse_generator/i__carry__1_i_61_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.486 r  pulse_generator/i__carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000    14.486    pulse_generator/i__carry__1_i_38_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.757 r  pulse_generator/i__carry__1_i_20/CO[0]
                         net (fo=12, routed)          0.632    15.389    pulse_generator/i__carry__2_i_12_0[18]
    SLICE_X58Y6          LUT6 (Prop_lut6_I4_O)        0.373    15.762 r  pulse_generator/i__carry__1_i_104/O
                         net (fo=1, routed)           0.000    15.762    pulse_generator/i__carry__1_i_104_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.160 r  pulse_generator/i__carry__1_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.160    pulse_generator/i__carry__1_i_66_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.274 r  pulse_generator/i__carry__1_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.274    pulse_generator/i__carry__1_i_40_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.545 r  pulse_generator/i__carry__1_i_21/CO[0]
                         net (fo=13, routed)          0.504    17.049    pulse_generator/i__carry__2_i_12_0[17]
    SLICE_X58Y9          LUT5 (Prop_lut5_I4_O)        0.373    17.422 r  pulse_generator/i__carry__1_i_109/O
                         net (fo=1, routed)           0.000    17.422    pulse_generator/i__carry__1_i_109_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.972 r  pulse_generator/i__carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000    17.972    pulse_generator/i__carry__1_i_71_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.086 r  pulse_generator/i__carry__1_i_42/CO[3]
                         net (fo=1, routed)           0.000    18.086    pulse_generator/i__carry__1_i_42_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.357 r  pulse_generator/i__carry__1_i_26/CO[0]
                         net (fo=12, routed)          0.633    18.990    pulse_generator/i__carry__2_i_12_0[16]
    SLICE_X58Y12         LUT6 (Prop_lut6_I4_O)        0.373    19.363 r  pulse_generator/i__carry__1_i_111/O
                         net (fo=1, routed)           0.000    19.363    pulse_generator/i__carry__1_i_111_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.761 r  pulse_generator/i__carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000    19.761    pulse_generator/i__carry__1_i_76_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.875 r  pulse_generator/i__carry__1_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.875    pulse_generator/i__carry__1_i_44_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.146 r  pulse_generator/i__carry__1_i_27/CO[0]
                         net (fo=13, routed)          0.554    20.700    pulse_generator/i__carry__2_i_12_0[15]
    SLICE_X58Y15         LUT5 (Prop_lut5_I4_O)        0.373    21.073 r  pulse_generator/i__carry__1_i_116/O
                         net (fo=1, routed)           0.000    21.073    pulse_generator/i__carry__1_i_116_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.623 r  pulse_generator/i__carry__1_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.623    pulse_generator/i__carry__1_i_81_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.737 r  pulse_generator/i__carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.737    pulse_generator/i__carry__1_i_46_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.008 r  pulse_generator/i__carry__1_i_28/CO[0]
                         net (fo=12, routed)          0.550    22.558    pulse_generator/i__carry__2_i_12_0[14]
    SLICE_X59Y17         LUT5 (Prop_lut5_I0_O)        0.373    22.931 r  pulse_generator/i__carry__1_i_119/O
                         net (fo=1, routed)           0.000    22.931    pulse_generator/i__carry__1_i_119_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.481 r  pulse_generator/i__carry__1_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.481    pulse_generator/i__carry__1_i_86_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.595 r  pulse_generator/i__carry__1_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.595    pulse_generator/i__carry__1_i_48_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.866 r  pulse_generator/i__carry__1_i_29/CO[0]
                         net (fo=12, routed)          0.640    24.506    pulse_generator/i__carry__2_i_12_0[13]
    SLICE_X60Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    25.350 r  pulse_generator/i__carry__0_i_50/CO[3]
                         net (fo=1, routed)           0.000    25.350    pulse_generator/i__carry__0_i_50_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.467 r  pulse_generator/i__carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.467    pulse_generator/i__carry__0_i_36_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.721 r  pulse_generator/i__carry__0_i_21/CO[0]
                         net (fo=12, routed)          0.686    26.408    pulse_generator/i__carry__2_i_12_0[12]
    SLICE_X61Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    27.231 r  pulse_generator/i__carry__0_i_55/CO[3]
                         net (fo=1, routed)           0.000    27.231    pulse_generator/i__carry__0_i_55_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.345 r  pulse_generator/i__carry__0_i_38/CO[3]
                         net (fo=1, routed)           0.000    27.345    pulse_generator/i__carry__0_i_38_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.616 r  pulse_generator/i__carry__0_i_22/CO[0]
                         net (fo=12, routed)          0.590    28.206    pulse_generator/i__carry__2_i_12_0[11]
    SLICE_X58Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    29.035 r  pulse_generator/i__carry__0_i_60/CO[3]
                         net (fo=1, routed)           0.000    29.035    pulse_generator/i__carry__0_i_60_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.149 r  pulse_generator/i__carry__0_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.149    pulse_generator/i__carry__0_i_40_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.420 r  pulse_generator/i__carry__0_i_23/CO[0]
                         net (fo=13, routed)          0.705    30.125    pulse_generator/i__carry__2_i_12_0[10]
    SLICE_X59Y20         LUT5 (Prop_lut5_I4_O)        0.373    30.498 r  pulse_generator/i__carry__0_i_96/O
                         net (fo=1, routed)           0.000    30.498    pulse_generator/i__carry__0_i_96_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.048 r  pulse_generator/i__carry__0_i_65/CO[3]
                         net (fo=1, routed)           0.000    31.048    pulse_generator/i__carry__0_i_65_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.162 r  pulse_generator/i__carry__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.162    pulse_generator/i__carry__0_i_42_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.433 r  pulse_generator/i__carry__0_i_24/CO[0]
                         net (fo=13, routed)          0.762    32.195    pulse_generator/i__carry__2_i_12_0[9]
    SLICE_X60Y20         LUT5 (Prop_lut5_I4_O)        0.373    32.568 r  pulse_generator/i__carry__0_i_100/O
                         net (fo=1, routed)           0.000    32.568    pulse_generator/i__carry__0_i_100_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.101 r  pulse_generator/i__carry__0_i_70/CO[3]
                         net (fo=1, routed)           0.000    33.101    pulse_generator/i__carry__0_i_70_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.218 r  pulse_generator/i__carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    33.218    pulse_generator/i__carry__0_i_44_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.472 r  pulse_generator/i__carry__0_i_29/CO[0]
                         net (fo=13, routed)          0.829    34.301    pulse_generator/i__carry__2_i_12_0[8]
    SLICE_X57Y21         LUT5 (Prop_lut5_I4_O)        0.367    34.668 r  pulse_generator/i__carry__0_i_104/O
                         net (fo=1, routed)           0.000    34.668    pulse_generator/i__carry__0_i_104_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.218 r  pulse_generator/i__carry__0_i_75/CO[3]
                         net (fo=1, routed)           0.000    35.218    pulse_generator/i__carry__0_i_75_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.332 r  pulse_generator/i__carry__0_i_46/CO[3]
                         net (fo=1, routed)           0.000    35.332    pulse_generator/i__carry__0_i_46_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.603 r  pulse_generator/i__carry__0_i_30/CO[0]
                         net (fo=13, routed)          0.576    36.179    pulse_generator/i__carry__2_i_12_0[7]
    SLICE_X57Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    37.008 r  pulse_generator/i__carry_i_65/CO[3]
                         net (fo=1, routed)           0.009    37.017    pulse_generator/i__carry_i_65_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.131 r  pulse_generator/i__carry__0_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.131    pulse_generator/i__carry__0_i_48_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.402 r  pulse_generator/i__carry__0_i_31/CO[0]
                         net (fo=12, routed)          0.802    38.204    pulse_generator/i__carry__2_i_12_0[6]
    SLICE_X57Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    39.033 r  pulse_generator/i__carry_i_46/CO[3]
                         net (fo=1, routed)           0.000    39.033    pulse_generator/i__carry_i_46_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.147 r  pulse_generator/i__carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.147    pulse_generator/i__carry_i_45_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.418 r  pulse_generator/i__carry_i_36/CO[0]
                         net (fo=13, routed)          0.851    40.268    pulse_generator/i__carry__2_i_12_0[5]
    SLICE_X58Y31         LUT5 (Prop_lut5_I4_O)        0.373    40.641 r  pulse_generator/i__carry_i_64/O
                         net (fo=1, routed)           0.000    40.641    pulse_generator/i__carry_i_64_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.191 r  pulse_generator/i__carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    41.191    pulse_generator/i__carry_i_44_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.305 r  pulse_generator/i__carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.305    pulse_generator/i__carry_i_35_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.576 r  pulse_generator/i__carry_i_21/CO[0]
                         net (fo=13, routed)          0.676    42.253    pulse_generator/i__carry__2_i_12_0[4]
    SLICE_X58Y34         LUT5 (Prop_lut5_I4_O)        0.373    42.626 r  pulse_generator/i__carry_i_76/O
                         net (fo=1, routed)           0.000    42.626    pulse_generator/i__carry_i_76_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.176 r  pulse_generator/i__carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    43.176    pulse_generator/i__carry_i_52_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.290 r  pulse_generator/i__carry_i_38/CO[3]
                         net (fo=1, routed)           0.000    43.290    pulse_generator/i__carry_i_38_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.561 r  pulse_generator/i__carry_i_22/CO[0]
                         net (fo=13, routed)          0.536    44.096    pulse_generator/i__carry__2_i_12_0[3]
    SLICE_X58Y37         LUT5 (Prop_lut5_I4_O)        0.373    44.469 r  pulse_generator/threshold1__731_carry_i_36/O
                         net (fo=1, routed)           0.000    44.469    pulse_generator/threshold1__731_carry_i_36_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.019 r  pulse_generator/threshold1__731_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.019    pulse_generator/threshold1__731_carry_i_28_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.133 r  pulse_generator/i__carry_i_40/CO[3]
                         net (fo=1, routed)           0.000    45.133    pulse_generator/i__carry_i_40_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.404 r  pulse_generator/i__carry_i_23/CO[0]
                         net (fo=13, routed)          0.520    45.924    pulse_generator/i__carry__2_i_12_0[2]
    SLICE_X58Y40         LUT5 (Prop_lut5_I4_O)        0.373    46.297 r  pulse_generator/threshold1__731_carry_i_32/O
                         net (fo=1, routed)           0.000    46.297    pulse_generator/threshold1__731_carry_i_32_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.847 r  pulse_generator/threshold1__731_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.847    pulse_generator/threshold1__731_carry_i_23_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.961 r  pulse_generator/threshold1__731_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.961    pulse_generator/threshold1__731_carry__0_i_16_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.232 r  pulse_generator/i__carry_i_24/CO[0]
                         net (fo=13, routed)          0.504    47.736    pulse_generator/i__carry__2_i_12_0[1]
    SLICE_X58Y43         LUT5 (Prop_lut5_I4_O)        0.373    48.109 r  pulse_generator/threshold1__731_carry_i_27/O
                         net (fo=1, routed)           0.000    48.109    pulse_generator/threshold1__731_carry_i_27_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.659 r  pulse_generator/threshold1__731_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.659    pulse_generator/threshold1__731_carry_i_17_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.773 r  pulse_generator/threshold1__731_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    48.773    pulse_generator/threshold1__731_carry__0_i_11_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.044 r  pulse_generator/threshold1__731_carry_i_15/CO[0]
                         net (fo=13, routed)          0.538    49.582    pulse_generator/i__carry__2_i_12_0[0]
    SLICE_X58Y46         LUT5 (Prop_lut5_I4_O)        0.373    49.955 r  pulse_generator/threshold1__731_carry_i_21/O
                         net (fo=1, routed)           0.000    49.955    pulse_generator/threshold1__731_carry_i_21_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.505 r  pulse_generator/threshold1__731_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.505    pulse_generator/threshold1__731_carry_i_10_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.619 r  pulse_generator/threshold1__731_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    50.619    pulse_generator/threshold1__731_carry__0_i_6_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    50.890 r  pulse_generator/threshold1__731_carry_i_8/CO[0]
                         net (fo=13, routed)          0.692    51.582    pulse_generator/threshold1[2]
    SLICE_X58Y49         LUT5 (Prop_lut5_I4_O)        0.373    51.955 r  pulse_generator/threshold1__731_carry_i_14/O
                         net (fo=1, routed)           0.000    51.955    pulse_generator/threshold1__731_carry_i_14_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.505 r  pulse_generator/threshold1__731_carry_i_2/CO[3]
                         net (fo=1, routed)           0.001    52.506    pulse_generator/threshold1__731_carry_i_2_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.620 r  pulse_generator/threshold1__731_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.620    pulse_generator/threshold1__731_carry__0_i_1_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    52.891 r  pulse_generator/threshold1__731_carry_i_1/CO[0]
                         net (fo=13, routed)          0.681    53.572    pulse_generator/threshold1[1]
    SLICE_X58Y52         LUT5 (Prop_lut5_I4_O)        0.373    53.945 r  pulse_generator/threshold1__731_carry_i_7/O
                         net (fo=1, routed)           0.000    53.945    pulse_generator/threshold1__731_carry_i_7_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.477 r  pulse_generator/threshold1__731_carry/CO[3]
                         net (fo=1, routed)           0.000    54.477    pulse_generator/threshold1__731_carry_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.591 r  pulse_generator/threshold1__731_carry__0/CO[3]
                         net (fo=2, routed)           0.945    55.536    pulse_generator/threshold1[0]
    SLICE_X59Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    56.116 r  pulse_generator/i__carry_i_20/CO[3]
                         net (fo=1, routed)           0.000    56.116    pulse_generator/i__carry_i_20_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.230 r  pulse_generator/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.230    pulse_generator/i__carry_i_12_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.344 r  pulse_generator/i__carry__0_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.344    pulse_generator/i__carry__0_i_19_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.458 r  pulse_generator/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    56.458    pulse_generator/i__carry__0_i_17_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    56.792 f  pulse_generator/i__carry__1_i_14/O[1]
                         net (fo=1, routed)           0.351    57.143    pulse_generator/i__carry__1_i_14_n_6
    SLICE_X58Y54         LUT6 (Prop_lut6_I1_O)        0.303    57.446 r  pulse_generator/i__carry__1_i_17/O
                         net (fo=2, routed)           0.797    58.243    pulse_generator/i__carry__1_i_17_n_0
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.124    58.367 r  pulse_generator/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000    58.367    pulse_generator/i__carry__1_i_8_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    58.899 r  pulse_generator/clk_counter1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    58.899    pulse_generator/clk_counter1_inferred__1/i__carry__1_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.056 r  pulse_generator/clk_counter1_inferred__1/i__carry__2/CO[1]
                         net (fo=2, routed)           0.297    59.353    pulse_generator/p_1_in
    SLICE_X61Y49         LUT5 (Prop_lut5_I0_O)        0.329    59.682 r  pulse_generator/clk_counter[27]_i_1/O
                         net (fo=28, routed)          0.520    60.202    pulse_generator/clk_counter[27]_i_1_n_0
    SLICE_X59Y51         FDRE                                         r  pulse_generator/clk_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.509    14.850    pulse_generator/clk_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  pulse_generator/clk_counter_reg[4]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X59Y51         FDRE (Setup_fdre_C_R)       -0.429    14.565    pulse_generator/clk_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -60.202    
  -------------------------------------------------------------------
                         slack                                -45.637    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 fitbit_tracker/highAct_sec_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fitbit_tracker/value_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.562%)  route 0.116ns (38.438%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.585     1.468    fitbit_tracker/clk_IBUF_BUFG
    SLICE_X58Y29         FDCE                                         r  fitbit_tracker/highAct_sec_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  fitbit_tracker/highAct_sec_reg[11]/Q
                         net (fo=2, routed)           0.116     1.725    fitbit_tracker/highAct_sec_reg[11]
    SLICE_X60Y29         LUT5 (Prop_lut5_I0_O)        0.045     1.770 r  fitbit_tracker/value[11]_i_1/O
                         net (fo=1, routed)           0.000     1.770    fitbit_tracker/value[11]_i_1_n_0
    SLICE_X60Y29         FDCE                                         r  fitbit_tracker/value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.853     1.980    fitbit_tracker/clk_IBUF_BUFG
    SLICE_X60Y29         FDCE                                         r  fitbit_tracker/value_reg[11]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X60Y29         FDCE (Hold_fdce_C_D)         0.120     1.602    fitbit_tracker/value_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 pulse_generator/clk_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/clk_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.350ns (60.425%)  route 0.229ns (39.575%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.593     1.476    pulse_generator/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  pulse_generator/clk_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  pulse_generator/clk_counter_reg[7]/Q
                         net (fo=3, routed)           0.229     1.846    pulse_generator/clk_counter[7]
    SLICE_X60Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.002 r  pulse_generator/clk_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.002    pulse_generator/clk_counter0_carry__0_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.055 r  pulse_generator/clk_counter0_carry__1/O[0]
                         net (fo=1, routed)           0.000     2.055    pulse_generator/clk_counter0[9]
    SLICE_X60Y48         FDRE                                         r  pulse_generator/clk_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.865     1.992    pulse_generator/clk_IBUF_BUFG
    SLICE_X60Y48         FDRE                                         r  pulse_generator/clk_counter_reg[9]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X60Y48         FDRE (Hold_fdre_C_D)         0.134     1.882    pulse_generator/clk_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 pulse_generator/clk_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/clk_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.363ns (61.294%)  route 0.229ns (38.706%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.593     1.476    pulse_generator/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  pulse_generator/clk_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  pulse_generator/clk_counter_reg[7]/Q
                         net (fo=3, routed)           0.229     1.846    pulse_generator/clk_counter[7]
    SLICE_X60Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.002 r  pulse_generator/clk_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.002    pulse_generator/clk_counter0_carry__0_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.068 r  pulse_generator/clk_counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     2.068    pulse_generator/clk_counter0[11]
    SLICE_X60Y48         FDRE                                         r  pulse_generator/clk_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.865     1.992    pulse_generator/clk_IBUF_BUFG
    SLICE_X60Y48         FDRE                                         r  pulse_generator/clk_counter_reg[11]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X60Y48         FDRE (Hold_fdre_C_D)         0.134     1.882    pulse_generator/clk_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 fitbit_tracker/highAct_sec_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fitbit_tracker/value_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.873%)  route 0.147ns (44.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.586     1.469    fitbit_tracker/clk_IBUF_BUFG
    SLICE_X58Y30         FDCE                                         r  fitbit_tracker/highAct_sec_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  fitbit_tracker/highAct_sec_reg[13]/Q
                         net (fo=2, routed)           0.147     1.757    fitbit_tracker/highAct_sec_reg[13]
    SLICE_X60Y29         LUT5 (Prop_lut5_I4_O)        0.045     1.802 r  fitbit_tracker/value[13]_i_1/O
                         net (fo=1, routed)           0.000     1.802    fitbit_tracker/value[13]_i_1_n_0
    SLICE_X60Y29         FDCE                                         r  fitbit_tracker/value_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.853     1.980    fitbit_tracker/clk_IBUF_BUFG
    SLICE_X60Y29         FDCE                                         r  fitbit_tracker/value_reg[13]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X60Y29         FDCE (Hold_fdce_C_D)         0.121     1.603    fitbit_tracker/value_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 fitbit_tracker/highAct_sec_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fitbit_tracker/value_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.337%)  route 0.150ns (44.663%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.586     1.469    fitbit_tracker/clk_IBUF_BUFG
    SLICE_X58Y30         FDCE                                         r  fitbit_tracker/highAct_sec_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  fitbit_tracker/highAct_sec_reg[12]/Q
                         net (fo=2, routed)           0.150     1.760    fitbit_tracker/highAct_sec_reg[12]
    SLICE_X60Y29         LUT5 (Prop_lut5_I1_O)        0.045     1.805 r  fitbit_tracker/value[12]_i_1/O
                         net (fo=1, routed)           0.000     1.805    fitbit_tracker/value[12]_i_1_n_0
    SLICE_X60Y29         FDCE                                         r  fitbit_tracker/value_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.853     1.980    fitbit_tracker/clk_IBUF_BUFG
    SLICE_X60Y29         FDCE                                         r  fitbit_tracker/value_reg[12]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X60Y29         FDCE (Hold_fdce_C_D)         0.121     1.603    fitbit_tracker/value_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 fitbit_tracker/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fitbit_tracker/value_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.649%)  route 0.069ns (23.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.553     1.436    fitbit_tracker/clk_IBUF_BUFG
    SLICE_X55Y25         FDCE                                         r  fitbit_tracker/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDCE (Prop_fdce_C_Q)         0.128     1.564 r  fitbit_tracker/state_reg[1]/Q
                         net (fo=16, routed)          0.069     1.633    fitbit_tracker/state_reg_n_0_[1]
    SLICE_X55Y25         LUT6 (Prop_lut6_I4_O)        0.099     1.732 r  fitbit_tracker/value[6]_i_1/O
                         net (fo=1, routed)           0.000     1.732    fitbit_tracker/value[6]_i_1_n_0
    SLICE_X55Y25         FDCE                                         r  fitbit_tracker/value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.821     1.948    fitbit_tracker/clk_IBUF_BUFG
    SLICE_X55Y25         FDCE                                         r  fitbit_tracker/value_reg[6]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X55Y25         FDCE (Hold_fdce_C_D)         0.092     1.528    fitbit_tracker/value_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 pulse_generator/clk_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/clk_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.386ns (62.741%)  route 0.229ns (37.259%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.593     1.476    pulse_generator/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  pulse_generator/clk_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  pulse_generator/clk_counter_reg[7]/Q
                         net (fo=3, routed)           0.229     1.846    pulse_generator/clk_counter[7]
    SLICE_X60Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.002 r  pulse_generator/clk_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.002    pulse_generator/clk_counter0_carry__0_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.091 r  pulse_generator/clk_counter0_carry__1/O[1]
                         net (fo=1, routed)           0.000     2.091    pulse_generator/clk_counter0[10]
    SLICE_X60Y48         FDRE                                         r  pulse_generator/clk_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.865     1.992    pulse_generator/clk_IBUF_BUFG
    SLICE_X60Y48         FDRE                                         r  pulse_generator/clk_counter_reg[10]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X60Y48         FDRE (Hold_fdre_C_D)         0.134     1.882    pulse_generator/clk_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 pulse_generator/clk_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/clk_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.388ns (62.861%)  route 0.229ns (37.139%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.593     1.476    pulse_generator/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  pulse_generator/clk_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  pulse_generator/clk_counter_reg[7]/Q
                         net (fo=3, routed)           0.229     1.846    pulse_generator/clk_counter[7]
    SLICE_X60Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.002 r  pulse_generator/clk_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.002    pulse_generator/clk_counter0_carry__0_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.093 r  pulse_generator/clk_counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     2.093    pulse_generator/clk_counter0[12]
    SLICE_X60Y48         FDRE                                         r  pulse_generator/clk_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.865     1.992    pulse_generator/clk_IBUF_BUFG
    SLICE_X60Y48         FDRE                                         r  pulse_generator/clk_counter_reg[12]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X60Y48         FDRE (Hold_fdre_C_D)         0.134     1.882    pulse_generator/clk_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 pulse_generator/clk_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/clk_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.390ns (62.981%)  route 0.229ns (37.019%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.593     1.476    pulse_generator/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  pulse_generator/clk_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  pulse_generator/clk_counter_reg[7]/Q
                         net (fo=3, routed)           0.229     1.846    pulse_generator/clk_counter[7]
    SLICE_X60Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.002 r  pulse_generator/clk_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.002    pulse_generator/clk_counter0_carry__0_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.042 r  pulse_generator/clk_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.042    pulse_generator/clk_counter0_carry__1_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.095 r  pulse_generator/clk_counter0_carry__2/O[0]
                         net (fo=1, routed)           0.000     2.095    pulse_generator/clk_counter0[13]
    SLICE_X60Y49         FDRE                                         r  pulse_generator/clk_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.865     1.992    pulse_generator/clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  pulse_generator/clk_counter_reg[13]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X60Y49         FDRE (Hold_fdre_C_D)         0.134     1.882    pulse_generator/clk_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 pulse_generator/clk_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/clk_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.403ns (63.743%)  route 0.229ns (36.257%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.593     1.476    pulse_generator/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  pulse_generator/clk_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  pulse_generator/clk_counter_reg[7]/Q
                         net (fo=3, routed)           0.229     1.846    pulse_generator/clk_counter[7]
    SLICE_X60Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.002 r  pulse_generator/clk_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.002    pulse_generator/clk_counter0_carry__0_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.042 r  pulse_generator/clk_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.042    pulse_generator/clk_counter0_carry__1_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.108 r  pulse_generator/clk_counter0_carry__2/O[2]
                         net (fo=1, routed)           0.000     2.108    pulse_generator/clk_counter0[15]
    SLICE_X60Y49         FDRE                                         r  pulse_generator/clk_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.865     1.992    pulse_generator/clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  pulse_generator/clk_counter_reg[15]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X60Y49         FDRE (Hold_fdre_C_D)         0.134     1.882    pulse_generator/clk_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y25   display_ctrl/digit_select_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y25   display_ctrl/digit_select_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22   display_ctrl/refresh_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   display_ctrl/refresh_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   display_ctrl/refresh_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   display_ctrl/refresh_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   display_ctrl/refresh_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   display_ctrl/refresh_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   display_ctrl/refresh_counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   display_ctrl/digit_select_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   display_ctrl/digit_select_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   display_ctrl/digit_select_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   display_ctrl/digit_select_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   display_ctrl/refresh_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   display_ctrl/refresh_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   display_ctrl/refresh_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   display_ctrl/refresh_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   display_ctrl/refresh_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   display_ctrl/refresh_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   display_ctrl/digit_select_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   display_ctrl/digit_select_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   display_ctrl/digit_select_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   display_ctrl/digit_select_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   display_ctrl/refresh_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   display_ctrl/refresh_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   display_ctrl/refresh_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   display_ctrl/refresh_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   display_ctrl/refresh_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   display_ctrl/refresh_counter_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fitbit_tracker/value_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.219ns  (logic 8.620ns (38.794%)  route 13.599ns (61.206%))
  Logic Levels:           20  (CARRY4=6 LUT2=3 LUT3=2 LUT4=3 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.624     5.145    fitbit_tracker/clk_IBUF_BUFG
    SLICE_X60Y29         FDCE                                         r  fitbit_tracker/value_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDCE (Prop_fdce_C_Q)         0.518     5.663 r  fitbit_tracker/value_reg[11]/Q
                         net (fo=46, routed)          1.972     7.635    fitbit_tracker/Q[11]
    SLICE_X60Y34         LUT3 (Prop_lut3_I0_O)        0.153     7.788 r  fitbit_tracker/thousands0_carry_i_1/O
                         net (fo=11, routed)          0.843     8.631    fitbit_tracker/value_reg[11]_3
    SLICE_X60Y34         LUT4 (Prop_lut4_I3_O)        0.331     8.962 r  fitbit_tracker/hundreds1_carry_i_3/O
                         net (fo=1, routed)           0.000     8.962    converter/hundreds1__10_carry__0_1[2]
    SLICE_X60Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     9.212 r  converter/hundreds1_carry/O[2]
                         net (fo=3, routed)           0.968    10.180    fitbit_tracker/hundreds1__10_carry__0[0]
    SLICE_X63Y32         LUT2 (Prop_lut2_I1_O)        0.301    10.481 r  fitbit_tracker/hundreds1__10_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.481    converter/hundreds1__28_carry__0_i_2_0[1]
    SLICE_X63Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.729 r  converter/hundreds1__10_carry__0/O[2]
                         net (fo=1, routed)           0.650    11.380    fitbit_tracker/hundreds1__28_carry__1_0[2]
    SLICE_X62Y31         LUT2 (Prop_lut2_I1_O)        0.302    11.682 r  fitbit_tracker/hundreds1__28_carry__1_i_3/O
                         net (fo=1, routed)           0.000    11.682    converter/hundreds0_carry__1_i_3[0]
    SLICE_X62Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.929 f  converter/hundreds1__28_carry__1/O[0]
                         net (fo=3, routed)           0.966    12.895    converter/value_reg[9][0]
    SLICE_X64Y33         LUT6 (Prop_lut6_I0_O)        0.299    13.194 f  converter/hundreds0_carry__1_i_5/O
                         net (fo=4, routed)           0.668    13.862    fitbit_tracker/hundreds0_carry__1_2
    SLICE_X65Y33         LUT3 (Prop_lut3_I1_O)        0.124    13.986 r  fitbit_tracker/hundreds0_carry_i_5/O
                         net (fo=15, routed)          0.532    14.517    converter/hundreds0__22_carry_0
    SLICE_X64Y33         LUT6 (Prop_lut6_I3_O)        0.124    14.641 r  converter/hundreds0_carry__0_i_2/O
                         net (fo=4, routed)           0.972    15.614    fitbit_tracker/hundreds0__22_carry__0_1[2]
    SLICE_X64Y31         LUT2 (Prop_lut2_I1_O)        0.124    15.738 r  fitbit_tracker/hundreds0_carry__1_i_4/O
                         net (fo=1, routed)           0.000    15.738    converter/hundreds0__22_carry__0_i_3_0[0]
    SLICE_X64Y31         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    16.282 r  converter/hundreds0_carry__1/O[2]
                         net (fo=16, routed)          0.610    16.892    converter/hundreds0_carry__1_i_4_0[2]
    SLICE_X65Y31         LUT4 (Prop_lut4_I3_O)        0.330    17.222 r  converter/hundreds0__22_carry_i_1/O
                         net (fo=2, routed)           0.692    17.913    converter/hundreds0__22_carry_i_1_n_0
    SLICE_X65Y31         LUT4 (Prop_lut4_I0_O)        0.327    18.240 r  converter/hundreds0__22_carry_i_4/O
                         net (fo=1, routed)           0.000    18.240    converter/hundreds0__22_carry_i_4_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.641 r  converter/hundreds0__22_carry/CO[3]
                         net (fo=1, routed)           0.000    18.641    converter/hundreds0__22_carry_n_0
    SLICE_X65Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.755 f  converter/hundreds0__22_carry__0/CO[3]
                         net (fo=1, routed)           1.106    19.861    fitbit_tracker/seg_OBUF[2]_inst_i_5_0[0]
    SLICE_X65Y33         LUT6 (Prop_lut6_I0_O)        0.124    19.985 r  fitbit_tracker/seg_OBUF[6]_inst_i_9/O
                         net (fo=8, routed)           0.617    20.602    fitbit_tracker/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I2_O)        0.124    20.726 f  fitbit_tracker/seg_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.949    21.675    fitbit_tracker/seg_OBUF[0]_inst_i_4_n_0
    SLICE_X63Y30         LUT6 (Prop_lut6_I2_O)        0.124    21.799 r  fitbit_tracker/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.054    23.854    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    27.364 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    27.364    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fitbit_tracker/value_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.062ns  (logic 8.640ns (39.164%)  route 13.422ns (60.836%))
  Logic Levels:           20  (CARRY4=6 LUT2=3 LUT3=2 LUT4=3 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.624     5.145    fitbit_tracker/clk_IBUF_BUFG
    SLICE_X60Y29         FDCE                                         r  fitbit_tracker/value_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDCE (Prop_fdce_C_Q)         0.518     5.663 r  fitbit_tracker/value_reg[11]/Q
                         net (fo=46, routed)          1.972     7.635    fitbit_tracker/Q[11]
    SLICE_X60Y34         LUT3 (Prop_lut3_I0_O)        0.153     7.788 r  fitbit_tracker/thousands0_carry_i_1/O
                         net (fo=11, routed)          0.843     8.631    fitbit_tracker/value_reg[11]_3
    SLICE_X60Y34         LUT4 (Prop_lut4_I3_O)        0.331     8.962 r  fitbit_tracker/hundreds1_carry_i_3/O
                         net (fo=1, routed)           0.000     8.962    converter/hundreds1__10_carry__0_1[2]
    SLICE_X60Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     9.212 r  converter/hundreds1_carry/O[2]
                         net (fo=3, routed)           0.968    10.180    fitbit_tracker/hundreds1__10_carry__0[0]
    SLICE_X63Y32         LUT2 (Prop_lut2_I1_O)        0.301    10.481 r  fitbit_tracker/hundreds1__10_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.481    converter/hundreds1__28_carry__0_i_2_0[1]
    SLICE_X63Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.729 r  converter/hundreds1__10_carry__0/O[2]
                         net (fo=1, routed)           0.650    11.380    fitbit_tracker/hundreds1__28_carry__1_0[2]
    SLICE_X62Y31         LUT2 (Prop_lut2_I1_O)        0.302    11.682 r  fitbit_tracker/hundreds1__28_carry__1_i_3/O
                         net (fo=1, routed)           0.000    11.682    converter/hundreds0_carry__1_i_3[0]
    SLICE_X62Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.929 f  converter/hundreds1__28_carry__1/O[0]
                         net (fo=3, routed)           0.966    12.895    converter/value_reg[9][0]
    SLICE_X64Y33         LUT6 (Prop_lut6_I0_O)        0.299    13.194 f  converter/hundreds0_carry__1_i_5/O
                         net (fo=4, routed)           0.668    13.862    fitbit_tracker/hundreds0_carry__1_2
    SLICE_X65Y33         LUT3 (Prop_lut3_I1_O)        0.124    13.986 r  fitbit_tracker/hundreds0_carry_i_5/O
                         net (fo=15, routed)          0.532    14.517    converter/hundreds0__22_carry_0
    SLICE_X64Y33         LUT6 (Prop_lut6_I3_O)        0.124    14.641 r  converter/hundreds0_carry__0_i_2/O
                         net (fo=4, routed)           0.972    15.614    fitbit_tracker/hundreds0__22_carry__0_1[2]
    SLICE_X64Y31         LUT2 (Prop_lut2_I1_O)        0.124    15.738 r  fitbit_tracker/hundreds0_carry__1_i_4/O
                         net (fo=1, routed)           0.000    15.738    converter/hundreds0__22_carry__0_i_3_0[0]
    SLICE_X64Y31         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    16.282 r  converter/hundreds0_carry__1/O[2]
                         net (fo=16, routed)          0.610    16.892    converter/hundreds0_carry__1_i_4_0[2]
    SLICE_X65Y31         LUT4 (Prop_lut4_I3_O)        0.330    17.222 r  converter/hundreds0__22_carry_i_1/O
                         net (fo=2, routed)           0.692    17.913    converter/hundreds0__22_carry_i_1_n_0
    SLICE_X65Y31         LUT4 (Prop_lut4_I0_O)        0.327    18.240 r  converter/hundreds0__22_carry_i_4/O
                         net (fo=1, routed)           0.000    18.240    converter/hundreds0__22_carry_i_4_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.641 r  converter/hundreds0__22_carry/CO[3]
                         net (fo=1, routed)           0.000    18.641    converter/hundreds0__22_carry_n_0
    SLICE_X65Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.755 f  converter/hundreds0__22_carry__0/CO[3]
                         net (fo=1, routed)           1.106    19.861    fitbit_tracker/seg_OBUF[2]_inst_i_5_0[0]
    SLICE_X65Y33         LUT6 (Prop_lut6_I0_O)        0.124    19.985 r  fitbit_tracker/seg_OBUF[6]_inst_i_9/O
                         net (fo=8, routed)           0.354    20.339    fitbit_tracker/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X64Y34         LUT6 (Prop_lut6_I2_O)        0.124    20.463 f  fitbit_tracker/seg_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.590    21.053    fitbit_tracker/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X64Y33         LUT6 (Prop_lut6_I1_O)        0.124    21.177 r  fitbit_tracker/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.499    23.676    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    27.207 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    27.207    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fitbit_tracker/value_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.025ns  (logic 8.644ns (39.248%)  route 13.380ns (60.752%))
  Logic Levels:           20  (CARRY4=6 LUT2=3 LUT3=2 LUT4=3 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.624     5.145    fitbit_tracker/clk_IBUF_BUFG
    SLICE_X60Y29         FDCE                                         r  fitbit_tracker/value_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDCE (Prop_fdce_C_Q)         0.518     5.663 r  fitbit_tracker/value_reg[11]/Q
                         net (fo=46, routed)          1.972     7.635    fitbit_tracker/Q[11]
    SLICE_X60Y34         LUT3 (Prop_lut3_I0_O)        0.153     7.788 r  fitbit_tracker/thousands0_carry_i_1/O
                         net (fo=11, routed)          0.843     8.631    fitbit_tracker/value_reg[11]_3
    SLICE_X60Y34         LUT4 (Prop_lut4_I3_O)        0.331     8.962 r  fitbit_tracker/hundreds1_carry_i_3/O
                         net (fo=1, routed)           0.000     8.962    converter/hundreds1__10_carry__0_1[2]
    SLICE_X60Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     9.212 r  converter/hundreds1_carry/O[2]
                         net (fo=3, routed)           0.968    10.180    fitbit_tracker/hundreds1__10_carry__0[0]
    SLICE_X63Y32         LUT2 (Prop_lut2_I1_O)        0.301    10.481 r  fitbit_tracker/hundreds1__10_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.481    converter/hundreds1__28_carry__0_i_2_0[1]
    SLICE_X63Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.729 r  converter/hundreds1__10_carry__0/O[2]
                         net (fo=1, routed)           0.650    11.380    fitbit_tracker/hundreds1__28_carry__1_0[2]
    SLICE_X62Y31         LUT2 (Prop_lut2_I1_O)        0.302    11.682 r  fitbit_tracker/hundreds1__28_carry__1_i_3/O
                         net (fo=1, routed)           0.000    11.682    converter/hundreds0_carry__1_i_3[0]
    SLICE_X62Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.929 f  converter/hundreds1__28_carry__1/O[0]
                         net (fo=3, routed)           0.966    12.895    converter/value_reg[9][0]
    SLICE_X64Y33         LUT6 (Prop_lut6_I0_O)        0.299    13.194 f  converter/hundreds0_carry__1_i_5/O
                         net (fo=4, routed)           0.668    13.862    fitbit_tracker/hundreds0_carry__1_2
    SLICE_X65Y33         LUT3 (Prop_lut3_I1_O)        0.124    13.986 r  fitbit_tracker/hundreds0_carry_i_5/O
                         net (fo=15, routed)          0.532    14.517    converter/hundreds0__22_carry_0
    SLICE_X64Y33         LUT6 (Prop_lut6_I3_O)        0.124    14.641 r  converter/hundreds0_carry__0_i_2/O
                         net (fo=4, routed)           0.972    15.614    fitbit_tracker/hundreds0__22_carry__0_1[2]
    SLICE_X64Y31         LUT2 (Prop_lut2_I1_O)        0.124    15.738 r  fitbit_tracker/hundreds0_carry__1_i_4/O
                         net (fo=1, routed)           0.000    15.738    converter/hundreds0__22_carry__0_i_3_0[0]
    SLICE_X64Y31         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    16.282 r  converter/hundreds0_carry__1/O[2]
                         net (fo=16, routed)          0.610    16.892    converter/hundreds0_carry__1_i_4_0[2]
    SLICE_X65Y31         LUT4 (Prop_lut4_I3_O)        0.330    17.222 r  converter/hundreds0__22_carry_i_1/O
                         net (fo=2, routed)           0.692    17.913    converter/hundreds0__22_carry_i_1_n_0
    SLICE_X65Y31         LUT4 (Prop_lut4_I0_O)        0.327    18.240 r  converter/hundreds0__22_carry_i_4/O
                         net (fo=1, routed)           0.000    18.240    converter/hundreds0__22_carry_i_4_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.641 r  converter/hundreds0__22_carry/CO[3]
                         net (fo=1, routed)           0.000    18.641    converter/hundreds0__22_carry_n_0
    SLICE_X65Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.755 f  converter/hundreds0__22_carry__0/CO[3]
                         net (fo=1, routed)           1.106    19.861    fitbit_tracker/seg_OBUF[2]_inst_i_5_0[0]
    SLICE_X65Y33         LUT6 (Prop_lut6_I0_O)        0.124    19.985 r  fitbit_tracker/seg_OBUF[6]_inst_i_9/O
                         net (fo=8, routed)           0.846    20.831    fitbit_tracker/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X64Y34         LUT6 (Prop_lut6_I2_O)        0.124    20.955 r  fitbit_tracker/seg_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.452    21.407    fitbit_tracker/seg_OBUF[2]_inst_i_5_n_0
    SLICE_X64Y34         LUT6 (Prop_lut6_I3_O)        0.124    21.531 r  fitbit_tracker/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.104    23.635    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    27.170 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    27.170    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fitbit_tracker/value_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.886ns  (logic 8.638ns (39.470%)  route 13.247ns (60.530%))
  Logic Levels:           20  (CARRY4=6 LUT2=3 LUT3=2 LUT4=3 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.624     5.145    fitbit_tracker/clk_IBUF_BUFG
    SLICE_X60Y29         FDCE                                         r  fitbit_tracker/value_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDCE (Prop_fdce_C_Q)         0.518     5.663 r  fitbit_tracker/value_reg[11]/Q
                         net (fo=46, routed)          1.972     7.635    fitbit_tracker/Q[11]
    SLICE_X60Y34         LUT3 (Prop_lut3_I0_O)        0.153     7.788 r  fitbit_tracker/thousands0_carry_i_1/O
                         net (fo=11, routed)          0.843     8.631    fitbit_tracker/value_reg[11]_3
    SLICE_X60Y34         LUT4 (Prop_lut4_I3_O)        0.331     8.962 r  fitbit_tracker/hundreds1_carry_i_3/O
                         net (fo=1, routed)           0.000     8.962    converter/hundreds1__10_carry__0_1[2]
    SLICE_X60Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     9.212 r  converter/hundreds1_carry/O[2]
                         net (fo=3, routed)           0.968    10.180    fitbit_tracker/hundreds1__10_carry__0[0]
    SLICE_X63Y32         LUT2 (Prop_lut2_I1_O)        0.301    10.481 r  fitbit_tracker/hundreds1__10_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.481    converter/hundreds1__28_carry__0_i_2_0[1]
    SLICE_X63Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.729 r  converter/hundreds1__10_carry__0/O[2]
                         net (fo=1, routed)           0.650    11.380    fitbit_tracker/hundreds1__28_carry__1_0[2]
    SLICE_X62Y31         LUT2 (Prop_lut2_I1_O)        0.302    11.682 r  fitbit_tracker/hundreds1__28_carry__1_i_3/O
                         net (fo=1, routed)           0.000    11.682    converter/hundreds0_carry__1_i_3[0]
    SLICE_X62Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.929 f  converter/hundreds1__28_carry__1/O[0]
                         net (fo=3, routed)           0.966    12.895    converter/value_reg[9][0]
    SLICE_X64Y33         LUT6 (Prop_lut6_I0_O)        0.299    13.194 f  converter/hundreds0_carry__1_i_5/O
                         net (fo=4, routed)           0.668    13.862    fitbit_tracker/hundreds0_carry__1_2
    SLICE_X65Y33         LUT3 (Prop_lut3_I1_O)        0.124    13.986 r  fitbit_tracker/hundreds0_carry_i_5/O
                         net (fo=15, routed)          0.532    14.517    converter/hundreds0__22_carry_0
    SLICE_X64Y33         LUT6 (Prop_lut6_I3_O)        0.124    14.641 r  converter/hundreds0_carry__0_i_2/O
                         net (fo=4, routed)           0.972    15.614    fitbit_tracker/hundreds0__22_carry__0_1[2]
    SLICE_X64Y31         LUT2 (Prop_lut2_I1_O)        0.124    15.738 r  fitbit_tracker/hundreds0_carry__1_i_4/O
                         net (fo=1, routed)           0.000    15.738    converter/hundreds0__22_carry__0_i_3_0[0]
    SLICE_X64Y31         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    16.282 r  converter/hundreds0_carry__1/O[2]
                         net (fo=16, routed)          0.610    16.892    converter/hundreds0_carry__1_i_4_0[2]
    SLICE_X65Y31         LUT4 (Prop_lut4_I3_O)        0.330    17.222 r  converter/hundreds0__22_carry_i_1/O
                         net (fo=2, routed)           0.692    17.913    converter/hundreds0__22_carry_i_1_n_0
    SLICE_X65Y31         LUT4 (Prop_lut4_I0_O)        0.327    18.240 r  converter/hundreds0__22_carry_i_4/O
                         net (fo=1, routed)           0.000    18.240    converter/hundreds0__22_carry_i_4_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.641 r  converter/hundreds0__22_carry/CO[3]
                         net (fo=1, routed)           0.000    18.641    converter/hundreds0__22_carry_n_0
    SLICE_X65Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.755 f  converter/hundreds0__22_carry__0/CO[3]
                         net (fo=1, routed)           1.106    19.861    fitbit_tracker/seg_OBUF[2]_inst_i_5_0[0]
    SLICE_X65Y33         LUT6 (Prop_lut6_I0_O)        0.124    19.985 r  fitbit_tracker/seg_OBUF[6]_inst_i_9/O
                         net (fo=8, routed)           0.818    20.803    fitbit_tracker/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X64Y32         LUT6 (Prop_lut6_I2_O)        0.124    20.927 f  fitbit_tracker/seg_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.557    21.484    fitbit_tracker/seg_OBUF[1]_inst_i_3_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I1_O)        0.124    21.608 r  fitbit_tracker/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.894    23.502    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    27.031 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    27.031    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fitbit_tracker/value_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.854ns  (logic 8.613ns (39.413%)  route 13.241ns (60.587%))
  Logic Levels:           20  (CARRY4=6 LUT2=3 LUT3=2 LUT4=3 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.624     5.145    fitbit_tracker/clk_IBUF_BUFG
    SLICE_X60Y29         FDCE                                         r  fitbit_tracker/value_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDCE (Prop_fdce_C_Q)         0.518     5.663 r  fitbit_tracker/value_reg[11]/Q
                         net (fo=46, routed)          1.972     7.635    fitbit_tracker/Q[11]
    SLICE_X60Y34         LUT3 (Prop_lut3_I0_O)        0.153     7.788 r  fitbit_tracker/thousands0_carry_i_1/O
                         net (fo=11, routed)          0.843     8.631    fitbit_tracker/value_reg[11]_3
    SLICE_X60Y34         LUT4 (Prop_lut4_I3_O)        0.331     8.962 r  fitbit_tracker/hundreds1_carry_i_3/O
                         net (fo=1, routed)           0.000     8.962    converter/hundreds1__10_carry__0_1[2]
    SLICE_X60Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     9.212 r  converter/hundreds1_carry/O[2]
                         net (fo=3, routed)           0.968    10.180    fitbit_tracker/hundreds1__10_carry__0[0]
    SLICE_X63Y32         LUT2 (Prop_lut2_I1_O)        0.301    10.481 r  fitbit_tracker/hundreds1__10_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.481    converter/hundreds1__28_carry__0_i_2_0[1]
    SLICE_X63Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.729 r  converter/hundreds1__10_carry__0/O[2]
                         net (fo=1, routed)           0.650    11.380    fitbit_tracker/hundreds1__28_carry__1_0[2]
    SLICE_X62Y31         LUT2 (Prop_lut2_I1_O)        0.302    11.682 r  fitbit_tracker/hundreds1__28_carry__1_i_3/O
                         net (fo=1, routed)           0.000    11.682    converter/hundreds0_carry__1_i_3[0]
    SLICE_X62Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.929 f  converter/hundreds1__28_carry__1/O[0]
                         net (fo=3, routed)           0.966    12.895    converter/value_reg[9][0]
    SLICE_X64Y33         LUT6 (Prop_lut6_I0_O)        0.299    13.194 f  converter/hundreds0_carry__1_i_5/O
                         net (fo=4, routed)           0.668    13.862    fitbit_tracker/hundreds0_carry__1_2
    SLICE_X65Y33         LUT3 (Prop_lut3_I1_O)        0.124    13.986 r  fitbit_tracker/hundreds0_carry_i_5/O
                         net (fo=15, routed)          0.532    14.517    converter/hundreds0__22_carry_0
    SLICE_X64Y33         LUT6 (Prop_lut6_I3_O)        0.124    14.641 r  converter/hundreds0_carry__0_i_2/O
                         net (fo=4, routed)           0.972    15.614    fitbit_tracker/hundreds0__22_carry__0_1[2]
    SLICE_X64Y31         LUT2 (Prop_lut2_I1_O)        0.124    15.738 r  fitbit_tracker/hundreds0_carry__1_i_4/O
                         net (fo=1, routed)           0.000    15.738    converter/hundreds0__22_carry__0_i_3_0[0]
    SLICE_X64Y31         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    16.282 r  converter/hundreds0_carry__1/O[2]
                         net (fo=16, routed)          0.610    16.892    converter/hundreds0_carry__1_i_4_0[2]
    SLICE_X65Y31         LUT4 (Prop_lut4_I3_O)        0.330    17.222 r  converter/hundreds0__22_carry_i_1/O
                         net (fo=2, routed)           0.692    17.913    converter/hundreds0__22_carry_i_1_n_0
    SLICE_X65Y31         LUT4 (Prop_lut4_I0_O)        0.327    18.240 r  converter/hundreds0__22_carry_i_4/O
                         net (fo=1, routed)           0.000    18.240    converter/hundreds0__22_carry_i_4_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.641 r  converter/hundreds0__22_carry/CO[3]
                         net (fo=1, routed)           0.000    18.641    converter/hundreds0__22_carry_n_0
    SLICE_X65Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.755 f  converter/hundreds0__22_carry__0/CO[3]
                         net (fo=1, routed)           1.106    19.861    fitbit_tracker/seg_OBUF[2]_inst_i_5_0[0]
    SLICE_X65Y33         LUT6 (Prop_lut6_I0_O)        0.124    19.985 r  fitbit_tracker/seg_OBUF[6]_inst_i_9/O
                         net (fo=8, routed)           0.346    20.331    fitbit_tracker/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I2_O)        0.124    20.455 f  fitbit_tracker/seg_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.685    21.139    fitbit_tracker/seg_OBUF[5]_inst_i_4_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I2_O)        0.124    21.263 r  fitbit_tracker/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.231    23.495    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    26.999 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    26.999    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fitbit_tracker/value_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.610ns  (logic 8.645ns (40.002%)  route 12.966ns (59.998%))
  Logic Levels:           20  (CARRY4=6 LUT2=3 LUT3=2 LUT4=3 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.624     5.145    fitbit_tracker/clk_IBUF_BUFG
    SLICE_X60Y29         FDCE                                         r  fitbit_tracker/value_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDCE (Prop_fdce_C_Q)         0.518     5.663 r  fitbit_tracker/value_reg[11]/Q
                         net (fo=46, routed)          1.972     7.635    fitbit_tracker/Q[11]
    SLICE_X60Y34         LUT3 (Prop_lut3_I0_O)        0.153     7.788 r  fitbit_tracker/thousands0_carry_i_1/O
                         net (fo=11, routed)          0.843     8.631    fitbit_tracker/value_reg[11]_3
    SLICE_X60Y34         LUT4 (Prop_lut4_I3_O)        0.331     8.962 r  fitbit_tracker/hundreds1_carry_i_3/O
                         net (fo=1, routed)           0.000     8.962    converter/hundreds1__10_carry__0_1[2]
    SLICE_X60Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     9.212 r  converter/hundreds1_carry/O[2]
                         net (fo=3, routed)           0.968    10.180    fitbit_tracker/hundreds1__10_carry__0[0]
    SLICE_X63Y32         LUT2 (Prop_lut2_I1_O)        0.301    10.481 r  fitbit_tracker/hundreds1__10_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.481    converter/hundreds1__28_carry__0_i_2_0[1]
    SLICE_X63Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.729 r  converter/hundreds1__10_carry__0/O[2]
                         net (fo=1, routed)           0.650    11.380    fitbit_tracker/hundreds1__28_carry__1_0[2]
    SLICE_X62Y31         LUT2 (Prop_lut2_I1_O)        0.302    11.682 r  fitbit_tracker/hundreds1__28_carry__1_i_3/O
                         net (fo=1, routed)           0.000    11.682    converter/hundreds0_carry__1_i_3[0]
    SLICE_X62Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.929 f  converter/hundreds1__28_carry__1/O[0]
                         net (fo=3, routed)           0.966    12.895    converter/value_reg[9][0]
    SLICE_X64Y33         LUT6 (Prop_lut6_I0_O)        0.299    13.194 f  converter/hundreds0_carry__1_i_5/O
                         net (fo=4, routed)           0.668    13.862    fitbit_tracker/hundreds0_carry__1_2
    SLICE_X65Y33         LUT3 (Prop_lut3_I1_O)        0.124    13.986 r  fitbit_tracker/hundreds0_carry_i_5/O
                         net (fo=15, routed)          0.532    14.517    converter/hundreds0__22_carry_0
    SLICE_X64Y33         LUT6 (Prop_lut6_I3_O)        0.124    14.641 r  converter/hundreds0_carry__0_i_2/O
                         net (fo=4, routed)           0.972    15.614    fitbit_tracker/hundreds0__22_carry__0_1[2]
    SLICE_X64Y31         LUT2 (Prop_lut2_I1_O)        0.124    15.738 r  fitbit_tracker/hundreds0_carry__1_i_4/O
                         net (fo=1, routed)           0.000    15.738    converter/hundreds0__22_carry__0_i_3_0[0]
    SLICE_X64Y31         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    16.282 r  converter/hundreds0_carry__1/O[2]
                         net (fo=16, routed)          0.610    16.892    converter/hundreds0_carry__1_i_4_0[2]
    SLICE_X65Y31         LUT4 (Prop_lut4_I3_O)        0.330    17.222 r  converter/hundreds0__22_carry_i_1/O
                         net (fo=2, routed)           0.692    17.913    converter/hundreds0__22_carry_i_1_n_0
    SLICE_X65Y31         LUT4 (Prop_lut4_I0_O)        0.327    18.240 r  converter/hundreds0__22_carry_i_4/O
                         net (fo=1, routed)           0.000    18.240    converter/hundreds0__22_carry_i_4_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.641 r  converter/hundreds0__22_carry/CO[3]
                         net (fo=1, routed)           0.000    18.641    converter/hundreds0__22_carry_n_0
    SLICE_X65Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.755 f  converter/hundreds0__22_carry__0/CO[3]
                         net (fo=1, routed)           1.106    19.861    fitbit_tracker/seg_OBUF[2]_inst_i_5_0[0]
    SLICE_X65Y33         LUT6 (Prop_lut6_I0_O)        0.124    19.985 r  fitbit_tracker/seg_OBUF[6]_inst_i_9/O
                         net (fo=8, routed)           0.343    20.328    fitbit_tracker/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I2_O)        0.124    20.452 f  fitbit_tracker/seg_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.712    21.164    fitbit_tracker/seg_OBUF[3]_inst_i_3_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I1_O)        0.124    21.288 r  fitbit_tracker/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.932    23.220    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    26.756 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    26.756    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fitbit_tracker/value_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.406ns  (logic 8.629ns (40.310%)  route 12.777ns (59.690%))
  Logic Levels:           20  (CARRY4=6 LUT2=3 LUT3=2 LUT4=3 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.624     5.145    fitbit_tracker/clk_IBUF_BUFG
    SLICE_X60Y29         FDCE                                         r  fitbit_tracker/value_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDCE (Prop_fdce_C_Q)         0.518     5.663 r  fitbit_tracker/value_reg[11]/Q
                         net (fo=46, routed)          1.972     7.635    fitbit_tracker/Q[11]
    SLICE_X60Y34         LUT3 (Prop_lut3_I0_O)        0.153     7.788 r  fitbit_tracker/thousands0_carry_i_1/O
                         net (fo=11, routed)          0.843     8.631    fitbit_tracker/value_reg[11]_3
    SLICE_X60Y34         LUT4 (Prop_lut4_I3_O)        0.331     8.962 r  fitbit_tracker/hundreds1_carry_i_3/O
                         net (fo=1, routed)           0.000     8.962    converter/hundreds1__10_carry__0_1[2]
    SLICE_X60Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     9.212 r  converter/hundreds1_carry/O[2]
                         net (fo=3, routed)           0.968    10.180    fitbit_tracker/hundreds1__10_carry__0[0]
    SLICE_X63Y32         LUT2 (Prop_lut2_I1_O)        0.301    10.481 r  fitbit_tracker/hundreds1__10_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.481    converter/hundreds1__28_carry__0_i_2_0[1]
    SLICE_X63Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.729 r  converter/hundreds1__10_carry__0/O[2]
                         net (fo=1, routed)           0.650    11.380    fitbit_tracker/hundreds1__28_carry__1_0[2]
    SLICE_X62Y31         LUT2 (Prop_lut2_I1_O)        0.302    11.682 r  fitbit_tracker/hundreds1__28_carry__1_i_3/O
                         net (fo=1, routed)           0.000    11.682    converter/hundreds0_carry__1_i_3[0]
    SLICE_X62Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.929 f  converter/hundreds1__28_carry__1/O[0]
                         net (fo=3, routed)           0.966    12.895    converter/value_reg[9][0]
    SLICE_X64Y33         LUT6 (Prop_lut6_I0_O)        0.299    13.194 f  converter/hundreds0_carry__1_i_5/O
                         net (fo=4, routed)           0.668    13.862    fitbit_tracker/hundreds0_carry__1_2
    SLICE_X65Y33         LUT3 (Prop_lut3_I1_O)        0.124    13.986 r  fitbit_tracker/hundreds0_carry_i_5/O
                         net (fo=15, routed)          0.532    14.517    converter/hundreds0__22_carry_0
    SLICE_X64Y33         LUT6 (Prop_lut6_I3_O)        0.124    14.641 r  converter/hundreds0_carry__0_i_2/O
                         net (fo=4, routed)           0.972    15.614    fitbit_tracker/hundreds0__22_carry__0_1[2]
    SLICE_X64Y31         LUT2 (Prop_lut2_I1_O)        0.124    15.738 r  fitbit_tracker/hundreds0_carry__1_i_4/O
                         net (fo=1, routed)           0.000    15.738    converter/hundreds0__22_carry__0_i_3_0[0]
    SLICE_X64Y31         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    16.282 r  converter/hundreds0_carry__1/O[2]
                         net (fo=16, routed)          0.610    16.892    converter/hundreds0_carry__1_i_4_0[2]
    SLICE_X65Y31         LUT4 (Prop_lut4_I3_O)        0.330    17.222 r  converter/hundreds0__22_carry_i_1/O
                         net (fo=2, routed)           0.692    17.913    converter/hundreds0__22_carry_i_1_n_0
    SLICE_X65Y31         LUT4 (Prop_lut4_I0_O)        0.327    18.240 r  converter/hundreds0__22_carry_i_4/O
                         net (fo=1, routed)           0.000    18.240    converter/hundreds0__22_carry_i_4_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.641 r  converter/hundreds0__22_carry/CO[3]
                         net (fo=1, routed)           0.000    18.641    converter/hundreds0__22_carry_n_0
    SLICE_X65Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.755 f  converter/hundreds0__22_carry__0/CO[3]
                         net (fo=1, routed)           1.106    19.861    fitbit_tracker/seg_OBUF[2]_inst_i_5_0[0]
    SLICE_X65Y33         LUT6 (Prop_lut6_I0_O)        0.124    19.985 r  fitbit_tracker/seg_OBUF[6]_inst_i_9/O
                         net (fo=8, routed)           0.342    20.327    fitbit_tracker/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X65Y34         LUT6 (Prop_lut6_I2_O)        0.124    20.451 f  fitbit_tracker/seg_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.151    20.602    fitbit_tracker/seg_OBUF[4]_inst_i_4_n_0
    SLICE_X65Y34         LUT6 (Prop_lut6_I2_O)        0.124    20.726 r  fitbit_tracker/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.306    23.032    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    26.552 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    26.552    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fitbit_tracker/value_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.998ns  (logic 4.445ns (40.415%)  route 6.553ns (59.585%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.620     5.141    fitbit_tracker/clk_IBUF_BUFG
    SLICE_X61Y27         FDCE                                         r  fitbit_tracker/value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  fitbit_tracker/value_reg[8]/Q
                         net (fo=26, routed)          1.862     7.459    fitbit_tracker/Q[8]
    SLICE_X61Y29         LUT4 (Prop_lut4_I1_O)        0.152     7.611 f  fitbit_tracker/led_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.266     7.876    fitbit_tracker/led_OBUF[0]_inst_i_3_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.332     8.208 r  fitbit_tracker/led_OBUF[0]_inst_i_1/O
                         net (fo=33, routed)          4.426    12.634    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    16.139 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.139    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_ctrl/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.250ns  (logic 4.217ns (51.116%)  route 4.033ns (48.884%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.618     5.139    display_ctrl/clk_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  display_ctrl/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.419     5.558 r  display_ctrl/digit_select_reg[1]/Q
                         net (fo=18, routed)          2.178     7.736    display_ctrl/sel0[1]
    SLICE_X65Y34         LUT2 (Prop_lut2_I0_O)        0.299     8.035 r  display_ctrl/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.855     9.890    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    13.389 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.389    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_ctrl/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.843ns  (logic 4.241ns (54.071%)  route 3.602ns (45.929%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.618     5.139    display_ctrl/clk_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  display_ctrl/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.419     5.558 f  display_ctrl/digit_select_reg[1]/Q
                         net (fo=18, routed)          1.705     7.263    display_ctrl/sel0[1]
    SLICE_X63Y34         LUT2 (Prop_lut2_I1_O)        0.299     7.562 r  display_ctrl/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.898     9.460    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    12.983 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.983    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_ctrl/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.973ns  (logic 1.462ns (74.102%)  route 0.511ns (25.898%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.582     1.465    display_ctrl/clk_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  display_ctrl/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  display_ctrl/digit_select_reg[0]/Q
                         net (fo=18, routed)          0.181     1.787    display_ctrl/sel0[0]
    SLICE_X65Y25         LUT2 (Prop_lut2_I1_O)        0.043     1.830 r  display_ctrl/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.330     2.160    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.278     3.439 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.439    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_ctrl/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.108ns  (logic 1.385ns (65.702%)  route 0.723ns (34.298%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.582     1.465    display_ctrl/clk_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  display_ctrl/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  display_ctrl/digit_select_reg[0]/Q
                         net (fo=18, routed)          0.181     1.787    display_ctrl/sel0[0]
    SLICE_X65Y25         LUT3 (Prop_lut3_I2_O)        0.045     1.832 r  display_ctrl/dp_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.542     2.374    dp_OBUF
    V7                   OBUF (Prop_obuf_I_O)         1.199     3.573 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000     3.573    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_ctrl/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.160ns  (logic 1.457ns (67.458%)  route 0.703ns (32.542%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.582     1.465    display_ctrl/clk_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  display_ctrl/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.128     1.593 r  display_ctrl/digit_select_reg[1]/Q
                         net (fo=18, routed)          0.256     1.849    fitbit_tracker/sel0[1]
    SLICE_X65Y29         LUT6 (Prop_lut6_I2_O)        0.099     1.948 r  fitbit_tracker/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.447     2.395    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.625 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.625    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_ctrl/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.257ns  (logic 1.422ns (63.020%)  route 0.835ns (36.980%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.582     1.465    display_ctrl/clk_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  display_ctrl/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  display_ctrl/digit_select_reg[0]/Q
                         net (fo=18, routed)          0.370     1.976    fitbit_tracker/sel0[0]
    SLICE_X63Y29         LUT6 (Prop_lut6_I3_O)        0.045     2.021 r  fitbit_tracker/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.465     2.486    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.722 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.722    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_ctrl/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.267ns  (logic 1.496ns (65.979%)  route 0.771ns (34.021%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.582     1.465    display_ctrl/clk_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  display_ctrl/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.128     1.593 r  display_ctrl/digit_select_reg[1]/Q
                         net (fo=18, routed)          0.424     2.017    display_ctrl/sel0[1]
    SLICE_X63Y30         LUT2 (Prop_lut2_I0_O)        0.102     2.119 r  display_ctrl/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.348     2.467    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.266     3.733 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.733    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_ctrl/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.393ns  (logic 1.433ns (59.863%)  route 0.961ns (40.137%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.582     1.465    display_ctrl/clk_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  display_ctrl/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.128     1.593 r  display_ctrl/digit_select_reg[1]/Q
                         net (fo=18, routed)          0.382     1.975    fitbit_tracker/sel0[1]
    SLICE_X63Y29         LUT6 (Prop_lut6_I3_O)        0.099     2.074 r  fitbit_tracker/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.578     2.653    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.858 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.858    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_ctrl/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.440ns  (logic 1.398ns (57.281%)  route 1.042ns (42.719%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.582     1.465    display_ctrl/clk_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  display_ctrl/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  display_ctrl/digit_select_reg[0]/Q
                         net (fo=18, routed)          0.523     2.129    fitbit_tracker/sel0[0]
    SLICE_X63Y30         LUT6 (Prop_lut6_I4_O)        0.045     2.174 r  fitbit_tracker/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.519     2.694    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.905 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.905    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_ctrl/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.494ns  (logic 1.410ns (56.532%)  route 1.084ns (43.468%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.582     1.465    display_ctrl/clk_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  display_ctrl/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  display_ctrl/digit_select_reg[0]/Q
                         net (fo=18, routed)          0.656     2.262    display_ctrl/sel0[0]
    SLICE_X63Y34         LUT2 (Prop_lut2_I0_O)        0.045     2.307 r  display_ctrl/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.429     2.735    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.959 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.959    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_ctrl/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.584ns  (logic 1.386ns (53.645%)  route 1.198ns (46.355%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.582     1.465    display_ctrl/clk_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  display_ctrl/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  display_ctrl/digit_select_reg[0]/Q
                         net (fo=18, routed)          0.785     2.391    display_ctrl/sel0[0]
    SLICE_X65Y34         LUT2 (Prop_lut2_I1_O)        0.045     2.436 r  display_ctrl/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.413     2.849    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     4.049 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.049    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fitbit_tracker/value_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.824ns  (logic 1.475ns (52.227%)  route 1.349ns (47.773%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.585     1.468    fitbit_tracker/clk_IBUF_BUFG
    SLICE_X60Y29         FDCE                                         r  fitbit_tracker/value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  fitbit_tracker/value_reg[12]/Q
                         net (fo=42, routed)          0.547     2.179    fitbit_tracker/Q[12]
    SLICE_X61Y34         LUT6 (Prop_lut6_I5_O)        0.045     2.224 r  fitbit_tracker/seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.195     2.420    fitbit_tracker/seg_OBUF[4]_inst_i_2_n_0
    SLICE_X65Y34         LUT6 (Prop_lut6_I0_O)        0.045     2.465 r  fitbit_tracker/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.607     3.071    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.292 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.292    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           255 Endpoints
Min Delay           255 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            pulse_generator/clk_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.883ns  (logic 2.506ns (23.025%)  route 8.377ns (76.975%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  sw_IBUF[2]_inst/O
                         net (fo=23, routed)          5.214     6.678    pulse_generator/sw_IBUF[2]
    SLICE_X57Y49         LUT3 (Prop_lut3_I1_O)        0.124     6.802 r  pulse_generator/i__carry__1_i_10/O
                         net (fo=6, routed)           1.416     8.218    pulse_generator/i__carry__1_i_10_n_0
    SLICE_X58Y56         LUT6 (Prop_lut6_I1_O)        0.124     8.342 r  pulse_generator/i__carry__2_i_2/O
                         net (fo=1, routed)           0.764     9.106    pulse_generator/i__carry__2_i_2_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     9.571 r  pulse_generator/clk_counter1_inferred__1/i__carry__2/CO[1]
                         net (fo=2, routed)           0.297     9.867    pulse_generator/p_1_in
    SLICE_X61Y49         LUT5 (Prop_lut5_I0_O)        0.329    10.196 r  pulse_generator/clk_counter[27]_i_1/O
                         net (fo=28, routed)          0.686    10.883    pulse_generator/clk_counter[27]_i_1_n_0
    SLICE_X60Y49         FDRE                                         r  pulse_generator/clk_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.519     4.860    pulse_generator/clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  pulse_generator/clk_counter_reg[13]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            pulse_generator/clk_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.883ns  (logic 2.506ns (23.025%)  route 8.377ns (76.975%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  sw_IBUF[2]_inst/O
                         net (fo=23, routed)          5.214     6.678    pulse_generator/sw_IBUF[2]
    SLICE_X57Y49         LUT3 (Prop_lut3_I1_O)        0.124     6.802 r  pulse_generator/i__carry__1_i_10/O
                         net (fo=6, routed)           1.416     8.218    pulse_generator/i__carry__1_i_10_n_0
    SLICE_X58Y56         LUT6 (Prop_lut6_I1_O)        0.124     8.342 r  pulse_generator/i__carry__2_i_2/O
                         net (fo=1, routed)           0.764     9.106    pulse_generator/i__carry__2_i_2_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     9.571 r  pulse_generator/clk_counter1_inferred__1/i__carry__2/CO[1]
                         net (fo=2, routed)           0.297     9.867    pulse_generator/p_1_in
    SLICE_X61Y49         LUT5 (Prop_lut5_I0_O)        0.329    10.196 r  pulse_generator/clk_counter[27]_i_1/O
                         net (fo=28, routed)          0.686    10.883    pulse_generator/clk_counter[27]_i_1_n_0
    SLICE_X60Y49         FDRE                                         r  pulse_generator/clk_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.519     4.860    pulse_generator/clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  pulse_generator/clk_counter_reg[14]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            pulse_generator/clk_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.883ns  (logic 2.506ns (23.025%)  route 8.377ns (76.975%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  sw_IBUF[2]_inst/O
                         net (fo=23, routed)          5.214     6.678    pulse_generator/sw_IBUF[2]
    SLICE_X57Y49         LUT3 (Prop_lut3_I1_O)        0.124     6.802 r  pulse_generator/i__carry__1_i_10/O
                         net (fo=6, routed)           1.416     8.218    pulse_generator/i__carry__1_i_10_n_0
    SLICE_X58Y56         LUT6 (Prop_lut6_I1_O)        0.124     8.342 r  pulse_generator/i__carry__2_i_2/O
                         net (fo=1, routed)           0.764     9.106    pulse_generator/i__carry__2_i_2_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     9.571 r  pulse_generator/clk_counter1_inferred__1/i__carry__2/CO[1]
                         net (fo=2, routed)           0.297     9.867    pulse_generator/p_1_in
    SLICE_X61Y49         LUT5 (Prop_lut5_I0_O)        0.329    10.196 r  pulse_generator/clk_counter[27]_i_1/O
                         net (fo=28, routed)          0.686    10.883    pulse_generator/clk_counter[27]_i_1_n_0
    SLICE_X60Y49         FDRE                                         r  pulse_generator/clk_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.519     4.860    pulse_generator/clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  pulse_generator/clk_counter_reg[15]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            pulse_generator/clk_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.883ns  (logic 2.506ns (23.025%)  route 8.377ns (76.975%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  sw_IBUF[2]_inst/O
                         net (fo=23, routed)          5.214     6.678    pulse_generator/sw_IBUF[2]
    SLICE_X57Y49         LUT3 (Prop_lut3_I1_O)        0.124     6.802 r  pulse_generator/i__carry__1_i_10/O
                         net (fo=6, routed)           1.416     8.218    pulse_generator/i__carry__1_i_10_n_0
    SLICE_X58Y56         LUT6 (Prop_lut6_I1_O)        0.124     8.342 r  pulse_generator/i__carry__2_i_2/O
                         net (fo=1, routed)           0.764     9.106    pulse_generator/i__carry__2_i_2_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     9.571 r  pulse_generator/clk_counter1_inferred__1/i__carry__2/CO[1]
                         net (fo=2, routed)           0.297     9.867    pulse_generator/p_1_in
    SLICE_X61Y49         LUT5 (Prop_lut5_I0_O)        0.329    10.196 r  pulse_generator/clk_counter[27]_i_1/O
                         net (fo=28, routed)          0.686    10.883    pulse_generator/clk_counter[27]_i_1_n_0
    SLICE_X60Y49         FDRE                                         r  pulse_generator/clk_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.519     4.860    pulse_generator/clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  pulse_generator/clk_counter_reg[16]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            pulse_generator/clk_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.864ns  (logic 2.506ns (23.064%)  route 8.359ns (76.936%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  sw_IBUF[2]_inst/O
                         net (fo=23, routed)          5.214     6.678    pulse_generator/sw_IBUF[2]
    SLICE_X57Y49         LUT3 (Prop_lut3_I1_O)        0.124     6.802 r  pulse_generator/i__carry__1_i_10/O
                         net (fo=6, routed)           1.416     8.218    pulse_generator/i__carry__1_i_10_n_0
    SLICE_X58Y56         LUT6 (Prop_lut6_I1_O)        0.124     8.342 r  pulse_generator/i__carry__2_i_2/O
                         net (fo=1, routed)           0.764     9.106    pulse_generator/i__carry__2_i_2_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     9.571 r  pulse_generator/clk_counter1_inferred__1/i__carry__2/CO[1]
                         net (fo=2, routed)           0.297     9.867    pulse_generator/p_1_in
    SLICE_X61Y49         LUT5 (Prop_lut5_I0_O)        0.329    10.196 r  pulse_generator/clk_counter[27]_i_1/O
                         net (fo=28, routed)          0.668    10.864    pulse_generator/clk_counter[27]_i_1_n_0
    SLICE_X59Y50         FDRE                                         r  pulse_generator/clk_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.509     4.850    pulse_generator/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  pulse_generator/clk_counter_reg[2]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            pulse_generator/clk_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.864ns  (logic 2.506ns (23.064%)  route 8.359ns (76.936%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  sw_IBUF[2]_inst/O
                         net (fo=23, routed)          5.214     6.678    pulse_generator/sw_IBUF[2]
    SLICE_X57Y49         LUT3 (Prop_lut3_I1_O)        0.124     6.802 r  pulse_generator/i__carry__1_i_10/O
                         net (fo=6, routed)           1.416     8.218    pulse_generator/i__carry__1_i_10_n_0
    SLICE_X58Y56         LUT6 (Prop_lut6_I1_O)        0.124     8.342 r  pulse_generator/i__carry__2_i_2/O
                         net (fo=1, routed)           0.764     9.106    pulse_generator/i__carry__2_i_2_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     9.571 r  pulse_generator/clk_counter1_inferred__1/i__carry__2/CO[1]
                         net (fo=2, routed)           0.297     9.867    pulse_generator/p_1_in
    SLICE_X61Y49         LUT5 (Prop_lut5_I0_O)        0.329    10.196 r  pulse_generator/clk_counter[27]_i_1/O
                         net (fo=28, routed)          0.668    10.864    pulse_generator/clk_counter[27]_i_1_n_0
    SLICE_X59Y50         FDRE                                         r  pulse_generator/clk_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.509     4.850    pulse_generator/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  pulse_generator/clk_counter_reg[5]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            pulse_generator/clk_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.864ns  (logic 2.506ns (23.064%)  route 8.359ns (76.936%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  sw_IBUF[2]_inst/O
                         net (fo=23, routed)          5.214     6.678    pulse_generator/sw_IBUF[2]
    SLICE_X57Y49         LUT3 (Prop_lut3_I1_O)        0.124     6.802 r  pulse_generator/i__carry__1_i_10/O
                         net (fo=6, routed)           1.416     8.218    pulse_generator/i__carry__1_i_10_n_0
    SLICE_X58Y56         LUT6 (Prop_lut6_I1_O)        0.124     8.342 r  pulse_generator/i__carry__2_i_2/O
                         net (fo=1, routed)           0.764     9.106    pulse_generator/i__carry__2_i_2_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     9.571 r  pulse_generator/clk_counter1_inferred__1/i__carry__2/CO[1]
                         net (fo=2, routed)           0.297     9.867    pulse_generator/p_1_in
    SLICE_X61Y49         LUT5 (Prop_lut5_I0_O)        0.329    10.196 r  pulse_generator/clk_counter[27]_i_1/O
                         net (fo=28, routed)          0.668    10.864    pulse_generator/clk_counter[27]_i_1_n_0
    SLICE_X59Y50         FDRE                                         r  pulse_generator/clk_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.509     4.850    pulse_generator/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  pulse_generator/clk_counter_reg[7]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            pulse_generator/clk_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.728ns  (logic 2.506ns (23.357%)  route 8.223ns (76.643%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  sw_IBUF[2]_inst/O
                         net (fo=23, routed)          5.214     6.678    pulse_generator/sw_IBUF[2]
    SLICE_X57Y49         LUT3 (Prop_lut3_I1_O)        0.124     6.802 r  pulse_generator/i__carry__1_i_10/O
                         net (fo=6, routed)           1.416     8.218    pulse_generator/i__carry__1_i_10_n_0
    SLICE_X58Y56         LUT6 (Prop_lut6_I1_O)        0.124     8.342 r  pulse_generator/i__carry__2_i_2/O
                         net (fo=1, routed)           0.764     9.106    pulse_generator/i__carry__2_i_2_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     9.571 r  pulse_generator/clk_counter1_inferred__1/i__carry__2/CO[1]
                         net (fo=2, routed)           0.297     9.867    pulse_generator/p_1_in
    SLICE_X61Y49         LUT5 (Prop_lut5_I0_O)        0.329    10.196 r  pulse_generator/clk_counter[27]_i_1/O
                         net (fo=28, routed)          0.532    10.728    pulse_generator/clk_counter[27]_i_1_n_0
    SLICE_X59Y48         FDRE                                         r  pulse_generator/clk_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.519     4.860    pulse_generator/clk_IBUF_BUFG
    SLICE_X59Y48         FDRE                                         r  pulse_generator/clk_counter_reg[8]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            pulse_generator/clk_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.717ns  (logic 2.506ns (23.382%)  route 8.211ns (76.618%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  sw_IBUF[2]_inst/O
                         net (fo=23, routed)          5.214     6.678    pulse_generator/sw_IBUF[2]
    SLICE_X57Y49         LUT3 (Prop_lut3_I1_O)        0.124     6.802 r  pulse_generator/i__carry__1_i_10/O
                         net (fo=6, routed)           1.416     8.218    pulse_generator/i__carry__1_i_10_n_0
    SLICE_X58Y56         LUT6 (Prop_lut6_I1_O)        0.124     8.342 r  pulse_generator/i__carry__2_i_2/O
                         net (fo=1, routed)           0.764     9.106    pulse_generator/i__carry__2_i_2_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     9.571 r  pulse_generator/clk_counter1_inferred__1/i__carry__2/CO[1]
                         net (fo=2, routed)           0.297     9.867    pulse_generator/p_1_in
    SLICE_X61Y49         LUT5 (Prop_lut5_I0_O)        0.329    10.196 r  pulse_generator/clk_counter[27]_i_1/O
                         net (fo=28, routed)          0.520    10.717    pulse_generator/clk_counter[27]_i_1_n_0
    SLICE_X59Y51         FDRE                                         r  pulse_generator/clk_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.509     4.850    pulse_generator/clk_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  pulse_generator/clk_counter_reg[1]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            pulse_generator/clk_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.717ns  (logic 2.506ns (23.382%)  route 8.211ns (76.618%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  sw_IBUF[2]_inst/O
                         net (fo=23, routed)          5.214     6.678    pulse_generator/sw_IBUF[2]
    SLICE_X57Y49         LUT3 (Prop_lut3_I1_O)        0.124     6.802 r  pulse_generator/i__carry__1_i_10/O
                         net (fo=6, routed)           1.416     8.218    pulse_generator/i__carry__1_i_10_n_0
    SLICE_X58Y56         LUT6 (Prop_lut6_I1_O)        0.124     8.342 r  pulse_generator/i__carry__2_i_2/O
                         net (fo=1, routed)           0.764     9.106    pulse_generator/i__carry__2_i_2_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     9.571 r  pulse_generator/clk_counter1_inferred__1/i__carry__2/CO[1]
                         net (fo=2, routed)           0.297     9.867    pulse_generator/p_1_in
    SLICE_X61Y49         LUT5 (Prop_lut5_I0_O)        0.329    10.196 r  pulse_generator/clk_counter[27]_i_1/O
                         net (fo=28, routed)          0.520    10.717    pulse_generator/clk_counter[27]_i_1_n_0
    SLICE_X59Y51         FDRE                                         r  pulse_generator/clk_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.509     4.850    pulse_generator/clk_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  pulse_generator/clk_counter_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            fitbit_tracker/consecHA_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.498ns  (logic 0.229ns (15.311%)  route 1.269ns (84.689%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  sw_IBUF[1]_inst/O
                         net (fo=154, routed)         1.269     1.498    fitbit_tracker/sw_IBUF[0]
    SLICE_X52Y23         FDCE                                         f  fitbit_tracker/consecHA_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.822     1.949    fitbit_tracker/clk_IBUF_BUFG
    SLICE_X52Y23         FDCE                                         r  fitbit_tracker/consecHA_reg[0]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            fitbit_tracker/consecHA_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.498ns  (logic 0.229ns (15.311%)  route 1.269ns (84.689%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  sw_IBUF[1]_inst/O
                         net (fo=154, routed)         1.269     1.498    fitbit_tracker/sw_IBUF[0]
    SLICE_X52Y23         FDCE                                         f  fitbit_tracker/consecHA_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.822     1.949    fitbit_tracker/clk_IBUF_BUFG
    SLICE_X52Y23         FDCE                                         r  fitbit_tracker/consecHA_reg[1]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            fitbit_tracker/consecHA_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.498ns  (logic 0.229ns (15.311%)  route 1.269ns (84.689%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  sw_IBUF[1]_inst/O
                         net (fo=154, routed)         1.269     1.498    fitbit_tracker/sw_IBUF[0]
    SLICE_X52Y23         FDCE                                         f  fitbit_tracker/consecHA_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.822     1.949    fitbit_tracker/clk_IBUF_BUFG
    SLICE_X52Y23         FDCE                                         r  fitbit_tracker/consecHA_reg[2]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            fitbit_tracker/consecHA_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.498ns  (logic 0.229ns (15.311%)  route 1.269ns (84.689%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  sw_IBUF[1]_inst/O
                         net (fo=154, routed)         1.269     1.498    fitbit_tracker/sw_IBUF[0]
    SLICE_X52Y23         FDCE                                         f  fitbit_tracker/consecHA_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.822     1.949    fitbit_tracker/clk_IBUF_BUFG
    SLICE_X52Y23         FDCE                                         r  fitbit_tracker/consecHA_reg[3]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            fitbit_tracker/consecHA_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.498ns  (logic 0.229ns (15.311%)  route 1.269ns (84.689%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  sw_IBUF[1]_inst/O
                         net (fo=154, routed)         1.269     1.498    fitbit_tracker/sw_IBUF[0]
    SLICE_X52Y23         FDCE                                         f  fitbit_tracker/consecHA_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.822     1.949    fitbit_tracker/clk_IBUF_BUFG
    SLICE_X52Y23         FDCE                                         r  fitbit_tracker/consecHA_reg[4]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            fitbit_tracker/consecHA_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.498ns  (logic 0.229ns (15.311%)  route 1.269ns (84.689%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  sw_IBUF[1]_inst/O
                         net (fo=154, routed)         1.269     1.498    fitbit_tracker/sw_IBUF[0]
    SLICE_X52Y23         FDCE                                         f  fitbit_tracker/consecHA_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.822     1.949    fitbit_tracker/clk_IBUF_BUFG
    SLICE_X52Y23         FDCE                                         r  fitbit_tracker/consecHA_reg[5]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            fitbit_tracker/consecHA_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.229ns (14.598%)  route 1.342ns (85.402%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  sw_IBUF[1]_inst/O
                         net (fo=154, routed)         1.342     1.571    fitbit_tracker/sw_IBUF[0]
    SLICE_X52Y24         FDCE                                         f  fitbit_tracker/consecHA_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.821     1.948    fitbit_tracker/clk_IBUF_BUFG
    SLICE_X52Y24         FDCE                                         r  fitbit_tracker/consecHA_reg[6]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            fitbit_tracker/consecHA_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.229ns (14.598%)  route 1.342ns (85.402%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  sw_IBUF[1]_inst/O
                         net (fo=154, routed)         1.342     1.571    fitbit_tracker/sw_IBUF[0]
    SLICE_X52Y24         FDCE                                         f  fitbit_tracker/consecHA_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.821     1.948    fitbit_tracker/clk_IBUF_BUFG
    SLICE_X52Y24         FDCE                                         r  fitbit_tracker/consecHA_reg[7]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            fitbit_tracker/walk9_count_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.609ns  (logic 0.229ns (14.252%)  route 1.380ns (85.748%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  sw_IBUF[1]_inst/O
                         net (fo=154, routed)         1.380     1.609    fitbit_tracker/sw_IBUF[0]
    SLICE_X55Y23         FDCE                                         f  fitbit_tracker/walk9_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.822     1.949    fitbit_tracker/clk_IBUF_BUFG
    SLICE_X55Y23         FDCE                                         r  fitbit_tracker/walk9_count_reg[6]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            fitbit_tracker/consecHA_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.663ns  (logic 0.229ns (13.795%)  route 1.433ns (86.205%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  sw_IBUF[1]_inst/O
                         net (fo=154, routed)         1.433     1.663    fitbit_tracker/sw_IBUF[0]
    SLICE_X52Y25         FDCE                                         f  fitbit_tracker/consecHA_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.821     1.948    fitbit_tracker/clk_IBUF_BUFG
    SLICE_X52Y25         FDCE                                         r  fitbit_tracker/consecHA_reg[10]/C





