
---------- Begin Simulation Statistics ----------
final_tick                                 1284602400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 186194                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407856                       # Number of bytes of host memory used
host_op_rate                                   330928                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    14.16                       # Real time elapsed on the host
host_tick_rate                               90717158                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2636584                       # Number of instructions simulated
sim_ops                                       4686103                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001285                       # Number of seconds simulated
sim_ticks                                  1284602400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               542628                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 11                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             25266                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            568584                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             297571                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          542628                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           245057                       # Number of indirect misses.
system.cpu.branchPred.lookups                  612811                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   20427                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12258                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   3005318                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2307943                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             25357                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     461981                       # Number of branches committed
system.cpu.commit.bw_lim_events                765167                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             743                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          925407                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2636584                       # Number of instructions committed
system.cpu.commit.committedOps                4686103                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2796262                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.675845                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.718309                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1229179     43.96%     43.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       275516      9.85%     53.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       229281      8.20%     62.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       297119     10.63%     72.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       765167     27.36%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2796262                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     111027                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                18326                       # Number of function calls committed.
system.cpu.commit.int_insts                   4599436                       # Number of committed integer instructions.
system.cpu.commit.loads                        621981                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        24517      0.52%      0.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3667027     78.25%     78.78% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            7563      0.16%     78.94% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            38340      0.82%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           4387      0.09%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1216      0.03%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6238      0.13%     80.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           17393      0.37%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           18312      0.39%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          20372      0.43%     81.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1184      0.03%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          598663     12.78%     94.01% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         244438      5.22%     99.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        23318      0.50%     99.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        13135      0.28%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4686103                       # Class of committed instruction
system.cpu.commit.refs                         879554                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2636584                       # Number of Instructions Simulated
system.cpu.committedOps                       4686103                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.218056                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.218056                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8221                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33027                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        48441                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4399                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1040195                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                5835351                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   425636                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1465392                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  25433                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 90878                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      709831                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2057                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      277791                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           160                       # TLB misses on write requests
system.cpu.fetch.Branches                      612811                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    341538                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2564118                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4885                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        3432605                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  100                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            8                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           611                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   50866                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.190817                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             457247                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             317998                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.068846                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            3047534                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.005524                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.921808                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1371686     45.01%     45.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   115235      3.78%     48.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    74301      2.44%     51.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    97181      3.19%     54.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1389131     45.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3047534                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    184606                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    99468                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    274513600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    274513600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    274513600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    274513200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    274513200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    274513200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      9963600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      9962800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       720400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       720400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       720000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       719600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      7297200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      7220400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      7062400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      6931600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    100295600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    100303200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    100180000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    100317200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     2099494800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          163973                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                29933                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   494945                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.632575                       # Inst execution rate
system.cpu.iew.exec_refs                       989207                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     277556                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  704324                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                744666                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                939                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               602                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               289325                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             5611449                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                711651                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             36314                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               5243025                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3290                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9024                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  25433                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15153                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           578                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            48679                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          244                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           91                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           67                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       122683                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        31751                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             91                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        21179                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8754                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   7054562                       # num instructions consuming a value
system.cpu.iew.wb_count                       5220679                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.577066                       # average fanout of values written-back
system.cpu.iew.wb_producers                   4070950                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.625617                       # insts written-back per cycle
system.cpu.iew.wb_sent                        5227791                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  8074777                       # number of integer regfile reads
system.cpu.int_regfile_writes                 4429994                       # number of integer regfile writes
system.cpu.ipc                               0.820980                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.820980                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             30602      0.58%      0.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               4117702     78.00%     78.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 7585      0.14%     78.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 42231      0.80%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                5939      0.11%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1262      0.02%     79.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6894      0.13%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                21053      0.40%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                20114      0.38%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               20972      0.40%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2246      0.04%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               693324     13.13%     94.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              265621      5.03%     99.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           29254      0.55%     99.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          14543      0.28%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                5279342                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  127910                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              257206                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       124445                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             168337                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                5120830                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           13368570                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      5096234                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           6368536                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    5610329                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   5279342                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1120                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          925335                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             19561                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            377                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1370068                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       3047534                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.732332                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.655193                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1238588     40.64%     40.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              245390      8.05%     48.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              387207     12.71%     61.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              445858     14.63%     76.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              730491     23.97%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3047534                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.643883                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      341642                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           361                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             17535                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             6339                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               744666                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              289325                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 2018887                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    684                       # number of misc regfile writes
system.cpu.numCycles                          3211507                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     58                       # Number of system calls
system.cpu.rename.BlockCycles                  846516                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               6185107                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              159                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  47997                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   477433                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  15254                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4528                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              14985188                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                5758644                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             7630350                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1495959                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  80453                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  25433                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                181768                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1445220                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            218939                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          9056436                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          20425                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                882                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    210637                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            935                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      7642605                       # The number of ROB reads
system.cpu.rob.rob_writes                    11475180                       # The number of ROB writes
system.cpu.timesIdled                            2543                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        19650                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          444                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          40580                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              445                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          652                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            652                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              124                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9513                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23149                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1284602400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12152                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1360                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8153                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1484                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1484                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12152                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36785                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36785                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36785                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       959744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       959744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  959744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13636                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13636    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13636                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11461784                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29592516                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.3                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1284602400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               18730                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4169                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             25084                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                914                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 2                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                2                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2200                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2200                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          18730                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        11660                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49848                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   61508                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       254144                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1264896                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1519040                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10523                       # Total snoops (count)
system.l2bus.snoopTraffic                       87296                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              31451                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014626                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.120316                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    30992     98.54%     98.54% # Request fanout histogram
system.l2bus.snoop_fanout::1                      458      1.46%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                31451                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20349197                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.6                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19918238                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             4769199                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.4                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1284602400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1284602400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       336889                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           336889                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       336889                       # number of overall hits
system.cpu.icache.overall_hits::total          336889                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4649                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4649                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4649                       # number of overall misses
system.cpu.icache.overall_misses::total          4649                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    188851599                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    188851599                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    188851599                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    188851599                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       341538                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       341538                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       341538                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       341538                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013612                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013612                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013612                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013612                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 40621.983007                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 40621.983007                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 40621.983007                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 40621.983007                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           97                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    32.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.icache.writebacks::total                 1                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          675                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          675                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          675                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          675                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3974                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3974                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3974                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3974                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    155046799                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    155046799                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    155046799                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    155046799                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011636                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011636                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011636                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011636                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 39015.299195                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 39015.299195                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 39015.299195                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 39015.299195                       # average overall mshr miss latency
system.cpu.icache.replacements                   3716                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       336889                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          336889                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4649                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4649                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    188851599                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    188851599                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       341538                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       341538                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013612                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013612                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 40621.983007                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 40621.983007                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          675                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          675                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3974                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3974                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    155046799                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    155046799                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011636                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011636                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 39015.299195                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 39015.299195                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1284602400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1284602400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.815466                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              285923                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3718                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             76.902367                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.815466                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991467                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991467                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          139                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            687050                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           687050                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1284602400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1284602400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1284602400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       883255                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           883255                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       883255                       # number of overall hits
system.cpu.dcache.overall_hits::total          883255                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34496                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34496                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34496                       # number of overall misses
system.cpu.dcache.overall_misses::total         34496                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1678911599                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1678911599                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1678911599                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1678911599                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       917751                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       917751                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       917751                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       917751                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.037588                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.037588                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.037588                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.037588                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48669.747188                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48669.747188                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48669.747188                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48669.747188                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        27693                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          175                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               709                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.059238                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    58.333333                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1730                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2808                       # number of writebacks
system.cpu.dcache.writebacks::total              2808                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        21921                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21921                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        21921                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21921                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12575                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12575                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12575                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4383                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16958                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    581210799                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    581210799                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    581210799                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    251868513                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    833079312                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013702                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013702                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013702                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018478                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46219.546640                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46219.546640                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46219.546640                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57464.867214                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49126.035617                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15932                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       627693                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          627693                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32251                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32251                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1563175200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1563175200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       659944                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       659944                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.048869                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.048869                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48469.045921                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48469.045921                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        21878                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        21878                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10373                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10373                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    468987200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    468987200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015718                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015718                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45212.301166                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45212.301166                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       255562                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         255562                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2245                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2245                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    115736399                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    115736399                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       257807                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       257807                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008708                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008708                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51552.961693                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51552.961693                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           43                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           43                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2202                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2202                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    112223599                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    112223599                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008541                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008541                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 50964.395550                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50964.395550                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4383                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4383                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    251868513                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    251868513                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57464.867214                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57464.867214                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1284602400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1284602400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           982.321536                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              635500                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15932                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.888275                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   746.572146                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   235.749391                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.729074                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.230224                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.959298                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          198                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          826                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          188                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          744                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.193359                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1852458                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1852458                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1284602400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            2004                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4901                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          899                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                7804                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           2004                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4901                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          899                       # number of overall hits
system.l2cache.overall_hits::total               7804                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1966                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7672                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3484                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13122                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1966                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7672                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3484                       # number of overall misses
system.l2cache.overall_misses::total            13122                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    133415600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    524633600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    241908798                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    899957998                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    133415600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    524633600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    241908798                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    899957998                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         3970                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12573                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4383                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           20926                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3970                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12573                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4383                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          20926                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.495214                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.610196                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.794889                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.627067                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.495214                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.610196                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.794889                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.627067                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67861.444557                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68382.898853                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69434.212974                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68583.904740                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67861.444557                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68382.898853                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69434.212974                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68583.904740                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    4                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1360                       # number of writebacks
system.l2cache.writebacks::total                 1360                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            7                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           20                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             27                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            7                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           20                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            27                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1966                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7665                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3464                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13095                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1966                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7665                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3464                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          541                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13636                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    117687600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    462932400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    213339617                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    793959617                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    117687600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    462932400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    213339617                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     32485484                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    826445101                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.495214                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.609640                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.790326                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.625777                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.495214                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.609640                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.790326                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.651630                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59861.444557                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60395.616438                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61587.649249                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60630.745857                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59861.444557                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60395.616438                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61587.649249                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 60047.105360                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60607.590276                       # average overall mshr miss latency
system.l2cache.replacements                      9605                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2809                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2809                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2809                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2809                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          353                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          353                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          541                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          541                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     32485484                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     32485484                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 60047.105360                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 60047.105360                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            2                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               2                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data          715                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              715                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1485                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1485                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    103498400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    103498400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2200                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2200                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.675000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.675000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69695.892256                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69695.892256                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1484                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1484                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     91454000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     91454000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.674545                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.674545                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61626.684636                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61626.684636                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         2004                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4186                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          899                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         7089                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1966                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6187                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3484                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11637                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    133415600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    421135200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    241908798                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    796459598                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3970                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10373                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4383                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        18726                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.495214                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.596452                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.794889                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.621435                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67861.444557                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68067.754970                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69434.212974                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68442.003781                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           20                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           26                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1966                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6181                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3464                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11611                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    117687600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    371478400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    213339617                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    702505617                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.495214                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.595874                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.790326                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.620047                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59861.444557                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60100.048536                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61587.649249                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60503.455086                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1284602400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1284602400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3759.912562                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26293                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9605                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.737428                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    17.936194                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   395.198788                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2281.899974                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   931.163100                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   133.714507                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.004379                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.096484                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.557104                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.227335                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.032645                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.917947                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1133                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2963                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1110                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           14                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2662                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          198                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.276611                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.723389                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               338245                       # Number of tag accesses
system.l2cache.tags.data_accesses              338245                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1284602400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          125824                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          490560                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       221696                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        34624                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              872704                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       125824                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         125824                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        87040                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            87040                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1966                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7665                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3464                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          541                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13636                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1360                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1360                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           97947816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          381876914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    172579469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     26953087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              679357286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      97947816                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          97947816                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        67756373                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              67756373                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        67756373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          97947816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         381876914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    172579469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     26953087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             747113659                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 2056143600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 479202                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407856                       # Number of bytes of host memory used
host_op_rate                                   846163                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     9.95                       # Real time elapsed on the host
host_tick_rate                               77514550                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4769667                       # Number of instructions simulated
sim_ops                                       8422273                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000772                       # Number of seconds simulated
sim_ticks                                   771541200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               292953                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             12586                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            306923                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             246125                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          292953                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            46828                       # Number of indirect misses.
system.cpu.branchPred.lookups                  374024                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   31779                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          426                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   3157571                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1791813                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             12586                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     277292                       # Number of branches committed
system.cpu.commit.bw_lim_events                598812                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          886664                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2133083                       # Number of instructions committed
system.cpu.commit.committedOps                3736170                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1699022                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.199012                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.463920                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       133402      7.85%      7.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       686118     40.38%     48.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       187266     11.02%     59.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        93424      5.50%     64.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       598812     35.24%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1699022                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      28837                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                24273                       # Number of function calls committed.
system.cpu.commit.int_insts                   3637290                       # Number of committed integer instructions.
system.cpu.commit.loads                        355629                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        79001      2.11%      2.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2736235     73.24%     75.35% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     75.35% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           332797      8.91%     84.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            601      0.02%     84.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6984      0.19%     84.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              42      0.00%     84.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     84.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.00%     84.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           1192      0.03%     84.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            30      0.00%     84.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     84.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     84.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     84.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     84.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     84.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     84.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     84.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     84.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     84.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     84.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     84.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     84.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     84.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     84.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     84.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     84.50% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          352592      9.44%     93.93% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         217711      5.83%     99.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         3037      0.08%     99.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         5864      0.16%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3736170                       # Class of committed instruction
system.cpu.commit.refs                         579204                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2133083                       # Number of Instructions Simulated
system.cpu.committedOps                       3736170                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.904256                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.904256                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           10                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           16                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           32                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                424257                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4735682                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   224479                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1143024                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  12613                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                120951                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      405943                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            10                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      231872                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                      374024                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    326878                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1584963                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1482                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2742912                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   25226                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.193910                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             327748                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             277904                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.422043                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1925324                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.535608                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.767680                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   532046     27.63%     27.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   115503      6.00%     33.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   123898      6.44%     40.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    96941      5.04%     45.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1056936     54.90%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1925324                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     52290                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    23357                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    203680800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    203680800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    203680800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    203680800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    203680800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    203680800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)     70272800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)     70273200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        66000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        66000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        66000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        66000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       840000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       841600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       841200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       840000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     63943600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     63995200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     63970800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     64007600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1622174800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            3529                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                12767                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   312307                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.140239                       # Inst execution rate
system.cpu.iew.exec_refs                       637810                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     231872                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  215449                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                443393                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               404                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               283661                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4622833                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                405938                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              9185                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4128207                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      3                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  12613                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    10                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            43907                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          161                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           30                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        87764                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        60087                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             30                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         5733                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           7034                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   7579908                       # num instructions consuming a value
system.cpu.iew.wb_count                       4126801                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.434281                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3291810                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.139510                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4127072                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  7916201                       # number of integer regfile reads
system.cpu.int_regfile_writes                 4249098                       # number of integer regfile writes
system.cpu.ipc                               1.105882                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.105882                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             81955      1.98%      1.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3055212     73.84%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   13      0.00%     75.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                351352      8.49%     84.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 628      0.02%     84.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     84.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     84.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6993      0.17%     84.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   78      0.00%     84.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     84.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   78      0.00%     84.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                1202      0.03%     84.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 56      0.00%     84.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     84.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     84.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     84.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     84.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.54% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               404747      9.78%     94.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              226060      5.46%     99.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            3119      0.08%     99.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           5866      0.14%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4137391                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   29327                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               58669                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        29279                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              30239                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4026109                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10143500                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4097522                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5479288                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4622812                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4137391                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          886664                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              2062                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1932239                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1925324                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.148932                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.420736                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              316143     16.42%     16.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              383793     19.93%     36.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              411449     21.37%     57.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              325056     16.88%     74.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              488883     25.39%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1925324                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.145001                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      326878                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads            104827                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            72421                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               443393                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              283661                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1260885                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                          1928853                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                  251020                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5597129                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 145790                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   286002                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     35                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     4                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              14574779                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4694061                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             7010639                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1186239                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    113                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  12613                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                189161                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1413515                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             53424                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          9407239                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            289                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    347043                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             21                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      5723044                       # The number of ROB reads
system.cpu.rob.rob_writes                     9471967                       # The number of ROB writes
system.cpu.timesIdled                              30                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           94                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            6                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            189                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                6                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           44                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            93                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    771541200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 49                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict               43                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            49                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          142                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          142                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    142                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                49                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      49    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  49                       # Request fanout histogram
system.membus.reqLayer2.occupancy               38800                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy             106200                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    771541200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  94                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            16                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               128                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             95                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          172                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          111                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     283                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     6976                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                50                       # Total snoops (count)
system.l2bus.snoopTraffic                          64                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                145                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.041379                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.199856                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      139     95.86%     95.86% # Request fanout histogram
system.l2bus.snoop_fanout::1                        6      4.14%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  145                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               44400                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                88396                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               68400                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       771541200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    771541200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       326809                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           326809                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       326809                       # number of overall hits
system.cpu.icache.overall_hits::total          326809                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           69                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             69                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           69                       # number of overall misses
system.cpu.icache.overall_misses::total            69                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      3084000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3084000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      3084000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3084000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       326878                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       326878                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       326878                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       326878                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000211                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000211                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000211                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000211                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 44695.652174                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 44695.652174                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 44695.652174                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 44695.652174                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           11                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           58                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           58                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           58                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           58                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      2794800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2794800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      2794800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2794800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000177                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000177                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000177                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000177                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 48186.206897                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48186.206897                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 48186.206897                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48186.206897                       # average overall mshr miss latency
system.cpu.icache.replacements                     57                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       326809                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          326809                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           69                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            69                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      3084000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3084000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       326878                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       326878                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000211                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000211                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 44695.652174                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 44695.652174                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           11                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           58                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      2794800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2794800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000177                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000177                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 48186.206897                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48186.206897                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    771541200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    771541200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               12486                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                57                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            219.052632                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          213                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            653813                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           653813                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    771541200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    771541200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    771541200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       585530                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           585530                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       585530                       # number of overall hits
system.cpu.dcache.overall_hits::total          585530                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           80                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             80                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           80                       # number of overall misses
system.cpu.dcache.overall_misses::total            80                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2754800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2754800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2754800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2754800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       585610                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       585610                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       585610                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       585610                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000137                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000137                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000137                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000137                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data        34435                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total        34435                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data        34435                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total        34435                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 1                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           15                       # number of writebacks
system.cpu.dcache.writebacks::total                15                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           46                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           46                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           46                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           46                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           34                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           34                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            3                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1057600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1057600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1057600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        27996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1085596                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000058                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000058                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000058                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000063                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 31105.882353                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31105.882353                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 31105.882353                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9332                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29340.432432                       # average overall mshr miss latency
system.cpu.dcache.replacements                     37                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       361955                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          361955                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           80                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            80                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2754800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2754800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       362035                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       362035                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000221                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000221                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data        34435                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        34435                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           46                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           46                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           34                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1057600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1057600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000094                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000094                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 31105.882353                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31105.882353                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       223575                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         223575                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data       223575                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       223575                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        27996                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        27996                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9332                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total         9332                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    771541200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    771541200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                9091                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                37                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            245.702703                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   834.989114                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   189.010886                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.815419                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.184581                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          189                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          835                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           58                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          131                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          392                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          443                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.184570                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.815430                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1171257                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1171257                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    771541200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              20                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              22                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            3                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  45                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             20                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             22                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            3                       # number of overall hits
system.l2cache.overall_hits::total                 45                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            38                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            12                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                50                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           38                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           12                       # number of overall misses
system.l2cache.overall_misses::total               50                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      2558400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data       832000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      3390400                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      2558400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data       832000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      3390400                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           58                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           34                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            3                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              95                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           58                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           34                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            3                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             95                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.655172                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.352941                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.526316                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.655172                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.352941                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.526316                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67326.315789                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 69333.333333                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total        67808                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67326.315789                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 69333.333333                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total        67808                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              1                       # number of writebacks
system.l2cache.writebacks::total                    1                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           38                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           12                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           38                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           12                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      2262400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       736000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      2998400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      2262400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       736000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      2998400                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.655172                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.352941                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.526316                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.655172                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.352941                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.526316                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59536.842105                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 61333.333333                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total        59968                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59536.842105                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 61333.333333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total        59968                       # average overall mshr miss latency
system.l2cache.replacements                        50                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           15                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           15                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           15                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           15                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadSharedReq_hits::.cpu.inst           20                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           22                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           45                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           38                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           12                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           50                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      2558400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data       832000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      3390400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           58                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           34                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           95                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.655172                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.352941                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.526316                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67326.315789                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 69333.333333                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total        67808                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           38                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           12                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           50                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      2262400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       736000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2998400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.655172                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.352941                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.526316                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59536.842105                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 61333.333333                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total        59968                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    771541200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    771541200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    229                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   50                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 4.580000                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.001432                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1070.641701                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1864.263627                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1002.093240                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          119                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009766                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.261387                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.455142                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.244652                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.029053                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1123                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2973                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2           69                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3         1054                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          611                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2362                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.274170                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.725830                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1562                       # Number of tag accesses
system.l2cache.tags.data_accesses                1562                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    771541200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            2368                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data             768                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                3136                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         2368                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           2368                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks           64                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total               64                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               37                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               12                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   49                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             1                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   1                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            3069182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data             995410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                4064592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       3069182                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           3069182                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           82951                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 82951                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           82951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           3069182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data            995410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               4147543                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 2278403200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1798297                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412976                       # Number of bytes of host memory used
host_op_rate                                  3206489                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.98                       # Real time elapsed on the host
host_tick_rate                               74470744                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     5366920                       # Number of instructions simulated
sim_ops                                       9569790                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000222                       # Number of seconds simulated
sim_ticks                                   222259600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               119761                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4058                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            119838                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              57269                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          119761                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            62492                       # Number of indirect misses.
system.cpu.branchPred.lookups                  138749                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    9265                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         3511                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    668191                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   387741                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              4101                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     122253                       # Number of branches committed
system.cpu.commit.bw_lim_events                185832                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             131                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           74578                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               597253                       # Number of instructions committed
system.cpu.commit.committedOps                1147517                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       509907                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.250444                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.595503                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       107419     21.07%     21.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        93067     18.25%     39.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        59645     11.70%     51.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        63944     12.54%     63.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       185832     36.44%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       509907                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      40125                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 8929                       # Number of function calls committed.
system.cpu.commit.int_insts                   1114602                       # Number of committed integer instructions.
system.cpu.commit.loads                        138674                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         4394      0.38%      0.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           879069     76.61%     76.99% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            6303      0.55%     77.54% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              241      0.02%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           1676      0.15%     77.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.02%     77.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.01%     77.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            6351      0.55%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            6432      0.56%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          14060      1.23%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           108      0.01%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          133743     11.65%     91.74% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          88297      7.69%     99.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         4931      0.43%     99.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         1580      0.14%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1147517                       # Class of committed instruction
system.cpu.commit.refs                         228551                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      597253                       # Number of Instructions Simulated
system.cpu.committedOps                       1147517                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.930341                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.930341                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           51                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          120                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          216                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            12                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 32287                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                1249707                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   141301                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    348672                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   4124                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  5235                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      144898                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            94                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       93462                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             4                       # TLB misses on write requests
system.cpu.fetch.Branches                      138749                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    101727                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        389236                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   527                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         653871                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   48                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           281                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    8248                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.249706                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             137924                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              66534                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.176770                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             531619                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.384787                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.839749                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   169555     31.89%     31.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    43830      8.24%     40.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    14992      2.82%     42.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    18984      3.57%     46.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   284258     53.47%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               531619                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     67973                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    35703                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     61134400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     61134400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     61134400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     61134800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     61134800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     61134400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      1317600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      1317600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       199600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       199600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       199600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       200000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      2795600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      2795600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      2794800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      2590800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     24111600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     24087200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     24117200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     24083600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      477617600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           24030                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 4997                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   126000                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.146492                       # Inst execution rate
system.cpu.iew.exec_refs                       238153                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      93252                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   22210                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                149464                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                209                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                33                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                97307                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1222081                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                144901                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              7790                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1192696                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     39                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   586                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   4124                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   652                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             4                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             8111                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           25                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        10792                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         7430                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             25                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         4753                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            244                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1348370                       # num instructions consuming a value
system.cpu.iew.wb_count                       1189630                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.621559                       # average fanout of values written-back
system.cpu.iew.wb_producers                    838092                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.140974                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1190291                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1788126                       # number of integer regfile reads
system.cpu.int_regfile_writes                  937215                       # number of integer regfile writes
system.cpu.ipc                               1.074875                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.074875                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              6442      0.54%      0.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                917017     76.39%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 6304      0.53%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   284      0.02%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1761      0.15%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 236      0.02%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  135      0.01%     77.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 6516      0.54%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 6521      0.54%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               14096      1.17%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                174      0.01%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               141734     11.81%     91.73% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               92319      7.69%     99.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            5240      0.44%     99.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           1705      0.14%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1200484                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   41052                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               82172                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        40868                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              43031                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1152990                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            2853720                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1148762                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1253648                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1221751                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1200484                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 330                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           74573                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              3303                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            199                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        87661                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        531619                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.258166                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.513042                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              110079     20.71%     20.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               68551     12.89%     33.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               85855     16.15%     49.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              108313     20.37%     70.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              158821     29.87%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          531619                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.160508                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      101775                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            78                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              4634                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1168                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               149464                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               97307                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  496643                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                           555649                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      5                       # Number of system calls
system.cpu.rename.BlockCycles                   24945                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1321343                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   1566                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   143867                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    427                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   208                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               3154819                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1243095                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1409997                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    350597                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   2049                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   4124                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  5662                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    88672                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             69523                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          1864019                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2424                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                148                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      7123                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            160                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      1546170                       # The number of ROB reads
system.cpu.rob.rob_writes                     2466138                       # The number of ROB writes
system.cpu.timesIdled                            1333                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         1937                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           47                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           3872                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               47                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          386                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           797                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    222259600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                392                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           30                       # Transaction distribution
system.membus.trans_dist::CleanEvict              356                       # Transaction distribution
system.membus.trans_dist::ReadExReq                19                       # Transaction distribution
system.membus.trans_dist::ReadExResp               19                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           392                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        28224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        28224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   28224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               411                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     411    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 411                       # Request fanout histogram
system.membus.reqLayer2.occupancy              366831                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy             883969                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.4                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    222259600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1881                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           167                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              2192                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 55                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                55                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1881                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         4782                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1026                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    5808                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       102016                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        30656                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   132672                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               423                       # Total snoops (count)
system.l2bus.snoopTraffic                        1920                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               2359                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.020348                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.141216                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     2311     97.97%     97.97% # Request fanout histogram
system.l2bus.snoop_fanout::1                       48      2.03%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 2359                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              410400                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              1671959                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.8                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1913598                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.9                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       222259600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    222259600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       100016                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           100016                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       100016                       # number of overall hits
system.cpu.icache.overall_hits::total          100016                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1711                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1711                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1711                       # number of overall misses
system.cpu.icache.overall_misses::total          1711                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     36406000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     36406000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     36406000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     36406000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       101727                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       101727                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       101727                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       101727                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016820                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016820                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016820                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016820                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 21277.615430                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 21277.615430                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 21277.615430                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 21277.615430                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          117                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          117                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          117                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          117                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1594                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1594                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1594                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1594                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     30322400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     30322400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     30322400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     30322400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.015669                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.015669                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.015669                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.015669                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 19022.835634                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 19022.835634                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 19022.835634                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 19022.835634                       # average overall mshr miss latency
system.cpu.icache.replacements                   1594                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       100016                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          100016                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1711                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1711                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     36406000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     36406000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       101727                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       101727                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016820                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016820                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 21277.615430                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 21277.615430                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          117                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          117                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1594                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1594                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     30322400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     30322400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.015669                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.015669                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 19022.835634                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 19022.835634                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    222259600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    222259600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              470930                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1850                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            254.556757                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            205048                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           205048                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    222259600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    222259600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    222259600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       226298                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           226298                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       226298                       # number of overall hits
system.cpu.dcache.overall_hits::total          226298                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          528                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            528                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          528                       # number of overall misses
system.cpu.dcache.overall_misses::total           528                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     20660400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     20660400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     20660400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     20660400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       226826                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       226826                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       226826                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       226826                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002328                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002328                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002328                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002328                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 39129.545455                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39129.545455                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 39129.545455                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39129.545455                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          172                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           43                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                35                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          137                       # number of writebacks
system.cpu.dcache.writebacks::total               137                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          225                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          225                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          225                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          225                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          303                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          303                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          303                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           39                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          342                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     10807600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     10807600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     10807600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2382759                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     13190359                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001336                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001336                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001336                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001508                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 35668.646865                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35668.646865                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 35668.646865                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61096.384615                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38568.301170                       # average overall mshr miss latency
system.cpu.dcache.replacements                    342                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       136266                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          136266                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          473                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           473                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     18968800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     18968800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       136739                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       136739                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003459                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003459                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40103.171247                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40103.171247                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          225                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          225                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          248                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          248                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9160000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9160000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001814                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001814                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 36935.483871                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36935.483871                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        90032                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          90032                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           55                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           55                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1691600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1691600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        90087                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        90087                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000611                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000611                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 30756.363636                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 30756.363636                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           55                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           55                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1647600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1647600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000611                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000611                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 29956.363636                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29956.363636                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           39                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           39                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2382759                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2382759                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61096.384615                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 61096.384615                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    222259600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    222259600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1067829                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1366                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            781.719619                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   843.456758                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   180.543242                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.823688                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.176312                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          145                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          879                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          111                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          136                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          580                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.141602                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.858398                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            453994                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           453994                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    222259600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            1350                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             168                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            7                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                1525                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1350                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            168                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            7                       # number of overall hits
system.l2cache.overall_hits::total               1525                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           244                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           135                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           32                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               411                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          244                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          135                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           32                       # number of overall misses
system.l2cache.overall_misses::total              411                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     17058400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      9021200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2301967                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     28381567                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     17058400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      9021200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2301967                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     28381567                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         1594                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          303                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           39                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1936                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1594                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          303                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           39                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1936                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.153074                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.445545                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.820513                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.212293                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.153074                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.445545                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.820513                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.212293                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 69911.475410                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 66823.703704                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 71936.468750                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 69054.907543                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 69911.475410                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 66823.703704                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 71936.468750                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 69054.907543                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             30                       # number of writebacks
system.l2cache.writebacks::total                   30                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          244                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          135                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           32                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          411                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          244                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          135                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           32                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          411                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     15106400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      7941200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2045967                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     25093567                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     15106400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      7941200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2045967                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     25093567                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.153074                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.445545                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.820513                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.212293                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.153074                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.445545                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.820513                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.212293                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 61911.475410                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 58823.703704                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 63936.468750                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 61054.907543                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 61911.475410                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 58823.703704                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 63936.468750                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 61054.907543                       # average overall mshr miss latency
system.l2cache.replacements                       423                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          137                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          137                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          137                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          137                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           10                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           10                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data           36                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               36                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           19                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             19                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      1278000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      1278000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           55                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           55                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.345455                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.345455                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 67263.157895                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 67263.157895                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           19                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           19                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      1126000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      1126000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.345455                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.345455                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 59263.157895                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 59263.157895                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         1350                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          132                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            7                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         1489                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          244                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          116                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           32                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          392                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     17058400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      7743200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2301967                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     27103567                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1594                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          248                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           39                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1881                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.153074                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.467742                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.820513                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.208400                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 69911.475410                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 66751.724138                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 71936.468750                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 69141.752551                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          244                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          116                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           32                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          392                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     15106400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      6815200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2045967                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     23967567                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.153074                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.467742                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.820513                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.208400                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 61911.475410                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 58751.724138                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 63936.468750                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61141.752551                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    222259600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    222259600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  18257                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4519                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 4.040053                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    43.895731                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1128.208578                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1841.987470                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   966.922071                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   114.986150                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010717                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.275442                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.449704                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.236065                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.028073                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1002                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3094                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2           35                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3          959                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          162                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          229                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2591                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.244629                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.755371                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                31399                       # Number of tag accesses
system.l2cache.tags.data_accesses               31399                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    222259600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           15616                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            8640                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2048                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               26304                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        15616                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          15616                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1920                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1920                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              244                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              135                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           32                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  411                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            30                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  30                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           70260182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           38873461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      9214450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              118348094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      70260182                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          70260182                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         8638547                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               8638547                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         8638547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          70260182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          38873461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      9214450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             126986641                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
