Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Thu Dec 14 04:12:45 2017
| Host             : ECEB-4022-02 running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file pipeIn_PipeOut_framework_power_routed.rpt -pb pipeIn_PipeOut_framework_power_summary_routed.pb -rpx pipeIn_PipeOut_framework_power_routed.rpx
| Design           : pipeIn_PipeOut_framework
| Device           : xc7a75tfgg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.273 |
| Dynamic (W)              | 0.162 |
| Device Static (W)        | 0.111 |
| Effective TJA (C/W)      | 2.7   |
| Max Ambient (C)          | 84.3  |
| Junction Temperature (C) | 25.7  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.022 |        7 |       --- |             --- |
| Slice Logic              |     0.006 |     6254 |       --- |             --- |
|   LUT as Logic           |     0.006 |     2204 |     47200 |            4.67 |
|   Register               |    <0.001 |     3041 |     94400 |            3.22 |
|   CARRY4                 |    <0.001 |       99 |     15850 |            0.62 |
|   LUT as Distributed RAM |    <0.001 |       56 |     19000 |            0.29 |
|   LUT as Shift Register  |    <0.001 |      111 |     19000 |            0.58 |
|   F7/F8 Muxes            |    <0.001 |       34 |     63400 |            0.05 |
|   BUFG                   |     0.000 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |      302 |       --- |             --- |
| Signals                  |     0.007 |     4891 |       --- |             --- |
| Block RAM                |     0.003 |      3.5 |       105 |            3.33 |
| MMCM                     |     0.106 |        1 |         6 |           16.67 |
| I/O                      |     0.017 |       89 |       285 |           31.23 |
| Static Power             |     0.111 |          |           |                 |
| Total                    |     0.273 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.057 |       0.042 |      0.015 |
| Vccaux    |       1.800 |     0.079 |       0.061 |      0.018 |
| Vcco33    |       3.300 |     0.005 |       0.001 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.008 |       0.004 |      0.004 |
| Vcco15    |       1.500 |     0.004 |       0.000 |      0.004 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
| mmcm0_clk0                                                                                 | hostIF/mmcm0_clk0                                                    |             9.9 |
| mmcm0_clkfb                                                                                | hostIF/mmcm0_clkfb                                                   |             9.9 |
| okUH0                                                                                      | okUH[0]                                                              |             9.9 |
| sys_clk                                                                                    | sys_clkp                                                             |             5.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------+-----------+
| Name                                                                               | Power (W) |
+------------------------------------------------------------------------------------+-----------+
| pipeIn_PipeOut_framework                                                           |     0.162 |
|   capmodule1                                                                       |    <0.001 |
|   dbg_hub                                                                          |     0.005 |
|     inst                                                                           |     0.005 |
|       BSCANID.u_xsdbm_id                                                           |     0.005 |
|         CORE_XSDB.UUT_MASTER                                                       |     0.004 |
|           U_ICON_INTERFACE                                                         |     0.003 |
|             U_CMD1                                                                 |    <0.001 |
|             U_CMD2                                                                 |    <0.001 |
|             U_CMD3                                                                 |    <0.001 |
|             U_CMD4                                                                 |    <0.001 |
|             U_CMD5                                                                 |    <0.001 |
|             U_CMD6_RD                                                              |    <0.001 |
|               U_RD_FIFO                                                            |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                              |    <0.001 |
|                   inst_fifo_gen                                                    |    <0.001 |
|                     gconvfifo.rf                                                   |    <0.001 |
|                       grf.rf                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                           gr1.gr1_int.rfwft                                        |    <0.001 |
|                           gras.rsts                                                |    <0.001 |
|                           rpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                           gwas.wsts                                                |    <0.001 |
|                           wpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                      |    <0.001 |
|                           gdm.dm_gen.dm                                            |    <0.001 |
|                             RAM_reg_0_15_0_5                                       |    <0.001 |
|                             RAM_reg_0_15_12_15                                     |    <0.001 |
|                             RAM_reg_0_15_6_11                                      |    <0.001 |
|                         rstblk                                                     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|             U_CMD6_WR                                                              |    <0.001 |
|               U_WR_FIFO                                                            |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                              |    <0.001 |
|                   inst_fifo_gen                                                    |    <0.001 |
|                     gconvfifo.rf                                                   |    <0.001 |
|                       grf.rf                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                           gras.rsts                                                |    <0.001 |
|                           rpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                           gwas.wsts                                                |    <0.001 |
|                           wpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                      |    <0.001 |
|                           gdm.dm_gen.dm                                            |    <0.001 |
|                             RAM_reg_0_15_0_5                                       |    <0.001 |
|                             RAM_reg_0_15_12_15                                     |    <0.001 |
|                             RAM_reg_0_15_6_11                                      |    <0.001 |
|                         rstblk                                                     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|             U_CMD7_CTL                                                             |    <0.001 |
|             U_CMD7_STAT                                                            |    <0.001 |
|             U_STATIC_STATUS                                                        |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                           |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                    |     0.001 |
|             U_RD_ABORT_FLAG                                                        |    <0.001 |
|             U_RD_REQ_FLAG                                                          |    <0.001 |
|             U_TIMER                                                                |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                            |    <0.001 |
|         CORE_XSDB.U_ICON                                                           |    <0.001 |
|           U_CMD                                                                    |    <0.001 |
|           U_STAT                                                                   |    <0.001 |
|           U_SYNC                                                                   |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                              |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                            |    <0.001 |
|   fifo                                                                             |    <0.001 |
|     U0                                                                             |    <0.001 |
|       inst_fifo_gen                                                                |    <0.001 |
|         gconvfifo.rf                                                               |    <0.001 |
|           grf.rf                                                                   |    <0.001 |
|             gntv_or_sync_fifo.gcx.clkx                                             |    <0.001 |
|               gnxpm_cdc.gsync_stage[1].rd_stg_inst                                 |    <0.001 |
|               gnxpm_cdc.gsync_stage[1].wr_stg_inst                                 |    <0.001 |
|               gnxpm_cdc.gsync_stage[2].rd_stg_inst                                 |    <0.001 |
|               gnxpm_cdc.gsync_stage[2].wr_stg_inst                                 |    <0.001 |
|             gntv_or_sync_fifo.gl0.rd                                               |    <0.001 |
|               gras.rsts                                                            |    <0.001 |
|                 c0                                                                 |    <0.001 |
|                 c1                                                                 |    <0.001 |
|               rpntr                                                                |    <0.001 |
|             gntv_or_sync_fifo.gl0.wr                                               |    <0.001 |
|               gwas.gpf.wrpf                                                        |    <0.001 |
|               gwas.wsts                                                            |    <0.001 |
|                 c1                                                                 |    <0.001 |
|                 c2                                                                 |    <0.001 |
|               wpntr                                                                |    <0.001 |
|             gntv_or_sync_fifo.mem                                                  |    <0.001 |
|               gbm.gbmg.gbmga.ngecc.bmg                                             |    <0.001 |
|                 inst_blk_mem_gen                                                   |    <0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                             |    <0.001 |
|                     valid.cstr                                                     |    <0.001 |
|                       ramloop[0].ram.r                                             |    <0.001 |
|                         prim_noinit.ram                                            |    <0.001 |
|             rstblk                                                                 |    <0.001 |
|               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst             |    <0.001 |
|               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst             |     0.000 |
|               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst             |    <0.001 |
|               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst             |     0.000 |
|   hostIF                                                                           |     0.131 |
|     core0                                                                          |     0.014 |
|       core0                                                                        |     0.014 |
|         a0/cb0                                                                     |    <0.001 |
|           U0                                                                       |    <0.001 |
|         a0/pc0/address_loop[0].output_data.pc_vector_mux_lut                       |    <0.001 |
|         a0/pc0/address_loop[10].output_data.pc_vector_mux_lut                      |    <0.001 |
|         a0/pc0/address_loop[2].output_data.pc_vector_mux_lut                       |    <0.001 |
|         a0/pc0/address_loop[4].output_data.pc_vector_mux_lut                       |    <0.001 |
|         a0/pc0/address_loop[6].output_data.pc_vector_mux_lut                       |    <0.001 |
|         a0/pc0/address_loop[8].output_data.pc_vector_mux_lut                       |    <0.001 |
|         a0/pc0/alu_decode0_lut                                                     |    <0.001 |
|         a0/pc0/alu_decode1_lut                                                     |    <0.001 |
|         a0/pc0/alu_decode2_lut                                                     |    <0.001 |
|         a0/pc0/carry_flag_lut                                                      |    <0.001 |
|         a0/pc0/data_path_loop[0].arith_logical_lut                                 |    <0.001 |
|         a0/pc0/data_path_loop[0].lsb_shift_rotate.shift_rotate_lut                 |    <0.001 |
|         a0/pc0/data_path_loop[0].medium_spm.spm_ram                                |    <0.001 |
|         a0/pc0/data_path_loop[0].output_data.sy_kk_mux_lut                         |    <0.001 |
|         a0/pc0/data_path_loop[0].second_operand.out_port_lut                       |    <0.001 |
|         a0/pc0/data_path_loop[1].arith_logical_lut                                 |    <0.001 |
|         a0/pc0/data_path_loop[1].medium_spm.spm_ram                                |    <0.001 |
|         a0/pc0/data_path_loop[2].arith_logical_lut                                 |    <0.001 |
|         a0/pc0/data_path_loop[2].medium_spm.spm_ram                                |    <0.001 |
|         a0/pc0/data_path_loop[2].mid_shift_rotate.shift_rotate_lut                 |    <0.001 |
|         a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut                         |    <0.001 |
|         a0/pc0/data_path_loop[2].second_operand.out_port_lut                       |    <0.001 |
|         a0/pc0/data_path_loop[3].arith_logical_lut                                 |    <0.001 |
|         a0/pc0/data_path_loop[3].medium_spm.spm_ram                                |    <0.001 |
|         a0/pc0/data_path_loop[4].arith_logical_lut                                 |    <0.001 |
|         a0/pc0/data_path_loop[4].medium_spm.spm_ram                                |    <0.001 |
|         a0/pc0/data_path_loop[4].mid_shift_rotate.shift_rotate_lut                 |    <0.001 |
|         a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut                         |    <0.001 |
|         a0/pc0/data_path_loop[4].second_operand.out_port_lut                       |    <0.001 |
|         a0/pc0/data_path_loop[5].arith_logical_lut                                 |    <0.001 |
|         a0/pc0/data_path_loop[5].medium_spm.spm_ram                                |    <0.001 |
|         a0/pc0/data_path_loop[6].arith_logical_lut                                 |    <0.001 |
|         a0/pc0/data_path_loop[6].medium_spm.spm_ram                                |    <0.001 |
|         a0/pc0/data_path_loop[6].msb_shift_rotate.shift_rotate_lut                 |    <0.001 |
|         a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut                         |    <0.001 |
|         a0/pc0/data_path_loop[6].second_operand.out_port_lut                       |    <0.001 |
|         a0/pc0/data_path_loop[7].arith_logical_lut                                 |    <0.001 |
|         a0/pc0/data_path_loop[7].medium_spm.spm_ram                                |    <0.001 |
|         a0/pc0/int_enable_type_lut                                                 |    <0.001 |
|         a0/pc0/lower_reg_banks                                                     |    <0.001 |
|         a0/pc0/move_type_lut                                                       |    <0.001 |
|         a0/pc0/pc_mode1_lut                                                        |    <0.001 |
|         a0/pc0/push_pop_lut                                                        |    <0.001 |
|         a0/pc0/register_enable_lut                                                 |    <0.001 |
|         a0/pc0/register_enable_type_lut                                            |    <0.001 |
|         a0/pc0/reset_lut                                                           |    <0.001 |
|         a0/pc0/stack_ram_high                                                      |    <0.001 |
|         a0/pc0/stack_ram_low                                                       |    <0.001 |
|         a0/pc0/t_state_lut                                                         |    <0.001 |
|         a0/pc0/upper_reg_banks                                                     |    <0.001 |
|         a0/pc0/use_zero_flag_lut                                                   |    <0.001 |
|     iob_regs[0].iobf0                                                              |    <0.001 |
|     iob_regs[10].iobf0                                                             |    <0.001 |
|     iob_regs[11].iobf0                                                             |    <0.001 |
|     iob_regs[12].iobf0                                                             |    <0.001 |
|     iob_regs[13].iobf0                                                             |    <0.001 |
|     iob_regs[14].iobf0                                                             |    <0.001 |
|     iob_regs[15].iobf0                                                             |    <0.001 |
|     iob_regs[16].iobf0                                                             |    <0.001 |
|     iob_regs[17].iobf0                                                             |    <0.001 |
|     iob_regs[18].iobf0                                                             |    <0.001 |
|     iob_regs[19].iobf0                                                             |    <0.001 |
|     iob_regs[1].iobf0                                                              |    <0.001 |
|     iob_regs[20].iobf0                                                             |    <0.001 |
|     iob_regs[21].iobf0                                                             |    <0.001 |
|     iob_regs[22].iobf0                                                             |    <0.001 |
|     iob_regs[23].iobf0                                                             |    <0.001 |
|     iob_regs[24].iobf0                                                             |    <0.001 |
|     iob_regs[25].iobf0                                                             |    <0.001 |
|     iob_regs[26].iobf0                                                             |    <0.001 |
|     iob_regs[27].iobf0                                                             |    <0.001 |
|     iob_regs[28].iobf0                                                             |    <0.001 |
|     iob_regs[29].iobf0                                                             |    <0.001 |
|     iob_regs[2].iobf0                                                              |    <0.001 |
|     iob_regs[30].iobf0                                                             |    <0.001 |
|     iob_regs[31].iobf0                                                             |    <0.001 |
|     iob_regs[3].iobf0                                                              |    <0.001 |
|     iob_regs[4].iobf0                                                              |    <0.001 |
|     iob_regs[5].iobf0                                                              |    <0.001 |
|     iob_regs[6].iobf0                                                              |    <0.001 |
|     iob_regs[7].iobf0                                                              |    <0.001 |
|     iob_regs[8].iobf0                                                              |    <0.001 |
|     iob_regs[9].iobf0                                                              |    <0.001 |
|     tbuf                                                                           |    <0.001 |
|   ila0                                                                             |     0.015 |
|     inst                                                                           |     0.015 |
|       ila_core_inst                                                                |     0.015 |
|         ila_trace_memory_inst                                                      |     0.001 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                 |     0.001 |
|             inst_blk_mem_gen                                                       |     0.001 |
|               gnbram.gnativebmg.native_blk_mem_gen                                 |     0.001 |
|                 valid.cstr                                                         |     0.001 |
|                   ramloop[0].ram.r                                                 |     0.001 |
|                     prim_noinit.ram                                                |     0.001 |
|         u_ila_cap_ctrl                                                             |     0.002 |
|           U_CDONE                                                                  |    <0.001 |
|           U_NS0                                                                    |    <0.001 |
|           U_NS1                                                                    |    <0.001 |
|           u_cap_addrgen                                                            |     0.002 |
|             U_CMPRESET                                                             |    <0.001 |
|             u_cap_sample_counter                                                   |    <0.001 |
|               U_SCE                                                                |    <0.001 |
|               U_SCMPCE                                                             |    <0.001 |
|               U_SCRST                                                              |    <0.001 |
|               u_scnt_cmp                                                           |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|             u_cap_window_counter                                                   |    <0.001 |
|               U_WCE                                                                |    <0.001 |
|               U_WHCMPCE                                                            |    <0.001 |
|               U_WLCMPCE                                                            |    <0.001 |
|               u_wcnt_hcmp                                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               u_wcnt_lcmp                                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|         u_ila_regs                                                                 |     0.008 |
|           MU_SRL[2].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[5].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[6].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[7].mu_srl_reg                                                     |    <0.001 |
|           STRG_QUAL.qual_strg_srl_reg                                              |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                     |    <0.001 |
|           U_XSDB_SLAVE                                                             |    <0.001 |
|           reg_15                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_16                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_17                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_18                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_19                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_1a                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_6                                                                    |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_7                                                                    |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_8                                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_80                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_81                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_82                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_83                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_84                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_85                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_887                                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_88d                                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_890                                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_9                                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_srl_fff                                                              |    <0.001 |
|           reg_stream_ffd                                                           |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_stream_ffe                                                           |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|         u_ila_reset_ctrl                                                           |    <0.001 |
|           arm_detection_inst                                                       |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                               |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                              |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                              |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                             |    <0.001 |
|           halt_detection_inst                                                      |    <0.001 |
|         u_trig                                                                     |     0.001 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                           |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           STRG_QUAL.U_STRG_QUAL                                                    |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           U_TM                                                                     |    <0.001 |
|             N_DDR_MODE.G_NMU[2].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[3].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[4].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[5].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[6].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[7].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|         xsdb_memory_read_inst                                                      |    <0.001 |
|   pipeIn80                                                                         |    <0.001 |
|   pipeOutA0                                                                        |    <0.001 |
|   pipeOutA3                                                                        |    <0.001 |
|   spimodule1                                                                       |    <0.001 |
|   wire10                                                                           |    <0.001 |
|   wireOR                                                                           |    <0.001 |
+------------------------------------------------------------------------------------+-----------+


