[INF:CM0023] Creating log file ../../build/regression/MultiSelect/slpp_all/surelog.log.

[WRN:PA0205] dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/MultiSelect/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/MultiSelect/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/MultiSelect/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top), file:dut.sv, line:1:1, endln:11:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.a), line:2:8, endln:2:9
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:11:10
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.b), line:3:8, endln:3:9
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:11:10
    |vpiName:b
    |vpiFullName:work@top.b
    |vpiNetType:36
  |vpiContAssign:
  \_cont_assign: , line:5:9, endln:5:23
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:11:10
    |vpiRhs:
    \_constant: , line:5:19, endln:5:23
      |vpiParent:
      \_cont_assign: , line:5:9, endln:5:23
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiConstType:3
    |vpiLhs:
    \_var_select: (work@top.a), line:5:9, endln:5:16
      |vpiParent:
      \_cont_assign: , line:5:9, endln:5:23
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiIndex:
      \_constant: , line:5:11, endln:5:12
        |vpiParent:
        \_var_select: (work@top.a), line:5:9, endln:5:16
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiIndex:
      \_constant: , line:5:14, endln:5:15
        |vpiParent:
        \_var_select: (work@top.a), line:5:9, endln:5:16
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiContAssign:
  \_cont_assign: , line:6:9, endln:6:23
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:11:10
    |vpiRhs:
    \_constant: , line:6:19, endln:6:23
      |vpiParent:
      \_cont_assign: , line:6:9, endln:6:23
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_var_select: (work@top.a), line:6:9, endln:6:16
      |vpiParent:
      \_cont_assign: , line:6:9, endln:6:23
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiIndex:
      \_constant: , line:6:11, endln:6:12
        |vpiParent:
        \_var_select: (work@top.a), line:6:9, endln:6:16
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiIndex:
      \_constant: , line:6:14, endln:6:15
        |vpiParent:
        \_var_select: (work@top.a), line:6:9, endln:6:16
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
  |vpiContAssign:
  \_cont_assign: , line:7:9, endln:7:23
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:11:10
    |vpiRhs:
    \_constant: , line:7:19, endln:7:23
      |vpiParent:
      \_cont_assign: , line:7:9, endln:7:23
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_var_select: (work@top.a), line:7:9, endln:7:16
      |vpiParent:
      \_cont_assign: , line:7:9, endln:7:23
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiIndex:
      \_constant: , line:7:11, endln:7:12
        |vpiParent:
        \_var_select: (work@top.a), line:7:9, endln:7:16
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiIndex:
      \_constant: , line:7:14, endln:7:15
        |vpiParent:
        \_var_select: (work@top.a), line:7:9, endln:7:16
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiContAssign:
  \_cont_assign: , line:8:9, endln:8:23
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:11:10
    |vpiRhs:
    \_constant: , line:8:19, endln:8:23
      |vpiParent:
      \_cont_assign: , line:8:9, endln:8:23
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_var_select: (work@top.a), line:8:9, endln:8:16
      |vpiParent:
      \_cont_assign: , line:8:9, endln:8:23
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiIndex:
      \_constant: , line:8:11, endln:8:12
        |vpiParent:
        \_var_select: (work@top.a), line:8:9, endln:8:16
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiIndex:
      \_constant: , line:8:14, endln:8:15
        |vpiParent:
        \_var_select: (work@top.a), line:8:9, endln:8:16
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
  |vpiContAssign:
  \_cont_assign: , line:10:9, endln:10:14
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:11:10
    |vpiRhs:
    \_ref_obj: (work@top.a), line:10:13, endln:10:14
      |vpiParent:
      \_cont_assign: , line:10:9, endln:10:14
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_array_var: (work@top.a), line:2:8, endln:2:15
        |vpiParent:
        \_module: work@top (work@top), file:dut.sv, line:1:1, endln:11:10
        |vpiSize:4
        |vpiName:a
        |vpiFullName:work@top.a
        |vpiRandType:1
        |vpiVisibility:1
        |vpiArrayType:1
        |vpiRange:
        \_range: , line:2:10, endln:2:15
          |vpiLeftRange:
          \_constant: , line:2:11, endln:2:12
            |vpiParent:
            \_range: , line:2:10, endln:2:15
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:2:13, endln:2:14
            |vpiParent:
            \_range: , line:2:10, endln:2:15
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiRange:
        \_range: , line:2:15, endln:2:20
          |vpiLeftRange:
          \_constant: , line:2:16, endln:2:17
            |vpiParent:
            \_range: , line:2:15, endln:2:20
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:2:18, endln:2:19
            |vpiParent:
            \_range: , line:2:15, endln:2:20
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiReg:
        \_logic_var: (work@top.a), line:2:8, endln:2:9
          |vpiParent:
          \_array_var: (work@top.a), line:2:8, endln:2:15
          |vpiTypespec:
          \_logic_typespec: , line:2:2, endln:2:7
          |vpiFullName:work@top.a
    |vpiLhs:
    \_ref_obj: (work@top.b), line:10:9, endln:10:10
      |vpiParent:
      \_cont_assign: , line:10:9, endln:10:14
      |vpiName:b
      |vpiFullName:work@top.b
      |vpiActual:
      \_array_var: (work@top.b), line:3:8, endln:3:15
        |vpiParent:
        \_module: work@top (work@top), file:dut.sv, line:1:1, endln:11:10
        |vpiSize:4
        |vpiName:b
        |vpiFullName:work@top.b
        |vpiRandType:1
        |vpiVisibility:1
        |vpiArrayType:1
        |vpiRange:
        \_range: , line:3:10, endln:3:15
          |vpiLeftRange:
          \_constant: , line:3:11, endln:3:12
            |vpiParent:
            \_range: , line:3:10, endln:3:15
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:3:13, endln:3:14
            |vpiParent:
            \_range: , line:3:10, endln:3:15
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiRange:
        \_range: , line:3:15, endln:3:20
          |vpiLeftRange:
          \_constant: , line:3:16, endln:3:17
            |vpiParent:
            \_range: , line:3:15, endln:3:20
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:3:18, endln:3:19
            |vpiParent:
            \_range: , line:3:15, endln:3:20
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiReg:
        \_logic_var: (work@top.b), line:3:8, endln:3:9
          |vpiParent:
          \_array_var: (work@top.b), line:3:8, endln:3:15
          |vpiTypespec:
          \_logic_typespec: , line:3:2, endln:3:7
          |vpiFullName:work@top.b
|uhdmtopModules:
\_module: work@top (work@top), file:dut.sv, line:1:1, endln:11:10
  |vpiName:work@top
  |vpiVariables:
  \_array_var: (work@top.a), line:2:8, endln:2:15
  |vpiVariables:
  \_array_var: (work@top.b), line:3:8, endln:3:15
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiContAssign:
  \_cont_assign: , line:5:9, endln:5:23
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:11:10
    |vpiRhs:
    \_constant: , line:5:19, endln:5:23
    |vpiLhs:
    \_var_select: (work@top.a), line:5:9, endln:5:16
      |vpiParent:
      \_cont_assign: , line:5:9, endln:5:23
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiIndex:
      \_constant: , line:5:11, endln:5:12
      |vpiIndex:
      \_constant: , line:5:14, endln:5:15
  |vpiContAssign:
  \_cont_assign: , line:6:9, endln:6:23
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:11:10
    |vpiRhs:
    \_constant: , line:6:19, endln:6:23
    |vpiLhs:
    \_var_select: (work@top.a), line:6:9, endln:6:16
      |vpiParent:
      \_cont_assign: , line:6:9, endln:6:23
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiIndex:
      \_constant: , line:6:11, endln:6:12
      |vpiIndex:
      \_constant: , line:6:14, endln:6:15
  |vpiContAssign:
  \_cont_assign: , line:7:9, endln:7:23
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:11:10
    |vpiRhs:
    \_constant: , line:7:19, endln:7:23
    |vpiLhs:
    \_var_select: (work@top.a), line:7:9, endln:7:16
      |vpiParent:
      \_cont_assign: , line:7:9, endln:7:23
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiIndex:
      \_constant: , line:7:11, endln:7:12
      |vpiIndex:
      \_constant: , line:7:14, endln:7:15
  |vpiContAssign:
  \_cont_assign: , line:8:9, endln:8:23
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:11:10
    |vpiRhs:
    \_constant: , line:8:19, endln:8:23
    |vpiLhs:
    \_var_select: (work@top.a), line:8:9, endln:8:16
      |vpiParent:
      \_cont_assign: , line:8:9, endln:8:23
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiIndex:
      \_constant: , line:8:11, endln:8:12
      |vpiIndex:
      \_constant: , line:8:14, endln:8:15
  |vpiContAssign:
  \_cont_assign: , line:10:9, endln:10:14
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:11:10
    |vpiRhs:
    \_ref_obj: (work@top.a), line:10:13, endln:10:14
      |vpiParent:
      \_cont_assign: , line:10:9, endln:10:14
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_array_var: (work@top.a), line:2:8, endln:2:15
    |vpiLhs:
    \_ref_obj: (work@top.b), line:10:9, endln:10:10
      |vpiParent:
      \_cont_assign: , line:10:9, endln:10:14
      |vpiName:b
      |vpiFullName:work@top.b
      |vpiActual:
      \_array_var: (work@top.b), line:3:8, endln:3:15
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/MultiSelect/dut.sv | ${SURELOG_DIR}/build/regression/MultiSelect/roundtrip/dut_000.sv | 6 | 11 | 

