// RUN: rm -rf %t
// RUN: mkdir -p %t/bin %t/src
// RUN: cp %S/../../utils/run_opentitan_connectivity_circt_bmc.py %t/run_opentitan_connectivity_circt_bmc.py
// RUN: printf 'target_name\tflow\tsub_flow\tfusesoc_core\trel_path\tbbox_cmd\tconn_csv_count\tconn_csvs\tcfg_file\nchip_earlgrey_asic\tformal\tconn\tlowrisc:systems:chip_earlgrey_asic:0.1\thw/top_earlgrey/formal\t\t1\t[]\t%t/chip_conn_cfg.hjson\n' > %t/target.tsv
// RUN: printf 'rule_id\trule_type\tcsv_file\tcsv_row\trule_name\tsrc_block\tsrc_signal\tdest_block\tdest_signal\nchip.csv:RULE_EMPTY\tCONNECTION\t%t/chip.csv\t10\tRULE_EMPTY\ttop_earlgrey\t\ttop_earlgrey\t\n' > %t/rules.tsv
// RUN: printf 'module top_earlgrey;\nendmodule\n' > %t/src/top.sv
// RUN: printf '#!/usr/bin/env python3\nimport pathlib, sys\ntarget = sys.argv[sys.argv.index(\"--target\") + 1]\ntool = sys.argv[sys.argv.index(\"--tool\") + 1]\nout_dir = pathlib.Path.cwd() / \"build\" / \"fake\" / f\"{target}-{tool}\"\nout_dir.mkdir(parents=True, exist_ok=True)\n(out_dir / \"fake.eda.yml\").write_text(\"\"\"toplevel: top_earlgrey\\nfiles:\\n- name: %t/src/top.sv\\n  file_type: systemVerilogSource\\n\"\"\")\n' > %t/bin/fusesoc
// RUN: chmod +x %t/run_opentitan_connectivity_circt_bmc.py %t/bin/fusesoc
// RUN: python3 %t/run_opentitan_connectivity_circt_bmc.py --target-manifest %t/target.tsv --rules-manifest %t/rules.tsv --opentitan-root %t --rule-filter 'RULE_EMPTY' --fusesoc-bin %t/bin/fusesoc --pairwise-runner /bin/true --workdir %t/work --results-file %t/results.tsv --results-jsonl-file %t/results.jsonl 2>&1 | FileCheck %s --check-prefix=LOG
// RUN: python3 -c "import pathlib; tsv=pathlib.Path('%t/results.tsv'); jsonl=pathlib.Path('%t/results.jsonl'); assert tsv.is_file(); assert tsv.read_text(encoding='utf-8')==''; assert jsonl.is_file(); assert jsonl.read_text(encoding='utf-8')==''"
//
// LOG: No OpenTitan connectivity BMC cases selected.
