// Seed: 1755885416
module module_0 (
    id_1,
    id_2,
    id_3,
    module_0
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  id_5(
      1, 1'b0, 1, ""
  );
endmodule
module module_1 (
    input  wor   id_0,
    input  wire  id_1,
    input  wand  id_2,
    input  logic id_3,
    output logic id_4,
    input  tri   id_5
);
  wire id_7;
  module_0(
      id_7, id_7, id_7, id_7
  );
  always @(posedge 1) begin
    if (1) #(1);
    else id_4 <= id_3;
  end
  id_8(
      1, id_4, 1
  );
endmodule
