// Seed: 2321152714
module module_0 (
    input tri id_0,
    input tri0 id_1,
    input tri id_2,
    output wor id_3,
    input tri1 id_4,
    input tri0 id_5,
    output tri void id_6,
    input wand id_7,
    input wire id_8,
    input tri id_9,
    output wire id_10,
    input tri0 id_11,
    input supply0 id_12,
    input wire id_13
);
  wor id_15 = -1;
  assign id_6 = id_7 * -1;
  assign module_1.type_2 = 0;
endmodule
program module_1 (
    input  wire  id_0,
    input  wire  id_1,
    input  wand  id_2,
    input  tri0  id_3,
    output tri1  id_4,
    output logic id_5,
    input  uwire id_6
);
  tri0 id_8 = id_3;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_6,
      id_8,
      id_6,
      id_6,
      id_8,
      id_6,
      id_3,
      id_3,
      id_4,
      id_8,
      id_6,
      id_3
  );
  always if ((1'b0)) id_5 <= -1;
endmodule
