; Top Design: "ECE382M:LNA_wrk:schematic"
; Netlisted using Hierarchy Policy: "Standard"

Options ResourceUsage=yes UseNutmegFormat=no EnableOptim=no TopDesignName="ECE382M:LNA_wrk:schematic" DcopOutputNodeVoltages=yes DcopOutputPinCurrents=yes DcopOutputAllSweepPoints=no DcopOutputDcopType=4
#ifndef inc_ECE382M_3aLNA__wrk_3aschematic__130nm__bulk_2enet
#define inc_ECE382M_3aLNA__wrk_3aschematic__130nm__bulk_2enet 1
#include "C:\Users\manth\Github\RFICProject\ECE382M_wrk\130nm_bulk.net"
#endif
aele gain = (Voutp-Voutn)/Vin;
#uselib "ckt" , "INDQ_Z"
INDQ_Z:L8  Vdd Voutn L=Ldrain nH notune{ 5 nH to 20 nH by 1 nH } Q=15 F=3.75 GHz notune{ 1.875 GHz to 5.625 GHz by 0.375 GHz } Mode=1 Rdc=0.0 Ohm 
#uselib "ckt" , "INDQ_Z"
INDQ_Z:L5  Vdd Voutp L=Ldrain nH notune{ 5 nH to 20 nH by 1 nH } Q=15 F=3.75 GHz notune{ 1.875 GHz to 5.625 GHz by 0.375 GHz } Mode=1 Rdc=0.0 Ohm 
V_Source:SRC3  FBN 0 Type="V_DC" Vdc=vb V SaveCurrent=1 

width=50 tune{ 1 to 80 by 0.1 } opt{ 1 to 40 }
Rdrain=1000 tune{ 0 to 10000 by 1000 } opt{ 1 to 40 }
Rtest=8 tune{ 0 to 25 by 1 } opt{ 1 to 40 }
vdd=1 tune{ 0 to 2.5 by 0.1 } opt{ 1 to 40 }
numcas=19 tune{ 1 to 40 by 1 } opt{ 1 to 40 }
wcas=22 tune{ 1 to 40 by 1 } opt{ 1 to 40 }
lencas=130 tune{ 130 to 4000 by 10 } opt{ 130 to 4000 }
vb=0.8 tune{ 0 to 2.5 by 0.05 }
len=294 tune{ 130 to 4000 by 10 } opt{ 130 to 4000 }
Ldrain=9.3 tune{ 0 to 10 by 0.5 } noopt{ 0 to 10 }
Lsource=0.7 tune{ 0 to 10 by 0.1 }
num=12 tune{ 1 to 40 by 1 } opt{ 1 to 40 }
R:R7  Vinp N__7 R=Rtest Ohm Noise=yes 
V_Source:SRC1  Vdd 0 Type="V_DC" Vdc=vdd V SaveCurrent=1 
AC:AC1 CalcNoise=no SortNoise=0 IncludePortNoise=yes BandwidthForNoise=1 Hz FreqConversion=no UseFiniteDiff=no StatusLevel=2 OutputBudgetIV=no DevOpPtLevel=0 \
SweepVar="freq" SweepPlan="AC1_stim" OutputPlan="AC1_Output" 

SweepPlan: AC1_stim Start=1.0 GHz Stop=10 GHz Step=.10 GHz 

OutputPlan:AC1_Output \
      Type="Output" \
      UseNodeNestLevel=yes \
      NodeNestLevel=2 \
      UseEquationNestLevel=yes \
      EquationNestLevel=2 \
      UseSavedEquationNestLevel=yes \
      SavedEquationNestLevel=2 \
      UseDeviceCurrentNestLevel=no \
      DeviceCurrentNestLevel=0 \
      DeviceCurrentDeviceType="All" \
      DeviceCurrentSymSyntax=yes \
      UseCurrentNestLevel=yes \
      CurrentNestLevel=999 \
      UseDeviceVoltageNestLevel=no \
      DeviceVoltageNestLevel=0 \
      DeviceVoltageDeviceType="All"

"nmos":MOSFET4  N__21 FBP N__7 0 Length=len nm Width=width um Mode=1 Noise=yes _M=num 
#uselib "ckt" , "INDQ_Z"
INDQ_Z:L7  N__15 0 L=Lsource nH notune{ 5 nH to 20 nH by 1 nH } Q=15 F=3.75 GHz Mode=1 Rdc=0.0 Ohm 
"nmos":MOSFET2  N__13 FBN N__15 0 Length=len nm Width=width um Mode=1 Noise=yes _M=num 
#uselib "ckt" , "INDQ_Z"
INDQ_Z:L6  N__7 0 L=Lsource nH notune{ 5 nH to 20 nH by 1 nH } Q=15 F=3.75 GHz Mode=1 Rdc=0.0 Ohm 
"nmos":MOSFET5  Voutn Vdd N__13 0 Length=lencas nm Width=wcas um Mode=1 Noise=yes _M=numcas 
"nmos":MOSFET6  Voutp Vdd N__21 0 Length=lencas nm Width=wcas um Mode=1 Noise=yes _M=numcas 
R:R8  Vinn N__15 R=Rtest Ohm Noise=yes 
V_Source:SRC2  FBP 0 Type="V_DC" Vdc=vb V SaveCurrent=1 
V_Source:SRC4  Vin 0 Type="V_AC" Vdc=0.0 V Vac=polar(1,0) V Freq=freq V_Noise=0 uV SaveCurrent=1 
Port:Term1  N__6 Vin Num=1 Z=50 Ohm Noise=yes 
#uselib "ckt" , "Balun3Port"
Balun3Port:CMP1  N__6 Vinp Vinn 
R:R9  Vdd Voutp R=Rdrain Ohm Noise=yes 
R:R10  Vdd Voutn R=Rdrain Ohm Noise=yes 
