--------------------------------------------------------------------------------
Release 14.4 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
system_stub.twr -v 30 -l 30 system_stub_routed.ncd system_stub.pcf

Design file:              system_stub_routed.ncd
Physical constraint file: system_stub.pcf
Device,package,speed:     xc7z020,clg484,C,-1 (ADVANCED 1.04 2012-12-04)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9347 paths analyzed, 3455 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.534ns.
--------------------------------------------------------------------------------
Slack:                  1.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.471ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (1.557 - 1.585)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0WDATA3 Tpsscko_MAXIGP0WDATA  1.450   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X31Y93.B1        net (fanout=12)       1.311   system_i/axi_interconnect_1_M_WDATA[35]
    SLICE_X31Y93.B         Tilo                  0.124   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/iTRIG_IN[148]
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_SW0
    SLICE_X31Y93.D6        net (fanout=3)        0.178   system_i/math_0/N4
    SLICE_X31Y93.CMUX      Topdc                 0.536   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/iTRIG_IN[148]
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_F
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done
    SLICE_X29Y96.B1        net (fanout=7)        1.063   system_i/axi_interconnect_1_M_AWREADY[2]
    SLICE_X29Y96.BMUX      Tilo                  0.360   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active
                                                         system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611_SW1
    SLICE_X26Y96.B2        net (fanout=1)        0.948   system_i/axi_interconnect_1/N21
    SLICE_X26Y96.B         Tilo                  0.124   system_i/axi_interconnect_1_S_RDATA[26]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O2
    SLICE_X29Y101.C6       net (fanout=1)        0.490   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1
    SLICE_X29Y101.C        Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i[54]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O3
    SLICE_X28Y105.B4       net (fanout=4)        0.730   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awready_mux
    SLICE_X28Y105.B        Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X27Y105.D2       net (fanout=2)        0.817   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X27Y105.CLK      Tas                   0.092   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    ---------------------------------------------------  ---------------------------
    Total                                        8.471ns (2.934ns logic, 5.537ns route)
                                                         (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  1.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.255ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (1.557 - 1.585)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0WDATA1 Tpsscko_MAXIGP0WDATA  1.450   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X31Y93.B4        net (fanout=12)       1.095   system_i/axi_interconnect_1_M_WDATA[1]
    SLICE_X31Y93.B         Tilo                  0.124   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/iTRIG_IN[148]
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_SW0
    SLICE_X31Y93.D6        net (fanout=3)        0.178   system_i/math_0/N4
    SLICE_X31Y93.CMUX      Topdc                 0.536   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/iTRIG_IN[148]
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_F
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done
    SLICE_X29Y96.B1        net (fanout=7)        1.063   system_i/axi_interconnect_1_M_AWREADY[2]
    SLICE_X29Y96.BMUX      Tilo                  0.360   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active
                                                         system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611_SW1
    SLICE_X26Y96.B2        net (fanout=1)        0.948   system_i/axi_interconnect_1/N21
    SLICE_X26Y96.B         Tilo                  0.124   system_i/axi_interconnect_1_S_RDATA[26]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O2
    SLICE_X29Y101.C6       net (fanout=1)        0.490   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1
    SLICE_X29Y101.C        Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i[54]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O3
    SLICE_X28Y105.B4       net (fanout=4)        0.730   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awready_mux
    SLICE_X28Y105.B        Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X27Y105.D2       net (fanout=2)        0.817   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X27Y105.CLK      Tas                   0.092   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    ---------------------------------------------------  ---------------------------
    Total                                        8.255ns (2.934ns logic, 5.321ns route)
                                                         (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  1.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.168ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (1.557 - 1.585)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0WDATA0 Tpsscko_MAXIGP0WDATA  1.450   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X31Y93.B3        net (fanout=12)       1.008   system_i/axi_interconnect_1_M_WDATA[0]
    SLICE_X31Y93.B         Tilo                  0.124   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/iTRIG_IN[148]
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_SW0
    SLICE_X31Y93.D6        net (fanout=3)        0.178   system_i/math_0/N4
    SLICE_X31Y93.CMUX      Topdc                 0.536   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/iTRIG_IN[148]
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_F
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done
    SLICE_X29Y96.B1        net (fanout=7)        1.063   system_i/axi_interconnect_1_M_AWREADY[2]
    SLICE_X29Y96.BMUX      Tilo                  0.360   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active
                                                         system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611_SW1
    SLICE_X26Y96.B2        net (fanout=1)        0.948   system_i/axi_interconnect_1/N21
    SLICE_X26Y96.B         Tilo                  0.124   system_i/axi_interconnect_1_S_RDATA[26]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O2
    SLICE_X29Y101.C6       net (fanout=1)        0.490   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1
    SLICE_X29Y101.C        Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i[54]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O3
    SLICE_X28Y105.B4       net (fanout=4)        0.730   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awready_mux
    SLICE_X28Y105.B        Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X27Y105.D2       net (fanout=2)        0.817   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X27Y105.CLK      Tas                   0.092   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    ---------------------------------------------------  ---------------------------
    Total                                        8.168ns (2.934ns logic, 5.234ns route)
                                                         (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  1.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.113ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (1.561 - 1.585)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0WDATA3 Tpsscko_MAXIGP0WDATA  1.450   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X31Y93.B1        net (fanout=12)       1.311   system_i/axi_interconnect_1_M_WDATA[35]
    SLICE_X31Y93.B         Tilo                  0.124   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/iTRIG_IN[148]
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_SW0
    SLICE_X31Y93.D6        net (fanout=3)        0.178   system_i/math_0/N4
    SLICE_X31Y93.CMUX      Topdc                 0.536   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/iTRIG_IN[148]
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_F
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done
    SLICE_X29Y96.B1        net (fanout=7)        1.063   system_i/axi_interconnect_1_M_AWREADY[2]
    SLICE_X29Y96.BMUX      Tilo                  0.360   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active
                                                         system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611_SW1
    SLICE_X26Y96.B2        net (fanout=1)        0.948   system_i/axi_interconnect_1/N21
    SLICE_X26Y96.B         Tilo                  0.124   system_i/axi_interconnect_1_S_RDATA[26]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O2
    SLICE_X29Y101.C6       net (fanout=1)        0.490   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1
    SLICE_X29Y101.C        Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i[54]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O3
    SLICE_X28Y105.B4       net (fanout=4)        0.730   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awready_mux
    SLICE_X28Y105.B        Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X28Y105.A4       net (fanout=2)        0.456   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X28Y105.CLK      Tas                   0.095   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    ---------------------------------------------------  ---------------------------
    Total                                        8.113ns (2.937ns logic, 5.176ns route)
                                                         (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  1.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      8.070ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/processing_system7_0/processing_system7_0/PS7_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0WDATA3 Tpsscko_MAXIGP0WDATA  1.450   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X31Y93.B1        net (fanout=12)       1.311   system_i/axi_interconnect_1_M_WDATA[35]
    SLICE_X31Y93.B         Tilo                  0.124   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/iTRIG_IN[148]
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_SW0
    SLICE_X31Y93.D6        net (fanout=3)        0.178   system_i/math_0/N4
    SLICE_X31Y93.CMUX      Topdc                 0.536   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/iTRIG_IN[148]
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_F
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done
    SLICE_X27Y100.D5       net (fanout=7)        0.834   system_i/axi_interconnect_1_M_AWREADY[2]
    SLICE_X27Y100.D        Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[3]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux13_SW1
    SLICE_X27Y100.B1       net (fanout=1)        0.667   system_i/axi_interconnect_1/N42
    SLICE_X27Y100.B        Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[3]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux13
    SLICE_X28Y104.D4       net (fanout=3)        0.772   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1
    SLICE_X28Y104.D        Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_awready_i
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/si_wready1
    PS7_X0Y0.MAXIGP0WREADY net (fanout=1)        0.943   system_i/axi_interconnect_1_S_WREADY
    PS7_X0Y0.MAXIGP0ACLK   Tpssdck_MAXIGP0WREADY  0.883   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    ---------------------------------------------------  ---------------------------
    Total                                        8.070ns (3.365ns logic, 4.705ns route)
                                                         (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack:                  2.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.897ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (1.561 - 1.585)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0WDATA1 Tpsscko_MAXIGP0WDATA  1.450   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X31Y93.B4        net (fanout=12)       1.095   system_i/axi_interconnect_1_M_WDATA[1]
    SLICE_X31Y93.B         Tilo                  0.124   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/iTRIG_IN[148]
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_SW0
    SLICE_X31Y93.D6        net (fanout=3)        0.178   system_i/math_0/N4
    SLICE_X31Y93.CMUX      Topdc                 0.536   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/iTRIG_IN[148]
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_F
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done
    SLICE_X29Y96.B1        net (fanout=7)        1.063   system_i/axi_interconnect_1_M_AWREADY[2]
    SLICE_X29Y96.BMUX      Tilo                  0.360   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active
                                                         system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611_SW1
    SLICE_X26Y96.B2        net (fanout=1)        0.948   system_i/axi_interconnect_1/N21
    SLICE_X26Y96.B         Tilo                  0.124   system_i/axi_interconnect_1_S_RDATA[26]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O2
    SLICE_X29Y101.C6       net (fanout=1)        0.490   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1
    SLICE_X29Y101.C        Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i[54]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O3
    SLICE_X28Y105.B4       net (fanout=4)        0.730   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awready_mux
    SLICE_X28Y105.B        Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X28Y105.A4       net (fanout=2)        0.456   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X28Y105.CLK      Tas                   0.095   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    ---------------------------------------------------  ---------------------------
    Total                                        7.897ns (2.937ns logic, 4.960ns route)
                                                         (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack:                  2.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.884ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (1.557 - 1.585)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0WDATA3 Tpsscko_MAXIGP0WDATA  1.450   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X31Y93.B1        net (fanout=12)       1.311   system_i/axi_interconnect_1_M_WDATA[35]
    SLICE_X31Y93.B         Tilo                  0.124   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/iTRIG_IN[148]
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_SW0
    SLICE_X31Y93.D6        net (fanout=3)        0.178   system_i/math_0/N4
    SLICE_X31Y93.CMUX      Topdc                 0.536   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/iTRIG_IN[148]
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_F
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done
    SLICE_X29Y96.B1        net (fanout=7)        1.063   system_i/axi_interconnect_1_M_AWREADY[2]
    SLICE_X29Y96.B         Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active
                                                         system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611_SW0
    SLICE_X26Y96.B4        net (fanout=1)        0.597   system_i/axi_interconnect_1/N20
    SLICE_X26Y96.B         Tilo                  0.124   system_i/axi_interconnect_1_S_RDATA[26]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O2
    SLICE_X29Y101.C6       net (fanout=1)        0.490   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1
    SLICE_X29Y101.C        Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i[54]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O3
    SLICE_X28Y105.B4       net (fanout=4)        0.730   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awready_mux
    SLICE_X28Y105.B        Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X27Y105.D2       net (fanout=2)        0.817   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X27Y105.CLK      Tas                   0.092   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    ---------------------------------------------------  ---------------------------
    Total                                        7.884ns (2.698ns logic, 5.186ns route)
                                                         (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  2.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.854ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (1.557 - 1.585)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0WDATA2 Tpsscko_MAXIGP0WDATA  1.450   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X31Y93.B6        net (fanout=12)       0.694   system_i/axi_interconnect_1_M_WDATA[2]
    SLICE_X31Y93.B         Tilo                  0.124   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/iTRIG_IN[148]
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_SW0
    SLICE_X31Y93.D6        net (fanout=3)        0.178   system_i/math_0/N4
    SLICE_X31Y93.CMUX      Topdc                 0.536   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/iTRIG_IN[148]
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_F
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done
    SLICE_X29Y96.B1        net (fanout=7)        1.063   system_i/axi_interconnect_1_M_AWREADY[2]
    SLICE_X29Y96.BMUX      Tilo                  0.360   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active
                                                         system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611_SW1
    SLICE_X26Y96.B2        net (fanout=1)        0.948   system_i/axi_interconnect_1/N21
    SLICE_X26Y96.B         Tilo                  0.124   system_i/axi_interconnect_1_S_RDATA[26]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O2
    SLICE_X29Y101.C6       net (fanout=1)        0.490   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1
    SLICE_X29Y101.C        Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i[54]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O3
    SLICE_X28Y105.B4       net (fanout=4)        0.730   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awready_mux
    SLICE_X28Y105.B        Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X27Y105.D2       net (fanout=2)        0.817   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X27Y105.CLK      Tas                   0.092   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    ---------------------------------------------------  ---------------------------
    Total                                        7.854ns (2.934ns logic, 4.920ns route)
                                                         (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack:                  2.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      7.854ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/processing_system7_0/processing_system7_0/PS7_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0WDATA1 Tpsscko_MAXIGP0WDATA  1.450   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X31Y93.B4        net (fanout=12)       1.095   system_i/axi_interconnect_1_M_WDATA[1]
    SLICE_X31Y93.B         Tilo                  0.124   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/iTRIG_IN[148]
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_SW0
    SLICE_X31Y93.D6        net (fanout=3)        0.178   system_i/math_0/N4
    SLICE_X31Y93.CMUX      Topdc                 0.536   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/iTRIG_IN[148]
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_F
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done
    SLICE_X27Y100.D5       net (fanout=7)        0.834   system_i/axi_interconnect_1_M_AWREADY[2]
    SLICE_X27Y100.D        Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[3]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux13_SW1
    SLICE_X27Y100.B1       net (fanout=1)        0.667   system_i/axi_interconnect_1/N42
    SLICE_X27Y100.B        Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[3]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux13
    SLICE_X28Y104.D4       net (fanout=3)        0.772   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1
    SLICE_X28Y104.D        Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_awready_i
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/si_wready1
    PS7_X0Y0.MAXIGP0WREADY net (fanout=1)        0.943   system_i/axi_interconnect_1_S_WREADY
    PS7_X0Y0.MAXIGP0ACLK   Tpssdck_MAXIGP0WREADY  0.883   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    ---------------------------------------------------  ---------------------------
    Total                                        7.854ns (3.365ns logic, 4.489ns route)
                                                         (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack:                  2.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.810ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (1.561 - 1.585)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0WDATA0 Tpsscko_MAXIGP0WDATA  1.450   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X31Y93.B3        net (fanout=12)       1.008   system_i/axi_interconnect_1_M_WDATA[0]
    SLICE_X31Y93.B         Tilo                  0.124   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/iTRIG_IN[148]
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_SW0
    SLICE_X31Y93.D6        net (fanout=3)        0.178   system_i/math_0/N4
    SLICE_X31Y93.CMUX      Topdc                 0.536   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/iTRIG_IN[148]
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_F
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done
    SLICE_X29Y96.B1        net (fanout=7)        1.063   system_i/axi_interconnect_1_M_AWREADY[2]
    SLICE_X29Y96.BMUX      Tilo                  0.360   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active
                                                         system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611_SW1
    SLICE_X26Y96.B2        net (fanout=1)        0.948   system_i/axi_interconnect_1/N21
    SLICE_X26Y96.B         Tilo                  0.124   system_i/axi_interconnect_1_S_RDATA[26]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O2
    SLICE_X29Y101.C6       net (fanout=1)        0.490   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1
    SLICE_X29Y101.C        Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i[54]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O3
    SLICE_X28Y105.B4       net (fanout=4)        0.730   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awready_mux
    SLICE_X28Y105.B        Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X28Y105.A4       net (fanout=2)        0.456   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X28Y105.CLK      Tas                   0.095   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    ---------------------------------------------------  ---------------------------
    Total                                        7.810ns (2.937ns logic, 4.873ns route)
                                                         (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack:                  2.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      7.767ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/processing_system7_0/processing_system7_0/PS7_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0WDATA0 Tpsscko_MAXIGP0WDATA  1.450   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X31Y93.B3        net (fanout=12)       1.008   system_i/axi_interconnect_1_M_WDATA[0]
    SLICE_X31Y93.B         Tilo                  0.124   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/iTRIG_IN[148]
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_SW0
    SLICE_X31Y93.D6        net (fanout=3)        0.178   system_i/math_0/N4
    SLICE_X31Y93.CMUX      Topdc                 0.536   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/iTRIG_IN[148]
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_F
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done
    SLICE_X27Y100.D5       net (fanout=7)        0.834   system_i/axi_interconnect_1_M_AWREADY[2]
    SLICE_X27Y100.D        Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[3]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux13_SW1
    SLICE_X27Y100.B1       net (fanout=1)        0.667   system_i/axi_interconnect_1/N42
    SLICE_X27Y100.B        Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[3]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux13
    SLICE_X28Y104.D4       net (fanout=3)        0.772   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1
    SLICE_X28Y104.D        Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_awready_i
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/si_wready1
    PS7_X0Y0.MAXIGP0WREADY net (fanout=1)        0.943   system_i/axi_interconnect_1_S_WREADY
    PS7_X0Y0.MAXIGP0ACLK   Tpssdck_MAXIGP0WREADY  0.883   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    ---------------------------------------------------  ---------------------------
    Total                                        7.767ns (3.365ns logic, 4.402ns route)
                                                         (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack:                  2.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.686ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (1.561 - 1.585)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0WDATA3 Tpsscko_MAXIGP0WDATA  1.450   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X31Y93.B1        net (fanout=12)       1.311   system_i/axi_interconnect_1_M_WDATA[35]
    SLICE_X31Y93.B         Tilo                  0.124   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/iTRIG_IN[148]
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_SW0
    SLICE_X31Y93.D6        net (fanout=3)        0.178   system_i/math_0/N4
    SLICE_X31Y93.CMUX      Topdc                 0.536   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/iTRIG_IN[148]
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_F
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done
    SLICE_X29Y96.B1        net (fanout=7)        1.063   system_i/axi_interconnect_1_M_AWREADY[2]
    SLICE_X29Y96.BMUX      Tilo                  0.360   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active
                                                         system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611_SW1
    SLICE_X26Y96.B2        net (fanout=1)        0.948   system_i/axi_interconnect_1/N21
    SLICE_X26Y96.B         Tilo                  0.124   system_i/axi_interconnect_1_S_RDATA[26]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O2
    SLICE_X29Y101.C6       net (fanout=1)        0.490   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1
    SLICE_X29Y101.C        Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i[54]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O3
    SLICE_X29Y106.C4       net (fanout=4)        0.885   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awready_mux
    SLICE_X29Y106.CLK      Tas                   0.093   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2_rstpot
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2
    ---------------------------------------------------  ---------------------------
    Total                                        7.686ns (2.811ns logic, 4.875ns route)
                                                         (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  2.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.668ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (1.557 - 1.585)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0WDATA1 Tpsscko_MAXIGP0WDATA  1.450   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X31Y93.B4        net (fanout=12)       1.095   system_i/axi_interconnect_1_M_WDATA[1]
    SLICE_X31Y93.B         Tilo                  0.124   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/iTRIG_IN[148]
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_SW0
    SLICE_X31Y93.D6        net (fanout=3)        0.178   system_i/math_0/N4
    SLICE_X31Y93.CMUX      Topdc                 0.536   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/iTRIG_IN[148]
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_F
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done
    SLICE_X29Y96.B1        net (fanout=7)        1.063   system_i/axi_interconnect_1_M_AWREADY[2]
    SLICE_X29Y96.B         Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active
                                                         system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611_SW0
    SLICE_X26Y96.B4        net (fanout=1)        0.597   system_i/axi_interconnect_1/N20
    SLICE_X26Y96.B         Tilo                  0.124   system_i/axi_interconnect_1_S_RDATA[26]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O2
    SLICE_X29Y101.C6       net (fanout=1)        0.490   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1
    SLICE_X29Y101.C        Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i[54]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O3
    SLICE_X28Y105.B4       net (fanout=4)        0.730   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awready_mux
    SLICE_X28Y105.B        Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X27Y105.D2       net (fanout=2)        0.817   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X27Y105.CLK      Tas                   0.092   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    ---------------------------------------------------  ---------------------------
    Total                                        7.668ns (2.698ns logic, 4.970ns route)
                                                         (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  2.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.581ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (1.557 - 1.585)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0WDATA0 Tpsscko_MAXIGP0WDATA  1.450   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X31Y93.B3        net (fanout=12)       1.008   system_i/axi_interconnect_1_M_WDATA[0]
    SLICE_X31Y93.B         Tilo                  0.124   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/iTRIG_IN[148]
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_SW0
    SLICE_X31Y93.D6        net (fanout=3)        0.178   system_i/math_0/N4
    SLICE_X31Y93.CMUX      Topdc                 0.536   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/iTRIG_IN[148]
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_F
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done
    SLICE_X29Y96.B1        net (fanout=7)        1.063   system_i/axi_interconnect_1_M_AWREADY[2]
    SLICE_X29Y96.B         Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active
                                                         system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611_SW0
    SLICE_X26Y96.B4        net (fanout=1)        0.597   system_i/axi_interconnect_1/N20
    SLICE_X26Y96.B         Tilo                  0.124   system_i/axi_interconnect_1_S_RDATA[26]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O2
    SLICE_X29Y101.C6       net (fanout=1)        0.490   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1
    SLICE_X29Y101.C        Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i[54]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O3
    SLICE_X28Y105.B4       net (fanout=4)        0.730   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awready_mux
    SLICE_X28Y105.B        Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X27Y105.D2       net (fanout=2)        0.817   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X27Y105.CLK      Tas                   0.092   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    ---------------------------------------------------  ---------------------------
    Total                                        7.581ns (2.698ns logic, 4.883ns route)
                                                         (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  2.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.526ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (1.561 - 1.585)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0WDATA3 Tpsscko_MAXIGP0WDATA  1.450   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X31Y93.B1        net (fanout=12)       1.311   system_i/axi_interconnect_1_M_WDATA[35]
    SLICE_X31Y93.B         Tilo                  0.124   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/iTRIG_IN[148]
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_SW0
    SLICE_X31Y93.D6        net (fanout=3)        0.178   system_i/math_0/N4
    SLICE_X31Y93.CMUX      Topdc                 0.536   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/iTRIG_IN[148]
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_F
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done
    SLICE_X29Y96.B1        net (fanout=7)        1.063   system_i/axi_interconnect_1_M_AWREADY[2]
    SLICE_X29Y96.B         Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active
                                                         system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611_SW0
    SLICE_X26Y96.B4        net (fanout=1)        0.597   system_i/axi_interconnect_1/N20
    SLICE_X26Y96.B         Tilo                  0.124   system_i/axi_interconnect_1_S_RDATA[26]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O2
    SLICE_X29Y101.C6       net (fanout=1)        0.490   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1
    SLICE_X29Y101.C        Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i[54]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O3
    SLICE_X28Y105.B4       net (fanout=4)        0.730   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awready_mux
    SLICE_X28Y105.B        Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X28Y105.A4       net (fanout=2)        0.456   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X28Y105.CLK      Tas                   0.095   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    ---------------------------------------------------  ---------------------------
    Total                                        7.526ns (2.701ns logic, 4.825ns route)
                                                         (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  2.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.496ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (1.561 - 1.585)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0WDATA2 Tpsscko_MAXIGP0WDATA  1.450   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X31Y93.B6        net (fanout=12)       0.694   system_i/axi_interconnect_1_M_WDATA[2]
    SLICE_X31Y93.B         Tilo                  0.124   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/iTRIG_IN[148]
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_SW0
    SLICE_X31Y93.D6        net (fanout=3)        0.178   system_i/math_0/N4
    SLICE_X31Y93.CMUX      Topdc                 0.536   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/iTRIG_IN[148]
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_F
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done
    SLICE_X29Y96.B1        net (fanout=7)        1.063   system_i/axi_interconnect_1_M_AWREADY[2]
    SLICE_X29Y96.BMUX      Tilo                  0.360   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active
                                                         system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611_SW1
    SLICE_X26Y96.B2        net (fanout=1)        0.948   system_i/axi_interconnect_1/N21
    SLICE_X26Y96.B         Tilo                  0.124   system_i/axi_interconnect_1_S_RDATA[26]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O2
    SLICE_X29Y101.C6       net (fanout=1)        0.490   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1
    SLICE_X29Y101.C        Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i[54]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O3
    SLICE_X28Y105.B4       net (fanout=4)        0.730   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awready_mux
    SLICE_X28Y105.B        Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X28Y105.A4       net (fanout=2)        0.456   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X28Y105.CLK      Tas                   0.095   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    ---------------------------------------------------  ---------------------------
    Total                                        7.496ns (2.937ns logic, 4.559ns route)
                                                         (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack:                  2.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.470ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (1.561 - 1.585)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0WDATA1 Tpsscko_MAXIGP0WDATA  1.450   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X31Y93.B4        net (fanout=12)       1.095   system_i/axi_interconnect_1_M_WDATA[1]
    SLICE_X31Y93.B         Tilo                  0.124   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/iTRIG_IN[148]
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_SW0
    SLICE_X31Y93.D6        net (fanout=3)        0.178   system_i/math_0/N4
    SLICE_X31Y93.CMUX      Topdc                 0.536   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/iTRIG_IN[148]
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_F
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done
    SLICE_X29Y96.B1        net (fanout=7)        1.063   system_i/axi_interconnect_1_M_AWREADY[2]
    SLICE_X29Y96.BMUX      Tilo                  0.360   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active
                                                         system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611_SW1
    SLICE_X26Y96.B2        net (fanout=1)        0.948   system_i/axi_interconnect_1/N21
    SLICE_X26Y96.B         Tilo                  0.124   system_i/axi_interconnect_1_S_RDATA[26]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O2
    SLICE_X29Y101.C6       net (fanout=1)        0.490   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1
    SLICE_X29Y101.C        Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i[54]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O3
    SLICE_X29Y106.C4       net (fanout=4)        0.885   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awready_mux
    SLICE_X29Y106.CLK      Tas                   0.093   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2_rstpot
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2
    ---------------------------------------------------  ---------------------------
    Total                                        7.470ns (2.811ns logic, 4.659ns route)
                                                         (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack:                  2.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      7.453ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/processing_system7_0/processing_system7_0/PS7_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0WDATA2 Tpsscko_MAXIGP0WDATA  1.450   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X31Y93.B6        net (fanout=12)       0.694   system_i/axi_interconnect_1_M_WDATA[2]
    SLICE_X31Y93.B         Tilo                  0.124   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/iTRIG_IN[148]
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_SW0
    SLICE_X31Y93.D6        net (fanout=3)        0.178   system_i/math_0/N4
    SLICE_X31Y93.CMUX      Topdc                 0.536   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/iTRIG_IN[148]
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_F
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done
    SLICE_X27Y100.D5       net (fanout=7)        0.834   system_i/axi_interconnect_1_M_AWREADY[2]
    SLICE_X27Y100.D        Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[3]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux13_SW1
    SLICE_X27Y100.B1       net (fanout=1)        0.667   system_i/axi_interconnect_1/N42
    SLICE_X27Y100.B        Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[3]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux13
    SLICE_X28Y104.D4       net (fanout=3)        0.772   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1
    SLICE_X28Y104.D        Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_awready_i
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/si_wready1
    PS7_X0Y0.MAXIGP0WREADY net (fanout=1)        0.943   system_i/axi_interconnect_1_S_WREADY
    PS7_X0Y0.MAXIGP0ACLK   Tpssdck_MAXIGP0WREADY  0.883   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    ---------------------------------------------------  ---------------------------
    Total                                        7.453ns (3.365ns logic, 4.088ns route)
                                                         (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack:                  2.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.412ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (1.561 - 1.585)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0WDATA3 Tpsscko_MAXIGP0WDATA  1.450   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X31Y93.B1        net (fanout=12)       1.311   system_i/axi_interconnect_1_M_WDATA[35]
    SLICE_X31Y93.B         Tilo                  0.124   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/iTRIG_IN[148]
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_SW0
    SLICE_X31Y93.D6        net (fanout=3)        0.178   system_i/math_0/N4
    SLICE_X31Y93.CMUX      Topdc                 0.536   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/iTRIG_IN[148]
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_F
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done
    SLICE_X29Y96.B1        net (fanout=7)        1.063   system_i/axi_interconnect_1_M_AWREADY[2]
    SLICE_X29Y96.BMUX      Tilo                  0.360   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active
                                                         system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611_SW1
    SLICE_X26Y96.B2        net (fanout=1)        0.948   system_i/axi_interconnect_1/N21
    SLICE_X26Y96.B         Tilo                  0.124   system_i/axi_interconnect_1_S_RDATA[26]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O2
    SLICE_X29Y101.C6       net (fanout=1)        0.490   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1
    SLICE_X29Y101.C        Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i[54]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O3
    SLICE_X29Y106.A6       net (fanout=4)        0.609   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awready_mux
    SLICE_X29Y106.CLK      Tas                   0.095   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0_rstpot
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0
    ---------------------------------------------------  ---------------------------
    Total                                        7.412ns (2.813ns logic, 4.599ns route)
                                                         (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  2.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.407ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (1.561 - 1.585)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0WDATA3 Tpsscko_MAXIGP0WDATA  1.450   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X31Y93.B1        net (fanout=12)       1.311   system_i/axi_interconnect_1_M_WDATA[35]
    SLICE_X31Y93.B         Tilo                  0.124   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/iTRIG_IN[148]
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_SW0
    SLICE_X31Y93.D6        net (fanout=3)        0.178   system_i/math_0/N4
    SLICE_X31Y93.CMUX      Topdc                 0.536   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/iTRIG_IN[148]
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_F
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done
    SLICE_X29Y96.B1        net (fanout=7)        1.063   system_i/axi_interconnect_1_M_AWREADY[2]
    SLICE_X29Y96.BMUX      Tilo                  0.360   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active
                                                         system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611_SW1
    SLICE_X26Y96.B2        net (fanout=1)        0.948   system_i/axi_interconnect_1/N21
    SLICE_X26Y96.B         Tilo                  0.124   system_i/axi_interconnect_1_S_RDATA[26]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O2
    SLICE_X29Y101.C6       net (fanout=1)        0.490   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1
    SLICE_X29Y101.C        Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i[54]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O3
    SLICE_X29Y106.B6       net (fanout=4)        0.606   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awready_mux
    SLICE_X29Y106.CLK      Tas                   0.093   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1_rstpot
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1
    ---------------------------------------------------  ---------------------------
    Total                                        7.407ns (2.811ns logic, 4.596ns route)
                                                         (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  2.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.383ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (1.561 - 1.585)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0WDATA0 Tpsscko_MAXIGP0WDATA  1.450   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X31Y93.B3        net (fanout=12)       1.008   system_i/axi_interconnect_1_M_WDATA[0]
    SLICE_X31Y93.B         Tilo                  0.124   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/iTRIG_IN[148]
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_SW0
    SLICE_X31Y93.D6        net (fanout=3)        0.178   system_i/math_0/N4
    SLICE_X31Y93.CMUX      Topdc                 0.536   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/iTRIG_IN[148]
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_F
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done
    SLICE_X29Y96.B1        net (fanout=7)        1.063   system_i/axi_interconnect_1_M_AWREADY[2]
    SLICE_X29Y96.BMUX      Tilo                  0.360   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active
                                                         system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611_SW1
    SLICE_X26Y96.B2        net (fanout=1)        0.948   system_i/axi_interconnect_1/N21
    SLICE_X26Y96.B         Tilo                  0.124   system_i/axi_interconnect_1_S_RDATA[26]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O2
    SLICE_X29Y101.C6       net (fanout=1)        0.490   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1
    SLICE_X29Y101.C        Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i[54]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O3
    SLICE_X29Y106.C4       net (fanout=4)        0.885   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awready_mux
    SLICE_X29Y106.CLK      Tas                   0.093   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2_rstpot
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2
    ---------------------------------------------------  ---------------------------
    Total                                        7.383ns (2.811ns logic, 4.572ns route)
                                                         (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  2.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.332ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (1.557 - 1.585)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0WDATA3 Tpsscko_MAXIGP0WDATA  1.450   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X31Y93.B1        net (fanout=12)       1.311   system_i/axi_interconnect_1_M_WDATA[35]
    SLICE_X31Y93.B         Tilo                  0.124   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/iTRIG_IN[148]
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_SW0
    SLICE_X31Y93.D6        net (fanout=3)        0.178   system_i/math_0/N4
    SLICE_X31Y93.CMUX      Topdc                 0.536   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/iTRIG_IN[148]
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_F
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done
    SLICE_X27Y100.D5       net (fanout=7)        0.834   system_i/axi_interconnect_1_M_AWREADY[2]
    SLICE_X27Y100.D        Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[3]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux13_SW1
    SLICE_X27Y100.B1       net (fanout=1)        0.667   system_i/axi_interconnect_1/N42
    SLICE_X27Y100.B        Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[3]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux13
    SLICE_X28Y105.C5       net (fanout=3)        0.645   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1
    SLICE_X28Y105.C        Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux2
    SLICE_X28Y105.B6       net (fanout=3)        0.182   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux
    SLICE_X28Y105.B        Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X27Y105.D2       net (fanout=2)        0.817   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X27Y105.CLK      Tas                   0.092   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    ---------------------------------------------------  ---------------------------
    Total                                        7.332ns (2.698ns logic, 4.634ns route)
                                                         (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack:                  2.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.310ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (1.561 - 1.585)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0WDATA1 Tpsscko_MAXIGP0WDATA  1.450   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X31Y93.B4        net (fanout=12)       1.095   system_i/axi_interconnect_1_M_WDATA[1]
    SLICE_X31Y93.B         Tilo                  0.124   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/iTRIG_IN[148]
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_SW0
    SLICE_X31Y93.D6        net (fanout=3)        0.178   system_i/math_0/N4
    SLICE_X31Y93.CMUX      Topdc                 0.536   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/iTRIG_IN[148]
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_F
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done
    SLICE_X29Y96.B1        net (fanout=7)        1.063   system_i/axi_interconnect_1_M_AWREADY[2]
    SLICE_X29Y96.B         Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active
                                                         system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611_SW0
    SLICE_X26Y96.B4        net (fanout=1)        0.597   system_i/axi_interconnect_1/N20
    SLICE_X26Y96.B         Tilo                  0.124   system_i/axi_interconnect_1_S_RDATA[26]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O2
    SLICE_X29Y101.C6       net (fanout=1)        0.490   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1
    SLICE_X29Y101.C        Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i[54]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O3
    SLICE_X28Y105.B4       net (fanout=4)        0.730   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awready_mux
    SLICE_X28Y105.B        Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X28Y105.A4       net (fanout=2)        0.456   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X28Y105.CLK      Tas                   0.095   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    ---------------------------------------------------  ---------------------------
    Total                                        7.310ns (2.701ns logic, 4.609ns route)
                                                         (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  2.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.267ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (1.557 - 1.585)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0WDATA2 Tpsscko_MAXIGP0WDATA  1.450   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X31Y93.B6        net (fanout=12)       0.694   system_i/axi_interconnect_1_M_WDATA[2]
    SLICE_X31Y93.B         Tilo                  0.124   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/iTRIG_IN[148]
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_SW0
    SLICE_X31Y93.D6        net (fanout=3)        0.178   system_i/math_0/N4
    SLICE_X31Y93.CMUX      Topdc                 0.536   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/iTRIG_IN[148]
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_F
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done
    SLICE_X29Y96.B1        net (fanout=7)        1.063   system_i/axi_interconnect_1_M_AWREADY[2]
    SLICE_X29Y96.B         Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active
                                                         system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611_SW0
    SLICE_X26Y96.B4        net (fanout=1)        0.597   system_i/axi_interconnect_1/N20
    SLICE_X26Y96.B         Tilo                  0.124   system_i/axi_interconnect_1_S_RDATA[26]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O2
    SLICE_X29Y101.C6       net (fanout=1)        0.490   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1
    SLICE_X29Y101.C        Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i[54]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O3
    SLICE_X28Y105.B4       net (fanout=4)        0.730   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awready_mux
    SLICE_X28Y105.B        Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X27Y105.D2       net (fanout=2)        0.817   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X27Y105.CLK      Tas                   0.092   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    ---------------------------------------------------  ---------------------------
    Total                                        7.267ns (2.698ns logic, 4.569ns route)
                                                         (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack:                  2.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.223ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (1.561 - 1.585)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0WDATA0 Tpsscko_MAXIGP0WDATA  1.450   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X31Y93.B3        net (fanout=12)       1.008   system_i/axi_interconnect_1_M_WDATA[0]
    SLICE_X31Y93.B         Tilo                  0.124   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/iTRIG_IN[148]
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_SW0
    SLICE_X31Y93.D6        net (fanout=3)        0.178   system_i/math_0/N4
    SLICE_X31Y93.CMUX      Topdc                 0.536   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/iTRIG_IN[148]
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_F
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done
    SLICE_X29Y96.B1        net (fanout=7)        1.063   system_i/axi_interconnect_1_M_AWREADY[2]
    SLICE_X29Y96.B         Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active
                                                         system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611_SW0
    SLICE_X26Y96.B4        net (fanout=1)        0.597   system_i/axi_interconnect_1/N20
    SLICE_X26Y96.B         Tilo                  0.124   system_i/axi_interconnect_1_S_RDATA[26]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O2
    SLICE_X29Y101.C6       net (fanout=1)        0.490   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1
    SLICE_X29Y101.C        Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i[54]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O3
    SLICE_X28Y105.B4       net (fanout=4)        0.730   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awready_mux
    SLICE_X28Y105.B        Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X28Y105.A4       net (fanout=2)        0.456   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X28Y105.CLK      Tas                   0.095   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    ---------------------------------------------------  ---------------------------
    Total                                        7.223ns (2.701ns logic, 4.522ns route)
                                                         (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack:                  2.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.236ns (Levels of Logic = 6)
  Clock Path Skew:      0.014ns (1.557 - 1.543)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0 to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y87.AQ      Tcko                  0.456   system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2
                                                       system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0
    SLICE_X31Y93.D1      net (fanout=14)       1.372   system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0
    SLICE_X31Y93.CMUX    Topdc                 0.536   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/iTRIG_IN[148]
                                                       system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_F
                                                       system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done
    SLICE_X29Y96.B1      net (fanout=7)        1.063   system_i/axi_interconnect_1_M_AWREADY[2]
    SLICE_X29Y96.BMUX    Tilo                  0.360   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611_SW1
    SLICE_X26Y96.B2      net (fanout=1)        0.948   system_i/axi_interconnect_1/N21
    SLICE_X26Y96.B       Tilo                  0.124   system_i/axi_interconnect_1_S_RDATA[26]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O2
    SLICE_X29Y101.C6     net (fanout=1)        0.490   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1
    SLICE_X29Y101.C      Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i[54]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O3
    SLICE_X28Y105.B4     net (fanout=4)        0.730   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awready_mux
    SLICE_X28Y105.B      Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X27Y105.D2     net (fanout=2)        0.817   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X27Y105.CLK    Tas                   0.092   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    -------------------------------------------------  ---------------------------
    Total                                      7.236ns (1.816ns logic, 5.420ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  2.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.196ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (1.561 - 1.585)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0WDATA1 Tpsscko_MAXIGP0WDATA  1.450   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X31Y93.B4        net (fanout=12)       1.095   system_i/axi_interconnect_1_M_WDATA[1]
    SLICE_X31Y93.B         Tilo                  0.124   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/iTRIG_IN[148]
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_SW0
    SLICE_X31Y93.D6        net (fanout=3)        0.178   system_i/math_0/N4
    SLICE_X31Y93.CMUX      Topdc                 0.536   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/iTRIG_IN[148]
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_F
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done
    SLICE_X29Y96.B1        net (fanout=7)        1.063   system_i/axi_interconnect_1_M_AWREADY[2]
    SLICE_X29Y96.BMUX      Tilo                  0.360   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active
                                                         system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611_SW1
    SLICE_X26Y96.B2        net (fanout=1)        0.948   system_i/axi_interconnect_1/N21
    SLICE_X26Y96.B         Tilo                  0.124   system_i/axi_interconnect_1_S_RDATA[26]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O2
    SLICE_X29Y101.C6       net (fanout=1)        0.490   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1
    SLICE_X29Y101.C        Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i[54]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O3
    SLICE_X29Y106.A6       net (fanout=4)        0.609   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awready_mux
    SLICE_X29Y106.CLK      Tas                   0.095   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0_rstpot
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0
    ---------------------------------------------------  ---------------------------
    Total                                        7.196ns (2.813ns logic, 4.383ns route)
                                                         (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack:                  2.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.195ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (1.561 - 1.585)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0WDATA3 Tpsscko_MAXIGP0WDATA  1.450   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X31Y93.B1        net (fanout=12)       1.311   system_i/axi_interconnect_1_M_WDATA[35]
    SLICE_X31Y93.B         Tilo                  0.124   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/iTRIG_IN[148]
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_SW0
    SLICE_X31Y93.D6        net (fanout=3)        0.178   system_i/math_0/N4
    SLICE_X31Y93.CMUX      Topdc                 0.536   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/iTRIG_IN[148]
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_F
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done
    SLICE_X27Y100.D5       net (fanout=7)        0.834   system_i/axi_interconnect_1_M_AWREADY[2]
    SLICE_X27Y100.D        Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[3]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux13_SW1
    SLICE_X27Y100.B1       net (fanout=1)        0.667   system_i/axi_interconnect_1/N42
    SLICE_X27Y100.B        Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[3]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux13
    SLICE_X28Y105.C5       net (fanout=3)        0.645   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1
    SLICE_X28Y105.C        Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux2
    SLICE_X28Y105.D4       net (fanout=3)        0.457   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux
    SLICE_X28Y105.D        Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/ARESET_s_ready_i_OR_46_o1_SW0
    SLICE_X29Y106.C5       net (fanout=1)        0.404   system_i/axi_interconnect_1/N48
    SLICE_X29Y106.CLK      Tas                   0.093   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2_rstpot
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2
    ---------------------------------------------------  ---------------------------
    Total                                        7.195ns (2.699ns logic, 4.496ns route)
                                                         (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack:                  2.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.231ns (Levels of Logic = 6)
  Clock Path Skew:      0.014ns (1.557 - 1.543)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1 to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y87.BQ      Tcko                  0.456   system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2
                                                       system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1
    SLICE_X31Y93.D2      net (fanout=16)       1.367   system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1
    SLICE_X31Y93.CMUX    Topdc                 0.536   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/iTRIG_IN[148]
                                                       system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_F
                                                       system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done
    SLICE_X29Y96.B1      net (fanout=7)        1.063   system_i/axi_interconnect_1_M_AWREADY[2]
    SLICE_X29Y96.BMUX    Tilo                  0.360   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611_SW1
    SLICE_X26Y96.B2      net (fanout=1)        0.948   system_i/axi_interconnect_1/N21
    SLICE_X26Y96.B       Tilo                  0.124   system_i/axi_interconnect_1_S_RDATA[26]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O2
    SLICE_X29Y101.C6     net (fanout=1)        0.490   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1
    SLICE_X29Y101.C      Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i[54]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O3
    SLICE_X28Y105.B4     net (fanout=4)        0.730   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awready_mux
    SLICE_X28Y105.B      Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X27Y105.D2     net (fanout=2)        0.817   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X27Y105.CLK    Tas                   0.092   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    -------------------------------------------------  ---------------------------
    Total                                      7.231ns (1.816ns logic, 5.415ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  2.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.191ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (1.561 - 1.585)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0WDATA1 Tpsscko_MAXIGP0WDATA  1.450   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X31Y93.B4        net (fanout=12)       1.095   system_i/axi_interconnect_1_M_WDATA[1]
    SLICE_X31Y93.B         Tilo                  0.124   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/iTRIG_IN[148]
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_SW0
    SLICE_X31Y93.D6        net (fanout=3)        0.178   system_i/math_0/N4
    SLICE_X31Y93.CMUX      Topdc                 0.536   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/iTRIG_IN[148]
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_F
                                                         system_i/math_0/math_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done
    SLICE_X29Y96.B1        net (fanout=7)        1.063   system_i/axi_interconnect_1_M_AWREADY[2]
    SLICE_X29Y96.BMUX      Tilo                  0.360   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active
                                                         system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611_SW1
    SLICE_X26Y96.B2        net (fanout=1)        0.948   system_i/axi_interconnect_1/N21
    SLICE_X26Y96.B         Tilo                  0.124   system_i/axi_interconnect_1_S_RDATA[26]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O2
    SLICE_X29Y101.C6       net (fanout=1)        0.490   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1
    SLICE_X29Y101.C        Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i[54]
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O3
    SLICE_X29Y106.B6       net (fanout=4)        0.606   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awready_mux
    SLICE_X29Y106.CLK      Tas                   0.093   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1_rstpot
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1
    ---------------------------------------------------  ---------------------------
    Total                                        7.191ns (2.811ns logic, 4.380ns route)
                                                         (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: U1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKBWRCLK
  Logical resource: U1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKBWRCLK
  Location pin: RAMB18_X4Y19.CLKBWRCLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X2Y17.CLKBWRCLKL
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKBWRCLKU
  Logical resource: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKBWRCLKU
  Location pin: RAMB36_X2Y17.CLKBWRCLKU
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X2Y16.CLKBWRCLKL
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKU
  Logical resource: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKU
  Location pin: RAMB36_X2Y16.CLKBWRCLKU
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X2Y18.CLKBWRCLKL
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/CLKBWRCLKU
  Logical resource: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/CLKBWRCLKU
  Location pin: RAMB36_X2Y18.CLKBWRCLKU
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X2Y15.CLKBWRCLKL
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/CLKBWRCLKU
  Logical resource: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/CLKBWRCLKU
  Location pin: RAMB36_X2Y15.CLKBWRCLKU
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKBWRCLK
  Logical resource: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKBWRCLK
  Location pin: RAMB18_X2Y29.CLKBWRCLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/iDATA[77]/CLK
  Logical resource: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[76].I_SRLT_NE_0.DLY9/CLK
  Location pin: SLICE_X26Y77.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/iDATA[77]/CLK
  Logical resource: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[76].I_SRLT_NE_0.DLY9/CLK
  Location pin: SLICE_X26Y77.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/iDATA[77]/CLK
  Logical resource: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[74].I_SRLT_NE_0.DLY9/CLK
  Location pin: SLICE_X26Y77.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/iDATA[77]/CLK
  Logical resource: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[74].I_SRLT_NE_0.DLY9/CLK
  Location pin: SLICE_X26Y77.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/iDATA[77]/CLK
  Logical resource: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[72].I_SRLT_NE_0.DLY9/CLK
  Location pin: SLICE_X26Y77.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/iDATA[77]/CLK
  Logical resource: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[72].I_SRLT_NE_0.DLY9/CLK
  Location pin: SLICE_X26Y77.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/iDATA[77]/CLK
  Logical resource: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[78].I_SRLT_NE_0.DLY9/CLK
  Location pin: SLICE_X26Y77.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/iDATA[77]/CLK
  Logical resource: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[78].I_SRLT_NE_0.DLY9/CLK
  Location pin: SLICE_X26Y77.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/iDATA[77]/CLK
  Logical resource: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.DLY9/CLK
  Location pin: SLICE_X26Y77.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/iDATA[77]/CLK
  Logical resource: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.DLY9/CLK
  Location pin: SLICE_X26Y77.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/iDATA[77]/CLK
  Logical resource: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[73].I_SRLT_NE_0.DLY9/CLK
  Location pin: SLICE_X26Y77.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/iDATA[77]/CLK
  Logical resource: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[73].I_SRLT_NE_0.DLY9/CLK
  Location pin: SLICE_X26Y77.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/iDATA[77]/CLK
  Logical resource: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[71].I_SRLT_NE_0.DLY9/CLK
  Location pin: SLICE_X26Y77.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/iDATA[77]/CLK
  Logical resource: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[71].I_SRLT_NE_0.DLY9/CLK
  Location pin: SLICE_X26Y77.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/iDATA[77]/CLK
  Logical resource: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[77].I_SRLT_NE_0.DLY9/CLK
  Location pin: SLICE_X26Y77.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/iDATA[77]/CLK
  Logical resource: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[77].I_SRLT_NE_0.DLY9/CLK
  Location pin: SLICE_X26Y77.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/iDATA[152]/CLK
  Logical resource: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[79].I_SRLT_NE_0.DLY9/CLK
  Location pin: SLICE_X26Y78.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/iDATA[152]/CLK
  Logical resource: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[79].I_SRLT_NE_0.DLY9/CLK
  Location pin: SLICE_X26Y78.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/iDATA[152]/CLK
  Logical resource: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[152].I_SRLT_NE_0.DLY9/CLK
  Location pin: SLICE_X26Y78.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/iDATA[152]/CLK
  Logical resource: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[152].I_SRLT_NE_0.DLY9/CLK
  Location pin: SLICE_X26Y78.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_interconnect_1_reset_resync_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  1.081ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.046ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y109.AQ     Tcko                  0.518   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X26Y109.BX     net (fanout=1)        0.483   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]
    SLICE_X26Y109.CLK    Tdick                 0.045   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.046ns (0.563ns logic, 0.483ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Delay:                  1.062ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.027ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y109.BQ     Tcko                  0.518   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X26Y109.CX     net (fanout=1)        0.481   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
    SLICE_X26Y109.CLK    Tdick                 0.028   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.027ns (0.546ns logic, 0.481ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  4.095ns (data path - clock path skew + uncertainty)
  Source:               system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.060ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/chipscope_icon_0_control0[13] falling
  Destination Clock:    chipscope_icon_0_control2_pin[0] rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y69.AQ      Tcklo                 0.631   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X45Y69.C6      net (fanout=1)        0.283   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X45Y69.C       Tilo                  0.124   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X43Y66.A1      net (fanout=2)        0.981   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X43Y66.A       Tilo                  0.124   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
                                                       system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X40Y60.D2      net (fanout=1)        1.137   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X40Y60.D       Tilo                  0.124   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X40Y60.C5      net (fanout=1)        0.280   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X40Y60.C       Tilo                  0.124   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O117
    SLICE_X40Y60.B6      net (fanout=1)        0.159   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O117
    SLICE_X40Y60.CLK     Tas                   0.093   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121
                                                       system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.060ns (1.220ns logic, 2.840ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Delay:                  1.319ns (data path - clock path skew + uncertainty)
  Source:               system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.284ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/chipscope_icon_0_control0[13] falling
  Destination Clock:    chipscope_icon_0_control2_pin[0] rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y69.AQ      Tcklo                 0.631   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X45Y69.C6      net (fanout=1)        0.283   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X45Y69.C       Tilo                  0.124   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X44Y69.CX      net (fanout=2)        0.203   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X44Y69.CLK     Tdick                 0.043   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.284ns (0.798ns logic, 0.486ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------
Delay:                  1.042ns (data path - clock path skew + uncertainty)
  Source:               system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.007ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/chipscope_icon_0_control0[13] falling
  Destination Clock:    chipscope_icon_0_control2_pin[0] rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y69.AQ      Tcklo                 0.631   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X45Y69.C6      net (fanout=1)        0.283   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X45Y69.CLK     Tas                   0.093   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.007ns (0.724ns logic, 0.283ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 12 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.688ns (data path)
  Source:               system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.688ns (Levels of Logic = 2)
  Source Clock:         chipscope_icon_0_control2_pin[0] rising

  Maximum Data Path at Slow Process Corner: system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y72.BQ      Tcko                  0.456   system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/iTARGET[11]
                                                       system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X52Y71.C2      net (fanout=9)        1.115   system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/iTARGET[9]
    SLICE_X52Y71.C       Tilo                  0.124   system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/iCOMMAND_SEL[9]
                                                       system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X48Y71.B3      net (fanout=2)        0.942   system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/iCOMMAND_SEL[9]
    SLICE_X48Y71.BMUX    Tilo                  0.360   system_i/chipscope_icon_0_control0[29]
                                                       system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X46Y69.CLK     net (fanout=5)        0.691   system_i/chipscope_icon_0_control0[13]
    -------------------------------------------------  ---------------------------
    Total                                      3.688ns (0.940ns logic, 2.748ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Delay:                  3.656ns (data path)
  Source:               system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.656ns (Levels of Logic = 2)
  Source Clock:         chipscope_icon_0_control2_pin[0] rising

  Maximum Data Path at Slow Process Corner: system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y72.CQ      Tcko                  0.456   system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/iTARGET[11]
                                                       system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X52Y71.C4      net (fanout=9)        1.083   system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/iTARGET[10]
    SLICE_X52Y71.C       Tilo                  0.124   system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/iCOMMAND_SEL[9]
                                                       system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X48Y71.B3      net (fanout=2)        0.942   system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/iCOMMAND_SEL[9]
    SLICE_X48Y71.BMUX    Tilo                  0.360   system_i/chipscope_icon_0_control0[29]
                                                       system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X46Y69.CLK     net (fanout=5)        0.691   system_i/chipscope_icon_0_control0[13]
    -------------------------------------------------  ---------------------------
    Total                                      3.656ns (0.940ns logic, 2.716ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Delay:                  3.572ns (data path)
  Source:               system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.572ns (Levels of Logic = 2)
  Source Clock:         chipscope_icon_0_control2_pin[0] rising

  Maximum Data Path at Slow Process Corner: system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y72.BQ      Tcko                  0.456   system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/iCOMMAND_GRP[1]
                                                       system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X51Y72.A2      net (fanout=3)        0.681   system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/iCOMMAND_GRP[1]
    SLICE_X51Y72.AMUX    Tilo                  0.354   system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/iCOMMAND_GRP[1]
                                                       system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X48Y71.B1      net (fanout=21)       1.030   system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL[0]
    SLICE_X48Y71.BMUX    Tilo                  0.360   system_i/chipscope_icon_0_control0[29]
                                                       system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X46Y69.CLK     net (fanout=5)        0.691   system_i/chipscope_icon_0_control0[13]
    -------------------------------------------------  ---------------------------
    Total                                      3.572ns (1.170ns logic, 2.402ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Delay:                  3.559ns (data path)
  Source:               system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.559ns (Levels of Logic = 2)
  Source Clock:         chipscope_icon_0_control2_pin[0] rising

  Maximum Data Path at Slow Process Corner: system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y72.AQ      Tcko                  0.456   system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/iTARGET[11]
                                                       system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X52Y71.C3      net (fanout=9)        0.986   system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/iTARGET[8]
    SLICE_X52Y71.C       Tilo                  0.124   system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/iCOMMAND_SEL[9]
                                                       system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X48Y71.B3      net (fanout=2)        0.942   system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/iCOMMAND_SEL[9]
    SLICE_X48Y71.BMUX    Tilo                  0.360   system_i/chipscope_icon_0_control0[29]
                                                       system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X46Y69.CLK     net (fanout=5)        0.691   system_i/chipscope_icon_0_control0[13]
    -------------------------------------------------  ---------------------------
    Total                                      3.559ns (0.940ns logic, 2.619ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Delay:                  3.515ns (data path)
  Source:               system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.515ns (Levels of Logic = 2)
  Source Clock:         chipscope_icon_0_control2_pin[0] rising

  Maximum Data Path at Slow Process Corner: system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_SYNC/U_SYNC to system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y73.AQ      Tcko                  0.456   system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/iSYNC
                                                       system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X60Y72.C4      net (fanout=1)        0.583   system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/iSYNC
    SLICE_X60Y72.C       Tilo                  0.124   system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_SYNC/iSYNC_WORD[6]
                                                       system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X48Y71.B5      net (fanout=24)       1.334   system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X48Y71.BMUX    Tilo                  0.327   system_i/chipscope_icon_0_control0[29]
                                                       system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X46Y69.CLK     net (fanout=5)        0.691   system_i/chipscope_icon_0_control0[13]
    -------------------------------------------------  ---------------------------
    Total                                      3.515ns (0.907ns logic, 2.608ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Delay:                  3.439ns (data path)
  Source:               system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.439ns (Levels of Logic = 2)
  Source Clock:         chipscope_icon_0_control2_pin[0] rising

  Maximum Data Path at Slow Process Corner: system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y72.DQ      Tcko                  0.456   system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/iTARGET[11]
                                                       system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X52Y71.C5      net (fanout=9)        0.866   system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/iTARGET[11]
    SLICE_X52Y71.C       Tilo                  0.124   system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/iCOMMAND_SEL[9]
                                                       system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X48Y71.B3      net (fanout=2)        0.942   system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/iCOMMAND_SEL[9]
    SLICE_X48Y71.BMUX    Tilo                  0.360   system_i/chipscope_icon_0_control0[29]
                                                       system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X46Y69.CLK     net (fanout=5)        0.691   system_i/chipscope_icon_0_control0[13]
    -------------------------------------------------  ---------------------------
    Total                                      3.439ns (0.940ns logic, 2.499ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Delay:                  3.394ns (data path)
  Source:               system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.394ns (Levels of Logic = 2)
  Source Clock:         chipscope_icon_0_control2_pin[0] rising

  Maximum Data Path at Slow Process Corner: system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y72.AQ      Tcko                  0.456   system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/iCOMMAND_GRP[1]
                                                       system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X51Y72.A3      net (fanout=2)        0.505   system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/iCOMMAND_GRP[0]
    SLICE_X51Y72.AMUX    Tilo                  0.352   system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/iCOMMAND_GRP[1]
                                                       system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X48Y71.B1      net (fanout=21)       1.030   system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL[0]
    SLICE_X48Y71.BMUX    Tilo                  0.360   system_i/chipscope_icon_0_control0[29]
                                                       system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X46Y69.CLK     net (fanout=5)        0.691   system_i/chipscope_icon_0_control0[13]
    -------------------------------------------------  ---------------------------
    Total                                      3.394ns (1.168ns logic, 2.226ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Delay:                  3.241ns (data path)
  Source:               system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.241ns (Levels of Logic = 2)
  Source Clock:         chipscope_icon_0_control2_pin[0] rising

  Maximum Data Path at Slow Process Corner: system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y72.AQ      Tcko                  0.456   system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/iCORE_ID[3]
                                                       system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X53Y72.D1      net (fanout=6)        0.700   system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/iCORE_ID[0]
    SLICE_X53Y72.D       Tilo                  0.124   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly2[0]
                                                       system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X48Y71.B4      net (fanout=12)       0.912   system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X48Y71.BMUX    Tilo                  0.358   system_i/chipscope_icon_0_control0[29]
                                                       system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X46Y69.CLK     net (fanout=5)        0.691   system_i/chipscope_icon_0_control0[13]
    -------------------------------------------------  ---------------------------
    Total                                      3.241ns (0.938ns logic, 2.303ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Delay:                  3.001ns (data path)
  Source:               system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.001ns (Levels of Logic = 2)
  Source Clock:         chipscope_icon_0_control2_pin[0] rising

  Maximum Data Path at Slow Process Corner: system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y72.CQ      Tcko                  0.456   system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/iCORE_ID[3]
                                                       system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X53Y72.D4      net (fanout=5)        0.460   system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/iCORE_ID[2]
    SLICE_X53Y72.D       Tilo                  0.124   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly2[0]
                                                       system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X48Y71.B4      net (fanout=12)       0.912   system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X48Y71.BMUX    Tilo                  0.358   system_i/chipscope_icon_0_control0[29]
                                                       system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X46Y69.CLK     net (fanout=5)        0.691   system_i/chipscope_icon_0_control0[13]
    -------------------------------------------------  ---------------------------
    Total                                      3.001ns (0.938ns logic, 2.063ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Delay:                  2.829ns (data path)
  Source:               system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      2.829ns (Levels of Logic = 2)
  Source Clock:         chipscope_icon_0_control2_pin[0] rising

  Maximum Data Path at Slow Process Corner: system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y72.DQ      Tcko                  0.456   system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/iCORE_ID[3]
                                                       system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X53Y72.D5      net (fanout=5)        0.288   system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/iCORE_ID[3]
    SLICE_X53Y72.D       Tilo                  0.124   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly2[0]
                                                       system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X48Y71.B4      net (fanout=12)       0.912   system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X48Y71.BMUX    Tilo                  0.358   system_i/chipscope_icon_0_control0[29]
                                                       system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X46Y69.CLK     net (fanout=5)        0.691   system_i/chipscope_icon_0_control0[13]
    -------------------------------------------------  ---------------------------
    Total                                      2.829ns (0.938ns logic, 1.891ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Delay:                  2.721ns (data path)
  Source:               system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      2.721ns (Levels of Logic = 2)
  Source Clock:         chipscope_icon_0_control2_pin[0] rising

  Maximum Data Path at Slow Process Corner: system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y72.BQ      Tcko                  0.456   system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/iCORE_ID[3]
                                                       system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X53Y72.D6      net (fanout=6)        0.180   system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/iCORE_ID[1]
    SLICE_X53Y72.D       Tilo                  0.124   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly2[0]
                                                       system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X48Y71.B4      net (fanout=12)       0.912   system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X48Y71.BMUX    Tilo                  0.358   system_i/chipscope_icon_0_control0[29]
                                                       system_i/chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X46Y69.CLK     net (fanout=5)        0.691   system_i/chipscope_icon_0_control0[13]
    -------------------------------------------------  ---------------------------
    Total                                      2.721ns (0.938ns logic, 1.783ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Delay:                  2.489ns (data path - clock path skew + uncertainty)
  Source:               system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.805ns (Levels of Logic = 0)
  Clock Path Skew:      -0.649ns (2.278 - 2.927)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    system_i/chipscope_icon_0_control0[13] falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y73.BMUX    Tshcko                0.655   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly[4]
                                                       system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X46Y69.SR      net (fanout=9)        0.836   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/iARM
    SLICE_X46Y69.CLK     Trck                  0.314   system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       system_i/chipscope_axi_monitor_0/chipscope_axi_monitor_0/U_ILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.805ns (0.969ns logic, 0.836ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 9364 paths, 0 nets, and 5351 connections

Design statistics:
   Minimum period:   8.534ns{1}   (Maximum frequency: 117.178MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon May 20 23:40:03 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 422 MB



