{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.2,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.2,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 1.41782e-06,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 1.41157e-06,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 6.51519e-07,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 1.41157e-06,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 21.7728,
	"finish__design__instance__count__class:timing_repair_buffer": 6,
	"finish__design__instance__area__class:timing_repair_buffer": 45.36,
	"finish__design__instance__count__class:sequential_cell": 4,
	"finish__design__instance__area__class:sequential_cell": 188.698,
	"finish__design__instance__count__class:multi_input_combinational_cell": 7,
	"finish__design__instance__area__class:multi_input_combinational_cell": 85.2768,
	"finish__design__instance__count": 20,
	"finish__design__instance__area": 341.107,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 99.4941,
	"finish__clock__skew__setup": 0.000212941,
	"finish__clock__skew__hold": 0.000212941,
	"finish__timing__drv__max_slew_limit": 0.959377,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.928979,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 8,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 4.62241e-06,
	"finish__power__switching__total": 9.24555e-07,
	"finish__power__leakage__total": 1.89039e-07,
	"finish__power__total": 5.736e-06,
	"finish__design__io": 7,
	"finish__design__die__area": 6400,
	"finish__design__core__area": 3374.78,
	"finish__design__instance__count": 258,
	"finish__design__instance__area": 3314.91,
	"finish__design__instance__count__stdcell": 258,
	"finish__design__instance__area__stdcell": 3314.91,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.982258,
	"finish__design__instance__utilization__stdcell": 0.982258,
	"finish__design__rows": 15,
	"finish__design__rows:CoreSite": 15,
	"finish__design__sites": 1860,
	"finish__design__sites:CoreSite": 1860,
	"finish__flow__warnings__count": 0,
	"finish__flow__errors__count": 0
}