<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../code.css">
  </head>
  <body>
    third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_first_counter_tb.v
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1"> 1</a>
<a href="#l-2"> 2</a>
<a href="#l-3"> 3</a>
<a href="#l-4"> 4</a>
<a href="#l-5"> 5</a>
<a href="#l-6"> 6</a>
<a href="#l-7"> 7</a>
<a href="#l-8"> 8</a>
<a href="#l-9"> 9</a>
<a href="#l-10">10</a>
<a href="#l-11">11</a>
<a href="#l-12">12</a>
<a href="#l-13">13</a>
<a href="#l-14">14</a>
<a href="#l-15">15</a>
<a href="#l-16">16</a>
<a href="#l-17">17</a>
<a href="#l-18">18</a>
<a href="#l-19">19</a>
<a href="#l-20">20</a>
<a href="#l-21">21</a>
<a href="#l-22">22</a>
<a href="#l-23">23</a>
<a href="#l-24">24</a>
<a href="#l-25">25</a>
<a href="#l-26">26</a>
<a href="#l-27">27</a>
<a href="#l-28">28</a>
<a href="#l-29">29</a>
<a href="#l-30">30</a>
<a href="#l-31">31</a>
<a href="#l-32">32</a>
<a href="#l-33">33</a>
<a href="#l-34">34</a>
<a href="#l-35">35</a>
<a href="#l-36">36</a>
<a href="#l-37">37</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="k">module</span> <span class="n">testbench</span><span class="p">();</span>
<a name="l-2"></a><span class="c1">// Declare inputs as regs and outputs as wires</span>
<a name="l-3"></a><span class="k">reg</span> <span class="n">clock</span> <span class="o">=</span> <span class="mh">1</span><span class="p">,</span> <span class="n">reset</span> <span class="o">=</span> <span class="mh">0</span><span class="p">,</span> <span class="n">enable</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
<a name="l-4"></a><span class="k">wire</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">counter_out</span><span class="p">;</span>
<a name="l-5"></a><span class="k">integer</span> <span class="n">file</span><span class="p">;</span>
<a name="l-6"></a>
<a name="l-7"></a><span class="c1">// Initialize all variables</span>
<a name="l-8"></a><span class="k">initial</span> <span class="k">begin</span>        
<a name="l-9"></a>  <span class="n">file</span> <span class="o">=</span> <span class="nb">$fopen</span><span class="p">(</span><span class="no">`outfile</span><span class="p">);</span>
<a name="l-10"></a>  <span class="nb">$fdisplay</span> <span class="p">(</span><span class="n">file</span><span class="p">,</span> <span class="s">&quot;time</span><span class="se">\t</span><span class="s"> clk reset enable counter&quot;</span><span class="p">);</span>	
<a name="l-11"></a>  <span class="p">#</span><span class="mh">5</span> <span class="n">reset</span> <span class="o">=</span> <span class="mh">1</span><span class="p">;</span>    <span class="c1">// Assert the reset</span>
<a name="l-12"></a>  <span class="p">#</span><span class="mh">10</span> <span class="n">reset</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span>   <span class="c1">// De-assert the reset</span>
<a name="l-13"></a>  <span class="p">#</span><span class="mh">10</span> <span class="n">enable</span> <span class="o">=</span> <span class="mh">1</span><span class="p">;</span>  <span class="c1">// Assert enable</span>
<a name="l-14"></a>  <span class="p">#</span><span class="mh">100</span> <span class="n">enable</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span> <span class="c1">// De-assert enable</span>
<a name="l-15"></a>  <span class="p">#</span><span class="mh">5</span> <span class="nb">$finish</span><span class="p">;</span>      <span class="c1">// Terminate simulation</span>
<a name="l-16"></a><span class="k">end</span>
<a name="l-17"></a>
<a name="l-18"></a><span class="k">always</span> <span class="p">@(</span><span class="k">negedge</span> <span class="n">clock</span><span class="p">)</span>
<a name="l-19"></a>  <span class="nb">$fdisplay</span> <span class="p">(</span><span class="n">file</span><span class="p">,</span> <span class="s">&quot;%g</span><span class="se">\t</span><span class="s"> %b   %b     %b      %b&quot;</span><span class="p">,</span> 
<a name="l-20"></a>	  <span class="n">$time</span><span class="p">,</span> <span class="n">clock</span><span class="p">,</span> <span class="n">reset</span><span class="p">,</span> <span class="n">enable</span><span class="p">,</span> <span class="n">counter_out</span><span class="p">);</span>	
<a name="l-21"></a>
<a name="l-22"></a><span class="c1">// Clock generator</span>
<a name="l-23"></a><span class="k">initial</span> <span class="k">begin</span>
<a name="l-24"></a>  <span class="p">#</span><span class="mh">1</span><span class="p">;</span>
<a name="l-25"></a>  <span class="k">forever</span>
<a name="l-26"></a>    <span class="p">#</span><span class="mh">5</span> <span class="n">clock</span> <span class="o">=</span> <span class="o">~</span><span class="n">clock</span><span class="p">;</span> <span class="c1">// Toggle clock every 5 ticks</span>
<a name="l-27"></a><span class="k">end</span>
<a name="l-28"></a>
<a name="l-29"></a><span class="c1">// Connect DUT to test bench</span>
<a name="l-30"></a><span class="n">first_counter</span> <span class="n">U_counter</span> <span class="p">(</span>
<a name="l-31"></a><span class="n">clock</span><span class="p">,</span>
<a name="l-32"></a><span class="n">reset</span><span class="p">,</span>
<a name="l-33"></a><span class="n">enable</span><span class="p">,</span>
<a name="l-34"></a><span class="n">counter_out</span>
<a name="l-35"></a><span class="p">);</span>
<a name="l-36"></a>
<a name="l-37"></a><span class="k">endmodule</span>
</pre></div>
</td></tr></table>
  </body>
</html>