
---------- Begin Simulation Statistics ----------
final_tick                                25008578125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 307820                       # Simulator instruction rate (inst/s)
host_mem_usage                                 658096                       # Number of bytes of host memory used
host_op_rate                                   328211                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   235.51                       # Real time elapsed on the host
host_tick_rate                              106187972                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    72495459                       # Number of instructions simulated
sim_ops                                      77297630                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.025009                       # Number of seconds simulated
sim_ticks                                 25008578125                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 263294577                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 39022108                       # number of cc regfile writes
system.cpu.committedInsts                    72495459                       # Number of Instructions Simulated
system.cpu.committedOps                      77297630                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.551948                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.551948                       # CPI: Total CPI of All Threads
system.cpu.idleCycles                           40322                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               148508                       # Number of branch mispredicts detected at execute
system.cpu.iew.branch_mispredict_rate        1.409587                       # Percentage of branch mispredicts
system.cpu.iew.branch_percentage            13.447798                       # Percentage of branches executed
system.cpu.iew.exec_branches                 10535570                       # Number of branches executed
system.cpu.iew.exec_nop                             3                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.957933                       # Inst execution rate
system.cpu.iew.exec_refs                     14130370                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    5261185                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  233986                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               9028326                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 68                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              5327704                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            80012278                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               8869185                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            164466                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              78344200                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      5                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   130                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 141281                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   137                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            651                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        32623                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         115885                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 124810104                       # num instructions consuming a value
system.cpu.iew.wb_count                      78281200                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.474419                       # average fanout of values written-back
system.cpu.iew.wb_producers                  59212255                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.956359                       # insts written-back per cycle
system.cpu.iew.wb_sent                       78296704                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 94734440                       # number of integer regfile reads
system.cpu.int_regfile_writes                55483640                       # number of integer regfile writes
system.cpu.ipc                               1.811765                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.811765                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 7      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              63369401     80.72%     80.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               934393      1.19%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              4      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              8935998     11.38%     93.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             5268863      6.71%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               78508666                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    22268135                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.283639                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                18626762     83.65%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     88      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                2693323     12.09%     95.74% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                947962      4.26%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              100776794                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          219392223                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     78281200                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          82727569                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   80012155                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  78508666                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 120                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         2714644                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            133352                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      7602733                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      39973404                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.964023                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.794779                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2044010      5.11%      5.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             6856758     17.15%     22.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            21947214     54.90%     77.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             8744208     21.88%     99.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              381214      0.95%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        39973404                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.962043                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            906469                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1513                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              9028326                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             5327704                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               167075711                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    206                       # number of misc regfile writes
system.cpu.numCycles                         40013726                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             622                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                       32                       # number of vector regfile reads
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests           32                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          346                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1473                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                11010736                       # Number of BP lookups
system.cpu.branchPred.condPredicted           6884634                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            141124                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              5090545                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4935538                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             96.955002                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1817896                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                162                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          485921                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             484528                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             1393                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        56754                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         2449662                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             117                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            140645                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     39598757                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.952022                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.965736                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         7016966     17.72%     17.72% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        15535691     39.23%     56.95% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         7214957     18.22%     75.17% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         2795195      7.06%     82.23% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         2921564      7.38%     89.61% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         1315623      3.32%     92.93% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          606313      1.53%     94.46% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          495393      1.25%     95.71% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1697055      4.29%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     39598757                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             72495459                       # Number of instructions committed
system.cpu.commit.opsCommitted               77297630                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    13927857                       # Number of memory references committed
system.cpu.commit.loads                       8669916                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          52                       # Number of memory barriers committed
system.cpu.commit.branches                   10448021                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                    71605208                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               2070498                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     62456092     80.80%     80.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       913677      1.18%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            4      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      8669916     11.22%     93.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      5257941      6.80%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     77297630                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1697055                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     12827145                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12827145                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     12827145                       # number of overall hits
system.cpu.dcache.overall_hits::total        12827145                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1103                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1103                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1103                       # number of overall misses
system.cpu.dcache.overall_misses::total          1103                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     62100750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     62100750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     62100750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     62100750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     12828248                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     12828248                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     12828248                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     12828248                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000086                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000086                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000086                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000086                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56301.677244                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56301.677244                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56301.677244                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56301.677244                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         3736                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              55                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    67.927273                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            6                       # number of writebacks
system.cpu.dcache.writebacks::total                 6                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          780                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          780                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          780                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          780                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          323                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          323                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          323                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          323                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     19496375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     19496375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     19496375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     19496375                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000025                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000025                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60360.294118                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60360.294118                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60360.294118                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60360.294118                       # average overall mshr miss latency
system.cpu.dcache.replacements                      6                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      7968085                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7968085                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          489                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           489                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     26870000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     26870000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      7968574                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7968574                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000061                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000061                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 54948.875256                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54948.875256                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          297                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          297                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          192                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          192                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11583250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11583250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 60329.427083                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60329.427083                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4859060                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4859060                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          614                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          614                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     35230750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     35230750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4859674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4859674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000126                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000126                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 57379.071661                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57379.071661                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          483                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          483                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          131                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          131                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7913125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7913125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60405.534351                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60405.534351                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           49                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           49                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        98125                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        98125                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           51                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           51                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.039216                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.039216                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 49062.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 49062.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           51                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           51                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           51                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  25008578125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           258.850968                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12827568                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               323                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          39713.832817                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            149000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   258.850968                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.505568                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.505568                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          317                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          253                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.619141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          51313723                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         51313723                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25008578125                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1790393                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               2060965                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  34316146                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1664619                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 141281                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              5020840                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   499                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               80905543                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                561001                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  25008578125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  25008578125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  25008578125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25008578125                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             157679                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       76973910                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    11010736                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            7237962                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      39672856                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  283530                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  272                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles            87                       # Number of stall cycles due to pending traps
system.cpu.fetch.icacheWaitRetryStallCycles          745                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  24516285                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                   526                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           39973404                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.047279                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             0.983770                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                   308532      0.77%      0.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 17517307     43.82%     44.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  2123277      5.31%     49.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 20024288     50.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             39973404                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.275174                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.923688                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     24515276                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         24515276                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     24515276                       # number of overall hits
system.cpu.icache.overall_hits::total        24515276                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1001                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1001                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1001                       # number of overall misses
system.cpu.icache.overall_misses::total          1001                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     56153360                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     56153360                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     56153360                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     56153360                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     24516277                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     24516277                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     24516277                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     24516277                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000041                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000041                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56097.262737                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56097.262737                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56097.262737                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56097.262737                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        14119                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               222                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    63.599099                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          320                       # number of writebacks
system.cpu.icache.writebacks::total               320                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          177                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          177                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          177                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          177                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          824                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          824                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          824                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          824                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     47877238                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     47877238                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     47877238                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     47877238                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 58103.444175                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58103.444175                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 58103.444175                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58103.444175                       # average overall mshr miss latency
system.cpu.icache.replacements                    320                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     24515276                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        24515276                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1001                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1001                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     56153360                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     56153360                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     24516277                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     24516277                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56097.262737                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56097.262737                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          177                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          177                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          824                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          824                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     47877238                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     47877238                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 58103.444175                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58103.444175                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  25008578125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           433.778308                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            24516100                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               824                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          29752.548544                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   433.778308                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.847223                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.847223                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          188                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          237                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          98065932                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         98065932                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25008578125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  25008578125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  25008578125                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  25008578125                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25008578125                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      892588                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  358410                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   57                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 651                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  69763                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 7431                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                     54                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  25008578125                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 141281                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  3205606                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  383329                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2642                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  34524716                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1715830                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               80300415                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts                301942                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                745652                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  93618                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                      4                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   1554                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            98217442                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   363817688                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                103995443                       # Number of integer rename lookups
system.cpu.rename.vecLookups                       32                       # Number of vector rename lookups
system.cpu.rename.committedMaps              94284890                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  3932552                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      72                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  68                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2998577                       # count of insts added to the skid buffer
system.cpu.rob.reads                        117648785                       # The number of ROB reads
system.cpu.rob.writes                       159869238                       # The number of ROB writes
system.cpu.thread_0.numInsts                 72495459                       # Number of Instructions committed
system.cpu.thread_0.numOps                   77297630                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples       290.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       812.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       323.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.049911741250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           16                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           16                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                8935                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                244                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1147                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        294                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1147                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      294                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     12                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      19.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1147                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  294                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     778                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           16                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      69.875000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     37.739835                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    123.497841                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31            10     62.50%     62.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             1      6.25%     68.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             3     18.75%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      6.25%     93.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::496-511            1      6.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            16                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.250000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.237309                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.683130                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               14     87.50%     87.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2     12.50%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            16                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                   73408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                18816                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      2.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   25008575000                       # Total gap between requests
system.mem_ctrls.avgGap                   17355013.88                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        51968                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        20672                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        16640                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 2078006.983853665181                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 826596.374119130429                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 665371.694337380468                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          824                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data          323                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks          294                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     22008875                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data      9090375                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 475051377500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26709.80                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28143.58                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 1615821011.90                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        52736                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        20672                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total         73408                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        52736                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        52736                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks          128                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total          128                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          824                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data          323                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           1147                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks            2                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total             2                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      2108716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data       826596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          2935313                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      2108716                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2108716                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks         5118                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total            5118                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks         5118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      2108716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data       826596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         2940431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 1135                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                 260                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0           97                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1           67                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2           86                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          146                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          117                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5           69                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6           83                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7           79                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          134                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9           81                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10           42                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11           37                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12           71                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15           18                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0           18                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           15                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           30                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3           21                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4           32                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            5                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            3                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           13                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8           46                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            7                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            5                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           16                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           32                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            6                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15           11                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                 9818000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               5675000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           31099250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 8650.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           27400.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                 913                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                203                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.44                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           78.08                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          266                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   320.481203                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   205.448561                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   298.223181                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           81     30.45%     30.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           56     21.05%     51.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           41     15.41%     66.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           22      8.27%     75.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           19      7.14%     82.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           15      5.64%     87.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            7      2.63%     90.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            3      1.13%     91.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           22      8.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          266                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 72640                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              16640                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                2.904603                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.665372                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.03                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               80.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  25008578125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         1206660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy          610995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        5312160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy        715140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1973609040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    399250800                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   9267083040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   11647787835                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   465.751702                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  24088723750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    834860000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     84994375                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy          785400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          398475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy        2791740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy        642060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1973609040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    396161400                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   9269684640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   11644072755                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   465.603150                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  24095455250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    834860000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     78262875                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  25008578125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1016                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.membus.trans_dist::WritebackClean          324                       # Transaction distribution
system.membus.trans_dist::ReadExReq               131                       # Transaction distribution
system.membus.trans_dist::ReadExResp              131                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            824                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           192                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port         1968                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port          652                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   2620                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port        73216                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port        21056                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   94272                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1147                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.045336                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.208130                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1095     95.47%     95.47% # Request fanout histogram
system.membus.snoop_fanout::1                      52      4.53%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                1147                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  25008578125                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             3322625                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4373750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1733875                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
