{
  "module_name": "oxygen_regs.h",
  "hash_id": "2a79ce0a4a4dd4348fac68566b161dd37f6e91bf1d0d1030c597fd2e60336763",
  "original_prompt": "Ingested from linux-6.6.14/sound/pci/oxygen/oxygen_regs.h",
  "human_readable_source": " \n#ifndef OXYGEN_REGS_H_INCLUDED\n#define OXYGEN_REGS_H_INCLUDED\n\n \n#define OXYGEN_DMA_A_ADDRESS\t\t0x00\t \n#define OXYGEN_DMA_A_COUNT\t\t0x04\t \n#define OXYGEN_DMA_A_TCOUNT\t\t0x06\t \n\n \n#define OXYGEN_DMA_B_ADDRESS\t\t0x08\n#define OXYGEN_DMA_B_COUNT\t\t0x0c\n#define OXYGEN_DMA_B_TCOUNT\t\t0x0e\n\n \n#define OXYGEN_DMA_C_ADDRESS\t\t0x10\n#define OXYGEN_DMA_C_COUNT\t\t0x14\n#define OXYGEN_DMA_C_TCOUNT\t\t0x16\n\n \n#define OXYGEN_DMA_SPDIF_ADDRESS\t0x18\n#define OXYGEN_DMA_SPDIF_COUNT\t\t0x1c\n#define OXYGEN_DMA_SPDIF_TCOUNT\t\t0x1e\n\n \n#define OXYGEN_DMA_MULTICH_ADDRESS\t0x20\n#define OXYGEN_DMA_MULTICH_COUNT\t0x24\t \n#define OXYGEN_DMA_MULTICH_TCOUNT\t0x28\t \n\n \n#define OXYGEN_DMA_AC97_ADDRESS\t\t0x30\n#define OXYGEN_DMA_AC97_COUNT\t\t0x34\n#define OXYGEN_DMA_AC97_TCOUNT\t\t0x36\n\n \n\n#define OXYGEN_DMA_STATUS\t\t0x40\t \n#define  OXYGEN_CHANNEL_A\t\t0x01\n#define  OXYGEN_CHANNEL_B\t\t0x02\n#define  OXYGEN_CHANNEL_C\t\t0x04\n#define  OXYGEN_CHANNEL_SPDIF\t\t0x08\n#define  OXYGEN_CHANNEL_MULTICH\t\t0x10\n#define  OXYGEN_CHANNEL_AC97\t\t0x20\n\n#define OXYGEN_DMA_PAUSE\t\t0x41\t \n \n\n#define OXYGEN_DMA_RESET\t\t0x42\n \n\n#define OXYGEN_PLAY_CHANNELS\t\t0x43\n#define  OXYGEN_PLAY_CHANNELS_MASK\t0x03\n#define  OXYGEN_PLAY_CHANNELS_2\t\t0x00\n#define  OXYGEN_PLAY_CHANNELS_4\t\t0x01\n#define  OXYGEN_PLAY_CHANNELS_6\t\t0x02\n#define  OXYGEN_PLAY_CHANNELS_8\t\t0x03\n#define  OXYGEN_DMA_A_BURST_MASK\t0x04\n#define  OXYGEN_DMA_A_BURST_8\t\t0x00\t \n#define  OXYGEN_DMA_A_BURST_16\t\t0x04\n#define  OXYGEN_DMA_MULTICH_BURST_MASK\t0x08\n#define  OXYGEN_DMA_MULTICH_BURST_8\t0x00\n#define  OXYGEN_DMA_MULTICH_BURST_16\t0x08\n\n#define OXYGEN_INTERRUPT_MASK\t\t0x44\n \n#define  OXYGEN_INT_SPDIF_IN_DETECT\t0x0100\n#define  OXYGEN_INT_MCU\t\t\t0x0200\n#define  OXYGEN_INT_2WIRE\t\t0x0400\n#define  OXYGEN_INT_GPIO\t\t0x0800\n#define  OXYGEN_INT_MCB\t\t\t0x2000\n#define  OXYGEN_INT_AC97\t\t0x4000\n\n#define OXYGEN_INTERRUPT_STATUS\t\t0x46\n \n#define  OXYGEN_INT_MIDI\t\t0x1000\n\n#define OXYGEN_MISC\t\t\t0x48\n#define  OXYGEN_MISC_WRITE_PCI_SUBID\t0x01\n#define  OXYGEN_MISC_LATENCY_3F\t\t0x02\n#define  OXYGEN_MISC_REC_C_FROM_SPDIF\t0x04\n#define  OXYGEN_MISC_REC_B_FROM_AC97\t0x08\n#define  OXYGEN_MISC_REC_A_FROM_MULTICH\t0x10\n#define  OXYGEN_MISC_PCI_MEM_W_1_CLOCK\t0x20\n#define  OXYGEN_MISC_MIDI\t\t0x40\n#define  OXYGEN_MISC_CRYSTAL_MASK\t0x80\n#define  OXYGEN_MISC_CRYSTAL_24576\t0x00\n#define  OXYGEN_MISC_CRYSTAL_27\t\t0x80\t \n\n#define OXYGEN_REC_FORMAT\t\t0x4a\n#define  OXYGEN_REC_FORMAT_A_MASK\t0x03\n#define  OXYGEN_REC_FORMAT_A_SHIFT\t0\n#define  OXYGEN_REC_FORMAT_B_MASK\t0x0c\n#define  OXYGEN_REC_FORMAT_B_SHIFT\t2\n#define  OXYGEN_REC_FORMAT_C_MASK\t0x30\n#define  OXYGEN_REC_FORMAT_C_SHIFT\t4\n#define  OXYGEN_FORMAT_16\t\t0x00\n#define  OXYGEN_FORMAT_24\t\t0x01\n#define  OXYGEN_FORMAT_32\t\t0x02\n\n#define OXYGEN_PLAY_FORMAT\t\t0x4b\n#define  OXYGEN_SPDIF_FORMAT_MASK\t0x03\n#define  OXYGEN_SPDIF_FORMAT_SHIFT\t0\n#define  OXYGEN_MULTICH_FORMAT_MASK\t0x0c\n#define  OXYGEN_MULTICH_FORMAT_SHIFT\t2\n \n\n#define OXYGEN_REC_CHANNELS\t\t0x4c\n#define  OXYGEN_REC_CHANNELS_MASK\t0x07\n#define  OXYGEN_REC_CHANNELS_2_2_2\t0x00\t \n#define  OXYGEN_REC_CHANNELS_4_2_2\t0x01\n#define  OXYGEN_REC_CHANNELS_6_0_2\t0x02\n#define  OXYGEN_REC_CHANNELS_6_2_0\t0x03\n#define  OXYGEN_REC_CHANNELS_8_0_0\t0x04\n\n#define OXYGEN_FUNCTION\t\t\t0x50\n#define  OXYGEN_FUNCTION_CLOCK_MASK\t0x01\n#define  OXYGEN_FUNCTION_CLOCK_PLL\t0x00\n#define  OXYGEN_FUNCTION_CLOCK_CRYSTAL\t0x01\n#define  OXYGEN_FUNCTION_RESET_CODEC\t0x02\n#define  OXYGEN_FUNCTION_RESET_POL\t0x04\n#define  OXYGEN_FUNCTION_PWDN\t\t0x08\n#define  OXYGEN_FUNCTION_PWDN_EN\t0x10\n#define  OXYGEN_FUNCTION_PWDN_POL\t0x20\n#define  OXYGEN_FUNCTION_2WIRE_SPI_MASK\t0x40\n#define  OXYGEN_FUNCTION_SPI\t\t0x00\n#define  OXYGEN_FUNCTION_2WIRE\t\t0x40\n#define  OXYGEN_FUNCTION_ENABLE_SPI_4_5\t0x80\t \n\n#define OXYGEN_I2S_MULTICH_FORMAT\t0x60\n#define  OXYGEN_I2S_RATE_MASK\t\t0x0007\t \n#define  OXYGEN_RATE_32000\t\t0x0000\n#define  OXYGEN_RATE_44100\t\t0x0001\n#define  OXYGEN_RATE_48000\t\t0x0002\n#define  OXYGEN_RATE_64000\t\t0x0003\n#define  OXYGEN_RATE_88200\t\t0x0004\n#define  OXYGEN_RATE_96000\t\t0x0005\n#define  OXYGEN_RATE_176400\t\t0x0006\n#define  OXYGEN_RATE_192000\t\t0x0007\n#define  OXYGEN_I2S_FORMAT_MASK\t\t0x0008\n#define  OXYGEN_I2S_FORMAT_I2S\t\t0x0000\n#define  OXYGEN_I2S_FORMAT_LJUST\t0x0008\n#define  OXYGEN_I2S_MCLK_MASK\t\t0x0030\t \n#define  OXYGEN_I2S_MCLK_SHIFT\t\t4\n#define  MCLK_128\t\t\t0\n#define  MCLK_256\t\t\t1\n#define  MCLK_512\t\t\t2\n#define  OXYGEN_I2S_MCLK(f)\t\t(((f) & 3) << OXYGEN_I2S_MCLK_SHIFT)\n#define  OXYGEN_I2S_BITS_MASK\t\t0x00c0\n#define  OXYGEN_I2S_BITS_16\t\t0x0000\n#define  OXYGEN_I2S_BITS_20\t\t0x0040\n#define  OXYGEN_I2S_BITS_24\t\t0x0080\n#define  OXYGEN_I2S_BITS_32\t\t0x00c0\n#define  OXYGEN_I2S_MASTER\t\t0x0100\n#define  OXYGEN_I2S_BCLK_MASK\t\t0x0600\t \n#define  OXYGEN_I2S_BCLK_64\t\t0x0000\n#define  OXYGEN_I2S_BCLK_128\t\t0x0200\n#define  OXYGEN_I2S_BCLK_256\t\t0x0400\n#define  OXYGEN_I2S_MUTE_MCLK\t\t0x0800\n\n#define OXYGEN_I2S_A_FORMAT\t\t0x62\n#define OXYGEN_I2S_B_FORMAT\t\t0x64\n#define OXYGEN_I2S_C_FORMAT\t\t0x66\n \n\n#define OXYGEN_SPDIF_CONTROL\t\t0x70\n#define  OXYGEN_SPDIF_OUT_ENABLE\t0x00000002\n#define  OXYGEN_SPDIF_LOOPBACK\t\t0x00000004\t \n#define  OXYGEN_SPDIF_SENSE_MASK\t0x00000008\n#define  OXYGEN_SPDIF_LOCK_MASK\t\t0x00000010\n#define  OXYGEN_SPDIF_RATE_MASK\t\t0x00000020\n#define  OXYGEN_SPDIF_SPDVALID\t\t0x00000040\n#define  OXYGEN_SPDIF_SENSE_PAR\t\t0x00000200\n#define  OXYGEN_SPDIF_LOCK_PAR\t\t0x00000400\n#define  OXYGEN_SPDIF_SENSE_STATUS\t0x00000800\n#define  OXYGEN_SPDIF_LOCK_STATUS\t0x00001000\n#define  OXYGEN_SPDIF_SENSE_INT\t\t0x00002000\t \n#define  OXYGEN_SPDIF_LOCK_INT\t\t0x00004000\t \n#define  OXYGEN_SPDIF_RATE_INT\t\t0x00008000\t \n#define  OXYGEN_SPDIF_IN_CLOCK_MASK\t0x00010000\n#define  OXYGEN_SPDIF_IN_CLOCK_96\t0x00000000\t \n#define  OXYGEN_SPDIF_IN_CLOCK_192\t0x00010000\t \n#define  OXYGEN_SPDIF_OUT_RATE_MASK\t0x07000000\n#define  OXYGEN_SPDIF_OUT_RATE_SHIFT\t24\n \n\n#define OXYGEN_SPDIF_OUTPUT_BITS\t0x74\n#define  OXYGEN_SPDIF_NONAUDIO\t\t0x00000002\n#define  OXYGEN_SPDIF_C\t\t\t0x00000004\n#define  OXYGEN_SPDIF_PREEMPHASIS\t0x00000008\n#define  OXYGEN_SPDIF_CATEGORY_MASK\t0x000007f0\n#define  OXYGEN_SPDIF_CATEGORY_SHIFT\t4\n#define  OXYGEN_SPDIF_ORIGINAL\t\t0x00000800\n#define  OXYGEN_SPDIF_CS_RATE_MASK\t0x0000f000\n#define  OXYGEN_SPDIF_CS_RATE_SHIFT\t12\n#define  OXYGEN_SPDIF_V\t\t\t0x00010000\t \n\n#define OXYGEN_SPDIF_INPUT_BITS\t\t0x78\n \n\n#define OXYGEN_EEPROM_CONTROL\t\t0x80\n#define  OXYGEN_EEPROM_ADDRESS_MASK\t0x7f\n#define  OXYGEN_EEPROM_DIR_MASK\t\t0x80\n#define  OXYGEN_EEPROM_DIR_READ\t\t0x00\n#define  OXYGEN_EEPROM_DIR_WRITE\t0x80\n\n#define OXYGEN_EEPROM_STATUS\t\t0x81\n#define  OXYGEN_EEPROM_VALID\t\t0x40\n#define  OXYGEN_EEPROM_BUSY\t\t0x80\n\n#define OXYGEN_EEPROM_DATA\t\t0x82\t \n\n#define OXYGEN_2WIRE_CONTROL\t\t0x90\n#define  OXYGEN_2WIRE_DIR_MASK\t\t0x01\n#define  OXYGEN_2WIRE_DIR_WRITE\t\t0x00\n#define  OXYGEN_2WIRE_DIR_READ\t\t0x01\n#define  OXYGEN_2WIRE_ADDRESS_MASK\t0xfe\t \n#define  OXYGEN_2WIRE_ADDRESS_SHIFT\t1\n\n#define OXYGEN_2WIRE_MAP\t\t0x91\t \n#define OXYGEN_2WIRE_DATA\t\t0x92\t \n\n#define OXYGEN_2WIRE_BUS_STATUS\t\t0x94\n#define  OXYGEN_2WIRE_BUSY\t\t0x0001\n#define  OXYGEN_2WIRE_LENGTH_MASK\t0x0002\n#define  OXYGEN_2WIRE_LENGTH_8\t\t0x0000\n#define  OXYGEN_2WIRE_LENGTH_16\t\t0x0002\n#define  OXYGEN_2WIRE_MANUAL_READ\t0x0004\t \n#define  OXYGEN_2WIRE_WRITE_MAP_ONLY\t0x0008\n#define  OXYGEN_2WIRE_SLAVE_AD_MASK\t0x0030\t \n#define  OXYGEN_2WIRE_INTERRUPT_MASK\t0x0040\t \n#define  OXYGEN_2WIRE_SLAVE_NO_RESPONSE\t0x0080\n#define  OXYGEN_2WIRE_SPEED_MASK\t0x0100\n#define  OXYGEN_2WIRE_SPEED_STANDARD\t0x0000\n#define  OXYGEN_2WIRE_SPEED_FAST\t0x0100\n#define  OXYGEN_2WIRE_CLOCK_SYNC\t0x0200\n#define  OXYGEN_2WIRE_BUS_RESET\t\t0x0400\n\n#define OXYGEN_SPI_CONTROL\t\t0x98\n#define  OXYGEN_SPI_BUSY\t\t0x01\t \n#define  OXYGEN_SPI_TRIGGER\t\t0x01\t \n#define  OXYGEN_SPI_DATA_LENGTH_MASK\t0x02\n#define  OXYGEN_SPI_DATA_LENGTH_2\t0x00\n#define  OXYGEN_SPI_DATA_LENGTH_3\t0x02\n#define  OXYGEN_SPI_CLOCK_MASK\t\t0x0c\n#define  OXYGEN_SPI_CLOCK_160\t\t0x00\t \n#define  OXYGEN_SPI_CLOCK_320\t\t0x04\n#define  OXYGEN_SPI_CLOCK_640\t\t0x08\n#define  OXYGEN_SPI_CLOCK_1280\t\t0x0c\n#define  OXYGEN_SPI_CODEC_MASK\t\t0x70\t \n#define  OXYGEN_SPI_CODEC_SHIFT\t\t4\n#define  OXYGEN_SPI_CEN_MASK\t\t0x80\n#define  OXYGEN_SPI_CEN_LATCH_CLOCK_LO\t0x00\n#define  OXYGEN_SPI_CEN_LATCH_CLOCK_HI\t0x80\n\n#define OXYGEN_SPI_DATA1\t\t0x99\n#define OXYGEN_SPI_DATA2\t\t0x9a\n#define OXYGEN_SPI_DATA3\t\t0x9b\n\n#define OXYGEN_MPU401\t\t\t0xa0\n\n#define OXYGEN_MPU401_CONTROL\t\t0xa2\n#define  OXYGEN_MPU401_LOOPBACK\t\t0x01\t \n\n#define OXYGEN_GPI_DATA\t\t\t0xa4\n \n\n#define OXYGEN_GPI_INTERRUPT_MASK\t0xa5\n \n\n#define OXYGEN_GPIO_DATA\t\t0xa6\n \n\n#define OXYGEN_GPIO_CONTROL\t\t0xa8\n \n#define  OXYGEN_GPIO1_XSLAVE_RDY\t0x8000\n\n#define OXYGEN_GPIO_INTERRUPT_MASK\t0xaa\n \n\n#define OXYGEN_DEVICE_SENSE\t\t0xac\n#define  OXYGEN_HEAD_PHONE_DETECT\t0x01\n#define  OXYGEN_HEAD_PHONE_MASK\t\t0x06\n#define  OXYGEN_HEAD_PHONE_PASSIVE_SPK\t0x00\n#define  OXYGEN_HEAD_PHONE_HP\t\t0x02\n#define  OXYGEN_HEAD_PHONE_ACTIVE_SPK\t0x04\n\n#define OXYGEN_MCU_2WIRE_DATA\t\t0xb0\n\n#define OXYGEN_MCU_2WIRE_MAP\t\t0xb2\n\n#define OXYGEN_MCU_2WIRE_STATUS\t\t0xb3\n#define  OXYGEN_MCU_2WIRE_BUSY\t\t0x01\n#define  OXYGEN_MCU_2WIRE_LENGTH_MASK\t0x06\n#define  OXYGEN_MCU_2WIRE_LENGTH_1\t0x00\n#define  OXYGEN_MCU_2WIRE_LENGTH_2\t0x02\n#define  OXYGEN_MCU_2WIRE_LENGTH_3\t0x04\n#define  OXYGEN_MCU_2WIRE_WRITE\t\t0x08\t \n#define  OXYGEN_MCU_2WIRE_READ\t\t0x10\t \n#define  OXYGEN_MCU_2WIRE_DRV_XACT_FAIL\t0x20\t \n#define  OXYGEN_MCU_2WIRE_RESET\t\t0x40\n\n#define OXYGEN_MCU_2WIRE_CONTROL\t0xb4\n#define  OXYGEN_MCU_2WIRE_DRV_ACK\t0x01\n#define  OXYGEN_MCU_2WIRE_DRV_XACT\t0x02\n#define  OXYGEN_MCU_2WIRE_INT_MASK\t0x04\n#define  OXYGEN_MCU_2WIRE_SYNC_MASK\t0x08\n#define  OXYGEN_MCU_2WIRE_SYNC_RDY_PIN\t0x00\n#define  OXYGEN_MCU_2WIRE_SYNC_DATA\t0x08\n#define  OXYGEN_MCU_2WIRE_ADDRESS_MASK\t0x30\n#define  OXYGEN_MCU_2WIRE_ADDRESS_10\t0x00\n#define  OXYGEN_MCU_2WIRE_ADDRESS_12\t0x10\n#define  OXYGEN_MCU_2WIRE_ADDRESS_14\t0x20\n#define  OXYGEN_MCU_2WIRE_ADDRESS_16\t0x30\n#define  OXYGEN_MCU_2WIRE_INT_POL\t0x40\n#define  OXYGEN_MCU_2WIRE_SYNC_ENABLE\t0x80\n\n#define OXYGEN_PLAY_ROUTING\t\t0xc0\n#define  OXYGEN_PLAY_MUTE01\t\t0x0001\n#define  OXYGEN_PLAY_MUTE23\t\t0x0002\n#define  OXYGEN_PLAY_MUTE45\t\t0x0004\n#define  OXYGEN_PLAY_MUTE67\t\t0x0008\n#define  OXYGEN_PLAY_MUTE_MASK\t\t0x000f\n#define  OXYGEN_PLAY_MULTICH_MASK\t0x0010\n#define  OXYGEN_PLAY_MULTICH_I2S_DAC\t0x0000\n#define  OXYGEN_PLAY_MULTICH_AC97\t0x0010\n#define  OXYGEN_PLAY_SPDIF_MASK\t\t0x00e0\n#define  OXYGEN_PLAY_SPDIF_SPDIF\t0x0000\n#define  OXYGEN_PLAY_SPDIF_MULTICH_01\t0x0020\n#define  OXYGEN_PLAY_SPDIF_MULTICH_23\t0x0040\n#define  OXYGEN_PLAY_SPDIF_MULTICH_45\t0x0060\n#define  OXYGEN_PLAY_SPDIF_MULTICH_67\t0x0080\n#define  OXYGEN_PLAY_SPDIF_REC_A\t0x00a0\n#define  OXYGEN_PLAY_SPDIF_REC_B\t0x00c0\n#define  OXYGEN_PLAY_SPDIF_I2S_ADC_3\t0x00e0\n#define  OXYGEN_PLAY_DAC0_SOURCE_MASK\t0x0300\n#define  OXYGEN_PLAY_DAC0_SOURCE_SHIFT\t8\n#define  OXYGEN_PLAY_DAC1_SOURCE_MASK\t0x0c00\n#define  OXYGEN_PLAY_DAC1_SOURCE_SHIFT\t10\n#define  OXYGEN_PLAY_DAC2_SOURCE_MASK\t0x3000\n#define  OXYGEN_PLAY_DAC2_SOURCE_SHIFT\t12\n#define  OXYGEN_PLAY_DAC3_SOURCE_MASK\t0xc000\n#define  OXYGEN_PLAY_DAC3_SOURCE_SHIFT\t14\n\n#define OXYGEN_REC_ROUTING\t\t0xc2\n#define  OXYGEN_MUTE_I2S_ADC_1\t\t0x01\n#define  OXYGEN_MUTE_I2S_ADC_2\t\t0x02\n#define  OXYGEN_MUTE_I2S_ADC_3\t\t0x04\n#define  OXYGEN_REC_A_ROUTE_MASK\t0x08\n#define  OXYGEN_REC_A_ROUTE_I2S_ADC_1\t0x00\n#define  OXYGEN_REC_A_ROUTE_AC97_0\t0x08\n#define  OXYGEN_REC_B_ROUTE_MASK\t0x10\n#define  OXYGEN_REC_B_ROUTE_I2S_ADC_2\t0x00\n#define  OXYGEN_REC_B_ROUTE_AC97_1\t0x10\n#define  OXYGEN_REC_C_ROUTE_MASK\t0x20\n#define  OXYGEN_REC_C_ROUTE_SPDIF\t0x00\n#define  OXYGEN_REC_C_ROUTE_I2S_ADC_3\t0x20\n\n#define OXYGEN_ADC_MONITOR\t\t0xc3\n#define  OXYGEN_ADC_MONITOR_A\t\t0x01\n#define  OXYGEN_ADC_MONITOR_A_HALF_VOL\t0x02\n#define  OXYGEN_ADC_MONITOR_B\t\t0x04\n#define  OXYGEN_ADC_MONITOR_B_HALF_VOL\t0x08\n#define  OXYGEN_ADC_MONITOR_C\t\t0x10\n#define  OXYGEN_ADC_MONITOR_C_HALF_VOL\t0x20\n\n#define OXYGEN_A_MONITOR_ROUTING\t0xc4\n#define  OXYGEN_A_MONITOR_ROUTE_0_MASK\t0x03\n#define  OXYGEN_A_MONITOR_ROUTE_0_SHIFT\t0\n#define  OXYGEN_A_MONITOR_ROUTE_1_MASK\t0x0c\n#define  OXYGEN_A_MONITOR_ROUTE_1_SHIFT\t2\n#define  OXYGEN_A_MONITOR_ROUTE_2_MASK\t0x30\n#define  OXYGEN_A_MONITOR_ROUTE_2_SHIFT\t4\n#define  OXYGEN_A_MONITOR_ROUTE_3_MASK\t0xc0\n#define  OXYGEN_A_MONITOR_ROUTE_3_SHIFT\t6\n\n#define OXYGEN_AC97_CONTROL\t\t0xd0\n#define  OXYGEN_AC97_COLD_RESET\t\t0x0001\n#define  OXYGEN_AC97_SUSPENDED\t\t0x0002\t \n#define  OXYGEN_AC97_RESUME\t\t0x0002\t \n#define  OXYGEN_AC97_CLOCK_DISABLE\t0x0004\n#define  OXYGEN_AC97_NO_CODEC_0\t\t0x0008\n#define  OXYGEN_AC97_CODEC_0\t\t0x0010\n#define  OXYGEN_AC97_CODEC_1\t\t0x0020\n\n#define OXYGEN_AC97_INTERRUPT_MASK\t0xd2\n#define  OXYGEN_AC97_INT_READ_DONE\t0x01\n#define  OXYGEN_AC97_INT_WRITE_DONE\t0x02\n#define  OXYGEN_AC97_INT_CODEC_0\t0x10\n#define  OXYGEN_AC97_INT_CODEC_1\t0x20\n\n#define OXYGEN_AC97_INTERRUPT_STATUS\t0xd3\n \n\n#define OXYGEN_AC97_OUT_CONFIG\t\t0xd4\n#define  OXYGEN_AC97_CODEC1_SLOT3\t0x00000001\n#define  OXYGEN_AC97_CODEC1_SLOT3_VSR\t0x00000002\n#define  OXYGEN_AC97_CODEC1_SLOT4\t0x00000010\n#define  OXYGEN_AC97_CODEC1_SLOT4_VSR\t0x00000020\n#define  OXYGEN_AC97_CODEC0_FRONTL\t0x00000100\n#define  OXYGEN_AC97_CODEC0_FRONTR\t0x00000200\n#define  OXYGEN_AC97_CODEC0_SIDEL\t0x00000400\n#define  OXYGEN_AC97_CODEC0_SIDER\t0x00000800\n#define  OXYGEN_AC97_CODEC0_CENTER\t0x00001000\n#define  OXYGEN_AC97_CODEC0_BASE\t0x00002000\n#define  OXYGEN_AC97_CODEC0_REARL\t0x00004000\n#define  OXYGEN_AC97_CODEC0_REARR\t0x00008000\n\n#define OXYGEN_AC97_IN_CONFIG\t\t0xd8\n#define  OXYGEN_AC97_CODEC1_LINEL\t0x00000001\n#define  OXYGEN_AC97_CODEC1_LINEL_VSR\t0x00000002\n#define  OXYGEN_AC97_CODEC1_LINEL_16\t0x00000000\n#define  OXYGEN_AC97_CODEC1_LINEL_18\t0x00000004\n#define  OXYGEN_AC97_CODEC1_LINEL_20\t0x00000008\n#define  OXYGEN_AC97_CODEC1_LINER\t0x00000010\n#define  OXYGEN_AC97_CODEC1_LINER_VSR\t0x00000020\n#define  OXYGEN_AC97_CODEC1_LINER_16\t0x00000000\n#define  OXYGEN_AC97_CODEC1_LINER_18\t0x00000040\n#define  OXYGEN_AC97_CODEC1_LINER_20\t0x00000080\n#define  OXYGEN_AC97_CODEC0_LINEL\t0x00000100\n#define  OXYGEN_AC97_CODEC0_LINER\t0x00000200\n\n#define OXYGEN_AC97_REGS\t\t0xdc\n#define  OXYGEN_AC97_REG_DATA_MASK\t0x0000ffff\n#define  OXYGEN_AC97_REG_ADDR_MASK\t0x007f0000\n#define  OXYGEN_AC97_REG_ADDR_SHIFT\t16\n#define  OXYGEN_AC97_REG_DIR_MASK\t0x00800000\n#define  OXYGEN_AC97_REG_DIR_WRITE\t0x00000000\n#define  OXYGEN_AC97_REG_DIR_READ\t0x00800000\n#define  OXYGEN_AC97_REG_CODEC_MASK\t0x01000000\n#define  OXYGEN_AC97_REG_CODEC_SHIFT\t24\n\n#define OXYGEN_TEST\t\t\t0xe0\n#define  OXYGEN_TEST_RAM_SUCCEEDED\t0x01\n#define  OXYGEN_TEST_PLAYBACK_RAM\t0x02\n#define  OXYGEN_TEST_RECORD_RAM\t\t0x04\n#define  OXYGEN_TEST_PLL\t\t0x08\n#define  OXYGEN_TEST_2WIRE_LOOPBACK\t0x10\n\n#define OXYGEN_DMA_FLUSH\t\t0xe1\n \n\n#define OXYGEN_CODEC_VERSION\t\t0xe4\n#define  OXYGEN_CODEC_ID_MASK\t\t0x07\n\n#define OXYGEN_REVISION\t\t\t0xe6\n#define  OXYGEN_PACKAGE_ID_MASK\t\t0x0007\n#define  OXYGEN_PACKAGE_ID_8786\t\t0x0004\n#define  OXYGEN_PACKAGE_ID_8787\t\t0x0006\n#define  OXYGEN_PACKAGE_ID_8788\t\t0x0007\n#define  OXYGEN_REVISION_MASK\t\t0xfff8\n#define  OXYGEN_REVISION_2\t\t0x0008\n\n#define OXYGEN_OFFSIN_48K\t\t0xe8\n#define OXYGEN_OFFSBASE_48K\t\t0xe9\n#define  OXYGEN_OFFSBASE_MASK\t\t0x0fff\n#define OXYGEN_OFFSIN_44K\t\t0xec\n#define OXYGEN_OFFSBASE_44K\t\t0xed\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}