
ClockSources.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000348c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  0800365c  0800365c  0000465c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800370c  0800370c  0000505c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800370c  0800370c  0000470c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003714  08003714  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003714  08003714  00004714  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003718  08003718  00004718  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  0800371c  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b4  2000005c  08003778  0000505c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000210  08003778  00005210  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008bb5  00000000  00000000  0000508c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001883  00000000  00000000  0000dc41  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000700  00000000  00000000  0000f4c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000557  00000000  00000000  0000fbc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021261  00000000  00000000  0001011f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000aa05  00000000  00000000  00031380  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c8803  00000000  00000000  0003bd85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00104588  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000020c4  00000000  00000000  001045cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  00106690  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000005c 	.word	0x2000005c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08003644 	.word	0x08003644

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000060 	.word	0x20000060
 800020c:	08003644 	.word	0x08003644

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <main>:
UART_HandleTypeDef huart2;



int main(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b0ac      	sub	sp, #176	@ 0xb0
 80005f0:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef osc_init;
	RCC_ClkInitTypeDef clk_init;

	char msg[100];

	HAL_Init();
 80005f2:	f000 f9b3 	bl	800095c <HAL_Init>
	SystemClockConfig(); // Application specification and not in HAL
 80005f6:	f000 f883 	bl	8000700 <SystemClockConfig>
	UART2_Init();         // High level initialization of UART2 peripheral
 80005fa:	f000 f889 	bl	8000710 <UART2_Init>

	memset(msg,0,sizeof(msg));
 80005fe:	1d3b      	adds	r3, r7, #4
 8000600:	2264      	movs	r2, #100	@ 0x64
 8000602:	2100      	movs	r1, #0
 8000604:	4618      	mov	r0, r3
 8000606:	f002 fb9f 	bl	8002d48 <memset>
	sprintf(msg,"SYSCLK Frequency before changing source %ld\r\n",HAL_RCC_GetSysClockFreq());
 800060a:	f000 fe95 	bl	8001338 <HAL_RCC_GetSysClockFreq>
 800060e:	4602      	mov	r2, r0
 8000610:	1d3b      	adds	r3, r7, #4
 8000612:	4936      	ldr	r1, [pc, #216]	@ (80006ec <main+0x100>)
 8000614:	4618      	mov	r0, r3
 8000616:	f002 fb75 	bl	8002d04 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
 800061a:	1d3b      	adds	r3, r7, #4
 800061c:	4618      	mov	r0, r3
 800061e:	f7ff fdf7 	bl	8000210 <strlen>
 8000622:	4603      	mov	r3, r0
 8000624:	b29a      	uxth	r2, r3
 8000626:	1d39      	adds	r1, r7, #4
 8000628:	f04f 33ff 	mov.w	r3, #4294967295
 800062c:	4830      	ldr	r0, [pc, #192]	@ (80006f0 <main+0x104>)
 800062e:	f001 fba1 	bl	8001d74 <HAL_UART_Transmit>

	memset(&osc_init,0,sizeof(osc_init));
 8000632:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8000636:	2234      	movs	r2, #52	@ 0x34
 8000638:	2100      	movs	r1, #0
 800063a:	4618      	mov	r0, r3
 800063c:	f002 fb84 	bl	8002d48 <memset>
	osc_init.HSEState = RCC_HSE_BYPASS;
 8000640:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000644:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
	osc_init.OscillatorType=RCC_OSCILLATORTYPE_HSE;
 8000648:	2301      	movs	r3, #1
 800064a:	67fb      	str	r3, [r7, #124]	@ 0x7c

	if(HAL_RCC_OscConfig(&osc_init) !=HAL_OK)  // HSE turned on
 800064c:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8000650:	4618      	mov	r0, r3
 8000652:	f001 f8a1 	bl	8001798 <HAL_RCC_OscConfig>
 8000656:	4603      	mov	r3, r0
 8000658:	2b00      	cmp	r3, #0
 800065a:	d001      	beq.n	8000660 <main+0x74>
	{
		while(1);
 800065c:	bf00      	nop
 800065e:	e7fd      	b.n	800065c <main+0x70>
	}

	clk_init.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 |RCC_CLOCKTYPE_PCLK2;
 8000660:	230f      	movs	r3, #15
 8000662:	66bb      	str	r3, [r7, #104]	@ 0x68
	clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8000664:	2301      	movs	r3, #1
 8000666:	66fb      	str	r3, [r7, #108]	@ 0x6c
	clk_init.AHBCLKDivider = RCC_SYSCLK_DIV2; // configures the RCC_CFGR register
 8000668:	2380      	movs	r3, #128	@ 0x80
 800066a:	673b      	str	r3, [r7, #112]	@ 0x70
	clk_init.APB1CLKDivider = RCC_HCLK_DIV2; // configures the RCC_CFGR register
 800066c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000670:	677b      	str	r3, [r7, #116]	@ 0x74
	clk_init.APB2CLKDivider = RCC_HCLK_DIV2; // configures the RCC_CFGR register
 8000672:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000676:	67bb      	str	r3, [r7, #120]	@ 0x78

	// data obtained from ref manual - depends on CPU clock and voltage
	if(HAL_RCC_ClockConfig(&clk_init,FLASH_LATENCY_0) != HAL_OK)
 8000678:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800067c:	2100      	movs	r1, #0
 800067e:	4618      	mov	r0, r3
 8000680:	f000 fd40 	bl	8001104 <HAL_RCC_ClockConfig>
 8000684:	4603      	mov	r3, r0
 8000686:	2b00      	cmp	r3, #0
 8000688:	d001      	beq.n	800068e <main+0xa2>
	{
		while(1);
 800068a:	bf00      	nop
 800068c:	e7fd      	b.n	800068a <main+0x9e>
	}

	__HAL_RCC_HSI_DISABLE(); // The HSI is disabled since the clock source is now HSE from the above initialization
 800068e:	4b19      	ldr	r3, [pc, #100]	@ (80006f4 <main+0x108>)
 8000690:	2200      	movs	r2, #0
 8000692:	601a      	str	r2, [r3, #0]

	// Configuring Systick because of change in clock frequency - source was HSI earlier at 16 MHz but now it is working with HSE as source at 8 MHz

	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000); // generated a interrupt every 1ms - based on clock frequency of 4MHz
 8000694:	f000 fe1c 	bl	80012d0 <HAL_RCC_GetHCLKFreq>
 8000698:	4603      	mov	r3, r0
 800069a:	4a17      	ldr	r2, [pc, #92]	@ (80006f8 <main+0x10c>)
 800069c:	fba2 2303 	umull	r2, r3, r2, r3
 80006a0:	099b      	lsrs	r3, r3, #6
 80006a2:	4618      	mov	r0, r3
 80006a4:	f000 fad1 	bl	8000c4a <HAL_SYSTICK_Config>
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80006a8:	2004      	movs	r0, #4
 80006aa:	f000 fadb 	bl	8000c64 <HAL_SYSTICK_CLKSourceConfig>

	UART2_Init(); // this is called again since the clock frequency has changed and this was based on old clock config and a different baud rate
 80006ae:	f000 f82f 	bl	8000710 <UART2_Init>

	memset(msg,0,sizeof(msg));
 80006b2:	1d3b      	adds	r3, r7, #4
 80006b4:	2264      	movs	r2, #100	@ 0x64
 80006b6:	2100      	movs	r1, #0
 80006b8:	4618      	mov	r0, r3
 80006ba:	f002 fb45 	bl	8002d48 <memset>
	sprintf(msg,"SYSCLK Frequency after changing the source %ld\r\n",HAL_RCC_GetSysClockFreq());
 80006be:	f000 fe3b 	bl	8001338 <HAL_RCC_GetSysClockFreq>
 80006c2:	4602      	mov	r2, r0
 80006c4:	1d3b      	adds	r3, r7, #4
 80006c6:	490d      	ldr	r1, [pc, #52]	@ (80006fc <main+0x110>)
 80006c8:	4618      	mov	r0, r3
 80006ca:	f002 fb1b 	bl	8002d04 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
 80006ce:	1d3b      	adds	r3, r7, #4
 80006d0:	4618      	mov	r0, r3
 80006d2:	f7ff fd9d 	bl	8000210 <strlen>
 80006d6:	4603      	mov	r3, r0
 80006d8:	b29a      	uxth	r2, r3
 80006da:	1d39      	adds	r1, r7, #4
 80006dc:	f04f 33ff 	mov.w	r3, #4294967295
 80006e0:	4803      	ldr	r0, [pc, #12]	@ (80006f0 <main+0x104>)
 80006e2:	f001 fb47 	bl	8001d74 <HAL_UART_Transmit>
	while(1);
 80006e6:	bf00      	nop
 80006e8:	e7fd      	b.n	80006e6 <main+0xfa>
 80006ea:	bf00      	nop
 80006ec:	0800365c 	.word	0x0800365c
 80006f0:	20000078 	.word	0x20000078
 80006f4:	42470000 	.word	0x42470000
 80006f8:	10624dd3 	.word	0x10624dd3
 80006fc:	0800368c 	.word	0x0800368c

08000700 <SystemClockConfig>:

	return 0;
}

void SystemClockConfig(void)
{
 8000700:	b480      	push	{r7}
 8000702:	af00      	add	r7, sp, #0
	// function to configure special clock configuration
}
 8000704:	bf00      	nop
 8000706:	46bd      	mov	sp, r7
 8000708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800070c:	4770      	bx	lr
	...

08000710 <UART2_Init>:

void UART2_Init(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	af00      	add	r7, sp, #0
	huart2.Instance = USART2;  // base address of the UART2 peripheral - this is the typedef in the handle - always has the base address of peripheral
 8000714:	4b0d      	ldr	r3, [pc, #52]	@ (800074c <UART2_Init+0x3c>)
 8000716:	4a0e      	ldr	r2, [pc, #56]	@ (8000750 <UART2_Init+0x40>)
 8000718:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate=115200;
 800071a:	4b0c      	ldr	r3, [pc, #48]	@ (800074c <UART2_Init+0x3c>)
 800071c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000720:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength=UART_WORDLENGTH_8B;
 8000722:	4b0a      	ldr	r3, [pc, #40]	@ (800074c <UART2_Init+0x3c>)
 8000724:	2200      	movs	r2, #0
 8000726:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits=UART_STOPBITS_1;
 8000728:	4b08      	ldr	r3, [pc, #32]	@ (800074c <UART2_Init+0x3c>)
 800072a:	2200      	movs	r2, #0
 800072c:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity=UART_PARITY_NONE;
 800072e:	4b07      	ldr	r3, [pc, #28]	@ (800074c <UART2_Init+0x3c>)
 8000730:	2200      	movs	r2, #0
 8000732:	611a      	str	r2, [r3, #16]
	huart2.Init.HwFlowCtl=UART_HWCONTROL_NONE;
 8000734:	4b05      	ldr	r3, [pc, #20]	@ (800074c <UART2_Init+0x3c>)
 8000736:	2200      	movs	r2, #0
 8000738:	619a      	str	r2, [r3, #24]
	huart2.Init.Mode=UART_MODE_TX_RX;
 800073a:	4b04      	ldr	r3, [pc, #16]	@ (800074c <UART2_Init+0x3c>)
 800073c:	220c      	movs	r2, #12
 800073e:	615a      	str	r2, [r3, #20]

	HAL_UART_Init(&huart2); // This was the fix done to get the output on the tera term - the peripheral was fully initialised
 8000740:	4802      	ldr	r0, [pc, #8]	@ (800074c <UART2_Init+0x3c>)
 8000742:	f001 fac7 	bl	8001cd4 <HAL_UART_Init>

}
 8000746:	bf00      	nop
 8000748:	bd80      	pop	{r7, pc}
 800074a:	bf00      	nop
 800074c:	20000078 	.word	0x20000078
 8000750:	40004400 	.word	0x40004400

08000754 <HAL_MspInit>:
  * @brief  Initialize the MSP.
  * @retval None
  */
#include "stm32f4xx.h"
void HAL_MspInit(void)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	af00      	add	r7, sp, #0
  // Customizing the function for my project
  // 1. task 1: Setup the processor priority grouping- NVIC_PRIORITYGROUP_0 then no interrupts can be directly configured
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000758:	2003      	movs	r0, #3
 800075a:	f000 fa41 	bl	8000be0 <HAL_NVIC_SetPriorityGrouping>

  // 2. task 2 : Enable the required system exceptions of the ARM Cortex M4 system exceptions
	// #include "stm32f4xx.h" includes the SCB definition - so make sure to include it
	SCB->SHCSR &= ~(0x7 << 16); // first clear the bits from location 17,18 and 19 - activated the usage fault, memory fault and bus fault exception
 800075e:	4b10      	ldr	r3, [pc, #64]	@ (80007a0 <HAL_MspInit+0x4c>)
 8000760:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000762:	4a0f      	ldr	r2, [pc, #60]	@ (80007a0 <HAL_MspInit+0x4c>)
 8000764:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8000768:	6253      	str	r3, [r2, #36]	@ 0x24
	SCB->SHCSR |= 0x7<<16; // set the bits 17,18 and 19
 800076a:	4b0d      	ldr	r3, [pc, #52]	@ (80007a0 <HAL_MspInit+0x4c>)
 800076c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800076e:	4a0c      	ldr	r2, [pc, #48]	@ (80007a0 <HAL_MspInit+0x4c>)
 8000770:	f443 23e0 	orr.w	r3, r3, #458752	@ 0x70000
 8000774:	6253      	str	r3, [r2, #36]	@ 0x24

  // 3. task 3 : Setup the priority for the system exceptions
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8000776:	2200      	movs	r2, #0
 8000778:	2100      	movs	r1, #0
 800077a:	f06f 000a 	mvn.w	r0, #10
 800077e:	f000 fa3a 	bl	8000bf6 <HAL_NVIC_SetPriority>
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8000782:	2200      	movs	r2, #0
 8000784:	2100      	movs	r1, #0
 8000786:	f06f 000b 	mvn.w	r0, #11
 800078a:	f000 fa34 	bl	8000bf6 <HAL_NVIC_SetPriority>
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 800078e:	2200      	movs	r2, #0
 8000790:	2100      	movs	r1, #0
 8000792:	f06f 0009 	mvn.w	r0, #9
 8000796:	f000 fa2e 	bl	8000bf6 <HAL_NVIC_SetPriority>

}
 800079a:	bf00      	nop
 800079c:	bd80      	pop	{r7, pc}
 800079e:	bf00      	nop
 80007a0:	e000ed00 	.word	0xe000ed00

080007a4 <HAL_UART_MspInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b08a      	sub	sp, #40	@ 0x28
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	6078      	str	r0, [r7, #4]
	// Low level init for the USART 2 peripheral

	// task 1 : Enable the clock for the USART2
	__HAL_RCC_USART2_CLK_ENABLE(); // HAL macro to enable clock
 80007ac:	2300      	movs	r3, #0
 80007ae:	613b      	str	r3, [r7, #16]
 80007b0:	4b26      	ldr	r3, [pc, #152]	@ (800084c <HAL_UART_MspInit+0xa8>)
 80007b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007b4:	4a25      	ldr	r2, [pc, #148]	@ (800084c <HAL_UART_MspInit+0xa8>)
 80007b6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80007ba:	6413      	str	r3, [r2, #64]	@ 0x40
 80007bc:	4b23      	ldr	r3, [pc, #140]	@ (800084c <HAL_UART_MspInit+0xa8>)
 80007be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80007c4:	613b      	str	r3, [r7, #16]
 80007c6:	693b      	ldr	r3, [r7, #16]

	// task 2 : Pin muxing configuration
	// we are using PA2 as TX and PA3 as RX in the mode AF7
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80007c8:	2300      	movs	r3, #0
 80007ca:	60fb      	str	r3, [r7, #12]
 80007cc:	4b1f      	ldr	r3, [pc, #124]	@ (800084c <HAL_UART_MspInit+0xa8>)
 80007ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007d0:	4a1e      	ldr	r2, [pc, #120]	@ (800084c <HAL_UART_MspInit+0xa8>)
 80007d2:	f043 0301 	orr.w	r3, r3, #1
 80007d6:	6313      	str	r3, [r2, #48]	@ 0x30
 80007d8:	4b1c      	ldr	r3, [pc, #112]	@ (800084c <HAL_UART_MspInit+0xa8>)
 80007da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007dc:	f003 0301 	and.w	r3, r3, #1
 80007e0:	60fb      	str	r3, [r7, #12]
 80007e2:	68fb      	ldr	r3, [r7, #12]
	GPIO_InitTypeDef USART2_TXRX={0};
 80007e4:	f107 0314 	add.w	r3, r7, #20
 80007e8:	2200      	movs	r2, #0
 80007ea:	601a      	str	r2, [r3, #0]
 80007ec:	605a      	str	r2, [r3, #4]
 80007ee:	609a      	str	r2, [r3, #8]
 80007f0:	60da      	str	r2, [r3, #12]
 80007f2:	611a      	str	r2, [r3, #16]
	USART2_TXRX.Pin=GPIO_PIN_2;
 80007f4:	2304      	movs	r3, #4
 80007f6:	617b      	str	r3, [r7, #20]
	USART2_TXRX.Mode=GPIO_MODE_AF_PP;
 80007f8:	2302      	movs	r3, #2
 80007fa:	61bb      	str	r3, [r7, #24]
	USART2_TXRX.Pull=GPIO_PULLUP;  // maintains data at high line when no data is TX
 80007fc:	2301      	movs	r3, #1
 80007fe:	61fb      	str	r3, [r7, #28]
	USART2_TXRX.Speed=GPIO_SPEED_FREQ_LOW; // switching frequency of the signal
 8000800:	2300      	movs	r3, #0
 8000802:	623b      	str	r3, [r7, #32]
	USART2_TXRX.Alternate=GPIO_AF7_USART2; // found in stm32f4xx_hal_gpio_ex.h under STMF446xx
 8000804:	2307      	movs	r3, #7
 8000806:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(GPIOA, &USART2_TXRX);
 8000808:	f107 0314 	add.w	r3, r7, #20
 800080c:	4619      	mov	r1, r3
 800080e:	4810      	ldr	r0, [pc, #64]	@ (8000850 <HAL_UART_MspInit+0xac>)
 8000810:	f000 fae4 	bl	8000ddc <HAL_GPIO_Init>

	USART2_TXRX.Pin=GPIO_PIN_3;
 8000814:	2308      	movs	r3, #8
 8000816:	617b      	str	r3, [r7, #20]
	USART2_TXRX.Mode=GPIO_MODE_AF_PP;
 8000818:	2302      	movs	r3, #2
 800081a:	61bb      	str	r3, [r7, #24]
	USART2_TXRX.Pull=GPIO_PULLUP;  // maintains data at high line when no data is TX
 800081c:	2301      	movs	r3, #1
 800081e:	61fb      	str	r3, [r7, #28]
	USART2_TXRX.Speed=GPIO_SPEED_FREQ_LOW; // switching frequency of the signal
 8000820:	2300      	movs	r3, #0
 8000822:	623b      	str	r3, [r7, #32]
	USART2_TXRX.Alternate=GPIO_AF7_USART2; // found in stm32f4xx_hal_gpio_ex.h under STMF446xx
 8000824:	2307      	movs	r3, #7
 8000826:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(GPIOA, &USART2_TXRX);
 8000828:	f107 0314 	add.w	r3, r7, #20
 800082c:	4619      	mov	r1, r3
 800082e:	4808      	ldr	r0, [pc, #32]	@ (8000850 <HAL_UART_MspInit+0xac>)
 8000830:	f000 fad4 	bl	8000ddc <HAL_GPIO_Init>

	// task 3 : Enable the USART2 IRQ in NVIC
	HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000834:	2026      	movs	r0, #38	@ 0x26
 8000836:	f000 f9fa 	bl	8000c2e <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(USART2_IRQn, 15, 0);
 800083a:	2200      	movs	r2, #0
 800083c:	210f      	movs	r1, #15
 800083e:	2026      	movs	r0, #38	@ 0x26
 8000840:	f000 f9d9 	bl	8000bf6 <HAL_NVIC_SetPriority>

	// task 4 : Set the priority

}
 8000844:	bf00      	nop
 8000846:	3728      	adds	r7, #40	@ 0x28
 8000848:	46bd      	mov	sp, r7
 800084a:	bd80      	pop	{r7, pc}
 800084c:	40023800 	.word	0x40023800
 8000850:	40020000 	.word	0x40020000

08000854 <SysTick_Handler>:
#include "main.h"

extern UART_HandleTypeDef huart2;

void SysTick_Handler()
{
 8000854:	b580      	push	{r7, lr}
 8000856:	af00      	add	r7, sp, #0
	HAL_IncTick();
 8000858:	f000 f8d2 	bl	8000a00 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 800085c:	f000 fa1e 	bl	8000c9c <HAL_SYSTICK_IRQHandler>
}
 8000860:	bf00      	nop
 8000862:	bd80      	pop	{r7, pc}

08000864 <USART2_IRQHandler>:

void USART2_IRQHandler()
{
 8000864:	b580      	push	{r7, lr}
 8000866:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&huart2);
 8000868:	4802      	ldr	r0, [pc, #8]	@ (8000874 <USART2_IRQHandler+0x10>)
 800086a:	f001 fb0f 	bl	8001e8c <HAL_UART_IRQHandler>
}
 800086e:	bf00      	nop
 8000870:	bd80      	pop	{r7, pc}
 8000872:	bf00      	nop
 8000874:	20000078 	.word	0x20000078

08000878 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b086      	sub	sp, #24
 800087c:	af00      	add	r7, sp, #0
 800087e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000880:	4a14      	ldr	r2, [pc, #80]	@ (80008d4 <_sbrk+0x5c>)
 8000882:	4b15      	ldr	r3, [pc, #84]	@ (80008d8 <_sbrk+0x60>)
 8000884:	1ad3      	subs	r3, r2, r3
 8000886:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000888:	697b      	ldr	r3, [r7, #20]
 800088a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800088c:	4b13      	ldr	r3, [pc, #76]	@ (80008dc <_sbrk+0x64>)
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	2b00      	cmp	r3, #0
 8000892:	d102      	bne.n	800089a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000894:	4b11      	ldr	r3, [pc, #68]	@ (80008dc <_sbrk+0x64>)
 8000896:	4a12      	ldr	r2, [pc, #72]	@ (80008e0 <_sbrk+0x68>)
 8000898:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800089a:	4b10      	ldr	r3, [pc, #64]	@ (80008dc <_sbrk+0x64>)
 800089c:	681a      	ldr	r2, [r3, #0]
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	4413      	add	r3, r2
 80008a2:	693a      	ldr	r2, [r7, #16]
 80008a4:	429a      	cmp	r2, r3
 80008a6:	d207      	bcs.n	80008b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80008a8:	f002 fa56 	bl	8002d58 <__errno>
 80008ac:	4603      	mov	r3, r0
 80008ae:	220c      	movs	r2, #12
 80008b0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80008b2:	f04f 33ff 	mov.w	r3, #4294967295
 80008b6:	e009      	b.n	80008cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80008b8:	4b08      	ldr	r3, [pc, #32]	@ (80008dc <_sbrk+0x64>)
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80008be:	4b07      	ldr	r3, [pc, #28]	@ (80008dc <_sbrk+0x64>)
 80008c0:	681a      	ldr	r2, [r3, #0]
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	4413      	add	r3, r2
 80008c6:	4a05      	ldr	r2, [pc, #20]	@ (80008dc <_sbrk+0x64>)
 80008c8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80008ca:	68fb      	ldr	r3, [r7, #12]
}
 80008cc:	4618      	mov	r0, r3
 80008ce:	3718      	adds	r7, #24
 80008d0:	46bd      	mov	sp, r7
 80008d2:	bd80      	pop	{r7, pc}
 80008d4:	20020000 	.word	0x20020000
 80008d8:	00000400 	.word	0x00000400
 80008dc:	200000c0 	.word	0x200000c0
 80008e0:	20000210 	.word	0x20000210

080008e4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80008e4:	b480      	push	{r7}
 80008e6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80008e8:	4b06      	ldr	r3, [pc, #24]	@ (8000904 <SystemInit+0x20>)
 80008ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80008ee:	4a05      	ldr	r2, [pc, #20]	@ (8000904 <SystemInit+0x20>)
 80008f0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80008f4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80008f8:	bf00      	nop
 80008fa:	46bd      	mov	sp, r7
 80008fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000900:	4770      	bx	lr
 8000902:	bf00      	nop
 8000904:	e000ed00 	.word	0xe000ed00

08000908 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000908:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000940 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800090c:	f7ff ffea 	bl	80008e4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000910:	480c      	ldr	r0, [pc, #48]	@ (8000944 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000912:	490d      	ldr	r1, [pc, #52]	@ (8000948 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000914:	4a0d      	ldr	r2, [pc, #52]	@ (800094c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000916:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000918:	e002      	b.n	8000920 <LoopCopyDataInit>

0800091a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800091a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800091c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800091e:	3304      	adds	r3, #4

08000920 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000920:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000922:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000924:	d3f9      	bcc.n	800091a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000926:	4a0a      	ldr	r2, [pc, #40]	@ (8000950 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000928:	4c0a      	ldr	r4, [pc, #40]	@ (8000954 <LoopFillZerobss+0x22>)
  movs r3, #0
 800092a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800092c:	e001      	b.n	8000932 <LoopFillZerobss>

0800092e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800092e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000930:	3204      	adds	r2, #4

08000932 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000932:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000934:	d3fb      	bcc.n	800092e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000936:	f002 fa15 	bl	8002d64 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800093a:	f7ff fe57 	bl	80005ec <main>
  bx  lr    
 800093e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000940:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000944:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000948:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 800094c:	0800371c 	.word	0x0800371c
  ldr r2, =_sbss
 8000950:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000954:	20000210 	.word	0x20000210

08000958 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000958:	e7fe      	b.n	8000958 <ADC_IRQHandler>
	...

0800095c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000960:	4b0e      	ldr	r3, [pc, #56]	@ (800099c <HAL_Init+0x40>)
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	4a0d      	ldr	r2, [pc, #52]	@ (800099c <HAL_Init+0x40>)
 8000966:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800096a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800096c:	4b0b      	ldr	r3, [pc, #44]	@ (800099c <HAL_Init+0x40>)
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	4a0a      	ldr	r2, [pc, #40]	@ (800099c <HAL_Init+0x40>)
 8000972:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000976:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000978:	4b08      	ldr	r3, [pc, #32]	@ (800099c <HAL_Init+0x40>)
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	4a07      	ldr	r2, [pc, #28]	@ (800099c <HAL_Init+0x40>)
 800097e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000982:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000984:	2003      	movs	r0, #3
 8000986:	f000 f92b 	bl	8000be0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800098a:	2000      	movs	r0, #0
 800098c:	f000 f808 	bl	80009a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000990:	f7ff fee0 	bl	8000754 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000994:	2300      	movs	r3, #0
}
 8000996:	4618      	mov	r0, r3
 8000998:	bd80      	pop	{r7, pc}
 800099a:	bf00      	nop
 800099c:	40023c00 	.word	0x40023c00

080009a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b082      	sub	sp, #8
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80009a8:	4b12      	ldr	r3, [pc, #72]	@ (80009f4 <HAL_InitTick+0x54>)
 80009aa:	681a      	ldr	r2, [r3, #0]
 80009ac:	4b12      	ldr	r3, [pc, #72]	@ (80009f8 <HAL_InitTick+0x58>)
 80009ae:	781b      	ldrb	r3, [r3, #0]
 80009b0:	4619      	mov	r1, r3
 80009b2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80009b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80009ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80009be:	4618      	mov	r0, r3
 80009c0:	f000 f943 	bl	8000c4a <HAL_SYSTICK_Config>
 80009c4:	4603      	mov	r3, r0
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d001      	beq.n	80009ce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80009ca:	2301      	movs	r3, #1
 80009cc:	e00e      	b.n	80009ec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	2b0f      	cmp	r3, #15
 80009d2:	d80a      	bhi.n	80009ea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009d4:	2200      	movs	r2, #0
 80009d6:	6879      	ldr	r1, [r7, #4]
 80009d8:	f04f 30ff 	mov.w	r0, #4294967295
 80009dc:	f000 f90b 	bl	8000bf6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80009e0:	4a06      	ldr	r2, [pc, #24]	@ (80009fc <HAL_InitTick+0x5c>)
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80009e6:	2300      	movs	r3, #0
 80009e8:	e000      	b.n	80009ec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80009ea:	2301      	movs	r3, #1
}
 80009ec:	4618      	mov	r0, r3
 80009ee:	3708      	adds	r7, #8
 80009f0:	46bd      	mov	sp, r7
 80009f2:	bd80      	pop	{r7, pc}
 80009f4:	20000000 	.word	0x20000000
 80009f8:	20000008 	.word	0x20000008
 80009fc:	20000004 	.word	0x20000004

08000a00 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a00:	b480      	push	{r7}
 8000a02:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a04:	4b06      	ldr	r3, [pc, #24]	@ (8000a20 <HAL_IncTick+0x20>)
 8000a06:	781b      	ldrb	r3, [r3, #0]
 8000a08:	461a      	mov	r2, r3
 8000a0a:	4b06      	ldr	r3, [pc, #24]	@ (8000a24 <HAL_IncTick+0x24>)
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	4413      	add	r3, r2
 8000a10:	4a04      	ldr	r2, [pc, #16]	@ (8000a24 <HAL_IncTick+0x24>)
 8000a12:	6013      	str	r3, [r2, #0]
}
 8000a14:	bf00      	nop
 8000a16:	46bd      	mov	sp, r7
 8000a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1c:	4770      	bx	lr
 8000a1e:	bf00      	nop
 8000a20:	20000008 	.word	0x20000008
 8000a24:	200000c4 	.word	0x200000c4

08000a28 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	af00      	add	r7, sp, #0
  return uwTick;
 8000a2c:	4b03      	ldr	r3, [pc, #12]	@ (8000a3c <HAL_GetTick+0x14>)
 8000a2e:	681b      	ldr	r3, [r3, #0]
}
 8000a30:	4618      	mov	r0, r3
 8000a32:	46bd      	mov	sp, r7
 8000a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a38:	4770      	bx	lr
 8000a3a:	bf00      	nop
 8000a3c:	200000c4 	.word	0x200000c4

08000a40 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a40:	b480      	push	{r7}
 8000a42:	b085      	sub	sp, #20
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	f003 0307 	and.w	r3, r3, #7
 8000a4e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a50:	4b0c      	ldr	r3, [pc, #48]	@ (8000a84 <__NVIC_SetPriorityGrouping+0x44>)
 8000a52:	68db      	ldr	r3, [r3, #12]
 8000a54:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a56:	68ba      	ldr	r2, [r7, #8]
 8000a58:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000a5c:	4013      	ands	r3, r2
 8000a5e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000a60:	68fb      	ldr	r3, [r7, #12]
 8000a62:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a64:	68bb      	ldr	r3, [r7, #8]
 8000a66:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a68:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000a6c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a72:	4a04      	ldr	r2, [pc, #16]	@ (8000a84 <__NVIC_SetPriorityGrouping+0x44>)
 8000a74:	68bb      	ldr	r3, [r7, #8]
 8000a76:	60d3      	str	r3, [r2, #12]
}
 8000a78:	bf00      	nop
 8000a7a:	3714      	adds	r7, #20
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a82:	4770      	bx	lr
 8000a84:	e000ed00 	.word	0xe000ed00

08000a88 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a8c:	4b04      	ldr	r3, [pc, #16]	@ (8000aa0 <__NVIC_GetPriorityGrouping+0x18>)
 8000a8e:	68db      	ldr	r3, [r3, #12]
 8000a90:	0a1b      	lsrs	r3, r3, #8
 8000a92:	f003 0307 	and.w	r3, r3, #7
}
 8000a96:	4618      	mov	r0, r3
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9e:	4770      	bx	lr
 8000aa0:	e000ed00 	.word	0xe000ed00

08000aa4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	b083      	sub	sp, #12
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	4603      	mov	r3, r0
 8000aac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000aae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	db0b      	blt.n	8000ace <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ab6:	79fb      	ldrb	r3, [r7, #7]
 8000ab8:	f003 021f 	and.w	r2, r3, #31
 8000abc:	4907      	ldr	r1, [pc, #28]	@ (8000adc <__NVIC_EnableIRQ+0x38>)
 8000abe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ac2:	095b      	lsrs	r3, r3, #5
 8000ac4:	2001      	movs	r0, #1
 8000ac6:	fa00 f202 	lsl.w	r2, r0, r2
 8000aca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000ace:	bf00      	nop
 8000ad0:	370c      	adds	r7, #12
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad8:	4770      	bx	lr
 8000ada:	bf00      	nop
 8000adc:	e000e100 	.word	0xe000e100

08000ae0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	b083      	sub	sp, #12
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	6039      	str	r1, [r7, #0]
 8000aea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000aec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	db0a      	blt.n	8000b0a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000af4:	683b      	ldr	r3, [r7, #0]
 8000af6:	b2da      	uxtb	r2, r3
 8000af8:	490c      	ldr	r1, [pc, #48]	@ (8000b2c <__NVIC_SetPriority+0x4c>)
 8000afa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000afe:	0112      	lsls	r2, r2, #4
 8000b00:	b2d2      	uxtb	r2, r2
 8000b02:	440b      	add	r3, r1
 8000b04:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b08:	e00a      	b.n	8000b20 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b0a:	683b      	ldr	r3, [r7, #0]
 8000b0c:	b2da      	uxtb	r2, r3
 8000b0e:	4908      	ldr	r1, [pc, #32]	@ (8000b30 <__NVIC_SetPriority+0x50>)
 8000b10:	79fb      	ldrb	r3, [r7, #7]
 8000b12:	f003 030f 	and.w	r3, r3, #15
 8000b16:	3b04      	subs	r3, #4
 8000b18:	0112      	lsls	r2, r2, #4
 8000b1a:	b2d2      	uxtb	r2, r2
 8000b1c:	440b      	add	r3, r1
 8000b1e:	761a      	strb	r2, [r3, #24]
}
 8000b20:	bf00      	nop
 8000b22:	370c      	adds	r7, #12
 8000b24:	46bd      	mov	sp, r7
 8000b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2a:	4770      	bx	lr
 8000b2c:	e000e100 	.word	0xe000e100
 8000b30:	e000ed00 	.word	0xe000ed00

08000b34 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b34:	b480      	push	{r7}
 8000b36:	b089      	sub	sp, #36	@ 0x24
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	60f8      	str	r0, [r7, #12]
 8000b3c:	60b9      	str	r1, [r7, #8]
 8000b3e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b40:	68fb      	ldr	r3, [r7, #12]
 8000b42:	f003 0307 	and.w	r3, r3, #7
 8000b46:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b48:	69fb      	ldr	r3, [r7, #28]
 8000b4a:	f1c3 0307 	rsb	r3, r3, #7
 8000b4e:	2b04      	cmp	r3, #4
 8000b50:	bf28      	it	cs
 8000b52:	2304      	movcs	r3, #4
 8000b54:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b56:	69fb      	ldr	r3, [r7, #28]
 8000b58:	3304      	adds	r3, #4
 8000b5a:	2b06      	cmp	r3, #6
 8000b5c:	d902      	bls.n	8000b64 <NVIC_EncodePriority+0x30>
 8000b5e:	69fb      	ldr	r3, [r7, #28]
 8000b60:	3b03      	subs	r3, #3
 8000b62:	e000      	b.n	8000b66 <NVIC_EncodePriority+0x32>
 8000b64:	2300      	movs	r3, #0
 8000b66:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b68:	f04f 32ff 	mov.w	r2, #4294967295
 8000b6c:	69bb      	ldr	r3, [r7, #24]
 8000b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b72:	43da      	mvns	r2, r3
 8000b74:	68bb      	ldr	r3, [r7, #8]
 8000b76:	401a      	ands	r2, r3
 8000b78:	697b      	ldr	r3, [r7, #20]
 8000b7a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b7c:	f04f 31ff 	mov.w	r1, #4294967295
 8000b80:	697b      	ldr	r3, [r7, #20]
 8000b82:	fa01 f303 	lsl.w	r3, r1, r3
 8000b86:	43d9      	mvns	r1, r3
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b8c:	4313      	orrs	r3, r2
         );
}
 8000b8e:	4618      	mov	r0, r3
 8000b90:	3724      	adds	r7, #36	@ 0x24
 8000b92:	46bd      	mov	sp, r7
 8000b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b98:	4770      	bx	lr
	...

08000b9c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b082      	sub	sp, #8
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	3b01      	subs	r3, #1
 8000ba8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000bac:	d301      	bcc.n	8000bb2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000bae:	2301      	movs	r3, #1
 8000bb0:	e00f      	b.n	8000bd2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000bb2:	4a0a      	ldr	r2, [pc, #40]	@ (8000bdc <SysTick_Config+0x40>)
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	3b01      	subs	r3, #1
 8000bb8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000bba:	210f      	movs	r1, #15
 8000bbc:	f04f 30ff 	mov.w	r0, #4294967295
 8000bc0:	f7ff ff8e 	bl	8000ae0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000bc4:	4b05      	ldr	r3, [pc, #20]	@ (8000bdc <SysTick_Config+0x40>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000bca:	4b04      	ldr	r3, [pc, #16]	@ (8000bdc <SysTick_Config+0x40>)
 8000bcc:	2207      	movs	r2, #7
 8000bce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000bd0:	2300      	movs	r3, #0
}
 8000bd2:	4618      	mov	r0, r3
 8000bd4:	3708      	adds	r7, #8
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	e000e010 	.word	0xe000e010

08000be0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b082      	sub	sp, #8
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000be8:	6878      	ldr	r0, [r7, #4]
 8000bea:	f7ff ff29 	bl	8000a40 <__NVIC_SetPriorityGrouping>
}
 8000bee:	bf00      	nop
 8000bf0:	3708      	adds	r7, #8
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}

08000bf6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000bf6:	b580      	push	{r7, lr}
 8000bf8:	b086      	sub	sp, #24
 8000bfa:	af00      	add	r7, sp, #0
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	60b9      	str	r1, [r7, #8]
 8000c00:	607a      	str	r2, [r7, #4]
 8000c02:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000c04:	2300      	movs	r3, #0
 8000c06:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c08:	f7ff ff3e 	bl	8000a88 <__NVIC_GetPriorityGrouping>
 8000c0c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c0e:	687a      	ldr	r2, [r7, #4]
 8000c10:	68b9      	ldr	r1, [r7, #8]
 8000c12:	6978      	ldr	r0, [r7, #20]
 8000c14:	f7ff ff8e 	bl	8000b34 <NVIC_EncodePriority>
 8000c18:	4602      	mov	r2, r0
 8000c1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c1e:	4611      	mov	r1, r2
 8000c20:	4618      	mov	r0, r3
 8000c22:	f7ff ff5d 	bl	8000ae0 <__NVIC_SetPriority>
}
 8000c26:	bf00      	nop
 8000c28:	3718      	adds	r7, #24
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	bd80      	pop	{r7, pc}

08000c2e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c2e:	b580      	push	{r7, lr}
 8000c30:	b082      	sub	sp, #8
 8000c32:	af00      	add	r7, sp, #0
 8000c34:	4603      	mov	r3, r0
 8000c36:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	f7ff ff31 	bl	8000aa4 <__NVIC_EnableIRQ>
}
 8000c42:	bf00      	nop
 8000c44:	3708      	adds	r7, #8
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}

08000c4a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c4a:	b580      	push	{r7, lr}
 8000c4c:	b082      	sub	sp, #8
 8000c4e:	af00      	add	r7, sp, #0
 8000c50:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c52:	6878      	ldr	r0, [r7, #4]
 8000c54:	f7ff ffa2 	bl	8000b9c <SysTick_Config>
 8000c58:	4603      	mov	r3, r0
}
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	3708      	adds	r7, #8
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}
	...

08000c64 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000c64:	b480      	push	{r7}
 8000c66:	b083      	sub	sp, #12
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	2b04      	cmp	r3, #4
 8000c70:	d106      	bne.n	8000c80 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000c72:	4b09      	ldr	r3, [pc, #36]	@ (8000c98 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	4a08      	ldr	r2, [pc, #32]	@ (8000c98 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000c78:	f043 0304 	orr.w	r3, r3, #4
 8000c7c:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8000c7e:	e005      	b.n	8000c8c <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000c80:	4b05      	ldr	r3, [pc, #20]	@ (8000c98 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	4a04      	ldr	r2, [pc, #16]	@ (8000c98 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000c86:	f023 0304 	bic.w	r3, r3, #4
 8000c8a:	6013      	str	r3, [r2, #0]
}
 8000c8c:	bf00      	nop
 8000c8e:	370c      	adds	r7, #12
 8000c90:	46bd      	mov	sp, r7
 8000c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c96:	4770      	bx	lr
 8000c98:	e000e010 	.word	0xe000e010

08000c9c <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8000ca0:	f000 f802 	bl	8000ca8 <HAL_SYSTICK_Callback>
}
 8000ca4:	bf00      	nop
 8000ca6:	bd80      	pop	{r7, pc}

08000ca8 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8000cac:	bf00      	nop
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb4:	4770      	bx	lr

08000cb6 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000cb6:	b580      	push	{r7, lr}
 8000cb8:	b084      	sub	sp, #16
 8000cba:	af00      	add	r7, sp, #0
 8000cbc:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000cc2:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8000cc4:	f7ff feb0 	bl	8000a28 <HAL_GetTick>
 8000cc8:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8000cd0:	b2db      	uxtb	r3, r3
 8000cd2:	2b02      	cmp	r3, #2
 8000cd4:	d008      	beq.n	8000ce8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	2280      	movs	r2, #128	@ 0x80
 8000cda:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	2200      	movs	r2, #0
 8000ce0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8000ce4:	2301      	movs	r3, #1
 8000ce6:	e052      	b.n	8000d8e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	681a      	ldr	r2, [r3, #0]
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	f022 0216 	bic.w	r2, r2, #22
 8000cf6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	695a      	ldr	r2, [r3, #20]
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000d06:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d103      	bne.n	8000d18 <HAL_DMA_Abort+0x62>
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d007      	beq.n	8000d28 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	681a      	ldr	r2, [r3, #0]
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	f022 0208 	bic.w	r2, r2, #8
 8000d26:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	681a      	ldr	r2, [r3, #0]
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	f022 0201 	bic.w	r2, r2, #1
 8000d36:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000d38:	e013      	b.n	8000d62 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000d3a:	f7ff fe75 	bl	8000a28 <HAL_GetTick>
 8000d3e:	4602      	mov	r2, r0
 8000d40:	68bb      	ldr	r3, [r7, #8]
 8000d42:	1ad3      	subs	r3, r2, r3
 8000d44:	2b05      	cmp	r3, #5
 8000d46:	d90c      	bls.n	8000d62 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	2220      	movs	r2, #32
 8000d4c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	2203      	movs	r2, #3
 8000d52:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	2200      	movs	r2, #0
 8000d5a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8000d5e:	2303      	movs	r3, #3
 8000d60:	e015      	b.n	8000d8e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	f003 0301 	and.w	r3, r3, #1
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d1e4      	bne.n	8000d3a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000d74:	223f      	movs	r2, #63	@ 0x3f
 8000d76:	409a      	lsls	r2, r3
 8000d78:	68fb      	ldr	r3, [r7, #12]
 8000d7a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	2201      	movs	r2, #1
 8000d80:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	2200      	movs	r2, #0
 8000d88:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8000d8c:	2300      	movs	r3, #0
}
 8000d8e:	4618      	mov	r0, r3
 8000d90:	3710      	adds	r7, #16
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bd80      	pop	{r7, pc}

08000d96 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000d96:	b480      	push	{r7}
 8000d98:	b083      	sub	sp, #12
 8000d9a:	af00      	add	r7, sp, #0
 8000d9c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8000da4:	b2db      	uxtb	r3, r3
 8000da6:	2b02      	cmp	r3, #2
 8000da8:	d004      	beq.n	8000db4 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	2280      	movs	r2, #128	@ 0x80
 8000dae:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8000db0:	2301      	movs	r3, #1
 8000db2:	e00c      	b.n	8000dce <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	2205      	movs	r2, #5
 8000db8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	681a      	ldr	r2, [r3, #0]
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	f022 0201 	bic.w	r2, r2, #1
 8000dca:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8000dcc:	2300      	movs	r3, #0
}
 8000dce:	4618      	mov	r0, r3
 8000dd0:	370c      	adds	r7, #12
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd8:	4770      	bx	lr
	...

08000ddc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	b089      	sub	sp, #36	@ 0x24
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
 8000de4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000de6:	2300      	movs	r3, #0
 8000de8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000dea:	2300      	movs	r3, #0
 8000dec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000dee:	2300      	movs	r3, #0
 8000df0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000df2:	2300      	movs	r3, #0
 8000df4:	61fb      	str	r3, [r7, #28]
 8000df6:	e165      	b.n	80010c4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000df8:	2201      	movs	r2, #1
 8000dfa:	69fb      	ldr	r3, [r7, #28]
 8000dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8000e00:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e02:	683b      	ldr	r3, [r7, #0]
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	697a      	ldr	r2, [r7, #20]
 8000e08:	4013      	ands	r3, r2
 8000e0a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000e0c:	693a      	ldr	r2, [r7, #16]
 8000e0e:	697b      	ldr	r3, [r7, #20]
 8000e10:	429a      	cmp	r2, r3
 8000e12:	f040 8154 	bne.w	80010be <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e16:	683b      	ldr	r3, [r7, #0]
 8000e18:	685b      	ldr	r3, [r3, #4]
 8000e1a:	f003 0303 	and.w	r3, r3, #3
 8000e1e:	2b01      	cmp	r3, #1
 8000e20:	d005      	beq.n	8000e2e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e22:	683b      	ldr	r3, [r7, #0]
 8000e24:	685b      	ldr	r3, [r3, #4]
 8000e26:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e2a:	2b02      	cmp	r3, #2
 8000e2c:	d130      	bne.n	8000e90 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	689b      	ldr	r3, [r3, #8]
 8000e32:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000e34:	69fb      	ldr	r3, [r7, #28]
 8000e36:	005b      	lsls	r3, r3, #1
 8000e38:	2203      	movs	r2, #3
 8000e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e3e:	43db      	mvns	r3, r3
 8000e40:	69ba      	ldr	r2, [r7, #24]
 8000e42:	4013      	ands	r3, r2
 8000e44:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000e46:	683b      	ldr	r3, [r7, #0]
 8000e48:	68da      	ldr	r2, [r3, #12]
 8000e4a:	69fb      	ldr	r3, [r7, #28]
 8000e4c:	005b      	lsls	r3, r3, #1
 8000e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e52:	69ba      	ldr	r2, [r7, #24]
 8000e54:	4313      	orrs	r3, r2
 8000e56:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	69ba      	ldr	r2, [r7, #24]
 8000e5c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	685b      	ldr	r3, [r3, #4]
 8000e62:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e64:	2201      	movs	r2, #1
 8000e66:	69fb      	ldr	r3, [r7, #28]
 8000e68:	fa02 f303 	lsl.w	r3, r2, r3
 8000e6c:	43db      	mvns	r3, r3
 8000e6e:	69ba      	ldr	r2, [r7, #24]
 8000e70:	4013      	ands	r3, r2
 8000e72:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e74:	683b      	ldr	r3, [r7, #0]
 8000e76:	685b      	ldr	r3, [r3, #4]
 8000e78:	091b      	lsrs	r3, r3, #4
 8000e7a:	f003 0201 	and.w	r2, r3, #1
 8000e7e:	69fb      	ldr	r3, [r7, #28]
 8000e80:	fa02 f303 	lsl.w	r3, r2, r3
 8000e84:	69ba      	ldr	r2, [r7, #24]
 8000e86:	4313      	orrs	r3, r2
 8000e88:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	69ba      	ldr	r2, [r7, #24]
 8000e8e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e90:	683b      	ldr	r3, [r7, #0]
 8000e92:	685b      	ldr	r3, [r3, #4]
 8000e94:	f003 0303 	and.w	r3, r3, #3
 8000e98:	2b03      	cmp	r3, #3
 8000e9a:	d017      	beq.n	8000ecc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	68db      	ldr	r3, [r3, #12]
 8000ea0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000ea2:	69fb      	ldr	r3, [r7, #28]
 8000ea4:	005b      	lsls	r3, r3, #1
 8000ea6:	2203      	movs	r2, #3
 8000ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8000eac:	43db      	mvns	r3, r3
 8000eae:	69ba      	ldr	r2, [r7, #24]
 8000eb0:	4013      	ands	r3, r2
 8000eb2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000eb4:	683b      	ldr	r3, [r7, #0]
 8000eb6:	689a      	ldr	r2, [r3, #8]
 8000eb8:	69fb      	ldr	r3, [r7, #28]
 8000eba:	005b      	lsls	r3, r3, #1
 8000ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec0:	69ba      	ldr	r2, [r7, #24]
 8000ec2:	4313      	orrs	r3, r2
 8000ec4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	69ba      	ldr	r2, [r7, #24]
 8000eca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ecc:	683b      	ldr	r3, [r7, #0]
 8000ece:	685b      	ldr	r3, [r3, #4]
 8000ed0:	f003 0303 	and.w	r3, r3, #3
 8000ed4:	2b02      	cmp	r3, #2
 8000ed6:	d123      	bne.n	8000f20 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000ed8:	69fb      	ldr	r3, [r7, #28]
 8000eda:	08da      	lsrs	r2, r3, #3
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	3208      	adds	r2, #8
 8000ee0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ee4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000ee6:	69fb      	ldr	r3, [r7, #28]
 8000ee8:	f003 0307 	and.w	r3, r3, #7
 8000eec:	009b      	lsls	r3, r3, #2
 8000eee:	220f      	movs	r2, #15
 8000ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef4:	43db      	mvns	r3, r3
 8000ef6:	69ba      	ldr	r2, [r7, #24]
 8000ef8:	4013      	ands	r3, r2
 8000efa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000efc:	683b      	ldr	r3, [r7, #0]
 8000efe:	691a      	ldr	r2, [r3, #16]
 8000f00:	69fb      	ldr	r3, [r7, #28]
 8000f02:	f003 0307 	and.w	r3, r3, #7
 8000f06:	009b      	lsls	r3, r3, #2
 8000f08:	fa02 f303 	lsl.w	r3, r2, r3
 8000f0c:	69ba      	ldr	r2, [r7, #24]
 8000f0e:	4313      	orrs	r3, r2
 8000f10:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000f12:	69fb      	ldr	r3, [r7, #28]
 8000f14:	08da      	lsrs	r2, r3, #3
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	3208      	adds	r2, #8
 8000f1a:	69b9      	ldr	r1, [r7, #24]
 8000f1c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000f26:	69fb      	ldr	r3, [r7, #28]
 8000f28:	005b      	lsls	r3, r3, #1
 8000f2a:	2203      	movs	r2, #3
 8000f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f30:	43db      	mvns	r3, r3
 8000f32:	69ba      	ldr	r2, [r7, #24]
 8000f34:	4013      	ands	r3, r2
 8000f36:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f38:	683b      	ldr	r3, [r7, #0]
 8000f3a:	685b      	ldr	r3, [r3, #4]
 8000f3c:	f003 0203 	and.w	r2, r3, #3
 8000f40:	69fb      	ldr	r3, [r7, #28]
 8000f42:	005b      	lsls	r3, r3, #1
 8000f44:	fa02 f303 	lsl.w	r3, r2, r3
 8000f48:	69ba      	ldr	r2, [r7, #24]
 8000f4a:	4313      	orrs	r3, r2
 8000f4c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	69ba      	ldr	r2, [r7, #24]
 8000f52:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000f54:	683b      	ldr	r3, [r7, #0]
 8000f56:	685b      	ldr	r3, [r3, #4]
 8000f58:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	f000 80ae 	beq.w	80010be <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f62:	2300      	movs	r3, #0
 8000f64:	60fb      	str	r3, [r7, #12]
 8000f66:	4b5d      	ldr	r3, [pc, #372]	@ (80010dc <HAL_GPIO_Init+0x300>)
 8000f68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f6a:	4a5c      	ldr	r2, [pc, #368]	@ (80010dc <HAL_GPIO_Init+0x300>)
 8000f6c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f70:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f72:	4b5a      	ldr	r3, [pc, #360]	@ (80010dc <HAL_GPIO_Init+0x300>)
 8000f74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f76:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f7a:	60fb      	str	r3, [r7, #12]
 8000f7c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000f7e:	4a58      	ldr	r2, [pc, #352]	@ (80010e0 <HAL_GPIO_Init+0x304>)
 8000f80:	69fb      	ldr	r3, [r7, #28]
 8000f82:	089b      	lsrs	r3, r3, #2
 8000f84:	3302      	adds	r3, #2
 8000f86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000f8c:	69fb      	ldr	r3, [r7, #28]
 8000f8e:	f003 0303 	and.w	r3, r3, #3
 8000f92:	009b      	lsls	r3, r3, #2
 8000f94:	220f      	movs	r2, #15
 8000f96:	fa02 f303 	lsl.w	r3, r2, r3
 8000f9a:	43db      	mvns	r3, r3
 8000f9c:	69ba      	ldr	r2, [r7, #24]
 8000f9e:	4013      	ands	r3, r2
 8000fa0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	4a4f      	ldr	r2, [pc, #316]	@ (80010e4 <HAL_GPIO_Init+0x308>)
 8000fa6:	4293      	cmp	r3, r2
 8000fa8:	d025      	beq.n	8000ff6 <HAL_GPIO_Init+0x21a>
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	4a4e      	ldr	r2, [pc, #312]	@ (80010e8 <HAL_GPIO_Init+0x30c>)
 8000fae:	4293      	cmp	r3, r2
 8000fb0:	d01f      	beq.n	8000ff2 <HAL_GPIO_Init+0x216>
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	4a4d      	ldr	r2, [pc, #308]	@ (80010ec <HAL_GPIO_Init+0x310>)
 8000fb6:	4293      	cmp	r3, r2
 8000fb8:	d019      	beq.n	8000fee <HAL_GPIO_Init+0x212>
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	4a4c      	ldr	r2, [pc, #304]	@ (80010f0 <HAL_GPIO_Init+0x314>)
 8000fbe:	4293      	cmp	r3, r2
 8000fc0:	d013      	beq.n	8000fea <HAL_GPIO_Init+0x20e>
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	4a4b      	ldr	r2, [pc, #300]	@ (80010f4 <HAL_GPIO_Init+0x318>)
 8000fc6:	4293      	cmp	r3, r2
 8000fc8:	d00d      	beq.n	8000fe6 <HAL_GPIO_Init+0x20a>
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	4a4a      	ldr	r2, [pc, #296]	@ (80010f8 <HAL_GPIO_Init+0x31c>)
 8000fce:	4293      	cmp	r3, r2
 8000fd0:	d007      	beq.n	8000fe2 <HAL_GPIO_Init+0x206>
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	4a49      	ldr	r2, [pc, #292]	@ (80010fc <HAL_GPIO_Init+0x320>)
 8000fd6:	4293      	cmp	r3, r2
 8000fd8:	d101      	bne.n	8000fde <HAL_GPIO_Init+0x202>
 8000fda:	2306      	movs	r3, #6
 8000fdc:	e00c      	b.n	8000ff8 <HAL_GPIO_Init+0x21c>
 8000fde:	2307      	movs	r3, #7
 8000fe0:	e00a      	b.n	8000ff8 <HAL_GPIO_Init+0x21c>
 8000fe2:	2305      	movs	r3, #5
 8000fe4:	e008      	b.n	8000ff8 <HAL_GPIO_Init+0x21c>
 8000fe6:	2304      	movs	r3, #4
 8000fe8:	e006      	b.n	8000ff8 <HAL_GPIO_Init+0x21c>
 8000fea:	2303      	movs	r3, #3
 8000fec:	e004      	b.n	8000ff8 <HAL_GPIO_Init+0x21c>
 8000fee:	2302      	movs	r3, #2
 8000ff0:	e002      	b.n	8000ff8 <HAL_GPIO_Init+0x21c>
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	e000      	b.n	8000ff8 <HAL_GPIO_Init+0x21c>
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	69fa      	ldr	r2, [r7, #28]
 8000ffa:	f002 0203 	and.w	r2, r2, #3
 8000ffe:	0092      	lsls	r2, r2, #2
 8001000:	4093      	lsls	r3, r2
 8001002:	69ba      	ldr	r2, [r7, #24]
 8001004:	4313      	orrs	r3, r2
 8001006:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001008:	4935      	ldr	r1, [pc, #212]	@ (80010e0 <HAL_GPIO_Init+0x304>)
 800100a:	69fb      	ldr	r3, [r7, #28]
 800100c:	089b      	lsrs	r3, r3, #2
 800100e:	3302      	adds	r3, #2
 8001010:	69ba      	ldr	r2, [r7, #24]
 8001012:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001016:	4b3a      	ldr	r3, [pc, #232]	@ (8001100 <HAL_GPIO_Init+0x324>)
 8001018:	689b      	ldr	r3, [r3, #8]
 800101a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800101c:	693b      	ldr	r3, [r7, #16]
 800101e:	43db      	mvns	r3, r3
 8001020:	69ba      	ldr	r2, [r7, #24]
 8001022:	4013      	ands	r3, r2
 8001024:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001026:	683b      	ldr	r3, [r7, #0]
 8001028:	685b      	ldr	r3, [r3, #4]
 800102a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800102e:	2b00      	cmp	r3, #0
 8001030:	d003      	beq.n	800103a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001032:	69ba      	ldr	r2, [r7, #24]
 8001034:	693b      	ldr	r3, [r7, #16]
 8001036:	4313      	orrs	r3, r2
 8001038:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800103a:	4a31      	ldr	r2, [pc, #196]	@ (8001100 <HAL_GPIO_Init+0x324>)
 800103c:	69bb      	ldr	r3, [r7, #24]
 800103e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001040:	4b2f      	ldr	r3, [pc, #188]	@ (8001100 <HAL_GPIO_Init+0x324>)
 8001042:	68db      	ldr	r3, [r3, #12]
 8001044:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001046:	693b      	ldr	r3, [r7, #16]
 8001048:	43db      	mvns	r3, r3
 800104a:	69ba      	ldr	r2, [r7, #24]
 800104c:	4013      	ands	r3, r2
 800104e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001050:	683b      	ldr	r3, [r7, #0]
 8001052:	685b      	ldr	r3, [r3, #4]
 8001054:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001058:	2b00      	cmp	r3, #0
 800105a:	d003      	beq.n	8001064 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800105c:	69ba      	ldr	r2, [r7, #24]
 800105e:	693b      	ldr	r3, [r7, #16]
 8001060:	4313      	orrs	r3, r2
 8001062:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001064:	4a26      	ldr	r2, [pc, #152]	@ (8001100 <HAL_GPIO_Init+0x324>)
 8001066:	69bb      	ldr	r3, [r7, #24]
 8001068:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800106a:	4b25      	ldr	r3, [pc, #148]	@ (8001100 <HAL_GPIO_Init+0x324>)
 800106c:	685b      	ldr	r3, [r3, #4]
 800106e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001070:	693b      	ldr	r3, [r7, #16]
 8001072:	43db      	mvns	r3, r3
 8001074:	69ba      	ldr	r2, [r7, #24]
 8001076:	4013      	ands	r3, r2
 8001078:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800107a:	683b      	ldr	r3, [r7, #0]
 800107c:	685b      	ldr	r3, [r3, #4]
 800107e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001082:	2b00      	cmp	r3, #0
 8001084:	d003      	beq.n	800108e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001086:	69ba      	ldr	r2, [r7, #24]
 8001088:	693b      	ldr	r3, [r7, #16]
 800108a:	4313      	orrs	r3, r2
 800108c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800108e:	4a1c      	ldr	r2, [pc, #112]	@ (8001100 <HAL_GPIO_Init+0x324>)
 8001090:	69bb      	ldr	r3, [r7, #24]
 8001092:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001094:	4b1a      	ldr	r3, [pc, #104]	@ (8001100 <HAL_GPIO_Init+0x324>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800109a:	693b      	ldr	r3, [r7, #16]
 800109c:	43db      	mvns	r3, r3
 800109e:	69ba      	ldr	r2, [r7, #24]
 80010a0:	4013      	ands	r3, r2
 80010a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80010a4:	683b      	ldr	r3, [r7, #0]
 80010a6:	685b      	ldr	r3, [r3, #4]
 80010a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d003      	beq.n	80010b8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80010b0:	69ba      	ldr	r2, [r7, #24]
 80010b2:	693b      	ldr	r3, [r7, #16]
 80010b4:	4313      	orrs	r3, r2
 80010b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80010b8:	4a11      	ldr	r2, [pc, #68]	@ (8001100 <HAL_GPIO_Init+0x324>)
 80010ba:	69bb      	ldr	r3, [r7, #24]
 80010bc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80010be:	69fb      	ldr	r3, [r7, #28]
 80010c0:	3301      	adds	r3, #1
 80010c2:	61fb      	str	r3, [r7, #28]
 80010c4:	69fb      	ldr	r3, [r7, #28]
 80010c6:	2b0f      	cmp	r3, #15
 80010c8:	f67f ae96 	bls.w	8000df8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80010cc:	bf00      	nop
 80010ce:	bf00      	nop
 80010d0:	3724      	adds	r7, #36	@ 0x24
 80010d2:	46bd      	mov	sp, r7
 80010d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d8:	4770      	bx	lr
 80010da:	bf00      	nop
 80010dc:	40023800 	.word	0x40023800
 80010e0:	40013800 	.word	0x40013800
 80010e4:	40020000 	.word	0x40020000
 80010e8:	40020400 	.word	0x40020400
 80010ec:	40020800 	.word	0x40020800
 80010f0:	40020c00 	.word	0x40020c00
 80010f4:	40021000 	.word	0x40021000
 80010f8:	40021400 	.word	0x40021400
 80010fc:	40021800 	.word	0x40021800
 8001100:	40013c00 	.word	0x40013c00

08001104 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b084      	sub	sp, #16
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
 800110c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	2b00      	cmp	r3, #0
 8001112:	d101      	bne.n	8001118 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001114:	2301      	movs	r3, #1
 8001116:	e0cc      	b.n	80012b2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001118:	4b68      	ldr	r3, [pc, #416]	@ (80012bc <HAL_RCC_ClockConfig+0x1b8>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	f003 030f 	and.w	r3, r3, #15
 8001120:	683a      	ldr	r2, [r7, #0]
 8001122:	429a      	cmp	r2, r3
 8001124:	d90c      	bls.n	8001140 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001126:	4b65      	ldr	r3, [pc, #404]	@ (80012bc <HAL_RCC_ClockConfig+0x1b8>)
 8001128:	683a      	ldr	r2, [r7, #0]
 800112a:	b2d2      	uxtb	r2, r2
 800112c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800112e:	4b63      	ldr	r3, [pc, #396]	@ (80012bc <HAL_RCC_ClockConfig+0x1b8>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	f003 030f 	and.w	r3, r3, #15
 8001136:	683a      	ldr	r2, [r7, #0]
 8001138:	429a      	cmp	r2, r3
 800113a:	d001      	beq.n	8001140 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800113c:	2301      	movs	r3, #1
 800113e:	e0b8      	b.n	80012b2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	f003 0302 	and.w	r3, r3, #2
 8001148:	2b00      	cmp	r3, #0
 800114a:	d020      	beq.n	800118e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	f003 0304 	and.w	r3, r3, #4
 8001154:	2b00      	cmp	r3, #0
 8001156:	d005      	beq.n	8001164 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001158:	4b59      	ldr	r3, [pc, #356]	@ (80012c0 <HAL_RCC_ClockConfig+0x1bc>)
 800115a:	689b      	ldr	r3, [r3, #8]
 800115c:	4a58      	ldr	r2, [pc, #352]	@ (80012c0 <HAL_RCC_ClockConfig+0x1bc>)
 800115e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001162:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	f003 0308 	and.w	r3, r3, #8
 800116c:	2b00      	cmp	r3, #0
 800116e:	d005      	beq.n	800117c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001170:	4b53      	ldr	r3, [pc, #332]	@ (80012c0 <HAL_RCC_ClockConfig+0x1bc>)
 8001172:	689b      	ldr	r3, [r3, #8]
 8001174:	4a52      	ldr	r2, [pc, #328]	@ (80012c0 <HAL_RCC_ClockConfig+0x1bc>)
 8001176:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800117a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800117c:	4b50      	ldr	r3, [pc, #320]	@ (80012c0 <HAL_RCC_ClockConfig+0x1bc>)
 800117e:	689b      	ldr	r3, [r3, #8]
 8001180:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	689b      	ldr	r3, [r3, #8]
 8001188:	494d      	ldr	r1, [pc, #308]	@ (80012c0 <HAL_RCC_ClockConfig+0x1bc>)
 800118a:	4313      	orrs	r3, r2
 800118c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	f003 0301 	and.w	r3, r3, #1
 8001196:	2b00      	cmp	r3, #0
 8001198:	d044      	beq.n	8001224 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	685b      	ldr	r3, [r3, #4]
 800119e:	2b01      	cmp	r3, #1
 80011a0:	d107      	bne.n	80011b2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011a2:	4b47      	ldr	r3, [pc, #284]	@ (80012c0 <HAL_RCC_ClockConfig+0x1bc>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d119      	bne.n	80011e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011ae:	2301      	movs	r3, #1
 80011b0:	e07f      	b.n	80012b2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	685b      	ldr	r3, [r3, #4]
 80011b6:	2b02      	cmp	r3, #2
 80011b8:	d003      	beq.n	80011c2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80011be:	2b03      	cmp	r3, #3
 80011c0:	d107      	bne.n	80011d2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80011c2:	4b3f      	ldr	r3, [pc, #252]	@ (80012c0 <HAL_RCC_ClockConfig+0x1bc>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d109      	bne.n	80011e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011ce:	2301      	movs	r3, #1
 80011d0:	e06f      	b.n	80012b2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011d2:	4b3b      	ldr	r3, [pc, #236]	@ (80012c0 <HAL_RCC_ClockConfig+0x1bc>)
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	f003 0302 	and.w	r3, r3, #2
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d101      	bne.n	80011e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011de:	2301      	movs	r3, #1
 80011e0:	e067      	b.n	80012b2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80011e2:	4b37      	ldr	r3, [pc, #220]	@ (80012c0 <HAL_RCC_ClockConfig+0x1bc>)
 80011e4:	689b      	ldr	r3, [r3, #8]
 80011e6:	f023 0203 	bic.w	r2, r3, #3
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	685b      	ldr	r3, [r3, #4]
 80011ee:	4934      	ldr	r1, [pc, #208]	@ (80012c0 <HAL_RCC_ClockConfig+0x1bc>)
 80011f0:	4313      	orrs	r3, r2
 80011f2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80011f4:	f7ff fc18 	bl	8000a28 <HAL_GetTick>
 80011f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80011fa:	e00a      	b.n	8001212 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80011fc:	f7ff fc14 	bl	8000a28 <HAL_GetTick>
 8001200:	4602      	mov	r2, r0
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	1ad3      	subs	r3, r2, r3
 8001206:	f241 3288 	movw	r2, #5000	@ 0x1388
 800120a:	4293      	cmp	r3, r2
 800120c:	d901      	bls.n	8001212 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800120e:	2303      	movs	r3, #3
 8001210:	e04f      	b.n	80012b2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001212:	4b2b      	ldr	r3, [pc, #172]	@ (80012c0 <HAL_RCC_ClockConfig+0x1bc>)
 8001214:	689b      	ldr	r3, [r3, #8]
 8001216:	f003 020c 	and.w	r2, r3, #12
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	685b      	ldr	r3, [r3, #4]
 800121e:	009b      	lsls	r3, r3, #2
 8001220:	429a      	cmp	r2, r3
 8001222:	d1eb      	bne.n	80011fc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001224:	4b25      	ldr	r3, [pc, #148]	@ (80012bc <HAL_RCC_ClockConfig+0x1b8>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	f003 030f 	and.w	r3, r3, #15
 800122c:	683a      	ldr	r2, [r7, #0]
 800122e:	429a      	cmp	r2, r3
 8001230:	d20c      	bcs.n	800124c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001232:	4b22      	ldr	r3, [pc, #136]	@ (80012bc <HAL_RCC_ClockConfig+0x1b8>)
 8001234:	683a      	ldr	r2, [r7, #0]
 8001236:	b2d2      	uxtb	r2, r2
 8001238:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800123a:	4b20      	ldr	r3, [pc, #128]	@ (80012bc <HAL_RCC_ClockConfig+0x1b8>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	f003 030f 	and.w	r3, r3, #15
 8001242:	683a      	ldr	r2, [r7, #0]
 8001244:	429a      	cmp	r2, r3
 8001246:	d001      	beq.n	800124c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001248:	2301      	movs	r3, #1
 800124a:	e032      	b.n	80012b2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	f003 0304 	and.w	r3, r3, #4
 8001254:	2b00      	cmp	r3, #0
 8001256:	d008      	beq.n	800126a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001258:	4b19      	ldr	r3, [pc, #100]	@ (80012c0 <HAL_RCC_ClockConfig+0x1bc>)
 800125a:	689b      	ldr	r3, [r3, #8]
 800125c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	68db      	ldr	r3, [r3, #12]
 8001264:	4916      	ldr	r1, [pc, #88]	@ (80012c0 <HAL_RCC_ClockConfig+0x1bc>)
 8001266:	4313      	orrs	r3, r2
 8001268:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	f003 0308 	and.w	r3, r3, #8
 8001272:	2b00      	cmp	r3, #0
 8001274:	d009      	beq.n	800128a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001276:	4b12      	ldr	r3, [pc, #72]	@ (80012c0 <HAL_RCC_ClockConfig+0x1bc>)
 8001278:	689b      	ldr	r3, [r3, #8]
 800127a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	691b      	ldr	r3, [r3, #16]
 8001282:	00db      	lsls	r3, r3, #3
 8001284:	490e      	ldr	r1, [pc, #56]	@ (80012c0 <HAL_RCC_ClockConfig+0x1bc>)
 8001286:	4313      	orrs	r3, r2
 8001288:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800128a:	f000 f855 	bl	8001338 <HAL_RCC_GetSysClockFreq>
 800128e:	4602      	mov	r2, r0
 8001290:	4b0b      	ldr	r3, [pc, #44]	@ (80012c0 <HAL_RCC_ClockConfig+0x1bc>)
 8001292:	689b      	ldr	r3, [r3, #8]
 8001294:	091b      	lsrs	r3, r3, #4
 8001296:	f003 030f 	and.w	r3, r3, #15
 800129a:	490a      	ldr	r1, [pc, #40]	@ (80012c4 <HAL_RCC_ClockConfig+0x1c0>)
 800129c:	5ccb      	ldrb	r3, [r1, r3]
 800129e:	fa22 f303 	lsr.w	r3, r2, r3
 80012a2:	4a09      	ldr	r2, [pc, #36]	@ (80012c8 <HAL_RCC_ClockConfig+0x1c4>)
 80012a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80012a6:	4b09      	ldr	r3, [pc, #36]	@ (80012cc <HAL_RCC_ClockConfig+0x1c8>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	4618      	mov	r0, r3
 80012ac:	f7ff fb78 	bl	80009a0 <HAL_InitTick>

  return HAL_OK;
 80012b0:	2300      	movs	r3, #0
}
 80012b2:	4618      	mov	r0, r3
 80012b4:	3710      	adds	r7, #16
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	40023c00 	.word	0x40023c00
 80012c0:	40023800 	.word	0x40023800
 80012c4:	080036c0 	.word	0x080036c0
 80012c8:	20000000 	.word	0x20000000
 80012cc:	20000004 	.word	0x20000004

080012d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80012d0:	b480      	push	{r7}
 80012d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80012d4:	4b03      	ldr	r3, [pc, #12]	@ (80012e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80012d6:	681b      	ldr	r3, [r3, #0]
}
 80012d8:	4618      	mov	r0, r3
 80012da:	46bd      	mov	sp, r7
 80012dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e0:	4770      	bx	lr
 80012e2:	bf00      	nop
 80012e4:	20000000 	.word	0x20000000

080012e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80012ec:	f7ff fff0 	bl	80012d0 <HAL_RCC_GetHCLKFreq>
 80012f0:	4602      	mov	r2, r0
 80012f2:	4b05      	ldr	r3, [pc, #20]	@ (8001308 <HAL_RCC_GetPCLK1Freq+0x20>)
 80012f4:	689b      	ldr	r3, [r3, #8]
 80012f6:	0a9b      	lsrs	r3, r3, #10
 80012f8:	f003 0307 	and.w	r3, r3, #7
 80012fc:	4903      	ldr	r1, [pc, #12]	@ (800130c <HAL_RCC_GetPCLK1Freq+0x24>)
 80012fe:	5ccb      	ldrb	r3, [r1, r3]
 8001300:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001304:	4618      	mov	r0, r3
 8001306:	bd80      	pop	{r7, pc}
 8001308:	40023800 	.word	0x40023800
 800130c:	080036d0 	.word	0x080036d0

08001310 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001314:	f7ff ffdc 	bl	80012d0 <HAL_RCC_GetHCLKFreq>
 8001318:	4602      	mov	r2, r0
 800131a:	4b05      	ldr	r3, [pc, #20]	@ (8001330 <HAL_RCC_GetPCLK2Freq+0x20>)
 800131c:	689b      	ldr	r3, [r3, #8]
 800131e:	0b5b      	lsrs	r3, r3, #13
 8001320:	f003 0307 	and.w	r3, r3, #7
 8001324:	4903      	ldr	r1, [pc, #12]	@ (8001334 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001326:	5ccb      	ldrb	r3, [r1, r3]
 8001328:	fa22 f303 	lsr.w	r3, r2, r3
}
 800132c:	4618      	mov	r0, r3
 800132e:	bd80      	pop	{r7, pc}
 8001330:	40023800 	.word	0x40023800
 8001334:	080036d0 	.word	0x080036d0

08001338 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001338:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800133c:	b0ae      	sub	sp, #184	@ 0xb8
 800133e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001340:	2300      	movs	r3, #0
 8001342:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8001346:	2300      	movs	r3, #0
 8001348:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 800134c:	2300      	movs	r3, #0
 800134e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8001352:	2300      	movs	r3, #0
 8001354:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8001358:	2300      	movs	r3, #0
 800135a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800135e:	4bcb      	ldr	r3, [pc, #812]	@ (800168c <HAL_RCC_GetSysClockFreq+0x354>)
 8001360:	689b      	ldr	r3, [r3, #8]
 8001362:	f003 030c 	and.w	r3, r3, #12
 8001366:	2b0c      	cmp	r3, #12
 8001368:	f200 8206 	bhi.w	8001778 <HAL_RCC_GetSysClockFreq+0x440>
 800136c:	a201      	add	r2, pc, #4	@ (adr r2, 8001374 <HAL_RCC_GetSysClockFreq+0x3c>)
 800136e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001372:	bf00      	nop
 8001374:	080013a9 	.word	0x080013a9
 8001378:	08001779 	.word	0x08001779
 800137c:	08001779 	.word	0x08001779
 8001380:	08001779 	.word	0x08001779
 8001384:	080013b1 	.word	0x080013b1
 8001388:	08001779 	.word	0x08001779
 800138c:	08001779 	.word	0x08001779
 8001390:	08001779 	.word	0x08001779
 8001394:	080013b9 	.word	0x080013b9
 8001398:	08001779 	.word	0x08001779
 800139c:	08001779 	.word	0x08001779
 80013a0:	08001779 	.word	0x08001779
 80013a4:	080015a9 	.word	0x080015a9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80013a8:	4bb9      	ldr	r3, [pc, #740]	@ (8001690 <HAL_RCC_GetSysClockFreq+0x358>)
 80013aa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80013ae:	e1e7      	b.n	8001780 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80013b0:	4bb8      	ldr	r3, [pc, #736]	@ (8001694 <HAL_RCC_GetSysClockFreq+0x35c>)
 80013b2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80013b6:	e1e3      	b.n	8001780 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80013b8:	4bb4      	ldr	r3, [pc, #720]	@ (800168c <HAL_RCC_GetSysClockFreq+0x354>)
 80013ba:	685b      	ldr	r3, [r3, #4]
 80013bc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80013c0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80013c4:	4bb1      	ldr	r3, [pc, #708]	@ (800168c <HAL_RCC_GetSysClockFreq+0x354>)
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d071      	beq.n	80014b4 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80013d0:	4bae      	ldr	r3, [pc, #696]	@ (800168c <HAL_RCC_GetSysClockFreq+0x354>)
 80013d2:	685b      	ldr	r3, [r3, #4]
 80013d4:	099b      	lsrs	r3, r3, #6
 80013d6:	2200      	movs	r2, #0
 80013d8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80013dc:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80013e0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80013e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80013e8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80013ec:	2300      	movs	r3, #0
 80013ee:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80013f2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80013f6:	4622      	mov	r2, r4
 80013f8:	462b      	mov	r3, r5
 80013fa:	f04f 0000 	mov.w	r0, #0
 80013fe:	f04f 0100 	mov.w	r1, #0
 8001402:	0159      	lsls	r1, r3, #5
 8001404:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001408:	0150      	lsls	r0, r2, #5
 800140a:	4602      	mov	r2, r0
 800140c:	460b      	mov	r3, r1
 800140e:	4621      	mov	r1, r4
 8001410:	1a51      	subs	r1, r2, r1
 8001412:	6439      	str	r1, [r7, #64]	@ 0x40
 8001414:	4629      	mov	r1, r5
 8001416:	eb63 0301 	sbc.w	r3, r3, r1
 800141a:	647b      	str	r3, [r7, #68]	@ 0x44
 800141c:	f04f 0200 	mov.w	r2, #0
 8001420:	f04f 0300 	mov.w	r3, #0
 8001424:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8001428:	4649      	mov	r1, r9
 800142a:	018b      	lsls	r3, r1, #6
 800142c:	4641      	mov	r1, r8
 800142e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001432:	4641      	mov	r1, r8
 8001434:	018a      	lsls	r2, r1, #6
 8001436:	4641      	mov	r1, r8
 8001438:	1a51      	subs	r1, r2, r1
 800143a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800143c:	4649      	mov	r1, r9
 800143e:	eb63 0301 	sbc.w	r3, r3, r1
 8001442:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001444:	f04f 0200 	mov.w	r2, #0
 8001448:	f04f 0300 	mov.w	r3, #0
 800144c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8001450:	4649      	mov	r1, r9
 8001452:	00cb      	lsls	r3, r1, #3
 8001454:	4641      	mov	r1, r8
 8001456:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800145a:	4641      	mov	r1, r8
 800145c:	00ca      	lsls	r2, r1, #3
 800145e:	4610      	mov	r0, r2
 8001460:	4619      	mov	r1, r3
 8001462:	4603      	mov	r3, r0
 8001464:	4622      	mov	r2, r4
 8001466:	189b      	adds	r3, r3, r2
 8001468:	633b      	str	r3, [r7, #48]	@ 0x30
 800146a:	462b      	mov	r3, r5
 800146c:	460a      	mov	r2, r1
 800146e:	eb42 0303 	adc.w	r3, r2, r3
 8001472:	637b      	str	r3, [r7, #52]	@ 0x34
 8001474:	f04f 0200 	mov.w	r2, #0
 8001478:	f04f 0300 	mov.w	r3, #0
 800147c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001480:	4629      	mov	r1, r5
 8001482:	024b      	lsls	r3, r1, #9
 8001484:	4621      	mov	r1, r4
 8001486:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800148a:	4621      	mov	r1, r4
 800148c:	024a      	lsls	r2, r1, #9
 800148e:	4610      	mov	r0, r2
 8001490:	4619      	mov	r1, r3
 8001492:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001496:	2200      	movs	r2, #0
 8001498:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800149c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80014a0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80014a4:	f7fe ff0c 	bl	80002c0 <__aeabi_uldivmod>
 80014a8:	4602      	mov	r2, r0
 80014aa:	460b      	mov	r3, r1
 80014ac:	4613      	mov	r3, r2
 80014ae:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80014b2:	e067      	b.n	8001584 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80014b4:	4b75      	ldr	r3, [pc, #468]	@ (800168c <HAL_RCC_GetSysClockFreq+0x354>)
 80014b6:	685b      	ldr	r3, [r3, #4]
 80014b8:	099b      	lsrs	r3, r3, #6
 80014ba:	2200      	movs	r2, #0
 80014bc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80014c0:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80014c4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80014c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80014cc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80014ce:	2300      	movs	r3, #0
 80014d0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80014d2:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80014d6:	4622      	mov	r2, r4
 80014d8:	462b      	mov	r3, r5
 80014da:	f04f 0000 	mov.w	r0, #0
 80014de:	f04f 0100 	mov.w	r1, #0
 80014e2:	0159      	lsls	r1, r3, #5
 80014e4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80014e8:	0150      	lsls	r0, r2, #5
 80014ea:	4602      	mov	r2, r0
 80014ec:	460b      	mov	r3, r1
 80014ee:	4621      	mov	r1, r4
 80014f0:	1a51      	subs	r1, r2, r1
 80014f2:	62b9      	str	r1, [r7, #40]	@ 0x28
 80014f4:	4629      	mov	r1, r5
 80014f6:	eb63 0301 	sbc.w	r3, r3, r1
 80014fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80014fc:	f04f 0200 	mov.w	r2, #0
 8001500:	f04f 0300 	mov.w	r3, #0
 8001504:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8001508:	4649      	mov	r1, r9
 800150a:	018b      	lsls	r3, r1, #6
 800150c:	4641      	mov	r1, r8
 800150e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001512:	4641      	mov	r1, r8
 8001514:	018a      	lsls	r2, r1, #6
 8001516:	4641      	mov	r1, r8
 8001518:	ebb2 0a01 	subs.w	sl, r2, r1
 800151c:	4649      	mov	r1, r9
 800151e:	eb63 0b01 	sbc.w	fp, r3, r1
 8001522:	f04f 0200 	mov.w	r2, #0
 8001526:	f04f 0300 	mov.w	r3, #0
 800152a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800152e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001532:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001536:	4692      	mov	sl, r2
 8001538:	469b      	mov	fp, r3
 800153a:	4623      	mov	r3, r4
 800153c:	eb1a 0303 	adds.w	r3, sl, r3
 8001540:	623b      	str	r3, [r7, #32]
 8001542:	462b      	mov	r3, r5
 8001544:	eb4b 0303 	adc.w	r3, fp, r3
 8001548:	627b      	str	r3, [r7, #36]	@ 0x24
 800154a:	f04f 0200 	mov.w	r2, #0
 800154e:	f04f 0300 	mov.w	r3, #0
 8001552:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001556:	4629      	mov	r1, r5
 8001558:	028b      	lsls	r3, r1, #10
 800155a:	4621      	mov	r1, r4
 800155c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001560:	4621      	mov	r1, r4
 8001562:	028a      	lsls	r2, r1, #10
 8001564:	4610      	mov	r0, r2
 8001566:	4619      	mov	r1, r3
 8001568:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800156c:	2200      	movs	r2, #0
 800156e:	673b      	str	r3, [r7, #112]	@ 0x70
 8001570:	677a      	str	r2, [r7, #116]	@ 0x74
 8001572:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8001576:	f7fe fea3 	bl	80002c0 <__aeabi_uldivmod>
 800157a:	4602      	mov	r2, r0
 800157c:	460b      	mov	r3, r1
 800157e:	4613      	mov	r3, r2
 8001580:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001584:	4b41      	ldr	r3, [pc, #260]	@ (800168c <HAL_RCC_GetSysClockFreq+0x354>)
 8001586:	685b      	ldr	r3, [r3, #4]
 8001588:	0c1b      	lsrs	r3, r3, #16
 800158a:	f003 0303 	and.w	r3, r3, #3
 800158e:	3301      	adds	r3, #1
 8001590:	005b      	lsls	r3, r3, #1
 8001592:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8001596:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800159a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800159e:	fbb2 f3f3 	udiv	r3, r2, r3
 80015a2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80015a6:	e0eb      	b.n	8001780 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80015a8:	4b38      	ldr	r3, [pc, #224]	@ (800168c <HAL_RCC_GetSysClockFreq+0x354>)
 80015aa:	685b      	ldr	r3, [r3, #4]
 80015ac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80015b0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80015b4:	4b35      	ldr	r3, [pc, #212]	@ (800168c <HAL_RCC_GetSysClockFreq+0x354>)
 80015b6:	685b      	ldr	r3, [r3, #4]
 80015b8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d06b      	beq.n	8001698 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80015c0:	4b32      	ldr	r3, [pc, #200]	@ (800168c <HAL_RCC_GetSysClockFreq+0x354>)
 80015c2:	685b      	ldr	r3, [r3, #4]
 80015c4:	099b      	lsrs	r3, r3, #6
 80015c6:	2200      	movs	r2, #0
 80015c8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80015ca:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80015cc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80015ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80015d2:	663b      	str	r3, [r7, #96]	@ 0x60
 80015d4:	2300      	movs	r3, #0
 80015d6:	667b      	str	r3, [r7, #100]	@ 0x64
 80015d8:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80015dc:	4622      	mov	r2, r4
 80015de:	462b      	mov	r3, r5
 80015e0:	f04f 0000 	mov.w	r0, #0
 80015e4:	f04f 0100 	mov.w	r1, #0
 80015e8:	0159      	lsls	r1, r3, #5
 80015ea:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80015ee:	0150      	lsls	r0, r2, #5
 80015f0:	4602      	mov	r2, r0
 80015f2:	460b      	mov	r3, r1
 80015f4:	4621      	mov	r1, r4
 80015f6:	1a51      	subs	r1, r2, r1
 80015f8:	61b9      	str	r1, [r7, #24]
 80015fa:	4629      	mov	r1, r5
 80015fc:	eb63 0301 	sbc.w	r3, r3, r1
 8001600:	61fb      	str	r3, [r7, #28]
 8001602:	f04f 0200 	mov.w	r2, #0
 8001606:	f04f 0300 	mov.w	r3, #0
 800160a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800160e:	4659      	mov	r1, fp
 8001610:	018b      	lsls	r3, r1, #6
 8001612:	4651      	mov	r1, sl
 8001614:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001618:	4651      	mov	r1, sl
 800161a:	018a      	lsls	r2, r1, #6
 800161c:	4651      	mov	r1, sl
 800161e:	ebb2 0801 	subs.w	r8, r2, r1
 8001622:	4659      	mov	r1, fp
 8001624:	eb63 0901 	sbc.w	r9, r3, r1
 8001628:	f04f 0200 	mov.w	r2, #0
 800162c:	f04f 0300 	mov.w	r3, #0
 8001630:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001634:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001638:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800163c:	4690      	mov	r8, r2
 800163e:	4699      	mov	r9, r3
 8001640:	4623      	mov	r3, r4
 8001642:	eb18 0303 	adds.w	r3, r8, r3
 8001646:	613b      	str	r3, [r7, #16]
 8001648:	462b      	mov	r3, r5
 800164a:	eb49 0303 	adc.w	r3, r9, r3
 800164e:	617b      	str	r3, [r7, #20]
 8001650:	f04f 0200 	mov.w	r2, #0
 8001654:	f04f 0300 	mov.w	r3, #0
 8001658:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800165c:	4629      	mov	r1, r5
 800165e:	024b      	lsls	r3, r1, #9
 8001660:	4621      	mov	r1, r4
 8001662:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001666:	4621      	mov	r1, r4
 8001668:	024a      	lsls	r2, r1, #9
 800166a:	4610      	mov	r0, r2
 800166c:	4619      	mov	r1, r3
 800166e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001672:	2200      	movs	r2, #0
 8001674:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001676:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8001678:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800167c:	f7fe fe20 	bl	80002c0 <__aeabi_uldivmod>
 8001680:	4602      	mov	r2, r0
 8001682:	460b      	mov	r3, r1
 8001684:	4613      	mov	r3, r2
 8001686:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800168a:	e065      	b.n	8001758 <HAL_RCC_GetSysClockFreq+0x420>
 800168c:	40023800 	.word	0x40023800
 8001690:	00f42400 	.word	0x00f42400
 8001694:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001698:	4b3d      	ldr	r3, [pc, #244]	@ (8001790 <HAL_RCC_GetSysClockFreq+0x458>)
 800169a:	685b      	ldr	r3, [r3, #4]
 800169c:	099b      	lsrs	r3, r3, #6
 800169e:	2200      	movs	r2, #0
 80016a0:	4618      	mov	r0, r3
 80016a2:	4611      	mov	r1, r2
 80016a4:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80016a8:	653b      	str	r3, [r7, #80]	@ 0x50
 80016aa:	2300      	movs	r3, #0
 80016ac:	657b      	str	r3, [r7, #84]	@ 0x54
 80016ae:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80016b2:	4642      	mov	r2, r8
 80016b4:	464b      	mov	r3, r9
 80016b6:	f04f 0000 	mov.w	r0, #0
 80016ba:	f04f 0100 	mov.w	r1, #0
 80016be:	0159      	lsls	r1, r3, #5
 80016c0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80016c4:	0150      	lsls	r0, r2, #5
 80016c6:	4602      	mov	r2, r0
 80016c8:	460b      	mov	r3, r1
 80016ca:	4641      	mov	r1, r8
 80016cc:	1a51      	subs	r1, r2, r1
 80016ce:	60b9      	str	r1, [r7, #8]
 80016d0:	4649      	mov	r1, r9
 80016d2:	eb63 0301 	sbc.w	r3, r3, r1
 80016d6:	60fb      	str	r3, [r7, #12]
 80016d8:	f04f 0200 	mov.w	r2, #0
 80016dc:	f04f 0300 	mov.w	r3, #0
 80016e0:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80016e4:	4659      	mov	r1, fp
 80016e6:	018b      	lsls	r3, r1, #6
 80016e8:	4651      	mov	r1, sl
 80016ea:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80016ee:	4651      	mov	r1, sl
 80016f0:	018a      	lsls	r2, r1, #6
 80016f2:	4651      	mov	r1, sl
 80016f4:	1a54      	subs	r4, r2, r1
 80016f6:	4659      	mov	r1, fp
 80016f8:	eb63 0501 	sbc.w	r5, r3, r1
 80016fc:	f04f 0200 	mov.w	r2, #0
 8001700:	f04f 0300 	mov.w	r3, #0
 8001704:	00eb      	lsls	r3, r5, #3
 8001706:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800170a:	00e2      	lsls	r2, r4, #3
 800170c:	4614      	mov	r4, r2
 800170e:	461d      	mov	r5, r3
 8001710:	4643      	mov	r3, r8
 8001712:	18e3      	adds	r3, r4, r3
 8001714:	603b      	str	r3, [r7, #0]
 8001716:	464b      	mov	r3, r9
 8001718:	eb45 0303 	adc.w	r3, r5, r3
 800171c:	607b      	str	r3, [r7, #4]
 800171e:	f04f 0200 	mov.w	r2, #0
 8001722:	f04f 0300 	mov.w	r3, #0
 8001726:	e9d7 4500 	ldrd	r4, r5, [r7]
 800172a:	4629      	mov	r1, r5
 800172c:	028b      	lsls	r3, r1, #10
 800172e:	4621      	mov	r1, r4
 8001730:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001734:	4621      	mov	r1, r4
 8001736:	028a      	lsls	r2, r1, #10
 8001738:	4610      	mov	r0, r2
 800173a:	4619      	mov	r1, r3
 800173c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001740:	2200      	movs	r2, #0
 8001742:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001744:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8001746:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800174a:	f7fe fdb9 	bl	80002c0 <__aeabi_uldivmod>
 800174e:	4602      	mov	r2, r0
 8001750:	460b      	mov	r3, r1
 8001752:	4613      	mov	r3, r2
 8001754:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001758:	4b0d      	ldr	r3, [pc, #52]	@ (8001790 <HAL_RCC_GetSysClockFreq+0x458>)
 800175a:	685b      	ldr	r3, [r3, #4]
 800175c:	0f1b      	lsrs	r3, r3, #28
 800175e:	f003 0307 	and.w	r3, r3, #7
 8001762:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8001766:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800176a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800176e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001772:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001776:	e003      	b.n	8001780 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001778:	4b06      	ldr	r3, [pc, #24]	@ (8001794 <HAL_RCC_GetSysClockFreq+0x45c>)
 800177a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800177e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001780:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8001784:	4618      	mov	r0, r3
 8001786:	37b8      	adds	r7, #184	@ 0xb8
 8001788:	46bd      	mov	sp, r7
 800178a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800178e:	bf00      	nop
 8001790:	40023800 	.word	0x40023800
 8001794:	00f42400 	.word	0x00f42400

08001798 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b086      	sub	sp, #24
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d101      	bne.n	80017aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80017a6:	2301      	movs	r3, #1
 80017a8:	e28d      	b.n	8001cc6 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	f003 0301 	and.w	r3, r3, #1
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	f000 8083 	beq.w	80018be <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80017b8:	4b94      	ldr	r3, [pc, #592]	@ (8001a0c <HAL_RCC_OscConfig+0x274>)
 80017ba:	689b      	ldr	r3, [r3, #8]
 80017bc:	f003 030c 	and.w	r3, r3, #12
 80017c0:	2b04      	cmp	r3, #4
 80017c2:	d019      	beq.n	80017f8 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80017c4:	4b91      	ldr	r3, [pc, #580]	@ (8001a0c <HAL_RCC_OscConfig+0x274>)
 80017c6:	689b      	ldr	r3, [r3, #8]
 80017c8:	f003 030c 	and.w	r3, r3, #12
        || \
 80017cc:	2b08      	cmp	r3, #8
 80017ce:	d106      	bne.n	80017de <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80017d0:	4b8e      	ldr	r3, [pc, #568]	@ (8001a0c <HAL_RCC_OscConfig+0x274>)
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80017d8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80017dc:	d00c      	beq.n	80017f8 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80017de:	4b8b      	ldr	r3, [pc, #556]	@ (8001a0c <HAL_RCC_OscConfig+0x274>)
 80017e0:	689b      	ldr	r3, [r3, #8]
 80017e2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80017e6:	2b0c      	cmp	r3, #12
 80017e8:	d112      	bne.n	8001810 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80017ea:	4b88      	ldr	r3, [pc, #544]	@ (8001a0c <HAL_RCC_OscConfig+0x274>)
 80017ec:	685b      	ldr	r3, [r3, #4]
 80017ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80017f2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80017f6:	d10b      	bne.n	8001810 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017f8:	4b84      	ldr	r3, [pc, #528]	@ (8001a0c <HAL_RCC_OscConfig+0x274>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001800:	2b00      	cmp	r3, #0
 8001802:	d05b      	beq.n	80018bc <HAL_RCC_OscConfig+0x124>
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	685b      	ldr	r3, [r3, #4]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d157      	bne.n	80018bc <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800180c:	2301      	movs	r3, #1
 800180e:	e25a      	b.n	8001cc6 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	685b      	ldr	r3, [r3, #4]
 8001814:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001818:	d106      	bne.n	8001828 <HAL_RCC_OscConfig+0x90>
 800181a:	4b7c      	ldr	r3, [pc, #496]	@ (8001a0c <HAL_RCC_OscConfig+0x274>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	4a7b      	ldr	r2, [pc, #492]	@ (8001a0c <HAL_RCC_OscConfig+0x274>)
 8001820:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001824:	6013      	str	r3, [r2, #0]
 8001826:	e01d      	b.n	8001864 <HAL_RCC_OscConfig+0xcc>
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	685b      	ldr	r3, [r3, #4]
 800182c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001830:	d10c      	bne.n	800184c <HAL_RCC_OscConfig+0xb4>
 8001832:	4b76      	ldr	r3, [pc, #472]	@ (8001a0c <HAL_RCC_OscConfig+0x274>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	4a75      	ldr	r2, [pc, #468]	@ (8001a0c <HAL_RCC_OscConfig+0x274>)
 8001838:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800183c:	6013      	str	r3, [r2, #0]
 800183e:	4b73      	ldr	r3, [pc, #460]	@ (8001a0c <HAL_RCC_OscConfig+0x274>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	4a72      	ldr	r2, [pc, #456]	@ (8001a0c <HAL_RCC_OscConfig+0x274>)
 8001844:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001848:	6013      	str	r3, [r2, #0]
 800184a:	e00b      	b.n	8001864 <HAL_RCC_OscConfig+0xcc>
 800184c:	4b6f      	ldr	r3, [pc, #444]	@ (8001a0c <HAL_RCC_OscConfig+0x274>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	4a6e      	ldr	r2, [pc, #440]	@ (8001a0c <HAL_RCC_OscConfig+0x274>)
 8001852:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001856:	6013      	str	r3, [r2, #0]
 8001858:	4b6c      	ldr	r3, [pc, #432]	@ (8001a0c <HAL_RCC_OscConfig+0x274>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	4a6b      	ldr	r2, [pc, #428]	@ (8001a0c <HAL_RCC_OscConfig+0x274>)
 800185e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001862:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	685b      	ldr	r3, [r3, #4]
 8001868:	2b00      	cmp	r3, #0
 800186a:	d013      	beq.n	8001894 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800186c:	f7ff f8dc 	bl	8000a28 <HAL_GetTick>
 8001870:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001872:	e008      	b.n	8001886 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001874:	f7ff f8d8 	bl	8000a28 <HAL_GetTick>
 8001878:	4602      	mov	r2, r0
 800187a:	693b      	ldr	r3, [r7, #16]
 800187c:	1ad3      	subs	r3, r2, r3
 800187e:	2b64      	cmp	r3, #100	@ 0x64
 8001880:	d901      	bls.n	8001886 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001882:	2303      	movs	r3, #3
 8001884:	e21f      	b.n	8001cc6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001886:	4b61      	ldr	r3, [pc, #388]	@ (8001a0c <HAL_RCC_OscConfig+0x274>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800188e:	2b00      	cmp	r3, #0
 8001890:	d0f0      	beq.n	8001874 <HAL_RCC_OscConfig+0xdc>
 8001892:	e014      	b.n	80018be <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001894:	f7ff f8c8 	bl	8000a28 <HAL_GetTick>
 8001898:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800189a:	e008      	b.n	80018ae <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800189c:	f7ff f8c4 	bl	8000a28 <HAL_GetTick>
 80018a0:	4602      	mov	r2, r0
 80018a2:	693b      	ldr	r3, [r7, #16]
 80018a4:	1ad3      	subs	r3, r2, r3
 80018a6:	2b64      	cmp	r3, #100	@ 0x64
 80018a8:	d901      	bls.n	80018ae <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80018aa:	2303      	movs	r3, #3
 80018ac:	e20b      	b.n	8001cc6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018ae:	4b57      	ldr	r3, [pc, #348]	@ (8001a0c <HAL_RCC_OscConfig+0x274>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d1f0      	bne.n	800189c <HAL_RCC_OscConfig+0x104>
 80018ba:	e000      	b.n	80018be <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f003 0302 	and.w	r3, r3, #2
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d06f      	beq.n	80019aa <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80018ca:	4b50      	ldr	r3, [pc, #320]	@ (8001a0c <HAL_RCC_OscConfig+0x274>)
 80018cc:	689b      	ldr	r3, [r3, #8]
 80018ce:	f003 030c 	and.w	r3, r3, #12
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d017      	beq.n	8001906 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80018d6:	4b4d      	ldr	r3, [pc, #308]	@ (8001a0c <HAL_RCC_OscConfig+0x274>)
 80018d8:	689b      	ldr	r3, [r3, #8]
 80018da:	f003 030c 	and.w	r3, r3, #12
        || \
 80018de:	2b08      	cmp	r3, #8
 80018e0:	d105      	bne.n	80018ee <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80018e2:	4b4a      	ldr	r3, [pc, #296]	@ (8001a0c <HAL_RCC_OscConfig+0x274>)
 80018e4:	685b      	ldr	r3, [r3, #4]
 80018e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d00b      	beq.n	8001906 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80018ee:	4b47      	ldr	r3, [pc, #284]	@ (8001a0c <HAL_RCC_OscConfig+0x274>)
 80018f0:	689b      	ldr	r3, [r3, #8]
 80018f2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80018f6:	2b0c      	cmp	r3, #12
 80018f8:	d11c      	bne.n	8001934 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80018fa:	4b44      	ldr	r3, [pc, #272]	@ (8001a0c <HAL_RCC_OscConfig+0x274>)
 80018fc:	685b      	ldr	r3, [r3, #4]
 80018fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001902:	2b00      	cmp	r3, #0
 8001904:	d116      	bne.n	8001934 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001906:	4b41      	ldr	r3, [pc, #260]	@ (8001a0c <HAL_RCC_OscConfig+0x274>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	f003 0302 	and.w	r3, r3, #2
 800190e:	2b00      	cmp	r3, #0
 8001910:	d005      	beq.n	800191e <HAL_RCC_OscConfig+0x186>
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	68db      	ldr	r3, [r3, #12]
 8001916:	2b01      	cmp	r3, #1
 8001918:	d001      	beq.n	800191e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800191a:	2301      	movs	r3, #1
 800191c:	e1d3      	b.n	8001cc6 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800191e:	4b3b      	ldr	r3, [pc, #236]	@ (8001a0c <HAL_RCC_OscConfig+0x274>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	691b      	ldr	r3, [r3, #16]
 800192a:	00db      	lsls	r3, r3, #3
 800192c:	4937      	ldr	r1, [pc, #220]	@ (8001a0c <HAL_RCC_OscConfig+0x274>)
 800192e:	4313      	orrs	r3, r2
 8001930:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001932:	e03a      	b.n	80019aa <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	68db      	ldr	r3, [r3, #12]
 8001938:	2b00      	cmp	r3, #0
 800193a:	d020      	beq.n	800197e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800193c:	4b34      	ldr	r3, [pc, #208]	@ (8001a10 <HAL_RCC_OscConfig+0x278>)
 800193e:	2201      	movs	r2, #1
 8001940:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001942:	f7ff f871 	bl	8000a28 <HAL_GetTick>
 8001946:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001948:	e008      	b.n	800195c <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800194a:	f7ff f86d 	bl	8000a28 <HAL_GetTick>
 800194e:	4602      	mov	r2, r0
 8001950:	693b      	ldr	r3, [r7, #16]
 8001952:	1ad3      	subs	r3, r2, r3
 8001954:	2b02      	cmp	r3, #2
 8001956:	d901      	bls.n	800195c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001958:	2303      	movs	r3, #3
 800195a:	e1b4      	b.n	8001cc6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800195c:	4b2b      	ldr	r3, [pc, #172]	@ (8001a0c <HAL_RCC_OscConfig+0x274>)
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	f003 0302 	and.w	r3, r3, #2
 8001964:	2b00      	cmp	r3, #0
 8001966:	d0f0      	beq.n	800194a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001968:	4b28      	ldr	r3, [pc, #160]	@ (8001a0c <HAL_RCC_OscConfig+0x274>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	691b      	ldr	r3, [r3, #16]
 8001974:	00db      	lsls	r3, r3, #3
 8001976:	4925      	ldr	r1, [pc, #148]	@ (8001a0c <HAL_RCC_OscConfig+0x274>)
 8001978:	4313      	orrs	r3, r2
 800197a:	600b      	str	r3, [r1, #0]
 800197c:	e015      	b.n	80019aa <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800197e:	4b24      	ldr	r3, [pc, #144]	@ (8001a10 <HAL_RCC_OscConfig+0x278>)
 8001980:	2200      	movs	r2, #0
 8001982:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001984:	f7ff f850 	bl	8000a28 <HAL_GetTick>
 8001988:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800198a:	e008      	b.n	800199e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800198c:	f7ff f84c 	bl	8000a28 <HAL_GetTick>
 8001990:	4602      	mov	r2, r0
 8001992:	693b      	ldr	r3, [r7, #16]
 8001994:	1ad3      	subs	r3, r2, r3
 8001996:	2b02      	cmp	r3, #2
 8001998:	d901      	bls.n	800199e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800199a:	2303      	movs	r3, #3
 800199c:	e193      	b.n	8001cc6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800199e:	4b1b      	ldr	r3, [pc, #108]	@ (8001a0c <HAL_RCC_OscConfig+0x274>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f003 0302 	and.w	r3, r3, #2
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d1f0      	bne.n	800198c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f003 0308 	and.w	r3, r3, #8
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d036      	beq.n	8001a24 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	695b      	ldr	r3, [r3, #20]
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d016      	beq.n	80019ec <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80019be:	4b15      	ldr	r3, [pc, #84]	@ (8001a14 <HAL_RCC_OscConfig+0x27c>)
 80019c0:	2201      	movs	r2, #1
 80019c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019c4:	f7ff f830 	bl	8000a28 <HAL_GetTick>
 80019c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019ca:	e008      	b.n	80019de <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019cc:	f7ff f82c 	bl	8000a28 <HAL_GetTick>
 80019d0:	4602      	mov	r2, r0
 80019d2:	693b      	ldr	r3, [r7, #16]
 80019d4:	1ad3      	subs	r3, r2, r3
 80019d6:	2b02      	cmp	r3, #2
 80019d8:	d901      	bls.n	80019de <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80019da:	2303      	movs	r3, #3
 80019dc:	e173      	b.n	8001cc6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019de:	4b0b      	ldr	r3, [pc, #44]	@ (8001a0c <HAL_RCC_OscConfig+0x274>)
 80019e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80019e2:	f003 0302 	and.w	r3, r3, #2
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d0f0      	beq.n	80019cc <HAL_RCC_OscConfig+0x234>
 80019ea:	e01b      	b.n	8001a24 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80019ec:	4b09      	ldr	r3, [pc, #36]	@ (8001a14 <HAL_RCC_OscConfig+0x27c>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019f2:	f7ff f819 	bl	8000a28 <HAL_GetTick>
 80019f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019f8:	e00e      	b.n	8001a18 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019fa:	f7ff f815 	bl	8000a28 <HAL_GetTick>
 80019fe:	4602      	mov	r2, r0
 8001a00:	693b      	ldr	r3, [r7, #16]
 8001a02:	1ad3      	subs	r3, r2, r3
 8001a04:	2b02      	cmp	r3, #2
 8001a06:	d907      	bls.n	8001a18 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001a08:	2303      	movs	r3, #3
 8001a0a:	e15c      	b.n	8001cc6 <HAL_RCC_OscConfig+0x52e>
 8001a0c:	40023800 	.word	0x40023800
 8001a10:	42470000 	.word	0x42470000
 8001a14:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a18:	4b8a      	ldr	r3, [pc, #552]	@ (8001c44 <HAL_RCC_OscConfig+0x4ac>)
 8001a1a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001a1c:	f003 0302 	and.w	r3, r3, #2
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d1ea      	bne.n	80019fa <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f003 0304 	and.w	r3, r3, #4
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	f000 8097 	beq.w	8001b60 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a32:	2300      	movs	r3, #0
 8001a34:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a36:	4b83      	ldr	r3, [pc, #524]	@ (8001c44 <HAL_RCC_OscConfig+0x4ac>)
 8001a38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d10f      	bne.n	8001a62 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a42:	2300      	movs	r3, #0
 8001a44:	60bb      	str	r3, [r7, #8]
 8001a46:	4b7f      	ldr	r3, [pc, #508]	@ (8001c44 <HAL_RCC_OscConfig+0x4ac>)
 8001a48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a4a:	4a7e      	ldr	r2, [pc, #504]	@ (8001c44 <HAL_RCC_OscConfig+0x4ac>)
 8001a4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a50:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a52:	4b7c      	ldr	r3, [pc, #496]	@ (8001c44 <HAL_RCC_OscConfig+0x4ac>)
 8001a54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a5a:	60bb      	str	r3, [r7, #8]
 8001a5c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a5e:	2301      	movs	r3, #1
 8001a60:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a62:	4b79      	ldr	r3, [pc, #484]	@ (8001c48 <HAL_RCC_OscConfig+0x4b0>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d118      	bne.n	8001aa0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a6e:	4b76      	ldr	r3, [pc, #472]	@ (8001c48 <HAL_RCC_OscConfig+0x4b0>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	4a75      	ldr	r2, [pc, #468]	@ (8001c48 <HAL_RCC_OscConfig+0x4b0>)
 8001a74:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a78:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a7a:	f7fe ffd5 	bl	8000a28 <HAL_GetTick>
 8001a7e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a80:	e008      	b.n	8001a94 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a82:	f7fe ffd1 	bl	8000a28 <HAL_GetTick>
 8001a86:	4602      	mov	r2, r0
 8001a88:	693b      	ldr	r3, [r7, #16]
 8001a8a:	1ad3      	subs	r3, r2, r3
 8001a8c:	2b02      	cmp	r3, #2
 8001a8e:	d901      	bls.n	8001a94 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001a90:	2303      	movs	r3, #3
 8001a92:	e118      	b.n	8001cc6 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a94:	4b6c      	ldr	r3, [pc, #432]	@ (8001c48 <HAL_RCC_OscConfig+0x4b0>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d0f0      	beq.n	8001a82 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	689b      	ldr	r3, [r3, #8]
 8001aa4:	2b01      	cmp	r3, #1
 8001aa6:	d106      	bne.n	8001ab6 <HAL_RCC_OscConfig+0x31e>
 8001aa8:	4b66      	ldr	r3, [pc, #408]	@ (8001c44 <HAL_RCC_OscConfig+0x4ac>)
 8001aaa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001aac:	4a65      	ldr	r2, [pc, #404]	@ (8001c44 <HAL_RCC_OscConfig+0x4ac>)
 8001aae:	f043 0301 	orr.w	r3, r3, #1
 8001ab2:	6713      	str	r3, [r2, #112]	@ 0x70
 8001ab4:	e01c      	b.n	8001af0 <HAL_RCC_OscConfig+0x358>
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	689b      	ldr	r3, [r3, #8]
 8001aba:	2b05      	cmp	r3, #5
 8001abc:	d10c      	bne.n	8001ad8 <HAL_RCC_OscConfig+0x340>
 8001abe:	4b61      	ldr	r3, [pc, #388]	@ (8001c44 <HAL_RCC_OscConfig+0x4ac>)
 8001ac0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ac2:	4a60      	ldr	r2, [pc, #384]	@ (8001c44 <HAL_RCC_OscConfig+0x4ac>)
 8001ac4:	f043 0304 	orr.w	r3, r3, #4
 8001ac8:	6713      	str	r3, [r2, #112]	@ 0x70
 8001aca:	4b5e      	ldr	r3, [pc, #376]	@ (8001c44 <HAL_RCC_OscConfig+0x4ac>)
 8001acc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ace:	4a5d      	ldr	r2, [pc, #372]	@ (8001c44 <HAL_RCC_OscConfig+0x4ac>)
 8001ad0:	f043 0301 	orr.w	r3, r3, #1
 8001ad4:	6713      	str	r3, [r2, #112]	@ 0x70
 8001ad6:	e00b      	b.n	8001af0 <HAL_RCC_OscConfig+0x358>
 8001ad8:	4b5a      	ldr	r3, [pc, #360]	@ (8001c44 <HAL_RCC_OscConfig+0x4ac>)
 8001ada:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001adc:	4a59      	ldr	r2, [pc, #356]	@ (8001c44 <HAL_RCC_OscConfig+0x4ac>)
 8001ade:	f023 0301 	bic.w	r3, r3, #1
 8001ae2:	6713      	str	r3, [r2, #112]	@ 0x70
 8001ae4:	4b57      	ldr	r3, [pc, #348]	@ (8001c44 <HAL_RCC_OscConfig+0x4ac>)
 8001ae6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ae8:	4a56      	ldr	r2, [pc, #344]	@ (8001c44 <HAL_RCC_OscConfig+0x4ac>)
 8001aea:	f023 0304 	bic.w	r3, r3, #4
 8001aee:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	689b      	ldr	r3, [r3, #8]
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d015      	beq.n	8001b24 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001af8:	f7fe ff96 	bl	8000a28 <HAL_GetTick>
 8001afc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001afe:	e00a      	b.n	8001b16 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b00:	f7fe ff92 	bl	8000a28 <HAL_GetTick>
 8001b04:	4602      	mov	r2, r0
 8001b06:	693b      	ldr	r3, [r7, #16]
 8001b08:	1ad3      	subs	r3, r2, r3
 8001b0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d901      	bls.n	8001b16 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001b12:	2303      	movs	r3, #3
 8001b14:	e0d7      	b.n	8001cc6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b16:	4b4b      	ldr	r3, [pc, #300]	@ (8001c44 <HAL_RCC_OscConfig+0x4ac>)
 8001b18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b1a:	f003 0302 	and.w	r3, r3, #2
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d0ee      	beq.n	8001b00 <HAL_RCC_OscConfig+0x368>
 8001b22:	e014      	b.n	8001b4e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b24:	f7fe ff80 	bl	8000a28 <HAL_GetTick>
 8001b28:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b2a:	e00a      	b.n	8001b42 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b2c:	f7fe ff7c 	bl	8000a28 <HAL_GetTick>
 8001b30:	4602      	mov	r2, r0
 8001b32:	693b      	ldr	r3, [r7, #16]
 8001b34:	1ad3      	subs	r3, r2, r3
 8001b36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b3a:	4293      	cmp	r3, r2
 8001b3c:	d901      	bls.n	8001b42 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001b3e:	2303      	movs	r3, #3
 8001b40:	e0c1      	b.n	8001cc6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b42:	4b40      	ldr	r3, [pc, #256]	@ (8001c44 <HAL_RCC_OscConfig+0x4ac>)
 8001b44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b46:	f003 0302 	and.w	r3, r3, #2
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d1ee      	bne.n	8001b2c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001b4e:	7dfb      	ldrb	r3, [r7, #23]
 8001b50:	2b01      	cmp	r3, #1
 8001b52:	d105      	bne.n	8001b60 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b54:	4b3b      	ldr	r3, [pc, #236]	@ (8001c44 <HAL_RCC_OscConfig+0x4ac>)
 8001b56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b58:	4a3a      	ldr	r2, [pc, #232]	@ (8001c44 <HAL_RCC_OscConfig+0x4ac>)
 8001b5a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001b5e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	699b      	ldr	r3, [r3, #24]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	f000 80ad 	beq.w	8001cc4 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001b6a:	4b36      	ldr	r3, [pc, #216]	@ (8001c44 <HAL_RCC_OscConfig+0x4ac>)
 8001b6c:	689b      	ldr	r3, [r3, #8]
 8001b6e:	f003 030c 	and.w	r3, r3, #12
 8001b72:	2b08      	cmp	r3, #8
 8001b74:	d060      	beq.n	8001c38 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	699b      	ldr	r3, [r3, #24]
 8001b7a:	2b02      	cmp	r3, #2
 8001b7c:	d145      	bne.n	8001c0a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b7e:	4b33      	ldr	r3, [pc, #204]	@ (8001c4c <HAL_RCC_OscConfig+0x4b4>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b84:	f7fe ff50 	bl	8000a28 <HAL_GetTick>
 8001b88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b8a:	e008      	b.n	8001b9e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b8c:	f7fe ff4c 	bl	8000a28 <HAL_GetTick>
 8001b90:	4602      	mov	r2, r0
 8001b92:	693b      	ldr	r3, [r7, #16]
 8001b94:	1ad3      	subs	r3, r2, r3
 8001b96:	2b02      	cmp	r3, #2
 8001b98:	d901      	bls.n	8001b9e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001b9a:	2303      	movs	r3, #3
 8001b9c:	e093      	b.n	8001cc6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b9e:	4b29      	ldr	r3, [pc, #164]	@ (8001c44 <HAL_RCC_OscConfig+0x4ac>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d1f0      	bne.n	8001b8c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	69da      	ldr	r2, [r3, #28]
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	6a1b      	ldr	r3, [r3, #32]
 8001bb2:	431a      	orrs	r2, r3
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bb8:	019b      	lsls	r3, r3, #6
 8001bba:	431a      	orrs	r2, r3
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bc0:	085b      	lsrs	r3, r3, #1
 8001bc2:	3b01      	subs	r3, #1
 8001bc4:	041b      	lsls	r3, r3, #16
 8001bc6:	431a      	orrs	r2, r3
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bcc:	061b      	lsls	r3, r3, #24
 8001bce:	431a      	orrs	r2, r3
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bd4:	071b      	lsls	r3, r3, #28
 8001bd6:	491b      	ldr	r1, [pc, #108]	@ (8001c44 <HAL_RCC_OscConfig+0x4ac>)
 8001bd8:	4313      	orrs	r3, r2
 8001bda:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001bdc:	4b1b      	ldr	r3, [pc, #108]	@ (8001c4c <HAL_RCC_OscConfig+0x4b4>)
 8001bde:	2201      	movs	r2, #1
 8001be0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001be2:	f7fe ff21 	bl	8000a28 <HAL_GetTick>
 8001be6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001be8:	e008      	b.n	8001bfc <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bea:	f7fe ff1d 	bl	8000a28 <HAL_GetTick>
 8001bee:	4602      	mov	r2, r0
 8001bf0:	693b      	ldr	r3, [r7, #16]
 8001bf2:	1ad3      	subs	r3, r2, r3
 8001bf4:	2b02      	cmp	r3, #2
 8001bf6:	d901      	bls.n	8001bfc <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001bf8:	2303      	movs	r3, #3
 8001bfa:	e064      	b.n	8001cc6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001bfc:	4b11      	ldr	r3, [pc, #68]	@ (8001c44 <HAL_RCC_OscConfig+0x4ac>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d0f0      	beq.n	8001bea <HAL_RCC_OscConfig+0x452>
 8001c08:	e05c      	b.n	8001cc4 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c0a:	4b10      	ldr	r3, [pc, #64]	@ (8001c4c <HAL_RCC_OscConfig+0x4b4>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c10:	f7fe ff0a 	bl	8000a28 <HAL_GetTick>
 8001c14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c16:	e008      	b.n	8001c2a <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c18:	f7fe ff06 	bl	8000a28 <HAL_GetTick>
 8001c1c:	4602      	mov	r2, r0
 8001c1e:	693b      	ldr	r3, [r7, #16]
 8001c20:	1ad3      	subs	r3, r2, r3
 8001c22:	2b02      	cmp	r3, #2
 8001c24:	d901      	bls.n	8001c2a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001c26:	2303      	movs	r3, #3
 8001c28:	e04d      	b.n	8001cc6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c2a:	4b06      	ldr	r3, [pc, #24]	@ (8001c44 <HAL_RCC_OscConfig+0x4ac>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d1f0      	bne.n	8001c18 <HAL_RCC_OscConfig+0x480>
 8001c36:	e045      	b.n	8001cc4 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	699b      	ldr	r3, [r3, #24]
 8001c3c:	2b01      	cmp	r3, #1
 8001c3e:	d107      	bne.n	8001c50 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001c40:	2301      	movs	r3, #1
 8001c42:	e040      	b.n	8001cc6 <HAL_RCC_OscConfig+0x52e>
 8001c44:	40023800 	.word	0x40023800
 8001c48:	40007000 	.word	0x40007000
 8001c4c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001c50:	4b1f      	ldr	r3, [pc, #124]	@ (8001cd0 <HAL_RCC_OscConfig+0x538>)
 8001c52:	685b      	ldr	r3, [r3, #4]
 8001c54:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	699b      	ldr	r3, [r3, #24]
 8001c5a:	2b01      	cmp	r3, #1
 8001c5c:	d030      	beq.n	8001cc0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001c68:	429a      	cmp	r2, r3
 8001c6a:	d129      	bne.n	8001cc0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c76:	429a      	cmp	r2, r3
 8001c78:	d122      	bne.n	8001cc0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001c7a:	68fa      	ldr	r2, [r7, #12]
 8001c7c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001c80:	4013      	ands	r3, r2
 8001c82:	687a      	ldr	r2, [r7, #4]
 8001c84:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001c86:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001c88:	4293      	cmp	r3, r2
 8001c8a:	d119      	bne.n	8001cc0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c96:	085b      	lsrs	r3, r3, #1
 8001c98:	3b01      	subs	r3, #1
 8001c9a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001c9c:	429a      	cmp	r2, r3
 8001c9e:	d10f      	bne.n	8001cc0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001caa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001cac:	429a      	cmp	r2, r3
 8001cae:	d107      	bne.n	8001cc0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cba:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001cbc:	429a      	cmp	r2, r3
 8001cbe:	d001      	beq.n	8001cc4 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	e000      	b.n	8001cc6 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001cc4:	2300      	movs	r3, #0
}
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	3718      	adds	r7, #24
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	bf00      	nop
 8001cd0:	40023800 	.word	0x40023800

08001cd4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b082      	sub	sp, #8
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d101      	bne.n	8001ce6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	e042      	b.n	8001d6c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001cec:	b2db      	uxtb	r3, r3
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d106      	bne.n	8001d00 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001cfa:	6878      	ldr	r0, [r7, #4]
 8001cfc:	f7fe fd52 	bl	80007a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	2224      	movs	r2, #36	@ 0x24
 8001d04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	68da      	ldr	r2, [r3, #12]
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001d16:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001d18:	6878      	ldr	r0, [r7, #4]
 8001d1a:	f000 fd7f 	bl	800281c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	691a      	ldr	r2, [r3, #16]
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001d2c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	695a      	ldr	r2, [r3, #20]
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001d3c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	68da      	ldr	r2, [r3, #12]
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001d4c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	2200      	movs	r2, #0
 8001d52:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	2220      	movs	r2, #32
 8001d58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	2220      	movs	r2, #32
 8001d60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2200      	movs	r2, #0
 8001d68:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8001d6a:	2300      	movs	r3, #0
}
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	3708      	adds	r7, #8
 8001d70:	46bd      	mov	sp, r7
 8001d72:	bd80      	pop	{r7, pc}

08001d74 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b08a      	sub	sp, #40	@ 0x28
 8001d78:	af02      	add	r7, sp, #8
 8001d7a:	60f8      	str	r0, [r7, #12]
 8001d7c:	60b9      	str	r1, [r7, #8]
 8001d7e:	603b      	str	r3, [r7, #0]
 8001d80:	4613      	mov	r3, r2
 8001d82:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001d84:	2300      	movs	r3, #0
 8001d86:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001d8e:	b2db      	uxtb	r3, r3
 8001d90:	2b20      	cmp	r3, #32
 8001d92:	d175      	bne.n	8001e80 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001d94:	68bb      	ldr	r3, [r7, #8]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d002      	beq.n	8001da0 <HAL_UART_Transmit+0x2c>
 8001d9a:	88fb      	ldrh	r3, [r7, #6]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d101      	bne.n	8001da4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001da0:	2301      	movs	r3, #1
 8001da2:	e06e      	b.n	8001e82 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	2200      	movs	r2, #0
 8001da8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	2221      	movs	r2, #33	@ 0x21
 8001dae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001db2:	f7fe fe39 	bl	8000a28 <HAL_GetTick>
 8001db6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	88fa      	ldrh	r2, [r7, #6]
 8001dbc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	88fa      	ldrh	r2, [r7, #6]
 8001dc2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	689b      	ldr	r3, [r3, #8]
 8001dc8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001dcc:	d108      	bne.n	8001de0 <HAL_UART_Transmit+0x6c>
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	691b      	ldr	r3, [r3, #16]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d104      	bne.n	8001de0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001dda:	68bb      	ldr	r3, [r7, #8]
 8001ddc:	61bb      	str	r3, [r7, #24]
 8001dde:	e003      	b.n	8001de8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001de0:	68bb      	ldr	r3, [r7, #8]
 8001de2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001de4:	2300      	movs	r3, #0
 8001de6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001de8:	e02e      	b.n	8001e48 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	9300      	str	r3, [sp, #0]
 8001dee:	697b      	ldr	r3, [r7, #20]
 8001df0:	2200      	movs	r2, #0
 8001df2:	2180      	movs	r1, #128	@ 0x80
 8001df4:	68f8      	ldr	r0, [r7, #12]
 8001df6:	f000 fb1d 	bl	8002434 <UART_WaitOnFlagUntilTimeout>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d005      	beq.n	8001e0c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	2220      	movs	r2, #32
 8001e04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8001e08:	2303      	movs	r3, #3
 8001e0a:	e03a      	b.n	8001e82 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8001e0c:	69fb      	ldr	r3, [r7, #28]
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d10b      	bne.n	8001e2a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001e12:	69bb      	ldr	r3, [r7, #24]
 8001e14:	881b      	ldrh	r3, [r3, #0]
 8001e16:	461a      	mov	r2, r3
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001e20:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001e22:	69bb      	ldr	r3, [r7, #24]
 8001e24:	3302      	adds	r3, #2
 8001e26:	61bb      	str	r3, [r7, #24]
 8001e28:	e007      	b.n	8001e3a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001e2a:	69fb      	ldr	r3, [r7, #28]
 8001e2c:	781a      	ldrb	r2, [r3, #0]
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001e34:	69fb      	ldr	r3, [r7, #28]
 8001e36:	3301      	adds	r3, #1
 8001e38:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001e3e:	b29b      	uxth	r3, r3
 8001e40:	3b01      	subs	r3, #1
 8001e42:	b29a      	uxth	r2, r3
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001e4c:	b29b      	uxth	r3, r3
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d1cb      	bne.n	8001dea <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	9300      	str	r3, [sp, #0]
 8001e56:	697b      	ldr	r3, [r7, #20]
 8001e58:	2200      	movs	r2, #0
 8001e5a:	2140      	movs	r1, #64	@ 0x40
 8001e5c:	68f8      	ldr	r0, [r7, #12]
 8001e5e:	f000 fae9 	bl	8002434 <UART_WaitOnFlagUntilTimeout>
 8001e62:	4603      	mov	r3, r0
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d005      	beq.n	8001e74 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	2220      	movs	r2, #32
 8001e6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8001e70:	2303      	movs	r3, #3
 8001e72:	e006      	b.n	8001e82 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	2220      	movs	r2, #32
 8001e78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	e000      	b.n	8001e82 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8001e80:	2302      	movs	r3, #2
  }
}
 8001e82:	4618      	mov	r0, r3
 8001e84:	3720      	adds	r7, #32
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bd80      	pop	{r7, pc}
	...

08001e8c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b0ba      	sub	sp, #232	@ 0xe8
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	68db      	ldr	r3, [r3, #12]
 8001ea4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	695b      	ldr	r3, [r3, #20]
 8001eae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8001ebe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001ec2:	f003 030f 	and.w	r3, r3, #15
 8001ec6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8001eca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d10f      	bne.n	8001ef2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001ed2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001ed6:	f003 0320 	and.w	r3, r3, #32
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d009      	beq.n	8001ef2 <HAL_UART_IRQHandler+0x66>
 8001ede:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001ee2:	f003 0320 	and.w	r3, r3, #32
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d003      	beq.n	8001ef2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8001eea:	6878      	ldr	r0, [r7, #4]
 8001eec:	f000 fbd7 	bl	800269e <UART_Receive_IT>
      return;
 8001ef0:	e273      	b.n	80023da <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8001ef2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	f000 80de 	beq.w	80020b8 <HAL_UART_IRQHandler+0x22c>
 8001efc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001f00:	f003 0301 	and.w	r3, r3, #1
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d106      	bne.n	8001f16 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001f08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001f0c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	f000 80d1 	beq.w	80020b8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001f16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001f1a:	f003 0301 	and.w	r3, r3, #1
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d00b      	beq.n	8001f3a <HAL_UART_IRQHandler+0xae>
 8001f22:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001f26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d005      	beq.n	8001f3a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f32:	f043 0201 	orr.w	r2, r3, #1
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001f3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001f3e:	f003 0304 	and.w	r3, r3, #4
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d00b      	beq.n	8001f5e <HAL_UART_IRQHandler+0xd2>
 8001f46:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001f4a:	f003 0301 	and.w	r3, r3, #1
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d005      	beq.n	8001f5e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f56:	f043 0202 	orr.w	r2, r3, #2
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001f5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001f62:	f003 0302 	and.w	r3, r3, #2
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d00b      	beq.n	8001f82 <HAL_UART_IRQHandler+0xf6>
 8001f6a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001f6e:	f003 0301 	and.w	r3, r3, #1
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d005      	beq.n	8001f82 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f7a:	f043 0204 	orr.w	r2, r3, #4
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8001f82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001f86:	f003 0308 	and.w	r3, r3, #8
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d011      	beq.n	8001fb2 <HAL_UART_IRQHandler+0x126>
 8001f8e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001f92:	f003 0320 	and.w	r3, r3, #32
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d105      	bne.n	8001fa6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8001f9a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001f9e:	f003 0301 	and.w	r3, r3, #1
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d005      	beq.n	8001fb2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001faa:	f043 0208 	orr.w	r2, r3, #8
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	f000 820a 	beq.w	80023d0 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001fbc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001fc0:	f003 0320 	and.w	r3, r3, #32
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d008      	beq.n	8001fda <HAL_UART_IRQHandler+0x14e>
 8001fc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001fcc:	f003 0320 	and.w	r3, r3, #32
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d002      	beq.n	8001fda <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8001fd4:	6878      	ldr	r0, [r7, #4]
 8001fd6:	f000 fb62 	bl	800269e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	695b      	ldr	r3, [r3, #20]
 8001fe0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001fe4:	2b40      	cmp	r3, #64	@ 0x40
 8001fe6:	bf0c      	ite	eq
 8001fe8:	2301      	moveq	r3, #1
 8001fea:	2300      	movne	r3, #0
 8001fec:	b2db      	uxtb	r3, r3
 8001fee:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ff6:	f003 0308 	and.w	r3, r3, #8
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d103      	bne.n	8002006 <HAL_UART_IRQHandler+0x17a>
 8001ffe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002002:	2b00      	cmp	r3, #0
 8002004:	d04f      	beq.n	80020a6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002006:	6878      	ldr	r0, [r7, #4]
 8002008:	f000 fa6d 	bl	80024e6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	695b      	ldr	r3, [r3, #20]
 8002012:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002016:	2b40      	cmp	r3, #64	@ 0x40
 8002018:	d141      	bne.n	800209e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	3314      	adds	r3, #20
 8002020:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002024:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002028:	e853 3f00 	ldrex	r3, [r3]
 800202c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002030:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002034:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002038:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	3314      	adds	r3, #20
 8002042:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002046:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800204a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800204e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002052:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002056:	e841 2300 	strex	r3, r2, [r1]
 800205a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800205e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002062:	2b00      	cmp	r3, #0
 8002064:	d1d9      	bne.n	800201a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800206a:	2b00      	cmp	r3, #0
 800206c:	d013      	beq.n	8002096 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002072:	4a8a      	ldr	r2, [pc, #552]	@ (800229c <HAL_UART_IRQHandler+0x410>)
 8002074:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800207a:	4618      	mov	r0, r3
 800207c:	f7fe fe8b 	bl	8000d96 <HAL_DMA_Abort_IT>
 8002080:	4603      	mov	r3, r0
 8002082:	2b00      	cmp	r3, #0
 8002084:	d016      	beq.n	80020b4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800208a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800208c:	687a      	ldr	r2, [r7, #4]
 800208e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002090:	4610      	mov	r0, r2
 8002092:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002094:	e00e      	b.n	80020b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002096:	6878      	ldr	r0, [r7, #4]
 8002098:	f000 f9b6 	bl	8002408 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800209c:	e00a      	b.n	80020b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800209e:	6878      	ldr	r0, [r7, #4]
 80020a0:	f000 f9b2 	bl	8002408 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80020a4:	e006      	b.n	80020b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80020a6:	6878      	ldr	r0, [r7, #4]
 80020a8:	f000 f9ae 	bl	8002408 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2200      	movs	r2, #0
 80020b0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80020b2:	e18d      	b.n	80023d0 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80020b4:	bf00      	nop
    return;
 80020b6:	e18b      	b.n	80023d0 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020bc:	2b01      	cmp	r3, #1
 80020be:	f040 8167 	bne.w	8002390 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80020c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80020c6:	f003 0310 	and.w	r3, r3, #16
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	f000 8160 	beq.w	8002390 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80020d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80020d4:	f003 0310 	and.w	r3, r3, #16
 80020d8:	2b00      	cmp	r3, #0
 80020da:	f000 8159 	beq.w	8002390 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80020de:	2300      	movs	r3, #0
 80020e0:	60bb      	str	r3, [r7, #8]
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	60bb      	str	r3, [r7, #8]
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	60bb      	str	r3, [r7, #8]
 80020f2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	695b      	ldr	r3, [r3, #20]
 80020fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80020fe:	2b40      	cmp	r3, #64	@ 0x40
 8002100:	f040 80ce 	bne.w	80022a0 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002110:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002114:	2b00      	cmp	r3, #0
 8002116:	f000 80a9 	beq.w	800226c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800211e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002122:	429a      	cmp	r2, r3
 8002124:	f080 80a2 	bcs.w	800226c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800212e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002134:	69db      	ldr	r3, [r3, #28]
 8002136:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800213a:	f000 8088 	beq.w	800224e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	330c      	adds	r3, #12
 8002144:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002148:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800214c:	e853 3f00 	ldrex	r3, [r3]
 8002150:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002154:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002158:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800215c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	330c      	adds	r3, #12
 8002166:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800216a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800216e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002172:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002176:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800217a:	e841 2300 	strex	r3, r2, [r1]
 800217e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002182:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002186:	2b00      	cmp	r3, #0
 8002188:	d1d9      	bne.n	800213e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	3314      	adds	r3, #20
 8002190:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002192:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002194:	e853 3f00 	ldrex	r3, [r3]
 8002198:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800219a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800219c:	f023 0301 	bic.w	r3, r3, #1
 80021a0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	3314      	adds	r3, #20
 80021aa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80021ae:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80021b2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80021b4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80021b6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80021ba:	e841 2300 	strex	r3, r2, [r1]
 80021be:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80021c0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d1e1      	bne.n	800218a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	3314      	adds	r3, #20
 80021cc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80021ce:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80021d0:	e853 3f00 	ldrex	r3, [r3]
 80021d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80021d6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80021d8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80021dc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	3314      	adds	r3, #20
 80021e6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80021ea:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80021ec:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80021ee:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80021f0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80021f2:	e841 2300 	strex	r3, r2, [r1]
 80021f6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80021f8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d1e3      	bne.n	80021c6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	2220      	movs	r2, #32
 8002202:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	2200      	movs	r2, #0
 800220a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	330c      	adds	r3, #12
 8002212:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002214:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002216:	e853 3f00 	ldrex	r3, [r3]
 800221a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800221c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800221e:	f023 0310 	bic.w	r3, r3, #16
 8002222:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	330c      	adds	r3, #12
 800222c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002230:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002232:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002234:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002236:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002238:	e841 2300 	strex	r3, r2, [r1]
 800223c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800223e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002240:	2b00      	cmp	r3, #0
 8002242:	d1e3      	bne.n	800220c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002248:	4618      	mov	r0, r3
 800224a:	f7fe fd34 	bl	8000cb6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	2202      	movs	r2, #2
 8002252:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800225c:	b29b      	uxth	r3, r3
 800225e:	1ad3      	subs	r3, r2, r3
 8002260:	b29b      	uxth	r3, r3
 8002262:	4619      	mov	r1, r3
 8002264:	6878      	ldr	r0, [r7, #4]
 8002266:	f000 f8d9 	bl	800241c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800226a:	e0b3      	b.n	80023d4 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002270:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002274:	429a      	cmp	r2, r3
 8002276:	f040 80ad 	bne.w	80023d4 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800227e:	69db      	ldr	r3, [r3, #28]
 8002280:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002284:	f040 80a6 	bne.w	80023d4 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2202      	movs	r2, #2
 800228c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002292:	4619      	mov	r1, r3
 8002294:	6878      	ldr	r0, [r7, #4]
 8002296:	f000 f8c1 	bl	800241c <HAL_UARTEx_RxEventCallback>
      return;
 800229a:	e09b      	b.n	80023d4 <HAL_UART_IRQHandler+0x548>
 800229c:	080025ad 	.word	0x080025ad
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80022a8:	b29b      	uxth	r3, r3
 80022aa:	1ad3      	subs	r3, r2, r3
 80022ac:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80022b4:	b29b      	uxth	r3, r3
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	f000 808e 	beq.w	80023d8 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80022bc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	f000 8089 	beq.w	80023d8 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	330c      	adds	r3, #12
 80022cc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80022ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80022d0:	e853 3f00 	ldrex	r3, [r3]
 80022d4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80022d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80022d8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80022dc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	330c      	adds	r3, #12
 80022e6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80022ea:	647a      	str	r2, [r7, #68]	@ 0x44
 80022ec:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80022ee:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80022f0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80022f2:	e841 2300 	strex	r3, r2, [r1]
 80022f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80022f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d1e3      	bne.n	80022c6 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	3314      	adds	r3, #20
 8002304:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002308:	e853 3f00 	ldrex	r3, [r3]
 800230c:	623b      	str	r3, [r7, #32]
   return(result);
 800230e:	6a3b      	ldr	r3, [r7, #32]
 8002310:	f023 0301 	bic.w	r3, r3, #1
 8002314:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	3314      	adds	r3, #20
 800231e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8002322:	633a      	str	r2, [r7, #48]	@ 0x30
 8002324:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002326:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002328:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800232a:	e841 2300 	strex	r3, r2, [r1]
 800232e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002330:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002332:	2b00      	cmp	r3, #0
 8002334:	d1e3      	bne.n	80022fe <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2220      	movs	r2, #32
 800233a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	2200      	movs	r2, #0
 8002342:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	330c      	adds	r3, #12
 800234a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800234c:	693b      	ldr	r3, [r7, #16]
 800234e:	e853 3f00 	ldrex	r3, [r3]
 8002352:	60fb      	str	r3, [r7, #12]
   return(result);
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	f023 0310 	bic.w	r3, r3, #16
 800235a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	330c      	adds	r3, #12
 8002364:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8002368:	61fa      	str	r2, [r7, #28]
 800236a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800236c:	69b9      	ldr	r1, [r7, #24]
 800236e:	69fa      	ldr	r2, [r7, #28]
 8002370:	e841 2300 	strex	r3, r2, [r1]
 8002374:	617b      	str	r3, [r7, #20]
   return(result);
 8002376:	697b      	ldr	r3, [r7, #20]
 8002378:	2b00      	cmp	r3, #0
 800237a:	d1e3      	bne.n	8002344 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2202      	movs	r2, #2
 8002380:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002382:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002386:	4619      	mov	r1, r3
 8002388:	6878      	ldr	r0, [r7, #4]
 800238a:	f000 f847 	bl	800241c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800238e:	e023      	b.n	80023d8 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002390:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002394:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002398:	2b00      	cmp	r3, #0
 800239a:	d009      	beq.n	80023b0 <HAL_UART_IRQHandler+0x524>
 800239c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80023a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d003      	beq.n	80023b0 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80023a8:	6878      	ldr	r0, [r7, #4]
 80023aa:	f000 f910 	bl	80025ce <UART_Transmit_IT>
    return;
 80023ae:	e014      	b.n	80023da <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80023b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80023b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d00e      	beq.n	80023da <HAL_UART_IRQHandler+0x54e>
 80023bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80023c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d008      	beq.n	80023da <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80023c8:	6878      	ldr	r0, [r7, #4]
 80023ca:	f000 f950 	bl	800266e <UART_EndTransmit_IT>
    return;
 80023ce:	e004      	b.n	80023da <HAL_UART_IRQHandler+0x54e>
    return;
 80023d0:	bf00      	nop
 80023d2:	e002      	b.n	80023da <HAL_UART_IRQHandler+0x54e>
      return;
 80023d4:	bf00      	nop
 80023d6:	e000      	b.n	80023da <HAL_UART_IRQHandler+0x54e>
      return;
 80023d8:	bf00      	nop
  }
}
 80023da:	37e8      	adds	r7, #232	@ 0xe8
 80023dc:	46bd      	mov	sp, r7
 80023de:	bd80      	pop	{r7, pc}

080023e0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80023e0:	b480      	push	{r7}
 80023e2:	b083      	sub	sp, #12
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80023e8:	bf00      	nop
 80023ea:	370c      	adds	r7, #12
 80023ec:	46bd      	mov	sp, r7
 80023ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f2:	4770      	bx	lr

080023f4 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80023f4:	b480      	push	{r7}
 80023f6:	b083      	sub	sp, #12
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80023fc:	bf00      	nop
 80023fe:	370c      	adds	r7, #12
 8002400:	46bd      	mov	sp, r7
 8002402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002406:	4770      	bx	lr

08002408 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002408:	b480      	push	{r7}
 800240a:	b083      	sub	sp, #12
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002410:	bf00      	nop
 8002412:	370c      	adds	r7, #12
 8002414:	46bd      	mov	sp, r7
 8002416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241a:	4770      	bx	lr

0800241c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800241c:	b480      	push	{r7}
 800241e:	b083      	sub	sp, #12
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
 8002424:	460b      	mov	r3, r1
 8002426:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002428:	bf00      	nop
 800242a:	370c      	adds	r7, #12
 800242c:	46bd      	mov	sp, r7
 800242e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002432:	4770      	bx	lr

08002434 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b086      	sub	sp, #24
 8002438:	af00      	add	r7, sp, #0
 800243a:	60f8      	str	r0, [r7, #12]
 800243c:	60b9      	str	r1, [r7, #8]
 800243e:	603b      	str	r3, [r7, #0]
 8002440:	4613      	mov	r3, r2
 8002442:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002444:	e03b      	b.n	80024be <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002446:	6a3b      	ldr	r3, [r7, #32]
 8002448:	f1b3 3fff 	cmp.w	r3, #4294967295
 800244c:	d037      	beq.n	80024be <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800244e:	f7fe faeb 	bl	8000a28 <HAL_GetTick>
 8002452:	4602      	mov	r2, r0
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	1ad3      	subs	r3, r2, r3
 8002458:	6a3a      	ldr	r2, [r7, #32]
 800245a:	429a      	cmp	r2, r3
 800245c:	d302      	bcc.n	8002464 <UART_WaitOnFlagUntilTimeout+0x30>
 800245e:	6a3b      	ldr	r3, [r7, #32]
 8002460:	2b00      	cmp	r3, #0
 8002462:	d101      	bne.n	8002468 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002464:	2303      	movs	r3, #3
 8002466:	e03a      	b.n	80024de <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	68db      	ldr	r3, [r3, #12]
 800246e:	f003 0304 	and.w	r3, r3, #4
 8002472:	2b00      	cmp	r3, #0
 8002474:	d023      	beq.n	80024be <UART_WaitOnFlagUntilTimeout+0x8a>
 8002476:	68bb      	ldr	r3, [r7, #8]
 8002478:	2b80      	cmp	r3, #128	@ 0x80
 800247a:	d020      	beq.n	80024be <UART_WaitOnFlagUntilTimeout+0x8a>
 800247c:	68bb      	ldr	r3, [r7, #8]
 800247e:	2b40      	cmp	r3, #64	@ 0x40
 8002480:	d01d      	beq.n	80024be <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f003 0308 	and.w	r3, r3, #8
 800248c:	2b08      	cmp	r3, #8
 800248e:	d116      	bne.n	80024be <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002490:	2300      	movs	r3, #0
 8002492:	617b      	str	r3, [r7, #20]
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	617b      	str	r3, [r7, #20]
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	685b      	ldr	r3, [r3, #4]
 80024a2:	617b      	str	r3, [r7, #20]
 80024a4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80024a6:	68f8      	ldr	r0, [r7, #12]
 80024a8:	f000 f81d 	bl	80024e6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	2208      	movs	r2, #8
 80024b0:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	2200      	movs	r2, #0
 80024b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80024ba:	2301      	movs	r3, #1
 80024bc:	e00f      	b.n	80024de <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	681a      	ldr	r2, [r3, #0]
 80024c4:	68bb      	ldr	r3, [r7, #8]
 80024c6:	4013      	ands	r3, r2
 80024c8:	68ba      	ldr	r2, [r7, #8]
 80024ca:	429a      	cmp	r2, r3
 80024cc:	bf0c      	ite	eq
 80024ce:	2301      	moveq	r3, #1
 80024d0:	2300      	movne	r3, #0
 80024d2:	b2db      	uxtb	r3, r3
 80024d4:	461a      	mov	r2, r3
 80024d6:	79fb      	ldrb	r3, [r7, #7]
 80024d8:	429a      	cmp	r2, r3
 80024da:	d0b4      	beq.n	8002446 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80024dc:	2300      	movs	r3, #0
}
 80024de:	4618      	mov	r0, r3
 80024e0:	3718      	adds	r7, #24
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bd80      	pop	{r7, pc}

080024e6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80024e6:	b480      	push	{r7}
 80024e8:	b095      	sub	sp, #84	@ 0x54
 80024ea:	af00      	add	r7, sp, #0
 80024ec:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	330c      	adds	r3, #12
 80024f4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80024f8:	e853 3f00 	ldrex	r3, [r3]
 80024fc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80024fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002500:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002504:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	330c      	adds	r3, #12
 800250c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800250e:	643a      	str	r2, [r7, #64]	@ 0x40
 8002510:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002512:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002514:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002516:	e841 2300 	strex	r3, r2, [r1]
 800251a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800251c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800251e:	2b00      	cmp	r3, #0
 8002520:	d1e5      	bne.n	80024ee <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	3314      	adds	r3, #20
 8002528:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800252a:	6a3b      	ldr	r3, [r7, #32]
 800252c:	e853 3f00 	ldrex	r3, [r3]
 8002530:	61fb      	str	r3, [r7, #28]
   return(result);
 8002532:	69fb      	ldr	r3, [r7, #28]
 8002534:	f023 0301 	bic.w	r3, r3, #1
 8002538:	64bb      	str	r3, [r7, #72]	@ 0x48
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	3314      	adds	r3, #20
 8002540:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002542:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002544:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002546:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002548:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800254a:	e841 2300 	strex	r3, r2, [r1]
 800254e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002550:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002552:	2b00      	cmp	r3, #0
 8002554:	d1e5      	bne.n	8002522 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800255a:	2b01      	cmp	r3, #1
 800255c:	d119      	bne.n	8002592 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	330c      	adds	r3, #12
 8002564:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	e853 3f00 	ldrex	r3, [r3]
 800256c:	60bb      	str	r3, [r7, #8]
   return(result);
 800256e:	68bb      	ldr	r3, [r7, #8]
 8002570:	f023 0310 	bic.w	r3, r3, #16
 8002574:	647b      	str	r3, [r7, #68]	@ 0x44
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	330c      	adds	r3, #12
 800257c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800257e:	61ba      	str	r2, [r7, #24]
 8002580:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002582:	6979      	ldr	r1, [r7, #20]
 8002584:	69ba      	ldr	r2, [r7, #24]
 8002586:	e841 2300 	strex	r3, r2, [r1]
 800258a:	613b      	str	r3, [r7, #16]
   return(result);
 800258c:	693b      	ldr	r3, [r7, #16]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d1e5      	bne.n	800255e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	2220      	movs	r2, #32
 8002596:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	2200      	movs	r2, #0
 800259e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80025a0:	bf00      	nop
 80025a2:	3754      	adds	r7, #84	@ 0x54
 80025a4:	46bd      	mov	sp, r7
 80025a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025aa:	4770      	bx	lr

080025ac <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b084      	sub	sp, #16
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025b8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	2200      	movs	r2, #0
 80025be:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80025c0:	68f8      	ldr	r0, [r7, #12]
 80025c2:	f7ff ff21 	bl	8002408 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80025c6:	bf00      	nop
 80025c8:	3710      	adds	r7, #16
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd80      	pop	{r7, pc}

080025ce <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80025ce:	b480      	push	{r7}
 80025d0:	b085      	sub	sp, #20
 80025d2:	af00      	add	r7, sp, #0
 80025d4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80025dc:	b2db      	uxtb	r3, r3
 80025de:	2b21      	cmp	r3, #33	@ 0x21
 80025e0:	d13e      	bne.n	8002660 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	689b      	ldr	r3, [r3, #8]
 80025e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80025ea:	d114      	bne.n	8002616 <UART_Transmit_IT+0x48>
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	691b      	ldr	r3, [r3, #16]
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d110      	bne.n	8002616 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	6a1b      	ldr	r3, [r3, #32]
 80025f8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	881b      	ldrh	r3, [r3, #0]
 80025fe:	461a      	mov	r2, r3
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002608:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6a1b      	ldr	r3, [r3, #32]
 800260e:	1c9a      	adds	r2, r3, #2
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	621a      	str	r2, [r3, #32]
 8002614:	e008      	b.n	8002628 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6a1b      	ldr	r3, [r3, #32]
 800261a:	1c59      	adds	r1, r3, #1
 800261c:	687a      	ldr	r2, [r7, #4]
 800261e:	6211      	str	r1, [r2, #32]
 8002620:	781a      	ldrb	r2, [r3, #0]
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800262c:	b29b      	uxth	r3, r3
 800262e:	3b01      	subs	r3, #1
 8002630:	b29b      	uxth	r3, r3
 8002632:	687a      	ldr	r2, [r7, #4]
 8002634:	4619      	mov	r1, r3
 8002636:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8002638:	2b00      	cmp	r3, #0
 800263a:	d10f      	bne.n	800265c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	68da      	ldr	r2, [r3, #12]
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800264a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	68da      	ldr	r2, [r3, #12]
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800265a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800265c:	2300      	movs	r3, #0
 800265e:	e000      	b.n	8002662 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002660:	2302      	movs	r3, #2
  }
}
 8002662:	4618      	mov	r0, r3
 8002664:	3714      	adds	r7, #20
 8002666:	46bd      	mov	sp, r7
 8002668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266c:	4770      	bx	lr

0800266e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800266e:	b580      	push	{r7, lr}
 8002670:	b082      	sub	sp, #8
 8002672:	af00      	add	r7, sp, #0
 8002674:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	68da      	ldr	r2, [r3, #12]
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002684:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	2220      	movs	r2, #32
 800268a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800268e:	6878      	ldr	r0, [r7, #4]
 8002690:	f7ff fea6 	bl	80023e0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002694:	2300      	movs	r3, #0
}
 8002696:	4618      	mov	r0, r3
 8002698:	3708      	adds	r7, #8
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}

0800269e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800269e:	b580      	push	{r7, lr}
 80026a0:	b08c      	sub	sp, #48	@ 0x30
 80026a2:	af00      	add	r7, sp, #0
 80026a4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80026a6:	2300      	movs	r3, #0
 80026a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80026aa:	2300      	movs	r3, #0
 80026ac:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80026b4:	b2db      	uxtb	r3, r3
 80026b6:	2b22      	cmp	r3, #34	@ 0x22
 80026b8:	f040 80aa 	bne.w	8002810 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	689b      	ldr	r3, [r3, #8]
 80026c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80026c4:	d115      	bne.n	80026f2 <UART_Receive_IT+0x54>
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	691b      	ldr	r3, [r3, #16]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d111      	bne.n	80026f2 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026d2:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	685b      	ldr	r3, [r3, #4]
 80026da:	b29b      	uxth	r3, r3
 80026dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026e0:	b29a      	uxth	r2, r3
 80026e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026e4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026ea:	1c9a      	adds	r2, r3, #2
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	629a      	str	r2, [r3, #40]	@ 0x28
 80026f0:	e024      	b.n	800273c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	689b      	ldr	r3, [r3, #8]
 80026fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002700:	d007      	beq.n	8002712 <UART_Receive_IT+0x74>
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	689b      	ldr	r3, [r3, #8]
 8002706:	2b00      	cmp	r3, #0
 8002708:	d10a      	bne.n	8002720 <UART_Receive_IT+0x82>
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	691b      	ldr	r3, [r3, #16]
 800270e:	2b00      	cmp	r3, #0
 8002710:	d106      	bne.n	8002720 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	685b      	ldr	r3, [r3, #4]
 8002718:	b2da      	uxtb	r2, r3
 800271a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800271c:	701a      	strb	r2, [r3, #0]
 800271e:	e008      	b.n	8002732 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	b2db      	uxtb	r3, r3
 8002728:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800272c:	b2da      	uxtb	r2, r3
 800272e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002730:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002736:	1c5a      	adds	r2, r3, #1
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002740:	b29b      	uxth	r3, r3
 8002742:	3b01      	subs	r3, #1
 8002744:	b29b      	uxth	r3, r3
 8002746:	687a      	ldr	r2, [r7, #4]
 8002748:	4619      	mov	r1, r3
 800274a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800274c:	2b00      	cmp	r3, #0
 800274e:	d15d      	bne.n	800280c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	68da      	ldr	r2, [r3, #12]
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f022 0220 	bic.w	r2, r2, #32
 800275e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	68da      	ldr	r2, [r3, #12]
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800276e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	695a      	ldr	r2, [r3, #20]
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f022 0201 	bic.w	r2, r2, #1
 800277e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2220      	movs	r2, #32
 8002784:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2200      	movs	r2, #0
 800278c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002792:	2b01      	cmp	r3, #1
 8002794:	d135      	bne.n	8002802 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	2200      	movs	r2, #0
 800279a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	330c      	adds	r3, #12
 80027a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027a4:	697b      	ldr	r3, [r7, #20]
 80027a6:	e853 3f00 	ldrex	r3, [r3]
 80027aa:	613b      	str	r3, [r7, #16]
   return(result);
 80027ac:	693b      	ldr	r3, [r7, #16]
 80027ae:	f023 0310 	bic.w	r3, r3, #16
 80027b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	330c      	adds	r3, #12
 80027ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80027bc:	623a      	str	r2, [r7, #32]
 80027be:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027c0:	69f9      	ldr	r1, [r7, #28]
 80027c2:	6a3a      	ldr	r2, [r7, #32]
 80027c4:	e841 2300 	strex	r3, r2, [r1]
 80027c8:	61bb      	str	r3, [r7, #24]
   return(result);
 80027ca:	69bb      	ldr	r3, [r7, #24]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d1e5      	bne.n	800279c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f003 0310 	and.w	r3, r3, #16
 80027da:	2b10      	cmp	r3, #16
 80027dc:	d10a      	bne.n	80027f4 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80027de:	2300      	movs	r3, #0
 80027e0:	60fb      	str	r3, [r7, #12]
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	60fb      	str	r3, [r7, #12]
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	685b      	ldr	r3, [r3, #4]
 80027f0:	60fb      	str	r3, [r7, #12]
 80027f2:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80027f8:	4619      	mov	r1, r3
 80027fa:	6878      	ldr	r0, [r7, #4]
 80027fc:	f7ff fe0e 	bl	800241c <HAL_UARTEx_RxEventCallback>
 8002800:	e002      	b.n	8002808 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002802:	6878      	ldr	r0, [r7, #4]
 8002804:	f7ff fdf6 	bl	80023f4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002808:	2300      	movs	r3, #0
 800280a:	e002      	b.n	8002812 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800280c:	2300      	movs	r3, #0
 800280e:	e000      	b.n	8002812 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8002810:	2302      	movs	r3, #2
  }
}
 8002812:	4618      	mov	r0, r3
 8002814:	3730      	adds	r7, #48	@ 0x30
 8002816:	46bd      	mov	sp, r7
 8002818:	bd80      	pop	{r7, pc}
	...

0800281c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800281c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002820:	b0c0      	sub	sp, #256	@ 0x100
 8002822:	af00      	add	r7, sp, #0
 8002824:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002828:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	691b      	ldr	r3, [r3, #16]
 8002830:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002834:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002838:	68d9      	ldr	r1, [r3, #12]
 800283a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800283e:	681a      	ldr	r2, [r3, #0]
 8002840:	ea40 0301 	orr.w	r3, r0, r1
 8002844:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002846:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800284a:	689a      	ldr	r2, [r3, #8]
 800284c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002850:	691b      	ldr	r3, [r3, #16]
 8002852:	431a      	orrs	r2, r3
 8002854:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002858:	695b      	ldr	r3, [r3, #20]
 800285a:	431a      	orrs	r2, r3
 800285c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002860:	69db      	ldr	r3, [r3, #28]
 8002862:	4313      	orrs	r3, r2
 8002864:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002868:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	68db      	ldr	r3, [r3, #12]
 8002870:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002874:	f021 010c 	bic.w	r1, r1, #12
 8002878:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800287c:	681a      	ldr	r2, [r3, #0]
 800287e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002882:	430b      	orrs	r3, r1
 8002884:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002886:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	695b      	ldr	r3, [r3, #20]
 800288e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002892:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002896:	6999      	ldr	r1, [r3, #24]
 8002898:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800289c:	681a      	ldr	r2, [r3, #0]
 800289e:	ea40 0301 	orr.w	r3, r0, r1
 80028a2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80028a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028a8:	681a      	ldr	r2, [r3, #0]
 80028aa:	4b8f      	ldr	r3, [pc, #572]	@ (8002ae8 <UART_SetConfig+0x2cc>)
 80028ac:	429a      	cmp	r2, r3
 80028ae:	d005      	beq.n	80028bc <UART_SetConfig+0xa0>
 80028b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028b4:	681a      	ldr	r2, [r3, #0]
 80028b6:	4b8d      	ldr	r3, [pc, #564]	@ (8002aec <UART_SetConfig+0x2d0>)
 80028b8:	429a      	cmp	r2, r3
 80028ba:	d104      	bne.n	80028c6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80028bc:	f7fe fd28 	bl	8001310 <HAL_RCC_GetPCLK2Freq>
 80028c0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80028c4:	e003      	b.n	80028ce <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80028c6:	f7fe fd0f 	bl	80012e8 <HAL_RCC_GetPCLK1Freq>
 80028ca:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80028ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028d2:	69db      	ldr	r3, [r3, #28]
 80028d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80028d8:	f040 810c 	bne.w	8002af4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80028dc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80028e0:	2200      	movs	r2, #0
 80028e2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80028e6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80028ea:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80028ee:	4622      	mov	r2, r4
 80028f0:	462b      	mov	r3, r5
 80028f2:	1891      	adds	r1, r2, r2
 80028f4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80028f6:	415b      	adcs	r3, r3
 80028f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80028fa:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80028fe:	4621      	mov	r1, r4
 8002900:	eb12 0801 	adds.w	r8, r2, r1
 8002904:	4629      	mov	r1, r5
 8002906:	eb43 0901 	adc.w	r9, r3, r1
 800290a:	f04f 0200 	mov.w	r2, #0
 800290e:	f04f 0300 	mov.w	r3, #0
 8002912:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002916:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800291a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800291e:	4690      	mov	r8, r2
 8002920:	4699      	mov	r9, r3
 8002922:	4623      	mov	r3, r4
 8002924:	eb18 0303 	adds.w	r3, r8, r3
 8002928:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800292c:	462b      	mov	r3, r5
 800292e:	eb49 0303 	adc.w	r3, r9, r3
 8002932:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002936:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800293a:	685b      	ldr	r3, [r3, #4]
 800293c:	2200      	movs	r2, #0
 800293e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002942:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002946:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800294a:	460b      	mov	r3, r1
 800294c:	18db      	adds	r3, r3, r3
 800294e:	653b      	str	r3, [r7, #80]	@ 0x50
 8002950:	4613      	mov	r3, r2
 8002952:	eb42 0303 	adc.w	r3, r2, r3
 8002956:	657b      	str	r3, [r7, #84]	@ 0x54
 8002958:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800295c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002960:	f7fd fcae 	bl	80002c0 <__aeabi_uldivmod>
 8002964:	4602      	mov	r2, r0
 8002966:	460b      	mov	r3, r1
 8002968:	4b61      	ldr	r3, [pc, #388]	@ (8002af0 <UART_SetConfig+0x2d4>)
 800296a:	fba3 2302 	umull	r2, r3, r3, r2
 800296e:	095b      	lsrs	r3, r3, #5
 8002970:	011c      	lsls	r4, r3, #4
 8002972:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002976:	2200      	movs	r2, #0
 8002978:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800297c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002980:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002984:	4642      	mov	r2, r8
 8002986:	464b      	mov	r3, r9
 8002988:	1891      	adds	r1, r2, r2
 800298a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800298c:	415b      	adcs	r3, r3
 800298e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002990:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002994:	4641      	mov	r1, r8
 8002996:	eb12 0a01 	adds.w	sl, r2, r1
 800299a:	4649      	mov	r1, r9
 800299c:	eb43 0b01 	adc.w	fp, r3, r1
 80029a0:	f04f 0200 	mov.w	r2, #0
 80029a4:	f04f 0300 	mov.w	r3, #0
 80029a8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80029ac:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80029b0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80029b4:	4692      	mov	sl, r2
 80029b6:	469b      	mov	fp, r3
 80029b8:	4643      	mov	r3, r8
 80029ba:	eb1a 0303 	adds.w	r3, sl, r3
 80029be:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80029c2:	464b      	mov	r3, r9
 80029c4:	eb4b 0303 	adc.w	r3, fp, r3
 80029c8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80029cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029d0:	685b      	ldr	r3, [r3, #4]
 80029d2:	2200      	movs	r2, #0
 80029d4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80029d8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80029dc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80029e0:	460b      	mov	r3, r1
 80029e2:	18db      	adds	r3, r3, r3
 80029e4:	643b      	str	r3, [r7, #64]	@ 0x40
 80029e6:	4613      	mov	r3, r2
 80029e8:	eb42 0303 	adc.w	r3, r2, r3
 80029ec:	647b      	str	r3, [r7, #68]	@ 0x44
 80029ee:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80029f2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80029f6:	f7fd fc63 	bl	80002c0 <__aeabi_uldivmod>
 80029fa:	4602      	mov	r2, r0
 80029fc:	460b      	mov	r3, r1
 80029fe:	4611      	mov	r1, r2
 8002a00:	4b3b      	ldr	r3, [pc, #236]	@ (8002af0 <UART_SetConfig+0x2d4>)
 8002a02:	fba3 2301 	umull	r2, r3, r3, r1
 8002a06:	095b      	lsrs	r3, r3, #5
 8002a08:	2264      	movs	r2, #100	@ 0x64
 8002a0a:	fb02 f303 	mul.w	r3, r2, r3
 8002a0e:	1acb      	subs	r3, r1, r3
 8002a10:	00db      	lsls	r3, r3, #3
 8002a12:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002a16:	4b36      	ldr	r3, [pc, #216]	@ (8002af0 <UART_SetConfig+0x2d4>)
 8002a18:	fba3 2302 	umull	r2, r3, r3, r2
 8002a1c:	095b      	lsrs	r3, r3, #5
 8002a1e:	005b      	lsls	r3, r3, #1
 8002a20:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002a24:	441c      	add	r4, r3
 8002a26:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002a30:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002a34:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002a38:	4642      	mov	r2, r8
 8002a3a:	464b      	mov	r3, r9
 8002a3c:	1891      	adds	r1, r2, r2
 8002a3e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002a40:	415b      	adcs	r3, r3
 8002a42:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002a44:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002a48:	4641      	mov	r1, r8
 8002a4a:	1851      	adds	r1, r2, r1
 8002a4c:	6339      	str	r1, [r7, #48]	@ 0x30
 8002a4e:	4649      	mov	r1, r9
 8002a50:	414b      	adcs	r3, r1
 8002a52:	637b      	str	r3, [r7, #52]	@ 0x34
 8002a54:	f04f 0200 	mov.w	r2, #0
 8002a58:	f04f 0300 	mov.w	r3, #0
 8002a5c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002a60:	4659      	mov	r1, fp
 8002a62:	00cb      	lsls	r3, r1, #3
 8002a64:	4651      	mov	r1, sl
 8002a66:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002a6a:	4651      	mov	r1, sl
 8002a6c:	00ca      	lsls	r2, r1, #3
 8002a6e:	4610      	mov	r0, r2
 8002a70:	4619      	mov	r1, r3
 8002a72:	4603      	mov	r3, r0
 8002a74:	4642      	mov	r2, r8
 8002a76:	189b      	adds	r3, r3, r2
 8002a78:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002a7c:	464b      	mov	r3, r9
 8002a7e:	460a      	mov	r2, r1
 8002a80:	eb42 0303 	adc.w	r3, r2, r3
 8002a84:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002a88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a8c:	685b      	ldr	r3, [r3, #4]
 8002a8e:	2200      	movs	r2, #0
 8002a90:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002a94:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002a98:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002a9c:	460b      	mov	r3, r1
 8002a9e:	18db      	adds	r3, r3, r3
 8002aa0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002aa2:	4613      	mov	r3, r2
 8002aa4:	eb42 0303 	adc.w	r3, r2, r3
 8002aa8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002aaa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002aae:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002ab2:	f7fd fc05 	bl	80002c0 <__aeabi_uldivmod>
 8002ab6:	4602      	mov	r2, r0
 8002ab8:	460b      	mov	r3, r1
 8002aba:	4b0d      	ldr	r3, [pc, #52]	@ (8002af0 <UART_SetConfig+0x2d4>)
 8002abc:	fba3 1302 	umull	r1, r3, r3, r2
 8002ac0:	095b      	lsrs	r3, r3, #5
 8002ac2:	2164      	movs	r1, #100	@ 0x64
 8002ac4:	fb01 f303 	mul.w	r3, r1, r3
 8002ac8:	1ad3      	subs	r3, r2, r3
 8002aca:	00db      	lsls	r3, r3, #3
 8002acc:	3332      	adds	r3, #50	@ 0x32
 8002ace:	4a08      	ldr	r2, [pc, #32]	@ (8002af0 <UART_SetConfig+0x2d4>)
 8002ad0:	fba2 2303 	umull	r2, r3, r2, r3
 8002ad4:	095b      	lsrs	r3, r3, #5
 8002ad6:	f003 0207 	and.w	r2, r3, #7
 8002ada:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4422      	add	r2, r4
 8002ae2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002ae4:	e106      	b.n	8002cf4 <UART_SetConfig+0x4d8>
 8002ae6:	bf00      	nop
 8002ae8:	40011000 	.word	0x40011000
 8002aec:	40011400 	.word	0x40011400
 8002af0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002af4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002af8:	2200      	movs	r2, #0
 8002afa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002afe:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002b02:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002b06:	4642      	mov	r2, r8
 8002b08:	464b      	mov	r3, r9
 8002b0a:	1891      	adds	r1, r2, r2
 8002b0c:	6239      	str	r1, [r7, #32]
 8002b0e:	415b      	adcs	r3, r3
 8002b10:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b12:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002b16:	4641      	mov	r1, r8
 8002b18:	1854      	adds	r4, r2, r1
 8002b1a:	4649      	mov	r1, r9
 8002b1c:	eb43 0501 	adc.w	r5, r3, r1
 8002b20:	f04f 0200 	mov.w	r2, #0
 8002b24:	f04f 0300 	mov.w	r3, #0
 8002b28:	00eb      	lsls	r3, r5, #3
 8002b2a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002b2e:	00e2      	lsls	r2, r4, #3
 8002b30:	4614      	mov	r4, r2
 8002b32:	461d      	mov	r5, r3
 8002b34:	4643      	mov	r3, r8
 8002b36:	18e3      	adds	r3, r4, r3
 8002b38:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002b3c:	464b      	mov	r3, r9
 8002b3e:	eb45 0303 	adc.w	r3, r5, r3
 8002b42:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002b46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b4a:	685b      	ldr	r3, [r3, #4]
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002b52:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002b56:	f04f 0200 	mov.w	r2, #0
 8002b5a:	f04f 0300 	mov.w	r3, #0
 8002b5e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002b62:	4629      	mov	r1, r5
 8002b64:	008b      	lsls	r3, r1, #2
 8002b66:	4621      	mov	r1, r4
 8002b68:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002b6c:	4621      	mov	r1, r4
 8002b6e:	008a      	lsls	r2, r1, #2
 8002b70:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002b74:	f7fd fba4 	bl	80002c0 <__aeabi_uldivmod>
 8002b78:	4602      	mov	r2, r0
 8002b7a:	460b      	mov	r3, r1
 8002b7c:	4b60      	ldr	r3, [pc, #384]	@ (8002d00 <UART_SetConfig+0x4e4>)
 8002b7e:	fba3 2302 	umull	r2, r3, r3, r2
 8002b82:	095b      	lsrs	r3, r3, #5
 8002b84:	011c      	lsls	r4, r3, #4
 8002b86:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002b90:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002b94:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002b98:	4642      	mov	r2, r8
 8002b9a:	464b      	mov	r3, r9
 8002b9c:	1891      	adds	r1, r2, r2
 8002b9e:	61b9      	str	r1, [r7, #24]
 8002ba0:	415b      	adcs	r3, r3
 8002ba2:	61fb      	str	r3, [r7, #28]
 8002ba4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002ba8:	4641      	mov	r1, r8
 8002baa:	1851      	adds	r1, r2, r1
 8002bac:	6139      	str	r1, [r7, #16]
 8002bae:	4649      	mov	r1, r9
 8002bb0:	414b      	adcs	r3, r1
 8002bb2:	617b      	str	r3, [r7, #20]
 8002bb4:	f04f 0200 	mov.w	r2, #0
 8002bb8:	f04f 0300 	mov.w	r3, #0
 8002bbc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002bc0:	4659      	mov	r1, fp
 8002bc2:	00cb      	lsls	r3, r1, #3
 8002bc4:	4651      	mov	r1, sl
 8002bc6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002bca:	4651      	mov	r1, sl
 8002bcc:	00ca      	lsls	r2, r1, #3
 8002bce:	4610      	mov	r0, r2
 8002bd0:	4619      	mov	r1, r3
 8002bd2:	4603      	mov	r3, r0
 8002bd4:	4642      	mov	r2, r8
 8002bd6:	189b      	adds	r3, r3, r2
 8002bd8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002bdc:	464b      	mov	r3, r9
 8002bde:	460a      	mov	r2, r1
 8002be0:	eb42 0303 	adc.w	r3, r2, r3
 8002be4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002be8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bec:	685b      	ldr	r3, [r3, #4]
 8002bee:	2200      	movs	r2, #0
 8002bf0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002bf2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002bf4:	f04f 0200 	mov.w	r2, #0
 8002bf8:	f04f 0300 	mov.w	r3, #0
 8002bfc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002c00:	4649      	mov	r1, r9
 8002c02:	008b      	lsls	r3, r1, #2
 8002c04:	4641      	mov	r1, r8
 8002c06:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002c0a:	4641      	mov	r1, r8
 8002c0c:	008a      	lsls	r2, r1, #2
 8002c0e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002c12:	f7fd fb55 	bl	80002c0 <__aeabi_uldivmod>
 8002c16:	4602      	mov	r2, r0
 8002c18:	460b      	mov	r3, r1
 8002c1a:	4611      	mov	r1, r2
 8002c1c:	4b38      	ldr	r3, [pc, #224]	@ (8002d00 <UART_SetConfig+0x4e4>)
 8002c1e:	fba3 2301 	umull	r2, r3, r3, r1
 8002c22:	095b      	lsrs	r3, r3, #5
 8002c24:	2264      	movs	r2, #100	@ 0x64
 8002c26:	fb02 f303 	mul.w	r3, r2, r3
 8002c2a:	1acb      	subs	r3, r1, r3
 8002c2c:	011b      	lsls	r3, r3, #4
 8002c2e:	3332      	adds	r3, #50	@ 0x32
 8002c30:	4a33      	ldr	r2, [pc, #204]	@ (8002d00 <UART_SetConfig+0x4e4>)
 8002c32:	fba2 2303 	umull	r2, r3, r2, r3
 8002c36:	095b      	lsrs	r3, r3, #5
 8002c38:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002c3c:	441c      	add	r4, r3
 8002c3e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002c42:	2200      	movs	r2, #0
 8002c44:	673b      	str	r3, [r7, #112]	@ 0x70
 8002c46:	677a      	str	r2, [r7, #116]	@ 0x74
 8002c48:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002c4c:	4642      	mov	r2, r8
 8002c4e:	464b      	mov	r3, r9
 8002c50:	1891      	adds	r1, r2, r2
 8002c52:	60b9      	str	r1, [r7, #8]
 8002c54:	415b      	adcs	r3, r3
 8002c56:	60fb      	str	r3, [r7, #12]
 8002c58:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002c5c:	4641      	mov	r1, r8
 8002c5e:	1851      	adds	r1, r2, r1
 8002c60:	6039      	str	r1, [r7, #0]
 8002c62:	4649      	mov	r1, r9
 8002c64:	414b      	adcs	r3, r1
 8002c66:	607b      	str	r3, [r7, #4]
 8002c68:	f04f 0200 	mov.w	r2, #0
 8002c6c:	f04f 0300 	mov.w	r3, #0
 8002c70:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002c74:	4659      	mov	r1, fp
 8002c76:	00cb      	lsls	r3, r1, #3
 8002c78:	4651      	mov	r1, sl
 8002c7a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002c7e:	4651      	mov	r1, sl
 8002c80:	00ca      	lsls	r2, r1, #3
 8002c82:	4610      	mov	r0, r2
 8002c84:	4619      	mov	r1, r3
 8002c86:	4603      	mov	r3, r0
 8002c88:	4642      	mov	r2, r8
 8002c8a:	189b      	adds	r3, r3, r2
 8002c8c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002c8e:	464b      	mov	r3, r9
 8002c90:	460a      	mov	r2, r1
 8002c92:	eb42 0303 	adc.w	r3, r2, r3
 8002c96:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002c98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c9c:	685b      	ldr	r3, [r3, #4]
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	663b      	str	r3, [r7, #96]	@ 0x60
 8002ca2:	667a      	str	r2, [r7, #100]	@ 0x64
 8002ca4:	f04f 0200 	mov.w	r2, #0
 8002ca8:	f04f 0300 	mov.w	r3, #0
 8002cac:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002cb0:	4649      	mov	r1, r9
 8002cb2:	008b      	lsls	r3, r1, #2
 8002cb4:	4641      	mov	r1, r8
 8002cb6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002cba:	4641      	mov	r1, r8
 8002cbc:	008a      	lsls	r2, r1, #2
 8002cbe:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002cc2:	f7fd fafd 	bl	80002c0 <__aeabi_uldivmod>
 8002cc6:	4602      	mov	r2, r0
 8002cc8:	460b      	mov	r3, r1
 8002cca:	4b0d      	ldr	r3, [pc, #52]	@ (8002d00 <UART_SetConfig+0x4e4>)
 8002ccc:	fba3 1302 	umull	r1, r3, r3, r2
 8002cd0:	095b      	lsrs	r3, r3, #5
 8002cd2:	2164      	movs	r1, #100	@ 0x64
 8002cd4:	fb01 f303 	mul.w	r3, r1, r3
 8002cd8:	1ad3      	subs	r3, r2, r3
 8002cda:	011b      	lsls	r3, r3, #4
 8002cdc:	3332      	adds	r3, #50	@ 0x32
 8002cde:	4a08      	ldr	r2, [pc, #32]	@ (8002d00 <UART_SetConfig+0x4e4>)
 8002ce0:	fba2 2303 	umull	r2, r3, r2, r3
 8002ce4:	095b      	lsrs	r3, r3, #5
 8002ce6:	f003 020f 	and.w	r2, r3, #15
 8002cea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	4422      	add	r2, r4
 8002cf2:	609a      	str	r2, [r3, #8]
}
 8002cf4:	bf00      	nop
 8002cf6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002d00:	51eb851f 	.word	0x51eb851f

08002d04 <siprintf>:
 8002d04:	b40e      	push	{r1, r2, r3}
 8002d06:	b510      	push	{r4, lr}
 8002d08:	b09d      	sub	sp, #116	@ 0x74
 8002d0a:	ab1f      	add	r3, sp, #124	@ 0x7c
 8002d0c:	9002      	str	r0, [sp, #8]
 8002d0e:	9006      	str	r0, [sp, #24]
 8002d10:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8002d14:	480a      	ldr	r0, [pc, #40]	@ (8002d40 <siprintf+0x3c>)
 8002d16:	9107      	str	r1, [sp, #28]
 8002d18:	9104      	str	r1, [sp, #16]
 8002d1a:	490a      	ldr	r1, [pc, #40]	@ (8002d44 <siprintf+0x40>)
 8002d1c:	f853 2b04 	ldr.w	r2, [r3], #4
 8002d20:	9105      	str	r1, [sp, #20]
 8002d22:	2400      	movs	r4, #0
 8002d24:	a902      	add	r1, sp, #8
 8002d26:	6800      	ldr	r0, [r0, #0]
 8002d28:	9301      	str	r3, [sp, #4]
 8002d2a:	941b      	str	r4, [sp, #108]	@ 0x6c
 8002d2c:	f000 f994 	bl	8003058 <_svfiprintf_r>
 8002d30:	9b02      	ldr	r3, [sp, #8]
 8002d32:	701c      	strb	r4, [r3, #0]
 8002d34:	b01d      	add	sp, #116	@ 0x74
 8002d36:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002d3a:	b003      	add	sp, #12
 8002d3c:	4770      	bx	lr
 8002d3e:	bf00      	nop
 8002d40:	2000000c 	.word	0x2000000c
 8002d44:	ffff0208 	.word	0xffff0208

08002d48 <memset>:
 8002d48:	4402      	add	r2, r0
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	4293      	cmp	r3, r2
 8002d4e:	d100      	bne.n	8002d52 <memset+0xa>
 8002d50:	4770      	bx	lr
 8002d52:	f803 1b01 	strb.w	r1, [r3], #1
 8002d56:	e7f9      	b.n	8002d4c <memset+0x4>

08002d58 <__errno>:
 8002d58:	4b01      	ldr	r3, [pc, #4]	@ (8002d60 <__errno+0x8>)
 8002d5a:	6818      	ldr	r0, [r3, #0]
 8002d5c:	4770      	bx	lr
 8002d5e:	bf00      	nop
 8002d60:	2000000c 	.word	0x2000000c

08002d64 <__libc_init_array>:
 8002d64:	b570      	push	{r4, r5, r6, lr}
 8002d66:	4d0d      	ldr	r5, [pc, #52]	@ (8002d9c <__libc_init_array+0x38>)
 8002d68:	4c0d      	ldr	r4, [pc, #52]	@ (8002da0 <__libc_init_array+0x3c>)
 8002d6a:	1b64      	subs	r4, r4, r5
 8002d6c:	10a4      	asrs	r4, r4, #2
 8002d6e:	2600      	movs	r6, #0
 8002d70:	42a6      	cmp	r6, r4
 8002d72:	d109      	bne.n	8002d88 <__libc_init_array+0x24>
 8002d74:	4d0b      	ldr	r5, [pc, #44]	@ (8002da4 <__libc_init_array+0x40>)
 8002d76:	4c0c      	ldr	r4, [pc, #48]	@ (8002da8 <__libc_init_array+0x44>)
 8002d78:	f000 fc64 	bl	8003644 <_init>
 8002d7c:	1b64      	subs	r4, r4, r5
 8002d7e:	10a4      	asrs	r4, r4, #2
 8002d80:	2600      	movs	r6, #0
 8002d82:	42a6      	cmp	r6, r4
 8002d84:	d105      	bne.n	8002d92 <__libc_init_array+0x2e>
 8002d86:	bd70      	pop	{r4, r5, r6, pc}
 8002d88:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d8c:	4798      	blx	r3
 8002d8e:	3601      	adds	r6, #1
 8002d90:	e7ee      	b.n	8002d70 <__libc_init_array+0xc>
 8002d92:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d96:	4798      	blx	r3
 8002d98:	3601      	adds	r6, #1
 8002d9a:	e7f2      	b.n	8002d82 <__libc_init_array+0x1e>
 8002d9c:	08003714 	.word	0x08003714
 8002da0:	08003714 	.word	0x08003714
 8002da4:	08003714 	.word	0x08003714
 8002da8:	08003718 	.word	0x08003718

08002dac <__retarget_lock_acquire_recursive>:
 8002dac:	4770      	bx	lr

08002dae <__retarget_lock_release_recursive>:
 8002dae:	4770      	bx	lr

08002db0 <_free_r>:
 8002db0:	b538      	push	{r3, r4, r5, lr}
 8002db2:	4605      	mov	r5, r0
 8002db4:	2900      	cmp	r1, #0
 8002db6:	d041      	beq.n	8002e3c <_free_r+0x8c>
 8002db8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002dbc:	1f0c      	subs	r4, r1, #4
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	bfb8      	it	lt
 8002dc2:	18e4      	addlt	r4, r4, r3
 8002dc4:	f000 f8e0 	bl	8002f88 <__malloc_lock>
 8002dc8:	4a1d      	ldr	r2, [pc, #116]	@ (8002e40 <_free_r+0x90>)
 8002dca:	6813      	ldr	r3, [r2, #0]
 8002dcc:	b933      	cbnz	r3, 8002ddc <_free_r+0x2c>
 8002dce:	6063      	str	r3, [r4, #4]
 8002dd0:	6014      	str	r4, [r2, #0]
 8002dd2:	4628      	mov	r0, r5
 8002dd4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002dd8:	f000 b8dc 	b.w	8002f94 <__malloc_unlock>
 8002ddc:	42a3      	cmp	r3, r4
 8002dde:	d908      	bls.n	8002df2 <_free_r+0x42>
 8002de0:	6820      	ldr	r0, [r4, #0]
 8002de2:	1821      	adds	r1, r4, r0
 8002de4:	428b      	cmp	r3, r1
 8002de6:	bf01      	itttt	eq
 8002de8:	6819      	ldreq	r1, [r3, #0]
 8002dea:	685b      	ldreq	r3, [r3, #4]
 8002dec:	1809      	addeq	r1, r1, r0
 8002dee:	6021      	streq	r1, [r4, #0]
 8002df0:	e7ed      	b.n	8002dce <_free_r+0x1e>
 8002df2:	461a      	mov	r2, r3
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	b10b      	cbz	r3, 8002dfc <_free_r+0x4c>
 8002df8:	42a3      	cmp	r3, r4
 8002dfa:	d9fa      	bls.n	8002df2 <_free_r+0x42>
 8002dfc:	6811      	ldr	r1, [r2, #0]
 8002dfe:	1850      	adds	r0, r2, r1
 8002e00:	42a0      	cmp	r0, r4
 8002e02:	d10b      	bne.n	8002e1c <_free_r+0x6c>
 8002e04:	6820      	ldr	r0, [r4, #0]
 8002e06:	4401      	add	r1, r0
 8002e08:	1850      	adds	r0, r2, r1
 8002e0a:	4283      	cmp	r3, r0
 8002e0c:	6011      	str	r1, [r2, #0]
 8002e0e:	d1e0      	bne.n	8002dd2 <_free_r+0x22>
 8002e10:	6818      	ldr	r0, [r3, #0]
 8002e12:	685b      	ldr	r3, [r3, #4]
 8002e14:	6053      	str	r3, [r2, #4]
 8002e16:	4408      	add	r0, r1
 8002e18:	6010      	str	r0, [r2, #0]
 8002e1a:	e7da      	b.n	8002dd2 <_free_r+0x22>
 8002e1c:	d902      	bls.n	8002e24 <_free_r+0x74>
 8002e1e:	230c      	movs	r3, #12
 8002e20:	602b      	str	r3, [r5, #0]
 8002e22:	e7d6      	b.n	8002dd2 <_free_r+0x22>
 8002e24:	6820      	ldr	r0, [r4, #0]
 8002e26:	1821      	adds	r1, r4, r0
 8002e28:	428b      	cmp	r3, r1
 8002e2a:	bf04      	itt	eq
 8002e2c:	6819      	ldreq	r1, [r3, #0]
 8002e2e:	685b      	ldreq	r3, [r3, #4]
 8002e30:	6063      	str	r3, [r4, #4]
 8002e32:	bf04      	itt	eq
 8002e34:	1809      	addeq	r1, r1, r0
 8002e36:	6021      	streq	r1, [r4, #0]
 8002e38:	6054      	str	r4, [r2, #4]
 8002e3a:	e7ca      	b.n	8002dd2 <_free_r+0x22>
 8002e3c:	bd38      	pop	{r3, r4, r5, pc}
 8002e3e:	bf00      	nop
 8002e40:	2000020c 	.word	0x2000020c

08002e44 <sbrk_aligned>:
 8002e44:	b570      	push	{r4, r5, r6, lr}
 8002e46:	4e0f      	ldr	r6, [pc, #60]	@ (8002e84 <sbrk_aligned+0x40>)
 8002e48:	460c      	mov	r4, r1
 8002e4a:	6831      	ldr	r1, [r6, #0]
 8002e4c:	4605      	mov	r5, r0
 8002e4e:	b911      	cbnz	r1, 8002e56 <sbrk_aligned+0x12>
 8002e50:	f000 fba4 	bl	800359c <_sbrk_r>
 8002e54:	6030      	str	r0, [r6, #0]
 8002e56:	4621      	mov	r1, r4
 8002e58:	4628      	mov	r0, r5
 8002e5a:	f000 fb9f 	bl	800359c <_sbrk_r>
 8002e5e:	1c43      	adds	r3, r0, #1
 8002e60:	d103      	bne.n	8002e6a <sbrk_aligned+0x26>
 8002e62:	f04f 34ff 	mov.w	r4, #4294967295
 8002e66:	4620      	mov	r0, r4
 8002e68:	bd70      	pop	{r4, r5, r6, pc}
 8002e6a:	1cc4      	adds	r4, r0, #3
 8002e6c:	f024 0403 	bic.w	r4, r4, #3
 8002e70:	42a0      	cmp	r0, r4
 8002e72:	d0f8      	beq.n	8002e66 <sbrk_aligned+0x22>
 8002e74:	1a21      	subs	r1, r4, r0
 8002e76:	4628      	mov	r0, r5
 8002e78:	f000 fb90 	bl	800359c <_sbrk_r>
 8002e7c:	3001      	adds	r0, #1
 8002e7e:	d1f2      	bne.n	8002e66 <sbrk_aligned+0x22>
 8002e80:	e7ef      	b.n	8002e62 <sbrk_aligned+0x1e>
 8002e82:	bf00      	nop
 8002e84:	20000208 	.word	0x20000208

08002e88 <_malloc_r>:
 8002e88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002e8c:	1ccd      	adds	r5, r1, #3
 8002e8e:	f025 0503 	bic.w	r5, r5, #3
 8002e92:	3508      	adds	r5, #8
 8002e94:	2d0c      	cmp	r5, #12
 8002e96:	bf38      	it	cc
 8002e98:	250c      	movcc	r5, #12
 8002e9a:	2d00      	cmp	r5, #0
 8002e9c:	4606      	mov	r6, r0
 8002e9e:	db01      	blt.n	8002ea4 <_malloc_r+0x1c>
 8002ea0:	42a9      	cmp	r1, r5
 8002ea2:	d904      	bls.n	8002eae <_malloc_r+0x26>
 8002ea4:	230c      	movs	r3, #12
 8002ea6:	6033      	str	r3, [r6, #0]
 8002ea8:	2000      	movs	r0, #0
 8002eaa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002eae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002f84 <_malloc_r+0xfc>
 8002eb2:	f000 f869 	bl	8002f88 <__malloc_lock>
 8002eb6:	f8d8 3000 	ldr.w	r3, [r8]
 8002eba:	461c      	mov	r4, r3
 8002ebc:	bb44      	cbnz	r4, 8002f10 <_malloc_r+0x88>
 8002ebe:	4629      	mov	r1, r5
 8002ec0:	4630      	mov	r0, r6
 8002ec2:	f7ff ffbf 	bl	8002e44 <sbrk_aligned>
 8002ec6:	1c43      	adds	r3, r0, #1
 8002ec8:	4604      	mov	r4, r0
 8002eca:	d158      	bne.n	8002f7e <_malloc_r+0xf6>
 8002ecc:	f8d8 4000 	ldr.w	r4, [r8]
 8002ed0:	4627      	mov	r7, r4
 8002ed2:	2f00      	cmp	r7, #0
 8002ed4:	d143      	bne.n	8002f5e <_malloc_r+0xd6>
 8002ed6:	2c00      	cmp	r4, #0
 8002ed8:	d04b      	beq.n	8002f72 <_malloc_r+0xea>
 8002eda:	6823      	ldr	r3, [r4, #0]
 8002edc:	4639      	mov	r1, r7
 8002ede:	4630      	mov	r0, r6
 8002ee0:	eb04 0903 	add.w	r9, r4, r3
 8002ee4:	f000 fb5a 	bl	800359c <_sbrk_r>
 8002ee8:	4581      	cmp	r9, r0
 8002eea:	d142      	bne.n	8002f72 <_malloc_r+0xea>
 8002eec:	6821      	ldr	r1, [r4, #0]
 8002eee:	1a6d      	subs	r5, r5, r1
 8002ef0:	4629      	mov	r1, r5
 8002ef2:	4630      	mov	r0, r6
 8002ef4:	f7ff ffa6 	bl	8002e44 <sbrk_aligned>
 8002ef8:	3001      	adds	r0, #1
 8002efa:	d03a      	beq.n	8002f72 <_malloc_r+0xea>
 8002efc:	6823      	ldr	r3, [r4, #0]
 8002efe:	442b      	add	r3, r5
 8002f00:	6023      	str	r3, [r4, #0]
 8002f02:	f8d8 3000 	ldr.w	r3, [r8]
 8002f06:	685a      	ldr	r2, [r3, #4]
 8002f08:	bb62      	cbnz	r2, 8002f64 <_malloc_r+0xdc>
 8002f0a:	f8c8 7000 	str.w	r7, [r8]
 8002f0e:	e00f      	b.n	8002f30 <_malloc_r+0xa8>
 8002f10:	6822      	ldr	r2, [r4, #0]
 8002f12:	1b52      	subs	r2, r2, r5
 8002f14:	d420      	bmi.n	8002f58 <_malloc_r+0xd0>
 8002f16:	2a0b      	cmp	r2, #11
 8002f18:	d917      	bls.n	8002f4a <_malloc_r+0xc2>
 8002f1a:	1961      	adds	r1, r4, r5
 8002f1c:	42a3      	cmp	r3, r4
 8002f1e:	6025      	str	r5, [r4, #0]
 8002f20:	bf18      	it	ne
 8002f22:	6059      	strne	r1, [r3, #4]
 8002f24:	6863      	ldr	r3, [r4, #4]
 8002f26:	bf08      	it	eq
 8002f28:	f8c8 1000 	streq.w	r1, [r8]
 8002f2c:	5162      	str	r2, [r4, r5]
 8002f2e:	604b      	str	r3, [r1, #4]
 8002f30:	4630      	mov	r0, r6
 8002f32:	f000 f82f 	bl	8002f94 <__malloc_unlock>
 8002f36:	f104 000b 	add.w	r0, r4, #11
 8002f3a:	1d23      	adds	r3, r4, #4
 8002f3c:	f020 0007 	bic.w	r0, r0, #7
 8002f40:	1ac2      	subs	r2, r0, r3
 8002f42:	bf1c      	itt	ne
 8002f44:	1a1b      	subne	r3, r3, r0
 8002f46:	50a3      	strne	r3, [r4, r2]
 8002f48:	e7af      	b.n	8002eaa <_malloc_r+0x22>
 8002f4a:	6862      	ldr	r2, [r4, #4]
 8002f4c:	42a3      	cmp	r3, r4
 8002f4e:	bf0c      	ite	eq
 8002f50:	f8c8 2000 	streq.w	r2, [r8]
 8002f54:	605a      	strne	r2, [r3, #4]
 8002f56:	e7eb      	b.n	8002f30 <_malloc_r+0xa8>
 8002f58:	4623      	mov	r3, r4
 8002f5a:	6864      	ldr	r4, [r4, #4]
 8002f5c:	e7ae      	b.n	8002ebc <_malloc_r+0x34>
 8002f5e:	463c      	mov	r4, r7
 8002f60:	687f      	ldr	r7, [r7, #4]
 8002f62:	e7b6      	b.n	8002ed2 <_malloc_r+0x4a>
 8002f64:	461a      	mov	r2, r3
 8002f66:	685b      	ldr	r3, [r3, #4]
 8002f68:	42a3      	cmp	r3, r4
 8002f6a:	d1fb      	bne.n	8002f64 <_malloc_r+0xdc>
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	6053      	str	r3, [r2, #4]
 8002f70:	e7de      	b.n	8002f30 <_malloc_r+0xa8>
 8002f72:	230c      	movs	r3, #12
 8002f74:	6033      	str	r3, [r6, #0]
 8002f76:	4630      	mov	r0, r6
 8002f78:	f000 f80c 	bl	8002f94 <__malloc_unlock>
 8002f7c:	e794      	b.n	8002ea8 <_malloc_r+0x20>
 8002f7e:	6005      	str	r5, [r0, #0]
 8002f80:	e7d6      	b.n	8002f30 <_malloc_r+0xa8>
 8002f82:	bf00      	nop
 8002f84:	2000020c 	.word	0x2000020c

08002f88 <__malloc_lock>:
 8002f88:	4801      	ldr	r0, [pc, #4]	@ (8002f90 <__malloc_lock+0x8>)
 8002f8a:	f7ff bf0f 	b.w	8002dac <__retarget_lock_acquire_recursive>
 8002f8e:	bf00      	nop
 8002f90:	20000204 	.word	0x20000204

08002f94 <__malloc_unlock>:
 8002f94:	4801      	ldr	r0, [pc, #4]	@ (8002f9c <__malloc_unlock+0x8>)
 8002f96:	f7ff bf0a 	b.w	8002dae <__retarget_lock_release_recursive>
 8002f9a:	bf00      	nop
 8002f9c:	20000204 	.word	0x20000204

08002fa0 <__ssputs_r>:
 8002fa0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002fa4:	688e      	ldr	r6, [r1, #8]
 8002fa6:	461f      	mov	r7, r3
 8002fa8:	42be      	cmp	r6, r7
 8002faa:	680b      	ldr	r3, [r1, #0]
 8002fac:	4682      	mov	sl, r0
 8002fae:	460c      	mov	r4, r1
 8002fb0:	4690      	mov	r8, r2
 8002fb2:	d82d      	bhi.n	8003010 <__ssputs_r+0x70>
 8002fb4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002fb8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8002fbc:	d026      	beq.n	800300c <__ssputs_r+0x6c>
 8002fbe:	6965      	ldr	r5, [r4, #20]
 8002fc0:	6909      	ldr	r1, [r1, #16]
 8002fc2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002fc6:	eba3 0901 	sub.w	r9, r3, r1
 8002fca:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002fce:	1c7b      	adds	r3, r7, #1
 8002fd0:	444b      	add	r3, r9
 8002fd2:	106d      	asrs	r5, r5, #1
 8002fd4:	429d      	cmp	r5, r3
 8002fd6:	bf38      	it	cc
 8002fd8:	461d      	movcc	r5, r3
 8002fda:	0553      	lsls	r3, r2, #21
 8002fdc:	d527      	bpl.n	800302e <__ssputs_r+0x8e>
 8002fde:	4629      	mov	r1, r5
 8002fe0:	f7ff ff52 	bl	8002e88 <_malloc_r>
 8002fe4:	4606      	mov	r6, r0
 8002fe6:	b360      	cbz	r0, 8003042 <__ssputs_r+0xa2>
 8002fe8:	6921      	ldr	r1, [r4, #16]
 8002fea:	464a      	mov	r2, r9
 8002fec:	f000 fae6 	bl	80035bc <memcpy>
 8002ff0:	89a3      	ldrh	r3, [r4, #12]
 8002ff2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8002ff6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002ffa:	81a3      	strh	r3, [r4, #12]
 8002ffc:	6126      	str	r6, [r4, #16]
 8002ffe:	6165      	str	r5, [r4, #20]
 8003000:	444e      	add	r6, r9
 8003002:	eba5 0509 	sub.w	r5, r5, r9
 8003006:	6026      	str	r6, [r4, #0]
 8003008:	60a5      	str	r5, [r4, #8]
 800300a:	463e      	mov	r6, r7
 800300c:	42be      	cmp	r6, r7
 800300e:	d900      	bls.n	8003012 <__ssputs_r+0x72>
 8003010:	463e      	mov	r6, r7
 8003012:	6820      	ldr	r0, [r4, #0]
 8003014:	4632      	mov	r2, r6
 8003016:	4641      	mov	r1, r8
 8003018:	f000 faa6 	bl	8003568 <memmove>
 800301c:	68a3      	ldr	r3, [r4, #8]
 800301e:	1b9b      	subs	r3, r3, r6
 8003020:	60a3      	str	r3, [r4, #8]
 8003022:	6823      	ldr	r3, [r4, #0]
 8003024:	4433      	add	r3, r6
 8003026:	6023      	str	r3, [r4, #0]
 8003028:	2000      	movs	r0, #0
 800302a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800302e:	462a      	mov	r2, r5
 8003030:	f000 fad2 	bl	80035d8 <_realloc_r>
 8003034:	4606      	mov	r6, r0
 8003036:	2800      	cmp	r0, #0
 8003038:	d1e0      	bne.n	8002ffc <__ssputs_r+0x5c>
 800303a:	6921      	ldr	r1, [r4, #16]
 800303c:	4650      	mov	r0, sl
 800303e:	f7ff feb7 	bl	8002db0 <_free_r>
 8003042:	230c      	movs	r3, #12
 8003044:	f8ca 3000 	str.w	r3, [sl]
 8003048:	89a3      	ldrh	r3, [r4, #12]
 800304a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800304e:	81a3      	strh	r3, [r4, #12]
 8003050:	f04f 30ff 	mov.w	r0, #4294967295
 8003054:	e7e9      	b.n	800302a <__ssputs_r+0x8a>
	...

08003058 <_svfiprintf_r>:
 8003058:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800305c:	4698      	mov	r8, r3
 800305e:	898b      	ldrh	r3, [r1, #12]
 8003060:	061b      	lsls	r3, r3, #24
 8003062:	b09d      	sub	sp, #116	@ 0x74
 8003064:	4607      	mov	r7, r0
 8003066:	460d      	mov	r5, r1
 8003068:	4614      	mov	r4, r2
 800306a:	d510      	bpl.n	800308e <_svfiprintf_r+0x36>
 800306c:	690b      	ldr	r3, [r1, #16]
 800306e:	b973      	cbnz	r3, 800308e <_svfiprintf_r+0x36>
 8003070:	2140      	movs	r1, #64	@ 0x40
 8003072:	f7ff ff09 	bl	8002e88 <_malloc_r>
 8003076:	6028      	str	r0, [r5, #0]
 8003078:	6128      	str	r0, [r5, #16]
 800307a:	b930      	cbnz	r0, 800308a <_svfiprintf_r+0x32>
 800307c:	230c      	movs	r3, #12
 800307e:	603b      	str	r3, [r7, #0]
 8003080:	f04f 30ff 	mov.w	r0, #4294967295
 8003084:	b01d      	add	sp, #116	@ 0x74
 8003086:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800308a:	2340      	movs	r3, #64	@ 0x40
 800308c:	616b      	str	r3, [r5, #20]
 800308e:	2300      	movs	r3, #0
 8003090:	9309      	str	r3, [sp, #36]	@ 0x24
 8003092:	2320      	movs	r3, #32
 8003094:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003098:	f8cd 800c 	str.w	r8, [sp, #12]
 800309c:	2330      	movs	r3, #48	@ 0x30
 800309e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800323c <_svfiprintf_r+0x1e4>
 80030a2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80030a6:	f04f 0901 	mov.w	r9, #1
 80030aa:	4623      	mov	r3, r4
 80030ac:	469a      	mov	sl, r3
 80030ae:	f813 2b01 	ldrb.w	r2, [r3], #1
 80030b2:	b10a      	cbz	r2, 80030b8 <_svfiprintf_r+0x60>
 80030b4:	2a25      	cmp	r2, #37	@ 0x25
 80030b6:	d1f9      	bne.n	80030ac <_svfiprintf_r+0x54>
 80030b8:	ebba 0b04 	subs.w	fp, sl, r4
 80030bc:	d00b      	beq.n	80030d6 <_svfiprintf_r+0x7e>
 80030be:	465b      	mov	r3, fp
 80030c0:	4622      	mov	r2, r4
 80030c2:	4629      	mov	r1, r5
 80030c4:	4638      	mov	r0, r7
 80030c6:	f7ff ff6b 	bl	8002fa0 <__ssputs_r>
 80030ca:	3001      	adds	r0, #1
 80030cc:	f000 80a7 	beq.w	800321e <_svfiprintf_r+0x1c6>
 80030d0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80030d2:	445a      	add	r2, fp
 80030d4:	9209      	str	r2, [sp, #36]	@ 0x24
 80030d6:	f89a 3000 	ldrb.w	r3, [sl]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	f000 809f 	beq.w	800321e <_svfiprintf_r+0x1c6>
 80030e0:	2300      	movs	r3, #0
 80030e2:	f04f 32ff 	mov.w	r2, #4294967295
 80030e6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80030ea:	f10a 0a01 	add.w	sl, sl, #1
 80030ee:	9304      	str	r3, [sp, #16]
 80030f0:	9307      	str	r3, [sp, #28]
 80030f2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80030f6:	931a      	str	r3, [sp, #104]	@ 0x68
 80030f8:	4654      	mov	r4, sl
 80030fa:	2205      	movs	r2, #5
 80030fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003100:	484e      	ldr	r0, [pc, #312]	@ (800323c <_svfiprintf_r+0x1e4>)
 8003102:	f7fd f88d 	bl	8000220 <memchr>
 8003106:	9a04      	ldr	r2, [sp, #16]
 8003108:	b9d8      	cbnz	r0, 8003142 <_svfiprintf_r+0xea>
 800310a:	06d0      	lsls	r0, r2, #27
 800310c:	bf44      	itt	mi
 800310e:	2320      	movmi	r3, #32
 8003110:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003114:	0711      	lsls	r1, r2, #28
 8003116:	bf44      	itt	mi
 8003118:	232b      	movmi	r3, #43	@ 0x2b
 800311a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800311e:	f89a 3000 	ldrb.w	r3, [sl]
 8003122:	2b2a      	cmp	r3, #42	@ 0x2a
 8003124:	d015      	beq.n	8003152 <_svfiprintf_r+0xfa>
 8003126:	9a07      	ldr	r2, [sp, #28]
 8003128:	4654      	mov	r4, sl
 800312a:	2000      	movs	r0, #0
 800312c:	f04f 0c0a 	mov.w	ip, #10
 8003130:	4621      	mov	r1, r4
 8003132:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003136:	3b30      	subs	r3, #48	@ 0x30
 8003138:	2b09      	cmp	r3, #9
 800313a:	d94b      	bls.n	80031d4 <_svfiprintf_r+0x17c>
 800313c:	b1b0      	cbz	r0, 800316c <_svfiprintf_r+0x114>
 800313e:	9207      	str	r2, [sp, #28]
 8003140:	e014      	b.n	800316c <_svfiprintf_r+0x114>
 8003142:	eba0 0308 	sub.w	r3, r0, r8
 8003146:	fa09 f303 	lsl.w	r3, r9, r3
 800314a:	4313      	orrs	r3, r2
 800314c:	9304      	str	r3, [sp, #16]
 800314e:	46a2      	mov	sl, r4
 8003150:	e7d2      	b.n	80030f8 <_svfiprintf_r+0xa0>
 8003152:	9b03      	ldr	r3, [sp, #12]
 8003154:	1d19      	adds	r1, r3, #4
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	9103      	str	r1, [sp, #12]
 800315a:	2b00      	cmp	r3, #0
 800315c:	bfbb      	ittet	lt
 800315e:	425b      	neglt	r3, r3
 8003160:	f042 0202 	orrlt.w	r2, r2, #2
 8003164:	9307      	strge	r3, [sp, #28]
 8003166:	9307      	strlt	r3, [sp, #28]
 8003168:	bfb8      	it	lt
 800316a:	9204      	strlt	r2, [sp, #16]
 800316c:	7823      	ldrb	r3, [r4, #0]
 800316e:	2b2e      	cmp	r3, #46	@ 0x2e
 8003170:	d10a      	bne.n	8003188 <_svfiprintf_r+0x130>
 8003172:	7863      	ldrb	r3, [r4, #1]
 8003174:	2b2a      	cmp	r3, #42	@ 0x2a
 8003176:	d132      	bne.n	80031de <_svfiprintf_r+0x186>
 8003178:	9b03      	ldr	r3, [sp, #12]
 800317a:	1d1a      	adds	r2, r3, #4
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	9203      	str	r2, [sp, #12]
 8003180:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003184:	3402      	adds	r4, #2
 8003186:	9305      	str	r3, [sp, #20]
 8003188:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800324c <_svfiprintf_r+0x1f4>
 800318c:	7821      	ldrb	r1, [r4, #0]
 800318e:	2203      	movs	r2, #3
 8003190:	4650      	mov	r0, sl
 8003192:	f7fd f845 	bl	8000220 <memchr>
 8003196:	b138      	cbz	r0, 80031a8 <_svfiprintf_r+0x150>
 8003198:	9b04      	ldr	r3, [sp, #16]
 800319a:	eba0 000a 	sub.w	r0, r0, sl
 800319e:	2240      	movs	r2, #64	@ 0x40
 80031a0:	4082      	lsls	r2, r0
 80031a2:	4313      	orrs	r3, r2
 80031a4:	3401      	adds	r4, #1
 80031a6:	9304      	str	r3, [sp, #16]
 80031a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80031ac:	4824      	ldr	r0, [pc, #144]	@ (8003240 <_svfiprintf_r+0x1e8>)
 80031ae:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80031b2:	2206      	movs	r2, #6
 80031b4:	f7fd f834 	bl	8000220 <memchr>
 80031b8:	2800      	cmp	r0, #0
 80031ba:	d036      	beq.n	800322a <_svfiprintf_r+0x1d2>
 80031bc:	4b21      	ldr	r3, [pc, #132]	@ (8003244 <_svfiprintf_r+0x1ec>)
 80031be:	bb1b      	cbnz	r3, 8003208 <_svfiprintf_r+0x1b0>
 80031c0:	9b03      	ldr	r3, [sp, #12]
 80031c2:	3307      	adds	r3, #7
 80031c4:	f023 0307 	bic.w	r3, r3, #7
 80031c8:	3308      	adds	r3, #8
 80031ca:	9303      	str	r3, [sp, #12]
 80031cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80031ce:	4433      	add	r3, r6
 80031d0:	9309      	str	r3, [sp, #36]	@ 0x24
 80031d2:	e76a      	b.n	80030aa <_svfiprintf_r+0x52>
 80031d4:	fb0c 3202 	mla	r2, ip, r2, r3
 80031d8:	460c      	mov	r4, r1
 80031da:	2001      	movs	r0, #1
 80031dc:	e7a8      	b.n	8003130 <_svfiprintf_r+0xd8>
 80031de:	2300      	movs	r3, #0
 80031e0:	3401      	adds	r4, #1
 80031e2:	9305      	str	r3, [sp, #20]
 80031e4:	4619      	mov	r1, r3
 80031e6:	f04f 0c0a 	mov.w	ip, #10
 80031ea:	4620      	mov	r0, r4
 80031ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 80031f0:	3a30      	subs	r2, #48	@ 0x30
 80031f2:	2a09      	cmp	r2, #9
 80031f4:	d903      	bls.n	80031fe <_svfiprintf_r+0x1a6>
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d0c6      	beq.n	8003188 <_svfiprintf_r+0x130>
 80031fa:	9105      	str	r1, [sp, #20]
 80031fc:	e7c4      	b.n	8003188 <_svfiprintf_r+0x130>
 80031fe:	fb0c 2101 	mla	r1, ip, r1, r2
 8003202:	4604      	mov	r4, r0
 8003204:	2301      	movs	r3, #1
 8003206:	e7f0      	b.n	80031ea <_svfiprintf_r+0x192>
 8003208:	ab03      	add	r3, sp, #12
 800320a:	9300      	str	r3, [sp, #0]
 800320c:	462a      	mov	r2, r5
 800320e:	4b0e      	ldr	r3, [pc, #56]	@ (8003248 <_svfiprintf_r+0x1f0>)
 8003210:	a904      	add	r1, sp, #16
 8003212:	4638      	mov	r0, r7
 8003214:	f3af 8000 	nop.w
 8003218:	1c42      	adds	r2, r0, #1
 800321a:	4606      	mov	r6, r0
 800321c:	d1d6      	bne.n	80031cc <_svfiprintf_r+0x174>
 800321e:	89ab      	ldrh	r3, [r5, #12]
 8003220:	065b      	lsls	r3, r3, #25
 8003222:	f53f af2d 	bmi.w	8003080 <_svfiprintf_r+0x28>
 8003226:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003228:	e72c      	b.n	8003084 <_svfiprintf_r+0x2c>
 800322a:	ab03      	add	r3, sp, #12
 800322c:	9300      	str	r3, [sp, #0]
 800322e:	462a      	mov	r2, r5
 8003230:	4b05      	ldr	r3, [pc, #20]	@ (8003248 <_svfiprintf_r+0x1f0>)
 8003232:	a904      	add	r1, sp, #16
 8003234:	4638      	mov	r0, r7
 8003236:	f000 f879 	bl	800332c <_printf_i>
 800323a:	e7ed      	b.n	8003218 <_svfiprintf_r+0x1c0>
 800323c:	080036d8 	.word	0x080036d8
 8003240:	080036e2 	.word	0x080036e2
 8003244:	00000000 	.word	0x00000000
 8003248:	08002fa1 	.word	0x08002fa1
 800324c:	080036de 	.word	0x080036de

08003250 <_printf_common>:
 8003250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003254:	4616      	mov	r6, r2
 8003256:	4698      	mov	r8, r3
 8003258:	688a      	ldr	r2, [r1, #8]
 800325a:	690b      	ldr	r3, [r1, #16]
 800325c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003260:	4293      	cmp	r3, r2
 8003262:	bfb8      	it	lt
 8003264:	4613      	movlt	r3, r2
 8003266:	6033      	str	r3, [r6, #0]
 8003268:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800326c:	4607      	mov	r7, r0
 800326e:	460c      	mov	r4, r1
 8003270:	b10a      	cbz	r2, 8003276 <_printf_common+0x26>
 8003272:	3301      	adds	r3, #1
 8003274:	6033      	str	r3, [r6, #0]
 8003276:	6823      	ldr	r3, [r4, #0]
 8003278:	0699      	lsls	r1, r3, #26
 800327a:	bf42      	ittt	mi
 800327c:	6833      	ldrmi	r3, [r6, #0]
 800327e:	3302      	addmi	r3, #2
 8003280:	6033      	strmi	r3, [r6, #0]
 8003282:	6825      	ldr	r5, [r4, #0]
 8003284:	f015 0506 	ands.w	r5, r5, #6
 8003288:	d106      	bne.n	8003298 <_printf_common+0x48>
 800328a:	f104 0a19 	add.w	sl, r4, #25
 800328e:	68e3      	ldr	r3, [r4, #12]
 8003290:	6832      	ldr	r2, [r6, #0]
 8003292:	1a9b      	subs	r3, r3, r2
 8003294:	42ab      	cmp	r3, r5
 8003296:	dc26      	bgt.n	80032e6 <_printf_common+0x96>
 8003298:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800329c:	6822      	ldr	r2, [r4, #0]
 800329e:	3b00      	subs	r3, #0
 80032a0:	bf18      	it	ne
 80032a2:	2301      	movne	r3, #1
 80032a4:	0692      	lsls	r2, r2, #26
 80032a6:	d42b      	bmi.n	8003300 <_printf_common+0xb0>
 80032a8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80032ac:	4641      	mov	r1, r8
 80032ae:	4638      	mov	r0, r7
 80032b0:	47c8      	blx	r9
 80032b2:	3001      	adds	r0, #1
 80032b4:	d01e      	beq.n	80032f4 <_printf_common+0xa4>
 80032b6:	6823      	ldr	r3, [r4, #0]
 80032b8:	6922      	ldr	r2, [r4, #16]
 80032ba:	f003 0306 	and.w	r3, r3, #6
 80032be:	2b04      	cmp	r3, #4
 80032c0:	bf02      	ittt	eq
 80032c2:	68e5      	ldreq	r5, [r4, #12]
 80032c4:	6833      	ldreq	r3, [r6, #0]
 80032c6:	1aed      	subeq	r5, r5, r3
 80032c8:	68a3      	ldr	r3, [r4, #8]
 80032ca:	bf0c      	ite	eq
 80032cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80032d0:	2500      	movne	r5, #0
 80032d2:	4293      	cmp	r3, r2
 80032d4:	bfc4      	itt	gt
 80032d6:	1a9b      	subgt	r3, r3, r2
 80032d8:	18ed      	addgt	r5, r5, r3
 80032da:	2600      	movs	r6, #0
 80032dc:	341a      	adds	r4, #26
 80032de:	42b5      	cmp	r5, r6
 80032e0:	d11a      	bne.n	8003318 <_printf_common+0xc8>
 80032e2:	2000      	movs	r0, #0
 80032e4:	e008      	b.n	80032f8 <_printf_common+0xa8>
 80032e6:	2301      	movs	r3, #1
 80032e8:	4652      	mov	r2, sl
 80032ea:	4641      	mov	r1, r8
 80032ec:	4638      	mov	r0, r7
 80032ee:	47c8      	blx	r9
 80032f0:	3001      	adds	r0, #1
 80032f2:	d103      	bne.n	80032fc <_printf_common+0xac>
 80032f4:	f04f 30ff 	mov.w	r0, #4294967295
 80032f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80032fc:	3501      	adds	r5, #1
 80032fe:	e7c6      	b.n	800328e <_printf_common+0x3e>
 8003300:	18e1      	adds	r1, r4, r3
 8003302:	1c5a      	adds	r2, r3, #1
 8003304:	2030      	movs	r0, #48	@ 0x30
 8003306:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800330a:	4422      	add	r2, r4
 800330c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003310:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003314:	3302      	adds	r3, #2
 8003316:	e7c7      	b.n	80032a8 <_printf_common+0x58>
 8003318:	2301      	movs	r3, #1
 800331a:	4622      	mov	r2, r4
 800331c:	4641      	mov	r1, r8
 800331e:	4638      	mov	r0, r7
 8003320:	47c8      	blx	r9
 8003322:	3001      	adds	r0, #1
 8003324:	d0e6      	beq.n	80032f4 <_printf_common+0xa4>
 8003326:	3601      	adds	r6, #1
 8003328:	e7d9      	b.n	80032de <_printf_common+0x8e>
	...

0800332c <_printf_i>:
 800332c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003330:	7e0f      	ldrb	r7, [r1, #24]
 8003332:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003334:	2f78      	cmp	r7, #120	@ 0x78
 8003336:	4691      	mov	r9, r2
 8003338:	4680      	mov	r8, r0
 800333a:	460c      	mov	r4, r1
 800333c:	469a      	mov	sl, r3
 800333e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003342:	d807      	bhi.n	8003354 <_printf_i+0x28>
 8003344:	2f62      	cmp	r7, #98	@ 0x62
 8003346:	d80a      	bhi.n	800335e <_printf_i+0x32>
 8003348:	2f00      	cmp	r7, #0
 800334a:	f000 80d1 	beq.w	80034f0 <_printf_i+0x1c4>
 800334e:	2f58      	cmp	r7, #88	@ 0x58
 8003350:	f000 80b8 	beq.w	80034c4 <_printf_i+0x198>
 8003354:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003358:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800335c:	e03a      	b.n	80033d4 <_printf_i+0xa8>
 800335e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003362:	2b15      	cmp	r3, #21
 8003364:	d8f6      	bhi.n	8003354 <_printf_i+0x28>
 8003366:	a101      	add	r1, pc, #4	@ (adr r1, 800336c <_printf_i+0x40>)
 8003368:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800336c:	080033c5 	.word	0x080033c5
 8003370:	080033d9 	.word	0x080033d9
 8003374:	08003355 	.word	0x08003355
 8003378:	08003355 	.word	0x08003355
 800337c:	08003355 	.word	0x08003355
 8003380:	08003355 	.word	0x08003355
 8003384:	080033d9 	.word	0x080033d9
 8003388:	08003355 	.word	0x08003355
 800338c:	08003355 	.word	0x08003355
 8003390:	08003355 	.word	0x08003355
 8003394:	08003355 	.word	0x08003355
 8003398:	080034d7 	.word	0x080034d7
 800339c:	08003403 	.word	0x08003403
 80033a0:	08003491 	.word	0x08003491
 80033a4:	08003355 	.word	0x08003355
 80033a8:	08003355 	.word	0x08003355
 80033ac:	080034f9 	.word	0x080034f9
 80033b0:	08003355 	.word	0x08003355
 80033b4:	08003403 	.word	0x08003403
 80033b8:	08003355 	.word	0x08003355
 80033bc:	08003355 	.word	0x08003355
 80033c0:	08003499 	.word	0x08003499
 80033c4:	6833      	ldr	r3, [r6, #0]
 80033c6:	1d1a      	adds	r2, r3, #4
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	6032      	str	r2, [r6, #0]
 80033cc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80033d0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80033d4:	2301      	movs	r3, #1
 80033d6:	e09c      	b.n	8003512 <_printf_i+0x1e6>
 80033d8:	6833      	ldr	r3, [r6, #0]
 80033da:	6820      	ldr	r0, [r4, #0]
 80033dc:	1d19      	adds	r1, r3, #4
 80033de:	6031      	str	r1, [r6, #0]
 80033e0:	0606      	lsls	r6, r0, #24
 80033e2:	d501      	bpl.n	80033e8 <_printf_i+0xbc>
 80033e4:	681d      	ldr	r5, [r3, #0]
 80033e6:	e003      	b.n	80033f0 <_printf_i+0xc4>
 80033e8:	0645      	lsls	r5, r0, #25
 80033ea:	d5fb      	bpl.n	80033e4 <_printf_i+0xb8>
 80033ec:	f9b3 5000 	ldrsh.w	r5, [r3]
 80033f0:	2d00      	cmp	r5, #0
 80033f2:	da03      	bge.n	80033fc <_printf_i+0xd0>
 80033f4:	232d      	movs	r3, #45	@ 0x2d
 80033f6:	426d      	negs	r5, r5
 80033f8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80033fc:	4858      	ldr	r0, [pc, #352]	@ (8003560 <_printf_i+0x234>)
 80033fe:	230a      	movs	r3, #10
 8003400:	e011      	b.n	8003426 <_printf_i+0xfa>
 8003402:	6821      	ldr	r1, [r4, #0]
 8003404:	6833      	ldr	r3, [r6, #0]
 8003406:	0608      	lsls	r0, r1, #24
 8003408:	f853 5b04 	ldr.w	r5, [r3], #4
 800340c:	d402      	bmi.n	8003414 <_printf_i+0xe8>
 800340e:	0649      	lsls	r1, r1, #25
 8003410:	bf48      	it	mi
 8003412:	b2ad      	uxthmi	r5, r5
 8003414:	2f6f      	cmp	r7, #111	@ 0x6f
 8003416:	4852      	ldr	r0, [pc, #328]	@ (8003560 <_printf_i+0x234>)
 8003418:	6033      	str	r3, [r6, #0]
 800341a:	bf14      	ite	ne
 800341c:	230a      	movne	r3, #10
 800341e:	2308      	moveq	r3, #8
 8003420:	2100      	movs	r1, #0
 8003422:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003426:	6866      	ldr	r6, [r4, #4]
 8003428:	60a6      	str	r6, [r4, #8]
 800342a:	2e00      	cmp	r6, #0
 800342c:	db05      	blt.n	800343a <_printf_i+0x10e>
 800342e:	6821      	ldr	r1, [r4, #0]
 8003430:	432e      	orrs	r6, r5
 8003432:	f021 0104 	bic.w	r1, r1, #4
 8003436:	6021      	str	r1, [r4, #0]
 8003438:	d04b      	beq.n	80034d2 <_printf_i+0x1a6>
 800343a:	4616      	mov	r6, r2
 800343c:	fbb5 f1f3 	udiv	r1, r5, r3
 8003440:	fb03 5711 	mls	r7, r3, r1, r5
 8003444:	5dc7      	ldrb	r7, [r0, r7]
 8003446:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800344a:	462f      	mov	r7, r5
 800344c:	42bb      	cmp	r3, r7
 800344e:	460d      	mov	r5, r1
 8003450:	d9f4      	bls.n	800343c <_printf_i+0x110>
 8003452:	2b08      	cmp	r3, #8
 8003454:	d10b      	bne.n	800346e <_printf_i+0x142>
 8003456:	6823      	ldr	r3, [r4, #0]
 8003458:	07df      	lsls	r7, r3, #31
 800345a:	d508      	bpl.n	800346e <_printf_i+0x142>
 800345c:	6923      	ldr	r3, [r4, #16]
 800345e:	6861      	ldr	r1, [r4, #4]
 8003460:	4299      	cmp	r1, r3
 8003462:	bfde      	ittt	le
 8003464:	2330      	movle	r3, #48	@ 0x30
 8003466:	f806 3c01 	strble.w	r3, [r6, #-1]
 800346a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800346e:	1b92      	subs	r2, r2, r6
 8003470:	6122      	str	r2, [r4, #16]
 8003472:	f8cd a000 	str.w	sl, [sp]
 8003476:	464b      	mov	r3, r9
 8003478:	aa03      	add	r2, sp, #12
 800347a:	4621      	mov	r1, r4
 800347c:	4640      	mov	r0, r8
 800347e:	f7ff fee7 	bl	8003250 <_printf_common>
 8003482:	3001      	adds	r0, #1
 8003484:	d14a      	bne.n	800351c <_printf_i+0x1f0>
 8003486:	f04f 30ff 	mov.w	r0, #4294967295
 800348a:	b004      	add	sp, #16
 800348c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003490:	6823      	ldr	r3, [r4, #0]
 8003492:	f043 0320 	orr.w	r3, r3, #32
 8003496:	6023      	str	r3, [r4, #0]
 8003498:	4832      	ldr	r0, [pc, #200]	@ (8003564 <_printf_i+0x238>)
 800349a:	2778      	movs	r7, #120	@ 0x78
 800349c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80034a0:	6823      	ldr	r3, [r4, #0]
 80034a2:	6831      	ldr	r1, [r6, #0]
 80034a4:	061f      	lsls	r7, r3, #24
 80034a6:	f851 5b04 	ldr.w	r5, [r1], #4
 80034aa:	d402      	bmi.n	80034b2 <_printf_i+0x186>
 80034ac:	065f      	lsls	r7, r3, #25
 80034ae:	bf48      	it	mi
 80034b0:	b2ad      	uxthmi	r5, r5
 80034b2:	6031      	str	r1, [r6, #0]
 80034b4:	07d9      	lsls	r1, r3, #31
 80034b6:	bf44      	itt	mi
 80034b8:	f043 0320 	orrmi.w	r3, r3, #32
 80034bc:	6023      	strmi	r3, [r4, #0]
 80034be:	b11d      	cbz	r5, 80034c8 <_printf_i+0x19c>
 80034c0:	2310      	movs	r3, #16
 80034c2:	e7ad      	b.n	8003420 <_printf_i+0xf4>
 80034c4:	4826      	ldr	r0, [pc, #152]	@ (8003560 <_printf_i+0x234>)
 80034c6:	e7e9      	b.n	800349c <_printf_i+0x170>
 80034c8:	6823      	ldr	r3, [r4, #0]
 80034ca:	f023 0320 	bic.w	r3, r3, #32
 80034ce:	6023      	str	r3, [r4, #0]
 80034d0:	e7f6      	b.n	80034c0 <_printf_i+0x194>
 80034d2:	4616      	mov	r6, r2
 80034d4:	e7bd      	b.n	8003452 <_printf_i+0x126>
 80034d6:	6833      	ldr	r3, [r6, #0]
 80034d8:	6825      	ldr	r5, [r4, #0]
 80034da:	6961      	ldr	r1, [r4, #20]
 80034dc:	1d18      	adds	r0, r3, #4
 80034de:	6030      	str	r0, [r6, #0]
 80034e0:	062e      	lsls	r6, r5, #24
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	d501      	bpl.n	80034ea <_printf_i+0x1be>
 80034e6:	6019      	str	r1, [r3, #0]
 80034e8:	e002      	b.n	80034f0 <_printf_i+0x1c4>
 80034ea:	0668      	lsls	r0, r5, #25
 80034ec:	d5fb      	bpl.n	80034e6 <_printf_i+0x1ba>
 80034ee:	8019      	strh	r1, [r3, #0]
 80034f0:	2300      	movs	r3, #0
 80034f2:	6123      	str	r3, [r4, #16]
 80034f4:	4616      	mov	r6, r2
 80034f6:	e7bc      	b.n	8003472 <_printf_i+0x146>
 80034f8:	6833      	ldr	r3, [r6, #0]
 80034fa:	1d1a      	adds	r2, r3, #4
 80034fc:	6032      	str	r2, [r6, #0]
 80034fe:	681e      	ldr	r6, [r3, #0]
 8003500:	6862      	ldr	r2, [r4, #4]
 8003502:	2100      	movs	r1, #0
 8003504:	4630      	mov	r0, r6
 8003506:	f7fc fe8b 	bl	8000220 <memchr>
 800350a:	b108      	cbz	r0, 8003510 <_printf_i+0x1e4>
 800350c:	1b80      	subs	r0, r0, r6
 800350e:	6060      	str	r0, [r4, #4]
 8003510:	6863      	ldr	r3, [r4, #4]
 8003512:	6123      	str	r3, [r4, #16]
 8003514:	2300      	movs	r3, #0
 8003516:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800351a:	e7aa      	b.n	8003472 <_printf_i+0x146>
 800351c:	6923      	ldr	r3, [r4, #16]
 800351e:	4632      	mov	r2, r6
 8003520:	4649      	mov	r1, r9
 8003522:	4640      	mov	r0, r8
 8003524:	47d0      	blx	sl
 8003526:	3001      	adds	r0, #1
 8003528:	d0ad      	beq.n	8003486 <_printf_i+0x15a>
 800352a:	6823      	ldr	r3, [r4, #0]
 800352c:	079b      	lsls	r3, r3, #30
 800352e:	d413      	bmi.n	8003558 <_printf_i+0x22c>
 8003530:	68e0      	ldr	r0, [r4, #12]
 8003532:	9b03      	ldr	r3, [sp, #12]
 8003534:	4298      	cmp	r0, r3
 8003536:	bfb8      	it	lt
 8003538:	4618      	movlt	r0, r3
 800353a:	e7a6      	b.n	800348a <_printf_i+0x15e>
 800353c:	2301      	movs	r3, #1
 800353e:	4632      	mov	r2, r6
 8003540:	4649      	mov	r1, r9
 8003542:	4640      	mov	r0, r8
 8003544:	47d0      	blx	sl
 8003546:	3001      	adds	r0, #1
 8003548:	d09d      	beq.n	8003486 <_printf_i+0x15a>
 800354a:	3501      	adds	r5, #1
 800354c:	68e3      	ldr	r3, [r4, #12]
 800354e:	9903      	ldr	r1, [sp, #12]
 8003550:	1a5b      	subs	r3, r3, r1
 8003552:	42ab      	cmp	r3, r5
 8003554:	dcf2      	bgt.n	800353c <_printf_i+0x210>
 8003556:	e7eb      	b.n	8003530 <_printf_i+0x204>
 8003558:	2500      	movs	r5, #0
 800355a:	f104 0619 	add.w	r6, r4, #25
 800355e:	e7f5      	b.n	800354c <_printf_i+0x220>
 8003560:	080036e9 	.word	0x080036e9
 8003564:	080036fa 	.word	0x080036fa

08003568 <memmove>:
 8003568:	4288      	cmp	r0, r1
 800356a:	b510      	push	{r4, lr}
 800356c:	eb01 0402 	add.w	r4, r1, r2
 8003570:	d902      	bls.n	8003578 <memmove+0x10>
 8003572:	4284      	cmp	r4, r0
 8003574:	4623      	mov	r3, r4
 8003576:	d807      	bhi.n	8003588 <memmove+0x20>
 8003578:	1e43      	subs	r3, r0, #1
 800357a:	42a1      	cmp	r1, r4
 800357c:	d008      	beq.n	8003590 <memmove+0x28>
 800357e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003582:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003586:	e7f8      	b.n	800357a <memmove+0x12>
 8003588:	4402      	add	r2, r0
 800358a:	4601      	mov	r1, r0
 800358c:	428a      	cmp	r2, r1
 800358e:	d100      	bne.n	8003592 <memmove+0x2a>
 8003590:	bd10      	pop	{r4, pc}
 8003592:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003596:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800359a:	e7f7      	b.n	800358c <memmove+0x24>

0800359c <_sbrk_r>:
 800359c:	b538      	push	{r3, r4, r5, lr}
 800359e:	4d06      	ldr	r5, [pc, #24]	@ (80035b8 <_sbrk_r+0x1c>)
 80035a0:	2300      	movs	r3, #0
 80035a2:	4604      	mov	r4, r0
 80035a4:	4608      	mov	r0, r1
 80035a6:	602b      	str	r3, [r5, #0]
 80035a8:	f7fd f966 	bl	8000878 <_sbrk>
 80035ac:	1c43      	adds	r3, r0, #1
 80035ae:	d102      	bne.n	80035b6 <_sbrk_r+0x1a>
 80035b0:	682b      	ldr	r3, [r5, #0]
 80035b2:	b103      	cbz	r3, 80035b6 <_sbrk_r+0x1a>
 80035b4:	6023      	str	r3, [r4, #0]
 80035b6:	bd38      	pop	{r3, r4, r5, pc}
 80035b8:	20000200 	.word	0x20000200

080035bc <memcpy>:
 80035bc:	440a      	add	r2, r1
 80035be:	4291      	cmp	r1, r2
 80035c0:	f100 33ff 	add.w	r3, r0, #4294967295
 80035c4:	d100      	bne.n	80035c8 <memcpy+0xc>
 80035c6:	4770      	bx	lr
 80035c8:	b510      	push	{r4, lr}
 80035ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80035ce:	f803 4f01 	strb.w	r4, [r3, #1]!
 80035d2:	4291      	cmp	r1, r2
 80035d4:	d1f9      	bne.n	80035ca <memcpy+0xe>
 80035d6:	bd10      	pop	{r4, pc}

080035d8 <_realloc_r>:
 80035d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80035dc:	4607      	mov	r7, r0
 80035de:	4614      	mov	r4, r2
 80035e0:	460d      	mov	r5, r1
 80035e2:	b921      	cbnz	r1, 80035ee <_realloc_r+0x16>
 80035e4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80035e8:	4611      	mov	r1, r2
 80035ea:	f7ff bc4d 	b.w	8002e88 <_malloc_r>
 80035ee:	b92a      	cbnz	r2, 80035fc <_realloc_r+0x24>
 80035f0:	f7ff fbde 	bl	8002db0 <_free_r>
 80035f4:	4625      	mov	r5, r4
 80035f6:	4628      	mov	r0, r5
 80035f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80035fc:	f000 f81a 	bl	8003634 <_malloc_usable_size_r>
 8003600:	4284      	cmp	r4, r0
 8003602:	4606      	mov	r6, r0
 8003604:	d802      	bhi.n	800360c <_realloc_r+0x34>
 8003606:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800360a:	d8f4      	bhi.n	80035f6 <_realloc_r+0x1e>
 800360c:	4621      	mov	r1, r4
 800360e:	4638      	mov	r0, r7
 8003610:	f7ff fc3a 	bl	8002e88 <_malloc_r>
 8003614:	4680      	mov	r8, r0
 8003616:	b908      	cbnz	r0, 800361c <_realloc_r+0x44>
 8003618:	4645      	mov	r5, r8
 800361a:	e7ec      	b.n	80035f6 <_realloc_r+0x1e>
 800361c:	42b4      	cmp	r4, r6
 800361e:	4622      	mov	r2, r4
 8003620:	4629      	mov	r1, r5
 8003622:	bf28      	it	cs
 8003624:	4632      	movcs	r2, r6
 8003626:	f7ff ffc9 	bl	80035bc <memcpy>
 800362a:	4629      	mov	r1, r5
 800362c:	4638      	mov	r0, r7
 800362e:	f7ff fbbf 	bl	8002db0 <_free_r>
 8003632:	e7f1      	b.n	8003618 <_realloc_r+0x40>

08003634 <_malloc_usable_size_r>:
 8003634:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003638:	1f18      	subs	r0, r3, #4
 800363a:	2b00      	cmp	r3, #0
 800363c:	bfbc      	itt	lt
 800363e:	580b      	ldrlt	r3, [r1, r0]
 8003640:	18c0      	addlt	r0, r0, r3
 8003642:	4770      	bx	lr

08003644 <_init>:
 8003644:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003646:	bf00      	nop
 8003648:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800364a:	bc08      	pop	{r3}
 800364c:	469e      	mov	lr, r3
 800364e:	4770      	bx	lr

08003650 <_fini>:
 8003650:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003652:	bf00      	nop
 8003654:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003656:	bc08      	pop	{r3}
 8003658:	469e      	mov	lr, r3
 800365a:	4770      	bx	lr
